// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.3 (win64) Build 1033155 Thu Oct  2 17:33:07 MDT 2014
// Date        : Thu Feb 05 11:16:07 2015
// Host        : XCODAUGHTRY30 running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim c:/junk/revCtrl/work_2014_3_regen/zynq_bd/zynq_bd_funcsim.v
// Design      : zynq_bd
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CORE_GENERATION_INFO = "zynq_bd,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLanguage=VERILOG,numBlks=14,numReposBlks=10,numNonXlnxBlks=0,numHierBlks=4,maxHierDepth=0}" *) 
(* NotValidForBitStream *)
module zynq_bd
   (DDR_addr,
    DDR_ba,
    DDR_cas_n,
    DDR_ck_n,
    DDR_ck_p,
    DDR_cke,
    DDR_cs_n,
    DDR_dm,
    DDR_dq,
    DDR_dqs_n,
    DDR_dqs_p,
    DDR_odt,
    DDR_ras_n,
    DDR_reset_n,
    DDR_we_n,
    FIXED_IO_ddr_vrn,
    FIXED_IO_ddr_vrp,
    FIXED_IO_mio,
    FIXED_IO_ps_clk,
    FIXED_IO_ps_porb,
    FIXED_IO_ps_srstb,
    LEDs_4Bits_tri_o,
    ap_clk,
    ap_rst_n,
    bftClk,
    error,
    mux_V,
    reset,
    video_in_stream_tdata,
    video_in_stream_tlast,
    video_in_stream_tready,
    video_in_stream_tuser,
    video_in_stream_tvalid,
    video_out_stream_tdata,
    video_out_stream_tlast,
    video_out_stream_tready,
    video_out_stream_tuser,
    video_out_stream_tvalid,
    wbClk,
    wbDataForInput,
    wbDataForOutput,
    wbInputData,
    wbOutputData,
    wbWriteOut);
  inout [14:0]DDR_addr;
  inout [2:0]DDR_ba;
  inout DDR_cas_n;
  inout DDR_ck_n;
  inout DDR_ck_p;
  inout DDR_cke;
  inout DDR_cs_n;
  inout [3:0]DDR_dm;
  inout [31:0]DDR_dq;
  inout [3:0]DDR_dqs_n;
  inout [3:0]DDR_dqs_p;
  inout DDR_odt;
  inout DDR_ras_n;
  inout DDR_reset_n;
  inout DDR_we_n;
  inout FIXED_IO_ddr_vrn;
  inout FIXED_IO_ddr_vrp;
  inout [53:0]FIXED_IO_mio;
  inout FIXED_IO_ps_clk;
  inout FIXED_IO_ps_porb;
  inout FIXED_IO_ps_srstb;
  output [3:0]LEDs_4Bits_tri_o;
  input ap_clk;
  input ap_rst_n;
  input bftClk;
  output error;
  input [1:0]mux_V;
  input reset;
  input [23:0]video_in_stream_tdata;
  input [0:0]video_in_stream_tlast;
  output video_in_stream_tready;
  input [0:0]video_in_stream_tuser;
  input video_in_stream_tvalid;
  output [23:0]video_out_stream_tdata;
  output [0:0]video_out_stream_tlast;
  input video_out_stream_tready;
  output [0:0]video_out_stream_tuser;
  output video_out_stream_tvalid;
  input wbClk;
  input wbDataForInput;
  output wbDataForOutput;
  input [31:0]wbInputData;
  output [31:0]wbOutputData;
  input wbWriteOut;

  wire [14:0]DDR_addr;
  wire [2:0]DDR_ba;
  wire DDR_cas_n;
  wire DDR_ck_n;
  wire DDR_ck_p;
  wire DDR_cke;
  wire DDR_cs_n;
  wire [3:0]DDR_dm;
  wire [31:0]DDR_dq;
  wire [3:0]DDR_dqs_n;
  wire [3:0]DDR_dqs_p;
  wire DDR_odt;
  wire DDR_ras_n;
  wire DDR_reset_n;
  wire DDR_we_n;
  wire FIXED_IO_ddr_vrn;
  wire FIXED_IO_ddr_vrp;
  wire [53:0]FIXED_IO_mio;
  wire FIXED_IO_ps_clk;
  wire FIXED_IO_ps_porb;
  wire FIXED_IO_ps_srstb;
  wire [3:0]LEDs_4Bits_tri_o;
  wire ap_clk;
  wire ap_rst_n;
  wire [11:0]axi_bram_ctrl_0_BRAM_PORTA_ADDR;
  wire axi_bram_ctrl_0_BRAM_PORTA_CLK;
  wire [31:0]axi_bram_ctrl_0_BRAM_PORTA_DIN;
  wire [31:0]axi_bram_ctrl_0_BRAM_PORTA_DOUT;
  wire axi_bram_ctrl_0_BRAM_PORTA_EN;
  wire axi_bram_ctrl_0_BRAM_PORTA_RST;
  wire [3:0]axi_bram_ctrl_0_BRAM_PORTA_WE;
  wire bftClk;
  wire error;
  wire [1:0]mux_V;
  wire proc_sys_reset_interconnect_aresetn;
  wire proc_sys_reset_peripheral_aresetn;
  wire [8:0]processing_system7_0_axi_periph_m00_axi_ARADDR;
  wire processing_system7_0_axi_periph_m00_axi_ARREADY;
  wire processing_system7_0_axi_periph_m00_axi_ARVALID;
  wire [8:0]processing_system7_0_axi_periph_m00_axi_AWADDR;
  wire processing_system7_0_axi_periph_m00_axi_AWREADY;
  wire processing_system7_0_axi_periph_m00_axi_AWVALID;
  wire processing_system7_0_axi_periph_m00_axi_BREADY;
  wire [1:0]processing_system7_0_axi_periph_m00_axi_BRESP;
  wire processing_system7_0_axi_periph_m00_axi_BVALID;
  wire [31:0]processing_system7_0_axi_periph_m00_axi_RDATA;
  wire processing_system7_0_axi_periph_m00_axi_RREADY;
  wire [1:0]processing_system7_0_axi_periph_m00_axi_RRESP;
  wire processing_system7_0_axi_periph_m00_axi_RVALID;
  wire [31:0]processing_system7_0_axi_periph_m00_axi_WDATA;
  wire processing_system7_0_axi_periph_m00_axi_WREADY;
  wire [3:0]processing_system7_0_axi_periph_m00_axi_WSTRB;
  wire processing_system7_0_axi_periph_m00_axi_WVALID;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_ARADDR;
  wire [1:0]processing_system7_0_axi_periph_m01_axi_ARBURST;
  wire [3:0]processing_system7_0_axi_periph_m01_axi_ARCACHE;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_ARID;
  wire [7:0]processing_system7_0_axi_periph_m01_axi_ARLEN;
  wire processing_system7_0_axi_periph_m01_axi_ARLOCK;
  wire [2:0]processing_system7_0_axi_periph_m01_axi_ARPROT;
  wire processing_system7_0_axi_periph_m01_axi_ARREADY;
  wire [2:0]processing_system7_0_axi_periph_m01_axi_ARSIZE;
  wire processing_system7_0_axi_periph_m01_axi_ARVALID;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_AWADDR;
  wire [1:0]processing_system7_0_axi_periph_m01_axi_AWBURST;
  wire [3:0]processing_system7_0_axi_periph_m01_axi_AWCACHE;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_AWID;
  wire [7:0]processing_system7_0_axi_periph_m01_axi_AWLEN;
  wire processing_system7_0_axi_periph_m01_axi_AWLOCK;
  wire [2:0]processing_system7_0_axi_periph_m01_axi_AWPROT;
  wire processing_system7_0_axi_periph_m01_axi_AWREADY;
  wire [2:0]processing_system7_0_axi_periph_m01_axi_AWSIZE;
  wire processing_system7_0_axi_periph_m01_axi_AWVALID;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_BID;
  wire processing_system7_0_axi_periph_m01_axi_BREADY;
  wire [1:0]processing_system7_0_axi_periph_m01_axi_BRESP;
  wire processing_system7_0_axi_periph_m01_axi_BVALID;
  wire [31:0]processing_system7_0_axi_periph_m01_axi_RDATA;
  wire [11:0]processing_system7_0_axi_periph_m01_axi_RID;
  wire processing_system7_0_axi_periph_m01_axi_RLAST;
  wire processing_system7_0_axi_periph_m01_axi_RREADY;
  wire [1:0]processing_system7_0_axi_periph_m01_axi_RRESP;
  wire processing_system7_0_axi_periph_m01_axi_RVALID;
  wire [31:0]processing_system7_0_axi_periph_m01_axi_WDATA;
  wire processing_system7_0_axi_periph_m01_axi_WLAST;
  wire processing_system7_0_axi_periph_m01_axi_WREADY;
  wire [3:0]processing_system7_0_axi_periph_m01_axi_WSTRB;
  wire processing_system7_0_axi_periph_m01_axi_WVALID;
  wire processing_system7_0_fclk_clk0;
  wire processing_system7_0_fclk_reset0_n;
  wire [31:0]processing_system7_0_m_axi_gp0_ARADDR;
  wire [1:0]processing_system7_0_m_axi_gp0_ARBURST;
  wire [3:0]processing_system7_0_m_axi_gp0_ARCACHE;
  wire [11:0]processing_system7_0_m_axi_gp0_ARID;
  wire [3:0]processing_system7_0_m_axi_gp0_ARLEN;
  wire [1:0]processing_system7_0_m_axi_gp0_ARLOCK;
  wire [2:0]processing_system7_0_m_axi_gp0_ARPROT;
  wire [3:0]processing_system7_0_m_axi_gp0_ARQOS;
  wire processing_system7_0_m_axi_gp0_ARREADY;
  wire [2:0]processing_system7_0_m_axi_gp0_ARSIZE;
  wire processing_system7_0_m_axi_gp0_ARVALID;
  wire [31:0]processing_system7_0_m_axi_gp0_AWADDR;
  wire [1:0]processing_system7_0_m_axi_gp0_AWBURST;
  wire [3:0]processing_system7_0_m_axi_gp0_AWCACHE;
  wire [11:0]processing_system7_0_m_axi_gp0_AWID;
  wire [3:0]processing_system7_0_m_axi_gp0_AWLEN;
  wire [1:0]processing_system7_0_m_axi_gp0_AWLOCK;
  wire [2:0]processing_system7_0_m_axi_gp0_AWPROT;
  wire [3:0]processing_system7_0_m_axi_gp0_AWQOS;
  wire processing_system7_0_m_axi_gp0_AWREADY;
  wire [2:0]processing_system7_0_m_axi_gp0_AWSIZE;
  wire processing_system7_0_m_axi_gp0_AWVALID;
  wire [11:0]processing_system7_0_m_axi_gp0_BID;
  wire processing_system7_0_m_axi_gp0_BREADY;
  wire [1:0]processing_system7_0_m_axi_gp0_BRESP;
  wire processing_system7_0_m_axi_gp0_BVALID;
  wire [31:0]processing_system7_0_m_axi_gp0_RDATA;
  wire [11:0]processing_system7_0_m_axi_gp0_RID;
  wire processing_system7_0_m_axi_gp0_RLAST;
  wire processing_system7_0_m_axi_gp0_RREADY;
  wire [1:0]processing_system7_0_m_axi_gp0_RRESP;
  wire processing_system7_0_m_axi_gp0_RVALID;
  wire [31:0]processing_system7_0_m_axi_gp0_WDATA;
  wire [11:0]processing_system7_0_m_axi_gp0_WID;
  wire processing_system7_0_m_axi_gp0_WLAST;
  wire processing_system7_0_m_axi_gp0_WREADY;
  wire [3:0]processing_system7_0_m_axi_gp0_WSTRB;
  wire processing_system7_0_m_axi_gp0_WVALID;
  wire reset;
  wire [23:0]video_in_stream_tdata;
  wire [0:0]video_in_stream_tlast;
  wire video_in_stream_tready;
  wire [0:0]video_in_stream_tuser;
  wire video_in_stream_tvalid;
  wire [23:0]video_out_stream_tdata;
  wire [0:0]video_out_stream_tlast;
  wire video_out_stream_tready;
  wire [0:0]video_out_stream_tuser;
  wire video_out_stream_tvalid;
  wire wbClk;
  wire wbDataForInput;
  wire wbDataForOutput;
  wire [31:0]wbInputData;
  wire [31:0]wbOutputData;
  wire wbWriteOut;
  wire NLW_processing_system7_0_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_SOF_RX_UNCONNECTED;
  wire NLW_processing_system7_0_ENET0_SOF_TX_UNCONNECTED;
  wire NLW_processing_system7_0_TTC0_WAVE0_OUT_UNCONNECTED;
  wire NLW_processing_system7_0_TTC0_WAVE1_OUT_UNCONNECTED;
  wire NLW_processing_system7_0_TTC0_WAVE2_OUT_UNCONNECTED;
  wire NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED;
  wire [1:0]NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED;
  wire NLW_rst_processing_system7_0_50M_mb_reset_UNCONNECTED;
  wire [0:0]NLW_rst_processing_system7_0_50M_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_rst_processing_system7_0_50M_peripheral_reset_UNCONNECTED;
PULLUP pullup_FIXED_IO_mio_0
       (.O(FIXED_IO_mio[0]));
PULLUP pullup_FIXED_IO_mio_1
       (.O(FIXED_IO_mio[1]));
PULLUP pullup_FIXED_IO_mio_9
       (.O(FIXED_IO_mio[9]));
PULLUP pullup_FIXED_IO_mio_10
       (.O(FIXED_IO_mio[10]));
PULLUP pullup_FIXED_IO_mio_11
       (.O(FIXED_IO_mio[11]));
PULLUP pullup_FIXED_IO_mio_12
       (.O(FIXED_IO_mio[12]));
PULLUP pullup_FIXED_IO_mio_13
       (.O(FIXED_IO_mio[13]));
PULLUP pullup_FIXED_IO_mio_14
       (.O(FIXED_IO_mio[14]));
PULLUP pullup_FIXED_IO_mio_15
       (.O(FIXED_IO_mio[15]));
PULLUP pullup_FIXED_IO_mio_46
       (.O(FIXED_IO_mio[46]));
PULLUP pullup_FIXED_IO_mio_47
       (.O(FIXED_IO_mio[47]));
PULLUP pullup_FIXED_IO_mio_50
       (.O(FIXED_IO_mio[50]));
PULLUP pullup_FIXED_IO_mio_51
       (.O(FIXED_IO_mio[51]));

(* BMM_INFO_ADDRESS_SPACE = "byte  0x40000000 32 >  zynq_bd blk_mem_gen_0" *) 
   (* CHECK_LICENSE_TYPE = "zynq_bd_axi_bram_ctrl_0_0,axi_bram_ctrl,{}" *) 
   (* KEEP_HIERARCHY = "yes" *) 
   (* core_generation_info = "zynq_bd_axi_bram_ctrl_0_0,axi_bram_ctrl,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_bram_ctrl,x_ipVersion=4.0,x_ipCoreRevision=2,x_ipLanguage=VERILOG,C_BRAM_INST_MODE=EXTERNAL,C_MEMORY_DEPTH=1024,C_BRAM_ADDR_WIDTH=10,C_S_AXI_ADDR_WIDTH=12,C_S_AXI_DATA_WIDTH=32,C_S_AXI_ID_WIDTH=12,C_S_AXI_PROTOCOL=AXI4,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_SINGLE_PORT_BRAM=1,C_FAMILY=zynq,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_ECC=0,C_ECC_TYPE=0,C_FAULT_INJECT=0,C_ECC_ONOFF_RESET_VALUE=0}" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* x_core_info = "axi_bram_ctrl,Vivado 2014.3" *) 
   zynq_bd_zynq_bd_axi_bram_ctrl_0_0 axi_bram_ctrl_0
       (.bram_addr_a(axi_bram_ctrl_0_BRAM_PORTA_ADDR),
        .bram_clk_a(axi_bram_ctrl_0_BRAM_PORTA_CLK),
        .bram_en_a(axi_bram_ctrl_0_BRAM_PORTA_EN),
        .bram_rddata_a(axi_bram_ctrl_0_BRAM_PORTA_DOUT),
        .bram_rst_a(axi_bram_ctrl_0_BRAM_PORTA_RST),
        .bram_we_a(axi_bram_ctrl_0_BRAM_PORTA_WE),
        .bram_wrdata_a(axi_bram_ctrl_0_BRAM_PORTA_DIN),
        .s_axi_aclk(processing_system7_0_fclk_clk0),
        .s_axi_araddr(processing_system7_0_axi_periph_m01_axi_ARADDR),
        .s_axi_arburst(processing_system7_0_axi_periph_m01_axi_ARBURST),
        .s_axi_arcache(processing_system7_0_axi_periph_m01_axi_ARCACHE),
        .s_axi_aresetn(proc_sys_reset_peripheral_aresetn),
        .s_axi_arid(processing_system7_0_axi_periph_m01_axi_ARID),
        .s_axi_arlen(processing_system7_0_axi_periph_m01_axi_ARLEN),
        .s_axi_arlock(processing_system7_0_axi_periph_m01_axi_ARLOCK),
        .s_axi_arprot(processing_system7_0_axi_periph_m01_axi_ARPROT),
        .s_axi_arready(processing_system7_0_axi_periph_m01_axi_ARREADY),
        .s_axi_arsize(processing_system7_0_axi_periph_m01_axi_ARSIZE),
        .s_axi_arvalid(processing_system7_0_axi_periph_m01_axi_ARVALID),
        .s_axi_awaddr(processing_system7_0_axi_periph_m01_axi_AWADDR),
        .s_axi_awburst(processing_system7_0_axi_periph_m01_axi_AWBURST),
        .s_axi_awcache(processing_system7_0_axi_periph_m01_axi_AWCACHE),
        .s_axi_awid(processing_system7_0_axi_periph_m01_axi_AWID),
        .s_axi_awlen(processing_system7_0_axi_periph_m01_axi_AWLEN),
        .s_axi_awlock(processing_system7_0_axi_periph_m01_axi_AWLOCK),
        .s_axi_awprot(processing_system7_0_axi_periph_m01_axi_AWPROT),
        .s_axi_awready(processing_system7_0_axi_periph_m01_axi_AWREADY),
        .s_axi_awsize(processing_system7_0_axi_periph_m01_axi_AWSIZE),
        .s_axi_awvalid(processing_system7_0_axi_periph_m01_axi_AWVALID),
        .s_axi_bid(processing_system7_0_axi_periph_m01_axi_BID),
        .s_axi_bready(processing_system7_0_axi_periph_m01_axi_BREADY),
        .s_axi_bresp(processing_system7_0_axi_periph_m01_axi_BRESP),
        .s_axi_bvalid(processing_system7_0_axi_periph_m01_axi_BVALID),
        .s_axi_rdata(processing_system7_0_axi_periph_m01_axi_RDATA),
        .s_axi_rid(processing_system7_0_axi_periph_m01_axi_RID),
        .s_axi_rlast(processing_system7_0_axi_periph_m01_axi_RLAST),
        .s_axi_rready(processing_system7_0_axi_periph_m01_axi_RREADY),
        .s_axi_rresp(processing_system7_0_axi_periph_m01_axi_RRESP),
        .s_axi_rvalid(processing_system7_0_axi_periph_m01_axi_RVALID),
        .s_axi_wdata(processing_system7_0_axi_periph_m01_axi_WDATA),
        .s_axi_wlast(processing_system7_0_axi_periph_m01_axi_WLAST),
        .s_axi_wready(processing_system7_0_axi_periph_m01_axi_WREADY),
        .s_axi_wstrb(processing_system7_0_axi_periph_m01_axi_WSTRB),
        .s_axi_wvalid(processing_system7_0_axi_periph_m01_axi_WVALID));
(* CHECK_LICENSE_TYPE = "zynq_bd_axi_gpio_0_0,axi_gpio,{}" *) 
   (* core_generation_info = "zynq_bd_axi_gpio_0_0,axi_gpio,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_gpio,x_ipVersion=2.0,x_ipCoreRevision=6,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_S_AXI_ADDR_WIDTH=9,C_S_AXI_DATA_WIDTH=32,C_GPIO_WIDTH=4,C_GPIO2_WIDTH=32,C_ALL_INPUTS=0,C_ALL_INPUTS_2=0,C_ALL_OUTPUTS=1,C_ALL_OUTPUTS_2=0,C_INTERRUPT_PRESENT=0,C_DOUT_DEFAULT=0x00000000,C_TRI_DEFAULT=0xFFFFFFFF,C_IS_DUAL=0,C_DOUT_DEFAULT_2=0x00000000,C_TRI_DEFAULT_2=0xFFFFFFFF}" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* x_core_info = "axi_gpio,Vivado 2014.3" *) 
   zynq_bd_zynq_bd_axi_gpio_0_0 axi_gpio_0
       (.gpio_io_o(LEDs_4Bits_tri_o),
        .s_axi_aclk(processing_system7_0_fclk_clk0),
        .s_axi_araddr(processing_system7_0_axi_periph_m00_axi_ARADDR),
        .s_axi_aresetn(proc_sys_reset_peripheral_aresetn),
        .s_axi_arready(processing_system7_0_axi_periph_m00_axi_ARREADY),
        .s_axi_arvalid(processing_system7_0_axi_periph_m00_axi_ARVALID),
        .s_axi_awaddr(processing_system7_0_axi_periph_m00_axi_AWADDR),
        .s_axi_awready(processing_system7_0_axi_periph_m00_axi_AWREADY),
        .s_axi_awvalid(processing_system7_0_axi_periph_m00_axi_AWVALID),
        .s_axi_bready(processing_system7_0_axi_periph_m00_axi_BREADY),
        .s_axi_bresp(processing_system7_0_axi_periph_m00_axi_BRESP),
        .s_axi_bvalid(processing_system7_0_axi_periph_m00_axi_BVALID),
        .s_axi_rdata(processing_system7_0_axi_periph_m00_axi_RDATA),
        .s_axi_rready(processing_system7_0_axi_periph_m00_axi_RREADY),
        .s_axi_rresp(processing_system7_0_axi_periph_m00_axi_RRESP),
        .s_axi_rvalid(processing_system7_0_axi_periph_m00_axi_RVALID),
        .s_axi_wdata(processing_system7_0_axi_periph_m00_axi_WDATA),
        .s_axi_wready(processing_system7_0_axi_periph_m00_axi_WREADY),
        .s_axi_wstrb(processing_system7_0_axi_periph_m00_axi_WSTRB),
        .s_axi_wvalid(processing_system7_0_axi_periph_m00_axi_WVALID));
zynq_bd_zynq_bd_axi_mem_intercon_0 axi_mem_intercon
       (.ACLK(processing_system7_0_fclk_clk0),
        .ARESETN(proc_sys_reset_interconnect_aresetn),
        .M00_ACLK(processing_system7_0_fclk_clk0),
        .M00_ARESETN(proc_sys_reset_peripheral_aresetn),
        .M00_AXI_araddr(processing_system7_0_axi_periph_m00_axi_ARADDR),
        .M00_AXI_arready(processing_system7_0_axi_periph_m00_axi_ARREADY),
        .M00_AXI_arvalid(processing_system7_0_axi_periph_m00_axi_ARVALID),
        .M00_AXI_awaddr(processing_system7_0_axi_periph_m00_axi_AWADDR),
        .M00_AXI_awready(processing_system7_0_axi_periph_m00_axi_AWREADY),
        .M00_AXI_awvalid(processing_system7_0_axi_periph_m00_axi_AWVALID),
        .M00_AXI_bready(processing_system7_0_axi_periph_m00_axi_BREADY),
        .M00_AXI_bresp(processing_system7_0_axi_periph_m00_axi_BRESP),
        .M00_AXI_bvalid(processing_system7_0_axi_periph_m00_axi_BVALID),
        .M00_AXI_rdata(processing_system7_0_axi_periph_m00_axi_RDATA),
        .M00_AXI_rready(processing_system7_0_axi_periph_m00_axi_RREADY),
        .M00_AXI_rresp(processing_system7_0_axi_periph_m00_axi_RRESP),
        .M00_AXI_rvalid(processing_system7_0_axi_periph_m00_axi_RVALID),
        .M00_AXI_wdata(processing_system7_0_axi_periph_m00_axi_WDATA),
        .M00_AXI_wready(processing_system7_0_axi_periph_m00_axi_WREADY),
        .M00_AXI_wstrb(processing_system7_0_axi_periph_m00_axi_WSTRB),
        .M00_AXI_wvalid(processing_system7_0_axi_periph_m00_axi_WVALID),
        .M01_ACLK(processing_system7_0_fclk_clk0),
        .M01_ARESETN(proc_sys_reset_peripheral_aresetn),
        .M01_AXI_araddr(processing_system7_0_axi_periph_m01_axi_ARADDR),
        .M01_AXI_arburst(processing_system7_0_axi_periph_m01_axi_ARBURST),
        .M01_AXI_arcache(processing_system7_0_axi_periph_m01_axi_ARCACHE),
        .M01_AXI_arid(processing_system7_0_axi_periph_m01_axi_ARID),
        .M01_AXI_arlen(processing_system7_0_axi_periph_m01_axi_ARLEN),
        .M01_AXI_arlock(processing_system7_0_axi_periph_m01_axi_ARLOCK),
        .M01_AXI_arprot(processing_system7_0_axi_periph_m01_axi_ARPROT),
        .M01_AXI_arready(processing_system7_0_axi_periph_m01_axi_ARREADY),
        .M01_AXI_arsize(processing_system7_0_axi_periph_m01_axi_ARSIZE),
        .M01_AXI_arvalid(processing_system7_0_axi_periph_m01_axi_ARVALID),
        .M01_AXI_awaddr(processing_system7_0_axi_periph_m01_axi_AWADDR),
        .M01_AXI_awburst(processing_system7_0_axi_periph_m01_axi_AWBURST),
        .M01_AXI_awcache(processing_system7_0_axi_periph_m01_axi_AWCACHE),
        .M01_AXI_awid(processing_system7_0_axi_periph_m01_axi_AWID),
        .M01_AXI_awlen(processing_system7_0_axi_periph_m01_axi_AWLEN),
        .M01_AXI_awlock(processing_system7_0_axi_periph_m01_axi_AWLOCK),
        .M01_AXI_awprot(processing_system7_0_axi_periph_m01_axi_AWPROT),
        .M01_AXI_awready(processing_system7_0_axi_periph_m01_axi_AWREADY),
        .M01_AXI_awsize(processing_system7_0_axi_periph_m01_axi_AWSIZE),
        .M01_AXI_awvalid(processing_system7_0_axi_periph_m01_axi_AWVALID),
        .M01_AXI_bid(processing_system7_0_axi_periph_m01_axi_BID),
        .M01_AXI_bready(processing_system7_0_axi_periph_m01_axi_BREADY),
        .M01_AXI_bresp(processing_system7_0_axi_periph_m01_axi_BRESP),
        .M01_AXI_bvalid(processing_system7_0_axi_periph_m01_axi_BVALID),
        .M01_AXI_rdata(processing_system7_0_axi_periph_m01_axi_RDATA),
        .M01_AXI_rid(processing_system7_0_axi_periph_m01_axi_RID),
        .M01_AXI_rlast(processing_system7_0_axi_periph_m01_axi_RLAST),
        .M01_AXI_rready(processing_system7_0_axi_periph_m01_axi_RREADY),
        .M01_AXI_rresp(processing_system7_0_axi_periph_m01_axi_RRESP),
        .M01_AXI_rvalid(processing_system7_0_axi_periph_m01_axi_RVALID),
        .M01_AXI_wdata(processing_system7_0_axi_periph_m01_axi_WDATA),
        .M01_AXI_wlast(processing_system7_0_axi_periph_m01_axi_WLAST),
        .M01_AXI_wready(processing_system7_0_axi_periph_m01_axi_WREADY),
        .M01_AXI_wstrb(processing_system7_0_axi_periph_m01_axi_WSTRB),
        .M01_AXI_wvalid(processing_system7_0_axi_periph_m01_axi_WVALID),
        .S00_ACLK(processing_system7_0_fclk_clk0),
        .S00_ARESETN(proc_sys_reset_peripheral_aresetn),
        .S00_AXI_araddr(processing_system7_0_m_axi_gp0_ARADDR),
        .S00_AXI_arburst(processing_system7_0_m_axi_gp0_ARBURST),
        .S00_AXI_arcache(processing_system7_0_m_axi_gp0_ARCACHE),
        .S00_AXI_arid(processing_system7_0_m_axi_gp0_ARID),
        .S00_AXI_arlen(processing_system7_0_m_axi_gp0_ARLEN),
        .S00_AXI_arlock(processing_system7_0_m_axi_gp0_ARLOCK),
        .S00_AXI_arprot(processing_system7_0_m_axi_gp0_ARPROT),
        .S00_AXI_arqos(processing_system7_0_m_axi_gp0_ARQOS),
        .S00_AXI_arready(processing_system7_0_m_axi_gp0_ARREADY),
        .S00_AXI_arsize(processing_system7_0_m_axi_gp0_ARSIZE),
        .S00_AXI_arvalid(processing_system7_0_m_axi_gp0_ARVALID),
        .S00_AXI_awaddr(processing_system7_0_m_axi_gp0_AWADDR),
        .S00_AXI_awburst(processing_system7_0_m_axi_gp0_AWBURST),
        .S00_AXI_awcache(processing_system7_0_m_axi_gp0_AWCACHE),
        .S00_AXI_awid(processing_system7_0_m_axi_gp0_AWID),
        .S00_AXI_awlen(processing_system7_0_m_axi_gp0_AWLEN),
        .S00_AXI_awlock(processing_system7_0_m_axi_gp0_AWLOCK),
        .S00_AXI_awprot(processing_system7_0_m_axi_gp0_AWPROT),
        .S00_AXI_awqos(processing_system7_0_m_axi_gp0_AWQOS),
        .S00_AXI_awready(processing_system7_0_m_axi_gp0_AWREADY),
        .S00_AXI_awsize(processing_system7_0_m_axi_gp0_AWSIZE),
        .S00_AXI_awvalid(processing_system7_0_m_axi_gp0_AWVALID),
        .S00_AXI_bid(processing_system7_0_m_axi_gp0_BID),
        .S00_AXI_bready(processing_system7_0_m_axi_gp0_BREADY),
        .S00_AXI_bresp(processing_system7_0_m_axi_gp0_BRESP),
        .S00_AXI_bvalid(processing_system7_0_m_axi_gp0_BVALID),
        .S00_AXI_rdata(processing_system7_0_m_axi_gp0_RDATA),
        .S00_AXI_rid(processing_system7_0_m_axi_gp0_RID),
        .S00_AXI_rlast(processing_system7_0_m_axi_gp0_RLAST),
        .S00_AXI_rready(processing_system7_0_m_axi_gp0_RREADY),
        .S00_AXI_rresp(processing_system7_0_m_axi_gp0_RRESP),
        .S00_AXI_rvalid(processing_system7_0_m_axi_gp0_RVALID),
        .S00_AXI_wdata(processing_system7_0_m_axi_gp0_WDATA),
        .S00_AXI_wid(processing_system7_0_m_axi_gp0_WID),
        .S00_AXI_wlast(processing_system7_0_m_axi_gp0_WLAST),
        .S00_AXI_wready(processing_system7_0_m_axi_gp0_WREADY),
        .S00_AXI_wstrb(processing_system7_0_m_axi_gp0_WSTRB),
        .S00_AXI_wvalid(processing_system7_0_m_axi_gp0_WVALID));
(* CHECK_LICENSE_TYPE = "zynq_bd_bft_0_0,bft,{}" *) 
   (* core_generation_info = "zynq_bd_bft_0_0,bft,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=bft,x_ipVersion=1.0,x_ipCoreRevision=1,x_ipLanguage=VERILOG}" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* x_core_info = "bft,Vivado 2014.3" *) 
   zynq_bd_zynq_bd_bft_0_0 bft_0
       (.bftClk(bftClk),
        .error(error),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInput(wbDataForInput),
        .wbDataForOutput(wbDataForOutput),
        .wbInputData(wbInputData),
        .wbOutputData(wbOutputData),
        .wbWriteOut(wbWriteOut));
(* CHECK_LICENSE_TYPE = "zynq_bd_blk_mem_gen_0_0,blk_mem_gen_v8_2,{}" *) 
   (* core_generation_info = "zynq_bd_blk_mem_gen_0_0,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=2,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_XDEVICEFAMILY=zynq,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=1,C_ENABLE_32BIT_ADDRESS=1,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=0,C_BYTE_SIZE=8,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=0,C_INIT_FILE_NAME=no_coe_file_loaded,C_INIT_FILE=NONE,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=1,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=1,C_WEA_WIDTH=4,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=1024,C_READ_DEPTH_A=1024,C_ADDRA_WIDTH=32,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=1,C_WEB_WIDTH=4,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=1024,C_READ_DEPTH_B=1024,C_ADDRB_WIDTH=32,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=1,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     2.96495 mW}" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* x_core_info = "blk_mem_gen_v8_2,Vivado 2014.3" *) 
   zynq_bd_zynq_bd_blk_mem_gen_0_0 blk_mem_gen_0
       (.addra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_bram_ctrl_0_BRAM_PORTA_ADDR}),
        .clka(axi_bram_ctrl_0_BRAM_PORTA_CLK),
        .dina(axi_bram_ctrl_0_BRAM_PORTA_DIN),
        .douta(axi_bram_ctrl_0_BRAM_PORTA_DOUT),
        .ena(axi_bram_ctrl_0_BRAM_PORTA_EN),
        .rsta(axi_bram_ctrl_0_BRAM_PORTA_RST),
        .wea(axi_bram_ctrl_0_BRAM_PORTA_WE));
(* BMM_INFO_PROCESSOR = "ARM > zynq_bd axi_bram_ctrl_0" *) 
   (* CHECK_LICENSE_TYPE = "zynq_bd_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) 
   (* KEEP_HIERARCHY = "yes" *) 
   (* core_generation_info = "zynq_bd_processing_system7_0_0,processing_system7_v5_5_processing_system7,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=processing_system7,x_ipVersion=5.5,x_ipCoreRevision=0,x_ipLanguage=VERILOG,C_EN_EMIO_PJTAG=0,C_EN_EMIO_ENET0=0,C_EN_EMIO_ENET1=0,C_EN_EMIO_TRACE=0,C_INCLUDE_TRACE_BUFFER=0,C_TRACE_BUFFER_FIFO_SIZE=128,USE_TRACE_DATA_EDGE_DETECTOR=0,C_TRACE_PIPELINE_WIDTH=8,C_TRACE_BUFFER_CLOCK_DELAY=12,C_EMIO_GPIO_WIDTH=64,C_INCLUDE_ACP_TRANS_CHECK=0,C_USE_DEFAULT_ACP_USER_VAL=0,C_S_AXI_ACP_ARUSER_VAL=31,C_S_AXI_ACP_AWUSER_VAL=31,C_M_AXI_GP0_ID_WIDTH=12,C_M_AXI_GP0_ENABLE_STATIC_REMAP=0,C_M_AXI_GP1_ID_WIDTH=12,C_M_AXI_GP1_ENABLE_STATIC_REMAP=0,C_S_AXI_GP0_ID_WIDTH=6,C_S_AXI_GP1_ID_WIDTH=6,C_S_AXI_ACP_ID_WIDTH=3,C_S_AXI_HP0_ID_WIDTH=6,C_S_AXI_HP0_DATA_WIDTH=64,C_S_AXI_HP1_ID_WIDTH=6,C_S_AXI_HP1_DATA_WIDTH=64,C_S_AXI_HP2_ID_WIDTH=6,C_S_AXI_HP2_DATA_WIDTH=64,C_S_AXI_HP3_ID_WIDTH=6,C_S_AXI_HP3_DATA_WIDTH=64,C_M_AXI_GP0_THREAD_ID_WIDTH=12,C_M_AXI_GP1_THREAD_ID_WIDTH=12,C_NUM_F2P_INTR_INPUTS=1,C_IRQ_F2P_MODE=DIRECT,C_DQ_WIDTH=32,C_DQS_WIDTH=4,C_DM_WIDTH=4,C_MIO_PRIMITIVE=54,C_TRACE_INTERNAL_WIDTH=2,C_PS7_SI_REV=PRODUCTION,C_FCLK_CLK0_BUF=true,C_FCLK_CLK1_BUF=false,C_FCLK_CLK2_BUF=false,C_FCLK_CLK3_BUF=false,C_PACKAGE_NAME=clg484}" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* x_core_info = "processing_system7_v5_5_processing_system7,Vivado 2014.3" *) 
   zynq_bd_zynq_bd_processing_system7_0_0 processing_system7_0
       (.DDR_Addr(DDR_addr),
        .DDR_BankAddr(DDR_ba),
        .DDR_CAS_n(DDR_cas_n),
        .DDR_CKE(DDR_cke),
        .DDR_CS_n(DDR_cs_n),
        .DDR_Clk(DDR_ck_p),
        .DDR_Clk_n(DDR_ck_n),
        .DDR_DM(DDR_dm),
        .DDR_DQ(DDR_dq),
        .DDR_DQS(DDR_dqs_p),
        .DDR_DQS_n(DDR_dqs_n),
        .DDR_DRSTB(DDR_reset_n),
        .DDR_ODT(DDR_odt),
        .DDR_RAS_n(DDR_ras_n),
        .DDR_VRN(FIXED_IO_ddr_vrn),
        .DDR_VRP(FIXED_IO_ddr_vrp),
        .DDR_WEB(DDR_we_n),
        .ENET0_PTP_DELAY_REQ_RX(NLW_processing_system7_0_ENET0_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_TX(NLW_processing_system7_0_ENET0_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_RX(NLW_processing_system7_0_ENET0_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_REQ_TX(NLW_processing_system7_0_ENET0_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_RX(NLW_processing_system7_0_ENET0_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET0_PTP_PDELAY_RESP_TX(NLW_processing_system7_0_ENET0_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_RX(NLW_processing_system7_0_ENET0_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET0_PTP_SYNC_FRAME_TX(NLW_processing_system7_0_ENET0_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET0_SOF_RX(NLW_processing_system7_0_ENET0_SOF_RX_UNCONNECTED),
        .ENET0_SOF_TX(NLW_processing_system7_0_ENET0_SOF_TX_UNCONNECTED),
        .FCLK_CLK0(processing_system7_0_fclk_clk0),
        .FCLK_RESET0_N(processing_system7_0_fclk_reset0_n),
        .MIO(FIXED_IO_mio),
        .M_AXI_GP0_ACLK(processing_system7_0_fclk_clk0),
        .M_AXI_GP0_ARADDR(processing_system7_0_m_axi_gp0_ARADDR),
        .M_AXI_GP0_ARBURST(processing_system7_0_m_axi_gp0_ARBURST),
        .M_AXI_GP0_ARCACHE(processing_system7_0_m_axi_gp0_ARCACHE),
        .M_AXI_GP0_ARID(processing_system7_0_m_axi_gp0_ARID),
        .M_AXI_GP0_ARLEN(processing_system7_0_m_axi_gp0_ARLEN),
        .M_AXI_GP0_ARLOCK(processing_system7_0_m_axi_gp0_ARLOCK),
        .M_AXI_GP0_ARPROT(processing_system7_0_m_axi_gp0_ARPROT),
        .M_AXI_GP0_ARQOS(processing_system7_0_m_axi_gp0_ARQOS),
        .M_AXI_GP0_ARREADY(processing_system7_0_m_axi_gp0_ARREADY),
        .M_AXI_GP0_ARSIZE(processing_system7_0_m_axi_gp0_ARSIZE),
        .M_AXI_GP0_ARVALID(processing_system7_0_m_axi_gp0_ARVALID),
        .M_AXI_GP0_AWADDR(processing_system7_0_m_axi_gp0_AWADDR),
        .M_AXI_GP0_AWBURST(processing_system7_0_m_axi_gp0_AWBURST),
        .M_AXI_GP0_AWCACHE(processing_system7_0_m_axi_gp0_AWCACHE),
        .M_AXI_GP0_AWID(processing_system7_0_m_axi_gp0_AWID),
        .M_AXI_GP0_AWLEN(processing_system7_0_m_axi_gp0_AWLEN),
        .M_AXI_GP0_AWLOCK(processing_system7_0_m_axi_gp0_AWLOCK),
        .M_AXI_GP0_AWPROT(processing_system7_0_m_axi_gp0_AWPROT),
        .M_AXI_GP0_AWQOS(processing_system7_0_m_axi_gp0_AWQOS),
        .M_AXI_GP0_AWREADY(processing_system7_0_m_axi_gp0_AWREADY),
        .M_AXI_GP0_AWSIZE(processing_system7_0_m_axi_gp0_AWSIZE),
        .M_AXI_GP0_AWVALID(processing_system7_0_m_axi_gp0_AWVALID),
        .M_AXI_GP0_BID(processing_system7_0_m_axi_gp0_BID),
        .M_AXI_GP0_BREADY(processing_system7_0_m_axi_gp0_BREADY),
        .M_AXI_GP0_BRESP(processing_system7_0_m_axi_gp0_BRESP),
        .M_AXI_GP0_BVALID(processing_system7_0_m_axi_gp0_BVALID),
        .M_AXI_GP0_RDATA(processing_system7_0_m_axi_gp0_RDATA),
        .M_AXI_GP0_RID(processing_system7_0_m_axi_gp0_RID),
        .M_AXI_GP0_RLAST(processing_system7_0_m_axi_gp0_RLAST),
        .M_AXI_GP0_RREADY(processing_system7_0_m_axi_gp0_RREADY),
        .M_AXI_GP0_RRESP(processing_system7_0_m_axi_gp0_RRESP),
        .M_AXI_GP0_RVALID(processing_system7_0_m_axi_gp0_RVALID),
        .M_AXI_GP0_WDATA(processing_system7_0_m_axi_gp0_WDATA),
        .M_AXI_GP0_WID(processing_system7_0_m_axi_gp0_WID),
        .M_AXI_GP0_WLAST(processing_system7_0_m_axi_gp0_WLAST),
        .M_AXI_GP0_WREADY(processing_system7_0_m_axi_gp0_WREADY),
        .M_AXI_GP0_WSTRB(processing_system7_0_m_axi_gp0_WSTRB),
        .M_AXI_GP0_WVALID(processing_system7_0_m_axi_gp0_WVALID),
        .PS_CLK(FIXED_IO_ps_clk),
        .PS_PORB(FIXED_IO_ps_porb),
        .PS_SRSTB(FIXED_IO_ps_srstb),
        .TTC0_WAVE0_OUT(NLW_processing_system7_0_TTC0_WAVE0_OUT_UNCONNECTED),
        .TTC0_WAVE1_OUT(NLW_processing_system7_0_TTC0_WAVE1_OUT_UNCONNECTED),
        .TTC0_WAVE2_OUT(NLW_processing_system7_0_TTC0_WAVE2_OUT_UNCONNECTED),
        .USB0_PORT_INDCTL(NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB0_VBUS_PWRFAULT(1'b0),
        .USB0_VBUS_PWRSELECT(NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED));
(* CHECK_LICENSE_TYPE = "zynq_bd_rgb_mux_0_0,rgb_mux,{}" *) 
   (* core_generation_info = "zynq_bd_rgb_mux_0_0,rgb_mux,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=hls,x_ipName=rgb_mux,x_ipVersion=2.3,x_ipCoreRevision=1408081154,x_ipLanguage=VERILOG}" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* x_core_info = "rgb_mux,Vivado 2014.3" *) 
   zynq_bd_zynq_bd_rgb_mux_0_0 rgb_mux_0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mux_V(mux_V),
        .video_in_stream_TDATA(video_in_stream_tdata),
        .video_in_stream_TLAST(video_in_stream_tlast),
        .video_in_stream_TREADY(video_in_stream_tready),
        .video_in_stream_TUSER(video_in_stream_tuser),
        .video_in_stream_TVALID(video_in_stream_tvalid),
        .video_out_stream_TDATA(video_out_stream_tdata),
        .video_out_stream_TLAST(video_out_stream_tlast),
        .video_out_stream_TREADY(video_out_stream_tready),
        .video_out_stream_TUSER(video_out_stream_tuser),
        .video_out_stream_TVALID(video_out_stream_tvalid));
(* CHECK_LICENSE_TYPE = "zynq_bd_rst_processing_system7_0_50M_0,proc_sys_reset,{}" *) 
   (* core_generation_info = "zynq_bd_rst_processing_system7_0_50M_0,proc_sys_reset,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=proc_sys_reset,x_ipVersion=5.0,x_ipCoreRevision=6,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_EXT_RST_WIDTH=4,C_AUX_RST_WIDTH=4,C_EXT_RESET_HIGH=0,C_AUX_RESET_HIGH=0,C_NUM_BUS_RST=1,C_NUM_PERP_RST=1,C_NUM_INTERCONNECT_ARESETN=1,C_NUM_PERP_ARESETN=1}" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* x_core_info = "proc_sys_reset,Vivado 2014.3" *) 
   zynq_bd_zynq_bd_rst_processing_system7_0_50M_0 rst_processing_system7_0_50M
       (.aux_reset_in(1'b1),
        .bus_struct_reset(NLW_rst_processing_system7_0_50M_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(1'b1),
        .ext_reset_in(processing_system7_0_fclk_reset0_n),
        .interconnect_aresetn(proc_sys_reset_interconnect_aresetn),
        .mb_debug_sys_rst(1'b0),
        .mb_reset(NLW_rst_processing_system7_0_50M_mb_reset_UNCONNECTED),
        .peripheral_aresetn(proc_sys_reset_peripheral_aresetn),
        .peripheral_reset(NLW_rst_processing_system7_0_50M_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(processing_system7_0_fclk_clk0));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer
   (full6_in,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    I1,
    Q,
    din);
  output full6_in;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input [0:0]Q;
  input [31:0]din;

  wire I1;
  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full6_in;
  wire reset;
  wire wbClk;

zynq_bd_async_fifo_30 buffer_fifo
       (.I1(I1),
        .O1(full6_in),
        .Q(Q),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .reset(reset),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_1
   (full5_in,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    I1,
    Q,
    din);
  output full5_in;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input [0:0]Q;
  input [31:0]din;

  wire I1;
  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full5_in;
  wire reset;
  wire wbClk;

zynq_bd_async_fifo_29 buffer_fifo
       (.I1(I1),
        .O1(full5_in),
        .Q(Q),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .reset(reset),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_10
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

zynq_bd_async_fifo_20 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_11
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

zynq_bd_async_fifo_19 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_12
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

zynq_bd_async_fifo_18 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_13
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    wbDataForInputReg,
    Q,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input wbDataForInputReg;
  input [2:0]Q;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

zynq_bd_async_fifo_17 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_14
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

zynq_bd_async_fifo_16 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_15
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

zynq_bd_async_fifo buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_2
   (full4_in,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    I1,
    Q,
    din);
  output full4_in;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input [0:0]Q;
  input [31:0]din;

  wire I1;
  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full4_in;
  wire reset;
  wire wbClk;

zynq_bd_async_fifo_28 buffer_fifo
       (.I1(I1),
        .O1(full4_in),
        .Q(Q),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .reset(reset),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_3
   (full3_in,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    wbClk,
    reset,
    bftClk,
    I1,
    I2,
    fifo_out,
    I3,
    I4,
    Q,
    din);
  output full3_in;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input I2;
  input [31:0]fifo_out;
  input I3;
  input [31:0]I4;
  input [0:0]Q;
  input [31:0]din;

  wire I1;
  wire I2;
  wire I3;
  wire [31:0]I4;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full3_in;
  wire reset;
  wire wbClk;

zynq_bd_async_fifo_27 buffer_fifo
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(full3_in),
        .O10(O9),
        .O11(O10),
        .O12(O11),
        .O13(O12),
        .O14(O13),
        .O15(O14),
        .O16(O15),
        .O17(O16),
        .O18(O17),
        .O19(O18),
        .O2(O1),
        .O20(O19),
        .O21(O20),
        .O22(O21),
        .O23(O22),
        .O24(O23),
        .O25(O24),
        .O26(O25),
        .O27(O26),
        .O28(O27),
        .O29(O28),
        .O3(O2),
        .O30(O29),
        .O31(O30),
        .O32(O31),
        .O33(O32),
        .O4(O3),
        .O5(O4),
        .O6(O5),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .Q(Q),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .reset(reset),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_4
   (O1,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    I1,
    Q,
    full1_in,
    full5_in,
    full6_in,
    full3_in,
    full4_in,
    din);
  output O1;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input [0:0]Q;
  input full1_in;
  input full5_in;
  input full6_in;
  input full3_in;
  input full4_in;
  input [31:0]din;

  wire I1;
  wire O1;
  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full1_in;
  wire full3_in;
  wire full4_in;
  wire full5_in;
  wire full6_in;
  wire reset;
  wire wbClk;

zynq_bd_async_fifo_26 buffer_fifo
       (.I1(I1),
        .O1(O1),
        .Q(Q),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .full1_in(full1_in),
        .full3_in(full3_in),
        .full4_in(full4_in),
        .full5_in(full5_in),
        .full6_in(full6_in),
        .reset(reset),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_5
   (full1_in,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    wbClk,
    reset,
    bftClk,
    I1,
    I2,
    fifo_out,
    I3,
    I4,
    Q,
    din);
  output full1_in;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input I2;
  input [31:0]fifo_out;
  input I3;
  input [31:0]I4;
  input [0:0]Q;
  input [31:0]din;

  wire I1;
  wire I2;
  wire I3;
  wire [31:0]I4;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full1_in;
  wire reset;
  wire wbClk;

zynq_bd_async_fifo_25 buffer_fifo
       (.I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(full1_in),
        .O10(O9),
        .O11(O10),
        .O12(O11),
        .O13(O12),
        .O14(O13),
        .O15(O14),
        .O16(O15),
        .O17(O16),
        .O18(O17),
        .O19(O18),
        .O2(O1),
        .O20(O19),
        .O21(O20),
        .O22(O21),
        .O23(O22),
        .O24(O23),
        .O25(O24),
        .O26(O25),
        .O27(O26),
        .O28(O27),
        .O29(O28),
        .O3(O2),
        .O30(O29),
        .O31(O30),
        .O32(O31),
        .O33(O32),
        .O4(O3),
        .O5(O4),
        .O6(O5),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .Q(Q),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .reset(reset),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_6
   (O1,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    I1,
    Q,
    full0_in,
    I2,
    din);
  output O1;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input [0:0]Q;
  input full0_in;
  input I2;
  input [31:0]din;

  wire I1;
  wire I2;
  wire O1;
  wire [0:0]Q;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full0_in;
  wire reset;
  wire wbClk;

zynq_bd_async_fifo_24 buffer_fifo
       (.I1(I1),
        .I2(I2),
        .O1(O1),
        .Q(Q),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .full0_in(full0_in),
        .reset(reset),
        .wbClk(wbClk));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_7
   (full0_in,
    D,
    O1,
    SR,
    O2,
    wbClk,
    reset,
    bftClk,
    rd_en,
    I1,
    fifo_out,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    Q,
    I66,
    wbWriteOut,
    din);
  output full0_in;
  output [31:0]D;
  output O1;
  output [0:0]SR;
  output O2;
  input wbClk;
  input reset;
  input bftClk;
  input rd_en;
  input I1;
  input [31:0]fifo_out;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input I56;
  input I57;
  input I58;
  input I59;
  input I60;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input [0:0]Q;
  input I66;
  input wbWriteOut;
  input [31:0]din;

  wire [31:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [0:0]Q;
  wire [0:0]SR;
  wire bftClk;
  wire [31:0]din;
  wire [31:0]fifo_out;
  wire full0_in;
  wire rd_en;
  wire reset;
  wire wbClk;
  wire wbWriteOut;

zynq_bd_async_fifo_23 buffer_fifo
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(I6),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I63(I63),
        .I64(I64),
        .I65(I65),
        .I66(I66),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(full0_in),
        .O2(O1),
        .O3(O2),
        .Q(Q),
        .SR(SR),
        .bftClk(bftClk),
        .din(din),
        .fifo_out(fifo_out),
        .rd_en(rd_en),
        .reset(reset),
        .wbClk(wbClk),
        .wbWriteOut(wbWriteOut));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_8
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

zynq_bd_async_fifo_22 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "FifoBuffer" *) 
module zynq_bd_FifoBuffer_9
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire bftClk;
  wire [31:0]fifo_out;
  wire ingressFifoWrEn;
  wire reset;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;

zynq_bd_async_fifo_21 buffer_fifo
       (.Q(Q),
        .bftClk(bftClk),
        .fifo_out(fifo_out),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
endmodule

(* ORIG_REF_NAME = "GPIO_Core" *) 
module zynq_bd_GPIO_Core
   (D,
    O1,
    O2,
    ip2bus_rdack_i,
    ip2bus_wrack_i,
    gpio_io_t,
    gpio_io_o,
    s_axi_aclk,
    bus2ip_reset,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_arvalid,
    p_1_in,
    I1,
    I2,
    gpio_io_i,
    E,
    I3,
    I4);
  output [3:0]D;
  output O1;
  output O2;
  output ip2bus_rdack_i;
  output ip2bus_wrack_i;
  output [3:0]gpio_io_t;
  output [3:0]gpio_io_o;
  input s_axi_aclk;
  input bus2ip_reset;
  input [1:0]s_axi_awaddr;
  input [1:0]s_axi_araddr;
  input s_axi_arvalid;
  input p_1_in;
  input I1;
  input I2;
  input [3:0]gpio_io_i;
  input [0:0]E;
  input [3:0]I3;
  input [0:0]I4;

  wire [3:0]D;
  wire [0:0]E;
  wire GPIO_xferAck_i;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire [0:0]I4;
  wire O1;
  wire O2;
  wire [0:3]Read_Reg_In;
  wire Read_Reg_Rst;
  wire bus2ip_reset;
  wire [0:3]gpio_Data_In;
  wire [3:0]gpio_io_i;
  wire [0:3]gpio_io_i_d2;
  wire [3:0]gpio_io_o;
  wire [3:0]gpio_io_t;
  wire gpio_xferAck_Reg;
  wire iGPIO_xferAck;
  wire ip2bus_rdack_i;
  wire ip2bus_wrack_i;
  wire \n_0_Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_3 ;
  wire p_1_in;
  wire s_axi_aclk;
  wire [1:0]s_axi_araddr;
  wire s_axi_arvalid;
  wire [1:0]s_axi_awaddr;

zynq_bd_cdc_sync \Not_Dual.INPUT_DOUBLE_REGS3 
       (.gpio_io_i(gpio_io_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_vect_out({gpio_io_i_d2[0],gpio_io_i_d2[1],gpio_io_i_d2[2],gpio_io_i_d2[3]}));
LUT6 #(
    .INIT(64'h8F888F888F880000)) 
     \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i[28]_i_1 
       (.I0(O2),
        .I1(gpio_Data_In[0]),
        .I2(\n_0_Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_3 ),
        .I3(gpio_io_t[3]),
        .I4(I1),
        .I5(I2),
        .O(Read_Reg_In[0]));
FDRE \Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[0]),
        .Q(D[3]),
        .R(Read_Reg_Rst));
LUT6 #(
    .INIT(64'h8F888F888F880000)) 
     \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i[29]_i_1 
       (.I0(O2),
        .I1(gpio_Data_In[1]),
        .I2(\n_0_Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_3 ),
        .I3(gpio_io_t[2]),
        .I4(I1),
        .I5(I2),
        .O(Read_Reg_In[1]));
FDRE \Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[1]),
        .Q(D[2]),
        .R(Read_Reg_Rst));
LUT6 #(
    .INIT(64'h8F888F888F880000)) 
     \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i[30]_i_1 
       (.I0(O2),
        .I1(gpio_Data_In[2]),
        .I2(\n_0_Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_3 ),
        .I3(gpio_io_t[1]),
        .I4(I1),
        .I5(I2),
        .O(Read_Reg_In[2]));
FDRE \Not_Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[2]),
        .Q(D[1]),
        .R(Read_Reg_Rst));
LUT4 #(
    .INIT(16'hEFFF)) 
     \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_1 
       (.I0(GPIO_xferAck_i),
        .I1(gpio_xferAck_Reg),
        .I2(p_1_in),
        .I3(s_axi_arvalid),
        .O(Read_Reg_Rst));
LUT6 #(
    .INIT(64'h8F888F888F880000)) 
     \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_2 
       (.I0(O2),
        .I1(gpio_Data_In[3]),
        .I2(\n_0_Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_3 ),
        .I3(gpio_io_t[0]),
        .I4(I1),
        .I5(I2),
        .O(Read_Reg_In[3]));
LUT5 #(
    .INIT(32'hB8FCBBFF)) 
     \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_3 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .I3(s_axi_araddr[0]),
        .I4(s_axi_awaddr[0]),
        .O(\n_0_Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_3 ));
FDRE \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Read_Reg_In[3]),
        .Q(D[0]),
        .R(Read_Reg_Rst));
FDRE \Not_Dual.gpio_Data_In_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[0]),
        .Q(gpio_Data_In[0]),
        .R(1'b0));
FDRE \Not_Dual.gpio_Data_In_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[1]),
        .Q(gpio_Data_In[1]),
        .R(1'b0));
FDRE \Not_Dual.gpio_Data_In_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[2]),
        .Q(gpio_Data_In[2]),
        .R(1'b0));
FDRE \Not_Dual.gpio_Data_In_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i_d2[3]),
        .Q(gpio_Data_In[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT5 #(
    .INIT(32'h00053305)) 
     \Not_Dual.gpio_Data_Out[0]_i_3 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_araddr[0]),
        .I2(s_axi_awaddr[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[1]),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     \Not_Dual.gpio_Data_Out_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(I3[3]),
        .Q(gpio_io_o[3]),
        .R(bus2ip_reset));
FDRE #(
    .INIT(1'b0)) 
     \Not_Dual.gpio_Data_Out_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(I3[2]),
        .Q(gpio_io_o[2]),
        .R(bus2ip_reset));
FDRE #(
    .INIT(1'b0)) 
     \Not_Dual.gpio_Data_Out_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(I3[1]),
        .Q(gpio_io_o[1]),
        .R(bus2ip_reset));
FDRE #(
    .INIT(1'b0)) 
     \Not_Dual.gpio_Data_Out_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(I3[0]),
        .Q(gpio_io_o[0]),
        .R(bus2ip_reset));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT5 #(
    .INIT(32'h000ACC0A)) 
     \Not_Dual.gpio_OE[0]_i_2 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_araddr[0]),
        .I2(s_axi_awaddr[1]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[1]),
        .O(O1));
FDSE #(
    .INIT(1'b1)) 
     \Not_Dual.gpio_OE_reg[0] 
       (.C(s_axi_aclk),
        .CE(I4),
        .D(I3[3]),
        .Q(gpio_io_t[3]),
        .S(bus2ip_reset));
FDSE #(
    .INIT(1'b1)) 
     \Not_Dual.gpio_OE_reg[1] 
       (.C(s_axi_aclk),
        .CE(I4),
        .D(I3[2]),
        .Q(gpio_io_t[2]),
        .S(bus2ip_reset));
FDSE #(
    .INIT(1'b1)) 
     \Not_Dual.gpio_OE_reg[2] 
       (.C(s_axi_aclk),
        .CE(I4),
        .D(I3[1]),
        .Q(gpio_io_t[1]),
        .S(bus2ip_reset));
FDSE #(
    .INIT(1'b1)) 
     \Not_Dual.gpio_OE_reg[3] 
       (.C(s_axi_aclk),
        .CE(I4),
        .D(I3[0]),
        .Q(gpio_io_t[0]),
        .S(bus2ip_reset));
FDRE gpio_xferAck_Reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(GPIO_xferAck_i),
        .Q(gpio_xferAck_Reg),
        .R(bus2ip_reset));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'h10)) 
     iGPIO_xferAck_i_1
       (.I0(GPIO_xferAck_i),
        .I1(gpio_xferAck_Reg),
        .I2(p_1_in),
        .O(iGPIO_xferAck));
FDRE iGPIO_xferAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(iGPIO_xferAck),
        .Q(GPIO_xferAck_i),
        .R(bus2ip_reset));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT2 #(
    .INIT(4'h8)) 
     ip2bus_rdack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(s_axi_arvalid),
        .O(ip2bus_rdack_i));
LUT2 #(
    .INIT(4'h2)) 
     ip2bus_wrack_i_D1_i_1
       (.I0(GPIO_xferAck_i),
        .I1(s_axi_arvalid),
        .O(ip2bus_wrack_i));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zynq_bd_SRL_FIFO
   (D,
    E,
    O1,
    bid_gets_fifo_load,
    I1,
    s_axi_aclk,
    s_axi_awid,
    I2,
    p_1_out,
    I3,
    wr_data_sng_sm_cs,
    AW2Arb_BVALID_Cnt,
    s_axi_wlast,
    s_axi_wvalid,
    axi_wdata_full_reg,
    axi_wr_burst,
    s_axi_bready,
    I4,
    bid_gets_fifo_load_d1);
  output [11:0]D;
  output [0:0]E;
  output O1;
  output bid_gets_fifo_load;
  input I1;
  input s_axi_aclk;
  input [11:0]s_axi_awid;
  input I2;
  input p_1_out;
  input I3;
  input [1:0]wr_data_sng_sm_cs;
  input [2:0]AW2Arb_BVALID_Cnt;
  input s_axi_wlast;
  input s_axi_wvalid;
  input axi_wdata_full_reg;
  input axi_wr_burst;
  input s_axi_bready;
  input I4;
  input bid_gets_fifo_load_d1;

  wire [2:0]AW2Arb_BVALID_Cnt;
  wire CI;
  wire [11:0]D;
  wire D_0;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire S;
  wire S2_out;
  wire S4_out;
  wire S6_out;
  wire axi_wdata_full_reg;
  wire axi_wr_burst;
  wire bid_fifo_not_empty;
  wire [11:0]bid_fifo_rd;
  wire bid_gets_fifo_load;
  wire bid_gets_fifo_load_d1;
  wire \n_0_Addr_Counters[0].FDRE_I ;
  wire \n_0_Addr_Counters[0].MUXCY_L_I_i_2 ;
  wire \n_0_Addr_Counters[0].MUXCY_L_I_i_3 ;
  wire \n_0_Addr_Counters[0].MUXCY_L_I_i_4 ;
  wire \n_0_Addr_Counters[1].FDRE_I ;
  wire \n_0_Addr_Counters[1].MUXCY_L_I ;
  wire \n_0_Addr_Counters[1].XORCY_I ;
  wire \n_0_Addr_Counters[2].FDRE_I ;
  wire \n_0_Addr_Counters[2].XORCY_I ;
  wire \n_0_Addr_Counters[3].FDRE_I ;
  wire \n_0_Addr_Counters[3].XORCY_I ;
  wire n_0_Data_Exists_DFF_i_1;
  wire n_0_Data_Exists_DFF_i_2;
  wire \n_0_axi_bid_int[11]_i_4 ;
  wire \n_0_axi_bid_int[11]_i_5 ;
  wire \n_0_axi_bid_int[11]_i_7 ;
  wire p_1_out;
  wire s_axi_aclk;
  wire [11:0]s_axi_awid;
  wire s_axi_bready;
  wire s_axi_wlast;
  wire s_axi_wvalid;
  wire [1:0]wr_data_sng_sm_cs;
  wire [3:2]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
     \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(D_0),
        .Q(\n_0_Addr_Counters[0].FDRE_I ),
        .R(I1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:2],\n_0_Addr_Counters[1].MUXCY_L_I ,CI}),
        .CYINIT(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],\n_0_Addr_Counters[2].FDRE_I ,\n_0_Addr_Counters[1].FDRE_I ,\n_0_Addr_Counters[0].FDRE_I }),
        .O({\n_0_Addr_Counters[3].XORCY_I ,\n_0_Addr_Counters[2].XORCY_I ,\n_0_Addr_Counters[1].XORCY_I ,D_0}),
        .S({S,S2_out,S4_out,S6_out}));
LUT4 #(
    .INIT(16'h7080)) 
     \Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(bid_fifo_not_empty),
        .I1(\n_0_axi_bid_int[11]_i_5 ),
        .I2(\n_0_Addr_Counters[0].MUXCY_L_I_i_3 ),
        .I3(\n_0_Addr_Counters[0].FDRE_I ),
        .O(S6_out));
LUT5 #(
    .INIT(32'h08000F00)) 
     \Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(bid_fifo_not_empty),
        .I1(\n_0_axi_bid_int[11]_i_5 ),
        .I2(I2),
        .I3(p_1_out),
        .I4(\n_0_Addr_Counters[0].MUXCY_L_I_i_4 ),
        .O(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
     \Addr_Counters[0].MUXCY_L_I_i_3 
       (.I0(I2),
        .I1(p_1_out),
        .I2(\n_0_Addr_Counters[0].FDRE_I ),
        .I3(\n_0_Addr_Counters[1].FDRE_I ),
        .I4(\n_0_Addr_Counters[3].FDRE_I ),
        .I5(\n_0_Addr_Counters[2].FDRE_I ),
        .O(\n_0_Addr_Counters[0].MUXCY_L_I_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \Addr_Counters[0].MUXCY_L_I_i_4 
       (.I0(\n_0_Addr_Counters[2].FDRE_I ),
        .I1(\n_0_Addr_Counters[3].FDRE_I ),
        .I2(\n_0_Addr_Counters[1].FDRE_I ),
        .I3(\n_0_Addr_Counters[0].FDRE_I ),
        .O(\n_0_Addr_Counters[0].MUXCY_L_I_i_4 ));
(* BOX_TYPE = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
     \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(\n_0_Addr_Counters[1].XORCY_I ),
        .Q(\n_0_Addr_Counters[1].FDRE_I ),
        .R(I1));
LUT4 #(
    .INIT(16'h7080)) 
     \Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(bid_fifo_not_empty),
        .I1(\n_0_axi_bid_int[11]_i_5 ),
        .I2(\n_0_Addr_Counters[0].MUXCY_L_I_i_3 ),
        .I3(\n_0_Addr_Counters[1].FDRE_I ),
        .O(S4_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
     \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(\n_0_Addr_Counters[2].XORCY_I ),
        .Q(\n_0_Addr_Counters[2].FDRE_I ),
        .R(I1));
LUT4 #(
    .INIT(16'h7080)) 
     \Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(bid_fifo_not_empty),
        .I1(\n_0_axi_bid_int[11]_i_5 ),
        .I2(\n_0_Addr_Counters[0].MUXCY_L_I_i_3 ),
        .I3(\n_0_Addr_Counters[2].FDRE_I ),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
     \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(\n_0_Addr_Counters[3].XORCY_I ),
        .Q(\n_0_Addr_Counters[3].FDRE_I ),
        .R(I1));
LUT4 #(
    .INIT(16'h2A80)) 
     \Addr_Counters[3].XORCY_I_i_1 
       (.I0(\n_0_Addr_Counters[0].MUXCY_L_I_i_3 ),
        .I1(bid_fifo_not_empty),
        .I2(\n_0_axi_bid_int[11]_i_5 ),
        .I3(\n_0_Addr_Counters[3].FDRE_I ),
        .O(S));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_Data_Exists_DFF_i_1),
        .Q(bid_fifo_not_empty),
        .R(I1));
LUT5 #(
    .INIT(32'hAA30AABA)) 
     Data_Exists_DFF_i_1
       (.I0(bid_fifo_not_empty),
        .I1(I2),
        .I2(p_1_out),
        .I3(n_0_Data_Exists_DFF_i_2),
        .I4(\n_0_axi_bid_int[11]_i_5 ),
        .O(n_0_Data_Exists_DFF_i_1));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     Data_Exists_DFF_i_2
       (.I0(\n_0_Addr_Counters[2].FDRE_I ),
        .I1(\n_0_Addr_Counters[3].FDRE_I ),
        .I2(\n_0_Addr_Counters[1].FDRE_I ),
        .I3(\n_0_Addr_Counters[0].FDRE_I ),
        .O(n_0_Data_Exists_DFF_i_2));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[0].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[11]),
        .Q(bid_fifo_rd[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[10].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[1]),
        .Q(bid_fifo_rd[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[11].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[0]),
        .Q(bid_fifo_rd[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[1].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[10]),
        .Q(bid_fifo_rd[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[2].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[9]),
        .Q(bid_fifo_rd[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[3].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[8]),
        .Q(bid_fifo_rd[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[4].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[7]),
        .Q(bid_fifo_rd[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[5].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[6]),
        .Q(bid_fifo_rd[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[6].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[5]),
        .Q(bid_fifo_rd[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[7].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[4]),
        .Q(bid_fifo_rd[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[8].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[8].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[3]),
        .Q(bid_fifo_rd[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[9].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[9].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(s_axi_awid[2]),
        .Q(bid_fifo_rd[2]));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[0]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[0]),
        .I5(bid_fifo_rd[0]),
        .O(D[0]));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[10]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[10]),
        .I5(bid_fifo_rd[10]),
        .O(D[10]));
LUT6 #(
    .INIT(64'hFFFF040004000400)) 
     \axi_bid_int[11]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(\n_0_axi_bid_int[11]_i_5 ),
        .I5(bid_fifo_not_empty),
        .O(E));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[11]_i_2 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[11]),
        .I5(bid_fifo_rd[11]),
        .O(D[11]));
LUT6 #(
    .INIT(64'h00000000000040FF)) 
     \axi_bid_int[11]_i_4 
       (.I0(bid_fifo_not_empty),
        .I1(s_axi_bready),
        .I2(I4),
        .I3(AW2Arb_BVALID_Cnt[0]),
        .I4(AW2Arb_BVALID_Cnt[1]),
        .I5(AW2Arb_BVALID_Cnt[2]),
        .O(\n_0_axi_bid_int[11]_i_4 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
     \axi_bid_int[11]_i_5 
       (.I0(\n_0_axi_bid_int[11]_i_7 ),
        .I1(wr_data_sng_sm_cs[0]),
        .I2(AW2Arb_BVALID_Cnt[2]),
        .I3(AW2Arb_BVALID_Cnt[0]),
        .I4(AW2Arb_BVALID_Cnt[1]),
        .I5(O1),
        .O(\n_0_axi_bid_int[11]_i_5 ));
LUT6 #(
    .INIT(64'h7F3F2A3F7F7F7F7F)) 
     \axi_bid_int[11]_i_6 
       (.I0(wr_data_sng_sm_cs[1]),
        .I1(s_axi_wlast),
        .I2(s_axi_wvalid),
        .I3(axi_wdata_full_reg),
        .I4(axi_wr_burst),
        .I5(p_1_out),
        .O(O1));
LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAAA)) 
     \axi_bid_int[11]_i_7 
       (.I0(bid_gets_fifo_load_d1),
        .I1(I4),
        .I2(s_axi_bready),
        .I3(AW2Arb_BVALID_Cnt[2]),
        .I4(AW2Arb_BVALID_Cnt[1]),
        .I5(AW2Arb_BVALID_Cnt[0]),
        .O(\n_0_axi_bid_int[11]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[1]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[1]),
        .I5(bid_fifo_rd[1]),
        .O(D[1]));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[2]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[2]),
        .I5(bid_fifo_rd[2]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[3]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[3]),
        .I5(bid_fifo_rd[3]),
        .O(D[3]));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[4]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[4]),
        .I5(bid_fifo_rd[4]),
        .O(D[4]));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[5]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[5]),
        .I5(bid_fifo_rd[5]),
        .O(D[5]));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[6]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[6]),
        .I5(bid_fifo_rd[6]),
        .O(D[6]));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[7]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[7]),
        .I5(bid_fifo_rd[7]),
        .O(D[7]));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[8]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[8]),
        .I5(bid_fifo_rd[8]),
        .O(D[8]));
LUT6 #(
    .INIT(64'hFFFFFBFF04000000)) 
     \axi_bid_int[9]_i_1 
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .I4(s_axi_awid[9]),
        .I5(bid_fifo_rd[9]),
        .O(D[9]));
LUT4 #(
    .INIT(16'h0400)) 
     bid_gets_fifo_load_d1_i_1
       (.I0(I3),
        .I1(p_1_out),
        .I2(I2),
        .I3(\n_0_axi_bid_int[11]_i_4 ),
        .O(bid_gets_fifo_load));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module zynq_bd_address_decoder
   (O1,
    O2,
    O3,
    D,
    E,
    O4,
    s_axi_aclk,
    s_axi_awaddr,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_wdata,
    Q,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_aresetn,
    ip2bus_rdack_i_D1,
    I1,
    ip2bus_wrack_i_D1,
    bus2ip_reset,
    I2,
    I3);
  output O1;
  output O2;
  output O3;
  output [3:0]D;
  output [0:0]E;
  output [0:0]O4;
  input s_axi_aclk;
  input [1:0]s_axi_awaddr;
  input s_axi_arvalid;
  input [1:0]s_axi_araddr;
  input [7:0]s_axi_wdata;
  input [1:0]Q;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_aresetn;
  input ip2bus_rdack_i_D1;
  input [0:0]I1;
  input ip2bus_wrack_i_D1;
  input bus2ip_reset;
  input I2;
  input I3;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire [1:0]Q;
  wire bus2ip_reset;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire \n_0_MEM_DECODE_GEN[0].cs_out_i[0]_i_1 ;
  wire s_axi_aclk;
  wire [1:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [1:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire [7:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start;

LUT6 #(
    .INIT(64'h00000000000000E0)) 
     \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(O1),
        .I1(start),
        .I2(s_axi_aresetn),
        .I3(ip2bus_rdack_i_D1),
        .I4(I1),
        .I5(ip2bus_wrack_i_D1),
        .O(\n_0_MEM_DECODE_GEN[0].cs_out_i[0]_i_1 ));
LUT5 #(
    .INIT(32'h11101010)) 
     \MEM_DECODE_GEN[0].cs_out_i[0]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .I4(s_axi_wvalid),
        .O(start));
FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_MEM_DECODE_GEN[0].cs_out_i[0]_i_1 ),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'h10)) 
     \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_4 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_arvalid),
        .I2(O1),
        .O(O2));
LUT3 #(
    .INIT(8'h40)) 
     \Not_Dual.READ_REG_GEN[3].GPIO_DBus_i[31]_i_5 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(O1),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT5 #(
    .INIT(32'hAAAABAAA)) 
     \Not_Dual.gpio_Data_Out[0]_i_1 
       (.I0(bus2ip_reset),
        .I1(s_axi_arvalid),
        .I2(I3),
        .I3(O1),
        .I4(s_axi_awaddr[1]),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFBBBFB00088808)) 
     \Not_Dual.gpio_Data_Out[0]_i_2 
       (.I0(s_axi_wdata[3]),
        .I1(O1),
        .I2(s_axi_awaddr[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[0]),
        .I5(s_axi_wdata[7]),
        .O(D[3]));
LUT6 #(
    .INIT(64'hFFFBBBFB00088808)) 
     \Not_Dual.gpio_Data_Out[1]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(O1),
        .I2(s_axi_awaddr[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[0]),
        .I5(s_axi_wdata[6]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hFFFBBBFB00088808)) 
     \Not_Dual.gpio_Data_Out[2]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(O1),
        .I2(s_axi_awaddr[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[0]),
        .I5(s_axi_wdata[5]),
        .O(D[1]));
LUT6 #(
    .INIT(64'hFFFBBBFB00088808)) 
     \Not_Dual.gpio_Data_Out[3]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(O1),
        .I2(s_axi_awaddr[0]),
        .I3(s_axi_arvalid),
        .I4(s_axi_araddr[0]),
        .I5(s_axi_wdata[4]),
        .O(D[0]));
LUT5 #(
    .INIT(32'hAAAABAAA)) 
     \Not_Dual.gpio_OE[0]_i_1 
       (.I0(bus2ip_reset),
        .I1(s_axi_arvalid),
        .I2(I2),
        .I3(O1),
        .I4(s_axi_awaddr[1]),
        .O(E));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire ingressFifoWrEn;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__6 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__6 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__6 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__6 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__6 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__6 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__6 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__6 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__14 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__14 ;
  wire \n_0_infer_fifo.empty_reg_i_10__6 ;
  wire \n_0_infer_fifo.empty_reg_i_11__6 ;
  wire \n_0_infer_fifo.empty_reg_i_4__6 ;
  wire \n_0_infer_fifo.empty_reg_i_5__6 ;
  wire \n_0_infer_fifo.empty_reg_i_6__6 ;
  wire \n_0_infer_fifo.empty_reg_i_7__6 ;
  wire \n_0_infer_fifo.empty_reg_i_8__6 ;
  wire \n_0_infer_fifo.empty_reg_i_9__6 ;
  wire \n_0_infer_fifo.full_reg_i_3__6 ;
  wire \n_0_infer_fifo.full_reg_i_4__6 ;
  wire \n_0_infer_fifo.full_reg_i_5__6 ;
  wire \n_0_infer_fifo.full_reg_i_6__6 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__6 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__6 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__6 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__6 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__6 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__6 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__6 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__6 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__6 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__6 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__6 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__6 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__6 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__6 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__6 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__6 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__6 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__6 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__13;
  wire [9:0]p_0_in__14;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__6_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__6_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__6_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__6_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__6_O_UNCONNECTED ;

LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__6 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__6 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__6 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__6 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__6 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__6 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__6 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__6 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__6 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__6_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__6 ,\n_0_infer_fifo.almost_empty_reg_i_4__6 ,\n_0_infer_fifo.almost_empty_reg_i_5__6 ,\n_0_infer_fifo.almost_empty_reg_i_6__6 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__6 
       (.I0(full_reg),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__14 ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__6 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__6 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__6 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__6 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__6 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__6 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__6 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__6 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__6_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__6 ,\n_0_infer_fifo.almost_full_reg_i_4__6 ,\n_0_infer_fifo.almost_full_reg_i_5__6 ,\n_0_infer_fifo.almost_full_reg_i_6__6 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__14 ),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__14 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT4 #(
    .INIT(16'h8000)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__14 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wbDataForInputReg),
        .I3(Q[1]),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__14 ));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__14 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__14 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__14 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__6 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__6 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__6 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__6 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__6 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__6 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__6 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__6 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__6 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__6 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__6 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__6 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__6 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__6 ,\n_2_infer_fifo.empty_reg_reg_i_2__6 ,\n_3_infer_fifo.empty_reg_reg_i_2__6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__6_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__6 ,\n_0_infer_fifo.empty_reg_i_5__6 ,\n_0_infer_fifo.empty_reg_i_6__6 ,\n_0_infer_fifo.empty_reg_i_7__6 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__6 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__6 ,\n_2_infer_fifo.empty_reg_reg_i_3__6 ,\n_3_infer_fifo.empty_reg_reg_i_3__6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__6_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__6 ,\n_0_infer_fifo.empty_reg_i_9__6 ,\n_0_infer_fifo.empty_reg_i_10__6 ,\n_0_infer_fifo.empty_reg_i_11__6 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__6 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__14 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__6 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__6 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__6 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__6 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__6 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__6 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__6 ,\n_2_infer_fifo.full_reg_reg_i_2__6 ,\n_3_infer_fifo.full_reg_reg_i_2__6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__6_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__6 ,\n_0_infer_fifo.full_reg_i_4__6 ,\n_0_infer_fifo.full_reg_i_5__6 ,\n_0_infer_fifo.full_reg_i_6__6 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__6 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__13[0]));
(* SOFT_HLUTNM = "soft_lutpair534" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__13[1]));
(* SOFT_HLUTNM = "soft_lutpair532" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__13[2]));
(* SOFT_HLUTNM = "soft_lutpair526" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__13[3]));
(* SOFT_HLUTNM = "soft_lutpair526" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__13[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__13[5]));
(* SOFT_HLUTNM = "soft_lutpair531" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__6 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__13[6]));
(* SOFT_HLUTNM = "soft_lutpair531" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__6 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__13[7]));
(* SOFT_HLUTNM = "soft_lutpair528" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__6 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__13[8]));
(* SOFT_HLUTNM = "soft_lutpair528" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__6 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__13[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__6 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .D(p_0_in__13[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .D(p_0_in__13[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__13[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__13[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__13[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__13[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__13[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__13[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__13[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__13[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair534" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair532" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair538" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair538" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair537" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair537" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair536" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__6 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair536" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__6 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__6 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair535" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair530" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair540" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair540" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair539" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair539" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__6 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT5 #(
    .INIT(32'h00008000)) 
     \infer_fifo.wr_addr[9]_i_1__6 
       (.I0(Q[1]),
        .I1(wbDataForInputReg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__6 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__14[0]));
(* SOFT_HLUTNM = "soft_lutpair535" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__14[1]));
(* SOFT_HLUTNM = "soft_lutpair530" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__14[2]));
(* SOFT_HLUTNM = "soft_lutpair529" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__14[3]));
(* SOFT_HLUTNM = "soft_lutpair529" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__14[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__14[5]));
(* SOFT_HLUTNM = "soft_lutpair533" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__6 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__14[6]));
(* SOFT_HLUTNM = "soft_lutpair533" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__6 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__14[7]));
(* SOFT_HLUTNM = "soft_lutpair527" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__6 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__14[8]));
(* SOFT_HLUTNM = "soft_lutpair527" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__6 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__14[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__6 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__6 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .D(p_0_in__14[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .D(p_0_in__14[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__14[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__14[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__14[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__14[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__14[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__14[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__14[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__6 ),
        .CLR(reset),
        .D(p_0_in__14[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_16
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire ingressFifoWrEn;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__5 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__5 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__5 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__5 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__5 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__5 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__5 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__5 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__13 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__13 ;
  wire \n_0_infer_fifo.empty_reg_i_10__5 ;
  wire \n_0_infer_fifo.empty_reg_i_11__5 ;
  wire \n_0_infer_fifo.empty_reg_i_4__5 ;
  wire \n_0_infer_fifo.empty_reg_i_5__5 ;
  wire \n_0_infer_fifo.empty_reg_i_6__5 ;
  wire \n_0_infer_fifo.empty_reg_i_7__5 ;
  wire \n_0_infer_fifo.empty_reg_i_8__5 ;
  wire \n_0_infer_fifo.empty_reg_i_9__5 ;
  wire \n_0_infer_fifo.full_reg_i_3__5 ;
  wire \n_0_infer_fifo.full_reg_i_4__5 ;
  wire \n_0_infer_fifo.full_reg_i_5__5 ;
  wire \n_0_infer_fifo.full_reg_i_6__5 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__5 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__5 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__5 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__5 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__5 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__5 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__5 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__5 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__5 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__5 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__5 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__5 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__5 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__5 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__5 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__5 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__5 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__5 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__11;
  wire [9:0]p_0_in__12;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__5_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__5_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__5_O_UNCONNECTED ;

LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__5 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__5 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__5 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__5 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__5 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__5 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__5 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__5 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__5 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__5_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__5 ,\n_0_infer_fifo.almost_empty_reg_i_4__5 ,\n_0_infer_fifo.almost_empty_reg_i_5__5 ,\n_0_infer_fifo.almost_empty_reg_i_6__5 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__5 
       (.I0(full_reg),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__13 ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__5 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__5 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__5 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__5 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__5 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__5 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__5 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__5 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__5_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__5 ,\n_0_infer_fifo.almost_full_reg_i_4__5 ,\n_0_infer_fifo.almost_full_reg_i_5__5 ,\n_0_infer_fifo.almost_full_reg_i_6__5 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__13 ),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__13 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT4 #(
    .INIT(16'h0800)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__13 
       (.I0(Q[2]),
        .I1(wbDataForInputReg),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__13 ));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__13 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__13 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__13 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__5 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__5 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__5 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__5 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__5 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__5 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__5 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__5 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__5 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__5 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__5 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__5 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__5 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__5 ,\n_2_infer_fifo.empty_reg_reg_i_2__5 ,\n_3_infer_fifo.empty_reg_reg_i_2__5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__5_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__5 ,\n_0_infer_fifo.empty_reg_i_5__5 ,\n_0_infer_fifo.empty_reg_i_6__5 ,\n_0_infer_fifo.empty_reg_i_7__5 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__5 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__5 ,\n_2_infer_fifo.empty_reg_reg_i_3__5 ,\n_3_infer_fifo.empty_reg_reg_i_3__5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__5_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__5 ,\n_0_infer_fifo.empty_reg_i_9__5 ,\n_0_infer_fifo.empty_reg_i_10__5 ,\n_0_infer_fifo.empty_reg_i_11__5 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__5 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__13 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__5 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__5 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__5 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__5 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__5 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__5 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__5 ,\n_2_infer_fifo.full_reg_reg_i_2__5 ,\n_3_infer_fifo.full_reg_reg_i_2__5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__5_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__5 ,\n_0_infer_fifo.full_reg_i_4__5 ,\n_0_infer_fifo.full_reg_i_5__5 ,\n_0_infer_fifo.full_reg_i_6__5 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__5 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__11[0]));
(* SOFT_HLUTNM = "soft_lutpair519" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__11[1]));
(* SOFT_HLUTNM = "soft_lutpair517" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__11[2]));
(* SOFT_HLUTNM = "soft_lutpair511" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__11[3]));
(* SOFT_HLUTNM = "soft_lutpair511" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__11[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__11[5]));
(* SOFT_HLUTNM = "soft_lutpair516" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__5 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__11[6]));
(* SOFT_HLUTNM = "soft_lutpair516" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__5 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__11[7]));
(* SOFT_HLUTNM = "soft_lutpair513" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__5 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__11[8]));
(* SOFT_HLUTNM = "soft_lutpair513" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__5 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__11[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__5 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .D(p_0_in__11[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .D(p_0_in__11[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__11[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__11[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__11[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__11[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__11[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__11[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__11[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__11[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair519" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair517" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair523" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair523" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair522" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair522" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair521" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__5 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair521" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__5 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__5 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair520" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair515" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair525" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair525" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair524" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair524" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__5 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT5 #(
    .INIT(32'h00002000)) 
     \infer_fifo.wr_addr[9]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(wbDataForInputReg),
        .I3(Q[2]),
        .I4(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__5 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__12[0]));
(* SOFT_HLUTNM = "soft_lutpair520" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__12[1]));
(* SOFT_HLUTNM = "soft_lutpair515" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__12[2]));
(* SOFT_HLUTNM = "soft_lutpair514" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__12[3]));
(* SOFT_HLUTNM = "soft_lutpair514" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__12[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__12[5]));
(* SOFT_HLUTNM = "soft_lutpair518" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__5 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__12[6]));
(* SOFT_HLUTNM = "soft_lutpair518" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__5 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__12[7]));
(* SOFT_HLUTNM = "soft_lutpair512" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__5 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__12[8]));
(* SOFT_HLUTNM = "soft_lutpair512" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__5 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__12[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__5 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__5 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .D(p_0_in__12[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .D(p_0_in__12[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__12[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__12[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__12[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__12[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__12[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__12[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__12[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__5 ),
        .CLR(reset),
        .D(p_0_in__12[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_17
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    wbDataForInputReg,
    Q,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input wbDataForInputReg;
  input [2:0]Q;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire ingressFifoWrEn;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__4 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__4 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__4 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__4 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__4 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__4 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__4 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__4 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__12 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__12 ;
  wire \n_0_infer_fifo.empty_reg_i_10__4 ;
  wire \n_0_infer_fifo.empty_reg_i_11__4 ;
  wire \n_0_infer_fifo.empty_reg_i_4__4 ;
  wire \n_0_infer_fifo.empty_reg_i_5__4 ;
  wire \n_0_infer_fifo.empty_reg_i_6__4 ;
  wire \n_0_infer_fifo.empty_reg_i_7__4 ;
  wire \n_0_infer_fifo.empty_reg_i_8__4 ;
  wire \n_0_infer_fifo.empty_reg_i_9__4 ;
  wire \n_0_infer_fifo.full_reg_i_3__4 ;
  wire \n_0_infer_fifo.full_reg_i_4__4 ;
  wire \n_0_infer_fifo.full_reg_i_5__4 ;
  wire \n_0_infer_fifo.full_reg_i_6__4 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__4 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__4 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__4 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__4 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__4 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__4 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__4 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__4 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__4 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__4 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__4 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__4 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__4 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__4 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__4 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__4 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__4 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__4 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__10;
  wire [9:0]p_0_in__9;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__4_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__4_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__4_O_UNCONNECTED ;

LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__4 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__4 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__4 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__4 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__4 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__4 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__4 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__4 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__4 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__4_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__4 ,\n_0_infer_fifo.almost_empty_reg_i_4__4 ,\n_0_infer_fifo.almost_empty_reg_i_5__4 ,\n_0_infer_fifo.almost_empty_reg_i_6__4 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__4 
       (.I0(full_reg),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__12 ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__4 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__4 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__4 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__4 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__4 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__4 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__4 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__4 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__4_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__4 ,\n_0_infer_fifo.almost_full_reg_i_4__4 ,\n_0_infer_fifo.almost_full_reg_i_5__4 ,\n_0_infer_fifo.almost_full_reg_i_6__4 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__12 ),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__12 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT4 #(
    .INIT(16'h2000)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__12 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wbDataForInputReg),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__12 ));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__12 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__12 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__12 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__4 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__4 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__4 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__4 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__4 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__4 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__4 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__4 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__4 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__4 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__4 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__4 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__4 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__4 ,\n_2_infer_fifo.empty_reg_reg_i_2__4 ,\n_3_infer_fifo.empty_reg_reg_i_2__4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__4_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__4 ,\n_0_infer_fifo.empty_reg_i_5__4 ,\n_0_infer_fifo.empty_reg_i_6__4 ,\n_0_infer_fifo.empty_reg_i_7__4 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__4 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__4 ,\n_2_infer_fifo.empty_reg_reg_i_3__4 ,\n_3_infer_fifo.empty_reg_reg_i_3__4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__4_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__4 ,\n_0_infer_fifo.empty_reg_i_9__4 ,\n_0_infer_fifo.empty_reg_i_10__4 ,\n_0_infer_fifo.empty_reg_i_11__4 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__4 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__12 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__4 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__4 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__4 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__4 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__4 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__4 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__4 ,\n_2_infer_fifo.full_reg_reg_i_2__4 ,\n_3_infer_fifo.full_reg_reg_i_2__4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__4_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__4 ,\n_0_infer_fifo.full_reg_i_4__4 ,\n_0_infer_fifo.full_reg_i_5__4 ,\n_0_infer_fifo.full_reg_i_6__4 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__4 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__9[0]));
(* SOFT_HLUTNM = "soft_lutpair504" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__9[1]));
(* SOFT_HLUTNM = "soft_lutpair502" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__9[2]));
(* SOFT_HLUTNM = "soft_lutpair496" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__9[3]));
(* SOFT_HLUTNM = "soft_lutpair496" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__9[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__9[5]));
(* SOFT_HLUTNM = "soft_lutpair501" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__4 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__9[6]));
(* SOFT_HLUTNM = "soft_lutpair501" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__4 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__9[7]));
(* SOFT_HLUTNM = "soft_lutpair498" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__4 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__9[8]));
(* SOFT_HLUTNM = "soft_lutpair498" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__4 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__9[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__4 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .D(p_0_in__9[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .D(p_0_in__9[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__9[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__9[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__9[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__9[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__9[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__9[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__9[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__9[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair504" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair502" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair508" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair508" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair507" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair507" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair506" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__4 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair506" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__4 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__4 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair505" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair500" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair510" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair510" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair509" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair509" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__4 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT5 #(
    .INIT(32'h00000800)) 
     \infer_fifo.wr_addr[9]_i_1__4 
       (.I0(wbDataForInputReg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__4 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__10[0]));
(* SOFT_HLUTNM = "soft_lutpair505" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__10[1]));
(* SOFT_HLUTNM = "soft_lutpair500" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__10[2]));
(* SOFT_HLUTNM = "soft_lutpair499" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__10[3]));
(* SOFT_HLUTNM = "soft_lutpair499" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__10[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__10[5]));
(* SOFT_HLUTNM = "soft_lutpair503" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__4 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__10[6]));
(* SOFT_HLUTNM = "soft_lutpair503" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__4 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__10[7]));
(* SOFT_HLUTNM = "soft_lutpair497" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__4 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__10[8]));
(* SOFT_HLUTNM = "soft_lutpair497" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__4 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__10[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__4 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__4 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .D(p_0_in__10[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .D(p_0_in__10[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__10[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__10[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__10[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__10[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__10[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__10[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__10[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__4 ),
        .CLR(reset),
        .D(p_0_in__10[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_18
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire ingressFifoWrEn;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__3 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__3 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__3 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__3 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__3 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__3 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__3 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__3 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__11 ;
  wire \n_0_infer_fifo.empty_reg_i_10__3 ;
  wire \n_0_infer_fifo.empty_reg_i_11__3 ;
  wire \n_0_infer_fifo.empty_reg_i_4__3 ;
  wire \n_0_infer_fifo.empty_reg_i_5__3 ;
  wire \n_0_infer_fifo.empty_reg_i_6__3 ;
  wire \n_0_infer_fifo.empty_reg_i_7__3 ;
  wire \n_0_infer_fifo.empty_reg_i_8__3 ;
  wire \n_0_infer_fifo.empty_reg_i_9__3 ;
  wire \n_0_infer_fifo.full_reg_i_3__3 ;
  wire \n_0_infer_fifo.full_reg_i_4__3 ;
  wire \n_0_infer_fifo.full_reg_i_5__3 ;
  wire \n_0_infer_fifo.full_reg_i_6__3 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__3 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__3 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__3 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__3 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__3 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__3 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__3 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__3 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__3 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__3 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__3 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__3 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__3 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__3 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__3 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__3 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__3 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__3 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__7;
  wire [9:0]p_0_in__8;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__3_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__3_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__3_O_UNCONNECTED ;

LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__3 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__3 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__3 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__3 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__3 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__3 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__3 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__3 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__3 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__3_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__3 ,\n_0_infer_fifo.almost_empty_reg_i_4__3 ,\n_0_infer_fifo.almost_empty_reg_i_5__3 ,\n_0_infer_fifo.almost_empty_reg_i_6__3 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__3 
       (.I0(full_reg),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11 ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__3 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__3 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__3 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__3 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__3 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__3 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__3 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__3 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__3_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__3 ,\n_0_infer_fifo.almost_full_reg_i_4__3 ,\n_0_infer_fifo.almost_full_reg_i_5__3 ,\n_0_infer_fifo.almost_full_reg_i_6__3 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11 ),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__11 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT4 #(
    .INIT(16'h0020)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(wbDataForInputReg),
        .I3(Q[0]),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11 ));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__11 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__11 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__11 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__3 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__3 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__3 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__3 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__3 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__3 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__3 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__3 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__3 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__3 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__3 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__3 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__3 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__3 ,\n_2_infer_fifo.empty_reg_reg_i_2__3 ,\n_3_infer_fifo.empty_reg_reg_i_2__3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__3_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__3 ,\n_0_infer_fifo.empty_reg_i_5__3 ,\n_0_infer_fifo.empty_reg_i_6__3 ,\n_0_infer_fifo.empty_reg_i_7__3 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__3 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__3 ,\n_2_infer_fifo.empty_reg_reg_i_3__3 ,\n_3_infer_fifo.empty_reg_reg_i_3__3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__3_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__3 ,\n_0_infer_fifo.empty_reg_i_9__3 ,\n_0_infer_fifo.empty_reg_i_10__3 ,\n_0_infer_fifo.empty_reg_i_11__3 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__3 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__11 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__3 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__3 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__3 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__3 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__3 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__3 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__3 ,\n_2_infer_fifo.full_reg_reg_i_2__3 ,\n_3_infer_fifo.full_reg_reg_i_2__3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__3_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__3 ,\n_0_infer_fifo.full_reg_i_4__3 ,\n_0_infer_fifo.full_reg_i_5__3 ,\n_0_infer_fifo.full_reg_i_6__3 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__3 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__7[0]));
(* SOFT_HLUTNM = "soft_lutpair489" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__7[1]));
(* SOFT_HLUTNM = "soft_lutpair487" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__7[2]));
(* SOFT_HLUTNM = "soft_lutpair481" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__7[3]));
(* SOFT_HLUTNM = "soft_lutpair481" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__7[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__7[5]));
(* SOFT_HLUTNM = "soft_lutpair486" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__3 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__7[6]));
(* SOFT_HLUTNM = "soft_lutpair486" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__3 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__7[7]));
(* SOFT_HLUTNM = "soft_lutpair483" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__3 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__7[8]));
(* SOFT_HLUTNM = "soft_lutpair483" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__3 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__7[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__3 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .D(p_0_in__7[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .D(p_0_in__7[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__7[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__7[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__7[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__7[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__7[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__7[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__7[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__7[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair489" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair487" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair493" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair493" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair492" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair492" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair491" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__3 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair491" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__3 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__3 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair490" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair485" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair495" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair495" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair494" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair494" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__3 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT5 #(
    .INIT(32'h00000400)) 
     \infer_fifo.wr_addr[9]_i_1__3 
       (.I0(Q[0]),
        .I1(wbDataForInputReg),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__3 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__8[0]));
(* SOFT_HLUTNM = "soft_lutpair490" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__8[1]));
(* SOFT_HLUTNM = "soft_lutpair485" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__8[2]));
(* SOFT_HLUTNM = "soft_lutpair484" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__8[3]));
(* SOFT_HLUTNM = "soft_lutpair484" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__8[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__8[5]));
(* SOFT_HLUTNM = "soft_lutpair488" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__3 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__8[6]));
(* SOFT_HLUTNM = "soft_lutpair488" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__3 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__8[7]));
(* SOFT_HLUTNM = "soft_lutpair482" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__3 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__8[8]));
(* SOFT_HLUTNM = "soft_lutpair482" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__3 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__8[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__3 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__3 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .D(p_0_in__8[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .D(p_0_in__8[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__8[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__8[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__8[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__8[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__8[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__8[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__8[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__3 ),
        .CLR(reset),
        .D(p_0_in__8[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_19
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire ingressFifoWrEn;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__2 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__2 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__2 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__2 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__2 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__2 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__2 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__2 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__10 ;
  wire \n_0_infer_fifo.empty_reg_i_10__2 ;
  wire \n_0_infer_fifo.empty_reg_i_11__2 ;
  wire \n_0_infer_fifo.empty_reg_i_4__2 ;
  wire \n_0_infer_fifo.empty_reg_i_5__2 ;
  wire \n_0_infer_fifo.empty_reg_i_6__2 ;
  wire \n_0_infer_fifo.empty_reg_i_7__2 ;
  wire \n_0_infer_fifo.empty_reg_i_8__2 ;
  wire \n_0_infer_fifo.empty_reg_i_9__2 ;
  wire \n_0_infer_fifo.full_reg_i_3__2 ;
  wire \n_0_infer_fifo.full_reg_i_4__2 ;
  wire \n_0_infer_fifo.full_reg_i_5__2 ;
  wire \n_0_infer_fifo.full_reg_i_6__2 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__2 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__2 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__2 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__2 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__2 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__2 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__2 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__2 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__2 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__2 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__2 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__2 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__2 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__2 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__2 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__2 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__2 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__2 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__5;
  wire [9:0]p_0_in__6;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__2_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__2_O_UNCONNECTED ;

LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__2 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__2 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__2 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__2 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__2 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__2 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__2 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__2 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__2 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__2 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__2_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__2 ,\n_0_infer_fifo.almost_empty_reg_i_4__2 ,\n_0_infer_fifo.almost_empty_reg_i_5__2 ,\n_0_infer_fifo.almost_empty_reg_i_6__2 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__2 
       (.I0(full_reg),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10 ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__2 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__2 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__2 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__2 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__2 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__2 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__2 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__2 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__2 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__2_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__2 ,\n_0_infer_fifo.almost_full_reg_i_4__2 ,\n_0_infer_fifo.almost_full_reg_i_5__2 ,\n_0_infer_fifo.almost_full_reg_i_6__2 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10 ),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__10 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT4 #(
    .INIT(16'h0080)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10 
       (.I0(Q[0]),
        .I1(wbDataForInputReg),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10 ));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__10 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__10 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__10 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__2 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__2 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__2 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__2 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__2 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__2 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__2 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__2 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__2 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__2 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__2 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__2 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__2 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__2 ,\n_2_infer_fifo.empty_reg_reg_i_2__2 ,\n_3_infer_fifo.empty_reg_reg_i_2__2 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__2_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__2 ,\n_0_infer_fifo.empty_reg_i_5__2 ,\n_0_infer_fifo.empty_reg_i_6__2 ,\n_0_infer_fifo.empty_reg_i_7__2 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__2 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__2 ,\n_2_infer_fifo.empty_reg_reg_i_3__2 ,\n_3_infer_fifo.empty_reg_reg_i_3__2 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__2_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__2 ,\n_0_infer_fifo.empty_reg_i_9__2 ,\n_0_infer_fifo.empty_reg_i_10__2 ,\n_0_infer_fifo.empty_reg_i_11__2 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__2 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__10 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__2 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__2 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__2 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__2 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__2 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__2 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__2 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__2 ,\n_2_infer_fifo.full_reg_reg_i_2__2 ,\n_3_infer_fifo.full_reg_reg_i_2__2 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__2_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__2 ,\n_0_infer_fifo.full_reg_i_4__2 ,\n_0_infer_fifo.full_reg_i_5__2 ,\n_0_infer_fifo.full_reg_i_6__2 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__2 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__5[0]));
(* SOFT_HLUTNM = "soft_lutpair474" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__5[1]));
(* SOFT_HLUTNM = "soft_lutpair472" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__5[2]));
(* SOFT_HLUTNM = "soft_lutpair466" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__5[3]));
(* SOFT_HLUTNM = "soft_lutpair466" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__5[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__5[5]));
(* SOFT_HLUTNM = "soft_lutpair471" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__2 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__5[6]));
(* SOFT_HLUTNM = "soft_lutpair471" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__2 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__5[7]));
(* SOFT_HLUTNM = "soft_lutpair468" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__2 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__5[8]));
(* SOFT_HLUTNM = "soft_lutpair468" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__2 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__5[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__2 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .D(p_0_in__5[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .D(p_0_in__5[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__5[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__5[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__5[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__5[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__5[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__5[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__5[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__5[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair474" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair472" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair478" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair478" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair477" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair477" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair476" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair476" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__2 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__2 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair475" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair470" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair480" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair480" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair479" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair479" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__2 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT5 #(
    .INIT(32'h00004000)) 
     \infer_fifo.wr_addr[9]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(wbDataForInputReg),
        .I3(Q[0]),
        .I4(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__2 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__6[0]));
(* SOFT_HLUTNM = "soft_lutpair475" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__6[1]));
(* SOFT_HLUTNM = "soft_lutpair470" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__6[2]));
(* SOFT_HLUTNM = "soft_lutpair469" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__6[3]));
(* SOFT_HLUTNM = "soft_lutpair469" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__6[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__6[5]));
(* SOFT_HLUTNM = "soft_lutpair473" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__2 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__6[6]));
(* SOFT_HLUTNM = "soft_lutpair473" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__2 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__6[7]));
(* SOFT_HLUTNM = "soft_lutpair467" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__2 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__6[8]));
(* SOFT_HLUTNM = "soft_lutpair467" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__2 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__6[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__2 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .D(p_0_in__6[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .D(p_0_in__6[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__6[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__6[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__6[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__6[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__6[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__6[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__6[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__2 ),
        .CLR(reset),
        .D(p_0_in__6[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_20
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire ingressFifoWrEn;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__1 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__1 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__1 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__1 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__1 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__1 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__1 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__1 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__9 ;
  wire \n_0_infer_fifo.empty_reg_i_10__1 ;
  wire \n_0_infer_fifo.empty_reg_i_11__1 ;
  wire \n_0_infer_fifo.empty_reg_i_4__1 ;
  wire \n_0_infer_fifo.empty_reg_i_5__1 ;
  wire \n_0_infer_fifo.empty_reg_i_6__1 ;
  wire \n_0_infer_fifo.empty_reg_i_7__1 ;
  wire \n_0_infer_fifo.empty_reg_i_8__1 ;
  wire \n_0_infer_fifo.empty_reg_i_9__1 ;
  wire \n_0_infer_fifo.full_reg_i_3__1 ;
  wire \n_0_infer_fifo.full_reg_i_4__1 ;
  wire \n_0_infer_fifo.full_reg_i_5__1 ;
  wire \n_0_infer_fifo.full_reg_i_6__1 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__1 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__1 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__1 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__1 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__1 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__1 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__1 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__1 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__1 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__1 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__1 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__1 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__1 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__1 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__1 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__1 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__1 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__1 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__3;
  wire [9:0]p_0_in__4;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__1_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__1_O_UNCONNECTED ;

LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__1 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__1 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__1 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__1 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__1 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__1 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__1 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__1 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__1 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__1 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__1_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__1 ,\n_0_infer_fifo.almost_empty_reg_i_4__1 ,\n_0_infer_fifo.almost_empty_reg_i_5__1 ,\n_0_infer_fifo.almost_empty_reg_i_6__1 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__1 
       (.I0(full_reg),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9 ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__1 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__1 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__1 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__1 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__1 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__1 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__1 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__1 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__1 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__1_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__1 ,\n_0_infer_fifo.almost_full_reg_i_4__1 ,\n_0_infer_fifo.almost_full_reg_i_5__1 ,\n_0_infer_fifo.almost_full_reg_i_6__1 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9 ),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__9 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT4 #(
    .INIT(16'h0020)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9 
       (.I0(wbDataForInputReg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9 ));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__9 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__9 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__9 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__1 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__1 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__1 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__1 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__1 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__1 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__1 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__1 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__1 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__1 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__1 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__1 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__1 ,\n_2_infer_fifo.empty_reg_reg_i_2__1 ,\n_3_infer_fifo.empty_reg_reg_i_2__1 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__1_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__1 ,\n_0_infer_fifo.empty_reg_i_5__1 ,\n_0_infer_fifo.empty_reg_i_6__1 ,\n_0_infer_fifo.empty_reg_i_7__1 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__1 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__1 ,\n_2_infer_fifo.empty_reg_reg_i_3__1 ,\n_3_infer_fifo.empty_reg_reg_i_3__1 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__1_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__1 ,\n_0_infer_fifo.empty_reg_i_9__1 ,\n_0_infer_fifo.empty_reg_i_10__1 ,\n_0_infer_fifo.empty_reg_i_11__1 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__1 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__9 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__1 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__1 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__1 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__1 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__1 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__1 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__1 ,\n_2_infer_fifo.full_reg_reg_i_2__1 ,\n_3_infer_fifo.full_reg_reg_i_2__1 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__1_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__1 ,\n_0_infer_fifo.full_reg_i_4__1 ,\n_0_infer_fifo.full_reg_i_5__1 ,\n_0_infer_fifo.full_reg_i_6__1 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__1 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__3[0]));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__3[1]));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__3[2]));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__3[3]));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__3[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__3[5]));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__1 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__3[6]));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__1 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__3[7]));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__1 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__3[8]));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__1 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__3[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__1 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .D(p_0_in__3[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .D(p_0_in__3[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__3[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__3[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__3[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__3[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__3[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__3[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__3[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__3[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair463" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair463" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair462" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair462" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__1 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__1 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair465" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair465" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair464" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair464" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__1 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT5 #(
    .INIT(32'h00000400)) 
     \infer_fifo.wr_addr[9]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wbDataForInputReg),
        .I4(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__1 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__4[0]));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__4[1]));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__4[2]));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__4[3]));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__4[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__4[5]));
(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__1 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__4[6]));
(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__1 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__4[7]));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__1 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__4[8]));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__1 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__4[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__1 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .D(p_0_in__4[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .D(p_0_in__4[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__4[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__4[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__4[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__4[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__4[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__4[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__4[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__1 ),
        .CLR(reset),
        .D(p_0_in__4[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_21
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire ingressFifoWrEn;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__0 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__0 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__0 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__0 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__0 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__0 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__0 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__0 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__8 ;
  wire \n_0_infer_fifo.empty_reg_i_10__0 ;
  wire \n_0_infer_fifo.empty_reg_i_11__0 ;
  wire \n_0_infer_fifo.empty_reg_i_4__0 ;
  wire \n_0_infer_fifo.empty_reg_i_5__0 ;
  wire \n_0_infer_fifo.empty_reg_i_6__0 ;
  wire \n_0_infer_fifo.empty_reg_i_7__0 ;
  wire \n_0_infer_fifo.empty_reg_i_8__0 ;
  wire \n_0_infer_fifo.empty_reg_i_9__0 ;
  wire \n_0_infer_fifo.full_reg_i_3__0 ;
  wire \n_0_infer_fifo.full_reg_i_4__0 ;
  wire \n_0_infer_fifo.full_reg_i_5__0 ;
  wire \n_0_infer_fifo.full_reg_i_6__0 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__0 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__0 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__0 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__0 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__0 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__0 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__0 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__0 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__0 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__0 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__0 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__0 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__0 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__0 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__0 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__0 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__0 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__0 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__1;
  wire [9:0]p_0_in__2;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire wr_en;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__0_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__0_O_UNCONNECTED ;

LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__0 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__0 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__0 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__0 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__0 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__0 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__0 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__0 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__0 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__0_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__0 ,\n_0_infer_fifo.almost_empty_reg_i_4__0 ,\n_0_infer_fifo.almost_empty_reg_i_5__0 ,\n_0_infer_fifo.almost_empty_reg_i_6__0 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__0 
       (.I0(full_reg),
        .I1(wr_en),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__0 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__0 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__0 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__0 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__0 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__0 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__0 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__0 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__0_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__0 ,\n_0_infer_fifo.almost_full_reg_i_4__0 ,\n_0_infer_fifo.almost_full_reg_i_5__0 ,\n_0_infer_fifo.almost_full_reg_i_6__0 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wr_en),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__8 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT4 #(
    .INIT(16'h0040)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(wbDataForInputReg),
        .I3(Q[2]),
        .O(wr_en));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__8 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__8 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__8 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__0 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__0 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__0 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__0 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__0 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__0 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__0 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__0 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__0 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__0 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__0 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__0 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__0 ,\n_2_infer_fifo.empty_reg_reg_i_2__0 ,\n_3_infer_fifo.empty_reg_reg_i_2__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__0_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__0 ,\n_0_infer_fifo.empty_reg_i_5__0 ,\n_0_infer_fifo.empty_reg_i_6__0 ,\n_0_infer_fifo.empty_reg_i_7__0 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__0 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__0 ,\n_2_infer_fifo.empty_reg_reg_i_3__0 ,\n_3_infer_fifo.empty_reg_reg_i_3__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__0_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__0 ,\n_0_infer_fifo.empty_reg_i_9__0 ,\n_0_infer_fifo.empty_reg_i_10__0 ,\n_0_infer_fifo.empty_reg_i_11__0 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__0 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(wr_en),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__0 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__0 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__0 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__0 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__0 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__0 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__0 ,\n_2_infer_fifo.full_reg_reg_i_2__0 ,\n_3_infer_fifo.full_reg_reg_i_2__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__0_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__0 ,\n_0_infer_fifo.full_reg_i_4__0 ,\n_0_infer_fifo.full_reg_i_5__0 ,\n_0_infer_fifo.full_reg_i_6__0 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__0 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__1[3]));
(* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__1[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__1[5]));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__0 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__1[6]));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__0 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__1[7]));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__0 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__1[8]));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__0 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__1[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__0 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .D(p_0_in__1[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .D(p_0_in__1[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__1[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__1[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__1[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__1[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__1[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__1[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__1[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__1[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__0 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__0 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__0 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__0 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT5 #(
    .INIT(32'h00000040)) 
     \infer_fifo.wr_addr[9]_i_1__0 
       (.I0(Q[2]),
        .I1(wbDataForInputReg),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__0 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__2[0]));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__2[1]));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__2[2]));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__2[3]));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__2[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__2[5]));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__0 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__2[6]));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__0 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__2[7]));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__0 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__2[8]));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__0 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__2[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__0 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__0 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .D(p_0_in__2[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .D(p_0_in__2[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__2[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__2[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__2[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__2[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__2[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__2[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__2[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__0 ),
        .CLR(reset),
        .D(p_0_in__2[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_22
   (fifo_out,
    bftClk,
    reset,
    wbClk,
    Q,
    wbDataForInputReg,
    ingressFifoWrEn,
    wbInputData);
  output [31:0]fifo_out;
  input bftClk;
  input reset;
  input wbClk;
  input [2:0]Q;
  input wbDataForInputReg;
  input ingressFifoWrEn;
  input [31:0]wbInputData;

  wire [2:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire ingressFifoWrEn;
  wire \n_0_infer_fifo.almost_empty_reg_i_3 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__7 ;
  wire \n_0_infer_fifo.empty_reg_i_10 ;
  wire \n_0_infer_fifo.empty_reg_i_11 ;
  wire \n_0_infer_fifo.empty_reg_i_4 ;
  wire \n_0_infer_fifo.empty_reg_i_5 ;
  wire \n_0_infer_fifo.empty_reg_i_6 ;
  wire \n_0_infer_fifo.empty_reg_i_7 ;
  wire \n_0_infer_fifo.empty_reg_i_8 ;
  wire \n_0_infer_fifo.empty_reg_i_9 ;
  wire \n_0_infer_fifo.full_reg_i_3 ;
  wire \n_0_infer_fifo.full_reg_i_4 ;
  wire \n_0_infer_fifo.full_reg_i_5 ;
  wire \n_0_infer_fifo.full_reg_i_6 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in;
  wire [9:0]p_0_in__0;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire wbDataForInputReg;
  wire [31:0]wbInputData;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2_O_UNCONNECTED ;

LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1 
       (.I0(empty_reg),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3 ,\n_0_infer_fifo.almost_empty_reg_i_4 ,\n_0_infer_fifo.almost_empty_reg_i_5 ,\n_0_infer_fifo.almost_empty_reg_i_6 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1 
       (.I0(full_reg),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7 ),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2 ,\n_2_infer_fifo.almost_full_reg_reg_i_2 ,\n_3_infer_fifo.almost_full_reg_reg_i_2 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3 ,\n_0_infer_fifo.almost_full_reg_i_4 ,\n_0_infer_fifo.almost_full_reg_i_5 ,\n_0_infer_fifo.almost_full_reg_i_6 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(wbClk),
        .CLKBWRCLK(bftClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(wbInputData),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7 ),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__7 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT4 #(
    .INIT(16'h0004)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7 
       (.I0(Q[1]),
        .I1(wbDataForInputReg),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7 ));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__7 
       (.I0(reset),
        .I1(empty_reg),
        .I2(ingressFifoWrEn),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_2__7 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__7 
       (.I0(full_reg),
        .O(do_write0));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(ingressFifoWrEn),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2 ,\n_2_infer_fifo.empty_reg_reg_i_2 ,\n_3_infer_fifo.empty_reg_reg_i_2 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4 ,\n_0_infer_fifo.empty_reg_i_5 ,\n_0_infer_fifo.empty_reg_i_6 ,\n_0_infer_fifo.empty_reg_i_7 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3 ,\n_2_infer_fifo.empty_reg_reg_i_3 ,\n_3_infer_fifo.empty_reg_reg_i_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8 ,\n_0_infer_fifo.empty_reg_i_9 ,\n_0_infer_fifo.empty_reg_i_10 ,\n_0_infer_fifo.empty_reg_i_11 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__7 ),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2 ,\n_2_infer_fifo.full_reg_reg_i_2 ,\n_3_infer_fifo.full_reg_reg_i_2 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3 ,\n_0_infer_fifo.full_reg_i_4 ,\n_0_infer_fifo.full_reg_i_5 ,\n_0_infer_fifo.full_reg_i_6 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1 
       (.I0(ingressFifoWrEn),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in[6]));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in[7]));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in[8]));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .D(p_0_in[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .D(p_0_in[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT5 #(
    .INIT(32'h00000010)) 
     \infer_fifo.wr_addr[9]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wbDataForInputReg),
        .I3(Q[1]),
        .I4(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__0[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__0[5]));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__0[6]));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__0[7]));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__0[8]));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__0[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .D(p_0_in__0[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .D(p_0_in__0[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in__0[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in__0[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in__0[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in__0[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in__0[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in__0[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in__0[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1 ),
        .CLR(reset),
        .D(p_0_in__0[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_23
   (O1,
    D,
    O2,
    SR,
    O3,
    wbClk,
    reset,
    bftClk,
    rd_en,
    I1,
    fifo_out,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    Q,
    I66,
    wbWriteOut,
    din);
  output O1;
  output [31:0]D;
  output O2;
  output [0:0]SR;
  output O3;
  input wbClk;
  input reset;
  input bftClk;
  input rd_en;
  input I1;
  input [31:0]fifo_out;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input I56;
  input I57;
  input I58;
  input I59;
  input I60;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input [0:0]Q;
  input I66;
  input wbWriteOut;
  input [31:0]din;

  wire [31:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I7;
  wire I8;
  wire I9;
  wire O2;
  wire O3;
  wire [0:0]Q;
  wire [0:0]SR;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  wire [31:0]dout;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__14 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__14 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__14 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__14 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__14 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__14 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__14 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__14 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6 ;
  wire \n_0_infer_fifo.empty_reg_i_10__14 ;
  wire \n_0_infer_fifo.empty_reg_i_11__14 ;
  wire \n_0_infer_fifo.empty_reg_i_4__14 ;
  wire \n_0_infer_fifo.empty_reg_i_5__14 ;
  wire \n_0_infer_fifo.empty_reg_i_6__14 ;
  wire \n_0_infer_fifo.empty_reg_i_7__14 ;
  wire \n_0_infer_fifo.empty_reg_i_8__14 ;
  wire \n_0_infer_fifo.empty_reg_i_9__14 ;
  wire \n_0_infer_fifo.full_reg_i_3__14 ;
  wire \n_0_infer_fifo.full_reg_i_4__14 ;
  wire \n_0_infer_fifo.full_reg_i_5__14 ;
  wire \n_0_infer_fifo.full_reg_i_6__14 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__14 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__14 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__14 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__14 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__14 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__14 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__14 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__14 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__14 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__14 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__14 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__14 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__14 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__14 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__14 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__14 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__14 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__14 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__29;
  wire [9:0]p_0_in__30;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire rd_en;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire wbWriteOut;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__14_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__14_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__14_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__14_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__14_O_UNCONNECTED ;

  assign O1 = full_reg;
LUT3 #(
    .INIT(8'h3A)) 
     demuxState_i_1
       (.I0(wbWriteOut),
        .I1(empty_reg),
        .I2(I66),
        .O(O3));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__14 
       (.I0(empty_reg),
        .I1(rd_en),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__14 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__14 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__14 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__14 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__14 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__14 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__14 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__14 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__14 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__14_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__14 ,\n_0_infer_fifo.almost_empty_reg_i_4__14 ,\n_0_infer_fifo.almost_empty_reg_i_5__14 ,\n_0_infer_fifo.almost_empty_reg_i_6__14 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__14 
       (.I0(full_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__14 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__14 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__14 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__14 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__14 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__14 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__14 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__14 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__14 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__14_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__14 ,\n_0_infer_fifo.almost_full_reg_i_4__14 ,\n_0_infer_fifo.almost_full_reg_i_5__14 ,\n_0_infer_fifo.almost_full_reg_i_6__14 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(dout),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Q),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6 
       (.I0(reset),
        .I1(empty_reg),
        .I2(rd_en),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__6 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__6 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__14 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__14 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__14 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__14 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(rd_en),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__14 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__14 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__14 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__14 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__14 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__14 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__14 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__14 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__14 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__14 ,\n_2_infer_fifo.empty_reg_reg_i_2__14 ,\n_3_infer_fifo.empty_reg_reg_i_2__14 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__14_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__14 ,\n_0_infer_fifo.empty_reg_i_5__14 ,\n_0_infer_fifo.empty_reg_i_6__14 ,\n_0_infer_fifo.empty_reg_i_7__14 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__14 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__14 ,\n_2_infer_fifo.empty_reg_reg_i_3__14 ,\n_3_infer_fifo.empty_reg_reg_i_3__14 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__14_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__14 ,\n_0_infer_fifo.empty_reg_i_9__14 ,\n_0_infer_fifo.empty_reg_i_10__14 ,\n_0_infer_fifo.empty_reg_i_11__14 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__14 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__14 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__14 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__14 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__14 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__14 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__14 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__14 ,\n_2_infer_fifo.full_reg_reg_i_2__14 ,\n_3_infer_fifo.full_reg_reg_i_2__14 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__14_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__14 ,\n_0_infer_fifo.full_reg_i_4__14 ,\n_0_infer_fifo.full_reg_i_5__14 ,\n_0_infer_fifo.full_reg_i_6__14 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__14 
       (.I0(rd_en),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__29[0]));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__29[1]));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__29[2]));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__29[3]));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__29[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__29[5]));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__14 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__29[6]));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__14 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__29[7]));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__14 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__29[8]));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__14 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__29[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__14 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .D(p_0_in__29[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .D(p_0_in__29[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__29[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__29[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__29[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__29[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__29[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__29[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__29[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__29[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__14 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__14 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__14 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__14 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.wr_addr[9]_i_1__14 
       (.I0(Q),
        .I1(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__14 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__30[0]));
(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__30[1]));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__30[2]));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__30[3]));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__30[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__30[5]));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__14 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__30[6]));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__14 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__30[7]));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__14 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__30[8]));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__14 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__30[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__14 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__14 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .D(p_0_in__30[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .D(p_0_in__30[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__30[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__30[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__30[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__30[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__30[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__30[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__30[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__14 ),
        .CLR(reset),
        .D(p_0_in__30[9]),
        .Q(two_wr_addr0[9]));
LUT3 #(
    .INIT(8'h04)) 
     wbDataForOutput_i_1
       (.I0(reset),
        .I1(I66),
        .I2(empty_reg),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[0]_i_1 
       (.I0(rd_en),
        .I1(dout[0]),
        .I2(I1),
        .I3(fifo_out[0]),
        .I4(I64),
        .I5(I65),
        .O(D[0]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[10]_i_1 
       (.I0(rd_en),
        .I1(dout[10]),
        .I2(I1),
        .I3(fifo_out[10]),
        .I4(I44),
        .I5(I45),
        .O(D[10]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[11]_i_1 
       (.I0(rd_en),
        .I1(dout[11]),
        .I2(I1),
        .I3(fifo_out[11]),
        .I4(I42),
        .I5(I43),
        .O(D[11]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[12]_i_1 
       (.I0(rd_en),
        .I1(dout[12]),
        .I2(I1),
        .I3(fifo_out[12]),
        .I4(I40),
        .I5(I41),
        .O(D[12]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[13]_i_1 
       (.I0(rd_en),
        .I1(dout[13]),
        .I2(I1),
        .I3(fifo_out[13]),
        .I4(I38),
        .I5(I39),
        .O(D[13]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[14]_i_1 
       (.I0(rd_en),
        .I1(dout[14]),
        .I2(I1),
        .I3(fifo_out[14]),
        .I4(I36),
        .I5(I37),
        .O(D[14]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[15]_i_1 
       (.I0(rd_en),
        .I1(dout[15]),
        .I2(I1),
        .I3(fifo_out[15]),
        .I4(I34),
        .I5(I35),
        .O(D[15]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[16]_i_1 
       (.I0(rd_en),
        .I1(dout[16]),
        .I2(I1),
        .I3(fifo_out[16]),
        .I4(I32),
        .I5(I33),
        .O(D[16]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[17]_i_1 
       (.I0(rd_en),
        .I1(dout[17]),
        .I2(I1),
        .I3(fifo_out[17]),
        .I4(I30),
        .I5(I31),
        .O(D[17]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[18]_i_1 
       (.I0(rd_en),
        .I1(dout[18]),
        .I2(I1),
        .I3(fifo_out[18]),
        .I4(I28),
        .I5(I29),
        .O(D[18]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[19]_i_1 
       (.I0(rd_en),
        .I1(dout[19]),
        .I2(I1),
        .I3(fifo_out[19]),
        .I4(I26),
        .I5(I27),
        .O(D[19]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[1]_i_1 
       (.I0(rd_en),
        .I1(dout[1]),
        .I2(I1),
        .I3(fifo_out[1]),
        .I4(I62),
        .I5(I63),
        .O(D[1]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[20]_i_1 
       (.I0(rd_en),
        .I1(dout[20]),
        .I2(I1),
        .I3(fifo_out[20]),
        .I4(I24),
        .I5(I25),
        .O(D[20]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[21]_i_1 
       (.I0(rd_en),
        .I1(dout[21]),
        .I2(I1),
        .I3(fifo_out[21]),
        .I4(I22),
        .I5(I23),
        .O(D[21]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[22]_i_1 
       (.I0(rd_en),
        .I1(dout[22]),
        .I2(I1),
        .I3(fifo_out[22]),
        .I4(I20),
        .I5(I21),
        .O(D[22]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[23]_i_1 
       (.I0(rd_en),
        .I1(dout[23]),
        .I2(I1),
        .I3(fifo_out[23]),
        .I4(I18),
        .I5(I19),
        .O(D[23]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[24]_i_1 
       (.I0(rd_en),
        .I1(dout[24]),
        .I2(I1),
        .I3(fifo_out[24]),
        .I4(I16),
        .I5(I17),
        .O(D[24]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[25]_i_1 
       (.I0(rd_en),
        .I1(dout[25]),
        .I2(I1),
        .I3(fifo_out[25]),
        .I4(I14),
        .I5(I15),
        .O(D[25]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[26]_i_1 
       (.I0(rd_en),
        .I1(dout[26]),
        .I2(I1),
        .I3(fifo_out[26]),
        .I4(I12),
        .I5(I13),
        .O(D[26]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[27]_i_1 
       (.I0(rd_en),
        .I1(dout[27]),
        .I2(I1),
        .I3(fifo_out[27]),
        .I4(I10),
        .I5(I11),
        .O(D[27]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[28]_i_1 
       (.I0(rd_en),
        .I1(dout[28]),
        .I2(I1),
        .I3(fifo_out[28]),
        .I4(I8),
        .I5(I9),
        .O(D[28]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[29]_i_1 
       (.I0(rd_en),
        .I1(dout[29]),
        .I2(I1),
        .I3(fifo_out[29]),
        .I4(I6),
        .I5(I7),
        .O(D[29]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[2]_i_1 
       (.I0(rd_en),
        .I1(dout[2]),
        .I2(I1),
        .I3(fifo_out[2]),
        .I4(I60),
        .I5(I61),
        .O(D[2]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[30]_i_1 
       (.I0(rd_en),
        .I1(dout[30]),
        .I2(I1),
        .I3(fifo_out[30]),
        .I4(I4),
        .I5(I5),
        .O(D[30]));
LUT3 #(
    .INIT(8'hFD)) 
     \wbOutputData[31]_i_1 
       (.I0(I66),
        .I1(reset),
        .I2(empty_reg),
        .O(SR));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[31]_i_3 
       (.I0(rd_en),
        .I1(dout[31]),
        .I2(I1),
        .I3(fifo_out[31]),
        .I4(I2),
        .I5(I3),
        .O(D[31]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[3]_i_1 
       (.I0(rd_en),
        .I1(dout[3]),
        .I2(I1),
        .I3(fifo_out[3]),
        .I4(I58),
        .I5(I59),
        .O(D[3]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[4]_i_1 
       (.I0(rd_en),
        .I1(dout[4]),
        .I2(I1),
        .I3(fifo_out[4]),
        .I4(I56),
        .I5(I57),
        .O(D[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[5]_i_1 
       (.I0(rd_en),
        .I1(dout[5]),
        .I2(I1),
        .I3(fifo_out[5]),
        .I4(I54),
        .I5(I55),
        .O(D[5]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[6]_i_1 
       (.I0(rd_en),
        .I1(dout[6]),
        .I2(I1),
        .I3(fifo_out[6]),
        .I4(I52),
        .I5(I53),
        .O(D[6]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[7]_i_1 
       (.I0(rd_en),
        .I1(dout[7]),
        .I2(I1),
        .I3(fifo_out[7]),
        .I4(I50),
        .I5(I51),
        .O(D[7]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[8]_i_1 
       (.I0(rd_en),
        .I1(dout[8]),
        .I2(I1),
        .I3(fifo_out[8]),
        .I4(I48),
        .I5(I49),
        .O(D[8]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \wbOutputData[9]_i_1 
       (.I0(rd_en),
        .I1(dout[9]),
        .I2(I1),
        .I3(fifo_out[9]),
        .I4(I46),
        .I5(I47),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_24
   (O1,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    I1,
    Q,
    full0_in,
    I2,
    din);
  output O1;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input [0:0]Q;
  input full0_in;
  input I2;
  input [31:0]din;

  wire I1;
  wire I2;
  wire O1;
  wire [0:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full0_in;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__13 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__13 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__13 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__13 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__13 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__13 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__13 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__13 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5 ;
  wire \n_0_infer_fifo.empty_reg_i_10__13 ;
  wire \n_0_infer_fifo.empty_reg_i_11__13 ;
  wire \n_0_infer_fifo.empty_reg_i_4__13 ;
  wire \n_0_infer_fifo.empty_reg_i_5__13 ;
  wire \n_0_infer_fifo.empty_reg_i_6__13 ;
  wire \n_0_infer_fifo.empty_reg_i_7__13 ;
  wire \n_0_infer_fifo.empty_reg_i_8__13 ;
  wire \n_0_infer_fifo.empty_reg_i_9__13 ;
  wire \n_0_infer_fifo.full_reg_i_3__13 ;
  wire \n_0_infer_fifo.full_reg_i_4__13 ;
  wire \n_0_infer_fifo.full_reg_i_5__13 ;
  wire \n_0_infer_fifo.full_reg_i_6__13 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__13 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__13 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__13 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__13 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__13 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__13 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__13 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__13 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__13 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__13 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__13 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__13 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__13 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__13 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__13 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__13 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__13 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__13 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__27;
  wire [9:0]p_0_in__28;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__13_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__13_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__13_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__13_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__13_O_UNCONNECTED ;

LUT3 #(
    .INIT(8'hFE)) 
     error_i_1
       (.I0(full_reg),
        .I1(full0_in),
        .I2(I2),
        .O(O1));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__13 
       (.I0(empty_reg),
        .I1(I1),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__13 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__13 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__13 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__13 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__13 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__13 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__13 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__13 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__13 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__13_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__13 ,\n_0_infer_fifo.almost_empty_reg_i_4__13 ,\n_0_infer_fifo.almost_empty_reg_i_5__13 ,\n_0_infer_fifo.almost_empty_reg_i_6__13 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__13 
       (.I0(full_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__13 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__13 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__13 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__13 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__13 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__13 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__13 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__13 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__13 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__13_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__13 ,\n_0_infer_fifo.almost_full_reg_i_4__13 ,\n_0_infer_fifo.almost_full_reg_i_5__13 ,\n_0_infer_fifo.almost_full_reg_i_6__13 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Q),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5 
       (.I0(reset),
        .I1(empty_reg),
        .I2(I1),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__5 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__5 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__13 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__13 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__13 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__13 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(I1),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__13 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__13 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__13 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__13 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__13 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__13 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__13 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__13 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__13 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__13 ,\n_2_infer_fifo.empty_reg_reg_i_2__13 ,\n_3_infer_fifo.empty_reg_reg_i_2__13 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__13_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__13 ,\n_0_infer_fifo.empty_reg_i_5__13 ,\n_0_infer_fifo.empty_reg_i_6__13 ,\n_0_infer_fifo.empty_reg_i_7__13 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__13 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__13 ,\n_2_infer_fifo.empty_reg_reg_i_3__13 ,\n_3_infer_fifo.empty_reg_reg_i_3__13 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__13_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__13 ,\n_0_infer_fifo.empty_reg_i_9__13 ,\n_0_infer_fifo.empty_reg_i_10__13 ,\n_0_infer_fifo.empty_reg_i_11__13 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__13 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__13 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__13 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__13 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__13 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__13 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__13 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__13 ,\n_2_infer_fifo.full_reg_reg_i_2__13 ,\n_3_infer_fifo.full_reg_reg_i_2__13 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__13_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__13 ,\n_0_infer_fifo.full_reg_i_4__13 ,\n_0_infer_fifo.full_reg_i_5__13 ,\n_0_infer_fifo.full_reg_i_6__13 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__13 
       (.I0(I1),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__27[0]));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__27[1]));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__27[2]));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__27[3]));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__27[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__27[5]));
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__13 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__27[6]));
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__13 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__27[7]));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__13 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__27[8]));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__13 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__27[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__13 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .D(p_0_in__27[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .D(p_0_in__27[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__27[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__27[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__27[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__27[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__27[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__27[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__27[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__27[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__13 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__13 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__13 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__13 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.wr_addr[9]_i_1__13 
       (.I0(Q),
        .I1(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__13 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__28[0]));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__28[1]));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__28[2]));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__28[3]));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__28[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__28[5]));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__13 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__28[6]));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__13 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__28[7]));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__13 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__28[8]));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__13 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__28[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__13 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__13 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .D(p_0_in__28[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .D(p_0_in__28[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__28[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__28[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__28[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__28[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__28[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__28[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__28[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__13 ),
        .CLR(reset),
        .D(p_0_in__28[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_25
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    wbClk,
    reset,
    bftClk,
    I1,
    I2,
    fifo_out,
    I3,
    I4,
    Q,
    din);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input I2;
  input [31:0]fifo_out;
  input I3;
  input [31:0]I4;
  input [0:0]Q;
  input [31:0]din;

  wire I1;
  wire I2;
  wire I3;
  wire [31:0]I4;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  wire [31:0]dout1_in;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__12 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__12 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__12 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__12 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__12 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__12 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__12 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__12 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4 ;
  wire \n_0_infer_fifo.empty_reg_i_10__12 ;
  wire \n_0_infer_fifo.empty_reg_i_11__12 ;
  wire \n_0_infer_fifo.empty_reg_i_4__12 ;
  wire \n_0_infer_fifo.empty_reg_i_5__12 ;
  wire \n_0_infer_fifo.empty_reg_i_6__12 ;
  wire \n_0_infer_fifo.empty_reg_i_7__12 ;
  wire \n_0_infer_fifo.empty_reg_i_8__12 ;
  wire \n_0_infer_fifo.empty_reg_i_9__12 ;
  wire \n_0_infer_fifo.full_reg_i_3__12 ;
  wire \n_0_infer_fifo.full_reg_i_4__12 ;
  wire \n_0_infer_fifo.full_reg_i_5__12 ;
  wire \n_0_infer_fifo.full_reg_i_6__12 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__12 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__12 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__12 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__12 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__12 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__12 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__12 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__12 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__12 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__12 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__12 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__12 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__12 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__12 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__12 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__12 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__12 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__12 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__25;
  wire [9:0]p_0_in__26;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__12_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__12_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__12_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__12_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__12_O_UNCONNECTED ;

  assign O1 = full_reg;
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__12 
       (.I0(empty_reg),
        .I1(I1),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__12 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__12 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__12 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__12 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__12 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__12 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__12 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__12 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__12_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__12 ,\n_0_infer_fifo.almost_empty_reg_i_4__12 ,\n_0_infer_fifo.almost_empty_reg_i_5__12 ,\n_0_infer_fifo.almost_empty_reg_i_6__12 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__12 
       (.I0(full_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__12 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__12 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__12 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__12 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__12 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__12 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__12 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__12 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__12_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__12 ,\n_0_infer_fifo.almost_full_reg_i_4__12 ,\n_0_infer_fifo.almost_full_reg_i_5__12 ,\n_0_infer_fifo.almost_full_reg_i_6__12 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(dout1_in),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Q),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4 
       (.I0(reset),
        .I1(empty_reg),
        .I2(I1),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__4 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__4 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__12 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__12 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__12 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__12 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(I1),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__12 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__12 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__12 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__12 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__12 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__12 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__12 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__12 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__12 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__12 ,\n_2_infer_fifo.empty_reg_reg_i_2__12 ,\n_3_infer_fifo.empty_reg_reg_i_2__12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__12_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__12 ,\n_0_infer_fifo.empty_reg_i_5__12 ,\n_0_infer_fifo.empty_reg_i_6__12 ,\n_0_infer_fifo.empty_reg_i_7__12 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__12 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__12 ,\n_2_infer_fifo.empty_reg_reg_i_3__12 ,\n_3_infer_fifo.empty_reg_reg_i_3__12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__12_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__12 ,\n_0_infer_fifo.empty_reg_i_9__12 ,\n_0_infer_fifo.empty_reg_i_10__12 ,\n_0_infer_fifo.empty_reg_i_11__12 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__12 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__12 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__12 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__12 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__12 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__12 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__12 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__12 ,\n_2_infer_fifo.full_reg_reg_i_2__12 ,\n_3_infer_fifo.full_reg_reg_i_2__12 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__12_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__12 ,\n_0_infer_fifo.full_reg_i_4__12 ,\n_0_infer_fifo.full_reg_i_5__12 ,\n_0_infer_fifo.full_reg_i_6__12 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__12 
       (.I0(I1),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__25[0]));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__25[1]));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__25[2]));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__25[3]));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__25[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__25[5]));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__12 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__25[6]));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__12 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__25[7]));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__12 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__25[8]));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__12 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__25[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__12 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .D(p_0_in__25[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .D(p_0_in__25[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__25[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__25[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__25[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__25[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__25[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__25[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__25[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__25[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__12 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__12 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__12 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__12 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.wr_addr[9]_i_1__12 
       (.I0(Q),
        .I1(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__12 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__26[0]));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__26[1]));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__26[2]));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__26[3]));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__26[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__26[5]));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__12 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__26[6]));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__12 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__26[7]));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__12 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__26[8]));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__12 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__26[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__12 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__12 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .D(p_0_in__26[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .D(p_0_in__26[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__26[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__26[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__26[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__26[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__26[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__26[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__26[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__12 ),
        .CLR(reset),
        .D(p_0_in__26[9]),
        .Q(two_wr_addr0[9]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[0]_i_2 
       (.I0(dout1_in[0]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[0]),
        .I4(I3),
        .I5(I4[0]),
        .O(O33));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[10]_i_2 
       (.I0(dout1_in[10]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[10]),
        .I4(I3),
        .I5(I4[10]),
        .O(O23));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[11]_i_2 
       (.I0(dout1_in[11]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[11]),
        .I4(I3),
        .I5(I4[11]),
        .O(O22));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[12]_i_2 
       (.I0(dout1_in[12]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[12]),
        .I4(I3),
        .I5(I4[12]),
        .O(O21));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[13]_i_2 
       (.I0(dout1_in[13]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[13]),
        .I4(I3),
        .I5(I4[13]),
        .O(O20));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[14]_i_2 
       (.I0(dout1_in[14]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[14]),
        .I4(I3),
        .I5(I4[14]),
        .O(O19));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[15]_i_2 
       (.I0(dout1_in[15]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[15]),
        .I4(I3),
        .I5(I4[15]),
        .O(O18));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[16]_i_2 
       (.I0(dout1_in[16]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[16]),
        .I4(I3),
        .I5(I4[16]),
        .O(O17));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[17]_i_2 
       (.I0(dout1_in[17]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[17]),
        .I4(I3),
        .I5(I4[17]),
        .O(O16));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[18]_i_2 
       (.I0(dout1_in[18]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[18]),
        .I4(I3),
        .I5(I4[18]),
        .O(O15));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[19]_i_2 
       (.I0(dout1_in[19]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[19]),
        .I4(I3),
        .I5(I4[19]),
        .O(O14));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[1]_i_2 
       (.I0(dout1_in[1]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[1]),
        .I4(I3),
        .I5(I4[1]),
        .O(O32));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[20]_i_2 
       (.I0(dout1_in[20]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[20]),
        .I4(I3),
        .I5(I4[20]),
        .O(O13));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[21]_i_2 
       (.I0(dout1_in[21]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[21]),
        .I4(I3),
        .I5(I4[21]),
        .O(O12));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[22]_i_2 
       (.I0(dout1_in[22]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[22]),
        .I4(I3),
        .I5(I4[22]),
        .O(O11));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[23]_i_2 
       (.I0(dout1_in[23]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[23]),
        .I4(I3),
        .I5(I4[23]),
        .O(O10));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[24]_i_2 
       (.I0(dout1_in[24]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[24]),
        .I4(I3),
        .I5(I4[24]),
        .O(O9));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[25]_i_2 
       (.I0(dout1_in[25]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[25]),
        .I4(I3),
        .I5(I4[25]),
        .O(O8));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[26]_i_2 
       (.I0(dout1_in[26]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[26]),
        .I4(I3),
        .I5(I4[26]),
        .O(O7));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[27]_i_2 
       (.I0(dout1_in[27]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[27]),
        .I4(I3),
        .I5(I4[27]),
        .O(O6));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[28]_i_2 
       (.I0(dout1_in[28]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[28]),
        .I4(I3),
        .I5(I4[28]),
        .O(O5));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[29]_i_2 
       (.I0(dout1_in[29]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[29]),
        .I4(I3),
        .I5(I4[29]),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[2]_i_2 
       (.I0(dout1_in[2]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[2]),
        .I4(I3),
        .I5(I4[2]),
        .O(O31));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[30]_i_2 
       (.I0(dout1_in[30]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[30]),
        .I4(I3),
        .I5(I4[30]),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[31]_i_6 
       (.I0(dout1_in[31]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[31]),
        .I4(I3),
        .I5(I4[31]),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[3]_i_2 
       (.I0(dout1_in[3]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[3]),
        .I4(I3),
        .I5(I4[3]),
        .O(O30));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[4]_i_2 
       (.I0(dout1_in[4]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[4]),
        .I4(I3),
        .I5(I4[4]),
        .O(O29));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[5]_i_2 
       (.I0(dout1_in[5]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[5]),
        .I4(I3),
        .I5(I4[5]),
        .O(O28));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[6]_i_2 
       (.I0(dout1_in[6]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[6]),
        .I4(I3),
        .I5(I4[6]),
        .O(O27));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[7]_i_2 
       (.I0(dout1_in[7]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[7]),
        .I4(I3),
        .I5(I4[7]),
        .O(O26));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[8]_i_2 
       (.I0(dout1_in[8]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[8]),
        .I4(I3),
        .I5(I4[8]),
        .O(O25));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[9]_i_2 
       (.I0(dout1_in[9]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[9]),
        .I4(I3),
        .I5(I4[9]),
        .O(O24));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_26
   (O1,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    I1,
    Q,
    full1_in,
    full5_in,
    full6_in,
    full3_in,
    full4_in,
    din);
  output O1;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input [0:0]Q;
  input full1_in;
  input full5_in;
  input full6_in;
  input full3_in;
  input full4_in;
  input [31:0]din;

  wire I1;
  wire O1;
  wire [0:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full1_in;
  wire full3_in;
  wire full4_in;
  wire full5_in;
  wire full6_in;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__11 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__11 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__11 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__11 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__11 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__11 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__11 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__11 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3 ;
  wire \n_0_infer_fifo.empty_reg_i_10__11 ;
  wire \n_0_infer_fifo.empty_reg_i_11__11 ;
  wire \n_0_infer_fifo.empty_reg_i_4__11 ;
  wire \n_0_infer_fifo.empty_reg_i_5__11 ;
  wire \n_0_infer_fifo.empty_reg_i_6__11 ;
  wire \n_0_infer_fifo.empty_reg_i_7__11 ;
  wire \n_0_infer_fifo.empty_reg_i_8__11 ;
  wire \n_0_infer_fifo.empty_reg_i_9__11 ;
  wire \n_0_infer_fifo.full_reg_i_3__11 ;
  wire \n_0_infer_fifo.full_reg_i_4__11 ;
  wire \n_0_infer_fifo.full_reg_i_5__11 ;
  wire \n_0_infer_fifo.full_reg_i_6__11 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__11 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__11 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__11 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__11 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__11 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__11 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__11 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__11 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__11 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__11 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__11 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__11 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__11 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__11 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__11 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__11 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__11 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__11 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__23;
  wire [9:0]p_0_in__24;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__11_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__11_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__11_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__11_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__11_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     error_i_2
       (.I0(full_reg),
        .I1(full1_in),
        .I2(full5_in),
        .I3(full6_in),
        .I4(full3_in),
        .I5(full4_in),
        .O(O1));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__11 
       (.I0(empty_reg),
        .I1(I1),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__11 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__11 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__11 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__11 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__11 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__11 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__11 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__11 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__11_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__11 ,\n_0_infer_fifo.almost_empty_reg_i_4__11 ,\n_0_infer_fifo.almost_empty_reg_i_5__11 ,\n_0_infer_fifo.almost_empty_reg_i_6__11 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__11 
       (.I0(full_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__11 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__11 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__11 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__11 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__11 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__11 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__11 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__11 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__11_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__11 ,\n_0_infer_fifo.almost_full_reg_i_4__11 ,\n_0_infer_fifo.almost_full_reg_i_5__11 ,\n_0_infer_fifo.almost_full_reg_i_6__11 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Q),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3 
       (.I0(reset),
        .I1(empty_reg),
        .I2(I1),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__3 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__3 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__11 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__11 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__11 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__11 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(I1),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__11 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__11 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__11 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__11 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__11 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__11 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__11 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__11 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__11 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__11 ,\n_2_infer_fifo.empty_reg_reg_i_2__11 ,\n_3_infer_fifo.empty_reg_reg_i_2__11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__11_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__11 ,\n_0_infer_fifo.empty_reg_i_5__11 ,\n_0_infer_fifo.empty_reg_i_6__11 ,\n_0_infer_fifo.empty_reg_i_7__11 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__11 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__11 ,\n_2_infer_fifo.empty_reg_reg_i_3__11 ,\n_3_infer_fifo.empty_reg_reg_i_3__11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__11_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__11 ,\n_0_infer_fifo.empty_reg_i_9__11 ,\n_0_infer_fifo.empty_reg_i_10__11 ,\n_0_infer_fifo.empty_reg_i_11__11 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__11 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__11 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__11 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__11 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__11 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__11 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__11 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__11 ,\n_2_infer_fifo.full_reg_reg_i_2__11 ,\n_3_infer_fifo.full_reg_reg_i_2__11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__11_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__11 ,\n_0_infer_fifo.full_reg_i_4__11 ,\n_0_infer_fifo.full_reg_i_5__11 ,\n_0_infer_fifo.full_reg_i_6__11 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__11 
       (.I0(I1),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__23[0]));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__23[1]));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__23[2]));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__23[3]));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__23[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__23[5]));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__11 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__23[6]));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__11 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__23[7]));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__11 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__23[8]));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__11 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__23[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__11 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .D(p_0_in__23[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .D(p_0_in__23[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__23[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__23[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__23[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__23[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__23[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__23[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__23[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__23[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__11 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__11 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__11 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__11 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.wr_addr[9]_i_1__11 
       (.I0(Q),
        .I1(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__11 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__24[0]));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__24[1]));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__24[2]));
(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__24[3]));
(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__24[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__24[5]));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__11 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__24[6]));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__11 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__24[7]));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__11 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__24[8]));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__11 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__24[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__11 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__11 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .D(p_0_in__24[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .D(p_0_in__24[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__24[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__24[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__24[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__24[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__24[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__24[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__24[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__11 ),
        .CLR(reset),
        .D(p_0_in__24[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_27
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    wbClk,
    reset,
    bftClk,
    I1,
    I2,
    fifo_out,
    I3,
    I4,
    Q,
    din);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input I2;
  input [31:0]fifo_out;
  input I3;
  input [31:0]I4;
  input [0:0]Q;
  input [31:0]din;

  wire I1;
  wire I2;
  wire I3;
  wire [31:0]I4;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  wire [31:0]dout3_in;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__10 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__10 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__10 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__10 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__10 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__10 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__10 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__10 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2 ;
  wire \n_0_infer_fifo.empty_reg_i_10__10 ;
  wire \n_0_infer_fifo.empty_reg_i_11__10 ;
  wire \n_0_infer_fifo.empty_reg_i_4__10 ;
  wire \n_0_infer_fifo.empty_reg_i_5__10 ;
  wire \n_0_infer_fifo.empty_reg_i_6__10 ;
  wire \n_0_infer_fifo.empty_reg_i_7__10 ;
  wire \n_0_infer_fifo.empty_reg_i_8__10 ;
  wire \n_0_infer_fifo.empty_reg_i_9__10 ;
  wire \n_0_infer_fifo.full_reg_i_3__10 ;
  wire \n_0_infer_fifo.full_reg_i_4__10 ;
  wire \n_0_infer_fifo.full_reg_i_5__10 ;
  wire \n_0_infer_fifo.full_reg_i_6__10 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__10 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__10 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__10 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__10 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__10 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__10 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__10 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__10 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__10 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__10 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__10 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__10 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__10 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__10 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__10 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__10 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__10 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__10 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__21;
  wire [9:0]p_0_in__22;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__10_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__10_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__10_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__10_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__10_O_UNCONNECTED ;

  assign O1 = full_reg;
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__10 
       (.I0(empty_reg),
        .I1(I1),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__10 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__10 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__10 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__10 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__10 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__10 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__10 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__10 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__10_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__10 ,\n_0_infer_fifo.almost_empty_reg_i_4__10 ,\n_0_infer_fifo.almost_empty_reg_i_5__10 ,\n_0_infer_fifo.almost_empty_reg_i_6__10 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__10 
       (.I0(full_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__10 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__10 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__10 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__10 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__10 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__10 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__10 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__10 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__10_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__10 ,\n_0_infer_fifo.almost_full_reg_i_4__10 ,\n_0_infer_fifo.almost_full_reg_i_5__10 ,\n_0_infer_fifo.almost_full_reg_i_6__10 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(dout3_in),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Q),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2 
       (.I0(reset),
        .I1(empty_reg),
        .I2(I1),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__2 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__10 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__10 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__10 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__10 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(I1),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__10 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__10 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__10 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__10 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__10 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__10 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__10 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__10 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__10 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__10 ,\n_2_infer_fifo.empty_reg_reg_i_2__10 ,\n_3_infer_fifo.empty_reg_reg_i_2__10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__10_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__10 ,\n_0_infer_fifo.empty_reg_i_5__10 ,\n_0_infer_fifo.empty_reg_i_6__10 ,\n_0_infer_fifo.empty_reg_i_7__10 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__10 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__10 ,\n_2_infer_fifo.empty_reg_reg_i_3__10 ,\n_3_infer_fifo.empty_reg_reg_i_3__10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__10_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__10 ,\n_0_infer_fifo.empty_reg_i_9__10 ,\n_0_infer_fifo.empty_reg_i_10__10 ,\n_0_infer_fifo.empty_reg_i_11__10 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__10 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__10 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__10 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__10 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__10 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__10 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__10 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__10 ,\n_2_infer_fifo.full_reg_reg_i_2__10 ,\n_3_infer_fifo.full_reg_reg_i_2__10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__10_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__10 ,\n_0_infer_fifo.full_reg_i_4__10 ,\n_0_infer_fifo.full_reg_i_5__10 ,\n_0_infer_fifo.full_reg_i_6__10 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__10 
       (.I0(I1),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__21[0]));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__21[1]));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__21[2]));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__21[3]));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__21[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__21[5]));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__10 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__21[6]));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__10 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__21[7]));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__10 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__21[8]));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__10 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__21[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__10 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .D(p_0_in__21[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .D(p_0_in__21[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__21[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__21[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__21[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__21[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__21[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__21[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__21[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__21[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__10 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__10 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__10 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__10 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.wr_addr[9]_i_1__10 
       (.I0(Q),
        .I1(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__10 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__22[0]));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__22[1]));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__22[2]));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__22[3]));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__22[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__22[5]));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__10 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__22[6]));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__10 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__22[7]));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__10 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__22[8]));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__10 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__22[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__10 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__10 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .D(p_0_in__22[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .D(p_0_in__22[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__22[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__22[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__22[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__22[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__22[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__22[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__22[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__10 ),
        .CLR(reset),
        .D(p_0_in__22[9]),
        .Q(two_wr_addr0[9]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[0]_i_3 
       (.I0(dout3_in[0]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[0]),
        .I4(I3),
        .I5(I4[0]),
        .O(O33));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[10]_i_3 
       (.I0(dout3_in[10]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[10]),
        .I4(I3),
        .I5(I4[10]),
        .O(O23));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[11]_i_3 
       (.I0(dout3_in[11]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[11]),
        .I4(I3),
        .I5(I4[11]),
        .O(O22));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[12]_i_3 
       (.I0(dout3_in[12]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[12]),
        .I4(I3),
        .I5(I4[12]),
        .O(O21));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[13]_i_3 
       (.I0(dout3_in[13]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[13]),
        .I4(I3),
        .I5(I4[13]),
        .O(O20));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[14]_i_3 
       (.I0(dout3_in[14]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[14]),
        .I4(I3),
        .I5(I4[14]),
        .O(O19));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[15]_i_3 
       (.I0(dout3_in[15]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[15]),
        .I4(I3),
        .I5(I4[15]),
        .O(O18));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[16]_i_3 
       (.I0(dout3_in[16]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[16]),
        .I4(I3),
        .I5(I4[16]),
        .O(O17));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[17]_i_3 
       (.I0(dout3_in[17]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[17]),
        .I4(I3),
        .I5(I4[17]),
        .O(O16));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[18]_i_3 
       (.I0(dout3_in[18]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[18]),
        .I4(I3),
        .I5(I4[18]),
        .O(O15));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[19]_i_3 
       (.I0(dout3_in[19]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[19]),
        .I4(I3),
        .I5(I4[19]),
        .O(O14));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[1]_i_3 
       (.I0(dout3_in[1]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[1]),
        .I4(I3),
        .I5(I4[1]),
        .O(O32));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[20]_i_3 
       (.I0(dout3_in[20]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[20]),
        .I4(I3),
        .I5(I4[20]),
        .O(O13));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[21]_i_3 
       (.I0(dout3_in[21]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[21]),
        .I4(I3),
        .I5(I4[21]),
        .O(O12));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[22]_i_3 
       (.I0(dout3_in[22]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[22]),
        .I4(I3),
        .I5(I4[22]),
        .O(O11));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[23]_i_3 
       (.I0(dout3_in[23]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[23]),
        .I4(I3),
        .I5(I4[23]),
        .O(O10));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[24]_i_3 
       (.I0(dout3_in[24]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[24]),
        .I4(I3),
        .I5(I4[24]),
        .O(O9));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[25]_i_3 
       (.I0(dout3_in[25]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[25]),
        .I4(I3),
        .I5(I4[25]),
        .O(O8));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[26]_i_3 
       (.I0(dout3_in[26]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[26]),
        .I4(I3),
        .I5(I4[26]),
        .O(O7));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[27]_i_3 
       (.I0(dout3_in[27]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[27]),
        .I4(I3),
        .I5(I4[27]),
        .O(O6));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[28]_i_3 
       (.I0(dout3_in[28]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[28]),
        .I4(I3),
        .I5(I4[28]),
        .O(O5));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[29]_i_3 
       (.I0(dout3_in[29]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[29]),
        .I4(I3),
        .I5(I4[29]),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[2]_i_3 
       (.I0(dout3_in[2]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[2]),
        .I4(I3),
        .I5(I4[2]),
        .O(O31));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[30]_i_3 
       (.I0(dout3_in[30]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[30]),
        .I4(I3),
        .I5(I4[30]),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[31]_i_7 
       (.I0(dout3_in[31]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[31]),
        .I4(I3),
        .I5(I4[31]),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[3]_i_3 
       (.I0(dout3_in[3]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[3]),
        .I4(I3),
        .I5(I4[3]),
        .O(O30));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[4]_i_3 
       (.I0(dout3_in[4]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[4]),
        .I4(I3),
        .I5(I4[4]),
        .O(O29));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[5]_i_3 
       (.I0(dout3_in[5]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[5]),
        .I4(I3),
        .I5(I4[5]),
        .O(O28));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[6]_i_3 
       (.I0(dout3_in[6]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[6]),
        .I4(I3),
        .I5(I4[6]),
        .O(O27));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[7]_i_3 
       (.I0(dout3_in[7]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[7]),
        .I4(I3),
        .I5(I4[7]),
        .O(O26));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[8]_i_3 
       (.I0(dout3_in[8]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[8]),
        .I4(I3),
        .I5(I4[8]),
        .O(O25));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \wbOutputData[9]_i_3 
       (.I0(dout3_in[9]),
        .I1(I1),
        .I2(I2),
        .I3(fifo_out[9]),
        .I4(I3),
        .I5(I4[9]),
        .O(O24));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_28
   (O1,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    I1,
    Q,
    din);
  output O1;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input [0:0]Q;
  input [31:0]din;

  wire I1;
  wire [0:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__9 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__9 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__9 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__9 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__9 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__9 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__9 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__9 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1 ;
  wire \n_0_infer_fifo.empty_reg_i_10__9 ;
  wire \n_0_infer_fifo.empty_reg_i_11__9 ;
  wire \n_0_infer_fifo.empty_reg_i_4__9 ;
  wire \n_0_infer_fifo.empty_reg_i_5__9 ;
  wire \n_0_infer_fifo.empty_reg_i_6__9 ;
  wire \n_0_infer_fifo.empty_reg_i_7__9 ;
  wire \n_0_infer_fifo.empty_reg_i_8__9 ;
  wire \n_0_infer_fifo.empty_reg_i_9__9 ;
  wire \n_0_infer_fifo.full_reg_i_3__9 ;
  wire \n_0_infer_fifo.full_reg_i_4__9 ;
  wire \n_0_infer_fifo.full_reg_i_5__9 ;
  wire \n_0_infer_fifo.full_reg_i_6__9 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__9 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__9 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__9 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__9 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__9 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__9 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__9 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__9 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__9 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__9 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__9 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__9 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__9 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__9 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__9 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__9 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__9 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__9 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__19;
  wire [9:0]p_0_in__20;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__9_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__9_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__9_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__9_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__9_O_UNCONNECTED ;

  assign O1 = full_reg;
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__9 
       (.I0(empty_reg),
        .I1(I1),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__9 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__9 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__9 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__9 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__9 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__9 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__9 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__9 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__9 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__9_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__9 ,\n_0_infer_fifo.almost_empty_reg_i_4__9 ,\n_0_infer_fifo.almost_empty_reg_i_5__9 ,\n_0_infer_fifo.almost_empty_reg_i_6__9 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__9 
       (.I0(full_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__9 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__9 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__9 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__9 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__9 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__9 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__9 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__9 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__9 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__9_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__9 ,\n_0_infer_fifo.almost_full_reg_i_4__9 ,\n_0_infer_fifo.almost_full_reg_i_5__9 ,\n_0_infer_fifo.almost_full_reg_i_6__9 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Q),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1 
       (.I0(reset),
        .I1(empty_reg),
        .I2(I1),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__1 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__9 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__9 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__9 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__9 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(I1),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__9 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__9 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__9 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__9 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__9 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__9 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__9 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__9 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__9 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__9 ,\n_2_infer_fifo.empty_reg_reg_i_2__9 ,\n_3_infer_fifo.empty_reg_reg_i_2__9 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__9_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__9 ,\n_0_infer_fifo.empty_reg_i_5__9 ,\n_0_infer_fifo.empty_reg_i_6__9 ,\n_0_infer_fifo.empty_reg_i_7__9 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__9 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__9 ,\n_2_infer_fifo.empty_reg_reg_i_3__9 ,\n_3_infer_fifo.empty_reg_reg_i_3__9 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__9_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__9 ,\n_0_infer_fifo.empty_reg_i_9__9 ,\n_0_infer_fifo.empty_reg_i_10__9 ,\n_0_infer_fifo.empty_reg_i_11__9 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__9 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__9 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__9 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__9 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__9 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__9 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__9 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__9 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__9 ,\n_2_infer_fifo.full_reg_reg_i_2__9 ,\n_3_infer_fifo.full_reg_reg_i_2__9 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__9_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__9 ,\n_0_infer_fifo.full_reg_i_4__9 ,\n_0_infer_fifo.full_reg_i_5__9 ,\n_0_infer_fifo.full_reg_i_6__9 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__9 
       (.I0(I1),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__19[0]));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__19[1]));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__19[2]));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__19[3]));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__19[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__19[5]));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__9 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__19[6]));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__9 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__19[7]));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__9 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__19[8]));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__9 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__19[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__9 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .D(p_0_in__19[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .D(p_0_in__19[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__19[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__19[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__19[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__19[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__19[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__19[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__19[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__19[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__9 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__9 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__9 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__9 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.wr_addr[9]_i_1__9 
       (.I0(Q),
        .I1(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__9 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__20[0]));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__20[1]));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__20[2]));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__20[3]));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__20[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__20[5]));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__9 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__20[6]));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__9 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__20[7]));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__9 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__20[8]));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__9 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__20[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__9 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__9 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .D(p_0_in__20[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .D(p_0_in__20[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__20[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__20[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__20[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__20[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__20[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__20[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__20[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__9 ),
        .CLR(reset),
        .D(p_0_in__20[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_29
   (O1,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    I1,
    Q,
    din);
  output O1;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input [0:0]Q;
  input [31:0]din;

  wire I1;
  wire [0:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__8 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__8 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__8 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__8 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__8 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__8 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__8 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__8 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0 ;
  wire \n_0_infer_fifo.empty_reg_i_10__8 ;
  wire \n_0_infer_fifo.empty_reg_i_11__8 ;
  wire \n_0_infer_fifo.empty_reg_i_4__8 ;
  wire \n_0_infer_fifo.empty_reg_i_5__8 ;
  wire \n_0_infer_fifo.empty_reg_i_6__8 ;
  wire \n_0_infer_fifo.empty_reg_i_7__8 ;
  wire \n_0_infer_fifo.empty_reg_i_8__8 ;
  wire \n_0_infer_fifo.empty_reg_i_9__8 ;
  wire \n_0_infer_fifo.full_reg_i_3__8 ;
  wire \n_0_infer_fifo.full_reg_i_4__8 ;
  wire \n_0_infer_fifo.full_reg_i_5__8 ;
  wire \n_0_infer_fifo.full_reg_i_6__8 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__8 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__8 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__8 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__8 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__8 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__8 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__8 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__8 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__8 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__8 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__8 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__8 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__8 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__8 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__8 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__8 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__8 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__8 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__17;
  wire [9:0]p_0_in__18;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__8_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__8_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__8_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__8_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__8_O_UNCONNECTED ;

  assign O1 = full_reg;
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__8 
       (.I0(empty_reg),
        .I1(I1),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__8 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__8 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__8 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__8 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__8 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__8 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__8 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__8 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__8_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__8 ,\n_0_infer_fifo.almost_empty_reg_i_4__8 ,\n_0_infer_fifo.almost_empty_reg_i_5__8 ,\n_0_infer_fifo.almost_empty_reg_i_6__8 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__8 
       (.I0(full_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__8 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__8 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__8 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__8 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__8 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__8 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__8 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__8 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__8_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__8 ,\n_0_infer_fifo.almost_full_reg_i_4__8 ,\n_0_infer_fifo.almost_full_reg_i_5__8 ,\n_0_infer_fifo.almost_full_reg_i_6__8 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Q),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0 
       (.I0(reset),
        .I1(empty_reg),
        .I2(I1),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_34__0 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__8 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__8 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__8 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__8 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(I1),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__8 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__8 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__8 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__8 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__8 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__8 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__8 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__8 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__8 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__8 ,\n_2_infer_fifo.empty_reg_reg_i_2__8 ,\n_3_infer_fifo.empty_reg_reg_i_2__8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__8_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__8 ,\n_0_infer_fifo.empty_reg_i_5__8 ,\n_0_infer_fifo.empty_reg_i_6__8 ,\n_0_infer_fifo.empty_reg_i_7__8 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__8 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__8 ,\n_2_infer_fifo.empty_reg_reg_i_3__8 ,\n_3_infer_fifo.empty_reg_reg_i_3__8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__8_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__8 ,\n_0_infer_fifo.empty_reg_i_9__8 ,\n_0_infer_fifo.empty_reg_i_10__8 ,\n_0_infer_fifo.empty_reg_i_11__8 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__8 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__8 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__8 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__8 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__8 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__8 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__8 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__8 ,\n_2_infer_fifo.full_reg_reg_i_2__8 ,\n_3_infer_fifo.full_reg_reg_i_2__8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__8_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__8 ,\n_0_infer_fifo.full_reg_i_4__8 ,\n_0_infer_fifo.full_reg_i_5__8 ,\n_0_infer_fifo.full_reg_i_6__8 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__8 
       (.I0(I1),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__17[0]));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__17[1]));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__17[2]));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__17[3]));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__17[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__17[5]));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__8 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__17[6]));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__8 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__17[7]));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__8 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__17[8]));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__8 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__17[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__8 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .D(p_0_in__17[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .D(p_0_in__17[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__17[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__17[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__17[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__17[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__17[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__17[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__17[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__17[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__8 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__8 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__8 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__8 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.wr_addr[9]_i_1__8 
       (.I0(Q),
        .I1(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__8 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__18[0]));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__18[1]));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__18[2]));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__18[3]));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__18[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__18[5]));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__8 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__18[6]));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__8 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__18[7]));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__8 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__18[8]));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__8 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__18[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__8 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__8 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .D(p_0_in__18[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .D(p_0_in__18[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__18[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__18[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__18[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__18[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__18[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__18[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__18[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__8 ),
        .CLR(reset),
        .D(p_0_in__18[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "async_fifo" *) 
module zynq_bd_async_fifo_30
   (O1,
    fifo_out,
    wbClk,
    reset,
    bftClk,
    I1,
    Q,
    din);
  output O1;
  output [31:0]fifo_out;
  input wbClk;
  input reset;
  input bftClk;
  input I1;
  input [0:0]Q;
  input [31:0]din;

  wire I1;
  wire [0:0]Q;
  wire almost_empty_reg;
  wire almost_full_reg;
  wire bftClk;
  wire [31:0]din;
  wire do_write0;
  wire empty_reg;
  wire [31:0]fifo_out;
  wire full_reg;
  wire \infer_fifo.almost_empty_reg_reg0 ;
  wire \infer_fifo.almost_empty_reg_reg3 ;
  wire \infer_fifo.almost_full_reg_reg0 ;
  wire \infer_fifo.almost_full_reg_reg3 ;
  wire \infer_fifo.empty_reg_reg0 ;
  wire \infer_fifo.empty_reg_reg2 ;
  wire \infer_fifo.empty_reg_reg20_out ;
  wire \infer_fifo.full_reg_reg0 ;
  wire \infer_fifo.full_reg_reg2 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_3__7 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_4__7 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_5__7 ;
  wire \n_0_infer_fifo.almost_empty_reg_i_6__7 ;
  wire \n_0_infer_fifo.almost_full_reg_i_3__7 ;
  wire \n_0_infer_fifo.almost_full_reg_i_4__7 ;
  wire \n_0_infer_fifo.almost_full_reg_i_5__7 ;
  wire \n_0_infer_fifo.almost_full_reg_i_6__7 ;
  wire \n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1 ;
  wire \n_0_infer_fifo.empty_reg_i_10__7 ;
  wire \n_0_infer_fifo.empty_reg_i_11__7 ;
  wire \n_0_infer_fifo.empty_reg_i_4__7 ;
  wire \n_0_infer_fifo.empty_reg_i_5__7 ;
  wire \n_0_infer_fifo.empty_reg_i_6__7 ;
  wire \n_0_infer_fifo.empty_reg_i_7__7 ;
  wire \n_0_infer_fifo.empty_reg_i_8__7 ;
  wire \n_0_infer_fifo.empty_reg_i_9__7 ;
  wire \n_0_infer_fifo.full_reg_i_3__7 ;
  wire \n_0_infer_fifo.full_reg_i_4__7 ;
  wire \n_0_infer_fifo.full_reg_i_5__7 ;
  wire \n_0_infer_fifo.full_reg_i_6__7 ;
  wire \n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ;
  wire \n_0_infer_fifo.rd_addr_tmp[9]_i_2__7 ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.rd_addr_tmp_reg[8] ;
  wire \n_0_infer_fifo.wr_addr[9]_i_1__7 ;
  wire \n_0_infer_fifo.wr_addr_tmp[9]_i_2__7 ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[0] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[1] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[2] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[3] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[4] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[5] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[6] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[7] ;
  wire \n_0_infer_fifo.wr_addr_tmp_reg[8] ;
  wire \n_1_infer_fifo.almost_empty_reg_reg_i_2__7 ;
  wire \n_1_infer_fifo.almost_full_reg_reg_i_2__7 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_2__7 ;
  wire \n_1_infer_fifo.empty_reg_reg_i_3__7 ;
  wire \n_1_infer_fifo.full_reg_reg_i_2__7 ;
  wire \n_2_infer_fifo.almost_empty_reg_reg_i_2__7 ;
  wire \n_2_infer_fifo.almost_full_reg_reg_i_2__7 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_2__7 ;
  wire \n_2_infer_fifo.empty_reg_reg_i_3__7 ;
  wire \n_2_infer_fifo.full_reg_reg_i_2__7 ;
  wire \n_3_infer_fifo.almost_empty_reg_reg_i_2__7 ;
  wire \n_3_infer_fifo.almost_full_reg_reg_i_2__7 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_2__7 ;
  wire \n_3_infer_fifo.empty_reg_reg_i_3__7 ;
  wire \n_3_infer_fifo.full_reg_reg_i_2__7 ;
  wire [9:0]next_rd_addr;
  wire [9:0]next_wr_addr;
  wire [9:0]p_0_in__15;
  wire [9:0]p_0_in__16;
  wire [9:0]rd_addr;
  wire [9:0]rd_addr_0;
  wire reset;
  wire [9:0]two_rd_addr;
  wire [9:0]two_rd_addr0;
  wire [9:0]two_wr_addr;
  wire [9:0]two_wr_addr0;
  wire wbClk;
  wire [9:0]wr_addr;
  wire [3:0]\NLW_infer_fifo.almost_empty_reg_reg_i_2__7_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.almost_full_reg_reg_i_2__7_O_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_2__7_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.empty_reg_reg_i_3__7_O_UNCONNECTED ;
  wire [3:0]\NLW_infer_fifo.full_reg_reg_i_2__7_O_UNCONNECTED ;

  assign O1 = full_reg;
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_empty_reg_i_1__7 
       (.I0(empty_reg),
        .I1(I1),
        .I2(\infer_fifo.almost_empty_reg_reg3 ),
        .I3(\infer_fifo.empty_reg_reg20_out ),
        .O(\infer_fifo.almost_empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_empty_reg_i_3__7 
       (.I0(wr_addr[9]),
        .I1(two_rd_addr[9]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_3__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_4__7 
       (.I0(two_rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(two_rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(two_rd_addr[7]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_4__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_5__7 
       (.I0(two_rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(two_rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(two_rd_addr[4]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_5__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_empty_reg_i_6__7 
       (.I0(two_rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(two_rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(two_rd_addr[1]),
        .O(\n_0_infer_fifo.almost_empty_reg_i_6__7 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.almost_empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.almost_empty_reg_reg0 ),
        .PRE(reset),
        .Q(almost_empty_reg));
CARRY4 \infer_fifo.almost_empty_reg_reg_i_2__7 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_empty_reg_reg3 ,\n_1_infer_fifo.almost_empty_reg_reg_i_2__7 ,\n_2_infer_fifo.almost_empty_reg_reg_i_2__7 ,\n_3_infer_fifo.almost_empty_reg_reg_i_2__7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_empty_reg_reg_i_2__7_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_empty_reg_i_3__7 ,\n_0_infer_fifo.almost_empty_reg_i_4__7 ,\n_0_infer_fifo.almost_empty_reg_i_5__7 ,\n_0_infer_fifo.almost_empty_reg_i_6__7 }));
LUT4 #(
    .INIT(16'hFFEA)) 
     \infer_fifo.almost_full_reg_i_1__7 
       (.I0(full_reg),
        .I1(Q),
        .I2(\infer_fifo.almost_full_reg_reg3 ),
        .I3(\infer_fifo.full_reg_reg2 ),
        .O(\infer_fifo.almost_full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.almost_full_reg_i_3__7 
       (.I0(rd_addr[9]),
        .I1(two_wr_addr[9]),
        .O(\n_0_infer_fifo.almost_full_reg_i_3__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_4__7 
       (.I0(two_wr_addr[6]),
        .I1(rd_addr[6]),
        .I2(rd_addr[8]),
        .I3(two_wr_addr[8]),
        .I4(rd_addr[7]),
        .I5(two_wr_addr[7]),
        .O(\n_0_infer_fifo.almost_full_reg_i_4__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_5__7 
       (.I0(two_wr_addr[3]),
        .I1(rd_addr[3]),
        .I2(rd_addr[5]),
        .I3(two_wr_addr[5]),
        .I4(rd_addr[4]),
        .I5(two_wr_addr[4]),
        .O(\n_0_infer_fifo.almost_full_reg_i_5__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.almost_full_reg_i_6__7 
       (.I0(two_wr_addr[0]),
        .I1(rd_addr[0]),
        .I2(rd_addr[2]),
        .I3(two_wr_addr[2]),
        .I4(rd_addr[1]),
        .I5(two_wr_addr[1]),
        .O(\n_0_infer_fifo.almost_full_reg_i_6__7 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.almost_full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.almost_full_reg_reg0 ),
        .Q(almost_full_reg));
CARRY4 \infer_fifo.almost_full_reg_reg_i_2__7 
       (.CI(1'b0),
        .CO({\infer_fifo.almost_full_reg_reg3 ,\n_1_infer_fifo.almost_full_reg_reg_i_2__7 ,\n_2_infer_fifo.almost_full_reg_reg_i_2__7 ,\n_3_infer_fifo.almost_full_reg_reg_i_2__7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.almost_full_reg_reg_i_2__7_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.almost_full_reg_i_3__7 ,\n_0_infer_fifo.almost_full_reg_i_4__7 ,\n_0_infer_fifo.almost_full_reg_i_5__7 ,\n_0_infer_fifo.almost_full_reg_i_6__7 }));
(* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
   (* RTL_RAM_BITS = "32768" *) 
   (* RTL_RAM_NAME = "infer_fifo.block_ram_performance.fifo_ram" *) 
   (* bram_addr_begin = "0" *) 
   (* bram_addr_end = "1023" *) 
   (* bram_slice_begin = "0" *) 
   (* bram_slice_end = "35" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg 
       (.ADDRARDADDR({1'b1,wr_addr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rd_addr_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(bftClk),
        .CLKBWRCLK(wbClk),
        .DBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DBITERR_UNCONNECTED ),
        .DIADI(din),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO(fifo_out),
        .DOPADOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(Q),
        .ENBWREN(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1 ),
        .INJECTDBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(reset),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_infer_fifo.block_ram_performance.fifo_ram_reg_SBITERR_UNCONNECTED ),
        .WEA({do_write0,do_write0,do_write0,do_write0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
LUT3 #(
    .INIT(8'hBA)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_1 
       (.I0(reset),
        .I1(empty_reg),
        .I2(I1),
        .O(\n_0_infer_fifo.block_ram_performance.fifo_ram_reg_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_34 
       (.I0(full_reg),
        .O(do_write0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_10__7 
       (.I0(rd_addr[3]),
        .I1(wr_addr[3]),
        .I2(wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_10__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_11__7 
       (.I0(rd_addr[0]),
        .I1(wr_addr[0]),
        .I2(wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_11__7 ));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.empty_reg_i_1__7 
       (.I0(\infer_fifo.empty_reg_reg20_out ),
        .I1(I1),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(empty_reg),
        .O(\infer_fifo.empty_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_4__7 
       (.I0(next_rd_addr[9]),
        .I1(wr_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_4__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_5__7 
       (.I0(wr_addr[6]),
        .I1(next_rd_addr[6]),
        .I2(next_rd_addr[8]),
        .I3(wr_addr[8]),
        .I4(next_rd_addr[7]),
        .I5(wr_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_5__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_6__7 
       (.I0(wr_addr[3]),
        .I1(next_rd_addr[3]),
        .I2(next_rd_addr[5]),
        .I3(wr_addr[5]),
        .I4(next_rd_addr[4]),
        .I5(wr_addr[4]),
        .O(\n_0_infer_fifo.empty_reg_i_6__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_7__7 
       (.I0(wr_addr[0]),
        .I1(next_rd_addr[0]),
        .I2(next_rd_addr[2]),
        .I3(wr_addr[2]),
        .I4(next_rd_addr[1]),
        .I5(wr_addr[1]),
        .O(\n_0_infer_fifo.empty_reg_i_7__7 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.empty_reg_i_8__7 
       (.I0(wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.empty_reg_i_8__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.empty_reg_i_9__7 
       (.I0(rd_addr[6]),
        .I1(wr_addr[6]),
        .I2(wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.empty_reg_i_9__7 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.empty_reg_reg 
       (.C(wbClk),
        .CE(1'b1),
        .D(\infer_fifo.empty_reg_reg0 ),
        .PRE(reset),
        .Q(empty_reg));
CARRY4 \infer_fifo.empty_reg_reg_i_2__7 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg20_out ,\n_1_infer_fifo.empty_reg_reg_i_2__7 ,\n_2_infer_fifo.empty_reg_reg_i_2__7 ,\n_3_infer_fifo.empty_reg_reg_i_2__7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_2__7_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_4__7 ,\n_0_infer_fifo.empty_reg_i_5__7 ,\n_0_infer_fifo.empty_reg_i_6__7 ,\n_0_infer_fifo.empty_reg_i_7__7 }));
CARRY4 \infer_fifo.empty_reg_reg_i_3__7 
       (.CI(1'b0),
        .CO({\infer_fifo.empty_reg_reg2 ,\n_1_infer_fifo.empty_reg_reg_i_3__7 ,\n_2_infer_fifo.empty_reg_reg_i_3__7 ,\n_3_infer_fifo.empty_reg_reg_i_3__7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.empty_reg_reg_i_3__7_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.empty_reg_i_8__7 ,\n_0_infer_fifo.empty_reg_i_9__7 ,\n_0_infer_fifo.empty_reg_i_10__7 ,\n_0_infer_fifo.empty_reg_i_11__7 }));
LUT4 #(
    .INIT(16'hF888)) 
     \infer_fifo.full_reg_i_1__7 
       (.I0(\infer_fifo.full_reg_reg2 ),
        .I1(Q),
        .I2(\infer_fifo.empty_reg_reg2 ),
        .I3(full_reg),
        .O(\infer_fifo.full_reg_reg0 ));
LUT2 #(
    .INIT(4'h9)) 
     \infer_fifo.full_reg_i_3__7 
       (.I0(next_wr_addr[9]),
        .I1(rd_addr[9]),
        .O(\n_0_infer_fifo.full_reg_i_3__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_4__7 
       (.I0(rd_addr[6]),
        .I1(next_wr_addr[6]),
        .I2(next_wr_addr[8]),
        .I3(rd_addr[8]),
        .I4(next_wr_addr[7]),
        .I5(rd_addr[7]),
        .O(\n_0_infer_fifo.full_reg_i_4__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_5__7 
       (.I0(rd_addr[3]),
        .I1(next_wr_addr[3]),
        .I2(next_wr_addr[5]),
        .I3(rd_addr[5]),
        .I4(next_wr_addr[4]),
        .I5(rd_addr[4]),
        .O(\n_0_infer_fifo.full_reg_i_5__7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \infer_fifo.full_reg_i_6__7 
       (.I0(rd_addr[0]),
        .I1(next_wr_addr[0]),
        .I2(next_wr_addr[2]),
        .I3(rd_addr[2]),
        .I4(next_wr_addr[1]),
        .I5(rd_addr[1]),
        .O(\n_0_infer_fifo.full_reg_i_6__7 ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.full_reg_reg 
       (.C(bftClk),
        .CE(1'b1),
        .CLR(reset),
        .D(\infer_fifo.full_reg_reg0 ),
        .Q(full_reg));
CARRY4 \infer_fifo.full_reg_reg_i_2__7 
       (.CI(1'b0),
        .CO({\infer_fifo.full_reg_reg2 ,\n_1_infer_fifo.full_reg_reg_i_2__7 ,\n_2_infer_fifo.full_reg_reg_i_2__7 ,\n_3_infer_fifo.full_reg_reg_i_2__7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_infer_fifo.full_reg_reg_i_2__7_O_UNCONNECTED [3:0]),
        .S({\n_0_infer_fifo.full_reg_i_3__7 ,\n_0_infer_fifo.full_reg_i_4__7 ,\n_0_infer_fifo.full_reg_i_5__7 ,\n_0_infer_fifo.full_reg_i_6__7 }));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .D(two_rd_addr[0]),
        .PRE(reset),
        .Q(next_rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr[1]),
        .Q(next_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr[2]),
        .Q(next_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr[3]),
        .Q(next_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr[4]),
        .Q(next_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr[5]),
        .Q(next_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr[6]),
        .Q(next_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr[7]),
        .Q(next_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr[8]),
        .Q(next_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr[9]),
        .Q(next_rd_addr[9]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.next_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .D(two_wr_addr[0]),
        .PRE(reset),
        .Q(next_wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr[1]),
        .Q(next_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr[2]),
        .Q(next_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr[3]),
        .Q(next_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr[4]),
        .Q(next_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr[5]),
        .Q(next_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr[6]),
        .Q(next_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr[7]),
        .Q(next_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr[8]),
        .Q(next_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.next_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr[9]),
        .Q(next_wr_addr[9]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr[9]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[0]),
        .Q(rd_addr_0[0]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[1]),
        .Q(rd_addr_0[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[2]),
        .Q(rd_addr_0[2]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[3]),
        .Q(rd_addr_0[3]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[4]),
        .Q(rd_addr_0[4]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[5]),
        .Q(rd_addr_0[5]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[6]),
        .Q(rd_addr_0[6]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[7]),
        .Q(rd_addr_0[7]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[8]),
        .Q(rd_addr_0[8]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_reg_rep[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(next_rd_addr[9]),
        .Q(rd_addr_0[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.rd_addr_rep[9]_i_1__7 
       (.I0(I1),
        .I1(empty_reg),
        .O(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.rd_addr_tmp[0]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(p_0_in__15[0]));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[1]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(p_0_in__15[1]));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[2]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(p_0_in__15[2]));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[3]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(p_0_in__15[3]));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[4]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(p_0_in__15[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.rd_addr_tmp[5]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(p_0_in__15[5]));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.rd_addr_tmp[6]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__7 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(p_0_in__15[6]));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.rd_addr_tmp[7]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__7 ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(p_0_in__15[7]));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.rd_addr_tmp[8]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__7 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(p_0_in__15[8]));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.rd_addr_tmp[9]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__7 ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I4(two_rd_addr0[9]),
        .O(p_0_in__15[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.rd_addr_tmp[9]_i_2__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.rd_addr_tmp[9]_i_2__7 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .D(p_0_in__15[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.rd_addr_tmp_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .D(p_0_in__15[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__15[2]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__15[3]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__15[4]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__15[5]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__15[6]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__15[7]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__15[8]),
        .Q(\n_0_infer_fifo.rd_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.rd_addr_tmp_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__15[9]),
        .Q(two_rd_addr0[9]));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[0]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[0] ),
        .O(two_rd_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[1]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[1] ),
        .O(two_rd_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[2]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[2] ),
        .O(two_rd_addr0[2]));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[3]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[3] ),
        .O(two_rd_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[4]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[4] ),
        .O(two_rd_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[5]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[5] ),
        .O(two_rd_addr0[5]));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[6]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[6] ),
        .O(two_rd_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[7]_i_1__7 
       (.I0(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[7] ),
        .O(two_rd_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_rd_addr[8]_i_1__7 
       (.I0(two_rd_addr0[9]),
        .I1(\n_0_infer_fifo.rd_addr_tmp_reg[8] ),
        .O(two_rd_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[0] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .D(two_rd_addr0[0]),
        .PRE(reset),
        .Q(two_rd_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_rd_addr_reg[1] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .D(two_rd_addr0[1]),
        .PRE(reset),
        .Q(two_rd_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[2] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr0[2]),
        .Q(two_rd_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[3] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr0[3]),
        .Q(two_rd_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[4] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr0[4]),
        .Q(two_rd_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[5] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr0[5]),
        .Q(two_rd_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[6] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr0[6]),
        .Q(two_rd_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[7] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr0[7]),
        .Q(two_rd_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[8] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr0[8]),
        .Q(two_rd_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_rd_addr_reg[9] 
       (.C(wbClk),
        .CE(\n_0_infer_fifo.rd_addr_rep[9]_i_1__7 ),
        .CLR(reset),
        .D(two_rd_addr0[9]),
        .Q(two_rd_addr[9]));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[0]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(two_wr_addr0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[1]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(two_wr_addr0[1]));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[2]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(two_wr_addr0[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[3]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(two_wr_addr0[3]));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[4]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(two_wr_addr0[4]));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[5]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(two_wr_addr0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[6]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(two_wr_addr0[6]));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[7]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(two_wr_addr0[7]));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.two_wr_addr[8]_i_1__7 
       (.I0(two_wr_addr0[9]),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(two_wr_addr0[8]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .D(two_wr_addr0[0]),
        .PRE(reset),
        .Q(two_wr_addr[0]));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.two_wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .D(two_wr_addr0[1]),
        .PRE(reset),
        .Q(two_wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr0[2]),
        .Q(two_wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr0[3]),
        .Q(two_wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr0[4]),
        .Q(two_wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr0[5]),
        .Q(two_wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr0[6]),
        .Q(two_wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr0[7]),
        .Q(two_wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr0[8]),
        .Q(two_wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.two_wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(two_wr_addr0[9]),
        .Q(two_wr_addr[9]));
LUT2 #(
    .INIT(4'h2)) 
     \infer_fifo.wr_addr[9]_i_1__7 
       (.I0(Q),
        .I1(full_reg),
        .O(\n_0_infer_fifo.wr_addr[9]_i_1__7 ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(next_wr_addr[0]),
        .Q(wr_addr[0]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(next_wr_addr[1]),
        .Q(wr_addr[1]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(next_wr_addr[2]),
        .Q(wr_addr[2]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(next_wr_addr[3]),
        .Q(wr_addr[3]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(next_wr_addr[4]),
        .Q(wr_addr[4]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(next_wr_addr[5]),
        .Q(wr_addr[5]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(next_wr_addr[6]),
        .Q(wr_addr[6]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(next_wr_addr[7]),
        .Q(wr_addr[7]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(next_wr_addr[8]),
        .Q(wr_addr[8]));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(next_wr_addr[9]),
        .Q(wr_addr[9]));
LUT1 #(
    .INIT(2'h1)) 
     \infer_fifo.wr_addr_tmp[0]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .O(p_0_in__16[0]));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[1]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .O(p_0_in__16[1]));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[2]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .O(p_0_in__16[2]));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[3]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .O(p_0_in__16[3]));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[4]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(p_0_in__16[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \infer_fifo.wr_addr_tmp[5]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .O(p_0_in__16[5]));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.wr_addr_tmp[6]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__7 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .O(p_0_in__16[6]));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \infer_fifo.wr_addr_tmp[7]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__7 ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .O(p_0_in__16[7]));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \infer_fifo.wr_addr_tmp[8]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__7 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .O(p_0_in__16[8]));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \infer_fifo.wr_addr_tmp[9]_i_1__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[7] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__7 ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[6] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[8] ),
        .I4(two_wr_addr0[9]),
        .O(p_0_in__16[9]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \infer_fifo.wr_addr_tmp[9]_i_2__7 
       (.I0(\n_0_infer_fifo.wr_addr_tmp_reg[5] ),
        .I1(\n_0_infer_fifo.wr_addr_tmp_reg[3] ),
        .I2(\n_0_infer_fifo.wr_addr_tmp_reg[1] ),
        .I3(\n_0_infer_fifo.wr_addr_tmp_reg[0] ),
        .I4(\n_0_infer_fifo.wr_addr_tmp_reg[2] ),
        .I5(\n_0_infer_fifo.wr_addr_tmp_reg[4] ),
        .O(\n_0_infer_fifo.wr_addr_tmp[9]_i_2__7 ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[0] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .D(p_0_in__16[0]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[0] ));
FDPE #(
    .INIT(1'b1)) 
     \infer_fifo.wr_addr_tmp_reg[1] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .D(p_0_in__16[1]),
        .PRE(reset),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[1] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[2] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__16[2]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[2] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[3] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__16[3]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[3] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[4] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__16[4]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[4] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[5] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__16[5]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[5] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[6] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__16[6]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[6] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[7] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__16[7]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[7] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[8] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__16[8]),
        .Q(\n_0_infer_fifo.wr_addr_tmp_reg[8] ));
FDCE #(
    .INIT(1'b0)) 
     \infer_fifo.wr_addr_tmp_reg[9] 
       (.C(bftClk),
        .CE(\n_0_infer_fifo.wr_addr[9]_i_1__7 ),
        .CLR(reset),
        .D(p_0_in__16[9]),
        .Q(two_wr_addr0[9]));
endmodule

(* ORIG_REF_NAME = "axi_bram_ctrl" *) 
module zynq_bd_axi_bram_ctrl__parameterized0
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    bram_addr_a,
    O8,
    s_axi_bid,
    bram_wrdata_a,
    s_axi_rid,
    s_axi_rdata,
    s_axi_awready,
    s_axi_arready,
    bram_we_a,
    bram_en_a,
    s_axi_wready,
    s_axi_rready,
    s_axi_awlen,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_awid,
    s_axi_aclk,
    s_axi_wlast,
    s_axi_bready,
    s_axi_wstrb,
    s_axi_wdata,
    s_axi_arlen,
    s_axi_arid,
    bram_rddata_a,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awburst,
    s_axi_arburst);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [5:0]bram_addr_a;
  output O8;
  output [11:0]s_axi_bid;
  output [31:0]bram_wrdata_a;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output s_axi_awready;
  output s_axi_arready;
  output [3:0]bram_we_a;
  output bram_en_a;
  output s_axi_wready;
  input s_axi_rready;
  input [3:0]s_axi_awlen;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input [11:0]s_axi_awid;
  input s_axi_aclk;
  input s_axi_wlast;
  input s_axi_bready;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [7:0]s_axi_arlen;
  input [11:0]s_axi_arid;
  input [31:0]bram_rddata_a;
  input s_axi_arvalid;
  input [9:0]s_axi_araddr;
  input [9:0]s_axi_awaddr;
  input s_axi_awvalid;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_arburst;

  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [5:0]bram_addr_a;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

zynq_bd_axi_bram_ctrl_top \gext_inst.abcv4_0_ext_inst 
       (.O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .bram_addr_a(bram_addr_a),
        .bram_en_a(bram_en_a),
        .bram_rddata_a(bram_rddata_a),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_bram_ctrl_top" *) 
module zynq_bd_axi_bram_ctrl_top
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    bram_addr_a,
    O8,
    s_axi_bid,
    bram_wrdata_a,
    s_axi_rid,
    s_axi_rdata,
    s_axi_awready,
    s_axi_arready,
    bram_we_a,
    bram_en_a,
    s_axi_wready,
    s_axi_rready,
    s_axi_awlen,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_awid,
    s_axi_aclk,
    s_axi_wlast,
    s_axi_bready,
    s_axi_wstrb,
    s_axi_wdata,
    s_axi_arlen,
    s_axi_arid,
    bram_rddata_a,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awburst,
    s_axi_arburst);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [5:0]bram_addr_a;
  output O8;
  output [11:0]s_axi_bid;
  output [31:0]bram_wrdata_a;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output s_axi_awready;
  output s_axi_arready;
  output [3:0]bram_we_a;
  output bram_en_a;
  output s_axi_wready;
  input s_axi_rready;
  input [3:0]s_axi_awlen;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input [11:0]s_axi_awid;
  input s_axi_aclk;
  input s_axi_wlast;
  input s_axi_bready;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [7:0]s_axi_arlen;
  input [11:0]s_axi_arid;
  input [31:0]bram_rddata_a;
  input s_axi_arvalid;
  input [9:0]s_axi_araddr;
  input [9:0]s_axi_awaddr;
  input s_axi_awvalid;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_arburst;

  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [5:0]bram_addr_a;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

zynq_bd_full_axi \GEN_AXI4.I_FULL_AXI 
       (.O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .bram_addr_a(bram_addr_a),
        .bram_en_a(bram_en_a),
        .bram_rddata_a(bram_rddata_a),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_addr_arbiter" *) 
module zynq_bd_axi_crossbar_v2_1_addr_arbiter
   (O1,
    O2,
    target_mi_enc,
    O3,
    O4,
    O5,
    TARGET_HOT_I,
    O6,
    m_axi_arvalid,
    O7,
    O8,
    s_axi_rlast_i,
    Q,
    O9,
    O10,
    O11,
    match,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    read_cs0,
    aa_mi_arready,
    I1,
    aclk,
    SR,
    I10,
    D,
    I2,
    I3,
    I4,
    I5,
    p_17_in,
    mi_armaxissuing283_out,
    I6,
    I7,
    I8,
    mi_armaxissuing279_out,
    m_axi_arready,
    I9,
    I11,
    mi_armaxissuing2);
  output O1;
  output O2;
  output target_mi_enc;
  output O3;
  output O4;
  output O5;
  output [0:0]TARGET_HOT_I;
  output O6;
  output [1:0]m_axi_arvalid;
  output O7;
  output O8;
  output s_axi_rlast_i;
  output [68:0]Q;
  output O9;
  output O10;
  output O11;
  output match;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output read_cs0;
  output aa_mi_arready;
  input I1;
  input aclk;
  input [0:0]SR;
  input I10;
  input [68:0]D;
  input I2;
  input I3;
  input I4;
  input I5;
  input p_17_in;
  input mi_armaxissuing283_out;
  input I6;
  input I7;
  input I8;
  input mi_armaxissuing279_out;
  input [1:0]m_axi_arready;
  input I9;
  input I11;
  input mi_armaxissuing2;

  wire [68:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [68:0]Q;
  wire [0:0]SR;
  wire [0:0]TARGET_HOT_I;
  wire aa_mi_arready;
  wire [1:0]aa_mi_artarget_hot;
  wire aclk;
  wire [1:0]m_axi_arready;
  wire [1:0]m_axi_arvalid;
  wire match;
  wire mi_armaxissuing2;
  wire mi_armaxissuing279_out;
  wire mi_armaxissuing283_out;
  wire \n_0_gen_axi.s_axi_rlast_i_i_4 ;
  wire \n_0_gen_no_arbiter.m_target_hot_i[0]_i_1 ;
  wire \n_0_gen_no_arbiter.m_target_hot_i[1]_i_1 ;
  wire \n_0_gen_no_arbiter.m_target_hot_i[2]_i_1 ;
  wire p_17_in;
  wire read_cs0;
  wire s_axi_rlast_i;
  wire s_ready_i2;
  wire target_mi_enc;

LUT3 #(
    .INIT(8'h10)) 
     \gen_axi.s_axi_rlast_i_i_2 
       (.I0(Q[45]),
        .I1(Q[44]),
        .I2(\n_0_gen_axi.s_axi_rlast_i_i_4 ),
        .O(s_axi_rlast_i));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gen_axi.s_axi_rlast_i_i_4 
       (.I0(Q[47]),
        .I1(Q[46]),
        .I2(Q[50]),
        .I3(Q[51]),
        .I4(Q[48]),
        .I5(Q[49]),
        .O(\n_0_gen_axi.s_axi_rlast_i_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gen_axi.s_axi_rvalid_i_i_2 
       (.I0(O2),
        .I1(O13),
        .I2(I6),
        .O(read_cs0));
LUT6 #(
    .INIT(64'hA54A4A4A4A4A4A4A)) 
     \gen_master_slots[0].r_issuing_cnt[0]_i_1 
       (.I0(I9),
        .I1(I11),
        .I2(mi_armaxissuing2),
        .I3(O2),
        .I4(aa_mi_artarget_hot[0]),
        .I5(m_axi_arready[0]),
        .O(O17));
LUT6 #(
    .INIT(64'hC68C8C8C8C8C8C8C)) 
     \gen_master_slots[0].r_issuing_cnt[1]_i_1 
       (.I0(I9),
        .I1(I11),
        .I2(mi_armaxissuing2),
        .I3(O2),
        .I4(aa_mi_artarget_hot[0]),
        .I5(m_axi_arready[0]),
        .O(O16));
LUT6 #(
    .INIT(64'hA54A4A4A4A4A4A4A)) 
     \gen_master_slots[1].r_issuing_cnt[8]_i_1 
       (.I0(I7),
        .I1(I8),
        .I2(mi_armaxissuing279_out),
        .I3(O2),
        .I4(aa_mi_artarget_hot[1]),
        .I5(m_axi_arready[1]),
        .O(O15));
LUT6 #(
    .INIT(64'hC68C8C8C8C8C8C8C)) 
     \gen_master_slots[1].r_issuing_cnt[9]_i_1 
       (.I0(I7),
        .I1(I8),
        .I2(mi_armaxissuing279_out),
        .I3(O2),
        .I4(aa_mi_artarget_hot[1]),
        .I5(m_axi_arready[1]),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'h92222222)) 
     \gen_master_slots[2].r_issuing_cnt[16]_i_1 
       (.I0(p_17_in),
        .I1(mi_armaxissuing283_out),
        .I2(O2),
        .I3(O13),
        .I4(I6),
        .O(O12));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_9__0 
       (.I0(O1),
        .I1(I3),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_9__0 
       (.I0(O1),
        .I1(I2),
        .O(O7));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1 
       (.I0(O5),
        .I1(O4),
        .I2(O10),
        .I3(O3),
        .O(O11));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10 
       (.I0(D[31]),
        .I1(D[26]),
        .I2(D[28]),
        .I3(D[34]),
        .I4(D[30]),
        .I5(D[27]),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5 
       (.I0(D[43]),
        .I1(D[40]),
        .I2(D[41]),
        .I3(D[42]),
        .I4(D[38]),
        .I5(D[39]),
        .O(O3));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6 
       (.I0(D[37]),
        .I1(D[34]),
        .I2(D[32]),
        .I3(D[35]),
        .I4(D[33]),
        .I5(D[36]),
        .O(O6));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_7 
       (.I0(D[30]),
        .I1(D[31]),
        .I2(D[28]),
        .I3(D[29]),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8 
       (.I0(D[25]),
        .I1(D[24]),
        .O(O10));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9 
       (.I0(D[37]),
        .I1(D[35]),
        .I2(D[32]),
        .I3(D[29]),
        .I4(D[33]),
        .I5(D[36]),
        .O(O4));
LUT1 #(
    .INIT(2'h1)) 
     \gen_no_arbiter.m_mesg_i[11]_i_1__0 
       (.I0(O2),
        .O(s_ready_i2));
FDRE \gen_no_arbiter.m_mesg_i_reg[0] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[10] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[11] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[12] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[13] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[14] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[15] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[16] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[17] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[18] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[19] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[1] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[20] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[21] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[22] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[23] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[24] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[25] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[26] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[27] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[28] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[29] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[2] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[30] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[31] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[32] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[32]),
        .Q(Q[32]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[33] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[33]),
        .Q(Q[33]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[34] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[34]),
        .Q(Q[34]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[35] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[35]),
        .Q(Q[35]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[36] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[36]),
        .Q(Q[36]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[37] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[37]),
        .Q(Q[37]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[38] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[38]),
        .Q(Q[38]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[39] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[39]),
        .Q(Q[39]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[3] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[40] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[40]),
        .Q(Q[40]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[41] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[41]),
        .Q(Q[41]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[42] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[42]),
        .Q(Q[42]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[43] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[43]),
        .Q(Q[43]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[44] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[44]),
        .Q(Q[44]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[45] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[45]),
        .Q(Q[45]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[46] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[46]),
        .Q(Q[46]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[47] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[47]),
        .Q(Q[47]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[48] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[48]),
        .Q(Q[48]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[49] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[49]),
        .Q(Q[49]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[4] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[50] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[50]),
        .Q(Q[50]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[51] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[51]),
        .Q(Q[51]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[52] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[52]),
        .Q(Q[52]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[53] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[53]),
        .Q(Q[53]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[54] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[54]),
        .Q(Q[54]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[55] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[55]),
        .Q(Q[55]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[57] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[56]),
        .Q(Q[56]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[58] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[57]),
        .Q(Q[57]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[59] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[58]),
        .Q(Q[58]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[5] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[64] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[59]),
        .Q(Q[59]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[65] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[60]),
        .Q(Q[60]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[66] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[61]),
        .Q(Q[61]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[67] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[62]),
        .Q(Q[62]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[68] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[63]),
        .Q(Q[63]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[69] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[64]),
        .Q(Q[64]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[6] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[70] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[65]),
        .Q(Q[65]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[71] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[66]),
        .Q(Q[66]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[72] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[67]),
        .Q(Q[67]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[73] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[68]),
        .Q(Q[68]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[7] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[8] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[9] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
     \gen_no_arbiter.m_target_hot_i[0]_i_1 
       (.I0(TARGET_HOT_I),
        .I1(match),
        .I2(I4),
        .I3(I5),
        .I4(O2),
        .I5(aa_mi_artarget_hot[0]),
        .O(\n_0_gen_no_arbiter.m_target_hot_i[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \gen_no_arbiter.m_target_hot_i[0]_i_2 
       (.I0(O3),
        .I1(O6),
        .I2(D[30]),
        .I3(D[31]),
        .I4(D[28]),
        .I5(D[29]),
        .O(TARGET_HOT_I));
LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
     \gen_no_arbiter.m_target_hot_i[1]_i_1 
       (.I0(target_mi_enc),
        .I1(match),
        .I2(I4),
        .I3(I5),
        .I4(O2),
        .I5(aa_mi_artarget_hot[1]),
        .O(\n_0_gen_no_arbiter.m_target_hot_i[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     \gen_no_arbiter.m_target_hot_i[1]_i_2 
       (.I0(D[25]),
        .I1(D[24]),
        .I2(O3),
        .I3(O4),
        .I4(O5),
        .O(target_mi_enc));
LUT5 #(
    .INIT(32'hFF7F0040)) 
     \gen_no_arbiter.m_target_hot_i[2]_i_1 
       (.I0(match),
        .I1(I4),
        .I2(I5),
        .I3(O2),
        .I4(O13),
        .O(\n_0_gen_no_arbiter.m_target_hot_i[2]_i_1 ));
LUT6 #(
    .INIT(64'hFF80808000000000)) 
     \gen_no_arbiter.m_target_hot_i[2]_i_2 
       (.I0(O5),
        .I1(O4),
        .I2(O10),
        .I3(O9),
        .I4(O6),
        .I5(O3),
        .O(match));
FDRE \gen_no_arbiter.m_target_hot_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_no_arbiter.m_target_hot_i[0]_i_1 ),
        .Q(aa_mi_artarget_hot[0]),
        .R(1'b0));
FDRE \gen_no_arbiter.m_target_hot_i_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_no_arbiter.m_target_hot_i[1]_i_1 ),
        .Q(aa_mi_artarget_hot[1]),
        .R(1'b0));
FDRE \gen_no_arbiter.m_target_hot_i_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_no_arbiter.m_target_hot_i[2]_i_1 ),
        .Q(O13),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \gen_no_arbiter.m_valid_i_i_2 
       (.I0(m_axi_arready[1]),
        .I1(aa_mi_artarget_hot[1]),
        .I2(O13),
        .I3(I6),
        .I4(aa_mi_artarget_hot[0]),
        .I5(m_axi_arready[0]),
        .O(aa_mi_arready));
FDRE \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I10),
        .Q(O2),
        .R(SR));
FDRE \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \m_axi_arvalid[0]_INST_0 
       (.I0(aa_mi_artarget_hot[0]),
        .I1(O2),
        .O(m_axi_arvalid[0]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \m_axi_arvalid[1]_INST_0 
       (.I0(aa_mi_artarget_hot[1]),
        .I1(O2),
        .O(m_axi_arvalid[1]));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_addr_arbiter" *) 
module zynq_bd_axi_crossbar_v2_1_addr_arbiter_66
   (ss_aa_awready,
    O1,
    O2,
    O8,
    aa_mi_awtarget_hot,
    sa_wm_awready_mux0,
    mi_awready_mux,
    target_mi_enc,
    O3,
    O4,
    O5,
    TARGET_HOT_I,
    O6,
    O7,
    m_axi_awvalid,
    O9,
    O10,
    O11,
    O12,
    O13,
    match,
    write_cs06_out,
    sa_wm_awready_mux,
    O14,
    I1,
    aclk,
    SR,
    I9,
    I2,
    m_ready_d,
    I11,
    m_axi_awready,
    I3,
    I4);
  output ss_aa_awready;
  output O1;
  output O2;
  output O8;
  output [1:0]aa_mi_awtarget_hot;
  output [0:0]sa_wm_awready_mux0;
  output mi_awready_mux;
  output target_mi_enc;
  output O3;
  output O4;
  output O5;
  output [0:0]TARGET_HOT_I;
  output O6;
  output O7;
  output [1:0]m_axi_awvalid;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output match;
  output write_cs06_out;
  output sa_wm_awready_mux;
  output [68:0]O14;
  input I1;
  input aclk;
  input [0:0]SR;
  input I9;
  input I2;
  input [1:0]m_ready_d;
  input [68:0]I11;
  input [1:0]m_axi_awready;
  input I3;
  input I4;

  wire I1;
  wire [68:0]I11;
  wire I2;
  wire I3;
  wire I4;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire [68:0]O14;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]SR;
  wire [0:0]TARGET_HOT_I;
  wire [1:0]aa_mi_awtarget_hot;
  wire aclk;
  wire [1:0]m_axi_awready;
  wire [1:0]m_axi_awvalid;
  wire [1:0]m_ready_d;
  wire match;
  wire mi_awready_mux;
  wire \n_0_gen_no_arbiter.m_target_hot_i[0]_i_1__0 ;
  wire \n_0_gen_no_arbiter.m_target_hot_i[1]_i_1__0 ;
  wire \n_0_gen_no_arbiter.m_target_hot_i[2]_i_1 ;
  wire s_ready_i2;
  wire sa_wm_awready_mux;
  wire [0:0]sa_wm_awready_mux0;
  wire ss_aa_awready;
  wire target_mi_enc;
  wire write_cs06_out;

(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'h2000)) 
     \gen_axi.write_cs[0]_i_2 
       (.I0(O1),
        .I1(m_ready_d[1]),
        .I2(sa_wm_awready_mux0),
        .I3(I3),
        .O(write_cs06_out));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'h2000)) 
     \gen_master_slots[0].w_issuing_cnt[1]_i_2 
       (.I0(O1),
        .I1(m_ready_d[1]),
        .I2(aa_mi_awtarget_hot[0]),
        .I3(m_axi_awready[0]),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT4 #(
    .INIT(16'h2000)) 
     \gen_master_slots[1].w_issuing_cnt[9]_i_2 
       (.I0(O1),
        .I1(m_ready_d[1]),
        .I2(aa_mi_awtarget_hot[1]),
        .I3(m_axi_awready[1]),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'h2000)) 
     \gen_master_slots[2].w_issuing_cnt[16]_i_2 
       (.I0(O1),
        .I1(m_ready_d[1]),
        .I2(sa_wm_awready_mux0),
        .I3(I3),
        .O(O9));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1__0 
       (.I0(O5),
        .I1(O4),
        .I2(O12),
        .I3(O3),
        .O(O13));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_10__0 
       (.I0(I11[31]),
        .I1(I11[26]),
        .I2(I11[28]),
        .I3(I11[34]),
        .I4(I11[30]),
        .I5(I11[27]),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_5__0 
       (.I0(I11[43]),
        .I1(I11[40]),
        .I2(I11[41]),
        .I3(I11[42]),
        .I4(I11[38]),
        .I5(I11[39]),
        .O(O3));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_6__0 
       (.I0(I11[37]),
        .I1(I11[34]),
        .I2(I11[32]),
        .I3(I11[35]),
        .I4(I11[33]),
        .I5(I11[36]),
        .O(O6));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_7__0 
       (.I0(I11[30]),
        .I1(I11[31]),
        .I2(I11[28]),
        .I3(I11[29]),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_8__0 
       (.I0(I11[25]),
        .I1(I11[24]),
        .O(O12));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_9__0 
       (.I0(I11[37]),
        .I1(I11[35]),
        .I2(I11[32]),
        .I3(I11[29]),
        .I4(I11[33]),
        .I5(I11[36]),
        .O(O4));
LUT1 #(
    .INIT(2'h1)) 
     \gen_no_arbiter.m_mesg_i[11]_i_2 
       (.I0(O1),
        .O(s_ready_i2));
FDRE \gen_no_arbiter.m_mesg_i_reg[0] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[0]),
        .Q(O14[0]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[10] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[10]),
        .Q(O14[10]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[11] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[11]),
        .Q(O14[11]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[12] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[12]),
        .Q(O14[12]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[13] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[13]),
        .Q(O14[13]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[14] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[14]),
        .Q(O14[14]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[15] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[15]),
        .Q(O14[15]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[16] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[16]),
        .Q(O14[16]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[17] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[17]),
        .Q(O14[17]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[18] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[18]),
        .Q(O14[18]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[19] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[19]),
        .Q(O14[19]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[1] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[1]),
        .Q(O14[1]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[20] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[20]),
        .Q(O14[20]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[21] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[21]),
        .Q(O14[21]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[22] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[22]),
        .Q(O14[22]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[23] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[23]),
        .Q(O14[23]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[24] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[24]),
        .Q(O14[24]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[25] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[25]),
        .Q(O14[25]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[26] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[26]),
        .Q(O14[26]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[27] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[27]),
        .Q(O14[27]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[28] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[28]),
        .Q(O14[28]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[29] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[29]),
        .Q(O14[29]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[2] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[2]),
        .Q(O14[2]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[30] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[30]),
        .Q(O14[30]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[31] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[31]),
        .Q(O14[31]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[32] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[32]),
        .Q(O14[32]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[33] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[33]),
        .Q(O14[33]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[34] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[34]),
        .Q(O14[34]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[35] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[35]),
        .Q(O14[35]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[36] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[36]),
        .Q(O14[36]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[37] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[37]),
        .Q(O14[37]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[38] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[38]),
        .Q(O14[38]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[39] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[39]),
        .Q(O14[39]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[3] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[3]),
        .Q(O14[3]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[40] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[40]),
        .Q(O14[40]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[41] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[41]),
        .Q(O14[41]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[42] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[42]),
        .Q(O14[42]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[43] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[43]),
        .Q(O14[43]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[44] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[44]),
        .Q(O14[44]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[45] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[45]),
        .Q(O14[45]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[46] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[46]),
        .Q(O14[46]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[47] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[47]),
        .Q(O14[47]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[48] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[48]),
        .Q(O14[48]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[49] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[49]),
        .Q(O14[49]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[4] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[4]),
        .Q(O14[4]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[50] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[50]),
        .Q(O14[50]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[51] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[51]),
        .Q(O14[51]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[52] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[52]),
        .Q(O14[52]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[53] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[53]),
        .Q(O14[53]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[54] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[54]),
        .Q(O14[54]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[55] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[55]),
        .Q(O14[55]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[57] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[56]),
        .Q(O14[56]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[58] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[57]),
        .Q(O14[57]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[59] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[58]),
        .Q(O14[58]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[5] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[5]),
        .Q(O14[5]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[64] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[59]),
        .Q(O14[59]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[65] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[60]),
        .Q(O14[60]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[66] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[61]),
        .Q(O14[61]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[67] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[62]),
        .Q(O14[62]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[68] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[63]),
        .Q(O14[63]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[69] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[64]),
        .Q(O14[64]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[6] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[6]),
        .Q(O14[6]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[70] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[65]),
        .Q(O14[65]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[71] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[66]),
        .Q(O14[66]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[72] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[67]),
        .Q(O14[67]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[73] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[68]),
        .Q(O14[68]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[7] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[7]),
        .Q(O14[7]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[8] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[8]),
        .Q(O14[8]),
        .R(SR));
FDRE \gen_no_arbiter.m_mesg_i_reg[9] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(I11[9]),
        .Q(O14[9]),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
     \gen_no_arbiter.m_target_hot_i[0]_i_1__0 
       (.I0(TARGET_HOT_I),
        .I1(match),
        .I2(I2),
        .I3(I4),
        .I4(O1),
        .I5(aa_mi_awtarget_hot[0]),
        .O(\n_0_gen_no_arbiter.m_target_hot_i[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \gen_no_arbiter.m_target_hot_i[0]_i_2__0 
       (.I0(O3),
        .I1(O6),
        .I2(I11[30]),
        .I3(I11[31]),
        .I4(I11[28]),
        .I5(I11[29]),
        .O(TARGET_HOT_I));
LUT6 #(
    .INIT(64'hFFFF8FFF00008000)) 
     \gen_no_arbiter.m_target_hot_i[1]_i_1__0 
       (.I0(target_mi_enc),
        .I1(match),
        .I2(I2),
        .I3(I4),
        .I4(O1),
        .I5(aa_mi_awtarget_hot[1]),
        .O(\n_0_gen_no_arbiter.m_target_hot_i[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     \gen_no_arbiter.m_target_hot_i[1]_i_2__0 
       (.I0(I11[25]),
        .I1(I11[24]),
        .I2(O3),
        .I3(O4),
        .I4(O5),
        .O(target_mi_enc));
LUT5 #(
    .INIT(32'hFF7F0040)) 
     \gen_no_arbiter.m_target_hot_i[2]_i_1 
       (.I0(match),
        .I1(I2),
        .I2(I4),
        .I3(O1),
        .I4(sa_wm_awready_mux0),
        .O(\n_0_gen_no_arbiter.m_target_hot_i[2]_i_1 ));
FDRE \gen_no_arbiter.m_target_hot_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_no_arbiter.m_target_hot_i[0]_i_1__0 ),
        .Q(aa_mi_awtarget_hot[0]),
        .R(1'b0));
FDRE \gen_no_arbiter.m_target_hot_i_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_no_arbiter.m_target_hot_i[1]_i_1__0 ),
        .Q(aa_mi_awtarget_hot[1]),
        .R(1'b0));
FDRE \gen_no_arbiter.m_target_hot_i_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_no_arbiter.m_target_hot_i[2]_i_1 ),
        .Q(sa_wm_awready_mux0),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFEFFFEFFFE0000)) 
     \gen_no_arbiter.m_valid_i_i_2__0 
       (.I0(aa_mi_awtarget_hot[1]),
        .I1(sa_wm_awready_mux0),
        .I2(aa_mi_awtarget_hot[0]),
        .I3(m_ready_d[0]),
        .I4(mi_awready_mux),
        .I5(m_ready_d[1]),
        .O(O8));
FDRE \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I9),
        .Q(O1),
        .R(SR));
FDRE \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .Q(ss_aa_awready),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \m_axi_awvalid[0]_INST_0 
       (.I0(aa_mi_awtarget_hot[0]),
        .I1(m_ready_d[1]),
        .I2(O1),
        .O(m_axi_awvalid[0]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT3 #(
    .INIT(8'h20)) 
     \m_axi_awvalid[1]_INST_0 
       (.I0(aa_mi_awtarget_hot[1]),
        .I1(m_ready_d[1]),
        .I2(O1),
        .O(m_axi_awvalid[1]));
LUT2 #(
    .INIT(4'hB)) 
     \m_ready_d[0]_i_2 
       (.I0(O8),
        .I1(I2),
        .O(O2));
LUT3 #(
    .INIT(8'hFE)) 
     \m_ready_d[1]_i_2 
       (.I0(aa_mi_awtarget_hot[1]),
        .I1(sa_wm_awready_mux0),
        .I2(aa_mi_awtarget_hot[0]),
        .O(sa_wm_awready_mux));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \m_ready_d[1]_i_3 
       (.I0(m_axi_awready[1]),
        .I1(aa_mi_awtarget_hot[1]),
        .I2(sa_wm_awready_mux0),
        .I3(I3),
        .I4(aa_mi_awtarget_hot[0]),
        .I5(m_axi_awready[0]),
        .O(mi_awready_mux));
LUT6 #(
    .INIT(64'hFF80808000000000)) 
     \storage_data1[1]_i_2 
       (.I0(O5),
        .I1(O4),
        .I2(O12),
        .I3(O11),
        .I4(O6),
        .I5(O3),
        .O(match));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_arbiter_resp" *) 
module zynq_bd_axi_crossbar_v2_1_arbiter_resp
   (O9,
    m_valid_i0_0,
    O1,
    O2,
    s_axi_bvalid,
    E,
    D,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    s_axi_bresp,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    I1,
    I2,
    I3,
    I4,
    s_avalid_en,
    I5,
    ss_aa_awready,
    s_axi_awvalid,
    m_ready_d,
    m_rvalid_qual,
    s_axi_bready,
    Q,
    I6,
    p_0_in100_in,
    TARGET_HOT_I,
    target_mi_enc,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    p_17_out,
    I60,
    I61,
    I62,
    I63,
    p_26_out,
    I64,
    I65,
    I66,
    I67,
    p_35_out,
    I68,
    I69,
    I70,
    I71,
    p_44_out,
    I72,
    I73,
    I74,
    I75,
    p_53_out,
    I76,
    I77,
    I78,
    I79,
    p_62_out,
    I80,
    I81,
    I82,
    I83,
    p_70_out,
    s_avalid_en364_in,
    I84,
    I85,
    I86,
    SR,
    aclk);
  output O9;
  output m_valid_i0_0;
  output O1;
  output O2;
  output [0:0]s_axi_bvalid;
  output [0:0]E;
  output [2:0]D;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output [1:0]s_axi_bresp;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  input I1;
  input I2;
  input I3;
  input I4;
  input [1:0]s_avalid_en;
  input I5;
  input ss_aa_awready;
  input [0:0]s_axi_awvalid;
  input [0:0]m_ready_d;
  input [2:0]m_rvalid_qual;
  input [0:0]s_axi_bready;
  input [3:0]Q;
  input I6;
  input p_0_in100_in;
  input [0:0]TARGET_HOT_I;
  input target_mi_enc;
  input [11:0]I7;
  input [11:0]I8;
  input [11:0]I9;
  input [11:0]I10;
  input [11:0]I11;
  input [11:0]I12;
  input [11:0]I13;
  input [11:0]I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input [13:0]I47;
  input [13:0]I48;
  input [11:0]I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input I56;
  input I57;
  input I58;
  input I59;
  input p_17_out;
  input I60;
  input I61;
  input I62;
  input I63;
  input p_26_out;
  input I64;
  input I65;
  input I66;
  input I67;
  input p_35_out;
  input I68;
  input I69;
  input I70;
  input I71;
  input p_44_out;
  input I72;
  input I73;
  input I74;
  input I75;
  input p_53_out;
  input I76;
  input I77;
  input I78;
  input I79;
  input p_62_out;
  input I80;
  input I81;
  input I82;
  input I83;
  input p_70_out;
  input s_avalid_en364_in;
  input I84;
  input I85;
  input I86;
  input [0:0]SR;
  input aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire [11:0]I10;
  wire [11:0]I11;
  wire [11:0]I12;
  wire [11:0]I13;
  wire [11:0]I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire [13:0]I47;
  wire [13:0]I48;
  wire [11:0]I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire I68;
  wire I69;
  wire [11:0]I7;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire I74;
  wire I75;
  wire I76;
  wire I77;
  wire I78;
  wire I79;
  wire [11:0]I8;
  wire I80;
  wire I81;
  wire I82;
  wire I83;
  wire I84;
  wire I85;
  wire I86;
  wire [11:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]TARGET_HOT_I;
  wire aclk;
  wire \addr_arbiter_aw/valid_qual_i0 ;
  wire any_pop;
  wire [0:0]m_ready_d;
  wire [2:0]m_rvalid_qual;
  wire m_valid_i0_0;
  wire [1:0]mi_awmaxissuing;
  wire \n_0_chosen[0]_i_1__0 ;
  wire \n_0_chosen[1]_i_1__0 ;
  wire \n_0_chosen[2]_i_1__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_9 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_5__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_5__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_5__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_10__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_11__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_12__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_13__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_11__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_12__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_13__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_5__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_5__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8__0 ;
  wire \n_0_gen_no_arbiter.s_ready_i[0]_i_12__0 ;
  wire \n_0_gen_no_arbiter.s_ready_i[0]_i_15__0 ;
  wire \n_0_gen_no_arbiter.s_ready_i[0]_i_7__0 ;
  wire \n_0_last_rr_hot[0]_i_1__0 ;
  wire \n_0_last_rr_hot[1]_i_1__0 ;
  wire \n_0_last_rr_hot[2]_i_1__0 ;
  wire \n_0_last_rr_hot_reg[0] ;
  wire \n_0_s_axi_bid[11]_INST_0_i_1 ;
  wire \n_0_s_axi_bid[11]_INST_0_i_2 ;
  wire \n_0_s_axi_bid[11]_INST_0_i_3 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_3 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_3 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_3 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4__0 ;
  wire need_arbitration;
  wire [2:0]next_rr_hot;
  wire p_0_in100_in;
  wire p_0_out;
  wire p_10_out;
  wire p_12_out;
  wire p_14_out;
  wire p_17_out;
  wire p_21_out;
  wire p_26_out;
  wire p_2_out;
  wire p_30_out;
  wire p_35_out;
  wire p_39_out;
  wire p_3_in;
  wire p_44_out;
  wire p_48_out;
  wire p_4_in;
  wire p_4_out;
  wire p_53_out;
  wire p_57_out;
  wire p_62_out;
  wire p_66_out;
  wire p_6_out;
  wire p_70_out;
  wire p_8_out;
  wire [1:1]resp_select;
  wire [1:0]s_avalid_en;
  wire s_avalid_en364_in;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire ss_aa_awready;
  wire target_mi_enc;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4__0_O_UNCONNECTED ;

LUT3 #(
    .INIT(8'hB8)) 
     \chosen[0]_i_1__0 
       (.I0(next_rr_hot[0]),
        .I1(need_arbitration),
        .I2(O16),
        .O(\n_0_chosen[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \chosen[1]_i_1__0 
       (.I0(next_rr_hot[1]),
        .I1(need_arbitration),
        .I2(O2),
        .O(\n_0_chosen[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \chosen[2]_i_1__0 
       (.I0(next_rr_hot[2]),
        .I1(need_arbitration),
        .I2(O1),
        .O(\n_0_chosen[2]_i_1__0 ));
(* use_clock_enable = "yes" *) 
   FDRE \chosen_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_chosen[0]_i_1__0 ),
        .Q(O16),
        .R(SR));
(* use_clock_enable = "yes" *) 
   FDRE \chosen_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_chosen[1]_i_1__0 ),
        .Q(O2),
        .R(SR));
(* use_clock_enable = "yes" *) 
   FDRE \chosen_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_chosen[2]_i_1__0 ),
        .Q(O1),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT4 #(
    .INIT(16'h9969)) 
     \gen_multi_thread.accept_cnt[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(I6),
        .I3(any_pop),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'hE178E1E1)) 
     \gen_multi_thread.accept_cnt[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(any_pop),
        .I4(I6),
        .O(D[1]));
LUT6 #(
    .INIT(64'h55555555AAAAAAA8)) 
     \gen_multi_thread.accept_cnt[3]_i_1__0 
       (.I0(any_pop),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I6),
        .O(E));
LUT6 #(
    .INIT(64'hF7FF0800EFEE1011)) 
     \gen_multi_thread.accept_cnt[3]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(any_pop),
        .I3(I6),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
LUT5 #(
    .INIT(32'h95556AAA)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[0]_i_1 
       (.I0(p_70_out),
        .I1(p_14_out),
        .I2(any_pop),
        .I3(s_avalid_en364_in),
        .I4(I17),
        .O(O48));
LUT6 #(
    .INIT(64'hE777777718888888)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[1]_i_1 
       (.I0(I17),
        .I1(p_70_out),
        .I2(p_14_out),
        .I3(any_pop),
        .I4(s_avalid_en364_in),
        .I5(I18),
        .O(O47));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1__0 
       (.I0(I84),
        .I1(I85),
        .I2(I86),
        .I3(I6),
        .I4(p_66_out),
        .I5(I16),
        .O(O46));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_3 
       (.I0(I15),
        .I1(I16),
        .I2(I17),
        .I3(I18),
        .I4(any_pop),
        .I5(p_14_out),
        .O(p_66_out));
LUT6 #(
    .INIT(64'hEBBBBBBB28888888)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1 
       (.I0(I83),
        .I1(p_70_out),
        .I2(p_14_out),
        .I3(any_pop),
        .I4(s_avalid_en364_in),
        .I5(I15),
        .O(O45));
LUT2 #(
    .INIT(4'h8)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_10 
       (.I0(O1),
        .I1(m_rvalid_qual[2]),
        .O(resp_select));
LUT6 #(
    .INIT(64'h7F78787800000000)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_4 
       (.I0(m_rvalid_qual[1]),
        .I1(O2),
        .I2(resp_select),
        .I3(O16),
        .I4(m_rvalid_qual[0]),
        .I5(s_axi_bready),
        .O(any_pop));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_6__0 
       (.I0(O13),
        .I1(I14[9]),
        .I2(I14[11]),
        .I3(O14),
        .I4(I14[10]),
        .I5(O15),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_6__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_7__0 
       (.I0(O10),
        .I1(I14[6]),
        .I2(I14[8]),
        .I3(O11),
        .I4(I14[7]),
        .I5(O12),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_8__0 
       (.I0(O6),
        .I1(I14[3]),
        .I2(I14[5]),
        .I3(O7),
        .I4(I14[4]),
        .I5(O8),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_8__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_9 
       (.I0(O3),
        .I1(I14[0]),
        .I2(I14[2]),
        .I3(O4),
        .I4(I14[1]),
        .I5(O5),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_9 ));
CARRY4 \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_3 
       (.CI(1'b0),
        .CO({p_14_out,\n_1_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_3 ,\n_2_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_3 ,\n_3_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_6__0 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_7__0 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_8__0 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_9 }));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1__0 
       (.I0(I80),
        .I1(I81),
        .I2(I82),
        .I3(I6),
        .I4(p_57_out),
        .I5(I20),
        .O(O42));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'hEB28)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1 
       (.I0(I79),
        .I1(p_62_out),
        .I2(p_57_out),
        .I3(I19),
        .O(O41));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_3__0 
       (.I0(I19),
        .I1(I20),
        .I2(I21),
        .I3(I22),
        .I4(any_pop),
        .I5(p_12_out),
        .O(p_57_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_5__0 
       (.I0(O13),
        .I1(I13[9]),
        .I2(I13[11]),
        .I3(O14),
        .I4(I13[10]),
        .I5(O15),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_6__0 
       (.I0(O10),
        .I1(I13[6]),
        .I2(I13[8]),
        .I3(O11),
        .I4(I13[7]),
        .I5(O12),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_6__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_7__0 
       (.I0(O6),
        .I1(I13[3]),
        .I2(I13[5]),
        .I3(O7),
        .I4(I13[4]),
        .I5(O8),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_8__0 
       (.I0(O3),
        .I1(I13[0]),
        .I2(I13[2]),
        .I3(O4),
        .I4(I13[1]),
        .I5(O5),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_8__0 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[8]_i_1 
       (.I0(p_62_out),
        .I1(p_57_out),
        .I2(I21),
        .O(O44));
LUT4 #(
    .INIT(16'hE718)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[9]_i_1 
       (.I0(I21),
        .I1(p_62_out),
        .I2(p_57_out),
        .I3(I22),
        .O(O43));
CARRY4 \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4__0 
       (.CI(1'b0),
        .CO({p_12_out,\n_1_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4__0 ,\n_2_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4__0 ,\n_3_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_5__0 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_6__0 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_7__0 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_8__0 }));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[16]_i_1 
       (.I0(p_53_out),
        .I1(p_48_out),
        .I2(I25),
        .O(O40));
LUT4 #(
    .INIT(16'hE718)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[17]_i_1 
       (.I0(I25),
        .I1(p_53_out),
        .I2(p_48_out),
        .I3(I26),
        .O(O39));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1__0 
       (.I0(I76),
        .I1(I77),
        .I2(I78),
        .I3(I6),
        .I4(p_48_out),
        .I5(I24),
        .O(O38));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'hEB28)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_1 
       (.I0(I75),
        .I1(p_53_out),
        .I2(p_48_out),
        .I3(I23),
        .O(O37));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_3__0 
       (.I0(I23),
        .I1(I24),
        .I2(I25),
        .I3(I26),
        .I4(any_pop),
        .I5(p_10_out),
        .O(p_48_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_5__0 
       (.I0(O13),
        .I1(I12[9]),
        .I2(I12[11]),
        .I3(O14),
        .I4(I12[10]),
        .I5(O15),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_6__0 
       (.I0(O10),
        .I1(I12[6]),
        .I2(I12[8]),
        .I3(O11),
        .I4(I12[7]),
        .I5(O12),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_6__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_7__0 
       (.I0(O6),
        .I1(I12[3]),
        .I2(I12[5]),
        .I3(O7),
        .I4(I12[4]),
        .I5(O8),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_8__0 
       (.I0(O3),
        .I1(I12[0]),
        .I2(I12[2]),
        .I3(O4),
        .I4(I12[1]),
        .I5(O5),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_8__0 ));
CARRY4 \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4__0 
       (.CI(1'b0),
        .CO({p_10_out,\n_1_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4__0 ,\n_2_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4__0 ,\n_3_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_5__0 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_6__0 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_7__0 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_8__0 }));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[24]_i_1 
       (.I0(p_44_out),
        .I1(p_39_out),
        .I2(I29),
        .O(O36));
LUT4 #(
    .INIT(16'hE718)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[25]_i_1 
       (.I0(I29),
        .I1(p_44_out),
        .I2(p_39_out),
        .I3(I30),
        .O(O35));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1__0 
       (.I0(I72),
        .I1(I73),
        .I2(I74),
        .I3(I6),
        .I4(p_39_out),
        .I5(I28),
        .O(O34));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT4 #(
    .INIT(16'hEB28)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1 
       (.I0(I71),
        .I1(p_44_out),
        .I2(p_39_out),
        .I3(I27),
        .O(O33));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_3__0 
       (.I0(I27),
        .I1(I28),
        .I2(I29),
        .I3(I30),
        .I4(any_pop),
        .I5(p_8_out),
        .O(p_39_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_5__0 
       (.I0(O13),
        .I1(I11[9]),
        .I2(I11[11]),
        .I3(O14),
        .I4(I11[10]),
        .I5(O15),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6__0 
       (.I0(O10),
        .I1(I11[6]),
        .I2(I11[8]),
        .I3(O11),
        .I4(I11[7]),
        .I5(O12),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_7__0 
       (.I0(O6),
        .I1(I11[3]),
        .I2(I11[5]),
        .I3(O7),
        .I4(I11[4]),
        .I5(O8),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_8__0 
       (.I0(O3),
        .I1(I11[0]),
        .I2(I11[2]),
        .I3(O4),
        .I4(I11[1]),
        .I5(O5),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_8__0 ));
CARRY4 \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4__0 
       (.CI(1'b0),
        .CO({p_8_out,\n_1_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4__0 ,\n_2_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4__0 ,\n_3_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_5__0 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6__0 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_7__0 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_8__0 }));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[32]_i_1__0 
       (.I0(p_35_out),
        .I1(p_30_out),
        .I2(I33),
        .O(O32));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT4 #(
    .INIT(16'hE718)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[33]_i_1__0 
       (.I0(I33),
        .I1(p_35_out),
        .I2(p_30_out),
        .I3(I34),
        .O(O31));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_1__0 
       (.I0(I68),
        .I1(I69),
        .I2(I70),
        .I3(I6),
        .I4(p_30_out),
        .I5(I32),
        .O(O30));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_10__0 
       (.I0(O13),
        .I1(I10[9]),
        .I2(I10[11]),
        .I3(O14),
        .I4(I10[10]),
        .I5(O15),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_10__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_11__0 
       (.I0(O10),
        .I1(I10[6]),
        .I2(I10[8]),
        .I3(O11),
        .I4(I10[7]),
        .I5(O12),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_11__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_12__0 
       (.I0(O6),
        .I1(I10[3]),
        .I2(I10[5]),
        .I3(O7),
        .I4(I10[4]),
        .I5(O8),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_12__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_13__0 
       (.I0(O3),
        .I1(I10[0]),
        .I2(I10[2]),
        .I3(O4),
        .I4(I10[1]),
        .I5(O5),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_13__0 ));
LUT5 #(
    .INIT(32'hF66F0990)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1__0 
       (.I0(I67),
        .I1(I32),
        .I2(p_35_out),
        .I3(p_30_out),
        .I4(I31),
        .O(O29));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_3__0 
       (.I0(I31),
        .I1(I32),
        .I2(I33),
        .I3(I34),
        .I4(any_pop),
        .I5(p_6_out),
        .O(p_30_out));
CARRY4 \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5__0 
       (.CI(1'b0),
        .CO({p_6_out,\n_1_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5__0 ,\n_2_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5__0 ,\n_3_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_10__0 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_11__0 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_12__0 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_13__0 }));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[40]_i_1__0 
       (.I0(p_26_out),
        .I1(p_21_out),
        .I2(I37),
        .O(O28));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'hE718)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[41]_i_1__0 
       (.I0(I37),
        .I1(p_26_out),
        .I2(p_21_out),
        .I3(I38),
        .O(O27));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_1__0 
       (.I0(I64),
        .I1(I65),
        .I2(I66),
        .I3(I6),
        .I4(p_21_out),
        .I5(I36),
        .O(O26));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10__0 
       (.I0(O13),
        .I1(I9[9]),
        .I2(I9[11]),
        .I3(O14),
        .I4(I9[10]),
        .I5(O15),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_11__0 
       (.I0(O10),
        .I1(I9[6]),
        .I2(I9[8]),
        .I3(O11),
        .I4(I9[7]),
        .I5(O12),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_11__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_12__0 
       (.I0(O6),
        .I1(I9[3]),
        .I2(I9[5]),
        .I3(O7),
        .I4(I9[4]),
        .I5(O8),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_12__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_13__0 
       (.I0(O3),
        .I1(I9[0]),
        .I2(I9[2]),
        .I3(O4),
        .I4(I9[1]),
        .I5(O5),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_13__0 ));
LUT5 #(
    .INIT(32'hF66F0990)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1__0 
       (.I0(I63),
        .I1(I36),
        .I2(p_26_out),
        .I3(p_21_out),
        .I4(I35),
        .O(O25));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_3__0 
       (.I0(I35),
        .I1(I36),
        .I2(I37),
        .I3(I38),
        .I4(any_pop),
        .I5(p_4_out),
        .O(p_21_out));
CARRY4 \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5__0 
       (.CI(1'b0),
        .CO({p_4_out,\n_1_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5__0 ,\n_2_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5__0 ,\n_3_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10__0 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_11__0 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_12__0 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_13__0 }));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[48]_i_1 
       (.I0(p_17_out),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3__0 ),
        .I2(I41),
        .O(O24));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT4 #(
    .INIT(16'hE718)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_1 
       (.I0(I41),
        .I1(p_17_out),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3__0 ),
        .I3(I42),
        .O(O23));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_1__0 
       (.I0(I60),
        .I1(I61),
        .I2(I62),
        .I3(I6),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3__0 ),
        .I5(I40),
        .O(O22));
LUT4 #(
    .INIT(16'hEB28)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1 
       (.I0(I59),
        .I1(p_17_out),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3__0 ),
        .I3(I39),
        .O(O21));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3__0 
       (.I0(I39),
        .I1(I40),
        .I2(I41),
        .I3(I42),
        .I4(any_pop),
        .I5(p_2_out),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_5__0 
       (.I0(O13),
        .I1(I8[9]),
        .I2(I8[11]),
        .I3(O14),
        .I4(I8[10]),
        .I5(O15),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_6__0 
       (.I0(O10),
        .I1(I8[6]),
        .I2(I8[8]),
        .I3(O11),
        .I4(I8[7]),
        .I5(O12),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_6__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0 
       (.I0(O6),
        .I1(I8[3]),
        .I2(I8[5]),
        .I3(O7),
        .I4(I8[4]),
        .I5(O8),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_8__0 
       (.I0(O3),
        .I1(I8[0]),
        .I2(I8[2]),
        .I3(O4),
        .I4(I8[1]),
        .I5(O5),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_8__0 ));
CARRY4 \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4__0 
       (.CI(1'b0),
        .CO({p_2_out,\n_1_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4__0 ,\n_2_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4__0 ,\n_3_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_5__0 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_6__0 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_8__0 }));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[56]_i_1 
       (.I0(I55),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3__0 ),
        .I2(I45),
        .O(O20));
LUT4 #(
    .INIT(16'hE718)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[57]_i_1 
       (.I0(I45),
        .I1(I55),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3__0 ),
        .I3(I46),
        .O(O19));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_1__0 
       (.I0(I56),
        .I1(I57),
        .I2(I58),
        .I3(I6),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3__0 ),
        .I5(I44),
        .O(O18));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'hEB28)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1 
       (.I0(I54),
        .I1(I55),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3__0 ),
        .I3(I43),
        .O(O17));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3__0 
       (.I0(I43),
        .I1(I44),
        .I2(I45),
        .I3(I46),
        .I4(any_pop),
        .I5(p_0_out),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_5__0 
       (.I0(O13),
        .I1(I7[9]),
        .I2(I7[11]),
        .I3(O14),
        .I4(I7[10]),
        .I5(O15),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_6__0 
       (.I0(O10),
        .I1(I7[6]),
        .I2(I7[8]),
        .I3(O11),
        .I4(I7[7]),
        .I5(O12),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_6__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_7__0 
       (.I0(O6),
        .I1(I7[3]),
        .I2(I7[5]),
        .I3(O7),
        .I4(I7[4]),
        .I5(O8),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8__0 
       (.I0(O3),
        .I1(I7[0]),
        .I2(I7[2]),
        .I3(O4),
        .I4(I7[1]),
        .I5(O5),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8__0 ));
CARRY4 \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4__0 
       (.CI(1'b0),
        .CO({p_0_out,\n_1_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4__0 ,\n_2_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4__0 ,\n_3_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_5__0 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_6__0 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_7__0 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8__0 }));
LUT5 #(
    .INIT(32'hFFFFFFFD)) 
     \gen_no_arbiter.s_ready_i[0]_i_12__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(any_pop),
        .O(\n_0_gen_no_arbiter.s_ready_i[0]_i_12__0 ));
LUT6 #(
    .INIT(64'h555500CFFF55FFCF)) 
     \gen_no_arbiter.s_ready_i[0]_i_13__0 
       (.I0(mi_awmaxissuing[1]),
        .I1(\n_0_gen_no_arbiter.s_ready_i[0]_i_15__0 ),
        .I2(p_0_in100_in),
        .I3(TARGET_HOT_I),
        .I4(target_mi_enc),
        .I5(mi_awmaxissuing[0]),
        .O(\addr_arbiter_aw/valid_qual_i0 ));
LUT5 #(
    .INIT(32'h00002AAA)) 
     \gen_no_arbiter.s_ready_i[0]_i_14__0 
       (.I0(I52),
        .I1(O2),
        .I2(m_rvalid_qual[1]),
        .I3(s_axi_bready),
        .I4(I53),
        .O(mi_awmaxissuing[1]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \gen_no_arbiter.s_ready_i[0]_i_15__0 
       (.I0(O1),
        .I1(m_rvalid_qual[2]),
        .I2(s_axi_bready),
        .O(\n_0_gen_no_arbiter.s_ready_i[0]_i_15__0 ));
LUT5 #(
    .INIT(32'h00002AAA)) 
     \gen_no_arbiter.s_ready_i[0]_i_16 
       (.I0(I50),
        .I1(O16),
        .I2(m_rvalid_qual[0]),
        .I3(s_axi_bready),
        .I4(I51),
        .O(mi_awmaxissuing[0]));
LUT3 #(
    .INIT(8'h08)) 
     \gen_no_arbiter.s_ready_i[0]_i_1__0 
       (.I0(m_valid_i0_0),
        .I1(I1),
        .I2(I2),
        .O(O9));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_no_arbiter.s_ready_i[0]_i_2__0 
       (.I0(I3),
        .I1(I4),
        .I2(s_avalid_en[1]),
        .I3(I5),
        .I4(\n_0_gen_no_arbiter.s_ready_i[0]_i_7__0 ),
        .O(m_valid_i0_0));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     \gen_no_arbiter.s_ready_i[0]_i_7__0 
       (.I0(s_avalid_en[0]),
        .I1(\n_0_gen_no_arbiter.s_ready_i[0]_i_12__0 ),
        .I2(ss_aa_awready),
        .I3(s_axi_awvalid),
        .I4(m_ready_d),
        .I5(\addr_arbiter_aw/valid_qual_i0 ),
        .O(\n_0_gen_no_arbiter.s_ready_i[0]_i_7__0 ));
LUT5 #(
    .INIT(32'hDDDF8888)) 
     \last_rr_hot[0]_i_1__0 
       (.I0(need_arbitration),
        .I1(next_rr_hot[0]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[1]),
        .I4(\n_0_last_rr_hot_reg[0] ),
        .O(\n_0_last_rr_hot[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hFF57AA00)) 
     \last_rr_hot[1]_i_1__0 
       (.I0(need_arbitration),
        .I1(next_rr_hot[0]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[1]),
        .I4(p_3_in),
        .O(\n_0_last_rr_hot[1]_i_1__0 ));
LUT5 #(
    .INIT(32'hF5F7A0A0)) 
     \last_rr_hot[2]_i_1__0 
       (.I0(need_arbitration),
        .I1(next_rr_hot[0]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[1]),
        .I4(p_4_in),
        .O(\n_0_last_rr_hot[2]_i_1__0 ));
LUT5 #(
    .INIT(32'hBBBBBBB8)) 
     \last_rr_hot[2]_i_2__0 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid),
        .I2(m_rvalid_qual[1]),
        .I3(m_rvalid_qual[2]),
        .I4(m_rvalid_qual[0]),
        .O(need_arbitration));
LUT6 #(
    .INIT(64'hAAAAAAAA08080A08)) 
     \last_rr_hot[2]_i_3__0 
       (.I0(m_rvalid_qual[0]),
        .I1(p_3_in),
        .I2(m_rvalid_qual[2]),
        .I3(\n_0_last_rr_hot_reg[0] ),
        .I4(m_rvalid_qual[1]),
        .I5(p_4_in),
        .O(next_rr_hot[0]));
LUT6 #(
    .INIT(64'hAAAAAAAA08080A08)) 
     \last_rr_hot[2]_i_4__0 
       (.I0(m_rvalid_qual[2]),
        .I1(\n_0_last_rr_hot_reg[0] ),
        .I2(m_rvalid_qual[1]),
        .I3(p_4_in),
        .I4(m_rvalid_qual[0]),
        .I5(p_3_in),
        .O(next_rr_hot[2]));
LUT6 #(
    .INIT(64'hAAAAAAAA08080A08)) 
     \last_rr_hot[2]_i_5__0 
       (.I0(m_rvalid_qual[1]),
        .I1(p_4_in),
        .I2(m_rvalid_qual[0]),
        .I3(p_3_in),
        .I4(m_rvalid_qual[2]),
        .I5(\n_0_last_rr_hot_reg[0] ),
        .O(next_rr_hot[1]));
FDRE \last_rr_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_last_rr_hot[0]_i_1__0 ),
        .Q(\n_0_last_rr_hot_reg[0] ),
        .R(SR));
FDRE \last_rr_hot_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_last_rr_hot[1]_i_1__0 ),
        .Q(p_3_in),
        .R(SR));
FDSE \last_rr_hot_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_last_rr_hot[2]_i_1__0 ),
        .Q(p_4_in),
        .S(SR));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[0]_INST_0 
       (.I0(I49[0]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[2]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[2]),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[10]_INST_0 
       (.I0(I49[10]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[12]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[12]),
        .O(O15));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[11]_INST_0 
       (.I0(I49[11]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[13]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[13]),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT4 #(
    .INIT(16'h0888)) 
     \s_axi_bid[11]_INST_0_i_1 
       (.I0(m_rvalid_qual[2]),
        .I1(O1),
        .I2(m_rvalid_qual[1]),
        .I3(O2),
        .O(\n_0_s_axi_bid[11]_INST_0_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT4 #(
    .INIT(16'h0777)) 
     \s_axi_bid[11]_INST_0_i_2 
       (.I0(m_rvalid_qual[1]),
        .I1(O2),
        .I2(m_rvalid_qual[2]),
        .I3(O1),
        .O(\n_0_s_axi_bid[11]_INST_0_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h0888)) 
     \s_axi_bid[11]_INST_0_i_3 
       (.I0(m_rvalid_qual[1]),
        .I1(O2),
        .I2(m_rvalid_qual[2]),
        .I3(O1),
        .O(\n_0_s_axi_bid[11]_INST_0_i_3 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[1]_INST_0 
       (.I0(I49[1]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[3]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[3]),
        .O(O5));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[2]_INST_0 
       (.I0(I49[2]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[4]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[4]),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[3]_INST_0 
       (.I0(I49[3]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[5]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[5]),
        .O(O6));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[4]_INST_0 
       (.I0(I49[4]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[6]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[6]),
        .O(O8));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[5]_INST_0 
       (.I0(I49[5]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[7]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[7]),
        .O(O7));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[6]_INST_0 
       (.I0(I49[6]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[8]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[8]),
        .O(O10));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[7]_INST_0 
       (.I0(I49[7]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[9]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[9]),
        .O(O12));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[8]_INST_0 
       (.I0(I49[8]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[10]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[10]),
        .O(O11));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bid[9]_INST_0 
       (.I0(I49[9]),
        .I1(\n_0_s_axi_bid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_bid[11]_INST_0_i_2 ),
        .I3(I47[11]),
        .I4(\n_0_s_axi_bid[11]_INST_0_i_3 ),
        .I5(I48[11]),
        .O(O13));
LUT6 #(
    .INIT(64'h7FFF78880FFF0888)) 
     \s_axi_bresp[0]_INST_0 
       (.I0(O1),
        .I1(m_rvalid_qual[2]),
        .I2(O2),
        .I3(m_rvalid_qual[1]),
        .I4(I47[0]),
        .I5(I48[0]),
        .O(s_axi_bresp[0]));
LUT6 #(
    .INIT(64'h7FFF78880FFF0888)) 
     \s_axi_bresp[1]_INST_0 
       (.I0(O1),
        .I1(m_rvalid_qual[2]),
        .I2(O2),
        .I3(m_rvalid_qual[1]),
        .I4(I47[1]),
        .I5(I48[1]),
        .O(s_axi_bresp[1]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_bvalid[0]_INST_0 
       (.I0(m_rvalid_qual[1]),
        .I1(O2),
        .I2(O1),
        .I3(m_rvalid_qual[2]),
        .I4(O16),
        .I5(m_rvalid_qual[0]),
        .O(s_axi_bvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_arbiter_resp" *) 
module zynq_bd_axi_crossbar_v2_1_arbiter_resp_71
   (O1,
    m_valid_i0,
    E,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    s_axi_rvalid,
    O25,
    D,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    SR,
    s_axi_rlast,
    s_axi_rresp,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O50,
    O51,
    I1,
    aa_mi_arvalid,
    I2,
    I3,
    s_avalid_en,
    I4,
    valid_qual_i0,
    I5,
    s_axi_arvalid,
    s_axi_rready,
    m_rvalid_qual,
    I6,
    s_avalid_en273_out,
    I7,
    I8,
    I9,
    I10,
    I11,
    s_avalid_en275_out,
    I12,
    I13,
    I14,
    I15,
    I16,
    s_avalid_en277_out,
    I17,
    I18,
    I19,
    I20,
    I21,
    s_avalid_en283_out,
    I22,
    I23,
    I24,
    I25,
    I26,
    s_avalid_en285_out,
    I27,
    I28,
    I29,
    I30,
    I31,
    s_avalid_en2,
    I32,
    I33,
    I34,
    I35,
    Q,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    I64,
    p_26_out,
    I65,
    s_avalid_en281_out,
    I66,
    I67,
    p_35_out,
    I68,
    s_avalid_en279_out,
    I69,
    I70,
    I71,
    I72,
    I73,
    aclk);
  output O1;
  output m_valid_i0;
  output [0:0]E;
  output O2;
  output O3;
  output O4;
  output [0:0]O5;
  output [0:0]O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output [0:0]s_axi_rvalid;
  output [0:0]O25;
  output [2:0]D;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output [0:0]SR;
  output [0:0]s_axi_rlast;
  output [1:0]s_axi_rresp;
  output O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  output O44;
  output O45;
  output O46;
  output O47;
  output O48;
  output O49;
  output O50;
  output O51;
  input I1;
  input aa_mi_arvalid;
  input I2;
  input I3;
  input [1:0]s_avalid_en;
  input I4;
  input valid_qual_i0;
  input I5;
  input [0:0]s_axi_arvalid;
  input [0:0]s_axi_rready;
  input [2:0]m_rvalid_qual;
  input I6;
  input s_avalid_en273_out;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input s_avalid_en275_out;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input s_avalid_en277_out;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input s_avalid_en283_out;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input s_avalid_en285_out;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input s_avalid_en2;
  input I32;
  input I33;
  input I34;
  input I35;
  input [3:0]Q;
  input [11:0]I36;
  input [11:0]I37;
  input [11:0]I38;
  input [11:0]I39;
  input [11:0]I40;
  input [11:0]I41;
  input [11:0]I42;
  input [11:0]I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input I56;
  input I57;
  input I58;
  input [14:0]I59;
  input [14:0]I60;
  input [14:0]I61;
  input I62;
  input I63;
  input I64;
  input p_26_out;
  input I65;
  input s_avalid_en281_out;
  input I66;
  input I67;
  input p_35_out;
  input I68;
  input s_avalid_en279_out;
  input I69;
  input I70;
  input I71;
  input I72;
  input I73;
  input aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire [11:0]I36;
  wire [11:0]I37;
  wire [11:0]I38;
  wire [11:0]I39;
  wire I4;
  wire [11:0]I40;
  wire [11:0]I41;
  wire [11:0]I42;
  wire [11:0]I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire [14:0]I59;
  wire I6;
  wire [14:0]I60;
  wire [14:0]I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire I68;
  wire I69;
  wire I7;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire [0:0]O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire O44;
  wire O45;
  wire O46;
  wire O47;
  wire O48;
  wire O49;
  wire [0:0]O5;
  wire O50;
  wire O51;
  wire [0:0]O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aa_mi_arvalid;
  wire aclk;
  wire any_pop;
  wire [2:0]m_rvalid_qual;
  wire m_valid_i0;
  wire \n_0_chosen[0]_i_1 ;
  wire \n_0_chosen[1]_i_1 ;
  wire \n_0_chosen[2]_i_1 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_10 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_11 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_12 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_13 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_11 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_12 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_13 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8 ;
  wire \n_0_gen_no_arbiter.s_ready_i[0]_i_13 ;
  wire \n_0_gen_no_arbiter.s_ready_i[0]_i_7 ;
  wire \n_0_last_rr_hot[0]_i_1 ;
  wire \n_0_last_rr_hot[1]_i_1 ;
  wire \n_0_last_rr_hot[2]_i_1 ;
  wire \n_0_last_rr_hot_reg[0] ;
  wire \n_0_s_axi_rid[11]_INST_0_i_1 ;
  wire \n_0_s_axi_rid[11]_INST_0_i_2 ;
  wire \n_0_s_axi_rid[11]_INST_0_i_3 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_4 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_4 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_4 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4 ;
  wire need_arbitration;
  wire [2:0]next_rr_hot;
  wire p_0_out;
  wire p_10_out;
  wire p_12_out;
  wire p_14_out;
  wire p_21_out;
  wire p_26_out;
  wire p_2_out;
  wire p_30_out;
  wire p_35_out;
  wire p_39_out;
  wire p_3_in;
  wire p_48_out;
  wire p_4_in;
  wire p_4_out;
  wire p_57_out;
  wire p_66_out;
  wire p_6_out;
  wire p_8_out;
  wire [1:0]s_avalid_en;
  wire s_avalid_en2;
  wire s_avalid_en273_out;
  wire s_avalid_en275_out;
  wire s_avalid_en277_out;
  wire s_avalid_en279_out;
  wire s_avalid_en281_out;
  wire s_avalid_en283_out;
  wire s_avalid_en285_out;
  wire [0:0]s_axi_arvalid;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire valid_qual_i0;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4_O_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \chosen[0]_i_1 
       (.I0(next_rr_hot[0]),
        .I1(need_arbitration),
        .I2(O2),
        .O(\n_0_chosen[0]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \chosen[1]_i_1 
       (.I0(next_rr_hot[1]),
        .I1(need_arbitration),
        .I2(O4),
        .O(\n_0_chosen[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \chosen[2]_i_1 
       (.I0(next_rr_hot[2]),
        .I1(need_arbitration),
        .I2(O3),
        .O(\n_0_chosen[2]_i_1 ));
(* use_clock_enable = "yes" *) 
   FDRE \chosen_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_chosen[0]_i_1 ),
        .Q(O2),
        .R(SR));
(* use_clock_enable = "yes" *) 
   FDRE \chosen_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_chosen[1]_i_1 ),
        .Q(O4),
        .R(SR));
(* use_clock_enable = "yes" *) 
   FDRE \chosen_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_chosen[2]_i_1 ),
        .Q(O3),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'h9969)) 
     \gen_multi_thread.accept_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(I5),
        .I3(any_pop),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT5 #(
    .INIT(32'hE178E1E1)) 
     \gen_multi_thread.accept_cnt[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(any_pop),
        .I4(I5),
        .O(D[1]));
LUT6 #(
    .INIT(64'h55555555AAAAAAA8)) 
     \gen_multi_thread.accept_cnt[3]_i_1 
       (.I0(any_pop),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I5),
        .O(O25));
LUT6 #(
    .INIT(64'hF7FF0800EFEE1011)) 
     \gen_multi_thread.accept_cnt[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(any_pop),
        .I3(I5),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
LUT5 #(
    .INIT(32'hEA000000)) 
     \gen_multi_thread.accept_cnt[3]_i_3 
       (.I0(I58),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(I59[2]),
        .I3(s_axi_rvalid),
        .I4(s_axi_rready),
        .O(any_pop));
LUT5 #(
    .INIT(32'hA85757A8)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[0]_i_1__0 
       (.I0(I5),
        .I1(I31),
        .I2(s_avalid_en2),
        .I3(p_66_out),
        .I4(I32),
        .O(O22));
LUT6 #(
    .INIT(64'hFFA857FF0057A800)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[1]_i_1__0 
       (.I0(I5),
        .I1(I31),
        .I2(s_avalid_en2),
        .I3(I32),
        .I4(p_66_out),
        .I5(I33),
        .O(O23));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_1 
       (.I0(I73),
        .I1(s_avalid_en2),
        .I2(I31),
        .I3(I5),
        .I4(p_66_out),
        .I5(I44),
        .O(O51));
LUT6 #(
    .INIT(64'hFFA8FF575700A800)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0 
       (.I0(I5),
        .I1(I31),
        .I2(s_avalid_en2),
        .I3(I34),
        .I4(p_66_out),
        .I5(I35),
        .O(O24));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_3 
       (.I0(I35),
        .I1(I44),
        .I2(I32),
        .I3(I33),
        .I4(any_pop),
        .I5(p_14_out),
        .O(p_66_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_5 
       (.I0(O35),
        .I1(I43[9]),
        .I2(I43[11]),
        .I3(O36),
        .I4(I43[10]),
        .I5(O37),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_6 
       (.I0(O32),
        .I1(I43[6]),
        .I2(I43[8]),
        .I3(O33),
        .I4(I43[7]),
        .I5(O34),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_7 
       (.I0(O29),
        .I1(I43[3]),
        .I2(I43[5]),
        .I3(O30),
        .I4(I43[4]),
        .I5(O31),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_8 
       (.I0(O26),
        .I1(I43[0]),
        .I2(I43[2]),
        .I3(O27),
        .I4(I43[1]),
        .I5(O28),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_8 ));
CARRY4 \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_4 
       (.CI(1'b0),
        .CO({p_14_out,\n_1_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_4 ,\n_2_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_4 ,\n_3_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_5 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_6 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_7 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_8 }));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_1 
       (.I0(I72),
        .I1(s_avalid_en273_out),
        .I2(I6),
        .I3(I5),
        .I4(p_57_out),
        .I5(I45),
        .O(O50));
LUT6 #(
    .INIT(64'hFFA8FF575700A800)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1__0 
       (.I0(I5),
        .I1(I6),
        .I2(s_avalid_en273_out),
        .I3(I9),
        .I4(p_57_out),
        .I5(I10),
        .O(O9));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_3 
       (.I0(I10),
        .I1(I45),
        .I2(I7),
        .I3(I8),
        .I4(any_pop),
        .I5(p_12_out),
        .O(p_57_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_5 
       (.I0(O35),
        .I1(I42[9]),
        .I2(I42[11]),
        .I3(O36),
        .I4(I42[10]),
        .I5(O37),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_6 
       (.I0(O32),
        .I1(I42[6]),
        .I2(I42[8]),
        .I3(O33),
        .I4(I42[7]),
        .I5(O34),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_7 
       (.I0(O29),
        .I1(I42[3]),
        .I2(I42[5]),
        .I3(O30),
        .I4(I42[4]),
        .I5(O31),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_8 
       (.I0(O26),
        .I1(I42[0]),
        .I2(I42[2]),
        .I3(O27),
        .I4(I42[1]),
        .I5(O28),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_8 ));
LUT5 #(
    .INIT(32'hA85757A8)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[8]_i_1__0 
       (.I0(I5),
        .I1(I6),
        .I2(s_avalid_en273_out),
        .I3(p_57_out),
        .I4(I7),
        .O(O7));
LUT6 #(
    .INIT(64'hFFA857FF0057A800)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[9]_i_1__0 
       (.I0(I5),
        .I1(I6),
        .I2(s_avalid_en273_out),
        .I3(I7),
        .I4(p_57_out),
        .I5(I8),
        .O(O8));
CARRY4 \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4 
       (.CI(1'b0),
        .CO({p_12_out,\n_1_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4 ,\n_2_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4 ,\n_3_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_5 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_6 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_7 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_8 }));
LUT5 #(
    .INIT(32'hA85757A8)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[16]_i_1__0 
       (.I0(I5),
        .I1(I11),
        .I2(s_avalid_en275_out),
        .I3(p_48_out),
        .I4(I12),
        .O(O10));
LUT6 #(
    .INIT(64'hFFA857FF0057A800)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[17]_i_1__0 
       (.I0(I5),
        .I1(I11),
        .I2(s_avalid_en275_out),
        .I3(I12),
        .I4(p_48_out),
        .I5(I13),
        .O(O11));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_1 
       (.I0(I71),
        .I1(s_avalid_en275_out),
        .I2(I11),
        .I3(I5),
        .I4(p_48_out),
        .I5(I46),
        .O(O49));
LUT6 #(
    .INIT(64'hFFA8FF575700A800)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_1__0 
       (.I0(I5),
        .I1(I11),
        .I2(s_avalid_en275_out),
        .I3(I14),
        .I4(p_48_out),
        .I5(I15),
        .O(O12));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_3 
       (.I0(I15),
        .I1(I46),
        .I2(I12),
        .I3(I13),
        .I4(any_pop),
        .I5(p_10_out),
        .O(p_48_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_5 
       (.I0(O35),
        .I1(I41[9]),
        .I2(I41[11]),
        .I3(O36),
        .I4(I41[10]),
        .I5(O37),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_6 
       (.I0(O32),
        .I1(I41[6]),
        .I2(I41[8]),
        .I3(O33),
        .I4(I41[7]),
        .I5(O34),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_7 
       (.I0(O29),
        .I1(I41[3]),
        .I2(I41[5]),
        .I3(O30),
        .I4(I41[4]),
        .I5(O31),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_8 
       (.I0(O26),
        .I1(I41[0]),
        .I2(I41[2]),
        .I3(O27),
        .I4(I41[1]),
        .I5(O28),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_8 ));
CARRY4 \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4 
       (.CI(1'b0),
        .CO({p_10_out,\n_1_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4 ,\n_2_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4 ,\n_3_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_5 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_6 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_7 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_8 }));
LUT5 #(
    .INIT(32'hA85757A8)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[24]_i_1__0 
       (.I0(I5),
        .I1(I16),
        .I2(s_avalid_en277_out),
        .I3(p_39_out),
        .I4(I17),
        .O(O13));
LUT6 #(
    .INIT(64'hFFA857FF0057A800)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[25]_i_1__0 
       (.I0(I5),
        .I1(I16),
        .I2(s_avalid_en277_out),
        .I3(I17),
        .I4(p_39_out),
        .I5(I18),
        .O(O14));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_1 
       (.I0(I70),
        .I1(s_avalid_en277_out),
        .I2(I16),
        .I3(I5),
        .I4(p_39_out),
        .I5(I47),
        .O(O48));
LUT6 #(
    .INIT(64'hFFA8FF575700A800)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0 
       (.I0(I5),
        .I1(I16),
        .I2(s_avalid_en277_out),
        .I3(I19),
        .I4(p_39_out),
        .I5(I20),
        .O(O15));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_3 
       (.I0(I20),
        .I1(I47),
        .I2(I17),
        .I3(I18),
        .I4(any_pop),
        .I5(p_8_out),
        .O(p_39_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_5 
       (.I0(O35),
        .I1(I40[9]),
        .I2(I40[11]),
        .I3(O36),
        .I4(I40[10]),
        .I5(O37),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6 
       (.I0(O32),
        .I1(I40[6]),
        .I2(I40[8]),
        .I3(O33),
        .I4(I40[7]),
        .I5(O34),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_7 
       (.I0(O29),
        .I1(I40[3]),
        .I2(I40[5]),
        .I3(O30),
        .I4(I40[4]),
        .I5(O31),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_8 
       (.I0(O26),
        .I1(I40[0]),
        .I2(I40[2]),
        .I3(O27),
        .I4(I40[1]),
        .I5(O28),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_8 ));
CARRY4 \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4 
       (.CI(1'b0),
        .CO({p_8_out,\n_1_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4 ,\n_2_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4 ,\n_3_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_5 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_7 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_8 }));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[32]_i_1 
       (.I0(p_35_out),
        .I1(p_30_out),
        .I2(I50),
        .O(O47));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT4 #(
    .INIT(16'hE718)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[33]_i_1 
       (.I0(I50),
        .I1(p_35_out),
        .I2(p_30_out),
        .I3(I51),
        .O(O46));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_1 
       (.I0(I68),
        .I1(s_avalid_en279_out),
        .I2(I69),
        .I3(I5),
        .I4(p_30_out),
        .I5(I49),
        .O(O45));
LUT5 #(
    .INIT(32'hF66F0990)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1 
       (.I0(I67),
        .I1(I49),
        .I2(p_35_out),
        .I3(p_30_out),
        .I4(I48),
        .O(O44));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_10 
       (.I0(O35),
        .I1(I39[9]),
        .I2(I39[11]),
        .I3(O36),
        .I4(I39[10]),
        .I5(O37),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_11 
       (.I0(O32),
        .I1(I39[6]),
        .I2(I39[8]),
        .I3(O33),
        .I4(I39[7]),
        .I5(O34),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_12 
       (.I0(O29),
        .I1(I39[3]),
        .I2(I39[5]),
        .I3(O30),
        .I4(I39[4]),
        .I5(O31),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_13 
       (.I0(O26),
        .I1(I39[0]),
        .I2(I39[2]),
        .I3(O27),
        .I4(I39[1]),
        .I5(O28),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_13 ));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_3 
       (.I0(I48),
        .I1(I49),
        .I2(I50),
        .I3(I51),
        .I4(any_pop),
        .I5(p_6_out),
        .O(p_30_out));
CARRY4 \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5 
       (.CI(1'b0),
        .CO({p_6_out,\n_1_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5 ,\n_2_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5 ,\n_3_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_5_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_10 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_11 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_12 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_13 }));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[40]_i_1 
       (.I0(p_26_out),
        .I1(p_21_out),
        .I2(I54),
        .O(O43));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'hE718)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[41]_i_1 
       (.I0(I54),
        .I1(p_26_out),
        .I2(p_21_out),
        .I3(I55),
        .O(O42));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_1 
       (.I0(I65),
        .I1(s_avalid_en281_out),
        .I2(I66),
        .I3(I5),
        .I4(p_21_out),
        .I5(I53),
        .O(O41));
LUT5 #(
    .INIT(32'hF66F0990)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1 
       (.I0(I64),
        .I1(I53),
        .I2(p_26_out),
        .I3(p_21_out),
        .I4(I52),
        .O(O40));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10 
       (.I0(O35),
        .I1(I38[9]),
        .I2(I38[11]),
        .I3(O36),
        .I4(I38[10]),
        .I5(O37),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_11 
       (.I0(O32),
        .I1(I38[6]),
        .I2(I38[8]),
        .I3(O33),
        .I4(I38[7]),
        .I5(O34),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_12 
       (.I0(O29),
        .I1(I38[3]),
        .I2(I38[5]),
        .I3(O30),
        .I4(I38[4]),
        .I5(O31),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_13 
       (.I0(O26),
        .I1(I38[0]),
        .I2(I38[2]),
        .I3(O27),
        .I4(I38[1]),
        .I5(O28),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_13 ));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_3 
       (.I0(I52),
        .I1(I53),
        .I2(I54),
        .I3(I55),
        .I4(any_pop),
        .I5(p_4_out),
        .O(p_21_out));
CARRY4 \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5 
       (.CI(1'b0),
        .CO({p_4_out,\n_1_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5 ,\n_2_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5 ,\n_3_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_11 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_12 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_13 }));
LUT5 #(
    .INIT(32'hA85757A8)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[48]_i_1__0 
       (.I0(I5),
        .I1(I21),
        .I2(s_avalid_en283_out),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3 ),
        .I4(I22),
        .O(O16));
LUT6 #(
    .INIT(64'hFFA857FF0057A800)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[49]_i_1__0 
       (.I0(I5),
        .I1(I21),
        .I2(s_avalid_en283_out),
        .I3(I22),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3 ),
        .I5(I23),
        .O(O17));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_1 
       (.I0(I63),
        .I1(s_avalid_en283_out),
        .I2(I21),
        .I3(I5),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3 ),
        .I5(I56),
        .O(O39));
LUT6 #(
    .INIT(64'hFFA8FF575700A800)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1__0 
       (.I0(I5),
        .I1(I21),
        .I2(s_avalid_en283_out),
        .I3(I24),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3 ),
        .I5(I25),
        .O(O18));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3 
       (.I0(I25),
        .I1(I56),
        .I2(I22),
        .I3(I23),
        .I4(any_pop),
        .I5(p_2_out),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_5 
       (.I0(O35),
        .I1(I37[9]),
        .I2(I37[11]),
        .I3(O36),
        .I4(I37[10]),
        .I5(O37),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_6 
       (.I0(O32),
        .I1(I37[6]),
        .I2(I37[8]),
        .I3(O33),
        .I4(I37[7]),
        .I5(O34),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7 
       (.I0(O29),
        .I1(I37[3]),
        .I2(I37[5]),
        .I3(O30),
        .I4(I37[4]),
        .I5(O31),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_8 
       (.I0(O26),
        .I1(I37[0]),
        .I2(I37[2]),
        .I3(O27),
        .I4(I37[1]),
        .I5(O28),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_8 ));
CARRY4 \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4 
       (.CI(1'b0),
        .CO({p_2_out,\n_1_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4 ,\n_2_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4 ,\n_3_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_5 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_6 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_8 }));
LUT5 #(
    .INIT(32'hA85757A8)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[56]_i_1__0 
       (.I0(I5),
        .I1(I26),
        .I2(s_avalid_en285_out),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3 ),
        .I4(I27),
        .O(O19));
LUT6 #(
    .INIT(64'hFFA857FF0057A800)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[57]_i_1__0 
       (.I0(I5),
        .I1(I26),
        .I2(s_avalid_en285_out),
        .I3(I27),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3 ),
        .I5(I28),
        .O(O20));
LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_1 
       (.I0(I62),
        .I1(s_avalid_en285_out),
        .I2(I26),
        .I3(I5),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3 ),
        .I5(I57),
        .O(O38));
LUT6 #(
    .INIT(64'hFFA8FF575700A800)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1__0 
       (.I0(I5),
        .I1(I26),
        .I2(s_avalid_en285_out),
        .I3(I29),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3 ),
        .I5(I30),
        .O(O21));
LUT6 #(
    .INIT(64'hFFFE000000000000)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3 
       (.I0(I30),
        .I1(I57),
        .I2(I27),
        .I3(I28),
        .I4(any_pop),
        .I5(p_0_out),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_5 
       (.I0(O35),
        .I1(I36[9]),
        .I2(I36[11]),
        .I3(O36),
        .I4(I36[10]),
        .I5(O37),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_6 
       (.I0(O32),
        .I1(I36[6]),
        .I2(I36[8]),
        .I3(O33),
        .I4(I36[7]),
        .I5(O34),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_7 
       (.I0(O29),
        .I1(I36[3]),
        .I2(I36[5]),
        .I3(O30),
        .I4(I36[4]),
        .I5(O31),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8 
       (.I0(O26),
        .I1(I36[0]),
        .I2(I36[2]),
        .I3(O27),
        .I4(I36[1]),
        .I5(O28),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8 ));
CARRY4 \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4 
       (.CI(1'b0),
        .CO({p_0_out,\n_1_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4 ,\n_2_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4 ,\n_3_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_5 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_6 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_7 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8 }));
LUT1 #(
    .INIT(2'h1)) 
     \gen_no_arbiter.m_mesg_i[11]_i_1 
       (.I0(I1),
        .O(SR));
LUT3 #(
    .INIT(8'h08)) 
     \gen_no_arbiter.s_ready_i[0]_i_1 
       (.I0(m_valid_i0),
        .I1(I1),
        .I2(aa_mi_arvalid),
        .O(O1));
LUT5 #(
    .INIT(32'hFFFFFFFD)) 
     \gen_no_arbiter.s_ready_i[0]_i_13 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(any_pop),
        .O(\n_0_gen_no_arbiter.s_ready_i[0]_i_13 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_no_arbiter.s_ready_i[0]_i_2 
       (.I0(I2),
        .I1(I3),
        .I2(s_avalid_en[1]),
        .I3(I4),
        .I4(\n_0_gen_no_arbiter.s_ready_i[0]_i_7 ),
        .O(m_valid_i0));
LUT5 #(
    .INIT(32'h08000000)) 
     \gen_no_arbiter.s_ready_i[0]_i_7 
       (.I0(s_avalid_en[0]),
        .I1(valid_qual_i0),
        .I2(I5),
        .I3(s_axi_arvalid),
        .I4(\n_0_gen_no_arbiter.s_ready_i[0]_i_13 ),
        .O(\n_0_gen_no_arbiter.s_ready_i[0]_i_7 ));
LUT5 #(
    .INIT(32'hDDDF8888)) 
     \last_rr_hot[0]_i_1 
       (.I0(need_arbitration),
        .I1(next_rr_hot[0]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[1]),
        .I4(\n_0_last_rr_hot_reg[0] ),
        .O(\n_0_last_rr_hot[0]_i_1 ));
LUT5 #(
    .INIT(32'hFF57AA00)) 
     \last_rr_hot[1]_i_1 
       (.I0(need_arbitration),
        .I1(next_rr_hot[0]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[1]),
        .I4(p_3_in),
        .O(\n_0_last_rr_hot[1]_i_1 ));
LUT5 #(
    .INIT(32'hF5F7A0A0)) 
     \last_rr_hot[2]_i_1 
       (.I0(need_arbitration),
        .I1(next_rr_hot[0]),
        .I2(next_rr_hot[2]),
        .I3(next_rr_hot[1]),
        .I4(p_4_in),
        .O(\n_0_last_rr_hot[2]_i_1 ));
LUT5 #(
    .INIT(32'hBBBBBBB8)) 
     \last_rr_hot[2]_i_2 
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid),
        .I2(m_rvalid_qual[1]),
        .I3(m_rvalid_qual[2]),
        .I4(m_rvalid_qual[0]),
        .O(need_arbitration));
LUT6 #(
    .INIT(64'hAAAAAAAA08080A08)) 
     \last_rr_hot[2]_i_3 
       (.I0(m_rvalid_qual[0]),
        .I1(p_3_in),
        .I2(m_rvalid_qual[2]),
        .I3(\n_0_last_rr_hot_reg[0] ),
        .I4(m_rvalid_qual[1]),
        .I5(p_4_in),
        .O(next_rr_hot[0]));
LUT6 #(
    .INIT(64'hAAAAAAAA08080A08)) 
     \last_rr_hot[2]_i_4 
       (.I0(m_rvalid_qual[2]),
        .I1(\n_0_last_rr_hot_reg[0] ),
        .I2(m_rvalid_qual[1]),
        .I3(p_4_in),
        .I4(m_rvalid_qual[0]),
        .I5(p_3_in),
        .O(next_rr_hot[2]));
LUT6 #(
    .INIT(64'hAAAAAAAA08080A08)) 
     \last_rr_hot[2]_i_5 
       (.I0(m_rvalid_qual[1]),
        .I1(p_4_in),
        .I2(m_rvalid_qual[0]),
        .I3(p_3_in),
        .I4(m_rvalid_qual[2]),
        .I5(\n_0_last_rr_hot_reg[0] ),
        .O(next_rr_hot[1]));
FDRE \last_rr_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_last_rr_hot[0]_i_1 ),
        .Q(\n_0_last_rr_hot_reg[0] ),
        .R(SR));
FDRE \last_rr_hot_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_last_rr_hot[1]_i_1 ),
        .Q(p_3_in),
        .R(SR));
FDSE \last_rr_hot_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_last_rr_hot[2]_i_1 ),
        .Q(p_4_in),
        .S(SR));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \m_payload_i[46]_i_1 
       (.I0(O2),
        .I1(s_axi_rready),
        .I2(m_rvalid_qual[0]),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \m_payload_i[46]_i_1__0 
       (.I0(O4),
        .I1(s_axi_rready),
        .I2(m_rvalid_qual[1]),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \m_payload_i[46]_i_1__1 
       (.I0(O3),
        .I1(s_axi_rready),
        .I2(m_rvalid_qual[2]),
        .O(O6));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[0]_INST_0 
       (.I0(I59[3]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[3]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[3]),
        .O(O26));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[10]_INST_0 
       (.I0(I59[13]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[13]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[13]),
        .O(O37));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[11]_INST_0 
       (.I0(I59[14]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[14]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[14]),
        .O(O36));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'h0888)) 
     \s_axi_rid[11]_INST_0_i_1 
       (.I0(m_rvalid_qual[2]),
        .I1(O3),
        .I2(m_rvalid_qual[1]),
        .I3(O4),
        .O(\n_0_s_axi_rid[11]_INST_0_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT4 #(
    .INIT(16'h0777)) 
     \s_axi_rid[11]_INST_0_i_2 
       (.I0(m_rvalid_qual[1]),
        .I1(O4),
        .I2(m_rvalid_qual[2]),
        .I3(O3),
        .O(\n_0_s_axi_rid[11]_INST_0_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'h0888)) 
     \s_axi_rid[11]_INST_0_i_3 
       (.I0(m_rvalid_qual[1]),
        .I1(O4),
        .I2(m_rvalid_qual[2]),
        .I3(O3),
        .O(\n_0_s_axi_rid[11]_INST_0_i_3 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[1]_INST_0 
       (.I0(I59[4]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[4]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[4]),
        .O(O28));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[2]_INST_0 
       (.I0(I59[5]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[5]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[5]),
        .O(O27));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[3]_INST_0 
       (.I0(I59[6]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[6]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[6]),
        .O(O29));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[4]_INST_0 
       (.I0(I59[7]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[7]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[7]),
        .O(O31));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[5]_INST_0 
       (.I0(I59[8]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[8]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[8]),
        .O(O30));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[6]_INST_0 
       (.I0(I59[9]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[9]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[9]),
        .O(O32));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[7]_INST_0 
       (.I0(I59[10]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[10]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[10]),
        .O(O34));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[8]_INST_0 
       (.I0(I59[11]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[11]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[11]),
        .O(O33));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rid[9]_INST_0 
       (.I0(I59[12]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[12]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[12]),
        .O(O35));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rlast[0]_INST_0 
       (.I0(I59[2]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[2]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[2]),
        .O(s_axi_rlast));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rresp[0]_INST_0 
       (.I0(I59[0]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[0]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[0]),
        .O(s_axi_rresp[0]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rresp[1]_INST_0 
       (.I0(I59[1]),
        .I1(\n_0_s_axi_rid[11]_INST_0_i_1 ),
        .I2(\n_0_s_axi_rid[11]_INST_0_i_2 ),
        .I3(I60[1]),
        .I4(\n_0_s_axi_rid[11]_INST_0_i_3 ),
        .I5(I61[1]),
        .O(s_axi_rresp[1]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \s_axi_rvalid[0]_INST_0 
       (.I0(m_rvalid_qual[1]),
        .I1(O4),
        .I2(O3),
        .I3(m_rvalid_qual[2]),
        .I4(O2),
        .I5(m_rvalid_qual[0]),
        .O(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_axi_crossbar" *) 
module zynq_bd_axi_crossbar_v2_1_axi_crossbar
   (S_AXI_ARREADY,
    m_axi_bready,
    O1,
    O2,
    O3,
    m_axi_arvalid,
    m_axi_awvalid,
    Q,
    O4,
    s_axi_rvalid,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    s_axi_bvalid,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    s_axi_wready,
    m_axi_wvalid,
    s_axi_rlast,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_bresp,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_bready,
    m_axi_bvalid,
    m_axi_rvalid,
    s_axi_rready,
    D,
    I1,
    m_axi_awready,
    aclk,
    m_axi_bid,
    m_axi_bresp,
    m_axi_rid,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_arready,
    aresetn,
    s_axi_wvalid,
    s_axi_wlast,
    m_axi_wready);
  output [0:0]S_AXI_ARREADY;
  output [1:0]m_axi_bready;
  output O1;
  output O2;
  output O3;
  output [1:0]m_axi_arvalid;
  output [1:0]m_axi_awvalid;
  output [68:0]Q;
  output [68:0]O4;
  output [0:0]s_axi_rvalid;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output [0:0]s_axi_bvalid;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output [0:0]s_axi_wready;
  output [1:0]m_axi_wvalid;
  output [0:0]s_axi_rlast;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output [1:0]s_axi_bresp;
  input [0:0]s_axi_arvalid;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_bready;
  input [1:0]m_axi_bvalid;
  input [1:0]m_axi_rvalid;
  input [0:0]s_axi_rready;
  input [68:0]D;
  input [68:0]I1;
  input [1:0]m_axi_awready;
  input aclk;
  input [23:0]m_axi_bid;
  input [3:0]m_axi_bresp;
  input [23:0]m_axi_rid;
  input [1:0]m_axi_rlast;
  input [3:0]m_axi_rresp;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_arready;
  input aresetn;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_wlast;
  input [1:0]m_axi_wready;

  wire [68:0]D;
  wire [68:0]I1;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O3;
  wire [68:0]O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [68:0]Q;
  wire [0:0]S_AXI_ARREADY;
  wire aa_mi_arready;
  wire [2:2]aa_mi_artarget_hot;
  wire aa_mi_arvalid;
  wire aa_sa_awvalid;
  wire aclk;
  wire \addr_arbiter_ar/m_valid_i0 ;
  wire \addr_arbiter_aw/m_valid_i0 ;
  wire aresetn;
  wire aresetn_d;
  wire \gen_decerr_slave.decerr_slave_inst/read_cs0 ;
  wire \gen_decerr_slave.decerr_slave_inst/s_axi_rlast_i ;
  wire [1:0]\gen_decerr_slave.decerr_slave_inst/write_cs ;
  wire \gen_decerr_slave.decerr_slave_inst/write_cs0 ;
  wire \gen_decerr_slave.decerr_slave_inst/write_cs06_out ;
  wire \gen_master_slots[1].reg_slice_mi/reset ;
  wire \gen_slave_slots[0].gen_si_write.wdata_router_w/m_avalid ;
  wire \gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1 ;
  wire \gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i1 ;
  wire [1:0]m_axi_arready;
  wire [1:0]m_axi_arvalid;
  wire [1:0]m_axi_awready;
  wire [1:0]m_axi_awvalid;
  wire [23:0]m_axi_bid;
  wire [1:0]m_axi_bready;
  wire [3:0]m_axi_bresp;
  wire [1:0]m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [23:0]m_axi_rid;
  wire [1:0]m_axi_rlast;
  wire [3:0]m_axi_rresp;
  wire [1:0]m_axi_rvalid;
  wire [1:0]m_axi_wready;
  wire [1:0]m_axi_wvalid;
  wire \n_0_gen_axi.read_cs[0]_i_1 ;
  wire \n_0_gen_axi.s_axi_awready_i_i_1 ;
  wire \n_0_gen_axi.s_axi_bvalid_i_i_1 ;
  wire \n_0_gen_axi.s_axi_rlast_i_i_1 ;
  wire \n_0_gen_axi.s_axi_rvalid_i_i_1 ;
  wire \n_0_gen_axi.s_axi_wready_i_i_1 ;
  wire \n_0_gen_no_arbiter.m_valid_i_i_1 ;
  wire \n_0_gen_no_arbiter.m_valid_i_i_1__0 ;
  wire n_0_m_valid_i_i_1__5;
  wire n_0_s_ready_i_i_1__5;
  wire \n_103_gen_samd.crossbar_samd ;
  wire \n_177_gen_samd.crossbar_samd ;
  wire \n_178_gen_samd.crossbar_samd ;
  wire \n_18_gen_samd.crossbar_samd ;
  wire \n_19_gen_samd.crossbar_samd ;
  wire \n_22_gen_samd.crossbar_samd ;
  wire \n_26_gen_samd.crossbar_samd ;
  wire \n_32_gen_samd.crossbar_samd ;
  wire \n_6_gen_samd.crossbar_samd ;
  wire p_0_in20_in;
  wire p_0_in29_in;
  wire p_18_in;
  wire p_20_in;
  wire p_24_out;
  wire p_25_in;
  wire p_46_out;
  wire [0:0]s_axi_arvalid;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire ss_wr_awready;

LUT1 #(
    .INIT(2'h1)) 
     \aresetn_d[1]_i_1 
       (.I0(aresetn),
        .O(\gen_master_slots[1].reg_slice_mi/reset ));
LUT5 #(
    .INIT(32'h74444444)) 
     \gen_axi.read_cs[0]_i_1 
       (.I0(\n_32_gen_samd.crossbar_samd ),
        .I1(\n_6_gen_samd.crossbar_samd ),
        .I2(aa_mi_arvalid),
        .I3(aa_mi_artarget_hot),
        .I4(p_0_in20_in),
        .O(\n_0_gen_axi.read_cs[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFDD3011)) 
     \gen_axi.s_axi_awready_i_i_1 
       (.I0(\gen_decerr_slave.decerr_slave_inst/write_cs06_out ),
        .I1(\gen_decerr_slave.decerr_slave_inst/write_cs [0]),
        .I2(p_24_out),
        .I3(\gen_decerr_slave.decerr_slave_inst/write_cs [1]),
        .I4(p_0_in29_in),
        .O(\n_0_gen_axi.s_axi_awready_i_i_1 ));
LUT5 #(
    .INIT(32'hCFFF0808)) 
     \gen_axi.s_axi_bvalid_i_i_1 
       (.I0(\gen_decerr_slave.decerr_slave_inst/write_cs0 ),
        .I1(\gen_decerr_slave.decerr_slave_inst/write_cs [0]),
        .I2(\gen_decerr_slave.decerr_slave_inst/write_cs [1]),
        .I3(p_24_out),
        .I4(p_25_in),
        .O(\n_0_gen_axi.s_axi_bvalid_i_i_1 ));
LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
     \gen_axi.s_axi_rlast_i_i_1 
       (.I0(aresetn_d),
        .I1(\gen_decerr_slave.decerr_slave_inst/s_axi_rlast_i ),
        .I2(\n_6_gen_samd.crossbar_samd ),
        .I3(\n_103_gen_samd.crossbar_samd ),
        .I4(\n_22_gen_samd.crossbar_samd ),
        .I5(p_20_in),
        .O(\n_0_gen_axi.s_axi_rlast_i_i_1 ));
LUT5 #(
    .INIT(32'h3F002200)) 
     \gen_axi.s_axi_rvalid_i_i_1 
       (.I0(\gen_decerr_slave.decerr_slave_inst/read_cs0 ),
        .I1(\n_6_gen_samd.crossbar_samd ),
        .I2(\n_32_gen_samd.crossbar_samd ),
        .I3(aresetn_d),
        .I4(p_18_in),
        .O(\n_0_gen_axi.s_axi_rvalid_i_i_1 ));
LUT5 #(
    .INIT(32'hFF3F0022)) 
     \gen_axi.s_axi_wready_i_i_1 
       (.I0(\gen_decerr_slave.decerr_slave_inst/write_cs06_out ),
        .I1(\gen_decerr_slave.decerr_slave_inst/write_cs [0]),
        .I2(\gen_decerr_slave.decerr_slave_inst/write_cs0 ),
        .I3(\gen_decerr_slave.decerr_slave_inst/write_cs [1]),
        .I4(p_46_out),
        .O(\n_0_gen_axi.s_axi_wready_i_i_1 ));
LUT3 #(
    .INIT(8'h74)) 
     \gen_no_arbiter.m_valid_i_i_1 
       (.I0(\n_26_gen_samd.crossbar_samd ),
        .I1(aa_sa_awvalid),
        .I2(\addr_arbiter_aw/m_valid_i0 ),
        .O(\n_0_gen_no_arbiter.m_valid_i_i_1 ));
LUT3 #(
    .INIT(8'h74)) 
     \gen_no_arbiter.m_valid_i_i_1__0 
       (.I0(aa_mi_arready),
        .I1(aa_mi_arvalid),
        .I2(\addr_arbiter_ar/m_valid_i0 ),
        .O(\n_0_gen_no_arbiter.m_valid_i_i_1__0 ));
zynq_bd_axi_crossbar_v2_1_crossbar \gen_samd.crossbar_samd 
       (.D(D),
        .I1(\n_0_gen_axi.s_axi_awready_i_i_1 ),
        .I10(\n_0_gen_no_arbiter.m_valid_i_i_1__0 ),
        .I11(I1),
        .I2(\n_0_gen_axi.s_axi_wready_i_i_1 ),
        .I3(\n_0_gen_axi.s_axi_bvalid_i_i_1 ),
        .I4(\n_0_gen_axi.read_cs[0]_i_1 ),
        .I5(\n_0_gen_axi.s_axi_rlast_i_i_1 ),
        .I6(\n_0_gen_axi.s_axi_rvalid_i_i_1 ),
        .I7(n_0_s_ready_i_i_1__5),
        .I8(n_0_m_valid_i_i_1__5),
        .I9(\n_0_gen_no_arbiter.m_valid_i_i_1 ),
        .O1(S_AXI_ARREADY),
        .O10(\n_32_gen_samd.crossbar_samd ),
        .O11(\n_103_gen_samd.crossbar_samd ),
        .O12(O4),
        .O13(\n_177_gen_samd.crossbar_samd ),
        .O14(\n_178_gen_samd.crossbar_samd ),
        .O15(O5),
        .O16(O6),
        .O17(O7),
        .O18(O8),
        .O19(O9),
        .O2(\n_6_gen_samd.crossbar_samd ),
        .O20(O10),
        .O21(O11),
        .O22(O12),
        .O23(O13),
        .O24(O14),
        .O25(O15),
        .O26(O16),
        .O27(O17),
        .O28(O18),
        .O29(O19),
        .O3(O1),
        .O30(O20),
        .O31(O21),
        .O32(O22),
        .O33(O23),
        .O34(O24),
        .O35(O25),
        .O36(O26),
        .O37(O27),
        .O38(O28),
        .O4(O2),
        .O5(\n_19_gen_samd.crossbar_samd ),
        .O6(aa_mi_artarget_hot),
        .O7(\n_22_gen_samd.crossbar_samd ),
        .O8(\n_26_gen_samd.crossbar_samd ),
        .O9(O3),
        .Q(Q),
        .SR(\gen_master_slots[1].reg_slice_mi/reset ),
        .aa_mi_arready(aa_mi_arready),
        .aa_mi_arvalid(aa_mi_arvalid),
        .aa_sa_awvalid(aa_sa_awvalid),
        .aclk(aclk),
        .areset_d1(\gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1 ),
        .aresetn(aresetn),
        .aresetn_d(aresetn_d),
        .m_avalid(\gen_slave_slots[0].gen_si_write.wdata_router_w/m_avalid ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_valid_i0(\addr_arbiter_ar/m_valid_i0 ),
        .m_valid_i0_0(\addr_arbiter_aw/m_valid_i0 ),
        .out(\n_18_gen_samd.crossbar_samd ),
        .p_0_in20_in(p_0_in20_in),
        .p_0_in29_in(p_0_in29_in),
        .p_18_in(p_18_in),
        .p_20_in(p_20_in),
        .p_24_out(p_24_out),
        .p_25_in(p_25_in),
        .p_46_out(p_46_out),
        .read_cs0(\gen_decerr_slave.decerr_slave_inst/read_cs0 ),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rlast_i(\gen_decerr_slave.decerr_slave_inst/s_axi_rlast_i ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i1(\gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i1 ),
        .ss_wr_awready(ss_wr_awready),
        .write_cs(\gen_decerr_slave.decerr_slave_inst/write_cs ),
        .write_cs0(\gen_decerr_slave.decerr_slave_inst/write_cs0 ),
        .write_cs06_out(\gen_decerr_slave.decerr_slave_inst/write_cs06_out ));
LUT5 #(
    .INIT(32'h0000BA8A)) 
     m_valid_i_i_1__5
       (.I0(\gen_slave_slots[0].gen_si_write.wdata_router_w/m_avalid ),
        .I1(\n_18_gen_samd.crossbar_samd ),
        .I2(\n_177_gen_samd.crossbar_samd ),
        .I3(\n_178_gen_samd.crossbar_samd ),
        .I4(\gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1 ),
        .O(n_0_m_valid_i_i_1__5));
LUT5 #(
    .INIT(32'h8C8C8C88)) 
     s_ready_i_i_1__5
       (.I0(\gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1 ),
        .I1(aresetn_d),
        .I2(\gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i1 ),
        .I3(\n_19_gen_samd.crossbar_samd ),
        .I4(ss_wr_awready),
        .O(n_0_s_ready_i_i_1__5));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_crossbar" *) 
module zynq_bd_axi_crossbar_v2_1_crossbar
   (areset_d1,
    aresetn_d,
    O1,
    p_0_in29_in,
    p_46_out,
    p_25_in,
    O2,
    p_20_in,
    p_18_in,
    ss_wr_awready,
    m_avalid,
    m_axi_bready,
    O3,
    O4,
    p_24_out,
    aa_sa_awvalid,
    aa_mi_arvalid,
    out,
    O5,
    p_0_in20_in,
    O6,
    O7,
    read_cs0,
    m_valid_i0,
    m_valid_i0_0,
    O8,
    O9,
    m_axi_arvalid,
    m_axi_awvalid,
    O10,
    s_axi_rlast_i,
    Q,
    O11,
    write_cs0,
    write_cs,
    write_cs06_out,
    O12,
    O13,
    O14,
    s_ready_i1,
    s_axi_rvalid,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    s_axi_bvalid,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    s_axi_wready,
    m_axi_wvalid,
    s_axi_rlast,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_bresp,
    aa_mi_arready,
    aclk,
    aresetn,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_bready,
    m_axi_bvalid,
    m_axi_rvalid,
    s_axi_rready,
    D,
    I11,
    m_axi_awready,
    SR,
    m_axi_bid,
    m_axi_bresp,
    m_axi_rid,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_arready,
    s_axi_wvalid,
    s_axi_wlast,
    m_axi_wready);
  output areset_d1;
  output aresetn_d;
  output O1;
  output p_0_in29_in;
  output p_46_out;
  output p_25_in;
  output O2;
  output p_20_in;
  output p_18_in;
  output ss_wr_awready;
  output m_avalid;
  output [1:0]m_axi_bready;
  output O3;
  output O4;
  output p_24_out;
  output aa_sa_awvalid;
  output aa_mi_arvalid;
  output [0:0]out;
  output O5;
  output p_0_in20_in;
  output [0:0]O6;
  output O7;
  output read_cs0;
  output m_valid_i0;
  output m_valid_i0_0;
  output O8;
  output O9;
  output [1:0]m_axi_arvalid;
  output [1:0]m_axi_awvalid;
  output O10;
  output s_axi_rlast_i;
  output [68:0]Q;
  output O11;
  output write_cs0;
  output [1:0]write_cs;
  output write_cs06_out;
  output [68:0]O12;
  output O13;
  output O14;
  output s_ready_i1;
  output [0:0]s_axi_rvalid;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output [0:0]s_axi_bvalid;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output [0:0]s_axi_wready;
  output [1:0]m_axi_wvalid;
  output [0:0]s_axi_rlast;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output [1:0]s_axi_bresp;
  output aa_mi_arready;
  input aclk;
  input aresetn;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input [0:0]s_axi_arvalid;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_bready;
  input [1:0]m_axi_bvalid;
  input [1:0]m_axi_rvalid;
  input [0:0]s_axi_rready;
  input [68:0]D;
  input [68:0]I11;
  input [1:0]m_axi_awready;
  input [0:0]SR;
  input [23:0]m_axi_bid;
  input [3:0]m_axi_bresp;
  input [23:0]m_axi_rid;
  input [1:0]m_axi_rlast;
  input [3:0]m_axi_rresp;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_arready;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_wlast;
  input [1:0]m_axi_wready;

  wire [68:0]D;
  wire I1;
  wire I10;
  wire [68:0]I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire [68:0]O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire O8;
  wire O9;
  wire [68:0]Q;
  wire [0:0]SR;
  wire aa_mi_arready;
  wire aa_mi_arvalid;
  wire [1:0]aa_mi_awtarget_hot;
  wire aa_sa_awvalid;
  wire aclk;
  wire areset_d1;
  wire aresetn;
  wire aresetn_d;
  wire [0:0]\gen_addr_decoder.addr_decoder_inst/TARGET_HOT_I ;
  wire [0:0]\gen_addr_decoder.addr_decoder_inst/TARGET_HOT_I_1 ;
  wire [2:0]\gen_multi_thread.arbiter_resp_inst/chosen ;
  wire [2:0]\gen_multi_thread.arbiter_resp_inst/chosen_4 ;
  wire m_avalid;
  wire [1:0]m_axi_arready;
  wire [1:0]m_axi_arvalid;
  wire [1:0]m_axi_awready;
  wire [1:0]m_axi_awvalid;
  wire [23:0]m_axi_bid;
  wire [1:0]m_axi_bready;
  wire [3:0]m_axi_bresp;
  wire [1:0]m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [23:0]m_axi_rid;
  wire [1:0]m_axi_rlast;
  wire [3:0]m_axi_rresp;
  wire [1:0]m_axi_rvalid;
  wire [1:0]m_axi_wready;
  wire [1:0]m_axi_wvalid;
  wire [1:0]m_ready_d;
  wire [1:0]m_ready_d_7;
  wire [2:0]m_rvalid_qual;
  wire [2:0]m_rvalid_qual_3;
  wire m_valid_i0;
  wire m_valid_i0_0;
  wire match;
  wire match_0;
  wire [0:0]mi_armaxissuing;
  wire mi_armaxissuing2;
  wire mi_armaxissuing279_out;
  wire mi_armaxissuing283_out;
  wire mi_awready_mux;
  wire \n_0_gen_master_slots[0].r_issuing_cnt_reg[0] ;
  wire \n_0_gen_master_slots[0].r_issuing_cnt_reg[1] ;
  wire \n_0_gen_master_slots[0].w_issuing_cnt_reg[0] ;
  wire \n_0_gen_master_slots[0].w_issuing_cnt_reg[1] ;
  wire \n_0_gen_master_slots[1].r_issuing_cnt_reg[8] ;
  wire \n_0_gen_master_slots[1].r_issuing_cnt_reg[9] ;
  wire \n_0_gen_master_slots[1].w_issuing_cnt_reg[8] ;
  wire \n_0_gen_master_slots[1].w_issuing_cnt_reg[9] ;
  wire \n_0_gen_slave_slots[0].gen_si_read.si_transactor_ar ;
  wire \n_0_gen_slave_slots[0].gen_si_write.si_transactor_aw ;
  wire \n_0_gen_slave_slots[0].gen_si_write.splitter_aw_si ;
  wire n_10_addr_arbiter_ar;
  wire n_10_addr_arbiter_aw;
  wire n_11_addr_arbiter_ar;
  wire n_11_addr_arbiter_aw;
  wire \n_12_gen_slave_slots[0].gen_si_write.splitter_aw_si ;
  wire n_13_addr_arbiter_aw;
  wire n_14_addr_arbiter_aw;
  wire \n_16_gen_slave_slots[0].gen_si_write.si_transactor_aw ;
  wire n_17_addr_arbiter_aw;
  wire \n_17_gen_slave_slots[0].gen_si_write.si_transactor_aw ;
  wire n_18_addr_arbiter_aw;
  wire n_19_addr_arbiter_aw;
  wire \n_1_gen_slave_slots[0].gen_si_write.si_transactor_aw ;
  wire n_20_addr_arbiter_aw;
  wire n_21_addr_arbiter_aw;
  wire n_2_addr_arbiter_aw;
  wire \n_2_gen_slave_slots[0].gen_si_read.si_transactor_ar ;
  wire \n_2_gen_slave_slots[0].gen_si_write.si_transactor_aw ;
  wire n_3_addr_arbiter_ar;
  wire \n_3_gen_slave_slots[0].gen_si_write.si_transactor_aw ;
  wire \n_3_gen_slave_slots[0].gen_si_write.splitter_aw_si ;
  wire n_4_addr_arbiter_ar;
  wire \n_4_gen_master_slots[0].reg_slice_mi ;
  wire \n_4_gen_master_slots[1].reg_slice_mi ;
  wire \n_4_gen_master_slots[2].reg_slice_mi ;
  wire \n_4_gen_slave_slots[0].gen_si_write.si_transactor_aw ;
  wire n_5_addr_arbiter_ar;
  wire \n_5_gen_master_slots[0].reg_slice_mi ;
  wire \n_5_gen_master_slots[1].reg_slice_mi ;
  wire \n_5_gen_slave_slots[0].gen_si_write.si_transactor_aw ;
  wire \n_5_gen_slave_slots[0].gen_si_write.splitter_aw_si ;
  wire \n_6_gen_slave_slots[0].gen_si_read.si_transactor_ar ;
  wire \n_6_gen_slave_slots[0].gen_si_write.si_transactor_aw ;
  wire n_7_addr_arbiter_ar;
  wire \n_7_gen_master_slots[1].reg_slice_mi ;
  wire \n_7_gen_slave_slots[0].gen_si_read.si_transactor_ar ;
  wire \n_7_gen_slave_slots[0].gen_si_write.si_transactor_aw ;
  wire n_82_addr_arbiter_ar;
  wire n_83_addr_arbiter_ar;
  wire n_84_addr_arbiter_ar;
  wire n_86_addr_arbiter_ar;
  wire n_88_addr_arbiter_ar;
  wire n_89_addr_arbiter_ar;
  wire \n_8_gen_slave_slots[0].gen_si_read.si_transactor_ar ;
  wire \n_8_gen_slave_slots[0].gen_si_write.si_transactor_aw ;
  wire n_90_addr_arbiter_ar;
  wire n_91_addr_arbiter_ar;
  wire n_9_addr_arbiter_aw;
  wire \n_9_gen_slave_slots[0].gen_si_read.si_transactor_ar ;
  wire [0:0]out;
  wire p_0_in100_in;
  wire p_0_in20_in;
  wire p_0_in29_in;
  wire p_17_in;
  wire p_17_out;
  wire p_17_out_5;
  wire p_18_in;
  wire p_20_in;
  wire [11:0]p_23_in;
  wire p_24_out;
  wire p_25_in;
  wire p_26_out;
  wire [11:0]p_28_in;
  wire p_2_in74_in;
  wire p_2_in77_in;
  wire p_2_in81_in;
  wire p_35_out;
  wire [1:0]p_37_out;
  wire [11:0]p_39_out;
  wire [11:0]p_43_out;
  wire p_44_out;
  wire p_46_out;
  wire p_53_out;
  wire [1:0]p_57_out;
  wire [11:0]p_59_out;
  wire [1:0]p_62_out;
  wire p_62_out_6;
  wire [11:0]p_63_out;
  wire p_70_out;
  wire [1:0]p_77_out;
  wire [31:0]p_78_out;
  wire [11:0]p_79_out;
  wire [1:0]p_82_out;
  wire [11:0]p_83_out;
  wire read_cs0;
  wire reset;
  wire s_avalid_en2;
  wire s_avalid_en273_out;
  wire s_avalid_en275_out;
  wire s_avalid_en277_out;
  wire s_avalid_en279_out;
  wire s_avalid_en281_out;
  wire s_avalid_en283_out;
  wire s_avalid_en285_out;
  wire [0:0]s_axi_arvalid;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rlast;
  wire s_axi_rlast_i;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i1;
  wire sa_wm_awready_mux;
  wire [2:2]sa_wm_awready_mux0;
  wire ss_aa_awready;
  wire ss_wr_awready;
  wire [1:1]st_aa_awtarget_enc;
  wire target_mi_enc;
  wire target_mi_enc_2;
  wire valid_qual_i0;
  wire [1:0]write_cs;
  wire write_cs0;
  wire write_cs06_out;

zynq_bd_axi_crossbar_v2_1_addr_arbiter addr_arbiter_ar
       (.D(D),
        .I1(\n_0_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .I10(I10),
        .I11(\n_0_gen_master_slots[0].r_issuing_cnt_reg[1] ),
        .I2(\n_9_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .I3(\n_8_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .I4(aresetn_d),
        .I5(m_valid_i0),
        .I6(p_0_in20_in),
        .I7(\n_0_gen_master_slots[1].r_issuing_cnt_reg[8] ),
        .I8(\n_0_gen_master_slots[1].r_issuing_cnt_reg[9] ),
        .I9(\n_0_gen_master_slots[0].r_issuing_cnt_reg[0] ),
        .O1(O1),
        .O10(n_83_addr_arbiter_ar),
        .O11(n_84_addr_arbiter_ar),
        .O12(n_86_addr_arbiter_ar),
        .O13(O6),
        .O14(n_88_addr_arbiter_ar),
        .O15(n_89_addr_arbiter_ar),
        .O16(n_90_addr_arbiter_ar),
        .O17(n_91_addr_arbiter_ar),
        .O2(aa_mi_arvalid),
        .O3(n_3_addr_arbiter_ar),
        .O4(n_4_addr_arbiter_ar),
        .O5(n_5_addr_arbiter_ar),
        .O6(n_7_addr_arbiter_ar),
        .O7(n_10_addr_arbiter_ar),
        .O8(n_11_addr_arbiter_ar),
        .O9(n_82_addr_arbiter_ar),
        .Q(Q),
        .SR(reset),
        .TARGET_HOT_I(\gen_addr_decoder.addr_decoder_inst/TARGET_HOT_I ),
        .aa_mi_arready(aa_mi_arready),
        .aclk(aclk),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .match(match),
        .mi_armaxissuing2(mi_armaxissuing2),
        .mi_armaxissuing279_out(mi_armaxissuing279_out),
        .mi_armaxissuing283_out(mi_armaxissuing283_out),
        .p_17_in(p_17_in),
        .read_cs0(read_cs0),
        .s_axi_rlast_i(s_axi_rlast_i),
        .target_mi_enc(target_mi_enc));
zynq_bd_axi_crossbar_v2_1_addr_arbiter_66 addr_arbiter_aw
       (.I1(\n_8_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .I11(I11),
        .I2(aresetn_d),
        .I3(p_0_in29_in),
        .I4(m_valid_i0_0),
        .I9(I9),
        .O1(aa_sa_awvalid),
        .O10(n_18_addr_arbiter_aw),
        .O11(n_19_addr_arbiter_aw),
        .O12(n_20_addr_arbiter_aw),
        .O13(n_21_addr_arbiter_aw),
        .O14(O12),
        .O2(n_2_addr_arbiter_aw),
        .O3(n_9_addr_arbiter_aw),
        .O4(n_10_addr_arbiter_aw),
        .O5(n_11_addr_arbiter_aw),
        .O6(n_13_addr_arbiter_aw),
        .O7(n_14_addr_arbiter_aw),
        .O8(O8),
        .O9(n_17_addr_arbiter_aw),
        .SR(reset),
        .TARGET_HOT_I(\gen_addr_decoder.addr_decoder_inst/TARGET_HOT_I_1 ),
        .aa_mi_awtarget_hot(aa_mi_awtarget_hot),
        .aclk(aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_ready_d(m_ready_d_7),
        .match(match_0),
        .mi_awready_mux(mi_awready_mux),
        .sa_wm_awready_mux(sa_wm_awready_mux),
        .sa_wm_awready_mux0(sa_wm_awready_mux0),
        .ss_aa_awready(ss_aa_awready),
        .target_mi_enc(target_mi_enc_2),
        .write_cs06_out(write_cs06_out));
FDRE #(
    .INIT(1'b0)) 
     aresetn_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(aresetn_d),
        .R(1'b0));
zynq_bd_axi_crossbar_v2_1_decerr_slave \gen_decerr_slave.decerr_slave_inst 
       (.I1(I1),
        .I10(aa_sa_awvalid),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(O6),
        .I8(aa_mi_arvalid),
        .I9(aresetn_d),
        .O1(O2),
        .O10(O10),
        .O11(O11),
        .O12(O12[11:0]),
        .O2(p_0_in20_in),
        .O3(write_cs[0]),
        .O4(write_cs[1]),
        .O5(p_28_in),
        .O6(p_23_in),
        .O7(O7),
        .Q({Q[51:44],Q[11:0]}),
        .SR(reset),
        .aclk(aclk),
        .m_ready_d(m_ready_d_7[1]),
        .p_0_in29_in(p_0_in29_in),
        .p_17_out(p_17_out),
        .p_18_in(p_18_in),
        .p_20_in(p_20_in),
        .p_24_out(p_24_out),
        .p_25_in(p_25_in),
        .p_46_out(p_46_out),
        .read_cs0(read_cs0),
        .sa_wm_awready_mux0(sa_wm_awready_mux0),
        .write_cs0(write_cs0),
        .write_cs06_out(write_cs06_out));
FDRE \gen_master_slots[0].r_issuing_cnt_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(n_91_addr_arbiter_ar),
        .Q(\n_0_gen_master_slots[0].r_issuing_cnt_reg[0] ),
        .R(reset));
FDRE \gen_master_slots[0].r_issuing_cnt_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(n_90_addr_arbiter_ar),
        .Q(\n_0_gen_master_slots[0].r_issuing_cnt_reg[1] ),
        .R(reset));
zynq_bd_axi_register_slice_v2_1_axi_register_slice__parameterized1 \gen_master_slots[0].reg_slice_mi 
       (.D({m_axi_bid[11:0],m_axi_bresp[1:0]}),
        .E(\n_2_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .I1(\n_0_gen_master_slots[0].w_issuing_cnt_reg[0] ),
        .I2(\n_0_gen_master_slots[0].w_issuing_cnt_reg[1] ),
        .I3(n_14_addr_arbiter_aw),
        .I4(\n_0_gen_master_slots[0].r_issuing_cnt_reg[1] ),
        .I5(\n_0_gen_master_slots[0].r_issuing_cnt_reg[0] ),
        .O1(O3),
        .O2(\n_4_gen_master_slots[0].reg_slice_mi ),
        .O3(\n_5_gen_master_slots[0].reg_slice_mi ),
        .O4({p_83_out,p_82_out}),
        .Q({p_79_out,p_2_in74_in,p_77_out,p_78_out}),
        .SR(SR),
        .aclk(aclk),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen_4 [0]),
        .chosen_1(\gen_multi_thread.arbiter_resp_inst/chosen [0]),
        .m_axi_bready(m_axi_bready[0]),
        .m_axi_bvalid(m_axi_bvalid[0]),
        .m_axi_rdata(m_axi_rdata[31:0]),
        .m_axi_rid(m_axi_rid[11:0]),
        .m_axi_rlast(m_axi_rlast[0]),
        .m_axi_rresp(m_axi_rresp[1:0]),
        .m_axi_rvalid(m_axi_rvalid[0]),
        .m_rvalid_qual(m_rvalid_qual_3[0]),
        .m_rvalid_qual_0(m_rvalid_qual[0]),
        .mi_armaxissuing(mi_armaxissuing),
        .mi_armaxissuing2(mi_armaxissuing2),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready));
FDRE \gen_master_slots[0].w_issuing_cnt_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_5_gen_master_slots[0].reg_slice_mi ),
        .Q(\n_0_gen_master_slots[0].w_issuing_cnt_reg[0] ),
        .R(reset));
FDRE \gen_master_slots[0].w_issuing_cnt_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_4_gen_master_slots[0].reg_slice_mi ),
        .Q(\n_0_gen_master_slots[0].w_issuing_cnt_reg[1] ),
        .R(reset));
FDRE \gen_master_slots[1].r_issuing_cnt_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(n_89_addr_arbiter_ar),
        .Q(\n_0_gen_master_slots[1].r_issuing_cnt_reg[8] ),
        .R(reset));
FDRE \gen_master_slots[1].r_issuing_cnt_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(n_88_addr_arbiter_ar),
        .Q(\n_0_gen_master_slots[1].r_issuing_cnt_reg[9] ),
        .R(reset));
zynq_bd_axi_register_slice_v2_1_axi_register_slice__parameterized1_67 \gen_master_slots[1].reg_slice_mi 
       (.D({m_axi_bid[23:12],m_axi_bresp[3:2]}),
        .E(\n_6_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .I1(\n_0_gen_master_slots[1].w_issuing_cnt_reg[8] ),
        .I2(\n_0_gen_master_slots[1].w_issuing_cnt_reg[9] ),
        .I3(n_18_addr_arbiter_aw),
        .I4(mi_armaxissuing),
        .I5({p_2_in74_in,p_78_out}),
        .I6(m_rvalid_qual[2]),
        .I7(\n_0_gen_master_slots[1].r_issuing_cnt_reg[9] ),
        .I8(\n_0_gen_master_slots[1].r_issuing_cnt_reg[8] ),
        .O1(O4),
        .O2(\n_4_gen_master_slots[1].reg_slice_mi ),
        .O3(\n_5_gen_master_slots[1].reg_slice_mi ),
        .O4(\n_7_gen_master_slots[1].reg_slice_mi ),
        .O5({p_63_out,p_62_out}),
        .Q({p_59_out,p_2_in77_in,p_57_out}),
        .SR(SR),
        .TARGET_HOT_I(\gen_addr_decoder.addr_decoder_inst/TARGET_HOT_I ),
        .aclk(aclk),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen_4 [1]),
        .chosen_1(\gen_multi_thread.arbiter_resp_inst/chosen [2:1]),
        .m_axi_bready(m_axi_bready[1]),
        .m_axi_bvalid(m_axi_bvalid[1]),
        .m_axi_rdata(m_axi_rdata[63:32]),
        .m_axi_rid(m_axi_rid[23:12]),
        .m_axi_rlast(m_axi_rlast[1]),
        .m_axi_rresp(m_axi_rresp[3:2]),
        .m_axi_rvalid(m_axi_rvalid[1]),
        .m_rvalid_qual(m_rvalid_qual_3[1]),
        .m_rvalid_qual_0(m_rvalid_qual[1]),
        .mi_armaxissuing279_out(mi_armaxissuing279_out),
        .mi_armaxissuing283_out(mi_armaxissuing283_out),
        .p_17_in(p_17_in),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .target_mi_enc(target_mi_enc),
        .valid_qual_i0(valid_qual_i0));
FDRE \gen_master_slots[1].w_issuing_cnt_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_5_gen_master_slots[1].reg_slice_mi ),
        .Q(\n_0_gen_master_slots[1].w_issuing_cnt_reg[8] ),
        .R(reset));
FDRE \gen_master_slots[1].w_issuing_cnt_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_4_gen_master_slots[1].reg_slice_mi ),
        .Q(\n_0_gen_master_slots[1].w_issuing_cnt_reg[9] ),
        .R(reset));
FDRE \gen_master_slots[2].r_issuing_cnt_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(n_86_addr_arbiter_ar),
        .Q(p_17_in),
        .R(reset));
zynq_bd_axi_register_slice_v2_1_axi_register_slice__parameterized1_68 \gen_master_slots[2].reg_slice_mi 
       (.D(p_28_in),
        .E(\n_7_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .I1(n_17_addr_arbiter_aw),
        .I6(m_rvalid_qual[2]),
        .O1(\n_4_gen_master_slots[2].reg_slice_mi ),
        .O2(p_43_out),
        .O6(p_23_in),
        .Q({p_39_out,p_2_in81_in,p_37_out}),
        .SR(SR),
        .aclk(aclk),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen_4 [2]),
        .chosen_0(\gen_multi_thread.arbiter_resp_inst/chosen [2]),
        .m_rvalid_qual(m_rvalid_qual_3[2]),
        .mi_armaxissuing283_out(mi_armaxissuing283_out),
        .p_0_in100_in(p_0_in100_in),
        .p_17_out(p_17_out),
        .p_18_in(p_18_in),
        .p_20_in(p_20_in),
        .p_24_out(p_24_out),
        .p_25_in(p_25_in),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready));
FDRE \gen_master_slots[2].w_issuing_cnt_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_4_gen_master_slots[2].reg_slice_mi ),
        .Q(p_0_in100_in),
        .R(reset));
zynq_bd_axi_crossbar_v2_1_si_transactor \gen_slave_slots[0].gen_si_read.si_transactor_ar 
       (.D(D[11:0]),
        .E(\n_2_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .I1(aresetn_d),
        .I10(n_4_addr_arbiter_ar),
        .I11(n_5_addr_arbiter_ar),
        .I12(\n_7_gen_master_slots[1].reg_slice_mi ),
        .I13({p_79_out,p_2_in74_in,p_77_out}),
        .I14({p_59_out,p_2_in77_in,p_57_out}),
        .I2(n_84_addr_arbiter_ar),
        .I3(O1),
        .I4(n_11_addr_arbiter_ar),
        .I5(n_10_addr_arbiter_ar),
        .I6(n_3_addr_arbiter_ar),
        .I7(n_7_addr_arbiter_ar),
        .I8(n_82_addr_arbiter_ar),
        .I9(n_83_addr_arbiter_ar),
        .O1(\n_0_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .O10(O19),
        .O11(O20),
        .O12(O21),
        .O13(O22),
        .O14(O23),
        .O15(O24),
        .O16(O25),
        .O17(O26),
        .O2(\n_6_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .O3(\n_7_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .O4(\n_8_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .O5(\n_9_gen_slave_slots[0].gen_si_read.si_transactor_ar ),
        .O6(O15),
        .O7(O16),
        .O8(O17),
        .O9(O18),
        .Q({p_39_out,p_2_in81_in,p_37_out}),
        .SR(reset),
        .aa_mi_arvalid(aa_mi_arvalid),
        .aclk(aclk),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen ),
        .m_rvalid_qual(m_rvalid_qual),
        .m_valid_i0(m_valid_i0),
        .match(match),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .valid_qual_i0(valid_qual_i0));
zynq_bd_axi_crossbar_v2_1_si_transactor__parameterized0 \gen_slave_slots[0].gen_si_write.si_transactor_aw 
       (.D(st_aa_awtarget_enc),
        .I1(aresetn_d),
        .I10(n_20_addr_arbiter_aw),
        .I11(I11[11:0]),
        .I12(n_10_addr_arbiter_aw),
        .I13(n_11_addr_arbiter_aw),
        .I14({p_83_out,p_82_out}),
        .I15({p_63_out,p_62_out}),
        .I16(p_43_out),
        .I17(\n_0_gen_master_slots[0].w_issuing_cnt_reg[1] ),
        .I18(\n_0_gen_master_slots[0].w_issuing_cnt_reg[0] ),
        .I19(\n_0_gen_master_slots[1].w_issuing_cnt_reg[9] ),
        .I2(aa_sa_awvalid),
        .I20(\n_0_gen_master_slots[1].w_issuing_cnt_reg[8] ),
        .I21(\n_12_gen_slave_slots[0].gen_si_write.splitter_aw_si ),
        .I3(n_21_addr_arbiter_aw),
        .I4(O9),
        .I5(\n_0_gen_slave_slots[0].gen_si_write.splitter_aw_si ),
        .I6(\n_3_gen_slave_slots[0].gen_si_write.splitter_aw_si ),
        .I7(n_9_addr_arbiter_aw),
        .I8(n_13_addr_arbiter_aw),
        .I9(n_19_addr_arbiter_aw),
        .O1(\n_0_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .O10(\n_16_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .O11(\n_17_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .O12(O27),
        .O13(O28),
        .O14(O29),
        .O15(O30),
        .O16(O31),
        .O17(O32),
        .O18(O33),
        .O19(O34),
        .O2(\n_1_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .O20(O35),
        .O21(O36),
        .O22(O37),
        .O23(O38),
        .O3(\n_2_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .O4(\n_3_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .O5(\n_4_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .O6(\n_5_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .O7(\n_6_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .O8(\n_7_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .O9(\n_8_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .SR(reset),
        .TARGET_HOT_I(\gen_addr_decoder.addr_decoder_inst/TARGET_HOT_I_1 ),
        .aclk(aclk),
        .chosen(\gen_multi_thread.arbiter_resp_inst/chosen_4 ),
        .m_ready_d(m_ready_d[0]),
        .m_rvalid_qual(m_rvalid_qual_3),
        .m_valid_i0_0(m_valid_i0_0),
        .match(match_0),
        .p_0_in100_in(p_0_in100_in),
        .p_17_out(p_17_out_5),
        .p_26_out(p_26_out),
        .p_35_out(p_35_out),
        .p_44_out(p_44_out),
        .p_53_out(p_53_out),
        .p_62_out(p_62_out_6),
        .p_70_out(p_70_out),
        .s_avalid_en2(s_avalid_en2),
        .s_avalid_en273_out(s_avalid_en273_out),
        .s_avalid_en275_out(s_avalid_en275_out),
        .s_avalid_en277_out(s_avalid_en277_out),
        .s_avalid_en279_out(s_avalid_en279_out),
        .s_avalid_en281_out(s_avalid_en281_out),
        .s_avalid_en283_out(s_avalid_en283_out),
        .s_avalid_en285_out(s_avalid_en285_out),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .ss_aa_awready(ss_aa_awready),
        .target_mi_enc(target_mi_enc_2));
zynq_bd_axi_crossbar_v2_1_splitter \gen_slave_slots[0].gen_si_write.splitter_aw_si 
       (.I1(ss_wr_awready),
        .I10(\n_6_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .I11(\n_7_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .I12(aresetn_d),
        .I2(\n_16_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .I3(\n_17_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .I4(\n_0_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .I5(\n_1_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .I6(\n_2_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .I7(\n_3_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .I8(\n_4_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .I9(\n_5_gen_slave_slots[0].gen_si_write.si_transactor_aw ),
        .O1(\n_0_gen_slave_slots[0].gen_si_write.splitter_aw_si ),
        .O2(\n_3_gen_slave_slots[0].gen_si_write.splitter_aw_si ),
        .O3(\n_5_gen_slave_slots[0].gen_si_write.splitter_aw_si ),
        .O4(\n_12_gen_slave_slots[0].gen_si_write.splitter_aw_si ),
        .O9(O9),
        .aclk(aclk),
        .m_ready_d(m_ready_d),
        .p_17_out(p_17_out_5),
        .p_26_out(p_26_out),
        .p_35_out(p_35_out),
        .p_44_out(p_44_out),
        .p_53_out(p_53_out),
        .p_62_out(p_62_out_6),
        .p_70_out(p_70_out),
        .s_avalid_en2(s_avalid_en2),
        .s_avalid_en273_out(s_avalid_en273_out),
        .s_avalid_en275_out(s_avalid_en275_out),
        .s_avalid_en277_out(s_avalid_en277_out),
        .s_avalid_en279_out(s_avalid_en279_out),
        .s_avalid_en281_out(s_avalid_en281_out),
        .s_avalid_en283_out(s_avalid_en283_out),
        .s_avalid_en285_out(s_avalid_en285_out),
        .s_axi_awvalid(s_axi_awvalid),
        .ss_aa_awready(ss_aa_awready));
zynq_bd_axi_crossbar_v2_1_wdata_router \gen_slave_slots[0].gen_si_write.wdata_router_w 
       (.D(st_aa_awtarget_enc),
        .I1(n_21_addr_arbiter_aw),
        .I2(\n_5_gen_slave_slots[0].gen_si_write.splitter_aw_si ),
        .I7(I7),
        .I8(I8),
        .O1(areset_d1),
        .O13(O13),
        .O14(O14),
        .O2(m_avalid),
        .O3(O5),
        .SR(reset),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_ready_d(m_ready_d[1]),
        .match(match_0),
        .out(out),
        .p_46_out(p_46_out),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i1(s_ready_i1),
        .ss_wr_awready(ss_wr_awready),
        .write_cs0(write_cs0));
zynq_bd_axi_crossbar_v2_1_splitter_69 splitter_aw_mi
       (.I1(aa_sa_awvalid),
        .I2(aresetn_d),
        .I3(n_2_addr_arbiter_aw),
        .aa_mi_awtarget_hot(aa_mi_awtarget_hot),
        .aclk(aclk),
        .m_ready_d(m_ready_d_7),
        .mi_awready_mux(mi_awready_mux),
        .sa_wm_awready_mux(sa_wm_awready_mux),
        .sa_wm_awready_mux0(sa_wm_awready_mux0));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_decerr_slave" *) 
module zynq_bd_axi_crossbar_v2_1_decerr_slave
   (p_0_in29_in,
    p_46_out,
    p_25_in,
    O1,
    p_20_in,
    p_18_in,
    O2,
    O7,
    O10,
    O11,
    O3,
    O4,
    O5,
    O6,
    SR,
    I1,
    aclk,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    read_cs0,
    p_17_out,
    I9,
    sa_wm_awready_mux0,
    m_ready_d,
    I10,
    Q,
    write_cs0,
    p_24_out,
    write_cs06_out,
    O12);
  output p_0_in29_in;
  output p_46_out;
  output p_25_in;
  output O1;
  output p_20_in;
  output p_18_in;
  output O2;
  output O7;
  output O10;
  output O11;
  output O3;
  output O4;
  output [11:0]O5;
  output [11:0]O6;
  input [0:0]SR;
  input I1;
  input aclk;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input read_cs0;
  input p_17_out;
  input I9;
  input [0:0]sa_wm_awready_mux0;
  input [0:0]m_ready_d;
  input I10;
  input [19:0]Q;
  input write_cs0;
  input p_24_out;
  input write_cs06_out;
  input [11:0]O12;

  wire I1;
  wire I10;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire [11:0]O12;
  wire O2;
  wire O3;
  wire O4;
  wire [11:0]O5;
  wire [11:0]O6;
  wire O7;
  wire [19:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [7:1]\gen_axi.read_cnt_reg ;
  wire [0:0]\gen_axi.read_cnt_reg__0 ;
  wire [0:0]m_ready_d;
  wire \n_0_gen_axi.read_cnt[4]_i_2 ;
  wire \n_0_gen_axi.read_cnt[5]_i_2 ;
  wire \n_0_gen_axi.read_cnt[7]_i_1 ;
  wire \n_0_gen_axi.read_cnt[7]_i_4 ;
  wire \n_0_gen_axi.read_cnt[7]_i_5 ;
  wire \n_0_gen_axi.s_axi_arready_i_i_1 ;
  wire \n_0_gen_axi.s_axi_arready_i_i_2 ;
  wire \n_0_gen_axi.s_axi_arready_i_i_3 ;
  wire \n_0_gen_axi.s_axi_bid_i[11]_i_1 ;
  wire \n_0_gen_axi.s_axi_rid_i[11]_i_1 ;
  wire \n_0_gen_axi.s_axi_rlast_i_i_5 ;
  wire \n_0_gen_axi.write_cs[0]_i_1 ;
  wire \n_0_gen_axi.write_cs[1]_i_1 ;
  wire [7:0]p_0_in;
  wire p_0_in29_in;
  wire p_17_out;
  wire p_18_in;
  wire p_20_in;
  wire p_24_out;
  wire p_25_in;
  wire p_46_out;
  wire read_cs0;
  wire [0:0]sa_wm_awready_mux0;
  wire write_cs0;
  wire write_cs06_out;

(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT3 #(
    .INIT(8'h74)) 
     \gen_axi.read_cnt[0]_i_1 
       (.I0(\gen_axi.read_cnt_reg__0 ),
        .I1(O1),
        .I2(Q[12]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT4 #(
    .INIT(16'h9F90)) 
     \gen_axi.read_cnt[1]_i_1 
       (.I0(\gen_axi.read_cnt_reg__0 ),
        .I1(\gen_axi.read_cnt_reg [1]),
        .I2(O1),
        .I3(Q[13]),
        .O(p_0_in[1]));
LUT5 #(
    .INIT(32'hE1FFE100)) 
     \gen_axi.read_cnt[2]_i_1 
       (.I0(\gen_axi.read_cnt_reg [1]),
        .I1(\gen_axi.read_cnt_reg__0 ),
        .I2(\gen_axi.read_cnt_reg [2]),
        .I3(O1),
        .I4(Q[14]),
        .O(p_0_in[2]));
LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
     \gen_axi.read_cnt[3]_i_1 
       (.I0(\gen_axi.read_cnt_reg [2]),
        .I1(\gen_axi.read_cnt_reg__0 ),
        .I2(\gen_axi.read_cnt_reg [1]),
        .I3(\gen_axi.read_cnt_reg [3]),
        .I4(O1),
        .I5(Q[15]),
        .O(p_0_in[3]));
LUT4 #(
    .INIT(16'h9F90)) 
     \gen_axi.read_cnt[4]_i_1 
       (.I0(\n_0_gen_axi.read_cnt[4]_i_2 ),
        .I1(\gen_axi.read_cnt_reg [4]),
        .I2(O1),
        .I3(Q[16]),
        .O(p_0_in[4]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_axi.read_cnt[4]_i_2 
       (.I0(\gen_axi.read_cnt_reg [2]),
        .I1(\gen_axi.read_cnt_reg__0 ),
        .I2(\gen_axi.read_cnt_reg [1]),
        .I3(\gen_axi.read_cnt_reg [3]),
        .O(\n_0_gen_axi.read_cnt[4]_i_2 ));
LUT4 #(
    .INIT(16'h9F90)) 
     \gen_axi.read_cnt[5]_i_1 
       (.I0(\n_0_gen_axi.read_cnt[5]_i_2 ),
        .I1(\gen_axi.read_cnt_reg [5]),
        .I2(O1),
        .I3(Q[17]),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \gen_axi.read_cnt[5]_i_2 
       (.I0(\gen_axi.read_cnt_reg [3]),
        .I1(\gen_axi.read_cnt_reg [1]),
        .I2(\gen_axi.read_cnt_reg__0 ),
        .I3(\gen_axi.read_cnt_reg [2]),
        .I4(\gen_axi.read_cnt_reg [4]),
        .O(\n_0_gen_axi.read_cnt[5]_i_2 ));
LUT4 #(
    .INIT(16'h9F90)) 
     \gen_axi.read_cnt[6]_i_1 
       (.I0(\n_0_gen_axi.read_cnt[7]_i_4 ),
        .I1(\gen_axi.read_cnt_reg [6]),
        .I2(O1),
        .I3(Q[18]),
        .O(p_0_in[6]));
LUT6 #(
    .INIT(64'h8F80808080808080)) 
     \gen_axi.read_cnt[7]_i_1 
       (.I0(p_17_out),
        .I1(O11),
        .I2(O1),
        .I3(I8),
        .I4(I7),
        .I5(O2),
        .O(\n_0_gen_axi.read_cnt[7]_i_1 ));
LUT5 #(
    .INIT(32'hE1FFE100)) 
     \gen_axi.read_cnt[7]_i_2 
       (.I0(\gen_axi.read_cnt_reg [6]),
        .I1(\n_0_gen_axi.read_cnt[7]_i_4 ),
        .I2(\gen_axi.read_cnt_reg [7]),
        .I3(O1),
        .I4(Q[19]),
        .O(p_0_in[7]));
LUT3 #(
    .INIT(8'hFE)) 
     \gen_axi.read_cnt[7]_i_3 
       (.I0(\gen_axi.read_cnt_reg [7]),
        .I1(\gen_axi.read_cnt_reg [6]),
        .I2(\n_0_gen_axi.read_cnt[7]_i_5 ),
        .O(O11));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \gen_axi.read_cnt[7]_i_4 
       (.I0(\gen_axi.read_cnt_reg [4]),
        .I1(\gen_axi.read_cnt_reg [2]),
        .I2(\gen_axi.read_cnt_reg__0 ),
        .I3(\gen_axi.read_cnt_reg [1]),
        .I4(\gen_axi.read_cnt_reg [3]),
        .I5(\gen_axi.read_cnt_reg [5]),
        .O(\n_0_gen_axi.read_cnt[7]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \gen_axi.read_cnt[7]_i_5 
       (.I0(\gen_axi.read_cnt_reg [4]),
        .I1(\gen_axi.read_cnt_reg [5]),
        .I2(\gen_axi.read_cnt_reg [1]),
        .I3(\gen_axi.read_cnt_reg__0 ),
        .I4(\gen_axi.read_cnt_reg [3]),
        .I5(\gen_axi.read_cnt_reg [2]),
        .O(\n_0_gen_axi.read_cnt[7]_i_5 ));
FDRE \gen_axi.read_cnt_reg[0] 
       (.C(aclk),
        .CE(\n_0_gen_axi.read_cnt[7]_i_1 ),
        .D(p_0_in[0]),
        .Q(\gen_axi.read_cnt_reg__0 ),
        .R(SR));
FDRE \gen_axi.read_cnt_reg[1] 
       (.C(aclk),
        .CE(\n_0_gen_axi.read_cnt[7]_i_1 ),
        .D(p_0_in[1]),
        .Q(\gen_axi.read_cnt_reg [1]),
        .R(SR));
FDRE \gen_axi.read_cnt_reg[2] 
       (.C(aclk),
        .CE(\n_0_gen_axi.read_cnt[7]_i_1 ),
        .D(p_0_in[2]),
        .Q(\gen_axi.read_cnt_reg [2]),
        .R(SR));
FDRE \gen_axi.read_cnt_reg[3] 
       (.C(aclk),
        .CE(\n_0_gen_axi.read_cnt[7]_i_1 ),
        .D(p_0_in[3]),
        .Q(\gen_axi.read_cnt_reg [3]),
        .R(SR));
FDRE \gen_axi.read_cnt_reg[4] 
       (.C(aclk),
        .CE(\n_0_gen_axi.read_cnt[7]_i_1 ),
        .D(p_0_in[4]),
        .Q(\gen_axi.read_cnt_reg [4]),
        .R(SR));
FDRE \gen_axi.read_cnt_reg[5] 
       (.C(aclk),
        .CE(\n_0_gen_axi.read_cnt[7]_i_1 ),
        .D(p_0_in[5]),
        .Q(\gen_axi.read_cnt_reg [5]),
        .R(SR));
FDRE \gen_axi.read_cnt_reg[6] 
       (.C(aclk),
        .CE(\n_0_gen_axi.read_cnt[7]_i_1 ),
        .D(p_0_in[6]),
        .Q(\gen_axi.read_cnt_reg [6]),
        .R(SR));
FDRE \gen_axi.read_cnt_reg[7] 
       (.C(aclk),
        .CE(\n_0_gen_axi.read_cnt[7]_i_1 ),
        .D(p_0_in[7]),
        .Q(\gen_axi.read_cnt_reg [7]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \gen_axi.read_cs[0]_i_2 
       (.I0(\gen_axi.read_cnt_reg [6]),
        .I1(\gen_axi.read_cnt_reg [7]),
        .I2(p_17_out),
        .I3(\n_0_gen_axi.s_axi_arready_i_i_3 ),
        .O(O10));
FDRE \gen_axi.read_cs_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I4),
        .Q(O1),
        .R(SR));
LUT6 #(
    .INIT(64'hC8C8C8C808888888)) 
     \gen_axi.s_axi_arready_i_i_1 
       (.I0(\n_0_gen_axi.s_axi_arready_i_i_2 ),
        .I1(I9),
        .I2(O2),
        .I3(I7),
        .I4(I8),
        .I5(O1),
        .O(\n_0_gen_axi.s_axi_arready_i_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT5 #(
    .INIT(32'h0008FFFF)) 
     \gen_axi.s_axi_arready_i_i_2 
       (.I0(\n_0_gen_axi.s_axi_arready_i_i_3 ),
        .I1(p_17_out),
        .I2(\gen_axi.read_cnt_reg [7]),
        .I3(\gen_axi.read_cnt_reg [6]),
        .I4(O1),
        .O(\n_0_gen_axi.s_axi_arready_i_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gen_axi.s_axi_arready_i_i_3 
       (.I0(\gen_axi.read_cnt_reg [4]),
        .I1(\gen_axi.read_cnt_reg [5]),
        .I2(\gen_axi.read_cnt_reg [1]),
        .I3(\gen_axi.read_cnt_reg__0 ),
        .I4(\gen_axi.read_cnt_reg [3]),
        .I5(\gen_axi.read_cnt_reg [2]),
        .O(\n_0_gen_axi.s_axi_arready_i_i_3 ));
FDRE \gen_axi.s_axi_arready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_axi.s_axi_arready_i_i_1 ),
        .Q(O2),
        .R(1'b0));
FDRE \gen_axi.s_axi_awready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .Q(p_0_in29_in),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000000800)) 
     \gen_axi.s_axi_bid_i[11]_i_1 
       (.I0(p_0_in29_in),
        .I1(sa_wm_awready_mux0),
        .I2(m_ready_d),
        .I3(I10),
        .I4(O3),
        .I5(O4),
        .O(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ));
FDRE \gen_axi.s_axi_bid_i_reg[0] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[0]),
        .Q(O5[0]),
        .R(SR));
FDRE \gen_axi.s_axi_bid_i_reg[10] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[10]),
        .Q(O5[10]),
        .R(SR));
FDRE \gen_axi.s_axi_bid_i_reg[11] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[11]),
        .Q(O5[11]),
        .R(SR));
FDRE \gen_axi.s_axi_bid_i_reg[1] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[1]),
        .Q(O5[1]),
        .R(SR));
FDRE \gen_axi.s_axi_bid_i_reg[2] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[2]),
        .Q(O5[2]),
        .R(SR));
FDRE \gen_axi.s_axi_bid_i_reg[3] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[3]),
        .Q(O5[3]),
        .R(SR));
FDRE \gen_axi.s_axi_bid_i_reg[4] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[4]),
        .Q(O5[4]),
        .R(SR));
FDRE \gen_axi.s_axi_bid_i_reg[5] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[5]),
        .Q(O5[5]),
        .R(SR));
FDRE \gen_axi.s_axi_bid_i_reg[6] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[6]),
        .Q(O5[6]),
        .R(SR));
FDRE \gen_axi.s_axi_bid_i_reg[7] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[7]),
        .Q(O5[7]),
        .R(SR));
FDRE \gen_axi.s_axi_bid_i_reg[8] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[8]),
        .Q(O5[8]),
        .R(SR));
FDRE \gen_axi.s_axi_bid_i_reg[9] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_bid_i[11]_i_1 ),
        .D(O12[9]),
        .Q(O5[9]),
        .R(SR));
FDRE \gen_axi.s_axi_bvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I3),
        .Q(p_25_in),
        .R(SR));
LUT4 #(
    .INIT(16'h0080)) 
     \gen_axi.s_axi_rid_i[11]_i_1 
       (.I0(O2),
        .I1(I7),
        .I2(I8),
        .I3(O1),
        .O(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ));
FDRE \gen_axi.s_axi_rid_i_reg[0] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[0]),
        .Q(O6[0]),
        .R(SR));
FDRE \gen_axi.s_axi_rid_i_reg[10] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[10]),
        .Q(O6[10]),
        .R(SR));
FDRE \gen_axi.s_axi_rid_i_reg[11] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[11]),
        .Q(O6[11]),
        .R(SR));
FDRE \gen_axi.s_axi_rid_i_reg[1] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[1]),
        .Q(O6[1]),
        .R(SR));
FDRE \gen_axi.s_axi_rid_i_reg[2] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[2]),
        .Q(O6[2]),
        .R(SR));
FDRE \gen_axi.s_axi_rid_i_reg[3] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[3]),
        .Q(O6[3]),
        .R(SR));
FDRE \gen_axi.s_axi_rid_i_reg[4] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[4]),
        .Q(O6[4]),
        .R(SR));
FDRE \gen_axi.s_axi_rid_i_reg[5] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[5]),
        .Q(O6[5]),
        .R(SR));
FDRE \gen_axi.s_axi_rid_i_reg[6] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[6]),
        .Q(O6[6]),
        .R(SR));
FDRE \gen_axi.s_axi_rid_i_reg[7] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[7]),
        .Q(O6[7]),
        .R(SR));
FDRE \gen_axi.s_axi_rid_i_reg[8] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[8]),
        .Q(O6[8]),
        .R(SR));
FDRE \gen_axi.s_axi_rid_i_reg[9] 
       (.C(aclk),
        .CE(\n_0_gen_axi.s_axi_rid_i[11]_i_1 ),
        .D(Q[9]),
        .Q(O6[9]),
        .R(SR));
LUT6 #(
    .INIT(64'h2222E222FFFFFFFF)) 
     \gen_axi.s_axi_rlast_i_i_3 
       (.I0(read_cs0),
        .I1(O1),
        .I2(\n_0_gen_axi.s_axi_rlast_i_i_5 ),
        .I3(p_17_out),
        .I4(\gen_axi.read_cnt_reg [6]),
        .I5(I9),
        .O(O7));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \gen_axi.s_axi_rlast_i_i_5 
       (.I0(\gen_axi.read_cnt_reg [5]),
        .I1(\gen_axi.read_cnt_reg [7]),
        .I2(\gen_axi.read_cnt_reg [2]),
        .I3(\gen_axi.read_cnt_reg [1]),
        .I4(\gen_axi.read_cnt_reg [4]),
        .I5(\gen_axi.read_cnt_reg [3]),
        .O(\n_0_gen_axi.s_axi_rlast_i_i_5 ));
FDRE \gen_axi.s_axi_rlast_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I5),
        .Q(p_20_in),
        .R(1'b0));
FDRE \gen_axi.s_axi_rvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I6),
        .Q(p_18_in),
        .R(1'b0));
FDRE \gen_axi.s_axi_wready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(I2),
        .Q(p_46_out),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT4 #(
    .INIT(16'hC7C4)) 
     \gen_axi.write_cs[0]_i_1 
       (.I0(write_cs0),
        .I1(O3),
        .I2(O4),
        .I3(write_cs06_out),
        .O(\n_0_gen_axi.write_cs[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT4 #(
    .INIT(16'hCF88)) 
     \gen_axi.write_cs[1]_i_1 
       (.I0(write_cs0),
        .I1(O3),
        .I2(p_24_out),
        .I3(O4),
        .O(\n_0_gen_axi.write_cs[1]_i_1 ));
FDRE \gen_axi.write_cs_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_axi.write_cs[0]_i_1 ),
        .Q(O3),
        .R(SR));
FDRE \gen_axi.write_cs_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_axi.write_cs[1]_i_1 ),
        .Q(O4),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_si_transactor" *) 
module zynq_bd_axi_crossbar_v2_1_si_transactor
   (O1,
    m_valid_i0,
    E,
    chosen,
    O2,
    O3,
    O4,
    O5,
    s_axi_rvalid,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    SR,
    s_axi_rlast,
    s_axi_rresp,
    I1,
    aa_mi_arvalid,
    match,
    I2,
    valid_qual_i0,
    I3,
    s_axi_arvalid,
    s_axi_rready,
    m_rvalid_qual,
    D,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    Q,
    I13,
    I14,
    aclk);
  output O1;
  output m_valid_i0;
  output [0:0]E;
  output [2:0]chosen;
  output [0:0]O2;
  output [0:0]O3;
  output O4;
  output O5;
  output [0:0]s_axi_rvalid;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output [0:0]SR;
  output [0:0]s_axi_rlast;
  output [1:0]s_axi_rresp;
  input I1;
  input aa_mi_arvalid;
  input match;
  input I2;
  input valid_qual_i0;
  input I3;
  input [0:0]s_axi_arvalid;
  input [0:0]s_axi_rready;
  input [2:0]m_rvalid_qual;
  input [11:0]D;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input [14:0]Q;
  input [14:0]I13;
  input [14:0]I14;
  input aclk;

  wire [11:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire [14:0]I13;
  wire [14:0]I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire [0:0]O2;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [14:0]Q;
  wire [0:0]SR;
  wire aa_mi_arvalid;
  wire aclk;
  wire [2:0]chosen;
  wire [3:0]\gen_multi_thread.accept_cnt_reg__0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 ;
  wire [2:0]m_rvalid_qual;
  wire m_valid_i0;
  wire match;
  wire \n_0_gen_multi_thread.accept_cnt[0]_i_1 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_10 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_11 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_12 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_9 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_4 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_10 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_9 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_4 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_10 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_11 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_9 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_5 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_6 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_7 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_17 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_18 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_19 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_20 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3 ;
  wire \n_0_gen_no_arbiter.s_ready_i[0]_i_3 ;
  wire \n_0_gen_no_arbiter.s_ready_i[0]_i_4 ;
  wire \n_0_gen_no_arbiter.s_ready_i[0]_i_6 ;
  wire \n_10_gen_multi_thread.arbiter_resp_inst ;
  wire \n_11_gen_multi_thread.arbiter_resp_inst ;
  wire \n_12_gen_multi_thread.arbiter_resp_inst ;
  wire \n_13_gen_multi_thread.arbiter_resp_inst ;
  wire \n_14_gen_multi_thread.arbiter_resp_inst ;
  wire \n_15_gen_multi_thread.arbiter_resp_inst ;
  wire \n_16_gen_multi_thread.arbiter_resp_inst ;
  wire \n_17_gen_multi_thread.arbiter_resp_inst ;
  wire \n_18_gen_multi_thread.arbiter_resp_inst ;
  wire \n_19_gen_multi_thread.arbiter_resp_inst ;
  wire \n_1_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_8 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16 ;
  wire \n_20_gen_multi_thread.arbiter_resp_inst ;
  wire \n_21_gen_multi_thread.arbiter_resp_inst ;
  wire \n_22_gen_multi_thread.arbiter_resp_inst ;
  wire \n_23_gen_multi_thread.arbiter_resp_inst ;
  wire \n_24_gen_multi_thread.arbiter_resp_inst ;
  wire \n_25_gen_multi_thread.arbiter_resp_inst ;
  wire \n_27_gen_multi_thread.arbiter_resp_inst ;
  wire \n_28_gen_multi_thread.arbiter_resp_inst ;
  wire \n_29_gen_multi_thread.arbiter_resp_inst ;
  wire \n_2_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_8 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16 ;
  wire \n_30_gen_multi_thread.arbiter_resp_inst ;
  wire \n_3_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_8 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16 ;
  wire \n_47_gen_multi_thread.arbiter_resp_inst ;
  wire \n_48_gen_multi_thread.arbiter_resp_inst ;
  wire \n_49_gen_multi_thread.arbiter_resp_inst ;
  wire \n_50_gen_multi_thread.arbiter_resp_inst ;
  wire \n_51_gen_multi_thread.arbiter_resp_inst ;
  wire \n_52_gen_multi_thread.arbiter_resp_inst ;
  wire \n_53_gen_multi_thread.arbiter_resp_inst ;
  wire \n_54_gen_multi_thread.arbiter_resp_inst ;
  wire \n_55_gen_multi_thread.arbiter_resp_inst ;
  wire \n_56_gen_multi_thread.arbiter_resp_inst ;
  wire \n_57_gen_multi_thread.arbiter_resp_inst ;
  wire \n_58_gen_multi_thread.arbiter_resp_inst ;
  wire \n_59_gen_multi_thread.arbiter_resp_inst ;
  wire \n_60_gen_multi_thread.arbiter_resp_inst ;
  wire \n_8_gen_multi_thread.arbiter_resp_inst ;
  wire \n_9_gen_multi_thread.arbiter_resp_inst ;
  wire [1:0]p_0_in0_in;
  wire [1:0]p_0_in10_in;
  wire [1:0]p_0_in12_in;
  wire [1:0]p_0_in2_in;
  wire [1:0]p_0_in4_in;
  wire [1:0]p_0_in6_in;
  wire [1:0]p_0_in8_in;
  wire p_17_out;
  wire p_26_out;
  wire p_35_out;
  wire p_44_out;
  wire p_53_out;
  wire p_62_out;
  wire p_70_out;
  wire [7:0]s_avalid_en;
  wire s_avalid_en2;
  wire s_avalid_en273_out;
  wire s_avalid_en275_out;
  wire s_avalid_en277_out;
  wire s_avalid_en279_out;
  wire s_avalid_en281_out;
  wire s_avalid_en283_out;
  wire s_avalid_en285_out;
  wire s_avalid_en3;
  wire s_avalid_en310_in;
  wire s_avalid_en315_out;
  wire s_avalid_en316_out;
  wire s_avalid_en317_out;
  wire s_avalid_en318_out;
  wire s_avalid_en319_in;
  wire s_avalid_en319_out;
  wire s_avalid_en320_out;
  wire s_avalid_en321_out;
  wire s_avalid_en328_in;
  wire s_avalid_en337_in;
  wire s_avalid_en346_in;
  wire s_avalid_en355_in;
  wire s_avalid_en364_in;
  wire [0:0]s_axi_arvalid;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [2:2]st_aa_artarget_hot;
  wire valid_qual_i0;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16_O_UNCONNECTED ;

LUT1 #(
    .INIT(2'h1)) 
     \gen_multi_thread.accept_cnt[0]_i_1 
       (.I0(\gen_multi_thread.accept_cnt_reg__0 [0]),
        .O(\n_0_gen_multi_thread.accept_cnt[0]_i_1 ));
FDRE \gen_multi_thread.accept_cnt_reg[0] 
       (.C(aclk),
        .CE(\n_27_gen_multi_thread.arbiter_resp_inst ),
        .D(\n_0_gen_multi_thread.accept_cnt[0]_i_1 ),
        .Q(\gen_multi_thread.accept_cnt_reg__0 [0]),
        .R(SR));
FDRE \gen_multi_thread.accept_cnt_reg[1] 
       (.C(aclk),
        .CE(\n_27_gen_multi_thread.arbiter_resp_inst ),
        .D(\n_30_gen_multi_thread.arbiter_resp_inst ),
        .Q(\gen_multi_thread.accept_cnt_reg__0 [1]),
        .R(SR));
FDRE \gen_multi_thread.accept_cnt_reg[2] 
       (.C(aclk),
        .CE(\n_27_gen_multi_thread.arbiter_resp_inst ),
        .D(\n_29_gen_multi_thread.arbiter_resp_inst ),
        .Q(\gen_multi_thread.accept_cnt_reg__0 [2]),
        .R(SR));
FDRE \gen_multi_thread.accept_cnt_reg[3] 
       (.C(aclk),
        .CE(\n_27_gen_multi_thread.arbiter_resp_inst ),
        .D(\n_28_gen_multi_thread.arbiter_resp_inst ),
        .Q(\gen_multi_thread.accept_cnt_reg__0 [3]),
        .R(SR));
zynq_bd_axi_crossbar_v2_1_arbiter_resp_71 \gen_multi_thread.arbiter_resp_inst 
       (.D({\n_28_gen_multi_thread.arbiter_resp_inst ,\n_29_gen_multi_thread.arbiter_resp_inst ,\n_30_gen_multi_thread.arbiter_resp_inst }),
        .E(E),
        .I1(I1),
        .I10(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .I11(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_2 ),
        .I12(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ),
        .I13(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ),
        .I14(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2 ),
        .I15(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ),
        .I16(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_2 ),
        .I17(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .I18(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .I19(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2 ),
        .I2(\n_0_gen_no_arbiter.s_ready_i[0]_i_3 ),
        .I20(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .I21(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2 ),
        .I22(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ),
        .I23(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ),
        .I24(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2 ),
        .I25(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ),
        .I26(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3 ),
        .I27(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ),
        .I28(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ),
        .I29(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2 ),
        .I3(\n_0_gen_no_arbiter.s_ready_i[0]_i_4 ),
        .I30(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ),
        .I31(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2 ),
        .I32(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .I33(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .I34(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2 ),
        .I35(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .I36(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 ),
        .I37(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 ),
        .I38(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 ),
        .I39(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 ),
        .I4(\n_0_gen_no_arbiter.s_ready_i[0]_i_6 ),
        .I40(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 ),
        .I41(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 ),
        .I42(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 ),
        .I43(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 ),
        .I44(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .I45(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .I46(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ),
        .I47(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .I48(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ),
        .I49(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .I5(I3),
        .I50(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .I51(O4),
        .I52(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] ),
        .I53(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ),
        .I54(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .I55(O5),
        .I56(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ),
        .I57(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ),
        .I58(I12),
        .I59(Q),
        .I6(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_2 ),
        .I60(I13),
        .I61(I14),
        .I62(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_2 ),
        .I63(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_2 ),
        .I64(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2 ),
        .I65(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_2 ),
        .I66(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_2 ),
        .I67(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2 ),
        .I68(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_2 ),
        .I69(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_2 ),
        .I7(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .I70(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_2 ),
        .I71(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_2 ),
        .I72(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_2 ),
        .I73(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_2 ),
        .I8(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .I9(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2 ),
        .O1(O1),
        .O10(\n_11_gen_multi_thread.arbiter_resp_inst ),
        .O11(\n_12_gen_multi_thread.arbiter_resp_inst ),
        .O12(\n_13_gen_multi_thread.arbiter_resp_inst ),
        .O13(\n_14_gen_multi_thread.arbiter_resp_inst ),
        .O14(\n_15_gen_multi_thread.arbiter_resp_inst ),
        .O15(\n_16_gen_multi_thread.arbiter_resp_inst ),
        .O16(\n_17_gen_multi_thread.arbiter_resp_inst ),
        .O17(\n_18_gen_multi_thread.arbiter_resp_inst ),
        .O18(\n_19_gen_multi_thread.arbiter_resp_inst ),
        .O19(\n_20_gen_multi_thread.arbiter_resp_inst ),
        .O2(chosen[0]),
        .O20(\n_21_gen_multi_thread.arbiter_resp_inst ),
        .O21(\n_22_gen_multi_thread.arbiter_resp_inst ),
        .O22(\n_23_gen_multi_thread.arbiter_resp_inst ),
        .O23(\n_24_gen_multi_thread.arbiter_resp_inst ),
        .O24(\n_25_gen_multi_thread.arbiter_resp_inst ),
        .O25(\n_27_gen_multi_thread.arbiter_resp_inst ),
        .O26(O6),
        .O27(O7),
        .O28(O8),
        .O29(O9),
        .O3(chosen[2]),
        .O30(O10),
        .O31(O11),
        .O32(O12),
        .O33(O13),
        .O34(O14),
        .O35(O15),
        .O36(O16),
        .O37(O17),
        .O38(\n_47_gen_multi_thread.arbiter_resp_inst ),
        .O39(\n_48_gen_multi_thread.arbiter_resp_inst ),
        .O4(chosen[1]),
        .O40(\n_49_gen_multi_thread.arbiter_resp_inst ),
        .O41(\n_50_gen_multi_thread.arbiter_resp_inst ),
        .O42(\n_51_gen_multi_thread.arbiter_resp_inst ),
        .O43(\n_52_gen_multi_thread.arbiter_resp_inst ),
        .O44(\n_53_gen_multi_thread.arbiter_resp_inst ),
        .O45(\n_54_gen_multi_thread.arbiter_resp_inst ),
        .O46(\n_55_gen_multi_thread.arbiter_resp_inst ),
        .O47(\n_56_gen_multi_thread.arbiter_resp_inst ),
        .O48(\n_57_gen_multi_thread.arbiter_resp_inst ),
        .O49(\n_58_gen_multi_thread.arbiter_resp_inst ),
        .O5(O2),
        .O50(\n_59_gen_multi_thread.arbiter_resp_inst ),
        .O51(\n_60_gen_multi_thread.arbiter_resp_inst ),
        .O6(O3),
        .O7(\n_8_gen_multi_thread.arbiter_resp_inst ),
        .O8(\n_9_gen_multi_thread.arbiter_resp_inst ),
        .O9(\n_10_gen_multi_thread.arbiter_resp_inst ),
        .Q(\gen_multi_thread.accept_cnt_reg__0 ),
        .SR(SR),
        .aa_mi_arvalid(aa_mi_arvalid),
        .aclk(aclk),
        .m_rvalid_qual(m_rvalid_qual),
        .m_valid_i0(m_valid_i0),
        .p_26_out(p_26_out),
        .p_35_out(p_35_out),
        .s_avalid_en(s_avalid_en[4:3]),
        .s_avalid_en2(s_avalid_en2),
        .s_avalid_en273_out(s_avalid_en273_out),
        .s_avalid_en275_out(s_avalid_en275_out),
        .s_avalid_en277_out(s_avalid_en277_out),
        .s_avalid_en279_out(s_avalid_en279_out),
        .s_avalid_en281_out(s_avalid_en281_out),
        .s_avalid_en283_out(s_avalid_en283_out),
        .s_avalid_en285_out(s_avalid_en285_out),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .valid_qual_i0(valid_qual_i0));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2 ),
        .I1(s_avalid_en364_in),
        .I2(I3),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_2 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_2 ),
        .I1(I3),
        .I2(s_avalid_en2),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2 ));
FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_23_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_24_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_60_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_25_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[0] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[0]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[10] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[10]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[11] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[11]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [11]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[1] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[1]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[2] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[2]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[3] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[3]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[4] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[4]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[5] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[5]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[6] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[6]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[7] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[7]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[8] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[8]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[9] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D[9]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [9]),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1 
       (.I0(I3),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2 ),
        .I2(s_avalid_en2),
        .O(p_70_out));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_3 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4 ),
        .O(s_avalid_en2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_5 
       (.I0(D[9]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [9]),
        .I2(D[11]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [11]),
        .I4(D[10]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_6 
       (.I0(D[6]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [6]),
        .I2(D[8]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [8]),
        .I4(D[7]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_7 
       (.I0(D[3]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [3]),
        .I2(D[5]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [5]),
        .I4(D[4]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_8 
       (.I0(D[0]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [0]),
        .I2(D[2]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [2]),
        .I4(D[1]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg__0 [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_8 ));
FDRE \gen_multi_thread.gen_thread_loop[0].active_target_reg[0] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I2),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_target_reg[1] 
       (.C(aclk),
        .CE(p_70_out),
        .D(st_aa_artarget_hot),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1] ),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4 
       (.CI(1'b0),
        .CO({\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4 ,\n_1_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4 ,\n_2_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4 ,\n_3_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_5 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_6 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_7 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_8 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_2 ),
        .I1(s_avalid_en355_in),
        .I2(I3),
        .I3(s_avalid_en315_out),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_2 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_2 ),
        .I1(I3),
        .I2(s_avalid_en273_out),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_2 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2 ));
FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_59_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_10_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_8_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_9_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[12] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[0]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[13] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[1]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[14] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[2]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[15] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[3]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[16] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[4]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[17] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[5]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[18] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[6]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[19] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[7]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[20] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[8]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[21] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[9]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[22] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[10]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[23] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D[11]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [11]),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_1 
       (.I0(I3),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_2 ),
        .I2(s_avalid_en273_out),
        .O(p_62_out));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ),
        .I1(s_avalid_en364_in),
        .I2(s_avalid_en355_in),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_3 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .I4(s_avalid_en315_out),
        .O(s_avalid_en273_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_5 
       (.I0(D[9]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [9]),
        .I2(D[11]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [11]),
        .I4(D[10]),
        .I5(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_6 
       (.I0(D[6]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [6]),
        .I2(D[8]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [8]),
        .I4(D[7]),
        .I5(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_7 
       (.I0(D[3]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [3]),
        .I2(D[5]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [5]),
        .I4(D[4]),
        .I5(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8 
       (.I0(D[0]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [0]),
        .I2(D[2]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [2]),
        .I4(D[1]),
        .I5(\gen_multi_thread.gen_thread_loop[1].active_id_reg__0 [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8 ));
FDRE \gen_multi_thread.gen_thread_loop[1].active_target_reg[8] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I2),
        .Q(p_0_in0_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_target_reg[9] 
       (.C(aclk),
        .CE(p_62_out),
        .D(st_aa_artarget_hot),
        .Q(p_0_in0_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4 
       (.CI(1'b0),
        .CO({s_avalid_en315_out,\n_1_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4 ,\n_2_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4 ,\n_3_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_5 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_6 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_7 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_2 ),
        .I1(s_avalid_en346_in),
        .I2(I3),
        .I3(s_avalid_en316_out),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_2 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_2 ),
        .I1(I3),
        .I2(s_avalid_en275_out),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_2 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2 ));
FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_11_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_12_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_58_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_13_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[24] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[0]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[25] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[1]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[26] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[2]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[27] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[3]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[28] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[4]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[29] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[5]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[30] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[6]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[31] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[7]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[32] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[8]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[33] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[9]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[34] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[10]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[35] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D[11]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [11]),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_1 
       (.I0(I3),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_2 ),
        .I2(s_avalid_en275_out),
        .O(p_53_out));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ),
        .I1(s_avalid_en346_in),
        .I2(s_avalid_en355_in),
        .I3(s_avalid_en364_in),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_3 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ),
        .I4(s_avalid_en316_out),
        .O(s_avalid_en275_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_5 
       (.I0(D[9]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [9]),
        .I2(D[11]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [11]),
        .I4(D[10]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_6 
       (.I0(D[6]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [6]),
        .I2(D[8]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [8]),
        .I4(D[7]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_7 
       (.I0(D[3]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [3]),
        .I2(D[5]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [5]),
        .I4(D[4]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_8 
       (.I0(D[0]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [0]),
        .I2(D[2]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [2]),
        .I4(D[1]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg__0 [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_8 ));
FDRE \gen_multi_thread.gen_thread_loop[2].active_target_reg[16] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I2),
        .Q(p_0_in2_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_target_reg[17] 
       (.C(aclk),
        .CE(p_53_out),
        .D(st_aa_artarget_hot),
        .Q(p_0_in2_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4 
       (.CI(1'b0),
        .CO({s_avalid_en316_out,\n_1_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4 ,\n_2_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4 ,\n_3_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_5 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_6 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_7 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_8 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_2 ),
        .I1(s_avalid_en337_in),
        .I2(I3),
        .I3(s_avalid_en317_out),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_2 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_2 ),
        .I1(I3),
        .I2(s_avalid_en277_out),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_2 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2 ));
FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_14_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_15_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_57_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_16_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[36] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[0]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[37] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[1]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[38] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[2]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[39] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[3]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[40] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[4]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[41] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[5]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[42] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[6]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[43] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[7]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[44] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[8]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[45] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[9]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[46] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[10]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[47] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D[11]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [11]),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1 
       (.I0(I3),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_2 ),
        .I2(s_avalid_en277_out),
        .O(p_44_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_10 
       (.I0(D[6]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [6]),
        .I2(D[8]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [8]),
        .I4(D[7]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_11 
       (.I0(D[3]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [3]),
        .I2(D[5]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [5]),
        .I4(D[4]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_12 
       (.I0(D[0]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [0]),
        .I2(D[2]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [2]),
        .I4(D[1]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_12 ));
LUT6 #(
    .INIT(64'h2000000000000000)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ),
        .I1(s_avalid_en337_in),
        .I2(s_avalid_en346_in),
        .I3(s_avalid_en364_in),
        .I4(s_avalid_en355_in),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_2 ));
LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_3 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .I4(s_avalid_en317_out),
        .O(s_avalid_en277_out));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_4 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .O(s_avalid_en337_in));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_5 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ),
        .O(s_avalid_en346_in));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_6 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .O(s_avalid_en364_in));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_7 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .O(s_avalid_en355_in));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_9 
       (.I0(D[9]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [9]),
        .I2(D[11]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [11]),
        .I4(D[10]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg__0 [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_9 ));
FDRE \gen_multi_thread.gen_thread_loop[3].active_target_reg[24] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I2),
        .Q(p_0_in4_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_target_reg[25] 
       (.C(aclk),
        .CE(p_44_out),
        .D(st_aa_artarget_hot),
        .Q(p_0_in4_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_8 
       (.CI(1'b0),
        .CO({s_avalid_en317_out,\n_1_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_8 ,\n_2_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_8 ,\n_3_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_8_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_9 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_10 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_11 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_12 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_2 ),
        .I1(s_avalid_en328_in),
        .I2(I3),
        .I3(s_avalid_en318_out),
        .I4(O4),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_2 ));
LUT6 #(
    .INIT(64'h00FFE0FF00E0E0FF)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_2 ),
        .I1(s_avalid_en279_out),
        .I2(I3),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_4 ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2 ));
LUT6 #(
    .INIT(64'hA888888808888888)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_4 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6 ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_7 ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_8 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ),
        .I5(I4),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_4 ));
LUT2 #(
    .INIT(4'h7)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6 
       (.I0(O4),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_7 
       (.I0(I3),
        .I1(s_avalid_en318_out),
        .I2(O4),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_8 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .I3(O4),
        .I4(s_avalid_en337_in),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7 ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_8 ));
FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_56_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[33] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_55_gen_multi_thread.arbiter_resp_inst ),
        .Q(O4),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_54_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_53_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[48] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[0]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[49] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[1]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[50] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[2]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[51] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[3]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[52] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[4]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[53] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[5]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[54] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[6]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[55] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[7]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[56] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[8]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[57] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[9]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[58] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[10]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[59] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D[11]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [11]),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_1 
       (.I0(I3),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_2 ),
        .I2(s_avalid_en279_out),
        .O(p_35_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_10 
       (.I0(D[0]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [0]),
        .I2(D[2]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [2]),
        .I4(D[1]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_10 ));
LUT4 #(
    .INIT(16'h0200)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ),
        .I1(s_avalid_en328_in),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_5 ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_3 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .I3(O4),
        .I4(s_avalid_en318_out),
        .O(s_avalid_en279_out));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_4 
       (.I0(O4),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ),
        .O(s_avalid_en328_in));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_5 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7 ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_7 
       (.I0(D[9]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [9]),
        .I2(D[11]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [11]),
        .I4(D[10]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_8 
       (.I0(D[6]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [6]),
        .I2(D[8]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [8]),
        .I4(D[7]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_9 
       (.I0(D[3]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [3]),
        .I2(D[5]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [5]),
        .I4(D[4]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg__0 [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_9 ));
FDRE \gen_multi_thread.gen_thread_loop[4].active_target_reg[32] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I2),
        .Q(p_0_in6_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_target_reg[33] 
       (.C(aclk),
        .CE(p_35_out),
        .D(st_aa_artarget_hot),
        .Q(p_0_in6_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6 
       (.CI(1'b0),
        .CO({s_avalid_en318_out,\n_1_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6 ,\n_2_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6 ,\n_3_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_7 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_8 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_9 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_10 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_2 ),
        .I1(s_avalid_en319_in),
        .I2(I3),
        .I3(s_avalid_en319_out),
        .I4(O5),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_2 ));
LUT6 #(
    .INIT(64'h00FFE0FF00E0E0FF)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_2 ),
        .I1(s_avalid_en281_out),
        .I2(I3),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_4 ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2 ));
LUT6 #(
    .INIT(64'hA888888808888888)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_4 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_6 ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7 ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_8 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ),
        .I5(I5),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_4 ));
LUT2 #(
    .INIT(4'h7)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_6 
       (.I0(O5),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7 
       (.I0(I3),
        .I1(s_avalid_en319_out),
        .I2(O5),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_8 
       (.I0(s_avalid_en319_in),
        .I1(s_avalid_en328_in),
        .I2(s_avalid_en346_in),
        .I3(s_avalid_en364_in),
        .I4(s_avalid_en355_in),
        .I5(s_avalid_en337_in),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_8 ));
FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_52_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_51_gen_multi_thread.arbiter_resp_inst ),
        .Q(O5),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_50_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_49_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[60] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[0]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[61] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[1]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[62] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[2]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[63] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[3]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[64] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[4]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[65] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[5]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[66] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[6]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[67] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[7]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[68] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[8]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[69] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[9]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[70] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[10]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[71] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D[11]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [11]),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_1 
       (.I0(I3),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_2 ),
        .I2(s_avalid_en281_out),
        .O(p_26_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_10 
       (.I0(D[3]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [3]),
        .I2(D[5]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [5]),
        .I4(D[4]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_10 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_11 
       (.I0(D[0]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [0]),
        .I2(D[2]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [2]),
        .I4(D[1]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_11 ));
LUT4 #(
    .INIT(16'h0200)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ),
        .I1(s_avalid_en319_in),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_5 ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_3 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .I3(O5),
        .I4(s_avalid_en319_out),
        .O(s_avalid_en281_out));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_4 
       (.I0(O5),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] ),
        .O(s_avalid_en319_in));
LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_5 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7 ),
        .I5(s_avalid_en328_in),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_5 ));
LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .I4(s_avalid_en364_in),
        .I5(s_avalid_en346_in),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_8 
       (.I0(D[9]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [9]),
        .I2(D[11]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [11]),
        .I4(D[10]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_9 
       (.I0(D[6]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [6]),
        .I2(D[8]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [8]),
        .I4(D[7]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg__0 [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_9 ));
FDRE \gen_multi_thread.gen_thread_loop[5].active_target_reg[40] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I2),
        .Q(p_0_in8_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_target_reg[41] 
       (.C(aclk),
        .CE(p_26_out),
        .D(st_aa_artarget_hot),
        .Q(p_0_in8_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6 
       (.CI(1'b0),
        .CO({s_avalid_en319_out,\n_1_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6 ,\n_2_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6 ,\n_3_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_8 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_9 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_10 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_11 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2 ),
        .I1(s_avalid_en310_in),
        .I2(I3),
        .I3(s_avalid_en320_out),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_2 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_2 ),
        .I1(I3),
        .I2(s_avalid_en283_out),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2 ));
FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_17_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_18_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_48_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_19_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[72] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[73] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[74] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[75] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[76] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[77] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[78] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[6]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[79] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[7]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[80] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[8]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[81] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[9]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[82] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[10]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[83] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D[11]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [11]),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1 
       (.I0(I3),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2 ),
        .I2(s_avalid_en283_out),
        .O(p_17_out));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT4 #(
    .INIT(16'h0200)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ),
        .I1(s_avalid_en310_in),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11 ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_3 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ),
        .I4(s_avalid_en320_out),
        .O(s_avalid_en283_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_5 
       (.I0(D[9]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [9]),
        .I2(D[11]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [11]),
        .I4(D[10]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_6 
       (.I0(D[6]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [6]),
        .I2(D[8]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [8]),
        .I4(D[7]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_7 
       (.I0(D[3]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [3]),
        .I2(D[5]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [5]),
        .I4(D[4]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_8 
       (.I0(D[0]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [0]),
        .I2(D[2]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [2]),
        .I4(D[1]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg__0 [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_8 ));
FDRE \gen_multi_thread.gen_thread_loop[6].active_target_reg[48] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I2),
        .Q(p_0_in10_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] 
       (.C(aclk),
        .CE(p_17_out),
        .D(st_aa_artarget_hot),
        .Q(p_0_in10_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4 
       (.CI(1'b0),
        .CO({s_avalid_en320_out,\n_1_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4 ,\n_2_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4 ,\n_3_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_5 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_6 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_7 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_8 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3 ),
        .I1(s_avalid_en3),
        .I2(I3),
        .I3(s_avalid_en321_out),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_2 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_2 ),
        .I1(I3),
        .I2(s_avalid_en285_out),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2 ));
FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_20_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_21_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_47_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_22_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[84] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[0]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[85] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[1]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[86] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[2]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[87] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[3]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[88] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[4]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[89] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[5]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[90] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[6]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[91] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[7]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[92] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[8]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[93] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[9]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[94] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[10]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(D[11]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [11]),
        .R(SR));
LUT3 #(
    .INIT(8'hA8)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 
       (.I0(I3),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3 ),
        .I2(s_avalid_en285_out),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11 
       (.I0(s_avalid_en328_in),
        .I1(s_avalid_en346_in),
        .I2(s_avalid_en364_in),
        .I3(s_avalid_en355_in),
        .I4(s_avalid_en337_in),
        .I5(s_avalid_en319_in),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ),
        .O(s_avalid_en310_in));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ),
        .O(s_avalid_en3));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 
       (.I0(s_avalid_en283_out),
        .I1(s_avalid_en285_out),
        .I2(s_avalid_en281_out),
        .I3(s_avalid_en279_out),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 
       (.I0(s_avalid_en277_out),
        .I1(s_avalid_en275_out),
        .I2(s_avalid_en273_out),
        .I3(s_avalid_en2),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_17 
       (.I0(D[9]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [9]),
        .I2(D[11]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [11]),
        .I4(D[10]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_17 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_18 
       (.I0(D[6]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [6]),
        .I2(D[8]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [8]),
        .I4(D[7]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_18 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_19 
       (.I0(D[3]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [3]),
        .I2(D[5]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [5]),
        .I4(D[4]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_19 ));
LUT6 #(
    .INIT(64'h557F7F7F7F7F7F7F)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2 
       (.I0(I6),
        .I1(I7),
        .I2(I8),
        .I3(I9),
        .I4(I10),
        .I5(I11),
        .O(st_aa_artarget_hot));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_20 
       (.I0(D[0]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [0]),
        .I2(D[2]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [2]),
        .I4(D[1]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg__0 [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_20 ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT5 #(
    .INIT(32'h04000000)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11 ),
        .I1(s_avalid_en310_in),
        .I2(s_avalid_en3),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15 ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ),
        .I4(s_avalid_en321_out),
        .O(s_avalid_en285_out));
FDRE \gen_multi_thread.gen_thread_loop[7].active_target_reg[56] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(I2),
        .Q(p_0_in12_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_target_reg[57] 
       (.C(aclk),
        .CE(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1 ),
        .D(st_aa_artarget_hot),
        .Q(p_0_in12_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16 
       (.CI(1'b0),
        .CO({s_avalid_en321_out,\n_1_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16 ,\n_2_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16 ,\n_3_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_17 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_18 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_19 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_20 }));
LUT5 #(
    .INIT(32'h55D7D755)) 
     \gen_no_arbiter.s_ready_i[0]_i_10 
       (.I0(s_avalid_en285_out),
        .I1(I2),
        .I2(p_0_in12_in[0]),
        .I3(match),
        .I4(p_0_in12_in[1]),
        .O(s_avalid_en[7]));
LUT5 #(
    .INIT(32'h55D7D755)) 
     \gen_no_arbiter.s_ready_i[0]_i_11 
       (.I0(s_avalid_en277_out),
        .I1(I2),
        .I2(p_0_in4_in[0]),
        .I3(match),
        .I4(p_0_in4_in[1]),
        .O(s_avalid_en[3]));
LUT6 #(
    .INIT(64'h6006FFFF00000000)) 
     \gen_no_arbiter.s_ready_i[0]_i_3 
       (.I0(p_0_in0_in[1]),
        .I1(match),
        .I2(p_0_in0_in[0]),
        .I3(I2),
        .I4(s_avalid_en273_out),
        .I5(s_avalid_en[2]),
        .O(\n_0_gen_no_arbiter.s_ready_i[0]_i_3 ));
LUT6 #(
    .INIT(64'h6006FFFF00000000)) 
     \gen_no_arbiter.s_ready_i[0]_i_4 
       (.I0(p_0_in10_in[1]),
        .I1(match),
        .I2(p_0_in10_in[0]),
        .I3(I2),
        .I4(s_avalid_en283_out),
        .I5(s_avalid_en[0]),
        .O(\n_0_gen_no_arbiter.s_ready_i[0]_i_4 ));
LUT5 #(
    .INIT(32'h55D7D755)) 
     \gen_no_arbiter.s_ready_i[0]_i_5 
       (.I0(s_avalid_en279_out),
        .I1(I2),
        .I2(p_0_in6_in[0]),
        .I3(match),
        .I4(p_0_in6_in[1]),
        .O(s_avalid_en[4]));
LUT6 #(
    .INIT(64'h6006FFFF00000000)) 
     \gen_no_arbiter.s_ready_i[0]_i_6 
       (.I0(p_0_in8_in[1]),
        .I1(match),
        .I2(p_0_in8_in[0]),
        .I3(I2),
        .I4(s_avalid_en281_out),
        .I5(s_avalid_en[7]),
        .O(\n_0_gen_no_arbiter.s_ready_i[0]_i_6 ));
LUT5 #(
    .INIT(32'h55D7D755)) 
     \gen_no_arbiter.s_ready_i[0]_i_8 
       (.I0(s_avalid_en275_out),
        .I1(I2),
        .I2(p_0_in2_in[0]),
        .I3(match),
        .I4(p_0_in2_in[1]),
        .O(s_avalid_en[2]));
LUT5 #(
    .INIT(32'h55D7D755)) 
     \gen_no_arbiter.s_ready_i[0]_i_9 
       (.I0(s_avalid_en2),
        .I1(I2),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ),
        .I3(match),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1] ),
        .O(s_avalid_en[0]));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_si_transactor" *) 
module zynq_bd_axi_crossbar_v2_1_si_transactor__parameterized0
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    m_valid_i0_0,
    s_avalid_en273_out,
    s_avalid_en281_out,
    s_avalid_en283_out,
    chosen,
    O10,
    O11,
    s_axi_bvalid,
    s_avalid_en275_out,
    s_avalid_en277_out,
    s_avalid_en279_out,
    s_avalid_en285_out,
    s_avalid_en2,
    D,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    s_axi_bresp,
    I1,
    I2,
    match,
    I3,
    ss_aa_awready,
    s_axi_awvalid,
    m_ready_d,
    m_rvalid_qual,
    s_axi_bready,
    I11,
    I4,
    I5,
    I6,
    p_0_in100_in,
    TARGET_HOT_I,
    target_mi_enc,
    I7,
    I8,
    I9,
    I10,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    SR,
    I21,
    aclk,
    p_17_out,
    p_26_out,
    p_35_out,
    p_44_out,
    p_53_out,
    p_62_out,
    p_70_out);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output m_valid_i0_0;
  output s_avalid_en273_out;
  output s_avalid_en281_out;
  output s_avalid_en283_out;
  output [2:0]chosen;
  output O10;
  output O11;
  output [0:0]s_axi_bvalid;
  output s_avalid_en275_out;
  output s_avalid_en277_out;
  output s_avalid_en279_out;
  output s_avalid_en285_out;
  output s_avalid_en2;
  output [0:0]D;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output [1:0]s_axi_bresp;
  input I1;
  input I2;
  input match;
  input I3;
  input ss_aa_awready;
  input [0:0]s_axi_awvalid;
  input [0:0]m_ready_d;
  input [2:0]m_rvalid_qual;
  input [0:0]s_axi_bready;
  input [11:0]I11;
  input I4;
  input I5;
  input I6;
  input p_0_in100_in;
  input [0:0]TARGET_HOT_I;
  input target_mi_enc;
  input I7;
  input I8;
  input I9;
  input I10;
  input I12;
  input I13;
  input [13:0]I14;
  input [13:0]I15;
  input [11:0]I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input [0:0]SR;
  input I21;
  input aclk;
  input p_17_out;
  input p_26_out;
  input p_35_out;
  input p_44_out;
  input p_53_out;
  input p_62_out;
  input p_70_out;

  wire [0:0]D;
  wire I1;
  wire I10;
  wire [11:0]I11;
  wire I12;
  wire I13;
  wire [13:0]I14;
  wire [13:0]I15;
  wire [11:0]I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]SR;
  wire [0:0]TARGET_HOT_I;
  wire aclk;
  wire [2:0]chosen;
  wire [3:0]\gen_multi_thread.accept_cnt_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[0].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[1].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[2].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[3].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[4].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[5].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[6].active_id_reg ;
  wire [11:0]\gen_multi_thread.gen_thread_loop[7].active_id_reg ;
  wire [0:0]m_ready_d;
  wire [2:0]m_rvalid_qual;
  wire m_valid_i0_0;
  wire match;
  wire \n_0_gen_multi_thread.accept_cnt[0]_i_1__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_5__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_5__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_5__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_10__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_11__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_8 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_9__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_4__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_10__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_5__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_9__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_4__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_10__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_11__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_5__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_9__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_5__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_6__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_7__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_8__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_17__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_18__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_19__0 ;
  wire \n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_20__0 ;
  wire \n_0_gen_no_arbiter.s_ready_i[0]_i_3__0 ;
  wire \n_0_gen_no_arbiter.s_ready_i[0]_i_4__0 ;
  wire \n_0_gen_no_arbiter.s_ready_i[0]_i_6__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_7 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4__0 ;
  wire \n_1_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16__0 ;
  wire \n_24_gen_multi_thread.arbiter_resp_inst ;
  wire \n_25_gen_multi_thread.arbiter_resp_inst ;
  wire \n_26_gen_multi_thread.arbiter_resp_inst ;
  wire \n_27_gen_multi_thread.arbiter_resp_inst ;
  wire \n_28_gen_multi_thread.arbiter_resp_inst ;
  wire \n_29_gen_multi_thread.arbiter_resp_inst ;
  wire \n_2_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_7 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4__0 ;
  wire \n_2_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16__0 ;
  wire \n_30_gen_multi_thread.arbiter_resp_inst ;
  wire \n_31_gen_multi_thread.arbiter_resp_inst ;
  wire \n_32_gen_multi_thread.arbiter_resp_inst ;
  wire \n_33_gen_multi_thread.arbiter_resp_inst ;
  wire \n_34_gen_multi_thread.arbiter_resp_inst ;
  wire \n_35_gen_multi_thread.arbiter_resp_inst ;
  wire \n_36_gen_multi_thread.arbiter_resp_inst ;
  wire \n_37_gen_multi_thread.arbiter_resp_inst ;
  wire \n_38_gen_multi_thread.arbiter_resp_inst ;
  wire \n_39_gen_multi_thread.arbiter_resp_inst ;
  wire \n_3_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_7 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4__0 ;
  wire \n_3_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16__0 ;
  wire \n_40_gen_multi_thread.arbiter_resp_inst ;
  wire \n_41_gen_multi_thread.arbiter_resp_inst ;
  wire \n_42_gen_multi_thread.arbiter_resp_inst ;
  wire \n_43_gen_multi_thread.arbiter_resp_inst ;
  wire \n_44_gen_multi_thread.arbiter_resp_inst ;
  wire \n_45_gen_multi_thread.arbiter_resp_inst ;
  wire \n_46_gen_multi_thread.arbiter_resp_inst ;
  wire \n_47_gen_multi_thread.arbiter_resp_inst ;
  wire \n_48_gen_multi_thread.arbiter_resp_inst ;
  wire \n_49_gen_multi_thread.arbiter_resp_inst ;
  wire \n_50_gen_multi_thread.arbiter_resp_inst ;
  wire \n_51_gen_multi_thread.arbiter_resp_inst ;
  wire \n_52_gen_multi_thread.arbiter_resp_inst ;
  wire \n_53_gen_multi_thread.arbiter_resp_inst ;
  wire \n_54_gen_multi_thread.arbiter_resp_inst ;
  wire \n_55_gen_multi_thread.arbiter_resp_inst ;
  wire \n_5_gen_multi_thread.arbiter_resp_inst ;
  wire \n_6_gen_multi_thread.arbiter_resp_inst ;
  wire \n_7_gen_multi_thread.arbiter_resp_inst ;
  wire \n_8_gen_multi_thread.arbiter_resp_inst ;
  wire [1:0]p_0_in0_in;
  wire p_0_in100_in;
  wire [1:0]p_0_in10_in;
  wire [1:0]p_0_in12_in;
  wire [1:0]p_0_in2_in;
  wire [1:0]p_0_in4_in;
  wire [1:0]p_0_in6_in;
  wire [1:0]p_0_in8_in;
  wire p_17_out;
  wire p_26_out;
  wire p_35_out;
  wire p_44_out;
  wire p_53_out;
  wire p_62_out;
  wire p_70_out;
  wire [7:0]s_avalid_en;
  wire s_avalid_en2;
  wire s_avalid_en273_out;
  wire s_avalid_en275_out;
  wire s_avalid_en277_out;
  wire s_avalid_en279_out;
  wire s_avalid_en281_out;
  wire s_avalid_en283_out;
  wire s_avalid_en285_out;
  wire s_avalid_en3;
  wire s_avalid_en310_in;
  wire s_avalid_en315_out;
  wire s_avalid_en316_out;
  wire s_avalid_en317_out;
  wire s_avalid_en318_out;
  wire s_avalid_en319_in;
  wire s_avalid_en319_out;
  wire s_avalid_en320_out;
  wire s_avalid_en321_out;
  wire s_avalid_en328_in;
  wire s_avalid_en337_in;
  wire s_avalid_en346_in;
  wire s_avalid_en355_in;
  wire s_avalid_en364_in;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire ss_aa_awready;
  wire target_mi_enc;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16__0_O_UNCONNECTED ;

LUT1 #(
    .INIT(2'h1)) 
     \gen_multi_thread.accept_cnt[0]_i_1__0 
       (.I0(\gen_multi_thread.accept_cnt_reg [0]),
        .O(\n_0_gen_multi_thread.accept_cnt[0]_i_1__0 ));
FDRE \gen_multi_thread.accept_cnt_reg[0] 
       (.C(aclk),
        .CE(\n_5_gen_multi_thread.arbiter_resp_inst ),
        .D(\n_0_gen_multi_thread.accept_cnt[0]_i_1__0 ),
        .Q(\gen_multi_thread.accept_cnt_reg [0]),
        .R(SR));
FDRE \gen_multi_thread.accept_cnt_reg[1] 
       (.C(aclk),
        .CE(\n_5_gen_multi_thread.arbiter_resp_inst ),
        .D(\n_8_gen_multi_thread.arbiter_resp_inst ),
        .Q(\gen_multi_thread.accept_cnt_reg [1]),
        .R(SR));
FDRE \gen_multi_thread.accept_cnt_reg[2] 
       (.C(aclk),
        .CE(\n_5_gen_multi_thread.arbiter_resp_inst ),
        .D(\n_7_gen_multi_thread.arbiter_resp_inst ),
        .Q(\gen_multi_thread.accept_cnt_reg [2]),
        .R(SR));
FDRE \gen_multi_thread.accept_cnt_reg[3] 
       (.C(aclk),
        .CE(\n_5_gen_multi_thread.arbiter_resp_inst ),
        .D(\n_6_gen_multi_thread.arbiter_resp_inst ),
        .Q(\gen_multi_thread.accept_cnt_reg [3]),
        .R(SR));
zynq_bd_axi_crossbar_v2_1_arbiter_resp \gen_multi_thread.arbiter_resp_inst 
       (.D({\n_6_gen_multi_thread.arbiter_resp_inst ,\n_7_gen_multi_thread.arbiter_resp_inst ,\n_8_gen_multi_thread.arbiter_resp_inst }),
        .E(\n_5_gen_multi_thread.arbiter_resp_inst ),
        .I1(I1),
        .I10(\gen_multi_thread.gen_thread_loop[4].active_id_reg ),
        .I11(\gen_multi_thread.gen_thread_loop[3].active_id_reg ),
        .I12(\gen_multi_thread.gen_thread_loop[2].active_id_reg ),
        .I13(\gen_multi_thread.gen_thread_loop[1].active_id_reg ),
        .I14(\gen_multi_thread.gen_thread_loop[0].active_id_reg ),
        .I15(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .I16(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .I17(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .I18(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .I19(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .I2(I2),
        .I20(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .I21(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .I22(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .I23(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ),
        .I24(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ),
        .I25(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ),
        .I26(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ),
        .I27(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .I28(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .I29(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .I3(\n_0_gen_no_arbiter.s_ready_i[0]_i_3__0 ),
        .I30(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .I31(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ),
        .I32(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .I33(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .I34(O10),
        .I35(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] ),
        .I36(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ),
        .I37(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .I38(O11),
        .I39(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ),
        .I4(\n_0_gen_no_arbiter.s_ready_i[0]_i_4__0 ),
        .I40(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ),
        .I41(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ),
        .I42(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ),
        .I43(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ),
        .I44(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ),
        .I45(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ),
        .I46(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ),
        .I47(I14),
        .I48(I15),
        .I49(I16),
        .I5(\n_0_gen_no_arbiter.s_ready_i[0]_i_6__0 ),
        .I50(I17),
        .I51(I18),
        .I52(I19),
        .I53(I20),
        .I54(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2__0 ),
        .I55(I21),
        .I56(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_2__0 ),
        .I57(s_avalid_en285_out),
        .I58(O7),
        .I59(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2__0 ),
        .I6(I4),
        .I60(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_2__0 ),
        .I61(s_avalid_en283_out),
        .I62(O6),
        .I63(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2__0 ),
        .I64(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_2__0 ),
        .I65(s_avalid_en281_out),
        .I66(O5),
        .I67(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2__0 ),
        .I68(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_2__0 ),
        .I69(s_avalid_en279_out),
        .I7(\gen_multi_thread.gen_thread_loop[7].active_id_reg ),
        .I70(O4),
        .I71(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2__0 ),
        .I72(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_2__0 ),
        .I73(s_avalid_en277_out),
        .I74(O3),
        .I75(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2__0 ),
        .I76(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_2__0 ),
        .I77(s_avalid_en275_out),
        .I78(O2),
        .I79(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2__0 ),
        .I8(\gen_multi_thread.gen_thread_loop[6].active_id_reg ),
        .I80(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_2__0 ),
        .I81(s_avalid_en273_out),
        .I82(O1),
        .I83(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2__0 ),
        .I84(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_2__0 ),
        .I85(s_avalid_en2),
        .I86(O8),
        .I9(\gen_multi_thread.gen_thread_loop[5].active_id_reg ),
        .O1(chosen[2]),
        .O10(O18),
        .O11(O19),
        .O12(O20),
        .O13(O21),
        .O14(O22),
        .O15(O23),
        .O16(chosen[0]),
        .O17(\n_24_gen_multi_thread.arbiter_resp_inst ),
        .O18(\n_25_gen_multi_thread.arbiter_resp_inst ),
        .O19(\n_26_gen_multi_thread.arbiter_resp_inst ),
        .O2(chosen[1]),
        .O20(\n_27_gen_multi_thread.arbiter_resp_inst ),
        .O21(\n_28_gen_multi_thread.arbiter_resp_inst ),
        .O22(\n_29_gen_multi_thread.arbiter_resp_inst ),
        .O23(\n_30_gen_multi_thread.arbiter_resp_inst ),
        .O24(\n_31_gen_multi_thread.arbiter_resp_inst ),
        .O25(\n_32_gen_multi_thread.arbiter_resp_inst ),
        .O26(\n_33_gen_multi_thread.arbiter_resp_inst ),
        .O27(\n_34_gen_multi_thread.arbiter_resp_inst ),
        .O28(\n_35_gen_multi_thread.arbiter_resp_inst ),
        .O29(\n_36_gen_multi_thread.arbiter_resp_inst ),
        .O3(O12),
        .O30(\n_37_gen_multi_thread.arbiter_resp_inst ),
        .O31(\n_38_gen_multi_thread.arbiter_resp_inst ),
        .O32(\n_39_gen_multi_thread.arbiter_resp_inst ),
        .O33(\n_40_gen_multi_thread.arbiter_resp_inst ),
        .O34(\n_41_gen_multi_thread.arbiter_resp_inst ),
        .O35(\n_42_gen_multi_thread.arbiter_resp_inst ),
        .O36(\n_43_gen_multi_thread.arbiter_resp_inst ),
        .O37(\n_44_gen_multi_thread.arbiter_resp_inst ),
        .O38(\n_45_gen_multi_thread.arbiter_resp_inst ),
        .O39(\n_46_gen_multi_thread.arbiter_resp_inst ),
        .O4(O13),
        .O40(\n_47_gen_multi_thread.arbiter_resp_inst ),
        .O41(\n_48_gen_multi_thread.arbiter_resp_inst ),
        .O42(\n_49_gen_multi_thread.arbiter_resp_inst ),
        .O43(\n_50_gen_multi_thread.arbiter_resp_inst ),
        .O44(\n_51_gen_multi_thread.arbiter_resp_inst ),
        .O45(\n_52_gen_multi_thread.arbiter_resp_inst ),
        .O46(\n_53_gen_multi_thread.arbiter_resp_inst ),
        .O47(\n_54_gen_multi_thread.arbiter_resp_inst ),
        .O48(\n_55_gen_multi_thread.arbiter_resp_inst ),
        .O5(O14),
        .O6(O15),
        .O7(O16),
        .O8(O17),
        .O9(O9),
        .Q(\gen_multi_thread.accept_cnt_reg ),
        .SR(SR),
        .TARGET_HOT_I(TARGET_HOT_I),
        .aclk(aclk),
        .m_ready_d(m_ready_d),
        .m_rvalid_qual(m_rvalid_qual),
        .m_valid_i0_0(m_valid_i0_0),
        .p_0_in100_in(p_0_in100_in),
        .p_17_out(p_17_out),
        .p_26_out(p_26_out),
        .p_35_out(p_35_out),
        .p_44_out(p_44_out),
        .p_53_out(p_53_out),
        .p_62_out(p_62_out),
        .p_70_out(p_70_out),
        .s_avalid_en(s_avalid_en[4:3]),
        .s_avalid_en364_in(s_avalid_en364_in),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .ss_aa_awready(ss_aa_awready),
        .target_mi_enc(target_mi_enc));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_2__0 
       (.I0(O8),
        .I1(s_avalid_en364_in),
        .I2(I4),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[2]_i_2__0 ),
        .I1(I4),
        .I2(s_avalid_en2),
        .I3(O8),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_5__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .O(s_avalid_en364_in));
FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_55_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_54_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_53_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_52_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[0] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[0]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[10] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[10]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[11] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[11]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [11]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[1] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[1]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[2] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[2]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[3] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[3]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[4] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[4]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[5] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[5]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[6] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[6]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[7] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[7]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[8] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[8]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_id_reg[9] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I11[9]),
        .Q(\gen_multi_thread.gen_thread_loop[0].active_id_reg [9]),
        .R(SR));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_3__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[2] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0 ),
        .O(s_avalid_en2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_5__0 
       (.I0(I11[9]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg [9]),
        .I2(I11[11]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg [11]),
        .I4(I11[10]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_6__0 
       (.I0(I11[6]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg [6]),
        .I2(I11[8]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg [8]),
        .I4(I11[7]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_6__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_7__0 
       (.I0(I11[3]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg [3]),
        .I2(I11[5]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg [5]),
        .I4(I11[4]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_8__0 
       (.I0(I11[0]),
        .I1(\gen_multi_thread.gen_thread_loop[0].active_id_reg [0]),
        .I2(I11[2]),
        .I3(\gen_multi_thread.gen_thread_loop[0].active_id_reg [2]),
        .I4(I11[1]),
        .I5(\gen_multi_thread.gen_thread_loop[0].active_id_reg [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_8__0 ));
FDRE \gen_multi_thread.gen_thread_loop[0].active_target_reg[0] 
       (.C(aclk),
        .CE(p_70_out),
        .D(I3),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[0].active_target_reg[1] 
       (.C(aclk),
        .CE(p_70_out),
        .D(D),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1] ),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0 
       (.CI(1'b0),
        .CO({\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0 ,\n_1_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0 ,\n_2_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0 ,\n_3_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[0].active_target_reg[1]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_5__0 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_6__0 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_7__0 ,\n_0_gen_multi_thread.gen_thread_loop[0].active_target[1]_i_8__0 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_2__0 
       (.I0(O1),
        .I1(s_avalid_en355_in),
        .I2(I4),
        .I3(s_avalid_en315_out),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_2__0 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[10]_i_2__0 ),
        .I1(I4),
        .I2(s_avalid_en273_out),
        .I3(O1),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_2__0 ));
FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_49_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_48_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_51_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_50_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[12] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[0]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[13] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[1]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[14] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[2]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[15] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[3]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[16] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[4]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[17] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[5]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[18] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[6]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[19] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[7]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[20] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[8]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[21] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[9]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[22] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[10]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_id_reg[23] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I11[11]),
        .Q(\gen_multi_thread.gen_thread_loop[1].active_id_reg [11]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ),
        .I1(s_avalid_en364_in),
        .I2(s_avalid_en355_in),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_3__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .I4(s_avalid_en315_out),
        .O(s_avalid_en273_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_5__0 
       (.I0(I11[9]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg [9]),
        .I2(I11[11]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg [11]),
        .I4(I11[10]),
        .I5(\gen_multi_thread.gen_thread_loop[1].active_id_reg [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_6__0 
       (.I0(I11[6]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg [6]),
        .I2(I11[8]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg [8]),
        .I4(I11[7]),
        .I5(\gen_multi_thread.gen_thread_loop[1].active_id_reg [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_6__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_7__0 
       (.I0(I11[3]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg [3]),
        .I2(I11[5]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg [5]),
        .I4(I11[4]),
        .I5(\gen_multi_thread.gen_thread_loop[1].active_id_reg [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8__0 
       (.I0(I11[0]),
        .I1(\gen_multi_thread.gen_thread_loop[1].active_id_reg [0]),
        .I2(I11[2]),
        .I3(\gen_multi_thread.gen_thread_loop[1].active_id_reg [2]),
        .I4(I11[1]),
        .I5(\gen_multi_thread.gen_thread_loop[1].active_id_reg [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8__0 ));
FDRE \gen_multi_thread.gen_thread_loop[1].active_target_reg[8] 
       (.C(aclk),
        .CE(p_62_out),
        .D(I3),
        .Q(p_0_in0_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[1].active_target_reg[9] 
       (.C(aclk),
        .CE(p_62_out),
        .D(D),
        .Q(p_0_in0_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4__0 
       (.CI(1'b0),
        .CO({s_avalid_en315_out,\n_1_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4__0 ,\n_2_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4__0 ,\n_3_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[1].active_target_reg[9]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_5__0 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_6__0 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_7__0 ,\n_0_gen_multi_thread.gen_thread_loop[1].active_target[9]_i_8__0 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_2__0 
       (.I0(O2),
        .I1(s_avalid_en346_in),
        .I2(I4),
        .I3(s_avalid_en316_out),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_2__0 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[18]_i_2__0 ),
        .I1(I4),
        .I2(s_avalid_en275_out),
        .I3(O2),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_2__0 ));
FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_47_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_46_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_45_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_44_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[24] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[0]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[25] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[1]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[26] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[2]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[27] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[3]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[28] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[4]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[29] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[5]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[30] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[6]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[31] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[7]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[32] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[8]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[33] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[9]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[34] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[10]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_id_reg[35] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I11[11]),
        .Q(\gen_multi_thread.gen_thread_loop[2].active_id_reg [11]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ),
        .I1(s_avalid_en346_in),
        .I2(s_avalid_en355_in),
        .I3(s_avalid_en364_in),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_3__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ),
        .I4(s_avalid_en316_out),
        .O(s_avalid_en275_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_5__0 
       (.I0(I11[9]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg [9]),
        .I2(I11[11]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg [11]),
        .I4(I11[10]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_6__0 
       (.I0(I11[6]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg [6]),
        .I2(I11[8]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg [8]),
        .I4(I11[7]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_6__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_7__0 
       (.I0(I11[3]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg [3]),
        .I2(I11[5]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg [5]),
        .I4(I11[4]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_8__0 
       (.I0(I11[0]),
        .I1(\gen_multi_thread.gen_thread_loop[2].active_id_reg [0]),
        .I2(I11[2]),
        .I3(\gen_multi_thread.gen_thread_loop[2].active_id_reg [2]),
        .I4(I11[1]),
        .I5(\gen_multi_thread.gen_thread_loop[2].active_id_reg [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_8__0 ));
FDRE \gen_multi_thread.gen_thread_loop[2].active_target_reg[16] 
       (.C(aclk),
        .CE(p_53_out),
        .D(I3),
        .Q(p_0_in2_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[2].active_target_reg[17] 
       (.C(aclk),
        .CE(p_53_out),
        .D(D),
        .Q(p_0_in2_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4__0 
       (.CI(1'b0),
        .CO({s_avalid_en316_out,\n_1_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4__0 ,\n_2_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4__0 ,\n_3_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[2].active_target_reg[17]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_5__0 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_6__0 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_7__0 ,\n_0_gen_multi_thread.gen_thread_loop[2].active_target[17]_i_8__0 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_2__0 
       (.I0(O3),
        .I1(s_avalid_en337_in),
        .I2(I4),
        .I3(s_avalid_en317_out),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_2__0 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[26]_i_2__0 ),
        .I1(I4),
        .I2(s_avalid_en277_out),
        .I3(O3),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_2__0 ));
FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_43_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_42_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_41_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_40_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[36] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[0]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[37] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[1]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[38] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[2]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[39] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[3]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[40] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[4]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[41] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[5]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[42] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[6]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[43] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[7]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[44] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[8]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[45] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[9]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[46] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[10]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_id_reg[47] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I11[11]),
        .Q(\gen_multi_thread.gen_thread_loop[3].active_id_reg [11]),
        .R(SR));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_10__0 
       (.I0(I11[3]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg [3]),
        .I2(I11[5]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg [5]),
        .I4(I11[4]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_10__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_11__0 
       (.I0(I11[0]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg [0]),
        .I2(I11[2]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg [2]),
        .I4(I11[1]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_11__0 ));
LUT6 #(
    .INIT(64'h2000000000000000)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ),
        .I1(s_avalid_en337_in),
        .I2(s_avalid_en346_in),
        .I3(s_avalid_en364_in),
        .I4(s_avalid_en355_in),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ),
        .O(O3));
LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_3__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .I4(s_avalid_en317_out),
        .O(s_avalid_en277_out));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_4__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .O(s_avalid_en337_in));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_5__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19] ),
        .O(s_avalid_en346_in));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_6__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .O(s_avalid_en355_in));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_8 
       (.I0(I11[9]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg [9]),
        .I2(I11[11]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg [11]),
        .I4(I11[10]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_9__0 
       (.I0(I11[6]),
        .I1(\gen_multi_thread.gen_thread_loop[3].active_id_reg [6]),
        .I2(I11[8]),
        .I3(\gen_multi_thread.gen_thread_loop[3].active_id_reg [8]),
        .I4(I11[7]),
        .I5(\gen_multi_thread.gen_thread_loop[3].active_id_reg [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_9__0 ));
FDRE \gen_multi_thread.gen_thread_loop[3].active_target_reg[24] 
       (.C(aclk),
        .CE(p_44_out),
        .D(I3),
        .Q(p_0_in4_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[3].active_target_reg[25] 
       (.C(aclk),
        .CE(p_44_out),
        .D(D),
        .Q(p_0_in4_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_7 
       (.CI(1'b0),
        .CO({s_avalid_en317_out,\n_1_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_7 ,\n_2_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_7 ,\n_3_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[3].active_target_reg[25]_i_7_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_8 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_9__0 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_10__0 ,\n_0_gen_multi_thread.gen_thread_loop[3].active_target[25]_i_11__0 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_2__0 
       (.I0(O4),
        .I1(s_avalid_en328_in),
        .I2(I4),
        .I3(s_avalid_en318_out),
        .I4(O10),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[34]_i_2__0 ));
LUT6 #(
    .INIT(64'h00FFE0FF00E0E0FF)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2__0 
       (.I0(O4),
        .I1(s_avalid_en279_out),
        .I2(I4),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_4__0 ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_2__0 ));
LUT6 #(
    .INIT(64'hA888888808888888)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_4__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6__0 ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_7__0 ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_8__0 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ),
        .I5(I5),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_4__0 ));
LUT2 #(
    .INIT(4'h7)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6__0 
       (.I0(O10),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_7__0 
       (.I0(I4),
        .I1(s_avalid_en318_out),
        .I2(O10),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_7__0 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_8__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .I3(O10),
        .I4(s_avalid_en337_in),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7__0 ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_8__0 ));
FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_39_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[33] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_38_gen_multi_thread.arbiter_resp_inst ),
        .Q(O10),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_37_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_36_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[48] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[0]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[49] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[1]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[50] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[2]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[51] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[3]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[52] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[4]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[53] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[5]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[54] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[6]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[55] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[7]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[56] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[8]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[57] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[9]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[58] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[10]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_id_reg[59] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I11[11]),
        .Q(\gen_multi_thread.gen_thread_loop[4].active_id_reg [11]),
        .R(SR));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_10__0 
       (.I0(I11[0]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg [0]),
        .I2(I11[2]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg [2]),
        .I4(I11[1]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_10__0 ));
LUT4 #(
    .INIT(16'h0200)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ),
        .I1(s_avalid_en328_in),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_5__0 ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_3__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .I3(O10),
        .I4(s_avalid_en318_out),
        .O(s_avalid_en279_out));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_4__0 
       (.I0(O10),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35] ),
        .O(s_avalid_en328_in));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_5__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7__0 ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_7__0 
       (.I0(I11[9]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg [9]),
        .I2(I11[11]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg [11]),
        .I4(I11[10]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_8__0 
       (.I0(I11[6]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg [6]),
        .I2(I11[8]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg [8]),
        .I4(I11[7]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_8__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_9__0 
       (.I0(I11[3]),
        .I1(\gen_multi_thread.gen_thread_loop[4].active_id_reg [3]),
        .I2(I11[5]),
        .I3(\gen_multi_thread.gen_thread_loop[4].active_id_reg [5]),
        .I4(I11[4]),
        .I5(\gen_multi_thread.gen_thread_loop[4].active_id_reg [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_9__0 ));
FDRE \gen_multi_thread.gen_thread_loop[4].active_target_reg[32] 
       (.C(aclk),
        .CE(p_35_out),
        .D(I3),
        .Q(p_0_in6_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[4].active_target_reg[33] 
       (.C(aclk),
        .CE(p_35_out),
        .D(D),
        .Q(p_0_in6_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6__0 
       (.CI(1'b0),
        .CO({s_avalid_en318_out,\n_1_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6__0 ,\n_2_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6__0 ,\n_3_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[4].active_target_reg[33]_i_6__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_7__0 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_8__0 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_9__0 ,\n_0_gen_multi_thread.gen_thread_loop[4].active_target[33]_i_10__0 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_2__0 
       (.I0(O5),
        .I1(s_avalid_en319_in),
        .I2(I4),
        .I3(s_avalid_en319_out),
        .I4(O11),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[42]_i_2__0 ));
LUT6 #(
    .INIT(64'h00FFE0FF00E0E0FF)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2__0 
       (.I0(O5),
        .I1(s_avalid_en281_out),
        .I2(I4),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_4__0 ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_2__0 ));
LUT6 #(
    .INIT(64'hA888888808888888)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_4__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_6__0 ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0 ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_8__0 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ),
        .I5(I6),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_4__0 ));
LUT2 #(
    .INIT(4'h7)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_6__0 
       (.I0(O11),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0 
       (.I0(I4),
        .I1(s_avalid_en319_out),
        .I2(O11),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_8__0 
       (.I0(s_avalid_en319_in),
        .I1(s_avalid_en328_in),
        .I2(s_avalid_en346_in),
        .I3(s_avalid_en364_in),
        .I4(s_avalid_en355_in),
        .I5(s_avalid_en337_in),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_8__0 ));
FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_35_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_34_gen_multi_thread.arbiter_resp_inst ),
        .Q(O11),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_33_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_32_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[60] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[0]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[61] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[1]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[62] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[2]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[63] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[3]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[64] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[4]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[65] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[5]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[66] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[6]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[67] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[7]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[68] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[8]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[69] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[9]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[70] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[10]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_id_reg[71] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I11[11]),
        .Q(\gen_multi_thread.gen_thread_loop[5].active_id_reg [11]),
        .R(SR));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_10__0 
       (.I0(I11[3]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg [3]),
        .I2(I11[5]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg [5]),
        .I4(I11[4]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_10__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_11__0 
       (.I0(I11[0]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg [0]),
        .I2(I11[2]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg [2]),
        .I4(I11[1]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_11__0 ));
LUT4 #(
    .INIT(16'h0200)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ),
        .I1(s_avalid_en319_in),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_5__0 ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_3__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .I3(O11),
        .I4(s_avalid_en319_out),
        .O(s_avalid_en281_out));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_4__0 
       (.I0(O11),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43] ),
        .O(s_avalid_en319_in));
LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_5__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27] ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7__0 ),
        .I5(s_avalid_en328_in),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_5__0 ));
LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11] ),
        .I4(s_avalid_en364_in),
        .I5(s_avalid_en346_in),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_8__0 
       (.I0(I11[9]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg [9]),
        .I2(I11[11]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg [11]),
        .I4(I11[10]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_8__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_9__0 
       (.I0(I11[6]),
        .I1(\gen_multi_thread.gen_thread_loop[5].active_id_reg [6]),
        .I2(I11[8]),
        .I3(\gen_multi_thread.gen_thread_loop[5].active_id_reg [8]),
        .I4(I11[7]),
        .I5(\gen_multi_thread.gen_thread_loop[5].active_id_reg [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_9__0 ));
FDRE \gen_multi_thread.gen_thread_loop[5].active_target_reg[40] 
       (.C(aclk),
        .CE(p_26_out),
        .D(I3),
        .Q(p_0_in8_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[5].active_target_reg[41] 
       (.C(aclk),
        .CE(p_26_out),
        .D(D),
        .Q(p_0_in8_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6__0 
       (.CI(1'b0),
        .CO({s_avalid_en319_out,\n_1_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6__0 ,\n_2_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6__0 ,\n_3_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[5].active_target_reg[41]_i_6__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_8__0 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_9__0 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_10__0 ,\n_0_gen_multi_thread.gen_thread_loop[5].active_target[41]_i_11__0 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_2__0 
       (.I0(O6),
        .I1(s_avalid_en310_in),
        .I2(I4),
        .I3(s_avalid_en320_out),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_2__0 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[50]_i_2__0 ),
        .I1(I4),
        .I2(s_avalid_en283_out),
        .I3(O6),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_2__0 ));
FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_31_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_30_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_29_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_28_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[72] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[0]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[73] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[1]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[74] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[2]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[75] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[3]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[76] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[4]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[77] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[5]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[78] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[6]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[79] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[7]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[80] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[8]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[81] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[9]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[82] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[10]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_id_reg[83] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I11[11]),
        .Q(\gen_multi_thread.gen_thread_loop[6].active_id_reg [11]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT4 #(
    .INIT(16'h0200)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ),
        .I1(s_avalid_en310_in),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11__0 ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_3__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ),
        .I4(s_avalid_en320_out),
        .O(s_avalid_en283_out));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_5__0 
       (.I0(I11[9]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg [9]),
        .I2(I11[11]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg [11]),
        .I4(I11[10]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_5__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_6__0 
       (.I0(I11[6]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg [6]),
        .I2(I11[8]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg [8]),
        .I4(I11[7]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_6__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_7__0 
       (.I0(I11[3]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg [3]),
        .I2(I11[5]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg [5]),
        .I4(I11[4]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_7__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_8__0 
       (.I0(I11[0]),
        .I1(\gen_multi_thread.gen_thread_loop[6].active_id_reg [0]),
        .I2(I11[2]),
        .I3(\gen_multi_thread.gen_thread_loop[6].active_id_reg [2]),
        .I4(I11[1]),
        .I5(\gen_multi_thread.gen_thread_loop[6].active_id_reg [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_8__0 ));
FDRE \gen_multi_thread.gen_thread_loop[6].active_target_reg[48] 
       (.C(aclk),
        .CE(p_17_out),
        .D(I3),
        .Q(p_0_in10_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[6].active_target_reg[49] 
       (.C(aclk),
        .CE(p_17_out),
        .D(D),
        .Q(p_0_in10_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4__0 
       (.CI(1'b0),
        .CO({s_avalid_en320_out,\n_1_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4__0 ,\n_2_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4__0 ,\n_3_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[6].active_target_reg[49]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_5__0 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_6__0 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_7__0 ,\n_0_gen_multi_thread.gen_thread_loop[6].active_target[49]_i_8__0 }));
LUT6 #(
    .INIT(64'hFFFF1F5F1F5F0000)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_2__0 
       (.I0(O7),
        .I1(s_avalid_en3),
        .I2(I4),
        .I3(s_avalid_en321_out),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_2__0 ));
LUT6 #(
    .INIT(64'h777F8880EEEA1115)) 
     \gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[58]_i_2__0 ),
        .I1(I4),
        .I2(s_avalid_en285_out),
        .I3(O7),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ),
        .I5(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_2__0 ));
FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_27_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_26_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_25_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_24_gen_multi_thread.arbiter_resp_inst ),
        .Q(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[84] 
       (.C(aclk),
        .CE(I21),
        .D(I11[0]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[85] 
       (.C(aclk),
        .CE(I21),
        .D(I11[1]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [1]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[86] 
       (.C(aclk),
        .CE(I21),
        .D(I11[2]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [2]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[87] 
       (.C(aclk),
        .CE(I21),
        .D(I11[3]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [3]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[88] 
       (.C(aclk),
        .CE(I21),
        .D(I11[4]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [4]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[89] 
       (.C(aclk),
        .CE(I21),
        .D(I11[5]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [5]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[90] 
       (.C(aclk),
        .CE(I21),
        .D(I11[6]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [6]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[91] 
       (.C(aclk),
        .CE(I21),
        .D(I11[7]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [7]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[92] 
       (.C(aclk),
        .CE(I21),
        .D(I11[8]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [8]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[93] 
       (.C(aclk),
        .CE(I21),
        .D(I11[9]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [9]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[94] 
       (.C(aclk),
        .CE(I21),
        .D(I11[10]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [10]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_id_reg[95] 
       (.C(aclk),
        .CE(I21),
        .D(I11[11]),
        .Q(\gen_multi_thread.gen_thread_loop[7].active_id_reg [11]),
        .R(SR));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11__0 
       (.I0(s_avalid_en328_in),
        .I1(s_avalid_en346_in),
        .I2(s_avalid_en364_in),
        .I3(s_avalid_en355_in),
        .I4(s_avalid_en337_in),
        .I5(s_avalid_en319_in),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11__0 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_12__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51] ),
        .O(s_avalid_en310_in));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_13__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ),
        .O(s_avalid_en3));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 
       (.I0(s_avalid_en283_out),
        .I1(s_avalid_en285_out),
        .I2(s_avalid_en281_out),
        .I3(s_avalid_en279_out),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ));
LUT4 #(
    .INIT(16'h0001)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 
       (.I0(s_avalid_en277_out),
        .I1(s_avalid_en275_out),
        .I2(s_avalid_en273_out),
        .I3(s_avalid_en2),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_17__0 
       (.I0(I11[9]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg [9]),
        .I2(I11[11]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg [11]),
        .I4(I11[10]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg [10]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_17__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_18__0 
       (.I0(I11[6]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg [6]),
        .I2(I11[8]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg [8]),
        .I4(I11[7]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg [7]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_18__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_19__0 
       (.I0(I11[3]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg [3]),
        .I2(I11[5]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg [5]),
        .I4(I11[4]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg [4]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_19__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_20__0 
       (.I0(I11[0]),
        .I1(\gen_multi_thread.gen_thread_loop[7].active_id_reg [0]),
        .I2(I11[2]),
        .I3(\gen_multi_thread.gen_thread_loop[7].active_id_reg [2]),
        .I4(I11[1]),
        .I5(\gen_multi_thread.gen_thread_loop[7].active_id_reg [1]),
        .O(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_20__0 ));
LUT6 #(
    .INIT(64'h557F7F7F7F7F7F7F)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0 
       (.I0(I7),
        .I1(I8),
        .I2(I9),
        .I3(I10),
        .I4(I12),
        .I5(I13),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT5 #(
    .INIT(32'h04000000)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_3__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_11__0 ),
        .I1(s_avalid_en310_in),
        .I2(s_avalid_en3),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_14__0 ),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_15__0 ),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT5 #(
    .INIT(32'hFFFE0000)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_4__0 
       (.I0(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59] ),
        .I1(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58] ),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56] ),
        .I3(\n_0_gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57] ),
        .I4(s_avalid_en321_out),
        .O(s_avalid_en285_out));
FDRE \gen_multi_thread.gen_thread_loop[7].active_target_reg[56] 
       (.C(aclk),
        .CE(I21),
        .D(I3),
        .Q(p_0_in12_in[0]),
        .R(SR));
FDRE \gen_multi_thread.gen_thread_loop[7].active_target_reg[57] 
       (.C(aclk),
        .CE(I21),
        .D(D),
        .Q(p_0_in12_in[1]),
        .R(SR));
CARRY4 \gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16__0 
       (.CI(1'b0),
        .CO({s_avalid_en321_out,\n_1_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16__0 ,\n_2_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16__0 ,\n_3_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16__0 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_multi_thread.gen_thread_loop[7].active_target_reg[57]_i_16__0_O_UNCONNECTED [3:0]),
        .S({\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_17__0 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_18__0 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_19__0 ,\n_0_gen_multi_thread.gen_thread_loop[7].active_target[57]_i_20__0 }));
LUT5 #(
    .INIT(32'h55D7D755)) 
     \gen_no_arbiter.s_ready_i[0]_i_10__0 
       (.I0(s_avalid_en285_out),
        .I1(I3),
        .I2(p_0_in12_in[0]),
        .I3(match),
        .I4(p_0_in12_in[1]),
        .O(s_avalid_en[7]));
LUT5 #(
    .INIT(32'h55D7D755)) 
     \gen_no_arbiter.s_ready_i[0]_i_11__0 
       (.I0(s_avalid_en277_out),
        .I1(I3),
        .I2(p_0_in4_in[0]),
        .I3(match),
        .I4(p_0_in4_in[1]),
        .O(s_avalid_en[3]));
LUT6 #(
    .INIT(64'h6006FFFF00000000)) 
     \gen_no_arbiter.s_ready_i[0]_i_3__0 
       (.I0(p_0_in0_in[1]),
        .I1(match),
        .I2(p_0_in0_in[0]),
        .I3(I3),
        .I4(s_avalid_en273_out),
        .I5(s_avalid_en[2]),
        .O(\n_0_gen_no_arbiter.s_ready_i[0]_i_3__0 ));
LUT6 #(
    .INIT(64'h6006FFFF00000000)) 
     \gen_no_arbiter.s_ready_i[0]_i_4__0 
       (.I0(p_0_in10_in[1]),
        .I1(match),
        .I2(p_0_in10_in[0]),
        .I3(I3),
        .I4(s_avalid_en283_out),
        .I5(s_avalid_en[0]),
        .O(\n_0_gen_no_arbiter.s_ready_i[0]_i_4__0 ));
LUT5 #(
    .INIT(32'h55D7D755)) 
     \gen_no_arbiter.s_ready_i[0]_i_5__0 
       (.I0(s_avalid_en279_out),
        .I1(I3),
        .I2(p_0_in6_in[0]),
        .I3(match),
        .I4(p_0_in6_in[1]),
        .O(s_avalid_en[4]));
LUT6 #(
    .INIT(64'h6006FFFF00000000)) 
     \gen_no_arbiter.s_ready_i[0]_i_6__0 
       (.I0(p_0_in8_in[1]),
        .I1(match),
        .I2(p_0_in8_in[0]),
        .I3(I3),
        .I4(s_avalid_en281_out),
        .I5(s_avalid_en[7]),
        .O(\n_0_gen_no_arbiter.s_ready_i[0]_i_6__0 ));
LUT5 #(
    .INIT(32'h55D7D755)) 
     \gen_no_arbiter.s_ready_i[0]_i_8__0 
       (.I0(s_avalid_en275_out),
        .I1(I3),
        .I2(p_0_in2_in[0]),
        .I3(match),
        .I4(p_0_in2_in[1]),
        .O(s_avalid_en[2]));
LUT5 #(
    .INIT(32'h55D7D755)) 
     \gen_no_arbiter.s_ready_i[0]_i_9__0 
       (.I0(s_avalid_en2),
        .I1(I3),
        .I2(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[0] ),
        .I3(match),
        .I4(\n_0_gen_multi_thread.gen_thread_loop[0].active_target_reg[1] ),
        .O(s_avalid_en[0]));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_splitter" *) 
module zynq_bd_axi_crossbar_v2_1_splitter
   (O1,
    m_ready_d,
    O2,
    O9,
    O3,
    p_62_out,
    p_53_out,
    p_44_out,
    p_35_out,
    p_26_out,
    p_17_out,
    O4,
    p_70_out,
    ss_aa_awready,
    I1,
    I2,
    I3,
    s_axi_awvalid,
    I4,
    s_avalid_en273_out,
    I5,
    s_avalid_en275_out,
    I6,
    s_avalid_en277_out,
    I7,
    s_avalid_en279_out,
    I8,
    s_avalid_en281_out,
    I9,
    s_avalid_en283_out,
    I10,
    s_avalid_en285_out,
    I11,
    s_avalid_en2,
    I12,
    aclk);
  output O1;
  output [1:0]m_ready_d;
  output O2;
  output O9;
  output O3;
  output p_62_out;
  output p_53_out;
  output p_44_out;
  output p_35_out;
  output p_26_out;
  output p_17_out;
  output O4;
  output p_70_out;
  input ss_aa_awready;
  input I1;
  input I2;
  input I3;
  input [0:0]s_axi_awvalid;
  input I4;
  input s_avalid_en273_out;
  input I5;
  input s_avalid_en275_out;
  input I6;
  input s_avalid_en277_out;
  input I7;
  input s_avalid_en279_out;
  input I8;
  input s_avalid_en281_out;
  input I9;
  input s_avalid_en283_out;
  input I10;
  input s_avalid_en285_out;
  input I11;
  input s_avalid_en2;
  input I12;
  input aclk;

  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O9;
  wire aclk;
  wire [1:0]m_ready_d;
  wire \n_0_m_ready_d[0]_i_1 ;
  wire \n_0_m_ready_d[1]_i_1 ;
  wire p_17_out;
  wire p_26_out;
  wire p_35_out;
  wire p_44_out;
  wire p_53_out;
  wire p_62_out;
  wire p_70_out;
  wire s_avalid_en2;
  wire s_avalid_en273_out;
  wire s_avalid_en275_out;
  wire s_avalid_en277_out;
  wire s_avalid_en279_out;
  wire s_avalid_en281_out;
  wire s_avalid_en283_out;
  wire s_avalid_en285_out;
  wire [0:0]s_axi_awvalid;
  wire ss_aa_awready;

LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
     \gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1__0 
       (.I0(m_ready_d[1]),
        .I1(I1),
        .I2(m_ready_d[0]),
        .I3(ss_aa_awready),
        .I4(I11),
        .I5(s_avalid_en2),
        .O(p_70_out));
LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
     \gen_multi_thread.gen_thread_loop[1].active_target[9]_i_1__0 
       (.I0(m_ready_d[1]),
        .I1(I1),
        .I2(m_ready_d[0]),
        .I3(ss_aa_awready),
        .I4(I4),
        .I5(s_avalid_en273_out),
        .O(p_62_out));
LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
     \gen_multi_thread.gen_thread_loop[2].active_target[17]_i_1__0 
       (.I0(m_ready_d[1]),
        .I1(I1),
        .I2(m_ready_d[0]),
        .I3(ss_aa_awready),
        .I4(I5),
        .I5(s_avalid_en275_out),
        .O(p_53_out));
LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
     \gen_multi_thread.gen_thread_loop[3].active_target[25]_i_1__0 
       (.I0(m_ready_d[1]),
        .I1(I1),
        .I2(m_ready_d[0]),
        .I3(ss_aa_awready),
        .I4(I6),
        .I5(s_avalid_en277_out),
        .O(p_44_out));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT5 #(
    .INIT(32'hEEE0FFFF)) 
     \gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_9 
       (.I0(ss_aa_awready),
        .I1(m_ready_d[0]),
        .I2(I1),
        .I3(m_ready_d[1]),
        .I4(I2),
        .O(O1));
LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
     \gen_multi_thread.gen_thread_loop[4].active_target[33]_i_1__0 
       (.I0(m_ready_d[1]),
        .I1(I1),
        .I2(m_ready_d[0]),
        .I3(ss_aa_awready),
        .I4(I7),
        .I5(s_avalid_en279_out),
        .O(p_35_out));
LUT5 #(
    .INIT(32'hEEE0FFFF)) 
     \gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_9 
       (.I0(ss_aa_awready),
        .I1(m_ready_d[0]),
        .I2(I1),
        .I3(m_ready_d[1]),
        .I4(I3),
        .O(O2));
LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
     \gen_multi_thread.gen_thread_loop[5].active_target[41]_i_1__0 
       (.I0(m_ready_d[1]),
        .I1(I1),
        .I2(m_ready_d[0]),
        .I3(ss_aa_awready),
        .I4(I8),
        .I5(s_avalid_en281_out),
        .O(p_26_out));
LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
     \gen_multi_thread.gen_thread_loop[6].active_target[49]_i_1__0 
       (.I0(m_ready_d[1]),
        .I1(I1),
        .I2(m_ready_d[0]),
        .I3(ss_aa_awready),
        .I4(I9),
        .I5(s_avalid_en283_out),
        .O(p_17_out));
LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
     \gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1__0 
       (.I0(m_ready_d[1]),
        .I1(I1),
        .I2(m_ready_d[0]),
        .I3(ss_aa_awready),
        .I4(I10),
        .I5(s_avalid_en285_out),
        .O(O4));
LUT2 #(
    .INIT(4'h2)) 
     \gen_primitive_shifter.gen_srls[0].srl_inst_i_3 
       (.I0(s_axi_awvalid),
        .I1(m_ready_d[1]),
        .O(O3));
LUT6 #(
    .INIT(64'h000000000000CC80)) 
     \m_ready_d[0]_i_1 
       (.I0(s_axi_awvalid),
        .I1(I12),
        .I2(ss_aa_awready),
        .I3(m_ready_d[0]),
        .I4(I1),
        .I5(m_ready_d[1]),
        .O(\n_0_m_ready_d[0]_i_1 ));
LUT6 #(
    .INIT(64'h000C000C00080000)) 
     \m_ready_d[1]_i_1 
       (.I0(s_axi_awvalid),
        .I1(I12),
        .I2(ss_aa_awready),
        .I3(m_ready_d[0]),
        .I4(I1),
        .I5(m_ready_d[1]),
        .O(\n_0_m_ready_d[1]_i_1 ));
FDRE \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_m_ready_d[0]_i_1 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
FDRE \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_m_ready_d[1]_i_1 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT4 #(
    .INIT(16'hEEE0)) 
     \s_axi_awready[0]_INST_0 
       (.I0(ss_aa_awready),
        .I1(m_ready_d[0]),
        .I2(I1),
        .I3(m_ready_d[1]),
        .O(O9));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_splitter" *) 
module zynq_bd_axi_crossbar_v2_1_splitter_69
   (m_ready_d,
    I1,
    I2,
    sa_wm_awready_mux,
    mi_awready_mux,
    aa_mi_awtarget_hot,
    sa_wm_awready_mux0,
    I3,
    aclk);
  output [1:0]m_ready_d;
  input I1;
  input I2;
  input sa_wm_awready_mux;
  input mi_awready_mux;
  input [1:0]aa_mi_awtarget_hot;
  input [0:0]sa_wm_awready_mux0;
  input I3;
  input aclk;

  wire I1;
  wire I2;
  wire I3;
  wire [1:0]aa_mi_awtarget_hot;
  wire aclk;
  wire [1:0]m_ready_d;
  wire mi_awready_mux;
  wire \n_0_m_ready_d[0]_i_1 ;
  wire \n_0_m_ready_d[1]_i_1 ;
  wire sa_wm_awready_mux;
  wire [0:0]sa_wm_awready_mux0;

LUT6 #(
    .INIT(64'h00000000EEEEEEEA)) 
     \m_ready_d[0]_i_1 
       (.I0(m_ready_d[0]),
        .I1(I1),
        .I2(aa_mi_awtarget_hot[0]),
        .I3(sa_wm_awready_mux0),
        .I4(aa_mi_awtarget_hot[1]),
        .I5(I3),
        .O(\n_0_m_ready_d[0]_i_1 ));
LUT6 #(
    .INIT(64'h000C000C00080000)) 
     \m_ready_d[1]_i_1 
       (.I0(I1),
        .I1(I2),
        .I2(sa_wm_awready_mux),
        .I3(m_ready_d[0]),
        .I4(mi_awready_mux),
        .I5(m_ready_d[1]),
        .O(\n_0_m_ready_d[1]_i_1 ));
FDRE \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_m_ready_d[0]_i_1 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
FDRE \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_m_ready_d[1]_i_1 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_wdata_router" *) 
module zynq_bd_axi_crossbar_v2_1_wdata_router
   (O1,
    ss_wr_awready,
    O2,
    out,
    O3,
    s_ready_i1,
    write_cs0,
    s_axi_wready,
    m_axi_wvalid,
    O13,
    O14,
    I1,
    aclk,
    D,
    SR,
    I7,
    I8,
    I2,
    m_ready_d,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_wlast,
    m_axi_wready,
    p_46_out,
    match);
  output O1;
  output ss_wr_awready;
  output O2;
  output [0:0]out;
  output O3;
  output s_ready_i1;
  output write_cs0;
  output [0:0]s_axi_wready;
  output [1:0]m_axi_wvalid;
  output O13;
  output O14;
  input I1;
  input aclk;
  input [0:0]D;
  input [0:0]SR;
  input I7;
  input I8;
  input I2;
  input [0:0]m_ready_d;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_wlast;
  input [1:0]m_axi_wready;
  input p_46_out;
  input match;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I7;
  wire I8;
  wire O1;
  wire O13;
  wire O14;
  wire O2;
  wire O3;
  wire [0:0]SR;
  wire aclk;
  wire [1:0]m_axi_wready;
  wire [1:0]m_axi_wvalid;
  wire [0:0]m_ready_d;
  wire match;
  wire [0:0]out;
  wire p_46_out;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i1;
  wire ss_wr_awready;
  wire write_cs0;

zynq_bd_axi_data_fifo_v2_1_axic_reg_srl_fifo wrouter_aw_fifo
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O13(O13),
        .O14(O14),
        .O2(O2),
        .O3(O3),
        .SR(SR),
        .aclk(aclk),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_ready_d(m_ready_d),
        .match(match),
        .out(out),
        .p_46_out(p_46_out),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i1(s_ready_i1),
        .ss_wr_awready(ss_wr_awready),
        .write_cs0(write_cs0));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_axic_reg_srl_fifo" *) 
module zynq_bd_axi_data_fifo_v2_1_axic_reg_srl_fifo
   (O1,
    ss_wr_awready,
    O2,
    out,
    O3,
    s_ready_i1,
    write_cs0,
    s_axi_wready,
    m_axi_wvalid,
    O13,
    O14,
    I1,
    aclk,
    D,
    SR,
    I7,
    I8,
    I2,
    m_ready_d,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_wlast,
    m_axi_wready,
    p_46_out,
    match);
  output O1;
  output ss_wr_awready;
  output O2;
  output [0:0]out;
  output O3;
  output s_ready_i1;
  output write_cs0;
  output [0:0]s_axi_wready;
  output [1:0]m_axi_wvalid;
  output O13;
  output O14;
  input I1;
  input aclk;
  input [0:0]D;
  input [0:0]SR;
  input I7;
  input I8;
  input I2;
  input [0:0]m_ready_d;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_wlast;
  input [1:0]m_axi_wready;
  input p_46_out;
  input match;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I7;
  wire I8;
  wire O1;
  wire O13;
  wire O14;
  wire O2;
  wire O3;
  wire [0:0]SR;
  wire aclk;
  wire [2:0]fifoaddr;
  wire load_s1;
  wire m_aready;
  wire [1:0]m_axi_wready;
  wire [1:0]m_axi_wvalid;
  wire [0:0]m_ready_d;
  wire match;
  wire \n_0_FSM_sequential_state[0]_i_1 ;
  wire \n_0_FSM_sequential_state[0]_i_2 ;
  wire \n_0_FSM_sequential_state[1]_i_1 ;
  wire \n_0_FSM_sequential_state[1]_i_2 ;
  wire \n_0_FSM_sequential_state[2]_i_1 ;
  wire \n_0_FSM_sequential_state[2]_i_2 ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_state_reg[0] ;
(* RTL_KEEP = "yes" *)   wire \n_0_FSM_sequential_state_reg[1] ;
  wire \n_0_gen_rep[0].fifoaddr[0]_i_1 ;
  wire \n_0_gen_rep[0].fifoaddr[1]_i_1 ;
  wire \n_0_gen_rep[0].fifoaddr[2]_i_1 ;
  wire \n_0_storage_data1[0]_i_1 ;
  wire \n_0_storage_data1[1]_i_1 ;
  wire \n_0_storage_data1[1]_i_3 ;
(* RTL_KEEP = "yes" *)   wire [0:0]out;
  wire p_0_in8_out;
  wire p_0_out;
  wire p_2_out;
  wire p_46_out;
  wire push;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i1;
  wire ss_wr_awready;
  wire [1:0]storage_data1;
  wire write_cs0;

LUT5 #(
    .INIT(32'h0000222E)) 
     \FSM_sequential_state[0]_i_1 
       (.I0(\n_0_FSM_sequential_state_reg[0] ),
        .I1(\n_0_FSM_sequential_state[2]_i_2 ),
        .I2(\n_0_FSM_sequential_state[0]_i_2 ),
        .I3(out),
        .I4(O1),
        .O(\n_0_FSM_sequential_state[0]_i_1 ));
LUT6 #(
    .INIT(64'h00FFFFFF8A8ACFCF)) 
     \FSM_sequential_state[0]_i_2 
       (.I0(m_aready),
        .I1(m_ready_d),
        .I2(s_axi_awvalid),
        .I3(p_0_in8_out),
        .I4(\n_0_FSM_sequential_state_reg[0] ),
        .I5(\n_0_FSM_sequential_state_reg[1] ),
        .O(\n_0_FSM_sequential_state[0]_i_2 ));
LUT5 #(
    .INIT(32'h0000222E)) 
     \FSM_sequential_state[1]_i_1 
       (.I0(\n_0_FSM_sequential_state_reg[1] ),
        .I1(\n_0_FSM_sequential_state[2]_i_2 ),
        .I2(\n_0_FSM_sequential_state[1]_i_2 ),
        .I3(out),
        .I4(O1),
        .O(\n_0_FSM_sequential_state[1]_i_1 ));
LUT6 #(
    .INIT(64'hFF00FFFF8A8A3030)) 
     \FSM_sequential_state[1]_i_2 
       (.I0(m_aready),
        .I1(m_ready_d),
        .I2(s_axi_awvalid),
        .I3(p_0_in8_out),
        .I4(\n_0_FSM_sequential_state_reg[0] ),
        .I5(\n_0_FSM_sequential_state_reg[1] ),
        .O(\n_0_FSM_sequential_state[1]_i_2 ));
LUT3 #(
    .INIT(8'h04)) 
     \FSM_sequential_state[2]_i_1 
       (.I0(\n_0_FSM_sequential_state[2]_i_2 ),
        .I1(out),
        .I2(O1),
        .O(\n_0_FSM_sequential_state[2]_i_1 ));
LUT6 #(
    .INIT(64'h00000000B4E41444)) 
     \FSM_sequential_state[2]_i_2 
       (.I0(\n_0_FSM_sequential_state_reg[1] ),
        .I1(I2),
        .I2(\n_0_FSM_sequential_state_reg[0] ),
        .I3(m_aready),
        .I4(p_0_in8_out),
        .I5(out),
        .O(\n_0_FSM_sequential_state[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \FSM_sequential_state[2]_i_3 
       (.I0(fifoaddr[1]),
        .I1(fifoaddr[2]),
        .I2(O3),
        .I3(push),
        .I4(fifoaddr[0]),
        .O(p_0_in8_out));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_state[0]_i_1 ),
        .Q(\n_0_FSM_sequential_state_reg[0] ),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_state[1]_i_1 ),
        .Q(\n_0_FSM_sequential_state_reg[1] ),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_state_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_state[2]_i_1 ),
        .Q(out),
        .R(1'b0));
FDRE areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(SR),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     \gen_axi.write_cs[1]_i_2 
       (.I0(storage_data1[1]),
        .I1(storage_data1[0]),
        .I2(O2),
        .I3(s_axi_wvalid),
        .I4(s_axi_wlast),
        .O(write_cs0));
LUT3 #(
    .INIT(8'h96)) 
     \gen_rep[0].fifoaddr[0]_i_1 
       (.I0(push),
        .I1(O3),
        .I2(fifoaddr[0]),
        .O(\n_0_gen_rep[0].fifoaddr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT4 #(
    .INIT(16'hE718)) 
     \gen_rep[0].fifoaddr[1]_i_1 
       (.I0(fifoaddr[0]),
        .I1(push),
        .I2(O3),
        .I3(fifoaddr[1]),
        .O(\n_0_gen_rep[0].fifoaddr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'hFE7F0180)) 
     \gen_rep[0].fifoaddr[2]_i_1 
       (.I0(fifoaddr[0]),
        .I1(fifoaddr[1]),
        .I2(push),
        .I3(O3),
        .I4(fifoaddr[2]),
        .O(\n_0_gen_rep[0].fifoaddr[2]_i_1 ));
LUT4 #(
    .INIT(16'h0080)) 
     \gen_rep[0].fifoaddr[2]_i_2 
       (.I0(m_aready),
        .I1(\n_0_FSM_sequential_state_reg[1] ),
        .I2(\n_0_FSM_sequential_state_reg[0] ),
        .I3(out),
        .O(O3));
(* syn_keep = "1" *) 
   FDSE \gen_rep[0].fifoaddr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_rep[0].fifoaddr[0]_i_1 ),
        .Q(fifoaddr[0]),
        .S(SR));
(* syn_keep = "1" *) 
   FDSE \gen_rep[0].fifoaddr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_rep[0].fifoaddr[1]_i_1 ),
        .Q(fifoaddr[1]),
        .S(SR));
(* syn_keep = "1" *) 
   FDSE \gen_rep[0].fifoaddr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_gen_rep[0].fifoaddr[2]_i_1 ),
        .Q(fifoaddr[2]),
        .S(SR));
zynq_bd_axi_data_fifo_v2_1_ndeep_srl__parameterized0 \gen_srls[0].gen_rep[0].srl_nx1 
       (.I1(I1),
        .aclk(aclk),
        .fifoaddr(fifoaddr),
        .p_2_out(p_2_out),
        .push(push));
zynq_bd_axi_data_fifo_v2_1_ndeep_srl__parameterized0_70 \gen_srls[0].gen_rep[1].srl_nx1 
       (.D(D),
        .I1(O2),
        .I2(I2),
        .aclk(aclk),
        .fifoaddr(fifoaddr),
        .m_aready(m_aready),
        .m_axi_wready(m_axi_wready),
        .out({out,\n_0_FSM_sequential_state_reg[1] ,\n_0_FSM_sequential_state_reg[0] }),
        .p_0_out(p_0_out),
        .p_46_out(p_46_out),
        .push(push),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wvalid(s_axi_wvalid),
        .ss_wr_awready(ss_wr_awready),
        .storage_data1(storage_data1));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \m_axi_wvalid[0]_INST_0 
       (.I0(s_axi_wvalid),
        .I1(O2),
        .I2(storage_data1[0]),
        .I3(storage_data1[1]),
        .O(m_axi_wvalid[0]));
LUT4 #(
    .INIT(16'h0800)) 
     \m_axi_wvalid[1]_INST_0 
       (.I0(s_axi_wvalid),
        .I1(O2),
        .I2(storage_data1[1]),
        .I3(storage_data1[0]),
        .O(m_axi_wvalid[1]));
LUT6 #(
    .INIT(64'hA0A0A0A0C03FC0C0)) 
     m_valid_i_i_2
       (.I0(p_0_in8_out),
        .I1(m_aready),
        .I2(\n_0_FSM_sequential_state_reg[0] ),
        .I3(m_ready_d),
        .I4(s_axi_awvalid),
        .I5(\n_0_FSM_sequential_state_reg[1] ),
        .O(O13));
LUT6 #(
    .INIT(64'h888888888BBB8888)) 
     m_valid_i_i_3
       (.I0(p_0_in8_out),
        .I1(\n_0_FSM_sequential_state_reg[1] ),
        .I2(m_aready),
        .I3(\n_0_FSM_sequential_state_reg[0] ),
        .I4(s_axi_awvalid),
        .I5(m_ready_d),
        .O(O14));
FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I8),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0AA80A0800A80008)) 
     \s_axi_wready[0]_INST_0 
       (.I0(O2),
        .I1(m_axi_wready[0]),
        .I2(storage_data1[1]),
        .I3(storage_data1[0]),
        .I4(p_46_out),
        .I5(m_axi_wready[1]),
        .O(s_axi_wready));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     s_ready_i_i_2
       (.I0(fifoaddr[0]),
        .I1(O3),
        .I2(fifoaddr[1]),
        .I3(push),
        .I4(fifoaddr[2]),
        .O(s_ready_i1));
FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I7),
        .Q(ss_wr_awready),
        .R(1'b0));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     \storage_data1[0]_i_1 
       (.I0(p_2_out),
        .I1(I1),
        .I2(\n_0_storage_data1[1]_i_3 ),
        .I3(load_s1),
        .I4(storage_data1[0]),
        .O(\n_0_storage_data1[0]_i_1 ));
LUT5 #(
    .INIT(32'hA3FFA300)) 
     \storage_data1[1]_i_1 
       (.I0(p_0_out),
        .I1(match),
        .I2(\n_0_storage_data1[1]_i_3 ),
        .I3(load_s1),
        .I4(storage_data1[1]),
        .O(\n_0_storage_data1[1]_i_1 ));
LUT3 #(
    .INIT(8'h40)) 
     \storage_data1[1]_i_3 
       (.I0(out),
        .I1(\n_0_FSM_sequential_state_reg[0] ),
        .I2(\n_0_FSM_sequential_state_reg[1] ),
        .O(\n_0_storage_data1[1]_i_3 ));
LUT6 #(
    .INIT(64'h2000200023012000)) 
     \storage_data1[1]_i_4 
       (.I0(\n_0_FSM_sequential_state_reg[0] ),
        .I1(out),
        .I2(\n_0_FSM_sequential_state_reg[1] ),
        .I3(m_aready),
        .I4(s_axi_awvalid),
        .I5(m_ready_d),
        .O(load_s1));
FDRE \storage_data1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_storage_data1[0]_i_1 ),
        .Q(storage_data1[0]),
        .R(1'b0));
FDRE \storage_data1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_storage_data1[1]_i_1 ),
        .Q(storage_data1[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_ndeep_srl" *) 
module zynq_bd_axi_data_fifo_v2_1_ndeep_srl__parameterized0
   (p_2_out,
    push,
    I1,
    fifoaddr,
    aclk);
  output p_2_out;
  input push;
  input I1;
  input [2:0]fifoaddr;
  input aclk;

  wire I1;
  wire aclk;
  wire [2:0]fifoaddr;
  wire p_2_out;
  wire push;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
   (* srl_bus_name = "axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls " *) 
   (* srl_name = "axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \gen_primitive_shifter.gen_srls[0].srl_inst 
       (.A0(fifoaddr[0]),
        .A1(fifoaddr[1]),
        .A2(fifoaddr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(aclk),
        .D(I1),
        .Q(p_2_out));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_ndeep_srl" *) 
module zynq_bd_axi_data_fifo_v2_1_ndeep_srl__parameterized0_70
   (p_0_out,
    push,
    m_aready,
    D,
    fifoaddr,
    aclk,
    out,
    I2,
    ss_wr_awready,
    I1,
    s_axi_wvalid,
    s_axi_wlast,
    m_axi_wready,
    p_46_out,
    storage_data1);
  output p_0_out;
  output push;
  output m_aready;
  input [0:0]D;
  input [2:0]fifoaddr;
  input aclk;
  input [2:0]out;
  input I2;
  input ss_wr_awready;
  input I1;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_wlast;
  input [1:0]m_axi_wready;
  input p_46_out;
  input [1:0]storage_data1;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire aclk;
  wire [2:0]fifoaddr;
  wire m_aready;
  wire m_aready0;
  wire [1:0]m_axi_wready;
  wire [2:0]out;
  wire p_0_out;
  wire p_46_out;
  wire push;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wvalid;
  wire ss_wr_awready;
  wire [1:0]storage_data1;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
   (* srl_bus_name = "axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls " *) 
   (* srl_name = "axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \gen_primitive_shifter.gen_srls[0].srl_inst 
       (.A0(fifoaddr[0]),
        .A1(fifoaddr[1]),
        .A2(fifoaddr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(aclk),
        .D(D),
        .Q(p_0_out));
LUT6 #(
    .INIT(64'h3010000000100000)) 
     \gen_primitive_shifter.gen_srls[0].srl_inst_i_1 
       (.I0(m_aready),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(I2),
        .I5(ss_wr_awready),
        .O(push));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_primitive_shifter.gen_srls[0].srl_inst_i_2 
       (.I0(m_aready0),
        .I1(I1),
        .I2(s_axi_wvalid),
        .I3(s_axi_wlast),
        .O(m_aready));
LUT5 #(
    .INIT(32'h0CAF0CA0)) 
     \gen_primitive_shifter.gen_srls[0].srl_inst_i_4 
       (.I0(m_axi_wready[1]),
        .I1(p_46_out),
        .I2(storage_data1[0]),
        .I3(storage_data1[1]),
        .I4(m_axi_wready[0]),
        .O(m_aready0));
endmodule

(* ORIG_REF_NAME = "axi_gpio" *) (* C_FAMILY = "zynq" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_GPIO_WIDTH = "4" *) (* C_GPIO2_WIDTH = "32" *) 
(* C_ALL_INPUTS = "0" *) (* C_ALL_INPUTS_2 = "0" *) (* C_ALL_OUTPUTS = "1" *) 
(* C_ALL_OUTPUTS_2 = "0" *) (* C_INTERRUPT_PRESENT = "0" *) (* C_DOUT_DEFAULT = "0" *) 
(* C_TRI_DEFAULT = "-1" *) (* C_IS_DUAL = "0" *) (* C_DOUT_DEFAULT_2 = "0" *) 
(* C_TRI_DEFAULT_2 = "-1" *) (* ip_group = "LOGICORE" *) (* downgradeipidentifiedwarnings = "yes" *) 
module zynq_bd_axi_gpio__parameterized0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    ip2intc_irpt,
    gpio_io_i,
    gpio_io_o,
    gpio_io_t,
    gpio2_io_i,
    gpio2_io_o,
    gpio2_io_t);
  (* max_fanout = "10000" *) (* sigis = "Clk" *) input s_axi_aclk;
  (* max_fanout = "10000" *) (* sigis = "Rst" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output ip2intc_irpt;
  input [3:0]gpio_io_i;
  output [3:0]gpio_io_o;
  output [3:0]gpio_io_t;
  input [31:0]gpio2_io_i;
  output [31:0]gpio2_io_o;
  output [31:0]gpio2_io_t;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:3]DBus_Reg;
  wire bus2ip_reset;
  wire [31:0]gpio2_io_i;
  wire [3:0]gpio_io_i;
  wire [3:0]gpio_io_o;
  wire [3:0]gpio_io_t;
  wire [28:31]ip2bus_data;
  wire [28:31]ip2bus_data_i_D1;
  wire ip2bus_rdack_i;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i;
  wire ip2bus_wrack_i_D1;
  wire n_11_AXI_LITE_IPIF_I;
  wire n_12_AXI_LITE_IPIF_I;
  wire n_4_gpio_core_1;
  wire n_5_AXI_LITE_IPIF_I;
  wire n_5_gpio_core_1;
  wire n_6_AXI_LITE_IPIF_I;
  wire p_0_in;
  wire p_1_in;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [3:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign gpio2_io_o[31] = \<const0> ;
  assign gpio2_io_o[30] = \<const0> ;
  assign gpio2_io_o[29] = \<const0> ;
  assign gpio2_io_o[28] = \<const0> ;
  assign gpio2_io_o[27] = \<const0> ;
  assign gpio2_io_o[26] = \<const0> ;
  assign gpio2_io_o[25] = \<const0> ;
  assign gpio2_io_o[24] = \<const0> ;
  assign gpio2_io_o[23] = \<const0> ;
  assign gpio2_io_o[22] = \<const0> ;
  assign gpio2_io_o[21] = \<const0> ;
  assign gpio2_io_o[20] = \<const0> ;
  assign gpio2_io_o[19] = \<const0> ;
  assign gpio2_io_o[18] = \<const0> ;
  assign gpio2_io_o[17] = \<const0> ;
  assign gpio2_io_o[16] = \<const0> ;
  assign gpio2_io_o[15] = \<const0> ;
  assign gpio2_io_o[14] = \<const0> ;
  assign gpio2_io_o[13] = \<const0> ;
  assign gpio2_io_o[12] = \<const0> ;
  assign gpio2_io_o[11] = \<const0> ;
  assign gpio2_io_o[10] = \<const0> ;
  assign gpio2_io_o[9] = \<const0> ;
  assign gpio2_io_o[8] = \<const0> ;
  assign gpio2_io_o[7] = \<const0> ;
  assign gpio2_io_o[6] = \<const0> ;
  assign gpio2_io_o[5] = \<const0> ;
  assign gpio2_io_o[4] = \<const0> ;
  assign gpio2_io_o[3] = \<const0> ;
  assign gpio2_io_o[2] = \<const0> ;
  assign gpio2_io_o[1] = \<const0> ;
  assign gpio2_io_o[0] = \<const0> ;
  assign gpio2_io_t[31] = \<const1> ;
  assign gpio2_io_t[30] = \<const1> ;
  assign gpio2_io_t[29] = \<const1> ;
  assign gpio2_io_t[28] = \<const1> ;
  assign gpio2_io_t[27] = \<const1> ;
  assign gpio2_io_t[26] = \<const1> ;
  assign gpio2_io_t[25] = \<const1> ;
  assign gpio2_io_t[24] = \<const1> ;
  assign gpio2_io_t[23] = \<const1> ;
  assign gpio2_io_t[22] = \<const1> ;
  assign gpio2_io_t[21] = \<const1> ;
  assign gpio2_io_t[20] = \<const1> ;
  assign gpio2_io_t[19] = \<const1> ;
  assign gpio2_io_t[18] = \<const1> ;
  assign gpio2_io_t[17] = \<const1> ;
  assign gpio2_io_t[16] = \<const1> ;
  assign gpio2_io_t[15] = \<const1> ;
  assign gpio2_io_t[14] = \<const1> ;
  assign gpio2_io_t[13] = \<const1> ;
  assign gpio2_io_t[12] = \<const1> ;
  assign gpio2_io_t[11] = \<const1> ;
  assign gpio2_io_t[10] = \<const1> ;
  assign gpio2_io_t[9] = \<const1> ;
  assign gpio2_io_t[8] = \<const1> ;
  assign gpio2_io_t[7] = \<const1> ;
  assign gpio2_io_t[6] = \<const1> ;
  assign gpio2_io_t[5] = \<const1> ;
  assign gpio2_io_t[4] = \<const1> ;
  assign gpio2_io_t[3] = \<const1> ;
  assign gpio2_io_t[2] = \<const1> ;
  assign gpio2_io_t[1] = \<const1> ;
  assign gpio2_io_t[0] = \<const1> ;
  assign ip2intc_irpt = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3:0] = \^s_axi_rdata [3:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_wready = s_axi_awready;
zynq_bd_axi_lite_ipif AXI_LITE_IPIF_I
       (.D({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3]}),
        .E(n_11_AXI_LITE_IPIF_I),
        .I1(n_4_gpio_core_1),
        .I2(n_5_gpio_core_1),
        .O1(n_5_AXI_LITE_IPIF_I),
        .O2(n_6_AXI_LITE_IPIF_I),
        .O3(n_12_AXI_LITE_IPIF_I),
        .Q({ip2bus_data_i_D1[28],ip2bus_data_i_D1[29],ip2bus_data_i_D1[30],ip2bus_data_i_D1[31]}),
        .bus2ip_reset(bus2ip_reset),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .p_1_in(p_1_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[3]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[3]}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[31:28],s_axi_wdata[3:0]}),
        .s_axi_wvalid(s_axi_wvalid));
GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     bus2ip_reset_i_1
       (.I0(s_axi_aresetn),
        .O(p_0_in));
FDRE bus2ip_reset_reg
       (.C(s_axi_aclk),
        .CE(\<const1> ),
        .D(p_0_in),
        .Q(bus2ip_reset),
        .R(\<const0> ));
zynq_bd_GPIO_Core gpio_core_1
       (.D({ip2bus_data[28],ip2bus_data[29],ip2bus_data[30],ip2bus_data[31]}),
        .E(n_12_AXI_LITE_IPIF_I),
        .I1(n_5_AXI_LITE_IPIF_I),
        .I2(n_6_AXI_LITE_IPIF_I),
        .I3({DBus_Reg[0],DBus_Reg[1],DBus_Reg[2],DBus_Reg[3]}),
        .I4(n_11_AXI_LITE_IPIF_I),
        .O1(n_4_gpio_core_1),
        .O2(n_5_gpio_core_1),
        .bus2ip_reset(bus2ip_reset),
        .gpio_io_i(gpio_io_i),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(gpio_io_t),
        .ip2bus_rdack_i(ip2bus_rdack_i),
        .ip2bus_wrack_i(ip2bus_wrack_i),
        .p_1_in(p_1_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[3:2]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[3:2]));
FDRE \ip2bus_data_i_D1_reg[28] 
       (.C(s_axi_aclk),
        .CE(\<const1> ),
        .D(ip2bus_data[28]),
        .Q(ip2bus_data_i_D1[28]),
        .R(bus2ip_reset));
FDRE \ip2bus_data_i_D1_reg[29] 
       (.C(s_axi_aclk),
        .CE(\<const1> ),
        .D(ip2bus_data[29]),
        .Q(ip2bus_data_i_D1[29]),
        .R(bus2ip_reset));
FDRE \ip2bus_data_i_D1_reg[30] 
       (.C(s_axi_aclk),
        .CE(\<const1> ),
        .D(ip2bus_data[30]),
        .Q(ip2bus_data_i_D1[30]),
        .R(bus2ip_reset));
FDRE \ip2bus_data_i_D1_reg[31] 
       (.C(s_axi_aclk),
        .CE(\<const1> ),
        .D(ip2bus_data[31]),
        .Q(ip2bus_data_i_D1[31]),
        .R(bus2ip_reset));
FDRE ip2bus_rdack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(\<const1> ),
        .D(ip2bus_rdack_i),
        .Q(ip2bus_rdack_i_D1),
        .R(bus2ip_reset));
FDRE ip2bus_wrack_i_D1_reg
       (.C(s_axi_aclk),
        .CE(\<const1> ),
        .D(ip2bus_wrack_i),
        .Q(ip2bus_wrack_i_D1),
        .R(bus2ip_reset));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module zynq_bd_axi_lite_ipif
   (p_1_in,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_arready,
    O1,
    O2,
    D,
    E,
    O3,
    s_axi_rdata,
    s_axi_aclk,
    ip2bus_wrack_i_D1,
    s_axi_arvalid,
    ip2bus_rdack_i_D1,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wdata,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    bus2ip_reset,
    I1,
    I2,
    Q);
  output p_1_in;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_arready;
  output O1;
  output O2;
  output [3:0]D;
  output [0:0]E;
  output [0:0]O3;
  output [3:0]s_axi_rdata;
  input s_axi_aclk;
  input ip2bus_wrack_i_D1;
  input s_axi_arvalid;
  input ip2bus_rdack_i_D1;
  input [1:0]s_axi_awaddr;
  input [1:0]s_axi_araddr;
  input [7:0]s_axi_wdata;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input bus2ip_reset;
  input I1;
  input I2;
  input [3:0]Q;

  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [0:0]O3;
  wire [3:0]Q;
  wire bus2ip_reset;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire p_1_in;
  wire s_axi_aclk;
  wire [1:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [1:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [3:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [7:0]s_axi_wdata;
  wire s_axi_wvalid;

zynq_bd_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .E(E),
        .I1(I1),
        .I2(I2),
        .O1(p_1_in),
        .O2(O1),
        .O3(O2),
        .O4(O3),
        .Q(Q),
        .bus2ip_reset(bus2ip_reset),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_axi_protocol_converter" *) 
module zynq_bd_axi_protocol_converter_v2_1_axi_protocol_converter
   (O1,
    O2,
    O3,
    O4,
    Q,
    O5,
    O6,
    O7,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awaddr,
    m_axi_araddr,
    s_axi_awvalid,
    m_axi_arready,
    s_axi_rready,
    s_axi_bready,
    s_axi_arvalid,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_bresp,
    m_axi_awready,
    m_axi_bvalid,
    m_axi_rvalid,
    aresetn);
  output O1;
  output O2;
  output O3;
  output O4;
  output [22:0]Q;
  output [13:0]O5;
  output [22:0]O6;
  output [46:0]O7;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input s_axi_awvalid;
  input m_axi_arready;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_arvalid;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [11:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [1:0]m_axi_bresp;
  input m_axi_awready;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input aresetn;

  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [13:0]O5;
  wire [22:0]O6;
  wire [46:0]O7;
  wire [22:0]Q;
  wire aclk;
  wire aresetn;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;

zynq_bd_axi_protocol_converter_v2_1_b2s \gen_axilite.gen_b2s_conv.axilite_b2s 
       (.O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .aclk(aclk),
        .aresetn(aresetn),
        .in(in),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s
   (O1,
    O2,
    O3,
    O4,
    Q,
    O5,
    O6,
    O7,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_arvalid,
    m_axi_rready,
    m_axi_awaddr,
    m_axi_araddr,
    s_axi_awvalid,
    m_axi_arready,
    s_axi_rready,
    s_axi_bready,
    s_axi_arvalid,
    aclk,
    in,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    m_axi_bresp,
    m_axi_awready,
    m_axi_bvalid,
    m_axi_rvalid,
    aresetn);
  output O1;
  output O2;
  output O3;
  output O4;
  output [22:0]Q;
  output [13:0]O5;
  output [22:0]O6;
  output [46:0]O7;
  output m_axi_awvalid;
  output m_axi_bready;
  output m_axi_arvalid;
  output m_axi_rready;
  output [11:0]m_axi_awaddr;
  output [11:0]m_axi_araddr;
  input s_axi_awvalid;
  input m_axi_arready;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_arvalid;
  input aclk;
  input [33:0]in;
  input [11:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [11:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [1:0]m_axi_bresp;
  input m_axi_awready;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input aresetn;

  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [13:0]O5;
  wire [22:0]O6;
  wire [46:0]O7;
  wire [22:0]Q;
  wire aclk;
  wire [1:0]\ar_cmd_fsm_0/state ;
  wire \ar_pipe/p_1_in ;
  wire areset_d1;
  wire aresetn;
  wire [1:0]\aw_cmd_fsm_0/state ;
  wire \aw_pipe/p_1_in ;
  wire [7:4]axlen;
  wire [11:0]b_awid;
  wire [7:0]b_awlen;
  wire b_push;
  wire \cmd_translator_0/incr_cmd_0/sel_first ;
  wire \cmd_translator_0/incr_cmd_0/sel_first_2 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_3 ;
  wire [2:1]\cmd_translator_0/wrap_cmd_0/wrap_second_len ;
  wire [3:1]\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ;
  wire [2:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r ;
  wire [3:0]\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_4 ;
  wire [33:0]in;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire \n_0_RD.r_channel_0 ;
  wire \n_0_WR.b_channel_0 ;
  wire n_125_SI_REG;
  wire n_126_SI_REG;
  wire n_127_SI_REG;
  wire n_128_SI_REG;
  wire n_129_SI_REG;
  wire n_130_SI_REG;
  wire n_131_SI_REG;
  wire n_132_SI_REG;
  wire n_133_SI_REG;
  wire n_134_SI_REG;
  wire n_135_SI_REG;
  wire n_136_SI_REG;
  wire n_137_SI_REG;
  wire n_138_SI_REG;
  wire n_139_SI_REG;
  wire \n_13_WR.aw_channel_0 ;
  wire n_140_SI_REG;
  wire n_151_SI_REG;
  wire n_152_SI_REG;
  wire n_153_SI_REG;
  wire n_154_SI_REG;
  wire n_155_SI_REG;
  wire n_156_SI_REG;
  wire n_158_SI_REG;
  wire n_160_SI_REG;
  wire n_164_SI_REG;
  wire n_165_SI_REG;
  wire n_166_SI_REG;
  wire n_167_SI_REG;
  wire n_168_SI_REG;
  wire n_169_SI_REG;
  wire n_170_SI_REG;
  wire n_171_SI_REG;
  wire n_172_SI_REG;
  wire n_173_SI_REG;
  wire n_174_SI_REG;
  wire n_175_SI_REG;
  wire n_176_SI_REG;
  wire n_177_SI_REG;
  wire n_178_SI_REG;
  wire n_179_SI_REG;
  wire n_180_SI_REG;
  wire n_181_SI_REG;
  wire n_182_SI_REG;
  wire n_183_SI_REG;
  wire n_184_SI_REG;
  wire n_185_SI_REG;
  wire n_186_SI_REG;
  wire n_187_SI_REG;
  wire n_188_SI_REG;
  wire n_189_SI_REG;
  wire n_190_SI_REG;
  wire n_191_SI_REG;
  wire n_192_SI_REG;
  wire n_193_SI_REG;
  wire n_194_SI_REG;
  wire n_195_SI_REG;
  wire n_196_SI_REG;
  wire n_197_SI_REG;
  wire n_198_SI_REG;
  wire n_199_SI_REG;
  wire \n_1_RD.ar_channel_0 ;
  wire \n_1_RD.r_channel_0 ;
  wire \n_1_WR.b_channel_0 ;
  wire n_200_SI_REG;
  wire n_20_SI_REG;
  wire n_21_SI_REG;
  wire n_22_SI_REG;
  wire n_23_SI_REG;
  wire \n_2_RD.ar_channel_0 ;
  wire \n_2_WR.aw_channel_0 ;
  wire \n_2_WR.b_channel_0 ;
  wire \n_3_RD.ar_channel_0 ;
  wire \n_3_WR.b_channel_0 ;
  wire n_66_SI_REG;
  wire \n_8_RD.ar_channel_0 ;
  wire \n_8_WR.aw_channel_0 ;
  wire r_push;
  wire r_rlast;
  wire [11:0]s_arid;
  wire [11:0]s_arid_r;
  wire [11:0]s_awid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire shandshake;
  wire [11:0]si_rs_araddr;
  wire [1:1]si_rs_arburst;
  wire [3:0]si_rs_arlen;
  wire [1:0]si_rs_arsize;
  wire si_rs_arvalid;
  wire [11:0]si_rs_awaddr;
  wire [1:1]si_rs_awburst;
  wire [3:0]si_rs_awlen;
  wire [1:0]si_rs_awsize;
  wire si_rs_awvalid;
  wire [11:0]si_rs_bid;
  wire si_rs_bready;
  wire [1:0]si_rs_bresp;
  wire si_rs_bvalid;
  wire [31:0]si_rs_rdata;
  wire [11:0]si_rs_rid;
  wire si_rs_rlast;
  wire si_rs_rready;
  wire [1:0]si_rs_rresp;
  wire [3:1]wrap_cnt;

zynq_bd_axi_protocol_converter_v2_1_b2s_ar_channel \RD.ar_channel_0 
       (.D(\cmd_translator_0/wrap_cmd_0/wrap_second_len [2]),
        .E(\ar_pipe/p_1_in ),
        .I1(n_160_SI_REG),
        .I10(n_164_SI_REG),
        .I11(n_168_SI_REG),
        .I12(n_167_SI_REG),
        .I13(n_190_SI_REG),
        .I14(n_199_SI_REG),
        .I15(n_158_SI_REG),
        .I16({n_191_SI_REG,n_192_SI_REG,n_193_SI_REG,n_194_SI_REG,n_195_SI_REG,n_196_SI_REG,n_197_SI_REG}),
        .I17({n_133_SI_REG,n_134_SI_REG,n_135_SI_REG,n_136_SI_REG}),
        .I18({n_137_SI_REG,n_138_SI_REG,n_139_SI_REG,n_140_SI_REG}),
        .I2(n_165_SI_REG),
        .I25({n_177_SI_REG,n_178_SI_REG,n_179_SI_REG}),
        .I3(n_176_SI_REG),
        .I4(n_180_SI_REG),
        .I5(n_181_SI_REG),
        .I6(n_182_SI_REG),
        .I7(\n_1_RD.r_channel_0 ),
        .I8(n_166_SI_REG),
        .I9({\cmd_translator_0/wrap_cmd_0/axaddr_offset [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset [1:0]}),
        .O1(\cmd_translator_0/wrap_cmd_0/wrap_second_len [1]),
        .O2(\n_1_RD.ar_channel_0 ),
        .O3(\n_2_RD.ar_channel_0 ),
        .O4(\n_3_RD.ar_channel_0 ),
        .O5(\ar_cmd_fsm_0/state ),
        .O6({\cmd_translator_0/wrap_cmd_0/wrap_second_len_r [2],\cmd_translator_0/wrap_cmd_0/wrap_second_len_r [0]}),
        .O7(\n_8_RD.ar_channel_0 ),
        .O8({\cmd_translator_0/wrap_cmd_0/axaddr_offset_r [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset_r [1:0]}),
        .O9(s_arid_r),
        .Q({s_arid,axlen,si_rs_arlen,si_rs_arburst,si_rs_arsize,si_rs_araddr}),
        .S(n_66_SI_REG),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first ),
        .si_rs_arvalid(si_rs_arvalid));
zynq_bd_axi_protocol_converter_v2_1_b2s_r_channel \RD.r_channel_0 
       (.D(s_arid_r),
        .O1(\n_0_RD.r_channel_0 ),
        .O2(\n_1_RD.r_channel_0 ),
        .O3({si_rs_rid,si_rs_rlast}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out({si_rs_rresp,si_rs_rdata}),
        .r_push(r_push),
        .r_rlast(r_rlast),
        .si_rs_rready(si_rs_rready));
zynq_bd_axi_register_slice_v2_1_axi_register_slice SI_REG
       (.D(wrap_cnt),
        .E(\aw_pipe/p_1_in ),
        .I1(\aw_cmd_fsm_0/state ),
        .I10(\cmd_translator_0/wrap_cmd_0/wrap_second_len [1]),
        .I11(\n_8_RD.ar_channel_0 ),
        .I12(\n_1_RD.ar_channel_0 ),
        .I13({\cmd_translator_0/wrap_cmd_0/wrap_second_len_r [2],\cmd_translator_0/wrap_cmd_0/wrap_second_len_r [0]}),
        .I14({\cmd_translator_0/wrap_cmd_0/axaddr_offset_r [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset_r [1:0]}),
        .I15(n_158_SI_REG),
        .I16(\ar_cmd_fsm_0/state ),
        .I17({n_133_SI_REG,n_134_SI_REG,n_135_SI_REG,n_136_SI_REG}),
        .I18({n_137_SI_REG,n_138_SI_REG,n_139_SI_REG,n_140_SI_REG}),
        .I19(si_rs_bresp),
        .I2(\n_3_RD.ar_channel_0 ),
        .I20({si_rs_rid,si_rs_rlast}),
        .I21({si_rs_rresp,si_rs_rdata}),
        .I22(\ar_pipe/p_1_in ),
        .I25({n_177_SI_REG,n_178_SI_REG,n_179_SI_REG}),
        .I3(\n_2_RD.ar_channel_0 ),
        .I4(\n_0_RD.r_channel_0 ),
        .I5(\n_2_WR.aw_channel_0 ),
        .I6(\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_4 ),
        .I7(\n_8_WR.aw_channel_0 ),
        .I8(\n_13_WR.aw_channel_0 ),
        .I9(\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_3 ),
        .O1(O1),
        .O10(n_152_SI_REG),
        .O11(n_153_SI_REG),
        .O12(n_154_SI_REG),
        .O13(n_155_SI_REG),
        .O14(n_156_SI_REG),
        .O15(\cmd_translator_0/wrap_cmd_0/wrap_second_len [2]),
        .O16(n_160_SI_REG),
        .O17({\cmd_translator_0/wrap_cmd_0/axaddr_offset [3],\cmd_translator_0/wrap_cmd_0/axaddr_offset [1:0]}),
        .O18(n_164_SI_REG),
        .O19(n_165_SI_REG),
        .O2(O3),
        .O20(n_166_SI_REG),
        .O21(n_167_SI_REG),
        .O22(n_168_SI_REG),
        .O23(n_169_SI_REG),
        .O24(n_173_SI_REG),
        .O25(n_174_SI_REG),
        .O26(n_175_SI_REG),
        .O27(n_176_SI_REG),
        .O28(n_180_SI_REG),
        .O29(n_181_SI_REG),
        .O3(O4),
        .O30(n_182_SI_REG),
        .O31({n_183_SI_REG,n_184_SI_REG,n_185_SI_REG,n_186_SI_REG,n_187_SI_REG,n_188_SI_REG,n_189_SI_REG}),
        .O32(n_190_SI_REG),
        .O33({n_191_SI_REG,n_192_SI_REG,n_193_SI_REG,n_194_SI_REG,n_195_SI_REG,n_196_SI_REG,n_197_SI_REG}),
        .O34(n_198_SI_REG),
        .O35(n_199_SI_REG),
        .O36(O5),
        .O37(O7),
        .O4(O2),
        .O5({s_arid,axlen,si_rs_arlen,si_rs_arburst,si_rs_arsize,O6,si_rs_araddr}),
        .O6({n_125_SI_REG,n_126_SI_REG,n_127_SI_REG,n_128_SI_REG}),
        .O7({n_129_SI_REG,n_130_SI_REG,n_131_SI_REG,n_132_SI_REG}),
        .O8(\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ),
        .O9(n_151_SI_REG),
        .Q({s_awid,n_20_SI_REG,n_21_SI_REG,n_22_SI_REG,n_23_SI_REG,si_rs_awlen,si_rs_awburst,si_rs_awsize,Q,si_rs_awaddr}),
        .S(n_66_SI_REG),
        .SR(n_200_SI_REG),
        .aclk(aclk),
        .aresetn(aresetn),
        .axaddr_incr0({n_170_SI_REG,n_171_SI_REG,n_172_SI_REG}),
        .axaddr_offset(\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .b_push(b_push),
        .m_axi_arready(m_axi_arready),
        .out(si_rs_bid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first_2 ),
        .sel_first_0(\cmd_translator_0/incr_cmd_0/sel_first ),
        .shandshake(shandshake),
        .si_rs_arvalid(si_rs_arvalid),
        .si_rs_awvalid(si_rs_awvalid),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid),
        .si_rs_rready(si_rs_rready));
zynq_bd_axi_protocol_converter_v2_1_b2s_aw_channel \WR.aw_channel_0 
       (.D(wrap_cnt),
        .E(\aw_pipe/p_1_in ),
        .I1({s_awid,n_20_SI_REG,n_21_SI_REG,n_22_SI_REG,n_23_SI_REG,si_rs_awlen,si_rs_awburst,si_rs_awsize,si_rs_awaddr}),
        .I10(\cmd_translator_0/wrap_cmd_0/wrap_second_len_1 ),
        .I11(n_151_SI_REG),
        .I12(\cmd_translator_0/wrap_cmd_0/axaddr_offset_0 ),
        .I13(n_156_SI_REG),
        .I14(\n_3_WR.b_channel_0 ),
        .I15(\n_2_WR.b_channel_0 ),
        .I16(\n_1_WR.b_channel_0 ),
        .I17(\n_0_WR.b_channel_0 ),
        .I18(n_198_SI_REG),
        .I19({n_183_SI_REG,n_184_SI_REG,n_185_SI_REG,n_186_SI_REG,n_187_SI_REG,n_188_SI_REG,n_189_SI_REG}),
        .I2(n_154_SI_REG),
        .I3(n_169_SI_REG),
        .I4(n_173_SI_REG),
        .I5(n_174_SI_REG),
        .I6(n_175_SI_REG),
        .I7(n_155_SI_REG),
        .I8(n_153_SI_REG),
        .I9(n_152_SI_REG),
        .O1(\n_2_WR.aw_channel_0 ),
        .O2(\cmd_translator_0/wrap_cmd_0/wrap_second_len_r_4 ),
        .O3(\n_8_WR.aw_channel_0 ),
        .O4(\cmd_translator_0/wrap_cmd_0/axaddr_offset_r_3 ),
        .O5(\n_13_WR.aw_channel_0 ),
        .O6({n_125_SI_REG,n_126_SI_REG,n_127_SI_REG,n_128_SI_REG}),
        .O7({n_129_SI_REG,n_130_SI_REG,n_131_SI_REG,n_132_SI_REG}),
        .Q(\aw_cmd_fsm_0/state ),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr0({n_170_SI_REG,n_171_SI_REG,n_172_SI_REG}),
        .b_push(b_push),
        .in({b_awid,b_awlen}),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .sel_first(\cmd_translator_0/incr_cmd_0/sel_first_2 ),
        .si_rs_awvalid(si_rs_awvalid));
zynq_bd_axi_protocol_converter_v2_1_b2s_b_channel \WR.b_channel_0 
       (.O1(\n_0_WR.b_channel_0 ),
        .O2(\n_1_WR.b_channel_0 ),
        .O3(\n_2_WR.b_channel_0 ),
        .O4(\n_3_WR.b_channel_0 ),
        .O5(si_rs_bresp),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .in({b_awid,b_awlen}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(si_rs_bid),
        .shandshake(shandshake),
        .si_rs_bready(si_rs_bready),
        .si_rs_bvalid(si_rs_bvalid));
FDRE areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_200_SI_REG),
        .Q(areset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_ar_channel" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_ar_channel
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    sel_first,
    r_push,
    m_axi_arvalid,
    r_rlast,
    m_axi_araddr,
    E,
    O9,
    aclk,
    I1,
    Q,
    I2,
    si_rs_arvalid,
    m_axi_arready,
    I3,
    I4,
    I5,
    I6,
    I7,
    D,
    I8,
    I9,
    I10,
    areset_d1,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I25,
    S,
    I17,
    I18);
  output [0:0]O1;
  output O2;
  output O3;
  output O4;
  output [1:0]O5;
  output [1:0]O6;
  output O7;
  output [2:0]O8;
  output sel_first;
  output r_push;
  output m_axi_arvalid;
  output r_rlast;
  output [11:0]m_axi_araddr;
  output [0:0]E;
  output [11:0]O9;
  input aclk;
  input I1;
  input [34:0]Q;
  input I2;
  input si_rs_arvalid;
  input m_axi_arready;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input [0:0]D;
  input I8;
  input [2:0]I9;
  input I10;
  input areset_d1;
  input I11;
  input I12;
  input I13;
  input I14;
  input [0:0]I15;
  input [6:0]I16;
  input [2:0]I25;
  input [0:0]S;
  input [3:0]I17;
  input [3:0]I18;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire [0:0]I15;
  wire [6:0]I16;
  wire [3:0]I17;
  wire [3:0]I18;
  wire I2;
  wire [2:0]I25;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [2:0]I9;
  wire [0:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire [1:0]O5;
  wire [1:0]O6;
  wire O7;
  wire [2:0]O8;
  wire [11:0]O9;
  wire [34:0]Q;
  wire [0:0]S;
  wire aclk;
  wire areset_d1;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire n_0_ar_cmd_fsm_0;
  wire n_0_cmd_translator_0;
  wire n_10_ar_cmd_fsm_0;
  wire n_11_cmd_translator_0;
  wire n_12_cmd_translator_0;
  wire n_13_ar_cmd_fsm_0;
  wire n_18_ar_cmd_fsm_0;
  wire n_1_ar_cmd_fsm_0;
  wire n_21_ar_cmd_fsm_0;
  wire n_22_ar_cmd_fsm_0;
  wire n_23_ar_cmd_fsm_0;
  wire n_24_ar_cmd_fsm_0;
  wire n_26_ar_cmd_fsm_0;
  wire n_2_ar_cmd_fsm_0;
  wire n_2_cmd_translator_0;
  wire n_3_cmd_translator_0;
  wire n_4_cmd_translator_0;
  wire n_5_cmd_translator_0;
  wire n_6_ar_cmd_fsm_0;
  wire n_6_cmd_translator_0;
  wire n_7_ar_cmd_fsm_0;
  wire n_7_cmd_translator_0;
  wire n_8_ar_cmd_fsm_0;
  wire n_8_cmd_translator_0;
  wire n_9_ar_cmd_fsm_0;
  wire r_push;
  wire r_rlast;
  wire sel_first;
  wire sel_first_i;
  wire si_rs_arvalid;
  wire [2:2]\wrap_cmd_0/axaddr_offset ;
  wire [2:2]\wrap_cmd_0/axaddr_offset_r ;
  wire [3:0]\wrap_cmd_0/wrap_second_len ;
  wire [3:1]\wrap_cmd_0/wrap_second_len_r ;
  wire wrap_next_pending;

zynq_bd_axi_protocol_converter_v2_1_b2s_rd_cmd_fsm ar_cmd_fsm_0
       (.D({n_0_ar_cmd_fsm_0,n_1_ar_cmd_fsm_0,n_2_ar_cmd_fsm_0}),
        .E(O2),
        .I1(I1),
        .I10(I10),
        .I11(n_2_cmd_translator_0),
        .I12(I12),
        .I13(n_0_cmd_translator_0),
        .I14(n_8_cmd_translator_0),
        .I15(I13),
        .I16(n_12_cmd_translator_0),
        .I17(n_7_cmd_translator_0),
        .I18(sel_first),
        .I2({Q[20:19],Q[17:14]}),
        .I3(n_11_cmd_translator_0),
        .I4(D),
        .I5({\wrap_cmd_0/wrap_second_len_r [3],\wrap_cmd_0/wrap_second_len_r [1],O6[0]}),
        .I6({O8[2],\wrap_cmd_0/axaddr_offset_r }),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1({\wrap_cmd_0/wrap_second_len [3],O1,\wrap_cmd_0/wrap_second_len [0]}),
        .O10(n_21_ar_cmd_fsm_0),
        .O11(n_22_ar_cmd_fsm_0),
        .O12(n_23_ar_cmd_fsm_0),
        .O13(n_24_ar_cmd_fsm_0),
        .O14(\wrap_cmd_0/axaddr_offset ),
        .O15(n_26_ar_cmd_fsm_0),
        .O16(E),
        .O2({n_6_ar_cmd_fsm_0,n_7_ar_cmd_fsm_0,n_8_ar_cmd_fsm_0,n_9_ar_cmd_fsm_0}),
        .O3(n_10_ar_cmd_fsm_0),
        .O4(O3),
        .O5(O4),
        .O6(n_13_ar_cmd_fsm_0),
        .O7(O5),
        .O8(O7),
        .O9(n_18_ar_cmd_fsm_0),
        .Q({n_3_cmd_translator_0,n_4_cmd_translator_0,n_5_cmd_translator_0,n_6_cmd_translator_0}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .incr_next_pending(incr_next_pending),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .r_push(r_push),
        .sel_first_i(sel_first_i),
        .si_rs_arvalid(si_rs_arvalid),
        .wrap_next_pending(wrap_next_pending));
zynq_bd_axi_protocol_converter_v2_1_b2s_cmd_translator_63 cmd_translator_0
       (.D({n_6_ar_cmd_fsm_0,n_7_ar_cmd_fsm_0,n_8_ar_cmd_fsm_0,n_9_ar_cmd_fsm_0}),
        .E(O2),
        .I1(n_18_ar_cmd_fsm_0),
        .I10(n_13_ar_cmd_fsm_0),
        .I11(I11),
        .I12(O5),
        .I13(n_22_ar_cmd_fsm_0),
        .I14(I14),
        .I15({I9[2],\wrap_cmd_0/axaddr_offset ,I9[1:0]}),
        .I16({\wrap_cmd_0/wrap_second_len [3],D,O1,\wrap_cmd_0/wrap_second_len [0]}),
        .I17(n_24_ar_cmd_fsm_0),
        .I18({n_0_ar_cmd_fsm_0,I15,n_1_ar_cmd_fsm_0,n_2_ar_cmd_fsm_0}),
        .I19(I16),
        .I2(n_21_ar_cmd_fsm_0),
        .I20(n_23_ar_cmd_fsm_0),
        .I21(I17),
        .I22(I18),
        .I25(I25),
        .I3(n_26_ar_cmd_fsm_0),
        .I4(n_10_ar_cmd_fsm_0),
        .I5(I2),
        .I6(I3),
        .I7(I4),
        .I8(I5),
        .I9(I6),
        .O1(n_0_cmd_translator_0),
        .O10({\wrap_cmd_0/wrap_second_len_r [3],O6[1],\wrap_cmd_0/wrap_second_len_r [1],O6[0]}),
        .O2(n_2_cmd_translator_0),
        .O3({n_3_cmd_translator_0,n_4_cmd_translator_0,n_5_cmd_translator_0,n_6_cmd_translator_0}),
        .O4(n_7_cmd_translator_0),
        .O5(n_8_cmd_translator_0),
        .O6(sel_first),
        .O7(n_11_cmd_translator_0),
        .O8(n_12_cmd_translator_0),
        .O9({O8[2],\wrap_cmd_0/axaddr_offset_r ,O8[1:0]}),
        .Q({Q[22:21],Q[18:0]}),
        .S(S),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .incr_next_pending(incr_next_pending),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .r_rlast(r_rlast),
        .sel_first_i(sel_first_i),
        .si_rs_arvalid(si_rs_arvalid),
        .wrap_next_pending(wrap_next_pending));
FDRE \s_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(O9[0]),
        .R(1'b0));
FDRE \s_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(O9[10]),
        .R(1'b0));
FDRE \s_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[34]),
        .Q(O9[11]),
        .R(1'b0));
FDRE \s_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(O9[1]),
        .R(1'b0));
FDRE \s_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(O9[2]),
        .R(1'b0));
FDRE \s_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(O9[3]),
        .R(1'b0));
FDRE \s_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(O9[4]),
        .R(1'b0));
FDRE \s_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(O9[5]),
        .R(1'b0));
FDRE \s_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(O9[6]),
        .R(1'b0));
FDRE \s_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(O9[7]),
        .R(1'b0));
FDRE \s_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(O9[8]),
        .R(1'b0));
FDRE \s_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(O9[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_aw_channel" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_aw_channel
   (Q,
    O1,
    b_push,
    O2,
    O3,
    O4,
    O5,
    sel_first,
    E,
    m_axi_awvalid,
    m_axi_awaddr,
    in,
    aclk,
    si_rs_awvalid,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    D,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    areset_d1,
    I14,
    m_axi_awready,
    I15,
    I16,
    I17,
    I18,
    I19,
    axaddr_incr0,
    O6,
    O7);
  output [1:0]Q;
  output O1;
  output b_push;
  output [3:0]O2;
  output O3;
  output [3:0]O4;
  output O5;
  output sel_first;
  output [0:0]E;
  output m_axi_awvalid;
  output [11:0]m_axi_awaddr;
  output [19:0]in;
  input aclk;
  input si_rs_awvalid;
  input [34:0]I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input [2:0]D;
  input I8;
  input I9;
  input [2:0]I10;
  input I11;
  input [3:0]I12;
  input I13;
  input areset_d1;
  input I14;
  input m_axi_awready;
  input I15;
  input I16;
  input I17;
  input I18;
  input [6:0]I19;
  input [2:0]axaddr_incr0;
  input [3:0]O6;
  input [3:0]O7;

  wire [2:0]D;
  wire [0:0]E;
  wire [34:0]I1;
  wire [2:0]I10;
  wire I11;
  wire [3:0]I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [6:0]I19;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [3:0]O2;
  wire O3;
  wire [3:0]O4;
  wire O5;
  wire [3:0]O6;
  wire [3:0]O7;
  wire [1:0]Q;
  wire aclk;
  wire areset_d1;
  wire [2:0]axaddr_incr0;
  wire b_push;
  wire [19:0]in;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire n_0_aw_cmd_fsm_0;
  wire n_0_cmd_translator_0;
  wire n_10_aw_cmd_fsm_0;
  wire n_10_cmd_translator_0;
  wire n_11_aw_cmd_fsm_0;
  wire n_12_cmd_translator_0;
  wire n_13_aw_cmd_fsm_0;
  wire n_17_aw_cmd_fsm_0;
  wire n_18_aw_cmd_fsm_0;
  wire n_1_aw_cmd_fsm_0;
  wire n_1_cmd_translator_0;
  wire n_23_aw_cmd_fsm_0;
  wire n_24_aw_cmd_fsm_0;
  wire n_25_aw_cmd_fsm_0;
  wire n_26_aw_cmd_fsm_0;
  wire n_2_aw_cmd_fsm_0;
  wire n_2_cmd_translator_0;
  wire n_3_aw_cmd_fsm_0;
  wire n_3_cmd_translator_0;
  wire n_4_aw_cmd_fsm_0;
  wire n_4_cmd_translator_0;
  wire n_5_cmd_translator_0;
  wire n_6_cmd_translator_0;
  wire n_7_cmd_translator_0;
  wire n_8_aw_cmd_fsm_0;
  wire n_8_cmd_translator_0;
  wire n_9_aw_cmd_fsm_0;
  wire n_9_cmd_translator_0;
  wire sel_first;
  wire sel_first_i;
  wire si_rs_awvalid;
  wire [0:0]\wrap_cmd_0/wrap_second_len ;
  wire [0:0]wrap_cnt;
  wire wrap_next_pending;

zynq_bd_axi_protocol_converter_v2_1_b2s_wr_cmd_fsm aw_cmd_fsm_0
       (.D({n_0_aw_cmd_fsm_0,n_1_aw_cmd_fsm_0,n_2_aw_cmd_fsm_0,n_3_aw_cmd_fsm_0}),
        .E(O1),
        .I1({I1[20:19],I1[16:12],I1[3:0]}),
        .I10(n_7_cmd_translator_0),
        .I11(I11),
        .I12(I12[2]),
        .I13(I13),
        .I14(n_9_cmd_translator_0),
        .I15(n_1_cmd_translator_0),
        .I16(n_2_cmd_translator_0),
        .I17(I14),
        .I18(n_8_cmd_translator_0),
        .I19(sel_first),
        .I2(n_0_cmd_translator_0),
        .I20(I15),
        .I21(I16),
        .I22(I17),
        .I3(n_10_cmd_translator_0),
        .I4(O2[0]),
        .I5(O4[3]),
        .I6(n_12_cmd_translator_0),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_4_aw_cmd_fsm_0),
        .O10(O5),
        .O11(n_23_aw_cmd_fsm_0),
        .O12(n_24_aw_cmd_fsm_0),
        .O13(n_25_aw_cmd_fsm_0),
        .O14(n_26_aw_cmd_fsm_0),
        .O15(E),
        .O2(Q),
        .O3(b_push),
        .O4(n_13_aw_cmd_fsm_0),
        .O5(n_17_aw_cmd_fsm_0),
        .O6(n_18_aw_cmd_fsm_0),
        .O7(wrap_cnt),
        .O8(\wrap_cmd_0/wrap_second_len ),
        .O9(O3),
        .Q({n_3_cmd_translator_0,n_4_cmd_translator_0,n_5_cmd_translator_0,n_6_cmd_translator_0}),
        .S({n_8_aw_cmd_fsm_0,n_9_aw_cmd_fsm_0,n_10_aw_cmd_fsm_0,n_11_aw_cmd_fsm_0}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .incr_next_pending(incr_next_pending),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .sel_first_i(sel_first_i),
        .si_rs_awvalid(si_rs_awvalid),
        .wrap_next_pending(wrap_next_pending));
zynq_bd_axi_protocol_converter_v2_1_b2s_cmd_translator cmd_translator_0
       (.D({n_0_aw_cmd_fsm_0,n_1_aw_cmd_fsm_0,n_2_aw_cmd_fsm_0,n_3_aw_cmd_fsm_0}),
        .E(O1),
        .I1(n_13_aw_cmd_fsm_0),
        .I10(I6),
        .I11(n_18_aw_cmd_fsm_0),
        .I12(Q),
        .I13(n_25_aw_cmd_fsm_0),
        .I14(I12),
        .I15({I10,\wrap_cmd_0/wrap_second_len }),
        .I16(n_23_aw_cmd_fsm_0),
        .I17({D,wrap_cnt}),
        .I18(I18),
        .I19(I19),
        .I2(n_17_aw_cmd_fsm_0),
        .I20(n_24_aw_cmd_fsm_0),
        .I21(O6),
        .I22(O7),
        .I3(n_26_aw_cmd_fsm_0),
        .I4(n_4_aw_cmd_fsm_0),
        .I5(I2),
        .I6({I1[22:21],I1[18:0]}),
        .I7(I3),
        .I8(I4),
        .I9(I5),
        .O1(n_0_cmd_translator_0),
        .O10(O4),
        .O11(O2),
        .O2(n_1_cmd_translator_0),
        .O3(n_2_cmd_translator_0),
        .O4(n_7_cmd_translator_0),
        .O5(n_8_cmd_translator_0),
        .O6(n_9_cmd_translator_0),
        .O7(n_10_cmd_translator_0),
        .O8(sel_first),
        .O9(n_12_cmd_translator_0),
        .Q({n_3_cmd_translator_0,n_4_cmd_translator_0,n_5_cmd_translator_0,n_6_cmd_translator_0}),
        .S({n_8_aw_cmd_fsm_0,n_9_aw_cmd_fsm_0,n_10_aw_cmd_fsm_0,n_11_aw_cmd_fsm_0}),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr0(axaddr_incr0),
        .b_push(b_push),
        .incr_next_pending(incr_next_pending),
        .m_axi_awaddr(m_axi_awaddr),
        .sel_first_i(sel_first_i),
        .si_rs_awvalid(si_rs_awvalid),
        .wrap_next_pending(wrap_next_pending));
FDRE \s_awid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[23]),
        .Q(in[8]),
        .R(1'b0));
FDRE \s_awid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[33]),
        .Q(in[18]),
        .R(1'b0));
FDRE \s_awid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[34]),
        .Q(in[19]),
        .R(1'b0));
FDRE \s_awid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[24]),
        .Q(in[9]),
        .R(1'b0));
FDRE \s_awid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[25]),
        .Q(in[10]),
        .R(1'b0));
FDRE \s_awid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[26]),
        .Q(in[11]),
        .R(1'b0));
FDRE \s_awid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[27]),
        .Q(in[12]),
        .R(1'b0));
FDRE \s_awid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[28]),
        .Q(in[13]),
        .R(1'b0));
FDRE \s_awid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[29]),
        .Q(in[14]),
        .R(1'b0));
FDRE \s_awid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[30]),
        .Q(in[15]),
        .R(1'b0));
FDRE \s_awid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[31]),
        .Q(in[16]),
        .R(1'b0));
FDRE \s_awid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[32]),
        .Q(in[17]),
        .R(1'b0));
FDRE \s_awlen_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[15]),
        .Q(in[0]),
        .R(1'b0));
FDRE \s_awlen_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[16]),
        .Q(in[1]),
        .R(1'b0));
FDRE \s_awlen_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[17]),
        .Q(in[2]),
        .R(1'b0));
FDRE \s_awlen_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[18]),
        .Q(in[3]),
        .R(1'b0));
FDRE \s_awlen_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[19]),
        .Q(in[4]),
        .R(1'b0));
FDRE \s_awlen_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[20]),
        .Q(in[5]),
        .R(1'b0));
FDRE \s_awlen_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[21]),
        .Q(in[6]),
        .R(1'b0));
FDRE \s_awlen_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(I1[22]),
        .Q(in[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_b_channel" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_b_channel
   (O1,
    O2,
    O3,
    O4,
    m_axi_bready,
    out,
    O5,
    si_rs_bvalid,
    shandshake,
    aclk,
    b_push,
    m_axi_bvalid,
    areset_d1,
    in,
    si_rs_bready,
    m_axi_bresp);
  output O1;
  output O2;
  output O3;
  output O4;
  output m_axi_bready;
  output [11:0]out;
  output [1:0]O5;
  output si_rs_bvalid;
  input shandshake;
  input aclk;
  input b_push;
  input m_axi_bvalid;
  input areset_d1;
  input [19:0]in;
  input si_rs_bready;
  input [1:0]m_axi_bresp;

  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [1:0]O5;
  wire aclk;
  wire areset_d1;
  wire b_push;
  wire [7:0]bresp_cnt_reg__0;
  wire bresp_push;
  wire [19:0]in;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire \n_0_bresp_cnt[7]_i_3 ;
  wire n_0_bresp_fifo_0;
  wire n_0_bvalid_i_i_1;
  wire \n_0_s_bresp_acc[0]_i_1 ;
  wire \n_0_s_bresp_acc[1]_i_1 ;
  wire \n_0_s_bresp_acc_reg[0] ;
  wire \n_0_s_bresp_acc_reg[1] ;
  wire [11:0]out;
  wire [7:0]p_0_in;
  wire s_bresp_acc0;
  wire shandshake;
  wire shandshake_r;
  wire si_rs_bready;
  wire si_rs_bvalid;

zynq_bd_axi_protocol_converter_v2_1_b2s_simple_fifo bid_fifo_0
       (.O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .Q(bresp_cnt_reg__0),
        .SR(s_bresp_acc0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .b_push(b_push),
        .bresp_push(bresp_push),
        .in(in),
        .mhandshake_r(mhandshake_r),
        .out(out),
        .shandshake_r(shandshake_r));
LUT1 #(
    .INIT(2'h1)) 
     \bresp_cnt[0]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \bresp_cnt[1]_i_1 
       (.I0(bresp_cnt_reg__0[0]),
        .I1(bresp_cnt_reg__0[1]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \bresp_cnt[2]_i_1 
       (.I0(bresp_cnt_reg__0[2]),
        .I1(bresp_cnt_reg__0[1]),
        .I2(bresp_cnt_reg__0[0]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \bresp_cnt[3]_i_1 
       (.I0(bresp_cnt_reg__0[3]),
        .I1(bresp_cnt_reg__0[0]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[2]),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \bresp_cnt[4]_i_1 
       (.I0(bresp_cnt_reg__0[4]),
        .I1(bresp_cnt_reg__0[2]),
        .I2(bresp_cnt_reg__0[1]),
        .I3(bresp_cnt_reg__0[0]),
        .I4(bresp_cnt_reg__0[3]),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \bresp_cnt[5]_i_1 
       (.I0(bresp_cnt_reg__0[5]),
        .I1(bresp_cnt_reg__0[3]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[1]),
        .I4(bresp_cnt_reg__0[2]),
        .I5(bresp_cnt_reg__0[4]),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \bresp_cnt[6]_i_1 
       (.I0(bresp_cnt_reg__0[6]),
        .I1(\n_0_bresp_cnt[7]_i_3 ),
        .O(p_0_in[6]));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \bresp_cnt[7]_i_2 
       (.I0(bresp_cnt_reg__0[7]),
        .I1(\n_0_bresp_cnt[7]_i_3 ),
        .I2(bresp_cnt_reg__0[6]),
        .O(p_0_in[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \bresp_cnt[7]_i_3 
       (.I0(bresp_cnt_reg__0[5]),
        .I1(bresp_cnt_reg__0[3]),
        .I2(bresp_cnt_reg__0[0]),
        .I3(bresp_cnt_reg__0[1]),
        .I4(bresp_cnt_reg__0[2]),
        .I5(bresp_cnt_reg__0[4]),
        .O(\n_0_bresp_cnt[7]_i_3 ));
FDRE \bresp_cnt_reg[0] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[0]),
        .Q(bresp_cnt_reg__0[0]),
        .R(s_bresp_acc0));
FDRE \bresp_cnt_reg[1] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[1]),
        .Q(bresp_cnt_reg__0[1]),
        .R(s_bresp_acc0));
FDRE \bresp_cnt_reg[2] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[2]),
        .Q(bresp_cnt_reg__0[2]),
        .R(s_bresp_acc0));
FDRE \bresp_cnt_reg[3] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[3]),
        .Q(bresp_cnt_reg__0[3]),
        .R(s_bresp_acc0));
FDRE \bresp_cnt_reg[4] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[4]),
        .Q(bresp_cnt_reg__0[4]),
        .R(s_bresp_acc0));
FDRE \bresp_cnt_reg[5] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[5]),
        .Q(bresp_cnt_reg__0[5]),
        .R(s_bresp_acc0));
FDRE \bresp_cnt_reg[6] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[6]),
        .Q(bresp_cnt_reg__0[6]),
        .R(s_bresp_acc0));
FDRE \bresp_cnt_reg[7] 
       (.C(aclk),
        .CE(mhandshake_r),
        .D(p_0_in[7]),
        .Q(bresp_cnt_reg__0[7]),
        .R(s_bresp_acc0));
zynq_bd_axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 bresp_fifo_0
       (.I1(O1),
        .O1(n_0_bresp_fifo_0),
        .O2(O2),
        .O5(O5),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .bresp_push(bresp_push),
        .in({\n_0_s_bresp_acc_reg[1] ,\n_0_s_bresp_acc_reg[0] }),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .mhandshake(mhandshake),
        .mhandshake_r(mhandshake_r),
        .shandshake_r(shandshake_r));
LUT4 #(
    .INIT(16'h003A)) 
     bvalid_i_i_1
       (.I0(n_0_bresp_fifo_0),
        .I1(si_rs_bready),
        .I2(si_rs_bvalid),
        .I3(areset_d1),
        .O(n_0_bvalid_i_i_1));
FDRE bvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_bvalid_i_i_1),
        .Q(si_rs_bvalid),
        .R(1'b0));
FDRE mhandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mhandshake),
        .Q(mhandshake_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EACECCCC)) 
     \s_bresp_acc[0]_i_1 
       (.I0(m_axi_bresp[0]),
        .I1(\n_0_s_bresp_acc_reg[0] ),
        .I2(\n_0_s_bresp_acc_reg[1] ),
        .I3(m_axi_bresp[1]),
        .I4(mhandshake),
        .I5(s_bresp_acc0),
        .O(\n_0_s_bresp_acc[0]_i_1 ));
LUT4 #(
    .INIT(16'h00EA)) 
     \s_bresp_acc[1]_i_1 
       (.I0(\n_0_s_bresp_acc_reg[1] ),
        .I1(m_axi_bresp[1]),
        .I2(mhandshake),
        .I3(s_bresp_acc0),
        .O(\n_0_s_bresp_acc[1]_i_1 ));
FDRE \s_bresp_acc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_s_bresp_acc[0]_i_1 ),
        .Q(\n_0_s_bresp_acc_reg[0] ),
        .R(1'b0));
FDRE \s_bresp_acc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_s_bresp_acc[1]_i_1 ),
        .Q(\n_0_s_bresp_acc_reg[1] ),
        .R(1'b0));
FDRE shandshake_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(shandshake),
        .Q(shandshake_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_cmd_translator" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_cmd_translator
   (O1,
    O2,
    O3,
    Q,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    m_axi_awaddr,
    O10,
    O11,
    incr_next_pending,
    aclk,
    wrap_next_pending,
    sel_first_i,
    I1,
    I2,
    I3,
    I4,
    I5,
    E,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I18,
    b_push,
    I12,
    si_rs_awvalid,
    areset_d1,
    I13,
    D,
    I14,
    I15,
    I16,
    I17,
    I19,
    I20,
    axaddr_incr0,
    S,
    I21,
    I22);
  output O1;
  output O2;
  output O3;
  output [3:0]Q;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output [11:0]m_axi_awaddr;
  output [3:0]O10;
  output [3:0]O11;
  input incr_next_pending;
  input aclk;
  input wrap_next_pending;
  input sel_first_i;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [0:0]E;
  input [20:0]I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I18;
  input b_push;
  input [1:0]I12;
  input si_rs_awvalid;
  input areset_d1;
  input [0:0]I13;
  input [3:0]D;
  input [3:0]I14;
  input [3:0]I15;
  input [0:0]I16;
  input [3:0]I17;
  input [6:0]I19;
  input [0:0]I20;
  input [2:0]axaddr_incr0;
  input [3:0]S;
  input [3:0]I21;
  input [3:0]I22;

  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [1:0]I12;
  wire [0:0]I13;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [0:0]I16;
  wire [3:0]I17;
  wire I18;
  wire [6:0]I19;
  wire I2;
  wire [0:0]I20;
  wire [3:0]I21;
  wire [3:0]I22;
  wire I3;
  wire I4;
  wire I5;
  wire [20:0]I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [3:0]O10;
  wire [3:0]O11;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire [2:0]axaddr_incr0;
  wire [11:0]axaddr_incr_reg;
  wire b_push;
  wire incr_next_pending;
  wire [11:0]m_axi_awaddr;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel_first_i;
  wire si_rs_awvalid;
  wire wrap_next_pending;

zynq_bd_axi_protocol_converter_v2_1_b2s_incr_cmd incr_cmd_0
       (.D(D),
        .E(E),
        .I10(I10),
        .I12(I12),
        .I13(I13),
        .I21(I21),
        .I22(I22),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6({I6[20:19],I6[17],I6[13:12],I6[3]}),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O2(O8),
        .O4(O4),
        .O7(O7),
        .O9(O9),
        .Q(Q),
        .S(S),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr0(axaddr_incr0),
        .axaddr_incr_reg(axaddr_incr_reg),
        .b_push(b_push),
        .incr_next_pending(incr_next_pending),
        .si_rs_awvalid(si_rs_awvalid));
LUT3 #(
    .INIT(8'hB8)) 
     \memory_reg[3][0]_srl4_i_2 
       (.I0(s_axburst_eq1),
        .I1(I6[14]),
        .I2(s_axburst_eq0),
        .O(O5));
FDRE s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .Q(s_axburst_eq0),
        .R(1'b0));
FDRE s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I2),
        .Q(s_axburst_eq1),
        .R(1'b0));
FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(O3),
        .R(1'b0));
zynq_bd_axi_protocol_converter_v2_1_b2s_wrap_cmd wrap_cmd_0
       (.E(E),
        .I11(I11),
        .I12(I12),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I20(I20),
        .I6(I6[18:0]),
        .O10(O10),
        .O11(O11),
        .O2(O2),
        .O6(O6),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr_reg(axaddr_incr_reg),
        .b_push(b_push),
        .m_axi_awaddr(m_axi_awaddr),
        .si_rs_awvalid(si_rs_awvalid),
        .wrap_next_pending(wrap_next_pending));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_cmd_translator" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_cmd_translator_63
   (O1,
    wrap_next_pending,
    O2,
    O3,
    O4,
    O5,
    O6,
    r_rlast,
    O7,
    O8,
    m_axi_araddr,
    O9,
    O10,
    incr_next_pending,
    aclk,
    sel_first_i,
    I1,
    I2,
    I3,
    E,
    Q,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I14,
    m_axi_arready,
    I12,
    si_rs_arvalid,
    areset_d1,
    I13,
    D,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I25,
    S,
    I21,
    I22);
  output O1;
  output wrap_next_pending;
  output O2;
  output [3:0]O3;
  output O4;
  output O5;
  output O6;
  output r_rlast;
  output O7;
  output O8;
  output [11:0]m_axi_araddr;
  output [3:0]O9;
  output [3:0]O10;
  input incr_next_pending;
  input aclk;
  input sel_first_i;
  input I1;
  input I2;
  input I3;
  input [0:0]E;
  input [20:0]Q;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I14;
  input m_axi_arready;
  input [1:0]I12;
  input si_rs_arvalid;
  input areset_d1;
  input [0:0]I13;
  input [3:0]D;
  input [3:0]I15;
  input [3:0]I16;
  input [0:0]I17;
  input [3:0]I18;
  input [6:0]I19;
  input [0:0]I20;
  input [2:0]I25;
  input [0:0]S;
  input [3:0]I21;
  input [3:0]I22;

  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [1:0]I12;
  wire [0:0]I13;
  wire I14;
  wire [3:0]I15;
  wire [3:0]I16;
  wire [0:0]I17;
  wire [3:0]I18;
  wire [6:0]I19;
  wire I2;
  wire [0:0]I20;
  wire [3:0]I21;
  wire [3:0]I22;
  wire [2:0]I25;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [3:0]O10;
  wire O2;
  wire [3:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [3:0]O9;
  wire [20:0]Q;
  wire [0:0]S;
  wire aclk;
  wire areset_d1;
  wire [11:0]axaddr_incr_reg;
  wire incr_next_pending;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire r_rlast;
  wire s_axburst_eq0;
  wire s_axburst_eq1;
  wire sel_first_i;
  wire si_rs_arvalid;
  wire wrap_next_pending;

zynq_bd_axi_protocol_converter_v2_1_b2s_incr_cmd_64 incr_cmd_0
       (.D(D),
        .E(E),
        .I1({Q[20:19],Q[17],Q[13:12],Q[3:1]}),
        .I12(I12),
        .I13(I13),
        .I21(I21),
        .I22(I22),
        .I25(I25),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O2(O6),
        .O4(O4),
        .O5(O5),
        .O8(O8),
        .Q(O3),
        .S(S),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr_reg(axaddr_incr_reg),
        .incr_next_pending(incr_next_pending),
        .m_axi_arready(m_axi_arready),
        .si_rs_arvalid(si_rs_arvalid));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'h27)) 
     r_rlast_r_i_1
       (.I0(Q[14]),
        .I1(s_axburst_eq1),
        .I2(s_axburst_eq0),
        .O(r_rlast));
FDRE s_axburst_eq0_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I1),
        .Q(s_axburst_eq0),
        .R(1'b0));
FDRE s_axburst_eq1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(I2),
        .Q(s_axburst_eq1),
        .R(1'b0));
FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sel_first_i),
        .Q(O2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'hCA)) 
     \state[1]_i_2 
       (.I0(s_axburst_eq0),
        .I1(s_axburst_eq1),
        .I2(Q[14]),
        .O(O7));
zynq_bd_axi_protocol_converter_v2_1_b2s_wrap_cmd_65 wrap_cmd_0
       (.E(E),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I20(I20),
        .O10(O10),
        .O9(O9),
        .Q(Q[18:0]),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .axaddr_incr_reg(axaddr_incr_reg),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .si_rs_arvalid(si_rs_arvalid),
        .wrap_next_pending(wrap_next_pending));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_incr_cmd" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_incr_cmd
   (O1,
    axaddr_incr_reg,
    Q,
    O4,
    O7,
    O2,
    O9,
    incr_next_pending,
    aclk,
    I3,
    I4,
    I5,
    I7,
    I8,
    I9,
    I10,
    E,
    I6,
    b_push,
    I12,
    si_rs_awvalid,
    areset_d1,
    I13,
    D,
    axaddr_incr0,
    S,
    I21,
    I22);
  output O1;
  output [11:0]axaddr_incr_reg;
  output [3:0]Q;
  output O4;
  output O7;
  output O2;
  output O9;
  input incr_next_pending;
  input aclk;
  input I3;
  input I4;
  input I5;
  input I7;
  input I8;
  input I9;
  input I10;
  input [0:0]E;
  input [5:0]I6;
  input b_push;
  input [1:0]I12;
  input si_rs_awvalid;
  input areset_d1;
  input [0:0]I13;
  input [3:0]D;
  input [2:0]axaddr_incr0;
  input [3:0]S;
  input [3:0]I21;
  input [3:0]I22;

  wire [3:0]D;
  wire [0:0]E;
  wire I10;
  wire [1:0]I12;
  wire [0:0]I13;
  wire [3:0]I21;
  wire [3:0]I22;
  wire I3;
  wire I4;
  wire I5;
  wire [5:0]I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O4;
  wire O7;
  wire O9;
  wire [3:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire [2:0]axaddr_incr0;
  wire [11:0]axaddr_incr_reg;
  wire b_push;
  wire [11:0]data;
  wire incr_next_pending;
  wire \n_0_axaddr_incr[0]_i_3 ;
  wire \n_0_axaddr_incr[10]_i_2 ;
  wire \n_0_axaddr_incr[11]_i_2 ;
  wire \n_0_axaddr_incr[1]_i_2 ;
  wire \n_0_axaddr_incr[2]_i_2 ;
  wire \n_0_axaddr_incr[3]_i_2 ;
  wire \n_0_axaddr_incr[4]_i_2 ;
  wire \n_0_axaddr_incr[5]_i_2 ;
  wire \n_0_axaddr_incr[6]_i_2 ;
  wire \n_0_axaddr_incr[7]_i_2 ;
  wire \n_0_axaddr_incr[8]_i_2 ;
  wire \n_0_axaddr_incr[9]_i_2 ;
  wire \n_0_axaddr_incr_reg[0]_i_2 ;
  wire \n_0_axaddr_incr_reg[0]_i_4 ;
  wire \n_0_axaddr_incr_reg[10]_i_1 ;
  wire \n_0_axaddr_incr_reg[10]_i_3 ;
  wire \n_0_axaddr_incr_reg[11]_i_1 ;
  wire \n_0_axaddr_incr_reg[1]_i_1 ;
  wire \n_0_axaddr_incr_reg[1]_i_3 ;
  wire \n_0_axaddr_incr_reg[2]_i_1 ;
  wire \n_0_axaddr_incr_reg[2]_i_3 ;
  wire \n_0_axaddr_incr_reg[3]_i_1 ;
  wire \n_0_axaddr_incr_reg[3]_i_3 ;
  wire \n_0_axaddr_incr_reg[4]_i_1 ;
  wire \n_0_axaddr_incr_reg[4]_i_3 ;
  wire \n_0_axaddr_incr_reg[4]_i_4 ;
  wire \n_0_axaddr_incr_reg[5]_i_1 ;
  wire \n_0_axaddr_incr_reg[5]_i_3 ;
  wire \n_0_axaddr_incr_reg[6]_i_1 ;
  wire \n_0_axaddr_incr_reg[6]_i_3 ;
  wire \n_0_axaddr_incr_reg[7]_i_1 ;
  wire \n_0_axaddr_incr_reg[7]_i_3 ;
  wire \n_0_axaddr_incr_reg[8]_i_1 ;
  wire \n_0_axaddr_incr_reg[8]_i_3 ;
  wire \n_0_axaddr_incr_reg[9]_i_1 ;
  wire \n_0_axaddr_incr_reg[9]_i_3 ;
  wire \n_0_axlen_cnt[2]_i_1 ;
  wire \n_0_axlen_cnt[3]_i_1__1 ;
  wire \n_0_axlen_cnt[6]_i_1 ;
  wire \n_0_axlen_cnt[7]_i_2 ;
  wire \n_0_axlen_cnt[7]_i_4 ;
  wire \n_0_axlen_cnt_reg[2] ;
  wire \n_0_axlen_cnt_reg[3] ;
  wire \n_0_axlen_cnt_reg[6] ;
  wire \n_0_axlen_cnt_reg[7] ;
  wire n_0_sel_first_i_1;
  wire \n_1_axaddr_incr_reg[0]_i_4 ;
  wire \n_1_axaddr_incr_reg[4]_i_4 ;
  wire \n_1_axaddr_incr_reg[8]_i_4 ;
  wire \n_2_axaddr_incr_reg[0]_i_4 ;
  wire \n_2_axaddr_incr_reg[4]_i_4 ;
  wire \n_2_axaddr_incr_reg[8]_i_4 ;
  wire \n_3_axaddr_incr_reg[0]_i_4 ;
  wire \n_3_axaddr_incr_reg[4]_i_4 ;
  wire \n_3_axaddr_incr_reg[8]_i_4 ;
  wire si_rs_awvalid;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_axaddr_incr_reg[9]_i_3_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axaddr_incr_reg[9]_i_3_CARRY4_DI_UNCONNECTED ;

LUT5 #(
    .INIT(32'hFFE100E1)) 
     \axaddr_incr[0]_i_3 
       (.I0(I6[2]),
        .I1(I6[1]),
        .I2(axaddr_incr_reg[0]),
        .I3(O2),
        .I4(data[0]),
        .O(\n_0_axaddr_incr[0]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[10]_i_2 
       (.I0(data[10]),
        .I1(O2),
        .I2(axaddr_incr_reg[10]),
        .O(\n_0_axaddr_incr[10]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[11]_i_2 
       (.I0(data[11]),
        .I1(O2),
        .I2(axaddr_incr_reg[11]),
        .O(\n_0_axaddr_incr[11]_i_2 ));
LUT5 #(
    .INIT(32'hFFD200D2)) 
     \axaddr_incr[1]_i_2 
       (.I0(I6[1]),
        .I1(I6[2]),
        .I2(axaddr_incr_reg[1]),
        .I3(O2),
        .I4(data[1]),
        .O(\n_0_axaddr_incr[1]_i_2 ));
LUT5 #(
    .INIT(32'hFFD200D2)) 
     \axaddr_incr[2]_i_2 
       (.I0(I6[2]),
        .I1(I6[1]),
        .I2(axaddr_incr_reg[2]),
        .I3(O2),
        .I4(data[2]),
        .O(\n_0_axaddr_incr[2]_i_2 ));
LUT5 #(
    .INIT(32'hFF780078)) 
     \axaddr_incr[3]_i_2 
       (.I0(I6[2]),
        .I1(I6[1]),
        .I2(axaddr_incr_reg[3]),
        .I3(O2),
        .I4(data[3]),
        .O(\n_0_axaddr_incr[3]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[4]_i_2 
       (.I0(data[4]),
        .I1(O2),
        .I2(axaddr_incr_reg[4]),
        .O(\n_0_axaddr_incr[4]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[5]_i_2 
       (.I0(data[5]),
        .I1(O2),
        .I2(axaddr_incr_reg[5]),
        .O(\n_0_axaddr_incr[5]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[6]_i_2 
       (.I0(data[6]),
        .I1(O2),
        .I2(axaddr_incr_reg[6]),
        .O(\n_0_axaddr_incr[6]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[7]_i_2 
       (.I0(data[7]),
        .I1(O2),
        .I2(axaddr_incr_reg[7]),
        .O(\n_0_axaddr_incr[7]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[8]_i_2 
       (.I0(data[8]),
        .I1(O2),
        .I2(axaddr_incr_reg[8]),
        .O(\n_0_axaddr_incr[8]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[9]_i_2 
       (.I0(data[9]),
        .I1(O2),
        .I2(axaddr_incr_reg[9]),
        .O(\n_0_axaddr_incr[9]_i_2 ));
FDRE \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[0]_i_2 ),
        .Q(axaddr_incr_reg[0]),
        .R(1'b0));
CARRY4 \axaddr_incr_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\n_0_axaddr_incr_reg[0]_i_4 ,\n_1_axaddr_incr_reg[0]_i_4 ,\n_2_axaddr_incr_reg[0]_i_4 ,\n_3_axaddr_incr_reg[0]_i_4 }),
        .CYINIT(1'b0),
        .DI({I6[0],axaddr_incr0}),
        .O(data[3:0]),
        .S(S));
FDRE \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[10]_i_1 ),
        .Q(axaddr_incr_reg[10]),
        .R(1'b0));
FDRE \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[11]_i_1 ),
        .Q(axaddr_incr_reg[11]),
        .R(1'b0));
FDRE \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[1]_i_1 ),
        .Q(axaddr_incr_reg[1]),
        .R(1'b0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \axaddr_incr_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_axaddr_incr_reg[4]_i_3 ,\n_0_axaddr_incr_reg[3]_i_3 ,\n_0_axaddr_incr_reg[2]_i_3 ,\n_0_axaddr_incr_reg[1]_i_3 }),
        .CYINIT(1'b0),
        .DI({I10,I9,I8,I7}),
        .O({\n_0_axaddr_incr_reg[3]_i_1 ,\n_0_axaddr_incr_reg[2]_i_1 ,\n_0_axaddr_incr_reg[1]_i_1 ,\n_0_axaddr_incr_reg[0]_i_2 }),
        .S({\n_0_axaddr_incr[3]_i_2 ,\n_0_axaddr_incr[2]_i_2 ,\n_0_axaddr_incr[1]_i_2 ,\n_0_axaddr_incr[0]_i_3 }));
FDRE \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[2]_i_1 ),
        .Q(axaddr_incr_reg[2]),
        .R(1'b0));
FDRE \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[3]_i_1 ),
        .Q(axaddr_incr_reg[3]),
        .R(1'b0));
FDRE \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[4]_i_1 ),
        .Q(axaddr_incr_reg[4]),
        .R(1'b0));
CARRY4 \axaddr_incr_reg[4]_i_4 
       (.CI(\n_0_axaddr_incr_reg[0]_i_4 ),
        .CO({\n_0_axaddr_incr_reg[4]_i_4 ,\n_1_axaddr_incr_reg[4]_i_4 ,\n_2_axaddr_incr_reg[4]_i_4 ,\n_3_axaddr_incr_reg[4]_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data[7:4]),
        .S(I21));
FDRE \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[5]_i_1 ),
        .Q(axaddr_incr_reg[5]),
        .R(1'b0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \axaddr_incr_reg[5]_i_3_CARRY4 
       (.CI(\n_0_axaddr_incr_reg[4]_i_3 ),
        .CO({\n_0_axaddr_incr_reg[8]_i_3 ,\n_0_axaddr_incr_reg[7]_i_3 ,\n_0_axaddr_incr_reg[6]_i_3 ,\n_0_axaddr_incr_reg[5]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_axaddr_incr_reg[7]_i_1 ,\n_0_axaddr_incr_reg[6]_i_1 ,\n_0_axaddr_incr_reg[5]_i_1 ,\n_0_axaddr_incr_reg[4]_i_1 }),
        .S({\n_0_axaddr_incr[7]_i_2 ,\n_0_axaddr_incr[6]_i_2 ,\n_0_axaddr_incr[5]_i_2 ,\n_0_axaddr_incr[4]_i_2 }));
FDRE \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[6]_i_1 ),
        .Q(axaddr_incr_reg[6]),
        .R(1'b0));
FDRE \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[7]_i_1 ),
        .Q(axaddr_incr_reg[7]),
        .R(1'b0));
FDRE \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[8]_i_1 ),
        .Q(axaddr_incr_reg[8]),
        .R(1'b0));
CARRY4 \axaddr_incr_reg[8]_i_4 
       (.CI(\n_0_axaddr_incr_reg[4]_i_4 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_4_CO_UNCONNECTED [3],\n_1_axaddr_incr_reg[8]_i_4 ,\n_2_axaddr_incr_reg[8]_i_4 ,\n_3_axaddr_incr_reg[8]_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data[11:8]),
        .S(I22));
FDRE \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[9]_i_1 ),
        .Q(axaddr_incr_reg[9]),
        .R(1'b0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \axaddr_incr_reg[9]_i_3_CARRY4 
       (.CI(\n_0_axaddr_incr_reg[8]_i_3 ),
        .CO({\NLW_axaddr_incr_reg[9]_i_3_CARRY4_CO_UNCONNECTED [3:2],\n_0_axaddr_incr_reg[10]_i_3 ,\n_0_axaddr_incr_reg[9]_i_3 }),
        .CYINIT(1'b0),
        .DI({\NLW_axaddr_incr_reg[9]_i_3_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_axaddr_incr_reg[11]_i_1 ,\n_0_axaddr_incr_reg[10]_i_1 ,\n_0_axaddr_incr_reg[9]_i_1 ,\n_0_axaddr_incr_reg[8]_i_1 }),
        .S({\n_0_axaddr_incr[11]_i_2 ,\n_0_axaddr_incr[10]_i_2 ,\n_0_axaddr_incr[9]_i_2 ,\n_0_axaddr_incr[8]_i_2 }));
LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
     \axlen_cnt[2]_i_1 
       (.I0(E),
        .I1(I6[3]),
        .I2(\n_0_axlen_cnt_reg[2] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(I4),
        .O(\n_0_axlen_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'hAAA90000FFFFFFFF)) 
     \axlen_cnt[3]_i_1__1 
       (.I0(\n_0_axlen_cnt_reg[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_axlen_cnt_reg[2] ),
        .I4(I4),
        .I5(I5),
        .O(\n_0_axlen_cnt[3]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \axlen_cnt[4]_i_2 
       (.I0(\n_0_axlen_cnt_reg[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_axlen_cnt_reg[2] ),
        .O(O9));
LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
     \axlen_cnt[6]_i_1 
       (.I0(E),
        .I1(I6[4]),
        .I2(\n_0_axlen_cnt_reg[6] ),
        .I3(O4),
        .I4(Q[3]),
        .I5(I4),
        .O(\n_0_axlen_cnt[6]_i_1 ));
LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
     \axlen_cnt[7]_i_2 
       (.I0(E),
        .I1(I6[5]),
        .I2(\n_0_axlen_cnt_reg[7] ),
        .I3(O4),
        .I4(\n_0_axlen_cnt[7]_i_4 ),
        .I5(I4),
        .O(\n_0_axlen_cnt[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \axlen_cnt[7]_i_3 
       (.I0(Q[2]),
        .I1(\n_0_axlen_cnt_reg[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_axlen_cnt_reg[3] ),
        .O(O4));
LUT2 #(
    .INIT(4'hE)) 
     \axlen_cnt[7]_i_4 
       (.I0(Q[3]),
        .I1(\n_0_axlen_cnt_reg[6] ),
        .O(\n_0_axlen_cnt[7]_i_4 ));
FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(I13),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(I13),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(I13),
        .D(\n_0_axlen_cnt[2]_i_1 ),
        .Q(\n_0_axlen_cnt_reg[2] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(I13),
        .D(\n_0_axlen_cnt[3]_i_1__1 ),
        .Q(\n_0_axlen_cnt_reg[3] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(I13),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(I13),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(I13),
        .D(\n_0_axlen_cnt[6]_i_1 ),
        .Q(\n_0_axlen_cnt_reg[6] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(I13),
        .D(\n_0_axlen_cnt[7]_i_2 ),
        .Q(\n_0_axlen_cnt_reg[7] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     next_pending_r_i_4__0
       (.I0(\n_0_axlen_cnt_reg[3] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\n_0_axlen_cnt_reg[2] ),
        .I4(\n_0_axlen_cnt_reg[7] ),
        .I5(\n_0_axlen_cnt[7]_i_4 ),
        .O(O7));
FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF44440F04)) 
     sel_first_i_1
       (.I0(b_push),
        .I1(O2),
        .I2(I12[1]),
        .I3(si_rs_awvalid),
        .I4(I12[0]),
        .I5(areset_d1),
        .O(n_0_sel_first_i_1));
FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_sel_first_i_1),
        .Q(O2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_incr_cmd" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_incr_cmd_64
   (O1,
    axaddr_incr_reg,
    Q,
    O4,
    O5,
    O2,
    O8,
    incr_next_pending,
    aclk,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    E,
    I1,
    m_axi_arready,
    I12,
    si_rs_arvalid,
    areset_d1,
    I13,
    D,
    I25,
    S,
    I21,
    I22);
  output O1;
  output [11:0]axaddr_incr_reg;
  output [3:0]Q;
  output O4;
  output O5;
  output O2;
  output O8;
  input incr_next_pending;
  input aclk;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input [0:0]E;
  input [7:0]I1;
  input m_axi_arready;
  input [1:0]I12;
  input si_rs_arvalid;
  input areset_d1;
  input [0:0]I13;
  input [3:0]D;
  input [2:0]I25;
  input [0:0]S;
  input [3:0]I21;
  input [3:0]I22;

  wire [3:0]D;
  wire [0:0]E;
  wire [7:0]I1;
  wire [1:0]I12;
  wire [0:0]I13;
  wire [3:0]I21;
  wire [3:0]I22;
  wire [2:0]I25;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O4;
  wire O5;
  wire O8;
  wire [3:0]Q;
  wire [0:0]S;
  wire aclk;
  wire areset_d1;
  wire [11:0]axaddr_incr_reg;
  wire incr_next_pending;
  wire m_axi_arready;
  wire \n_0_axaddr_incr[0]_i_10 ;
  wire \n_0_axaddr_incr[0]_i_3__0 ;
  wire \n_0_axaddr_incr[0]_i_8 ;
  wire \n_0_axaddr_incr[0]_i_9 ;
  wire \n_0_axaddr_incr[10]_i_2__0 ;
  wire \n_0_axaddr_incr[11]_i_2__0 ;
  wire \n_0_axaddr_incr[1]_i_2__0 ;
  wire \n_0_axaddr_incr[2]_i_2__0 ;
  wire \n_0_axaddr_incr[3]_i_2__0 ;
  wire \n_0_axaddr_incr[4]_i_2__0 ;
  wire \n_0_axaddr_incr[5]_i_2__0 ;
  wire \n_0_axaddr_incr[6]_i_2__0 ;
  wire \n_0_axaddr_incr[7]_i_2__0 ;
  wire \n_0_axaddr_incr[8]_i_2__0 ;
  wire \n_0_axaddr_incr[9]_i_2__0 ;
  wire \n_0_axaddr_incr_reg[0]_i_2__0 ;
  wire \n_0_axaddr_incr_reg[0]_i_4 ;
  wire \n_0_axaddr_incr_reg[10]_i_1__0 ;
  wire \n_0_axaddr_incr_reg[10]_i_3__0 ;
  wire \n_0_axaddr_incr_reg[11]_i_1__0 ;
  wire \n_0_axaddr_incr_reg[1]_i_1__0 ;
  wire \n_0_axaddr_incr_reg[1]_i_3__0 ;
  wire \n_0_axaddr_incr_reg[2]_i_1__0 ;
  wire \n_0_axaddr_incr_reg[2]_i_3__0 ;
  wire \n_0_axaddr_incr_reg[3]_i_1__0 ;
  wire \n_0_axaddr_incr_reg[3]_i_3__0 ;
  wire \n_0_axaddr_incr_reg[4]_i_1__0 ;
  wire \n_0_axaddr_incr_reg[4]_i_3__0 ;
  wire \n_0_axaddr_incr_reg[4]_i_4 ;
  wire \n_0_axaddr_incr_reg[5]_i_1__0 ;
  wire \n_0_axaddr_incr_reg[5]_i_3__0 ;
  wire \n_0_axaddr_incr_reg[6]_i_1__0 ;
  wire \n_0_axaddr_incr_reg[6]_i_3__0 ;
  wire \n_0_axaddr_incr_reg[7]_i_1__0 ;
  wire \n_0_axaddr_incr_reg[7]_i_3__0 ;
  wire \n_0_axaddr_incr_reg[8]_i_1__0 ;
  wire \n_0_axaddr_incr_reg[8]_i_3__0 ;
  wire \n_0_axaddr_incr_reg[9]_i_1__0 ;
  wire \n_0_axaddr_incr_reg[9]_i_3__0 ;
  wire \n_0_axlen_cnt[2]_i_1__2 ;
  wire \n_0_axlen_cnt[3]_i_1__2 ;
  wire \n_0_axlen_cnt[6]_i_1__0 ;
  wire \n_0_axlen_cnt[7]_i_2__0 ;
  wire \n_0_axlen_cnt[7]_i_4__0 ;
  wire \n_0_axlen_cnt_reg[2] ;
  wire \n_0_axlen_cnt_reg[3] ;
  wire \n_0_axlen_cnt_reg[6] ;
  wire \n_0_axlen_cnt_reg[7] ;
  wire n_0_sel_first_i_1;
  wire \n_1_axaddr_incr_reg[0]_i_4 ;
  wire \n_1_axaddr_incr_reg[4]_i_4 ;
  wire \n_1_axaddr_incr_reg[8]_i_4 ;
  wire \n_2_axaddr_incr_reg[0]_i_4 ;
  wire \n_2_axaddr_incr_reg[4]_i_4 ;
  wire \n_2_axaddr_incr_reg[8]_i_4 ;
  wire \n_3_axaddr_incr_reg[0]_i_4 ;
  wire \n_3_axaddr_incr_reg[4]_i_4 ;
  wire \n_3_axaddr_incr_reg[8]_i_4 ;
  wire \n_4_axaddr_incr_reg[0]_i_4 ;
  wire \n_4_axaddr_incr_reg[4]_i_4 ;
  wire \n_4_axaddr_incr_reg[8]_i_4 ;
  wire \n_5_axaddr_incr_reg[0]_i_4 ;
  wire \n_5_axaddr_incr_reg[4]_i_4 ;
  wire \n_5_axaddr_incr_reg[8]_i_4 ;
  wire \n_6_axaddr_incr_reg[0]_i_4 ;
  wire \n_6_axaddr_incr_reg[4]_i_4 ;
  wire \n_6_axaddr_incr_reg[8]_i_4 ;
  wire \n_7_axaddr_incr_reg[0]_i_4 ;
  wire \n_7_axaddr_incr_reg[4]_i_4 ;
  wire \n_7_axaddr_incr_reg[8]_i_4 ;
  wire si_rs_arvalid;
  wire [3:3]\NLW_axaddr_incr_reg[8]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_axaddr_incr_reg[9]_i_3__0_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_axaddr_incr_reg[9]_i_3__0_CARRY4_DI_UNCONNECTED ;

LUT6 #(
    .INIT(64'h00000000A6AAAAAA)) 
     \axaddr_incr[0]_i_10 
       (.I0(I1[0]),
        .I1(I12[0]),
        .I2(I12[1]),
        .I3(m_axi_arready),
        .I4(I1[3]),
        .I5(I1[4]),
        .O(\n_0_axaddr_incr[0]_i_10 ));
LUT5 #(
    .INIT(32'hFFE100E1)) 
     \axaddr_incr[0]_i_3__0 
       (.I0(I1[4]),
        .I1(I1[3]),
        .I2(axaddr_incr_reg[0]),
        .I3(O2),
        .I4(\n_7_axaddr_incr_reg[0]_i_4 ),
        .O(\n_0_axaddr_incr[0]_i_3__0 ));
LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
     \axaddr_incr[0]_i_8 
       (.I0(I1[2]),
        .I1(I12[0]),
        .I2(I12[1]),
        .I3(m_axi_arready),
        .I4(I1[4]),
        .I5(I1[3]),
        .O(\n_0_axaddr_incr[0]_i_8 ));
LUT6 #(
    .INIT(64'h0000AAAAA6AAAAAA)) 
     \axaddr_incr[0]_i_9 
       (.I0(I1[1]),
        .I1(I12[0]),
        .I2(I12[1]),
        .I3(m_axi_arready),
        .I4(I1[4]),
        .I5(I1[3]),
        .O(\n_0_axaddr_incr[0]_i_9 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[10]_i_2__0 
       (.I0(\n_5_axaddr_incr_reg[8]_i_4 ),
        .I1(O2),
        .I2(axaddr_incr_reg[10]),
        .O(\n_0_axaddr_incr[10]_i_2__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[11]_i_2__0 
       (.I0(\n_4_axaddr_incr_reg[8]_i_4 ),
        .I1(O2),
        .I2(axaddr_incr_reg[11]),
        .O(\n_0_axaddr_incr[11]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFD200D2)) 
     \axaddr_incr[1]_i_2__0 
       (.I0(I1[3]),
        .I1(I1[4]),
        .I2(axaddr_incr_reg[1]),
        .I3(O2),
        .I4(\n_6_axaddr_incr_reg[0]_i_4 ),
        .O(\n_0_axaddr_incr[1]_i_2__0 ));
LUT5 #(
    .INIT(32'hFFD200D2)) 
     \axaddr_incr[2]_i_2__0 
       (.I0(I1[4]),
        .I1(I1[3]),
        .I2(axaddr_incr_reg[2]),
        .I3(O2),
        .I4(\n_5_axaddr_incr_reg[0]_i_4 ),
        .O(\n_0_axaddr_incr[2]_i_2__0 ));
LUT5 #(
    .INIT(32'hFF780078)) 
     \axaddr_incr[3]_i_2__0 
       (.I0(I1[4]),
        .I1(I1[3]),
        .I2(axaddr_incr_reg[3]),
        .I3(O2),
        .I4(\n_4_axaddr_incr_reg[0]_i_4 ),
        .O(\n_0_axaddr_incr[3]_i_2__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[4]_i_2__0 
       (.I0(\n_7_axaddr_incr_reg[4]_i_4 ),
        .I1(O2),
        .I2(axaddr_incr_reg[4]),
        .O(\n_0_axaddr_incr[4]_i_2__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[5]_i_2__0 
       (.I0(\n_6_axaddr_incr_reg[4]_i_4 ),
        .I1(O2),
        .I2(axaddr_incr_reg[5]),
        .O(\n_0_axaddr_incr[5]_i_2__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[6]_i_2__0 
       (.I0(\n_5_axaddr_incr_reg[4]_i_4 ),
        .I1(O2),
        .I2(axaddr_incr_reg[6]),
        .O(\n_0_axaddr_incr[6]_i_2__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[7]_i_2__0 
       (.I0(\n_4_axaddr_incr_reg[4]_i_4 ),
        .I1(O2),
        .I2(axaddr_incr_reg[7]),
        .O(\n_0_axaddr_incr[7]_i_2__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[8]_i_2__0 
       (.I0(\n_7_axaddr_incr_reg[8]_i_4 ),
        .I1(O2),
        .I2(axaddr_incr_reg[8]),
        .O(\n_0_axaddr_incr[8]_i_2__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_incr[9]_i_2__0 
       (.I0(\n_6_axaddr_incr_reg[8]_i_4 ),
        .I1(O2),
        .I2(axaddr_incr_reg[9]),
        .O(\n_0_axaddr_incr[9]_i_2__0 ));
FDRE \axaddr_incr_reg[0] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[0]_i_2__0 ),
        .Q(axaddr_incr_reg[0]),
        .R(1'b0));
CARRY4 \axaddr_incr_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\n_0_axaddr_incr_reg[0]_i_4 ,\n_1_axaddr_incr_reg[0]_i_4 ,\n_2_axaddr_incr_reg[0]_i_4 ,\n_3_axaddr_incr_reg[0]_i_4 }),
        .CYINIT(1'b0),
        .DI({I1[2],I25}),
        .O({\n_4_axaddr_incr_reg[0]_i_4 ,\n_5_axaddr_incr_reg[0]_i_4 ,\n_6_axaddr_incr_reg[0]_i_4 ,\n_7_axaddr_incr_reg[0]_i_4 }),
        .S({\n_0_axaddr_incr[0]_i_8 ,\n_0_axaddr_incr[0]_i_9 ,\n_0_axaddr_incr[0]_i_10 ,S}));
FDRE \axaddr_incr_reg[10] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[10]_i_1__0 ),
        .Q(axaddr_incr_reg[10]),
        .R(1'b0));
FDRE \axaddr_incr_reg[11] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[11]_i_1__0 ),
        .Q(axaddr_incr_reg[11]),
        .R(1'b0));
FDRE \axaddr_incr_reg[1] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[1]_i_1__0 ),
        .Q(axaddr_incr_reg[1]),
        .R(1'b0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \axaddr_incr_reg[1]_i_3__0_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_axaddr_incr_reg[4]_i_3__0 ,\n_0_axaddr_incr_reg[3]_i_3__0 ,\n_0_axaddr_incr_reg[2]_i_3__0 ,\n_0_axaddr_incr_reg[1]_i_3__0 }),
        .CYINIT(1'b0),
        .DI({I9,I8,I7,I6}),
        .O({\n_0_axaddr_incr_reg[3]_i_1__0 ,\n_0_axaddr_incr_reg[2]_i_1__0 ,\n_0_axaddr_incr_reg[1]_i_1__0 ,\n_0_axaddr_incr_reg[0]_i_2__0 }),
        .S({\n_0_axaddr_incr[3]_i_2__0 ,\n_0_axaddr_incr[2]_i_2__0 ,\n_0_axaddr_incr[1]_i_2__0 ,\n_0_axaddr_incr[0]_i_3__0 }));
FDRE \axaddr_incr_reg[2] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[2]_i_1__0 ),
        .Q(axaddr_incr_reg[2]),
        .R(1'b0));
FDRE \axaddr_incr_reg[3] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[3]_i_1__0 ),
        .Q(axaddr_incr_reg[3]),
        .R(1'b0));
FDRE \axaddr_incr_reg[4] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[4]_i_1__0 ),
        .Q(axaddr_incr_reg[4]),
        .R(1'b0));
CARRY4 \axaddr_incr_reg[4]_i_4 
       (.CI(\n_0_axaddr_incr_reg[0]_i_4 ),
        .CO({\n_0_axaddr_incr_reg[4]_i_4 ,\n_1_axaddr_incr_reg[4]_i_4 ,\n_2_axaddr_incr_reg[4]_i_4 ,\n_3_axaddr_incr_reg[4]_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_axaddr_incr_reg[4]_i_4 ,\n_5_axaddr_incr_reg[4]_i_4 ,\n_6_axaddr_incr_reg[4]_i_4 ,\n_7_axaddr_incr_reg[4]_i_4 }),
        .S(I21));
FDRE \axaddr_incr_reg[5] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[5]_i_1__0 ),
        .Q(axaddr_incr_reg[5]),
        .R(1'b0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \axaddr_incr_reg[5]_i_3__0_CARRY4 
       (.CI(\n_0_axaddr_incr_reg[4]_i_3__0 ),
        .CO({\n_0_axaddr_incr_reg[8]_i_3__0 ,\n_0_axaddr_incr_reg[7]_i_3__0 ,\n_0_axaddr_incr_reg[6]_i_3__0 ,\n_0_axaddr_incr_reg[5]_i_3__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_axaddr_incr_reg[7]_i_1__0 ,\n_0_axaddr_incr_reg[6]_i_1__0 ,\n_0_axaddr_incr_reg[5]_i_1__0 ,\n_0_axaddr_incr_reg[4]_i_1__0 }),
        .S({\n_0_axaddr_incr[7]_i_2__0 ,\n_0_axaddr_incr[6]_i_2__0 ,\n_0_axaddr_incr[5]_i_2__0 ,\n_0_axaddr_incr[4]_i_2__0 }));
FDRE \axaddr_incr_reg[6] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[6]_i_1__0 ),
        .Q(axaddr_incr_reg[6]),
        .R(1'b0));
FDRE \axaddr_incr_reg[7] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[7]_i_1__0 ),
        .Q(axaddr_incr_reg[7]),
        .R(1'b0));
FDRE \axaddr_incr_reg[8] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[8]_i_1__0 ),
        .Q(axaddr_incr_reg[8]),
        .R(1'b0));
CARRY4 \axaddr_incr_reg[8]_i_4 
       (.CI(\n_0_axaddr_incr_reg[4]_i_4 ),
        .CO({\NLW_axaddr_incr_reg[8]_i_4_CO_UNCONNECTED [3],\n_1_axaddr_incr_reg[8]_i_4 ,\n_2_axaddr_incr_reg[8]_i_4 ,\n_3_axaddr_incr_reg[8]_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_axaddr_incr_reg[8]_i_4 ,\n_5_axaddr_incr_reg[8]_i_4 ,\n_6_axaddr_incr_reg[8]_i_4 ,\n_7_axaddr_incr_reg[8]_i_4 }),
        .S(I22));
FDRE \axaddr_incr_reg[9] 
       (.C(aclk),
        .CE(I3),
        .D(\n_0_axaddr_incr_reg[9]_i_1__0 ),
        .Q(axaddr_incr_reg[9]),
        .R(1'b0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \axaddr_incr_reg[9]_i_3__0_CARRY4 
       (.CI(\n_0_axaddr_incr_reg[8]_i_3__0 ),
        .CO({\NLW_axaddr_incr_reg[9]_i_3__0_CARRY4_CO_UNCONNECTED [3:2],\n_0_axaddr_incr_reg[10]_i_3__0 ,\n_0_axaddr_incr_reg[9]_i_3__0 }),
        .CYINIT(1'b0),
        .DI({\NLW_axaddr_incr_reg[9]_i_3__0_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_axaddr_incr_reg[11]_i_1__0 ,\n_0_axaddr_incr_reg[10]_i_1__0 ,\n_0_axaddr_incr_reg[9]_i_1__0 ,\n_0_axaddr_incr_reg[8]_i_1__0 }),
        .S({\n_0_axaddr_incr[11]_i_2__0 ,\n_0_axaddr_incr[10]_i_2__0 ,\n_0_axaddr_incr[9]_i_2__0 ,\n_0_axaddr_incr[8]_i_2__0 }));
LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
     \axlen_cnt[2]_i_1__2 
       (.I0(E),
        .I1(I1[5]),
        .I2(\n_0_axlen_cnt_reg[2] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(I4),
        .O(\n_0_axlen_cnt[2]_i_1__2 ));
LUT6 #(
    .INIT(64'hAAA90000FFFFFFFF)) 
     \axlen_cnt[3]_i_1__2 
       (.I0(\n_0_axlen_cnt_reg[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_axlen_cnt_reg[2] ),
        .I4(I4),
        .I5(I5),
        .O(\n_0_axlen_cnt[3]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \axlen_cnt[4]_i_2__0 
       (.I0(\n_0_axlen_cnt_reg[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\n_0_axlen_cnt_reg[2] ),
        .O(O8));
LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
     \axlen_cnt[6]_i_1__0 
       (.I0(E),
        .I1(I1[6]),
        .I2(\n_0_axlen_cnt_reg[6] ),
        .I3(O4),
        .I4(Q[3]),
        .I5(I4),
        .O(\n_0_axlen_cnt[6]_i_1__0 ));
LUT6 #(
    .INIT(64'hF8F8F88F88888888)) 
     \axlen_cnt[7]_i_2__0 
       (.I0(E),
        .I1(I1[7]),
        .I2(\n_0_axlen_cnt_reg[7] ),
        .I3(O4),
        .I4(\n_0_axlen_cnt[7]_i_4__0 ),
        .I5(I4),
        .O(\n_0_axlen_cnt[7]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \axlen_cnt[7]_i_3__0 
       (.I0(Q[2]),
        .I1(\n_0_axlen_cnt_reg[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\n_0_axlen_cnt_reg[3] ),
        .O(O4));
LUT2 #(
    .INIT(4'hE)) 
     \axlen_cnt[7]_i_4__0 
       (.I0(Q[3]),
        .I1(\n_0_axlen_cnt_reg[6] ),
        .O(\n_0_axlen_cnt[7]_i_4__0 ));
FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(I13),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(I13),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(I13),
        .D(\n_0_axlen_cnt[2]_i_1__2 ),
        .Q(\n_0_axlen_cnt_reg[2] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(I13),
        .D(\n_0_axlen_cnt[3]_i_1__2 ),
        .Q(\n_0_axlen_cnt_reg[3] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[4] 
       (.C(aclk),
        .CE(I13),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \axlen_cnt_reg[5] 
       (.C(aclk),
        .CE(I13),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE \axlen_cnt_reg[6] 
       (.C(aclk),
        .CE(I13),
        .D(\n_0_axlen_cnt[6]_i_1__0 ),
        .Q(\n_0_axlen_cnt_reg[6] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[7] 
       (.C(aclk),
        .CE(I13),
        .D(\n_0_axlen_cnt[7]_i_2__0 ),
        .Q(\n_0_axlen_cnt_reg[7] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     next_pending_r_i_4__1
       (.I0(\n_0_axlen_cnt_reg[3] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\n_0_axlen_cnt_reg[2] ),
        .I4(\n_0_axlen_cnt[7]_i_4__0 ),
        .I5(\n_0_axlen_cnt_reg[7] ),
        .O(O5));
FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(incr_next_pending),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFA2A2AFAA)) 
     sel_first_i_1
       (.I0(O2),
        .I1(m_axi_arready),
        .I2(I12[1]),
        .I3(si_rs_arvalid),
        .I4(I12[0]),
        .I5(areset_d1),
        .O(n_0_sel_first_i_1));
FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_sel_first_i_1),
        .Q(O2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_r_channel" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_r_channel
   (O1,
    O2,
    m_axi_rready,
    out,
    O3,
    r_push,
    aclk,
    r_rlast,
    si_rs_rready,
    m_axi_rvalid,
    in,
    areset_d1,
    D);
  output O1;
  output O2;
  output m_axi_rready;
  output [33:0]out;
  output [12:0]O3;
  input r_push;
  input aclk;
  input r_rlast;
  input si_rs_rready;
  input m_axi_rvalid;
  input [33:0]in;
  input areset_d1;
  input [11:0]D;

  wire [11:0]D;
  wire O1;
  wire O2;
  wire [12:0]O3;
  wire aclk;
  wire areset_d1;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire n_0_rd_data_fifo_0;
  wire n_1_transaction_fifo_0;
  wire n_3_rd_data_fifo_0;
  wire [33:0]out;
  wire r_push;
  wire r_push_r;
  wire r_rlast;
  wire si_rs_rready;
  wire [12:0]trans_in;

FDRE \r_arid_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(trans_in[1]),
        .R(1'b0));
FDRE \r_arid_r_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(trans_in[11]),
        .R(1'b0));
FDRE \r_arid_r_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(trans_in[12]),
        .R(1'b0));
FDRE \r_arid_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(trans_in[2]),
        .R(1'b0));
FDRE \r_arid_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(trans_in[3]),
        .R(1'b0));
FDRE \r_arid_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(trans_in[4]),
        .R(1'b0));
FDRE \r_arid_r_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(trans_in[5]),
        .R(1'b0));
FDRE \r_arid_r_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(trans_in[6]),
        .R(1'b0));
FDRE \r_arid_r_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(trans_in[7]),
        .R(1'b0));
FDRE \r_arid_r_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(trans_in[8]),
        .R(1'b0));
FDRE \r_arid_r_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(trans_in[9]),
        .R(1'b0));
FDRE \r_arid_r_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(trans_in[10]),
        .R(1'b0));
FDRE r_push_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_push),
        .Q(r_push_r),
        .R(1'b0));
FDRE r_rlast_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(r_rlast),
        .Q(trans_in[0]),
        .R(1'b0));
zynq_bd_axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 rd_data_fifo_0
       (.I1(n_1_transaction_fifo_0),
        .O1(n_0_rd_data_fifo_0),
        .O2(O1),
        .O3(n_3_rd_data_fifo_0),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .in(in),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .si_rs_rready(si_rs_rready));
zynq_bd_axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 transaction_fifo_0
       (.I1(n_0_rd_data_fifo_0),
        .I2(n_3_rd_data_fifo_0),
        .O1(O1),
        .O2(O2),
        .O3(n_1_transaction_fifo_0),
        .O4(O3),
        .aclk(aclk),
        .areset_d1(areset_d1),
        .in(trans_in),
        .r_push_r(r_push_r),
        .si_rs_rready(si_rs_rready));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_rd_cmd_fsm" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_rd_cmd_fsm
   (D,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    E,
    O8,
    O9,
    incr_next_pending,
    sel_first_i,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    r_push,
    m_axi_arvalid,
    O16,
    I1,
    Q,
    si_rs_arvalid,
    I2,
    m_axi_arready,
    I7,
    I3,
    I4,
    I8,
    I5,
    I9,
    I6,
    I10,
    wrap_next_pending,
    areset_d1,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    aclk);
  output [2:0]D;
  output [2:0]O1;
  output [3:0]O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [1:0]O7;
  output [0:0]E;
  output O8;
  output O9;
  output incr_next_pending;
  output sel_first_i;
  output O10;
  output [0:0]O11;
  output [0:0]O12;
  output [0:0]O13;
  output [0:0]O14;
  output O15;
  output r_push;
  output m_axi_arvalid;
  output [0:0]O16;
  input I1;
  input [3:0]Q;
  input si_rs_arvalid;
  input [5:0]I2;
  input m_axi_arready;
  input I7;
  input I3;
  input [0:0]I4;
  input I8;
  input [2:0]I5;
  input [2:0]I9;
  input [1:0]I6;
  input I10;
  input wrap_next_pending;
  input areset_d1;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire [5:0]I2;
  wire I3;
  wire [0:0]I4;
  wire [2:0]I5;
  wire [1:0]I6;
  wire I7;
  wire I8;
  wire [2:0]I9;
  wire [2:0]O1;
  wire O10;
  wire [0:0]O11;
  wire [0:0]O12;
  wire [0:0]O13;
  wire [0:0]O14;
  wire O15;
  wire [0:0]O16;
  wire [3:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [1:0]O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire aclk;
  wire areset_d1;
  wire incr_next_pending;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire \n_0_state[0]_rep_i_1 ;
  wire \n_0_state[1]_rep_i_1 ;
  wire \n_0_wrap_second_len_r[0]_i_2__0 ;
  wire [1:0]next_state;
  wire r_push;
  wire sel_first_i;
  wire si_rs_arvalid;
  wire wrap_next_pending;

(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT4 #(
    .INIT(16'hAEAA)) 
     \axaddr_incr[0]_i_1__0 
       (.I0(I18),
        .I1(m_axi_arready),
        .I2(O4),
        .I3(O5),
        .O(O15));
LUT1 #(
    .INIT(2'h1)) 
     \axaddr_offset_r[2]_i_1__0 
       (.I0(O8),
        .O(O14));
LUT6 #(
    .INIT(64'h55555555553F5555)) 
     \axaddr_offset_r[2]_i_2 
       (.I0(I6[0]),
        .I1(I2[3]),
        .I2(I15),
        .I3(O4),
        .I4(si_rs_arvalid),
        .I5(O5),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT4 #(
    .INIT(16'h0C0A)) 
     \axaddr_wrap[11]_i_1__0 
       (.I0(si_rs_arvalid),
        .I1(m_axi_arready),
        .I2(O7[1]),
        .I3(O7[0]),
        .O(O12));
LUT6 #(
    .INIT(64'h44444F4444444444)) 
     \axlen_cnt[0]_i_1__2 
       (.I0(Q[0]),
        .I1(O3),
        .I2(O4),
        .I3(si_rs_arvalid),
        .I4(O5),
        .I5(I2[1]),
        .O(O2[0]));
LUT5 #(
    .INIT(32'hF88F8888)) 
     \axlen_cnt[1]_i_1__2 
       (.I0(E),
        .I1(I2[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(O3),
        .O(O2[1]));
LUT4 #(
    .INIT(16'h0C0A)) 
     \axlen_cnt[3]_i_1__0 
       (.I0(si_rs_arvalid),
        .I1(m_axi_arready),
        .I2(O7[1]),
        .I3(O7[0]),
        .O(O13));
LUT5 #(
    .INIT(32'hF88F8888)) 
     \axlen_cnt[4]_i_1__0 
       (.I0(E),
        .I1(I2[4]),
        .I2(Q[2]),
        .I3(I16),
        .I4(O3),
        .O(O2[2]));
LUT5 #(
    .INIT(32'hF88F8888)) 
     \axlen_cnt[5]_i_1__0 
       (.I0(E),
        .I1(I2[5]),
        .I2(Q[3]),
        .I3(I17),
        .I4(O3),
        .O(O2[3]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT4 #(
    .INIT(16'h0C0A)) 
     \axlen_cnt[7]_i_1__0 
       (.I0(si_rs_arvalid),
        .I1(m_axi_arready),
        .I2(O7[1]),
        .I3(O7[0]),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT4 #(
    .INIT(16'hAA8A)) 
     \axlen_cnt[7]_i_5__0 
       (.I0(I14),
        .I1(O5),
        .I2(si_rs_arvalid),
        .I3(O4),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT2 #(
    .INIT(4'h2)) 
     m_axi_arvalid_INST_0
       (.I0(O5),
        .I1(O4),
        .O(m_axi_arvalid));
LUT3 #(
    .INIT(8'hB3)) 
     \m_payload_i[31]_i_1__1 
       (.I0(O4),
        .I1(si_rs_arvalid),
        .I2(O5),
        .O(O16));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     next_pending_r_i_1__2
       (.I0(I12),
        .I1(E),
        .I2(I13),
        .I3(O6),
        .I4(I14),
        .O(incr_next_pending));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     next_pending_r_i_3__2
       (.I0(O5),
        .I1(O4),
        .I2(m_axi_arready),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'h20)) 
     r_push_r_i_1
       (.I0(m_axi_arready),
        .I1(O4),
        .I2(O5),
        .O(r_push));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT4 #(
    .INIT(16'hBA8A)) 
     s_axburst_eq0_i_1__0
       (.I0(incr_next_pending),
        .I1(sel_first_i),
        .I2(I2[0]),
        .I3(wrap_next_pending),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT4 #(
    .INIT(16'hFE02)) 
     s_axburst_eq1_i_1__0
       (.I0(incr_next_pending),
        .I1(I2[0]),
        .I2(sel_first_i),
        .I3(wrap_next_pending),
        .O(O10));
LUT6 #(
    .INIT(64'hFFCFFFFFCCCECCCE)) 
     sel_first_i_1__0
       (.I0(si_rs_arvalid),
        .I1(areset_d1),
        .I2(O7[0]),
        .I3(O7[1]),
        .I4(m_axi_arready),
        .I5(I11),
        .O(sel_first_i));
LUT6 #(
    .INIT(64'h005E0A5E0A5E0A5E)) 
     \state[0]_i_1__0 
       (.I0(O7[0]),
        .I1(si_rs_arvalid),
        .I2(O7[1]),
        .I3(I7),
        .I4(m_axi_arready),
        .I5(I3),
        .O(next_state[0]));
LUT6 #(
    .INIT(64'h005E0A5E0A5E0A5E)) 
     \state[0]_rep_i_1 
       (.I0(O5),
        .I1(si_rs_arvalid),
        .I2(O7[1]),
        .I3(I7),
        .I4(m_axi_arready),
        .I5(I3),
        .O(\n_0_state[0]_rep_i_1 ));
LUT5 #(
    .INIT(32'h0FC00040)) 
     \state[1]_i_1__0 
       (.I0(I3),
        .I1(m_axi_arready),
        .I2(O5),
        .I3(O7[1]),
        .I4(I7),
        .O(next_state[1]));
LUT5 #(
    .INIT(32'h0FC00040)) 
     \state[1]_rep_i_1 
       (.I0(I3),
        .I1(m_axi_arready),
        .I2(O7[0]),
        .I3(O4),
        .I4(I7),
        .O(\n_0_state[1]_rep_i_1 ));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "state_reg[0]" *) 
   FDRE \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(O7[0]),
        .R(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "state_reg[0]" *) 
   FDRE \state_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_state[0]_rep_i_1 ),
        .Q(O5),
        .R(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "state_reg[1]" *) 
   FDRE \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(O7[1]),
        .R(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "state_reg[1]" *) 
   FDRE \state_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_state[1]_rep_i_1 ),
        .Q(O4),
        .R(areset_d1));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \wrap_boundary_axaddr_r[11]_i_1 
       (.I0(O4),
        .I1(si_rs_arvalid),
        .I2(O5),
        .O(E));
LUT6 #(
    .INIT(64'h55555855AAAAA8AA)) 
     \wrap_cnt_r[0]_i_1__0 
       (.I0(\n_0_wrap_second_len_r[0]_i_2__0 ),
        .I1(I8),
        .I2(O7[1]),
        .I3(si_rs_arvalid),
        .I4(O7[0]),
        .I5(I5[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wrap_cnt_r[1]_i_1__0 
       (.I0(O1[1]),
        .I1(I1),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \wrap_cnt_r[3]_i_1__0 
       (.I0(O1[2]),
        .I1(O1[1]),
        .I2(I1),
        .I3(I4),
        .O(D[2]));
LUT6 #(
    .INIT(64'hCCCCC0CCCCCCCACC)) 
     \wrap_second_len_r[0]_i_1__0 
       (.I0(\n_0_wrap_second_len_r[0]_i_2__0 ),
        .I1(I5[0]),
        .I2(O7[0]),
        .I3(si_rs_arvalid),
        .I4(O7[1]),
        .I5(I8),
        .O(O1[0]));
LUT6 #(
    .INIT(64'hFFFFFFF2FFFFFFFF)) 
     \wrap_second_len_r[0]_i_2__0 
       (.I0(I6[1]),
        .I1(E),
        .I2(I10),
        .I3(I9[1]),
        .I4(I9[0]),
        .I5(O8),
        .O(\n_0_wrap_second_len_r[0]_i_2__0 ));
LUT6 #(
    .INIT(64'hC3AAC0AAC3AAC3AA)) 
     \wrap_second_len_r[1]_i_1__0 
       (.I0(I5[1]),
        .I1(I9[0]),
        .I2(I9[1]),
        .I3(E),
        .I4(I9[2]),
        .I5(O8),
        .O(O1[1]));
LUT6 #(
    .INIT(64'hFD00FFFFFD00FD00)) 
     \wrap_second_len_r[3]_i_1__0 
       (.I0(O8),
        .I1(I9[0]),
        .I2(I9[1]),
        .I3(I10),
        .I4(E),
        .I5(I5[2]),
        .O(O1[2]));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_simple_fifo" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_simple_fifo
   (bresp_push,
    O1,
    O2,
    O3,
    O4,
    SR,
    out,
    Q,
    mhandshake_r,
    shandshake_r,
    b_push,
    areset_d1,
    in,
    aclk);
  output bresp_push;
  output O1;
  output O2;
  output O3;
  output O4;
  output [0:0]SR;
  output [11:0]out;
  input [7:0]Q;
  input mhandshake_r;
  input shandshake_r;
  input b_push;
  input areset_d1;
  input [19:0]in;
  input aclk;

  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [7:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire areset_d1;
  wire b_push;
  wire bresp_push;
  wire [1:0]cnt_read;
  wire [1:0]cnt_read_0;
  wire [19:0]in;
  wire mhandshake_r;
  wire \n_0_cnt_read[0]_rep__0_i_1 ;
  wire \n_0_cnt_read[0]_rep__1_i_1 ;
  wire \n_0_cnt_read[0]_rep__2_i_1 ;
  wire \n_0_cnt_read[0]_rep_i_1 ;
  wire \n_0_cnt_read[1]_rep__0_i_1__0 ;
  wire \n_0_cnt_read[1]_rep__1_i_1 ;
  wire \n_0_cnt_read[1]_rep_i_1__0 ;
  wire \n_0_cnt_read_reg[0]_rep ;
  wire \n_0_cnt_read_reg[0]_rep__0 ;
  wire \n_0_cnt_read_reg[1]_rep ;
  wire \n_0_cnt_read_reg[1]_rep__0 ;
  wire \n_0_memory_reg[3][0]_srl4 ;
  wire \n_0_memory_reg[3][0]_srl4_i_2__0 ;
  wire \n_0_memory_reg[3][0]_srl4_i_3 ;
  wire \n_0_memory_reg[3][0]_srl4_i_4 ;
  wire \n_0_memory_reg[3][0]_srl4_i_5 ;
  wire \n_0_memory_reg[3][1]_srl4 ;
  wire \n_0_memory_reg[3][2]_srl4 ;
  wire \n_0_memory_reg[3][3]_srl4 ;
  wire \n_0_memory_reg[3][4]_srl4 ;
  wire \n_0_memory_reg[3][5]_srl4 ;
  wire \n_0_memory_reg[3][6]_srl4 ;
  wire \n_0_memory_reg[3][7]_srl4 ;
  wire [11:0]out;
  wire shandshake_r;

LUT2 #(
    .INIT(4'hE)) 
     \bresp_cnt[7]_i_1 
       (.I0(areset_d1),
        .I1(bresp_push),
        .O(SR));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \cnt_read[0]_i_1 
       (.I0(cnt_read_0[0]),
        .I1(shandshake_r),
        .I2(b_push),
        .O(cnt_read[0]));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \cnt_read[0]_rep__0_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__0 ),
        .I1(shandshake_r),
        .I2(b_push),
        .O(\n_0_cnt_read[0]_rep__0_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \cnt_read[0]_rep__1_i_1 
       (.I0(O3),
        .I1(shandshake_r),
        .I2(b_push),
        .O(\n_0_cnt_read[0]_rep__1_i_1 ));
LUT3 #(
    .INIT(8'h96)) 
     \cnt_read[0]_rep__2_i_1 
       (.I0(O1),
        .I1(shandshake_r),
        .I2(b_push),
        .O(\n_0_cnt_read[0]_rep__2_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \cnt_read[0]_rep_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep ),
        .I1(shandshake_r),
        .I2(b_push),
        .O(\n_0_cnt_read[0]_rep_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT4 #(
    .INIT(16'hDB24)) 
     \cnt_read[1]_i_1 
       (.I0(O3),
        .I1(shandshake_r),
        .I2(b_push),
        .I3(cnt_read_0[1]),
        .O(cnt_read[1]));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT4 #(
    .INIT(16'hDB24)) 
     \cnt_read[1]_rep__0_i_1__0 
       (.I0(O3),
        .I1(shandshake_r),
        .I2(b_push),
        .I3(\n_0_cnt_read_reg[1]_rep__0 ),
        .O(\n_0_cnt_read[1]_rep__0_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT4 #(
    .INIT(16'hDB24)) 
     \cnt_read[1]_rep__1_i_1 
       (.I0(O3),
        .I1(shandshake_r),
        .I2(b_push),
        .I3(O2),
        .O(\n_0_cnt_read[1]_rep__1_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT4 #(
    .INIT(16'hDB24)) 
     \cnt_read[1]_rep_i_1__0 
       (.I0(O3),
        .I1(shandshake_r),
        .I2(b_push),
        .I3(\n_0_cnt_read_reg[1]_rep ),
        .O(\n_0_cnt_read[1]_rep_i_1__0 ));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(cnt_read[0]),
        .Q(cnt_read_0[0]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[0]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__0_i_1 ),
        .Q(\n_0_cnt_read_reg[0]_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__1_i_1 ),
        .Q(O3),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__2_i_1 ),
        .Q(O1),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(cnt_read[1]),
        .Q(cnt_read_0[1]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep_i_1__0 ),
        .Q(\n_0_cnt_read_reg[1]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep__0_i_1__0 ),
        .Q(\n_0_cnt_read_reg[1]_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep__1_i_1 ),
        .Q(O2),
        .S(areset_d1));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][0]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep__0 ),
        .A1(\n_0_cnt_read_reg[1]_rep__0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(\n_0_memory_reg[3][0]_srl4 ));
LUT6 #(
    .INIT(64'h8000808000000000)) 
     \memory_reg[3][0]_srl4_i_1__0 
       (.I0(\n_0_memory_reg[3][0]_srl4_i_2__0 ),
        .I1(\n_0_memory_reg[3][0]_srl4_i_3 ),
        .I2(\n_0_memory_reg[3][0]_srl4_i_4 ),
        .I3(\n_0_memory_reg[3][3]_srl4 ),
        .I4(Q[3]),
        .I5(\n_0_memory_reg[3][0]_srl4_i_5 ),
        .O(bresp_push));
LUT6 #(
    .INIT(64'hD00DD00D0000D00D)) 
     \memory_reg[3][0]_srl4_i_2__0 
       (.I0(Q[7]),
        .I1(\n_0_memory_reg[3][7]_srl4 ),
        .I2(Q[2]),
        .I3(\n_0_memory_reg[3][2]_srl4 ),
        .I4(\n_0_memory_reg[3][4]_srl4 ),
        .I5(Q[4]),
        .O(\n_0_memory_reg[3][0]_srl4_i_2__0 ));
LUT6 #(
    .INIT(64'h9009900900009009)) 
     \memory_reg[3][0]_srl4_i_3 
       (.I0(Q[6]),
        .I1(\n_0_memory_reg[3][6]_srl4 ),
        .I2(Q[5]),
        .I3(\n_0_memory_reg[3][5]_srl4 ),
        .I4(\n_0_memory_reg[3][3]_srl4 ),
        .I5(Q[3]),
        .O(\n_0_memory_reg[3][0]_srl4_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT5 #(
    .INIT(32'h70007070)) 
     \memory_reg[3][0]_srl4_i_4 
       (.I0(O1),
        .I1(O2),
        .I2(mhandshake_r),
        .I3(\n_0_memory_reg[3][4]_srl4 ),
        .I4(Q[4]),
        .O(\n_0_memory_reg[3][0]_srl4_i_4 ));
LUT6 #(
    .INIT(64'hD00D00000000D00D)) 
     \memory_reg[3][0]_srl4_i_5 
       (.I0(\n_0_memory_reg[3][7]_srl4 ),
        .I1(Q[7]),
        .I2(Q[1]),
        .I3(\n_0_memory_reg[3][1]_srl4 ),
        .I4(Q[0]),
        .I5(\n_0_memory_reg[3][0]_srl4 ),
        .O(\n_0_memory_reg[3][0]_srl4_i_5 ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][10]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep ),
        .A1(\n_0_cnt_read_reg[1]_rep ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[2]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][11]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep ),
        .A1(\n_0_cnt_read_reg[1]_rep ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[3]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][12]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep ),
        .A1(\n_0_cnt_read_reg[1]_rep ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[4]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][13]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[5]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][14]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[6]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][15]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[7]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][16]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[16]),
        .Q(out[8]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][17]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[17]),
        .Q(out[9]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][18]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[18]),
        .Q(out[10]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][19]_srl4 
       (.A0(cnt_read_0[0]),
        .A1(cnt_read_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[19]),
        .Q(out[11]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][1]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep__0 ),
        .A1(\n_0_cnt_read_reg[1]_rep__0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(\n_0_memory_reg[3][1]_srl4 ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][2]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep__0 ),
        .A1(\n_0_cnt_read_reg[1]_rep__0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[2]),
        .Q(\n_0_memory_reg[3][2]_srl4 ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][3]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep__0 ),
        .A1(\n_0_cnt_read_reg[1]_rep__0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[3]),
        .Q(\n_0_memory_reg[3][3]_srl4 ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][4]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep__0 ),
        .A1(\n_0_cnt_read_reg[1]_rep__0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[4]),
        .Q(\n_0_memory_reg[3][4]_srl4 ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][5]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep__0 ),
        .A1(\n_0_cnt_read_reg[1]_rep__0 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[5]),
        .Q(\n_0_memory_reg[3][5]_srl4 ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][6]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep ),
        .A1(\n_0_cnt_read_reg[1]_rep ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[6]),
        .Q(\n_0_memory_reg[3][6]_srl4 ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][7]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep ),
        .A1(\n_0_cnt_read_reg[1]_rep ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[7]),
        .Q(\n_0_memory_reg[3][7]_srl4 ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][8]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep ),
        .A1(\n_0_cnt_read_reg[1]_rep ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[0]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][9]_srl4 
       (.A0(\n_0_cnt_read_reg[0]_rep ),
        .A1(\n_0_cnt_read_reg[1]_rep ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(b_push),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[1]));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \state[0]_i_2 
       (.I0(O2),
        .I1(O1),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_simple_fifo" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0
   (O1,
    mhandshake,
    m_axi_bready,
    O5,
    I1,
    O2,
    shandshake_r,
    m_axi_bvalid,
    mhandshake_r,
    bresp_push,
    in,
    aclk,
    areset_d1);
  output O1;
  output mhandshake;
  output m_axi_bready;
  output [1:0]O5;
  input I1;
  input O2;
  input shandshake_r;
  input m_axi_bvalid;
  input mhandshake_r;
  input bresp_push;
  input [1:0]in;
  input aclk;
  input areset_d1;

  wire I1;
  wire O1;
  wire O2;
  wire [1:0]O5;
  wire aclk;
  wire areset_d1;
  wire bresp_push;
  wire [1:0]cnt_read;
  wire [1:0]in;
  wire m_axi_bready;
  wire m_axi_bvalid;
  wire mhandshake;
  wire mhandshake_r;
  wire \n_0_cnt_read[0]_i_1__0 ;
  wire \n_0_cnt_read[1]_i_1__0 ;
  wire shandshake_r;

LUT5 #(
    .INIT(32'h00000777)) 
     bvalid_i_i_2
       (.I0(cnt_read[1]),
        .I1(cnt_read[0]),
        .I2(I1),
        .I3(O2),
        .I4(shandshake_r),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \cnt_read[0]_i_1__0 
       (.I0(cnt_read[0]),
        .I1(shandshake_r),
        .I2(bresp_push),
        .O(\n_0_cnt_read[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT4 #(
    .INIT(16'hDB24)) 
     \cnt_read[1]_i_1__0 
       (.I0(cnt_read[0]),
        .I1(shandshake_r),
        .I2(bresp_push),
        .I3(cnt_read[1]),
        .O(\n_0_cnt_read[1]_i_1__0 ));
(* KEEP = "yes" *) 
   FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_i_1__0 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_i_1__0 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT3 #(
    .INIT(8'h40)) 
     m_axi_bready_INST_0
       (.I0(mhandshake_r),
        .I1(cnt_read[1]),
        .I2(cnt_read[0]),
        .O(m_axi_bready));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][0]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[0]),
        .Q(O5[0]));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 " *) 
   SRL16E #(
    .INIT(16'h0000)) 
     \memory_reg[3][1]_srl4 
       (.A0(cnt_read[0]),
        .A1(cnt_read[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bresp_push),
        .CLK(aclk),
        .D(in[1]),
        .Q(O5[1]));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     mhandshake_r_i_1
       (.I0(m_axi_bvalid),
        .I1(cnt_read[0]),
        .I2(cnt_read[1]),
        .I3(mhandshake_r),
        .O(mhandshake));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_simple_fifo" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1
   (O1,
    O2,
    m_axi_rready,
    O3,
    out,
    si_rs_rready,
    m_axi_rvalid,
    I1,
    in,
    aclk,
    areset_d1);
  output O1;
  output O2;
  output m_axi_rready;
  output O3;
  output [33:0]out;
  input si_rs_rready;
  input m_axi_rvalid;
  input I1;
  input [33:0]in;
  input aclk;
  input areset_d1;

  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire aclk;
  wire areset_d1;
  wire [4:0]cnt_read;
  wire [33:0]in;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire \n_0_cnt_read[0]_i_1__1 ;
  wire \n_0_cnt_read[0]_rep__0_i_1__1 ;
  wire \n_0_cnt_read[0]_rep__1_i_1__0 ;
  wire \n_0_cnt_read[0]_rep__2_i_1__0 ;
  wire \n_0_cnt_read[0]_rep__2_rep__0_i_1 ;
  wire \n_0_cnt_read[0]_rep__2_rep__1_i_1 ;
  wire \n_0_cnt_read[0]_rep__2_rep_i_1 ;
  wire \n_0_cnt_read[0]_rep__2_rep_rep_i_1 ;
  wire \n_0_cnt_read[0]_rep_i_1__1 ;
  wire \n_0_cnt_read[1]_i_1__1 ;
  wire \n_0_cnt_read[1]_rep__0_i_1__1 ;
  wire \n_0_cnt_read[1]_rep__1_i_1__0 ;
  wire \n_0_cnt_read[1]_rep__2_i_1 ;
  wire \n_0_cnt_read[1]_rep__3_i_1 ;
  wire \n_0_cnt_read[1]_rep__4_i_1 ;
  wire \n_0_cnt_read[1]_rep__4_rep_i_1 ;
  wire \n_0_cnt_read[1]_rep_i_1__1 ;
  wire \n_0_cnt_read[2]_i_1 ;
  wire \n_0_cnt_read[2]_rep__0_i_1__0 ;
  wire \n_0_cnt_read[2]_rep__1_i_1 ;
  wire \n_0_cnt_read[2]_rep__2_i_1 ;
  wire \n_0_cnt_read[2]_rep__3_i_1 ;
  wire \n_0_cnt_read[2]_rep__3_rep_i_1 ;
  wire \n_0_cnt_read[2]_rep_i_1__0 ;
  wire \n_0_cnt_read[3]_i_1 ;
  wire \n_0_cnt_read[3]_rep__0_i_1__0 ;
  wire \n_0_cnt_read[3]_rep__1_i_1 ;
  wire \n_0_cnt_read[3]_rep__2_i_1 ;
  wire \n_0_cnt_read[3]_rep__3_i_1 ;
  wire \n_0_cnt_read[3]_rep__3_rep_i_1 ;
  wire \n_0_cnt_read[3]_rep_i_1__0 ;
  wire \n_0_cnt_read[4]_i_1 ;
  wire \n_0_cnt_read[4]_i_2 ;
  wire \n_0_cnt_read[4]_i_3 ;
  wire \n_0_cnt_read[4]_rep__0_i_1__0 ;
  wire \n_0_cnt_read[4]_rep__1_i_1 ;
  wire \n_0_cnt_read[4]_rep__2_i_1 ;
  wire \n_0_cnt_read[4]_rep__3_i_1 ;
  wire \n_0_cnt_read[4]_rep_i_1__0 ;
  wire \n_0_cnt_read_reg[0]_rep ;
  wire \n_0_cnt_read_reg[0]_rep__0 ;
  wire \n_0_cnt_read_reg[0]_rep__1 ;
  wire \n_0_cnt_read_reg[0]_rep__2 ;
  wire \n_0_cnt_read_reg[0]_rep__2_rep ;
  wire \n_0_cnt_read_reg[0]_rep__2_rep__0 ;
  wire \n_0_cnt_read_reg[0]_rep__2_rep__1 ;
  wire \n_0_cnt_read_reg[0]_rep__2_rep_rep ;
  wire \n_0_cnt_read_reg[1]_rep ;
  wire \n_0_cnt_read_reg[1]_rep__0 ;
  wire \n_0_cnt_read_reg[1]_rep__1 ;
  wire \n_0_cnt_read_reg[1]_rep__2 ;
  wire \n_0_cnt_read_reg[1]_rep__3 ;
  wire \n_0_cnt_read_reg[1]_rep__4 ;
  wire \n_0_cnt_read_reg[1]_rep__4_rep ;
  wire \n_0_cnt_read_reg[2]_rep ;
  wire \n_0_cnt_read_reg[2]_rep__0 ;
  wire \n_0_cnt_read_reg[2]_rep__1 ;
  wire \n_0_cnt_read_reg[2]_rep__2 ;
  wire \n_0_cnt_read_reg[2]_rep__3 ;
  wire \n_0_cnt_read_reg[2]_rep__3_rep ;
  wire \n_0_cnt_read_reg[3]_rep ;
  wire \n_0_cnt_read_reg[3]_rep__0 ;
  wire \n_0_cnt_read_reg[3]_rep__1 ;
  wire \n_0_cnt_read_reg[3]_rep__2 ;
  wire \n_0_cnt_read_reg[3]_rep__3 ;
  wire \n_0_cnt_read_reg[3]_rep__3_rep ;
  wire \n_0_cnt_read_reg[4]_rep ;
  wire \n_0_cnt_read_reg[4]_rep__0 ;
  wire \n_0_cnt_read_reg[4]_rep__1 ;
  wire \n_0_cnt_read_reg[4]_rep__2 ;
  wire \n_0_cnt_read_reg[4]_rep__3 ;
  wire [33:0]out;
  wire si_rs_rready;
  wire wr_en0;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_i_1__1 
       (.I0(cnt_read[0]),
        .I1(O1),
        .I2(wr_en0),
        .O(\n_0_cnt_read[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_rep__0_i_1__1 
       (.I0(\n_0_cnt_read_reg[0]_rep__0 ),
        .I1(O1),
        .I2(wr_en0),
        .O(\n_0_cnt_read[0]_rep__0_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_rep__1_i_1__0 
       (.I0(\n_0_cnt_read_reg[0]_rep__1 ),
        .I1(O1),
        .I2(wr_en0),
        .O(\n_0_cnt_read[0]_rep__1_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_rep__2_i_1__0 
       (.I0(\n_0_cnt_read_reg[0]_rep__2 ),
        .I1(O1),
        .I2(wr_en0),
        .O(\n_0_cnt_read[0]_rep__2_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_rep__2_rep__0_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep__0 ),
        .I1(O1),
        .I2(wr_en0),
        .O(\n_0_cnt_read[0]_rep__2_rep__0_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_rep__2_rep__1_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep__1 ),
        .I1(O1),
        .I2(wr_en0),
        .O(\n_0_cnt_read[0]_rep__2_rep__1_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_rep__2_rep_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep ),
        .I1(O1),
        .I2(wr_en0),
        .O(\n_0_cnt_read[0]_rep__2_rep_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_rep__2_rep_rep_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep_rep ),
        .I1(O1),
        .I2(wr_en0),
        .O(\n_0_cnt_read[0]_rep__2_rep_rep_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_rep_i_1__1 
       (.I0(\n_0_cnt_read_reg[0]_rep ),
        .I1(O1),
        .I2(wr_en0),
        .O(\n_0_cnt_read[0]_rep_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_i_1__1 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep__0 ),
        .I1(wr_en0),
        .I2(O1),
        .I3(cnt_read[1]),
        .O(\n_0_cnt_read[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_rep__0_i_1__1 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep_rep ),
        .I1(wr_en0),
        .I2(O1),
        .I3(\n_0_cnt_read_reg[1]_rep__0 ),
        .O(\n_0_cnt_read[1]_rep__0_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_rep__1_i_1__0 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep_rep ),
        .I1(wr_en0),
        .I2(O1),
        .I3(\n_0_cnt_read_reg[1]_rep__1 ),
        .O(\n_0_cnt_read[1]_rep__1_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_rep__2_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep__1 ),
        .I1(wr_en0),
        .I2(O1),
        .I3(\n_0_cnt_read_reg[1]_rep__2 ),
        .O(\n_0_cnt_read[1]_rep__2_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_rep__3_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep__1 ),
        .I1(wr_en0),
        .I2(O1),
        .I3(\n_0_cnt_read_reg[1]_rep__3 ),
        .O(\n_0_cnt_read[1]_rep__3_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_rep__4_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep__1 ),
        .I1(wr_en0),
        .I2(O1),
        .I3(\n_0_cnt_read_reg[1]_rep__4 ),
        .O(\n_0_cnt_read[1]_rep__4_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_rep__4_rep_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__2 ),
        .I1(wr_en0),
        .I2(O1),
        .I3(\n_0_cnt_read_reg[1]_rep__4_rep ),
        .O(\n_0_cnt_read[1]_rep__4_rep_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_rep_i_1__1 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep_rep ),
        .I1(wr_en0),
        .I2(O1),
        .I3(\n_0_cnt_read_reg[1]_rep ),
        .O(\n_0_cnt_read[1]_rep_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT5 #(
    .INIT(32'h7FFE8001)) 
     \cnt_read[2]_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__3 ),
        .I1(\n_0_cnt_read_reg[0]_rep__2_rep__0 ),
        .I2(wr_en0),
        .I3(O1),
        .I4(cnt_read[2]),
        .O(\n_0_cnt_read[2]_i_1 ));
LUT5 #(
    .INIT(32'h7FFE8001)) 
     \cnt_read[2]_rep__0_i_1__0 
       (.I0(\n_0_cnt_read_reg[1]_rep__3 ),
        .I1(\n_0_cnt_read_reg[0]_rep__2_rep ),
        .I2(wr_en0),
        .I3(O1),
        .I4(\n_0_cnt_read_reg[2]_rep__0 ),
        .O(\n_0_cnt_read[2]_rep__0_i_1__0 ));
LUT5 #(
    .INIT(32'h7FFE8001)) 
     \cnt_read[2]_rep__1_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__3 ),
        .I1(\n_0_cnt_read_reg[0]_rep__2_rep ),
        .I2(wr_en0),
        .I3(O1),
        .I4(\n_0_cnt_read_reg[2]_rep__1 ),
        .O(\n_0_cnt_read[2]_rep__1_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT5 #(
    .INIT(32'h7FFE8001)) 
     \cnt_read[2]_rep__2_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__3 ),
        .I1(\n_0_cnt_read_reg[0]_rep__2_rep_rep ),
        .I2(wr_en0),
        .I3(O1),
        .I4(\n_0_cnt_read_reg[2]_rep__2 ),
        .O(\n_0_cnt_read[2]_rep__2_i_1 ));
LUT5 #(
    .INIT(32'h7FFE8001)) 
     \cnt_read[2]_rep__3_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__3 ),
        .I1(\n_0_cnt_read_reg[0]_rep__2_rep_rep ),
        .I2(wr_en0),
        .I3(O1),
        .I4(\n_0_cnt_read_reg[2]_rep__3 ),
        .O(\n_0_cnt_read[2]_rep__3_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT5 #(
    .INIT(32'h7FFE8001)) 
     \cnt_read[2]_rep__3_rep_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__3 ),
        .I1(\n_0_cnt_read_reg[0]_rep__2_rep ),
        .I2(wr_en0),
        .I3(O1),
        .I4(\n_0_cnt_read_reg[2]_rep__3_rep ),
        .O(\n_0_cnt_read[2]_rep__3_rep_i_1 ));
LUT5 #(
    .INIT(32'h7FFE8001)) 
     \cnt_read[2]_rep_i_1__0 
       (.I0(\n_0_cnt_read_reg[1]_rep__3 ),
        .I1(\n_0_cnt_read_reg[0]_rep__2_rep ),
        .I2(wr_en0),
        .I3(O1),
        .I4(\n_0_cnt_read_reg[2]_rep ),
        .O(\n_0_cnt_read[2]_rep_i_1__0 ));
LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
     \cnt_read[3]_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__4_rep ),
        .I1(O1),
        .I2(wr_en0),
        .I3(\n_0_cnt_read_reg[0]_rep__2_rep__0 ),
        .I4(cnt_read[3]),
        .I5(\n_0_cnt_read_reg[2]_rep__3_rep ),
        .O(\n_0_cnt_read[3]_i_1 ));
LUT2 #(
    .INIT(4'hB)) 
     \cnt_read[3]_i_2 
       (.I0(O2),
        .I1(si_rs_rready),
        .O(O1));
LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
     \cnt_read[3]_rep__0_i_1__0 
       (.I0(\n_0_cnt_read_reg[1]_rep__4 ),
        .I1(O1),
        .I2(wr_en0),
        .I3(\n_0_cnt_read_reg[0]_rep__2_rep__1 ),
        .I4(\n_0_cnt_read_reg[3]_rep__0 ),
        .I5(\n_0_cnt_read_reg[2]_rep__3_rep ),
        .O(\n_0_cnt_read[3]_rep__0_i_1__0 ));
LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
     \cnt_read[3]_rep__1_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__4 ),
        .I1(O1),
        .I2(wr_en0),
        .I3(\n_0_cnt_read_reg[0]_rep__2 ),
        .I4(\n_0_cnt_read_reg[3]_rep__1 ),
        .I5(\n_0_cnt_read_reg[2]_rep__3 ),
        .O(\n_0_cnt_read[3]_rep__1_i_1 ));
LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
     \cnt_read[3]_rep__2_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__4 ),
        .I1(O1),
        .I2(wr_en0),
        .I3(\n_0_cnt_read_reg[0]_rep__2 ),
        .I4(\n_0_cnt_read_reg[3]_rep__2 ),
        .I5(\n_0_cnt_read_reg[2]_rep__3 ),
        .O(\n_0_cnt_read[3]_rep__2_i_1 ));
LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
     \cnt_read[3]_rep__3_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__4 ),
        .I1(O1),
        .I2(wr_en0),
        .I3(\n_0_cnt_read_reg[0]_rep__2 ),
        .I4(\n_0_cnt_read_reg[3]_rep__3 ),
        .I5(\n_0_cnt_read_reg[2]_rep__3 ),
        .O(\n_0_cnt_read[3]_rep__3_i_1 ));
LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
     \cnt_read[3]_rep__3_rep_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__4 ),
        .I1(O1),
        .I2(wr_en0),
        .I3(\n_0_cnt_read_reg[0]_rep__2 ),
        .I4(\n_0_cnt_read_reg[3]_rep__3_rep ),
        .I5(\n_0_cnt_read_reg[2]_rep__3 ),
        .O(\n_0_cnt_read[3]_rep__3_rep_i_1 ));
LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
     \cnt_read[3]_rep_i_1__0 
       (.I0(\n_0_cnt_read_reg[1]_rep__4 ),
        .I1(O1),
        .I2(wr_en0),
        .I3(\n_0_cnt_read_reg[0]_rep__2_rep__1 ),
        .I4(\n_0_cnt_read_reg[3]_rep ),
        .I5(\n_0_cnt_read_reg[2]_rep__3_rep ),
        .O(\n_0_cnt_read[3]_rep_i_1__0 ));
LUT5 #(
    .INIT(32'h9AAA9AA6)) 
     \cnt_read[4]_i_1 
       (.I0(cnt_read[4]),
        .I1(\n_0_cnt_read[4]_i_2 ),
        .I2(\n_0_cnt_read_reg[3]_rep__3_rep ),
        .I3(\n_0_cnt_read_reg[2]_rep__3_rep ),
        .I4(\n_0_cnt_read[4]_i_3 ),
        .O(\n_0_cnt_read[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT5 #(
    .INIT(32'h4FFFFFFF)) 
     \cnt_read[4]_i_2 
       (.I0(O2),
        .I1(si_rs_rready),
        .I2(wr_en0),
        .I3(\n_0_cnt_read_reg[0]_rep__2_rep__0 ),
        .I4(\n_0_cnt_read_reg[1]_rep__4_rep ),
        .O(\n_0_cnt_read[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \cnt_read[4]_i_3 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep__0 ),
        .I1(wr_en0),
        .I2(si_rs_rready),
        .I3(O2),
        .I4(\n_0_cnt_read_reg[1]_rep__4_rep ),
        .O(\n_0_cnt_read[4]_i_3 ));
LUT5 #(
    .INIT(32'h9AAA9AA6)) 
     \cnt_read[4]_rep__0_i_1__0 
       (.I0(\n_0_cnt_read_reg[4]_rep__0 ),
        .I1(\n_0_cnt_read[4]_i_2 ),
        .I2(\n_0_cnt_read_reg[3]_rep__3 ),
        .I3(\n_0_cnt_read_reg[2]_rep__3 ),
        .I4(\n_0_cnt_read[4]_i_3 ),
        .O(\n_0_cnt_read[4]_rep__0_i_1__0 ));
LUT5 #(
    .INIT(32'h9AAA9AA6)) 
     \cnt_read[4]_rep__1_i_1 
       (.I0(\n_0_cnt_read_reg[4]_rep__1 ),
        .I1(\n_0_cnt_read[4]_i_2 ),
        .I2(\n_0_cnt_read_reg[3]_rep__3 ),
        .I3(\n_0_cnt_read_reg[2]_rep__3 ),
        .I4(\n_0_cnt_read[4]_i_3 ),
        .O(\n_0_cnt_read[4]_rep__1_i_1 ));
LUT5 #(
    .INIT(32'h9AAA9AA6)) 
     \cnt_read[4]_rep__2_i_1 
       (.I0(\n_0_cnt_read_reg[4]_rep__2 ),
        .I1(\n_0_cnt_read[4]_i_2 ),
        .I2(\n_0_cnt_read_reg[3]_rep__3 ),
        .I3(\n_0_cnt_read_reg[2]_rep__3 ),
        .I4(\n_0_cnt_read[4]_i_3 ),
        .O(\n_0_cnt_read[4]_rep__2_i_1 ));
LUT5 #(
    .INIT(32'h9AAA9AA6)) 
     \cnt_read[4]_rep__3_i_1 
       (.I0(\n_0_cnt_read_reg[4]_rep__3 ),
        .I1(\n_0_cnt_read[4]_i_2 ),
        .I2(\n_0_cnt_read_reg[3]_rep__3 ),
        .I3(\n_0_cnt_read_reg[2]_rep__3 ),
        .I4(\n_0_cnt_read[4]_i_3 ),
        .O(\n_0_cnt_read[4]_rep__3_i_1 ));
LUT5 #(
    .INIT(32'h9AAA9AA6)) 
     \cnt_read[4]_rep_i_1__0 
       (.I0(\n_0_cnt_read_reg[4]_rep ),
        .I1(\n_0_cnt_read[4]_i_2 ),
        .I2(\n_0_cnt_read_reg[3]_rep__3 ),
        .I3(\n_0_cnt_read_reg[2]_rep__3 ),
        .I4(\n_0_cnt_read[4]_i_3 ),
        .O(\n_0_cnt_read[4]_rep_i_1__0 ));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_i_1__1 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep_i_1__1 ),
        .Q(\n_0_cnt_read_reg[0]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__0_i_1__1 ),
        .Q(\n_0_cnt_read_reg[0]_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__1_i_1__0 ),
        .Q(\n_0_cnt_read_reg[0]_rep__1 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__2_i_1__0 ),
        .Q(\n_0_cnt_read_reg[0]_rep__2 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__2_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__2_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[0]_rep__2_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__2_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__2_rep__0_i_1 ),
        .Q(\n_0_cnt_read_reg[0]_rep__2_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__2_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__2_rep__1_i_1 ),
        .Q(\n_0_cnt_read_reg[0]_rep__2_rep__1 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__2_rep_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__2_rep_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[0]_rep__2_rep_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_i_1__1 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep_i_1__1 ),
        .Q(\n_0_cnt_read_reg[1]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep__0_i_1__1 ),
        .Q(\n_0_cnt_read_reg[1]_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep__1_i_1__0 ),
        .Q(\n_0_cnt_read_reg[1]_rep__1 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep__2_i_1 ),
        .Q(\n_0_cnt_read_reg[1]_rep__2 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep__3 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep__3_i_1 ),
        .Q(\n_0_cnt_read_reg[1]_rep__3 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep__4 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep__4_i_1 ),
        .Q(\n_0_cnt_read_reg[1]_rep__4 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep__4_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep__4_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[1]_rep__4_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
   FDSE \cnt_read_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[2]_i_1 ),
        .Q(cnt_read[2]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
   FDSE \cnt_read_reg[2]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[2]_rep_i_1__0 ),
        .Q(\n_0_cnt_read_reg[2]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
   FDSE \cnt_read_reg[2]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[2]_rep__0_i_1__0 ),
        .Q(\n_0_cnt_read_reg[2]_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
   FDSE \cnt_read_reg[2]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[2]_rep__1_i_1 ),
        .Q(\n_0_cnt_read_reg[2]_rep__1 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
   FDSE \cnt_read_reg[2]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[2]_rep__2_i_1 ),
        .Q(\n_0_cnt_read_reg[2]_rep__2 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
   FDSE \cnt_read_reg[2]_rep__3 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[2]_rep__3_i_1 ),
        .Q(\n_0_cnt_read_reg[2]_rep__3 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
   FDSE \cnt_read_reg[2]_rep__3_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[2]_rep__3_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[2]_rep__3_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
   FDSE \cnt_read_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[3]_i_1 ),
        .Q(cnt_read[3]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
   FDSE \cnt_read_reg[3]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[3]_rep_i_1__0 ),
        .Q(\n_0_cnt_read_reg[3]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
   FDSE \cnt_read_reg[3]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[3]_rep__0_i_1__0 ),
        .Q(\n_0_cnt_read_reg[3]_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
   FDSE \cnt_read_reg[3]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[3]_rep__1_i_1 ),
        .Q(\n_0_cnt_read_reg[3]_rep__1 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
   FDSE \cnt_read_reg[3]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[3]_rep__2_i_1 ),
        .Q(\n_0_cnt_read_reg[3]_rep__2 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
   FDSE \cnt_read_reg[3]_rep__3 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[3]_rep__3_i_1 ),
        .Q(\n_0_cnt_read_reg[3]_rep__3 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
   FDSE \cnt_read_reg[3]_rep__3_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[3]_rep__3_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[3]_rep__3_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
   FDSE \cnt_read_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[4]_i_1 ),
        .Q(cnt_read[4]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
   FDSE \cnt_read_reg[4]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[4]_rep_i_1__0 ),
        .Q(\n_0_cnt_read_reg[4]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
   FDSE \cnt_read_reg[4]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[4]_rep__0_i_1__0 ),
        .Q(\n_0_cnt_read_reg[4]_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
   FDSE \cnt_read_reg[4]_rep__1 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[4]_rep__1_i_1 ),
        .Q(\n_0_cnt_read_reg[4]_rep__1 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
   FDSE \cnt_read_reg[4]_rep__2 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[4]_rep__2_i_1 ),
        .Q(\n_0_cnt_read_reg[4]_rep__2 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
   FDSE \cnt_read_reg[4]_rep__3 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[4]_rep__3_i_1 ),
        .Q(\n_0_cnt_read_reg[4]_rep__3 ),
        .S(areset_d1));
LUT5 #(
    .INIT(32'hF77F777F)) 
     m_axi_rready_INST_0
       (.I0(\n_0_cnt_read_reg[4]_rep__3 ),
        .I1(\n_0_cnt_read_reg[3]_rep__3_rep ),
        .I2(\n_0_cnt_read_reg[1]_rep__3 ),
        .I3(\n_0_cnt_read_reg[2]_rep__3_rep ),
        .I4(\n_0_cnt_read_reg[0]_rep__2_rep__0 ),
        .O(m_axi_rready));
LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
     m_valid_i_i_2
       (.I0(\n_0_cnt_read_reg[3]_rep__3_rep ),
        .I1(\n_0_cnt_read_reg[4]_rep__3 ),
        .I2(\n_0_cnt_read_reg[1]_rep__4 ),
        .I3(\n_0_cnt_read_reg[2]_rep__3_rep ),
        .I4(\n_0_cnt_read_reg[0]_rep__2_rep ),
        .I5(I1),
        .O(O2));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][0]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__2 ,\n_0_cnt_read_reg[3]_rep__2 ,\n_0_cnt_read_reg[2]_rep__2 ,\n_0_cnt_read_reg[1]_rep__2 ,\n_0_cnt_read_reg[0]_rep__1 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
LUT6 #(
    .INIT(64'hAA2A2AAA2A2A2AAA)) 
     \memory_reg[31][0]_srl32_i_1 
       (.I0(m_axi_rvalid),
        .I1(\n_0_cnt_read_reg[4]_rep__3 ),
        .I2(\n_0_cnt_read_reg[3]_rep__3_rep ),
        .I3(\n_0_cnt_read_reg[1]_rep__4_rep ),
        .I4(\n_0_cnt_read_reg[2]_rep__3_rep ),
        .I5(\n_0_cnt_read_reg[0]_rep__2_rep__0 ),
        .O(wr_en0));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][10]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__1 ,\n_0_cnt_read_reg[3]_rep__1 ,\n_0_cnt_read_reg[2]_rep__1 ,\n_0_cnt_read_reg[1]_rep__1 ,\n_0_cnt_read_reg[0]_rep__0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[10]),
        .Q(out[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][11]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__1 ,\n_0_cnt_read_reg[3]_rep__1 ,\n_0_cnt_read_reg[2]_rep__1 ,\n_0_cnt_read_reg[1]_rep__1 ,\n_0_cnt_read_reg[0]_rep__0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[11]),
        .Q(out[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][12]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__1 ,\n_0_cnt_read_reg[3]_rep__1 ,\n_0_cnt_read_reg[2]_rep__1 ,\n_0_cnt_read_reg[1]_rep__1 ,\n_0_cnt_read_reg[0]_rep__0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[12]),
        .Q(out[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][13]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__0 ,\n_0_cnt_read_reg[3]_rep__0 ,\n_0_cnt_read_reg[2]_rep__0 ,\n_0_cnt_read_reg[1]_rep__0 ,\n_0_cnt_read_reg[0]_rep__0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[13]),
        .Q(out[13]),
        .Q31(\NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][14]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__0 ,\n_0_cnt_read_reg[3]_rep__0 ,\n_0_cnt_read_reg[2]_rep__0 ,\n_0_cnt_read_reg[1]_rep__0 ,\n_0_cnt_read_reg[0]_rep__0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[14]),
        .Q(out[14]),
        .Q31(\NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][15]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__0 ,\n_0_cnt_read_reg[3]_rep__0 ,\n_0_cnt_read_reg[2]_rep__0 ,\n_0_cnt_read_reg[1]_rep__0 ,\n_0_cnt_read_reg[0]_rep__0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[15]),
        .Q(out[15]),
        .Q31(\NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][16]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__0 ,\n_0_cnt_read_reg[3]_rep__0 ,\n_0_cnt_read_reg[2]_rep__0 ,\n_0_cnt_read_reg[1]_rep__0 ,\n_0_cnt_read_reg[0]_rep }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[16]),
        .Q(out[16]),
        .Q31(\NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][17]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__0 ,\n_0_cnt_read_reg[3]_rep__0 ,\n_0_cnt_read_reg[2]_rep__0 ,\n_0_cnt_read_reg[1]_rep__0 ,\n_0_cnt_read_reg[0]_rep }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[17]),
        .Q(out[17]),
        .Q31(\NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][18]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__0 ,\n_0_cnt_read_reg[3]_rep__0 ,\n_0_cnt_read_reg[2]_rep__0 ,\n_0_cnt_read_reg[1]_rep__0 ,\n_0_cnt_read_reg[0]_rep }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[18]),
        .Q(out[18]),
        .Q31(\NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][19]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__0 ,\n_0_cnt_read_reg[3]_rep__0 ,\n_0_cnt_read_reg[2]_rep__0 ,\n_0_cnt_read_reg[1]_rep__0 ,\n_0_cnt_read_reg[0]_rep }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[19]),
        .Q(out[19]),
        .Q31(\NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][1]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__2 ,\n_0_cnt_read_reg[3]_rep__2 ,\n_0_cnt_read_reg[2]_rep__2 ,\n_0_cnt_read_reg[1]_rep__2 ,\n_0_cnt_read_reg[0]_rep__1 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][20]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,\n_0_cnt_read_reg[0]_rep }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[20]),
        .Q(out[20]),
        .Q31(\NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][21]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,\n_0_cnt_read_reg[0]_rep }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[21]),
        .Q(out[21]),
        .Q31(\NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][22]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,\n_0_cnt_read_reg[0]_rep }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[22]),
        .Q(out[22]),
        .Q31(\NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][23]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,\n_0_cnt_read_reg[0]_rep }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[23]),
        .Q(out[23]),
        .Q31(\NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][24]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,\n_0_cnt_read_reg[0]_rep }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[24]),
        .Q(out[24]),
        .Q31(\NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][25]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,cnt_read[0]}),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[25]),
        .Q(out[25]),
        .Q31(\NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][26]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,cnt_read[0]}),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[26]),
        .Q(out[26]),
        .Q31(\NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][27]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[27]),
        .Q(out[27]),
        .Q31(\NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][28]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[28]),
        .Q(out[28]),
        .Q31(\NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][29]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[29]),
        .Q(out[29]),
        .Q31(\NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][2]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__2 ,\n_0_cnt_read_reg[3]_rep__2 ,\n_0_cnt_read_reg[2]_rep__2 ,\n_0_cnt_read_reg[1]_rep__2 ,\n_0_cnt_read_reg[0]_rep__1 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][30]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[30]),
        .Q(out[30]),
        .Q31(\NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][31]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[31]),
        .Q(out[31]),
        .Q31(\NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][32]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[32]),
        .Q(out[32]),
        .Q31(\NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][33]_srl32 
       (.A(cnt_read),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[33]),
        .Q(out[33]),
        .Q31(\NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][3]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__2 ,\n_0_cnt_read_reg[3]_rep__2 ,\n_0_cnt_read_reg[2]_rep__2 ,\n_0_cnt_read_reg[1]_rep__2 ,\n_0_cnt_read_reg[0]_rep__1 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][4]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__2 ,\n_0_cnt_read_reg[3]_rep__2 ,\n_0_cnt_read_reg[2]_rep__2 ,\n_0_cnt_read_reg[1]_rep__2 ,\n_0_cnt_read_reg[0]_rep__1 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][5]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__2 ,\n_0_cnt_read_reg[3]_rep__2 ,\n_0_cnt_read_reg[2]_rep__2 ,\n_0_cnt_read_reg[1]_rep__2 ,\n_0_cnt_read_reg[0]_rep__1 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][6]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__1 ,\n_0_cnt_read_reg[3]_rep__1 ,\n_0_cnt_read_reg[2]_rep__1 ,\n_0_cnt_read_reg[1]_rep__1 ,\n_0_cnt_read_reg[0]_rep__1 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[6]),
        .Q(out[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][7]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__1 ,\n_0_cnt_read_reg[3]_rep__1 ,\n_0_cnt_read_reg[2]_rep__1 ,\n_0_cnt_read_reg[1]_rep__1 ,\n_0_cnt_read_reg[0]_rep__0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[7]),
        .Q(out[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][8]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__1 ,\n_0_cnt_read_reg[3]_rep__1 ,\n_0_cnt_read_reg[2]_rep__1 ,\n_0_cnt_read_reg[1]_rep__1 ,\n_0_cnt_read_reg[0]_rep__0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[8]),
        .Q(out[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][9]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep__1 ,\n_0_cnt_read_reg[3]_rep__1 ,\n_0_cnt_read_reg[2]_rep__1 ,\n_0_cnt_read_reg[1]_rep__1 ,\n_0_cnt_read_reg[0]_rep__0 }),
        .CE(wr_en0),
        .CLK(aclk),
        .D(in[9]),
        .Q(out[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
LUT5 #(
    .INIT(32'h7C000000)) 
     \state[1]_i_4 
       (.I0(\n_0_cnt_read_reg[0]_rep__2_rep__0 ),
        .I1(\n_0_cnt_read_reg[2]_rep__3_rep ),
        .I2(\n_0_cnt_read_reg[1]_rep__4_rep ),
        .I3(\n_0_cnt_read_reg[3]_rep__3_rep ),
        .I4(\n_0_cnt_read_reg[4]_rep__3 ),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_simple_fifo" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2
   (O2,
    O3,
    O4,
    I1,
    r_push_r,
    I2,
    O1,
    si_rs_rready,
    in,
    aclk,
    areset_d1);
  output O2;
  output O3;
  output [12:0]O4;
  input I1;
  input r_push_r;
  input I2;
  input O1;
  input si_rs_rready;
  input [12:0]in;
  input aclk;
  input areset_d1;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire [12:0]O4;
  wire aclk;
  wire areset_d1;
  wire [4:0]cnt_read;
  wire [12:0]in;
  wire \n_0_cnt_read[0]_i_1__2 ;
  wire \n_0_cnt_read[0]_rep__0_i_1__0 ;
  wire \n_0_cnt_read[0]_rep__0_rep_i_1 ;
  wire \n_0_cnt_read[0]_rep_i_1__0 ;
  wire \n_0_cnt_read[1]_i_1__2 ;
  wire \n_0_cnt_read[1]_rep__0_i_1 ;
  wire \n_0_cnt_read[1]_rep__0_rep_i_1 ;
  wire \n_0_cnt_read[1]_rep_i_1 ;
  wire \n_0_cnt_read[2]_i_1__0 ;
  wire \n_0_cnt_read[2]_rep__0_i_1 ;
  wire \n_0_cnt_read[2]_rep_i_1 ;
  wire \n_0_cnt_read[3]_i_1__0 ;
  wire \n_0_cnt_read[3]_rep__0_i_1 ;
  wire \n_0_cnt_read[3]_rep_i_1 ;
  wire \n_0_cnt_read[4]_i_1__0 ;
  wire \n_0_cnt_read[4]_i_2__0 ;
  wire \n_0_cnt_read[4]_i_3__0 ;
  wire \n_0_cnt_read[4]_rep__0_i_1 ;
  wire \n_0_cnt_read[4]_rep_i_1 ;
  wire \n_0_cnt_read_reg[0]_rep ;
  wire \n_0_cnt_read_reg[0]_rep__0 ;
  wire \n_0_cnt_read_reg[0]_rep__0_rep ;
  wire \n_0_cnt_read_reg[1]_rep ;
  wire \n_0_cnt_read_reg[1]_rep__0 ;
  wire \n_0_cnt_read_reg[1]_rep__0_rep ;
  wire \n_0_cnt_read_reg[2]_rep ;
  wire \n_0_cnt_read_reg[2]_rep__0 ;
  wire \n_0_cnt_read_reg[3]_rep ;
  wire \n_0_cnt_read_reg[3]_rep__0 ;
  wire \n_0_cnt_read_reg[4]_rep ;
  wire \n_0_cnt_read_reg[4]_rep__0 ;
  wire r_push_r;
  wire si_rs_rready;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_i_1__2 
       (.I0(cnt_read[0]),
        .I1(I1),
        .I2(r_push_r),
        .O(\n_0_cnt_read[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_rep__0_i_1__0 
       (.I0(\n_0_cnt_read_reg[0]_rep__0 ),
        .I1(I1),
        .I2(r_push_r),
        .O(\n_0_cnt_read[0]_rep__0_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_rep__0_rep_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__0_rep ),
        .I1(I1),
        .I2(r_push_r),
        .O(\n_0_cnt_read[0]_rep__0_rep_i_1 ));
LUT3 #(
    .INIT(8'h69)) 
     \cnt_read[0]_rep_i_1__0 
       (.I0(\n_0_cnt_read_reg[0]_rep ),
        .I1(I1),
        .I2(r_push_r),
        .O(\n_0_cnt_read[0]_rep_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_i_1__2 
       (.I0(\n_0_cnt_read_reg[0]_rep__0_rep ),
        .I1(r_push_r),
        .I2(I1),
        .I3(cnt_read[1]),
        .O(\n_0_cnt_read[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_rep__0_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__0 ),
        .I1(r_push_r),
        .I2(I1),
        .I3(\n_0_cnt_read_reg[1]_rep__0 ),
        .O(\n_0_cnt_read[1]_rep__0_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_rep__0_rep_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__0 ),
        .I1(r_push_r),
        .I2(I1),
        .I3(\n_0_cnt_read_reg[1]_rep__0_rep ),
        .O(\n_0_cnt_read[1]_rep__0_rep_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT4 #(
    .INIT(16'h7E81)) 
     \cnt_read[1]_rep_i_1 
       (.I0(\n_0_cnt_read_reg[0]_rep__0 ),
        .I1(r_push_r),
        .I2(I1),
        .I3(\n_0_cnt_read_reg[1]_rep ),
        .O(\n_0_cnt_read[1]_rep_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT5 #(
    .INIT(32'h7FFE8001)) 
     \cnt_read[2]_i_1__0 
       (.I0(\n_0_cnt_read_reg[1]_rep__0_rep ),
        .I1(\n_0_cnt_read_reg[0]_rep__0_rep ),
        .I2(r_push_r),
        .I3(I1),
        .I4(cnt_read[2]),
        .O(\n_0_cnt_read[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT5 #(
    .INIT(32'h7FFE8001)) 
     \cnt_read[2]_rep__0_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__0 ),
        .I1(\n_0_cnt_read_reg[0]_rep__0 ),
        .I2(r_push_r),
        .I3(I1),
        .I4(\n_0_cnt_read_reg[2]_rep__0 ),
        .O(\n_0_cnt_read[2]_rep__0_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT5 #(
    .INIT(32'h7FFE8001)) 
     \cnt_read[2]_rep_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__0 ),
        .I1(\n_0_cnt_read_reg[0]_rep__0 ),
        .I2(r_push_r),
        .I3(I1),
        .I4(\n_0_cnt_read_reg[2]_rep ),
        .O(\n_0_cnt_read[2]_rep_i_1 ));
LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
     \cnt_read[3]_i_1__0 
       (.I0(\n_0_cnt_read_reg[1]_rep__0_rep ),
        .I1(I1),
        .I2(r_push_r),
        .I3(\n_0_cnt_read_reg[0]_rep__0_rep ),
        .I4(cnt_read[3]),
        .I5(\n_0_cnt_read_reg[2]_rep__0 ),
        .O(\n_0_cnt_read[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
     \cnt_read[3]_rep__0_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__0 ),
        .I1(I1),
        .I2(r_push_r),
        .I3(\n_0_cnt_read_reg[0]_rep__0 ),
        .I4(\n_0_cnt_read_reg[3]_rep__0 ),
        .I5(\n_0_cnt_read_reg[2]_rep__0 ),
        .O(\n_0_cnt_read[3]_rep__0_i_1 ));
LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
     \cnt_read[3]_rep_i_1 
       (.I0(\n_0_cnt_read_reg[1]_rep__0 ),
        .I1(I1),
        .I2(r_push_r),
        .I3(\n_0_cnt_read_reg[0]_rep__0 ),
        .I4(\n_0_cnt_read_reg[3]_rep ),
        .I5(\n_0_cnt_read_reg[2]_rep__0 ),
        .O(\n_0_cnt_read[3]_rep_i_1 ));
LUT5 #(
    .INIT(32'h9AAA9AA6)) 
     \cnt_read[4]_i_1__0 
       (.I0(cnt_read[4]),
        .I1(\n_0_cnt_read[4]_i_2__0 ),
        .I2(\n_0_cnt_read_reg[3]_rep__0 ),
        .I3(\n_0_cnt_read_reg[2]_rep__0 ),
        .I4(\n_0_cnt_read[4]_i_3__0 ),
        .O(\n_0_cnt_read[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT5 #(
    .INIT(32'h4FFFFFFF)) 
     \cnt_read[4]_i_2__0 
       (.I0(O1),
        .I1(si_rs_rready),
        .I2(r_push_r),
        .I3(\n_0_cnt_read_reg[0]_rep__0_rep ),
        .I4(\n_0_cnt_read_reg[1]_rep__0_rep ),
        .O(\n_0_cnt_read[4]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \cnt_read[4]_i_3__0 
       (.I0(\n_0_cnt_read_reg[0]_rep__0_rep ),
        .I1(r_push_r),
        .I2(si_rs_rready),
        .I3(O1),
        .I4(\n_0_cnt_read_reg[1]_rep__0_rep ),
        .O(\n_0_cnt_read[4]_i_3__0 ));
LUT5 #(
    .INIT(32'h9AAA9AA6)) 
     \cnt_read[4]_rep__0_i_1 
       (.I0(\n_0_cnt_read_reg[4]_rep__0 ),
        .I1(\n_0_cnt_read[4]_i_2__0 ),
        .I2(\n_0_cnt_read_reg[3]_rep__0 ),
        .I3(\n_0_cnt_read_reg[2]_rep__0 ),
        .I4(\n_0_cnt_read[4]_i_3__0 ),
        .O(\n_0_cnt_read[4]_rep__0_i_1 ));
LUT5 #(
    .INIT(32'h9AAA9AA6)) 
     \cnt_read[4]_rep_i_1 
       (.I0(\n_0_cnt_read_reg[4]_rep ),
        .I1(\n_0_cnt_read[4]_i_2__0 ),
        .I2(\n_0_cnt_read_reg[3]_rep__0 ),
        .I3(\n_0_cnt_read_reg[2]_rep__0 ),
        .I4(\n_0_cnt_read[4]_i_3__0 ),
        .O(\n_0_cnt_read[4]_rep_i_1 ));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_i_1__2 ),
        .Q(cnt_read[0]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep_i_1__0 ),
        .Q(\n_0_cnt_read_reg[0]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__0_i_1__0 ),
        .Q(\n_0_cnt_read_reg[0]_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[0]" *) 
   FDSE \cnt_read_reg[0]_rep__0_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[0]_rep__0_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[0]_rep__0_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_i_1__2 ),
        .Q(cnt_read[1]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[1]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep__0_i_1 ),
        .Q(\n_0_cnt_read_reg[1]_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[1]" *) 
   FDSE \cnt_read_reg[1]_rep__0_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[1]_rep__0_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[1]_rep__0_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
   FDSE \cnt_read_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[2]_i_1__0 ),
        .Q(cnt_read[2]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
   FDSE \cnt_read_reg[2]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[2]_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[2]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[2]" *) 
   FDSE \cnt_read_reg[2]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[2]_rep__0_i_1 ),
        .Q(\n_0_cnt_read_reg[2]_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
   FDSE \cnt_read_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[3]_i_1__0 ),
        .Q(cnt_read[3]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
   FDSE \cnt_read_reg[3]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[3]_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[3]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[3]" *) 
   FDSE \cnt_read_reg[3]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[3]_rep__0_i_1 ),
        .Q(\n_0_cnt_read_reg[3]_rep__0 ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
   FDSE \cnt_read_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[4]_i_1__0 ),
        .Q(cnt_read[4]),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
   FDSE \cnt_read_reg[4]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[4]_rep_i_1 ),
        .Q(\n_0_cnt_read_reg[4]_rep ),
        .S(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "cnt_read_reg[4]" *) 
   FDSE \cnt_read_reg[4]_rep__0 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_cnt_read[4]_rep__0_i_1 ),
        .Q(\n_0_cnt_read_reg[4]_rep__0 ),
        .S(areset_d1));
LUT5 #(
    .INIT(32'h80000000)) 
     m_valid_i_i_3
       (.I0(\n_0_cnt_read_reg[2]_rep__0 ),
        .I1(\n_0_cnt_read_reg[1]_rep__0 ),
        .I2(\n_0_cnt_read_reg[0]_rep__0_rep ),
        .I3(\n_0_cnt_read_reg[4]_rep__0 ),
        .I4(\n_0_cnt_read_reg[3]_rep__0 ),
        .O(O3));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][0]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,\n_0_cnt_read_reg[0]_rep }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[0]),
        .Q(O4[0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][10]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[10]),
        .Q(O4[10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][11]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[11]),
        .Q(O4[11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][12]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[12]),
        .Q(O4[12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][1]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,\n_0_cnt_read_reg[0]_rep }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[1]),
        .Q(O4[1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][2]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,\n_0_cnt_read_reg[0]_rep }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[2]),
        .Q(O4[2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][3]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,\n_0_cnt_read_reg[0]_rep }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[3]),
        .Q(O4[3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][4]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,\n_0_cnt_read_reg[0]_rep }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[4]),
        .Q(O4[4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][5]_srl32 
       (.A({\n_0_cnt_read_reg[4]_rep ,\n_0_cnt_read_reg[3]_rep ,\n_0_cnt_read_reg[2]_rep ,\n_0_cnt_read_reg[1]_rep ,\n_0_cnt_read_reg[0]_rep }),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[5]),
        .Q(O4[5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][6]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[6]),
        .Q(O4[6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][7]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[7]),
        .Q(O4[7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][8]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[8]),
        .Q(O4[8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
(* srl_bus_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31] " *) 
   (* srl_name = "axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \memory_reg[31][9]_srl32 
       (.A(cnt_read),
        .CE(r_push_r),
        .CLK(aclk),
        .D(in[9]),
        .Q(O4[9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
LUT6 #(
    .INIT(64'hBFFAAAAAAAAAAAAA)) 
     \state[1]_i_3 
       (.I0(I2),
        .I1(\n_0_cnt_read_reg[0]_rep__0_rep ),
        .I2(\n_0_cnt_read_reg[1]_rep__0_rep ),
        .I3(\n_0_cnt_read_reg[2]_rep__0 ),
        .I4(\n_0_cnt_read_reg[4]_rep__0 ),
        .I5(\n_0_cnt_read_reg[3]_rep__0 ),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_wr_cmd_fsm" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_wr_cmd_fsm
   (D,
    O1,
    O2,
    E,
    S,
    O3,
    O4,
    incr_next_pending,
    sel_first_i,
    wrap_next_pending,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    m_axi_awvalid,
    Q,
    si_rs_awvalid,
    I1,
    I7,
    I2,
    I3,
    I4,
    I8,
    I9,
    I5,
    I11,
    I12,
    I6,
    I10,
    I13,
    I14,
    I15,
    areset_d1,
    I16,
    I17,
    m_axi_awready,
    I18,
    I19,
    I20,
    I21,
    I22,
    aclk);
  output [3:0]D;
  output O1;
  output [1:0]O2;
  output [0:0]E;
  output [3:0]S;
  output O3;
  output O4;
  output incr_next_pending;
  output sel_first_i;
  output wrap_next_pending;
  output O5;
  output O6;
  output [0:0]O7;
  output [0:0]O8;
  output O9;
  output O10;
  output [0:0]O11;
  output [0:0]O12;
  output [0:0]O13;
  output O14;
  output [0:0]O15;
  output m_axi_awvalid;
  input [3:0]Q;
  input si_rs_awvalid;
  input [10:0]I1;
  input I7;
  input I2;
  input I3;
  input [0:0]I4;
  input I8;
  input I9;
  input [0:0]I5;
  input I11;
  input [0:0]I12;
  input I6;
  input I10;
  input I13;
  input I14;
  input I15;
  input areset_d1;
  input I16;
  input I17;
  input m_axi_awready;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire [10:0]I1;
  wire I10;
  wire I11;
  wire [0:0]I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I3;
  wire [0:0]I4;
  wire [0:0]I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire [0:0]O11;
  wire [0:0]O12;
  wire [0:0]O13;
  wire O14;
  wire [0:0]O15;
  wire [1:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [0:0]O8;
  wire O9;
  wire [3:0]Q;
  wire [3:0]S;
  wire aclk;
  wire areset_d1;
  wire incr_next_pending;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire \n_0_state[0]_rep_i_1__0 ;
  wire \n_0_state[1]_rep_i_1__0 ;
  wire \n_0_state_reg[0]_rep ;
  wire \n_0_state_reg[1]_rep ;
  wire next;
  wire [1:0]next_state;
  wire sel_first_i;
  wire si_rs_awvalid;
  wire wrap_next_pending;

(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT4 #(
    .INIT(16'hEEFE)) 
     \axaddr_incr[0]_i_1 
       (.I0(I19),
        .I1(O3),
        .I2(\n_0_state_reg[1]_rep ),
        .I3(\n_0_state_reg[0]_rep ),
        .O(O14));
LUT6 #(
    .INIT(64'h000000006366CCCC)) 
     \axaddr_incr[0]_i_10 
       (.I0(O3),
        .I1(I1[1]),
        .I2(\n_0_state_reg[0]_rep ),
        .I3(\n_0_state_reg[1]_rep ),
        .I4(I1[4]),
        .I5(I1[5]),
        .O(S[1]));
LUT6 #(
    .INIT(64'h0000000000006366)) 
     \axaddr_incr[0]_i_11 
       (.I0(O3),
        .I1(I1[0]),
        .I2(\n_0_state_reg[0]_rep ),
        .I3(\n_0_state_reg[1]_rep ),
        .I4(I1[5]),
        .I5(I1[4]),
        .O(S[0]));
LUT6 #(
    .INIT(64'h6366CCCCCCCCCCCC)) 
     \axaddr_incr[0]_i_8 
       (.I0(O3),
        .I1(I1[3]),
        .I2(\n_0_state_reg[0]_rep ),
        .I3(\n_0_state_reg[1]_rep ),
        .I4(I1[5]),
        .I5(I1[4]),
        .O(S[3]));
LUT6 #(
    .INIT(64'h0000CCCC6366CCCC)) 
     \axaddr_incr[0]_i_9 
       (.I0(O3),
        .I1(I1[2]),
        .I2(\n_0_state_reg[0]_rep ),
        .I3(\n_0_state_reg[1]_rep ),
        .I4(I1[5]),
        .I5(I1[4]),
        .O(S[2]));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT4 #(
    .INIT(16'hCCFE)) 
     \axaddr_wrap[11]_i_1 
       (.I0(si_rs_awvalid),
        .I1(O3),
        .I2(\n_0_state_reg[1]_rep ),
        .I3(\n_0_state_reg[0]_rep ),
        .O(O12));
LUT6 #(
    .INIT(64'h44444F4444444444)) 
     \axlen_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(O1),
        .I2(O2[1]),
        .I3(si_rs_awvalid),
        .I4(O2[0]),
        .I5(I1[7]),
        .O(D[0]));
LUT5 #(
    .INIT(32'hF88F8888)) 
     \axlen_cnt[1]_i_1 
       (.I0(E),
        .I1(I1[8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(O1),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT4 #(
    .INIT(16'hCCFE)) 
     \axlen_cnt[3]_i_1 
       (.I0(si_rs_awvalid),
        .I1(O3),
        .I2(O2[1]),
        .I3(O2[0]),
        .O(O11));
LUT5 #(
    .INIT(32'hF88F8888)) 
     \axlen_cnt[4]_i_1 
       (.I0(E),
        .I1(I1[9]),
        .I2(Q[2]),
        .I3(I6),
        .I4(O1),
        .O(D[2]));
LUT5 #(
    .INIT(32'hF88F8888)) 
     \axlen_cnt[5]_i_1 
       (.I0(E),
        .I1(I1[10]),
        .I2(Q[3]),
        .I3(I10),
        .I4(O1),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT4 #(
    .INIT(16'hCCFE)) 
     \axlen_cnt[7]_i_1 
       (.I0(si_rs_awvalid),
        .I1(O3),
        .I2(\n_0_state_reg[1]_rep ),
        .I3(\n_0_state_reg[0]_rep ),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT4 #(
    .INIT(16'hAA8A)) 
     \axlen_cnt[7]_i_5 
       (.I0(I3),
        .I1(O2[0]),
        .I2(si_rs_awvalid),
        .I3(O2[1]),
        .O(O1));
LUT2 #(
    .INIT(4'h2)) 
     m_axi_awvalid_INST_0
       (.I0(\n_0_state_reg[0]_rep ),
        .I1(\n_0_state_reg[1]_rep ),
        .O(m_axi_awvalid));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \m_payload_i[31]_i_1 
       (.I0(O3),
        .I1(si_rs_awvalid),
        .O(O15));
LUT6 #(
    .INIT(64'hAA0A2202AA0A0000)) 
     \memory_reg[3][0]_srl4_i_1 
       (.I0(\n_0_state_reg[0]_rep ),
        .I1(I18),
        .I2(I21),
        .I3(I20),
        .I4(\n_0_state_reg[1]_rep ),
        .I5(m_axi_awready),
        .O(O3));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     next_pending_r_i_1
       (.I0(I7),
        .I1(E),
        .I2(I2),
        .I3(O6),
        .I4(I3),
        .O(incr_next_pending));
LUT5 #(
    .INIT(32'h8BBB8B88)) 
     next_pending_r_i_1__0
       (.I0(I13),
        .I1(E),
        .I2(I14),
        .I3(next),
        .I4(I15),
        .O(wrap_next_pending));
LUT6 #(
    .INIT(64'h3F331F1133333333)) 
     next_pending_r_i_3
       (.I0(m_axi_awready),
        .I1(\n_0_state_reg[1]_rep ),
        .I2(I20),
        .I3(I21),
        .I4(I18),
        .I5(\n_0_state_reg[0]_rep ),
        .O(O6));
LUT6 #(
    .INIT(64'hC0CCE0EECCCCCCCC)) 
     next_pending_r_i_4
       (.I0(m_axi_awready),
        .I1(\n_0_state_reg[1]_rep ),
        .I2(I20),
        .I3(I21),
        .I4(I18),
        .I5(\n_0_state_reg[0]_rep ),
        .O(next));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT4 #(
    .INIT(16'hBA8A)) 
     s_axburst_eq0_i_1
       (.I0(incr_next_pending),
        .I1(sel_first_i),
        .I2(I1[6]),
        .I3(wrap_next_pending),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT4 #(
    .INIT(16'hFE02)) 
     s_axburst_eq1_i_1
       (.I0(incr_next_pending),
        .I1(I1[6]),
        .I2(sel_first_i),
        .I3(wrap_next_pending),
        .O(O5));
LUT6 #(
    .INIT(64'hCCCEFCFFCCCECCCE)) 
     sel_first_i_1
       (.I0(si_rs_awvalid),
        .I1(areset_d1),
        .I2(\n_0_state_reg[0]_rep ),
        .I3(\n_0_state_reg[1]_rep ),
        .I4(O3),
        .I5(I16),
        .O(sel_first_i));
LUT6 #(
    .INIT(64'hF232FE3EFE32FE3E)) 
     \state[0]_i_1 
       (.I0(si_rs_awvalid),
        .I1(O2[0]),
        .I2(\n_0_state_reg[1]_rep ),
        .I3(I17),
        .I4(m_axi_awready),
        .I5(I18),
        .O(next_state[0]));
LUT6 #(
    .INIT(64'hF232FE3EFE32FE3E)) 
     \state[0]_rep_i_1__0 
       (.I0(si_rs_awvalid),
        .I1(\n_0_state_reg[0]_rep ),
        .I2(\n_0_state_reg[1]_rep ),
        .I3(I17),
        .I4(m_axi_awready),
        .I5(I18),
        .O(\n_0_state[0]_rep_i_1__0 ));
LUT6 #(
    .INIT(64'h0CAE0C0000000000)) 
     \state[1]_i_1 
       (.I0(I18),
        .I1(I21),
        .I2(I22),
        .I3(O2[1]),
        .I4(m_axi_awready),
        .I5(\n_0_state_reg[0]_rep ),
        .O(next_state[1]));
LUT6 #(
    .INIT(64'h0CAE0C0000000000)) 
     \state[1]_rep_i_1__0 
       (.I0(I18),
        .I1(I21),
        .I2(I22),
        .I3(\n_0_state_reg[1]_rep ),
        .I4(m_axi_awready),
        .I5(O2[0]),
        .O(\n_0_state[1]_rep_i_1__0 ));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "state_reg[0]" *) 
   FDRE \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(O2[0]),
        .R(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "state_reg[0]" *) 
   FDRE \state_reg[0]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_state[0]_rep_i_1__0 ),
        .Q(\n_0_state_reg[0]_rep ),
        .R(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "state_reg[1]" *) 
   FDRE \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(O2[1]),
        .R(areset_d1));
(* KEEP = "yes" *) 
   (* ORIG_CELL_NAME = "state_reg[1]" *) 
   FDRE \state_reg[1]_rep 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_state[1]_rep_i_1__0 ),
        .Q(\n_0_state_reg[1]_rep ),
        .R(areset_d1));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \wrap_boundary_axaddr_r[11]_i_1__0 
       (.I0(\n_0_state_reg[1]_rep ),
        .I1(si_rs_awvalid),
        .I2(\n_0_state_reg[0]_rep ),
        .O(E));
LUT6 #(
    .INIT(64'hAA8A5575AA8A5545)) 
     \wrap_cnt_r[0]_i_1 
       (.I0(I4),
        .I1(O2[0]),
        .I2(si_rs_awvalid),
        .I3(O2[1]),
        .I4(I8),
        .I5(I9),
        .O(O7));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAA8A)) 
     \wrap_cnt_r[1]_i_3 
       (.I0(I5),
        .I1(O2[0]),
        .I2(si_rs_awvalid),
        .I3(O2[1]),
        .I4(I11),
        .I5(I12),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT4 #(
    .INIT(16'hAA8A)) 
     \wrap_cnt_r[3]_i_3 
       (.I0(I4),
        .I1(O2[0]),
        .I2(si_rs_awvalid),
        .I3(O2[1]),
        .O(O10));
LUT6 #(
    .INIT(64'hAA8AAA8AAA8AAABA)) 
     \wrap_second_len_r[0]_i_1 
       (.I0(I4),
        .I1(O2[0]),
        .I2(si_rs_awvalid),
        .I3(O2[1]),
        .I4(I8),
        .I5(I9),
        .O(O8));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_wrap_cmd" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_wrap_cmd
   (O2,
    O6,
    m_axi_awaddr,
    O10,
    O11,
    wrap_next_pending,
    aclk,
    E,
    I6,
    I11,
    axaddr_incr_reg,
    I18,
    I14,
    I15,
    I16,
    I17,
    I19,
    I20,
    b_push,
    I12,
    si_rs_awvalid,
    areset_d1);
  output O2;
  output O6;
  output [11:0]m_axi_awaddr;
  output [3:0]O10;
  output [3:0]O11;
  input wrap_next_pending;
  input aclk;
  input [0:0]E;
  input [18:0]I6;
  input I11;
  input [11:0]axaddr_incr_reg;
  input I18;
  input [3:0]I14;
  input [3:0]I15;
  input [0:0]I16;
  input [3:0]I17;
  input [6:0]I19;
  input [0:0]I20;
  input b_push;
  input [1:0]I12;
  input si_rs_awvalid;
  input areset_d1;

  wire [0:0]E;
  wire I11;
  wire [1:0]I12;
  wire [3:0]I14;
  wire [3:0]I15;
  wire [0:0]I16;
  wire [3:0]I17;
  wire I18;
  wire [6:0]I19;
  wire [0:0]I20;
  wire [18:0]I6;
  wire [3:0]O10;
  wire [3:0]O11;
  wire O2;
  wire O6;
  wire aclk;
  wire areset_d1;
  wire [11:0]axaddr_incr_reg;
  wire [11:0]axaddr_wrap;
  wire [11:0]axaddr_wrap0;
  wire b_push;
  wire [11:0]m_axi_awaddr;
  wire \n_0_axaddr_wrap[0]_i_1 ;
  wire \n_0_axaddr_wrap[10]_i_1 ;
  wire \n_0_axaddr_wrap[11]_i_2 ;
  wire \n_0_axaddr_wrap[11]_i_4 ;
  wire \n_0_axaddr_wrap[11]_i_5 ;
  wire \n_0_axaddr_wrap[11]_i_6 ;
  wire \n_0_axaddr_wrap[11]_i_7 ;
  wire \n_0_axaddr_wrap[11]_i_8 ;
  wire \n_0_axaddr_wrap[11]_i_9 ;
  wire \n_0_axaddr_wrap[1]_i_1 ;
  wire \n_0_axaddr_wrap[2]_i_1 ;
  wire \n_0_axaddr_wrap[3]_i_1 ;
  wire \n_0_axaddr_wrap[3]_i_3 ;
  wire \n_0_axaddr_wrap[3]_i_4 ;
  wire \n_0_axaddr_wrap[3]_i_5 ;
  wire \n_0_axaddr_wrap[3]_i_6 ;
  wire \n_0_axaddr_wrap[4]_i_1 ;
  wire \n_0_axaddr_wrap[5]_i_1 ;
  wire \n_0_axaddr_wrap[6]_i_1 ;
  wire \n_0_axaddr_wrap[7]_i_1 ;
  wire \n_0_axaddr_wrap[7]_i_3 ;
  wire \n_0_axaddr_wrap[7]_i_4 ;
  wire \n_0_axaddr_wrap[7]_i_5 ;
  wire \n_0_axaddr_wrap[7]_i_6 ;
  wire \n_0_axaddr_wrap[8]_i_1 ;
  wire \n_0_axaddr_wrap[9]_i_1 ;
  wire \n_0_axaddr_wrap_reg[3]_i_2 ;
  wire \n_0_axaddr_wrap_reg[7]_i_2 ;
  wire \n_0_axlen_cnt[0]_i_1__0 ;
  wire \n_0_axlen_cnt[1]_i_1__0 ;
  wire \n_0_axlen_cnt[2]_i_1__0 ;
  wire \n_0_axlen_cnt[3]_i_2__1 ;
  wire \n_0_axlen_cnt_reg[0] ;
  wire \n_0_axlen_cnt_reg[1] ;
  wire \n_0_axlen_cnt_reg[2] ;
  wire \n_0_axlen_cnt_reg[3] ;
  wire n_0_sel_first_i_1;
  wire n_0_sel_first_reg;
  wire \n_1_axaddr_wrap_reg[11]_i_3 ;
  wire \n_1_axaddr_wrap_reg[3]_i_2 ;
  wire \n_1_axaddr_wrap_reg[7]_i_2 ;
  wire \n_2_axaddr_wrap_reg[11]_i_3 ;
  wire \n_2_axaddr_wrap_reg[3]_i_2 ;
  wire \n_2_axaddr_wrap_reg[7]_i_2 ;
  wire \n_3_axaddr_wrap_reg[11]_i_3 ;
  wire \n_3_axaddr_wrap_reg[3]_i_2 ;
  wire \n_3_axaddr_wrap_reg[7]_i_2 ;
  wire si_rs_awvalid;
  wire [11:0]wrap_boundary_axaddr_r;
  wire [3:0]wrap_cnt_r;
  wire wrap_next_pending;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED ;

FDRE \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I14[0]),
        .Q(O10[0]),
        .R(1'b0));
FDRE \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I14[1]),
        .Q(O10[1]),
        .R(1'b0));
FDRE \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I14[2]),
        .Q(O10[2]),
        .R(1'b0));
FDRE \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I14[3]),
        .Q(O10[3]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[0]_i_1 
       (.I0(I6[0]),
        .I1(I11),
        .I2(axaddr_wrap0[0]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[0]),
        .O(\n_0_axaddr_wrap[0]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[10]_i_1 
       (.I0(I6[10]),
        .I1(I11),
        .I2(axaddr_wrap0[10]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[10]),
        .O(\n_0_axaddr_wrap[10]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[11]_i_2 
       (.I0(I6[11]),
        .I1(I11),
        .I2(axaddr_wrap0[11]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[11]),
        .O(\n_0_axaddr_wrap[11]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT3 #(
    .INIT(8'h6F)) 
     \axaddr_wrap[11]_i_4 
       (.I0(wrap_cnt_r[3]),
        .I1(\n_0_axlen_cnt_reg[3] ),
        .I2(\n_0_axaddr_wrap[11]_i_9 ),
        .O(\n_0_axaddr_wrap[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[11]_i_5 
       (.I0(axaddr_wrap[11]),
        .O(\n_0_axaddr_wrap[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[11]_i_6 
       (.I0(axaddr_wrap[10]),
        .O(\n_0_axaddr_wrap[11]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[11]_i_7 
       (.I0(axaddr_wrap[9]),
        .O(\n_0_axaddr_wrap[11]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[11]_i_8 
       (.I0(axaddr_wrap[8]),
        .O(\n_0_axaddr_wrap[11]_i_8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \axaddr_wrap[11]_i_9 
       (.I0(wrap_cnt_r[0]),
        .I1(\n_0_axlen_cnt_reg[0] ),
        .I2(\n_0_axlen_cnt_reg[2] ),
        .I3(wrap_cnt_r[2]),
        .I4(\n_0_axlen_cnt_reg[1] ),
        .I5(wrap_cnt_r[1]),
        .O(\n_0_axaddr_wrap[11]_i_9 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[1]_i_1 
       (.I0(I6[1]),
        .I1(I11),
        .I2(axaddr_wrap0[1]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[1]),
        .O(\n_0_axaddr_wrap[1]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[2]_i_1 
       (.I0(I6[2]),
        .I1(I11),
        .I2(axaddr_wrap0[2]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[2]),
        .O(\n_0_axaddr_wrap[2]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[3]_i_1 
       (.I0(I6[3]),
        .I1(I11),
        .I2(axaddr_wrap0[3]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[3]),
        .O(\n_0_axaddr_wrap[3]_i_1 ));
LUT3 #(
    .INIT(8'h6A)) 
     \axaddr_wrap[3]_i_3 
       (.I0(axaddr_wrap[3]),
        .I1(I6[12]),
        .I2(I6[13]),
        .O(\n_0_axaddr_wrap[3]_i_3 ));
LUT3 #(
    .INIT(8'h9A)) 
     \axaddr_wrap[3]_i_4 
       (.I0(axaddr_wrap[2]),
        .I1(I6[12]),
        .I2(I6[13]),
        .O(\n_0_axaddr_wrap[3]_i_4 ));
LUT3 #(
    .INIT(8'h9A)) 
     \axaddr_wrap[3]_i_5 
       (.I0(axaddr_wrap[1]),
        .I1(I6[13]),
        .I2(I6[12]),
        .O(\n_0_axaddr_wrap[3]_i_5 ));
LUT3 #(
    .INIT(8'hA9)) 
     \axaddr_wrap[3]_i_6 
       (.I0(axaddr_wrap[0]),
        .I1(I6[12]),
        .I2(I6[13]),
        .O(\n_0_axaddr_wrap[3]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[4]_i_1 
       (.I0(I6[4]),
        .I1(I11),
        .I2(axaddr_wrap0[4]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[4]),
        .O(\n_0_axaddr_wrap[4]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[5]_i_1 
       (.I0(I6[5]),
        .I1(I11),
        .I2(axaddr_wrap0[5]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[5]),
        .O(\n_0_axaddr_wrap[5]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[6]_i_1 
       (.I0(I6[6]),
        .I1(I11),
        .I2(axaddr_wrap0[6]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[6]),
        .O(\n_0_axaddr_wrap[6]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[7]_i_1 
       (.I0(I6[7]),
        .I1(I11),
        .I2(axaddr_wrap0[7]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[7]),
        .O(\n_0_axaddr_wrap[7]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[7]_i_3 
       (.I0(axaddr_wrap[7]),
        .O(\n_0_axaddr_wrap[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[7]_i_4 
       (.I0(axaddr_wrap[6]),
        .O(\n_0_axaddr_wrap[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[7]_i_5 
       (.I0(axaddr_wrap[5]),
        .O(\n_0_axaddr_wrap[7]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[7]_i_6 
       (.I0(axaddr_wrap[4]),
        .O(\n_0_axaddr_wrap[7]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[8]_i_1 
       (.I0(I6[8]),
        .I1(I11),
        .I2(axaddr_wrap0[8]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[8]),
        .O(\n_0_axaddr_wrap[8]_i_1 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[9]_i_1 
       (.I0(I6[9]),
        .I1(I11),
        .I2(axaddr_wrap0[9]),
        .I3(\n_0_axaddr_wrap[11]_i_4 ),
        .I4(wrap_boundary_axaddr_r[9]),
        .O(\n_0_axaddr_wrap[9]_i_1 ));
FDRE \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[0]_i_1 ),
        .Q(axaddr_wrap[0]),
        .R(1'b0));
FDRE \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[10]_i_1 ),
        .Q(axaddr_wrap[10]),
        .R(1'b0));
FDRE \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[11]_i_2 ),
        .Q(axaddr_wrap[11]),
        .R(1'b0));
CARRY4 \axaddr_wrap_reg[11]_i_3 
       (.CI(\n_0_axaddr_wrap_reg[7]_i_2 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED [3],\n_1_axaddr_wrap_reg[11]_i_3 ,\n_2_axaddr_wrap_reg[11]_i_3 ,\n_3_axaddr_wrap_reg[11]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[11:8]),
        .S({\n_0_axaddr_wrap[11]_i_5 ,\n_0_axaddr_wrap[11]_i_6 ,\n_0_axaddr_wrap[11]_i_7 ,\n_0_axaddr_wrap[11]_i_8 }));
FDRE \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[1]_i_1 ),
        .Q(axaddr_wrap[1]),
        .R(1'b0));
FDRE \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[2]_i_1 ),
        .Q(axaddr_wrap[2]),
        .R(1'b0));
FDRE \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[3]_i_1 ),
        .Q(axaddr_wrap[3]),
        .R(1'b0));
CARRY4 \axaddr_wrap_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_axaddr_wrap_reg[3]_i_2 ,\n_1_axaddr_wrap_reg[3]_i_2 ,\n_2_axaddr_wrap_reg[3]_i_2 ,\n_3_axaddr_wrap_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI(axaddr_wrap[3:0]),
        .O(axaddr_wrap0[3:0]),
        .S({\n_0_axaddr_wrap[3]_i_3 ,\n_0_axaddr_wrap[3]_i_4 ,\n_0_axaddr_wrap[3]_i_5 ,\n_0_axaddr_wrap[3]_i_6 }));
FDRE \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[4]_i_1 ),
        .Q(axaddr_wrap[4]),
        .R(1'b0));
FDRE \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[5]_i_1 ),
        .Q(axaddr_wrap[5]),
        .R(1'b0));
FDRE \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[6]_i_1 ),
        .Q(axaddr_wrap[6]),
        .R(1'b0));
FDRE \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[7]_i_1 ),
        .Q(axaddr_wrap[7]),
        .R(1'b0));
CARRY4 \axaddr_wrap_reg[7]_i_2 
       (.CI(\n_0_axaddr_wrap_reg[3]_i_2 ),
        .CO({\n_0_axaddr_wrap_reg[7]_i_2 ,\n_1_axaddr_wrap_reg[7]_i_2 ,\n_2_axaddr_wrap_reg[7]_i_2 ,\n_3_axaddr_wrap_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_wrap0[7:4]),
        .S({\n_0_axaddr_wrap[7]_i_3 ,\n_0_axaddr_wrap[7]_i_4 ,\n_0_axaddr_wrap[7]_i_5 ,\n_0_axaddr_wrap[7]_i_6 }));
FDRE \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[8]_i_1 ),
        .Q(axaddr_wrap[8]),
        .R(1'b0));
FDRE \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[9]_i_1 ),
        .Q(axaddr_wrap[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFF555400005554)) 
     \axlen_cnt[0]_i_1__0 
       (.I0(\n_0_axlen_cnt_reg[0] ),
        .I1(\n_0_axlen_cnt_reg[1] ),
        .I2(\n_0_axlen_cnt_reg[2] ),
        .I3(\n_0_axlen_cnt_reg[3] ),
        .I4(E),
        .I5(I6[15]),
        .O(\n_0_axlen_cnt[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hAAC3AAC3AAC3AAC0)) 
     \axlen_cnt[1]_i_1__0 
       (.I0(I6[16]),
        .I1(\n_0_axlen_cnt_reg[0] ),
        .I2(\n_0_axlen_cnt_reg[1] ),
        .I3(E),
        .I4(\n_0_axlen_cnt_reg[2] ),
        .I5(\n_0_axlen_cnt_reg[3] ),
        .O(\n_0_axlen_cnt[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hAAAACCC3AAAACCC0)) 
     \axlen_cnt[2]_i_1__0 
       (.I0(I6[17]),
        .I1(\n_0_axlen_cnt_reg[2] ),
        .I2(\n_0_axlen_cnt_reg[1] ),
        .I3(\n_0_axlen_cnt_reg[0] ),
        .I4(E),
        .I5(\n_0_axlen_cnt_reg[3] ),
        .O(\n_0_axlen_cnt[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
     \axlen_cnt[3]_i_2__1 
       (.I0(\n_0_axlen_cnt_reg[3] ),
        .I1(\n_0_axlen_cnt_reg[2] ),
        .I2(\n_0_axlen_cnt_reg[0] ),
        .I3(\n_0_axlen_cnt_reg[1] ),
        .I4(E),
        .I5(I6[18]),
        .O(\n_0_axlen_cnt[3]_i_2__1 ));
FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(I16),
        .D(\n_0_axlen_cnt[0]_i_1__0 ),
        .Q(\n_0_axlen_cnt_reg[0] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(I16),
        .D(\n_0_axlen_cnt[1]_i_1__0 ),
        .Q(\n_0_axlen_cnt_reg[1] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(I16),
        .D(\n_0_axlen_cnt[2]_i_1__0 ),
        .Q(\n_0_axlen_cnt_reg[2] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(I16),
        .D(\n_0_axlen_cnt[3]_i_2__1 ),
        .Q(\n_0_axlen_cnt_reg[3] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[0]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[0]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[0]),
        .I4(I18),
        .I5(I6[0]),
        .O(m_axi_awaddr[0]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[10]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[10]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[10]),
        .I4(I18),
        .I5(I6[10]),
        .O(m_axi_awaddr[10]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[11]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[11]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[11]),
        .I4(I18),
        .I5(I6[11]),
        .O(m_axi_awaddr[11]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[1]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[1]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[1]),
        .I4(I18),
        .I5(I6[1]),
        .O(m_axi_awaddr[1]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[2]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[2]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[2]),
        .I4(I18),
        .I5(I6[2]),
        .O(m_axi_awaddr[2]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[3]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[3]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[3]),
        .I4(I18),
        .I5(I6[3]),
        .O(m_axi_awaddr[3]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[4]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[4]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[4]),
        .I4(I18),
        .I5(I6[4]),
        .O(m_axi_awaddr[4]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[5]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[5]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[5]),
        .I4(I18),
        .I5(I6[5]),
        .O(m_axi_awaddr[5]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[6]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[6]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[6]),
        .I4(I18),
        .I5(I6[6]),
        .O(m_axi_awaddr[6]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[7]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[7]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[7]),
        .I4(I18),
        .I5(I6[7]),
        .O(m_axi_awaddr[7]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[8]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[8]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[8]),
        .I4(I18),
        .I5(I6[8]),
        .O(m_axi_awaddr[8]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_awaddr[9]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(axaddr_wrap[9]),
        .I2(I6[14]),
        .I3(axaddr_incr_reg[9]),
        .I4(I18),
        .I5(I6[9]),
        .O(m_axi_awaddr[9]));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT3 #(
    .INIT(8'h01)) 
     next_pending_r_i_3__0
       (.I0(\n_0_axlen_cnt_reg[3] ),
        .I1(\n_0_axlen_cnt_reg[2] ),
        .I2(\n_0_axlen_cnt_reg[1] ),
        .O(O6));
FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF44440F04)) 
     sel_first_i_1
       (.I0(b_push),
        .I1(n_0_sel_first_reg),
        .I2(I12[1]),
        .I3(si_rs_awvalid),
        .I4(I12[0]),
        .I5(areset_d1),
        .O(n_0_sel_first_i_1));
FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_sel_first_i_1),
        .Q(n_0_sel_first_reg),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(I19[0]),
        .Q(wrap_boundary_axaddr_r[0]),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(I6[10]),
        .Q(wrap_boundary_axaddr_r[10]),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(I6[11]),
        .Q(wrap_boundary_axaddr_r[11]),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(I19[1]),
        .Q(wrap_boundary_axaddr_r[1]),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(I19[2]),
        .Q(wrap_boundary_axaddr_r[2]),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(I19[3]),
        .Q(wrap_boundary_axaddr_r[3]),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(I19[4]),
        .Q(wrap_boundary_axaddr_r[4]),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(I19[5]),
        .Q(wrap_boundary_axaddr_r[5]),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(I19[6]),
        .Q(wrap_boundary_axaddr_r[6]),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(I6[7]),
        .Q(wrap_boundary_axaddr_r[7]),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(I6[8]),
        .Q(wrap_boundary_axaddr_r[8]),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(I6[9]),
        .Q(wrap_boundary_axaddr_r[9]),
        .R(1'b0));
FDRE \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I17[0]),
        .Q(wrap_cnt_r[0]),
        .R(1'b0));
FDRE \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I17[1]),
        .Q(wrap_cnt_r[1]),
        .R(1'b0));
FDRE \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I17[2]),
        .Q(wrap_cnt_r[2]),
        .R(1'b0));
FDRE \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I17[3]),
        .Q(wrap_cnt_r[3]),
        .R(1'b0));
FDRE \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I15[0]),
        .Q(O11[0]),
        .R(1'b0));
FDRE \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I15[1]),
        .Q(O11[1]),
        .R(1'b0));
FDRE \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I15[2]),
        .Q(O11[2]),
        .R(1'b0));
FDRE \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I15[3]),
        .Q(O11[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_protocol_converter_v2_1_b2s_wrap_cmd" *) 
module zynq_bd_axi_protocol_converter_v2_1_b2s_wrap_cmd_65
   (wrap_next_pending,
    m_axi_araddr,
    O9,
    O10,
    aclk,
    E,
    Q,
    I10,
    I11,
    axaddr_incr_reg,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    m_axi_arready,
    I12,
    si_rs_arvalid,
    areset_d1);
  output wrap_next_pending;
  output [11:0]m_axi_araddr;
  output [3:0]O9;
  output [3:0]O10;
  input aclk;
  input [0:0]E;
  input [18:0]Q;
  input I10;
  input I11;
  input [11:0]axaddr_incr_reg;
  input I14;
  input [3:0]I15;
  input [3:0]I16;
  input [0:0]I17;
  input [3:0]I18;
  input [6:0]I19;
  input [0:0]I20;
  input m_axi_arready;
  input [1:0]I12;
  input si_rs_arvalid;
  input areset_d1;

  wire [0:0]E;
  wire I10;
  wire I11;
  wire [1:0]I12;
  wire I14;
  wire [3:0]I15;
  wire [3:0]I16;
  wire [0:0]I17;
  wire [3:0]I18;
  wire [6:0]I19;
  wire [0:0]I20;
  wire [3:0]O10;
  wire [3:0]O9;
  wire [18:0]Q;
  wire aclk;
  wire areset_d1;
  wire [11:0]axaddr_incr_reg;
  wire [11:0]m_axi_araddr;
  wire m_axi_arready;
  wire \n_0_axaddr_wrap[0]_i_1__0 ;
  wire \n_0_axaddr_wrap[10]_i_1__0 ;
  wire \n_0_axaddr_wrap[11]_i_2__0 ;
  wire \n_0_axaddr_wrap[11]_i_4__0 ;
  wire \n_0_axaddr_wrap[11]_i_5__0 ;
  wire \n_0_axaddr_wrap[11]_i_6__0 ;
  wire \n_0_axaddr_wrap[11]_i_7__0 ;
  wire \n_0_axaddr_wrap[11]_i_8__0 ;
  wire \n_0_axaddr_wrap[11]_i_9__0 ;
  wire \n_0_axaddr_wrap[1]_i_1__0 ;
  wire \n_0_axaddr_wrap[2]_i_1__0 ;
  wire \n_0_axaddr_wrap[3]_i_1__0 ;
  wire \n_0_axaddr_wrap[3]_i_3 ;
  wire \n_0_axaddr_wrap[3]_i_4 ;
  wire \n_0_axaddr_wrap[3]_i_5 ;
  wire \n_0_axaddr_wrap[3]_i_6 ;
  wire \n_0_axaddr_wrap[4]_i_1__0 ;
  wire \n_0_axaddr_wrap[5]_i_1__0 ;
  wire \n_0_axaddr_wrap[6]_i_1__0 ;
  wire \n_0_axaddr_wrap[7]_i_1__0 ;
  wire \n_0_axaddr_wrap[7]_i_3__0 ;
  wire \n_0_axaddr_wrap[7]_i_4__0 ;
  wire \n_0_axaddr_wrap[7]_i_5__0 ;
  wire \n_0_axaddr_wrap[7]_i_6__0 ;
  wire \n_0_axaddr_wrap[8]_i_1__0 ;
  wire \n_0_axaddr_wrap[9]_i_1__0 ;
  wire \n_0_axaddr_wrap_reg[0] ;
  wire \n_0_axaddr_wrap_reg[10] ;
  wire \n_0_axaddr_wrap_reg[11] ;
  wire \n_0_axaddr_wrap_reg[1] ;
  wire \n_0_axaddr_wrap_reg[2] ;
  wire \n_0_axaddr_wrap_reg[3] ;
  wire \n_0_axaddr_wrap_reg[3]_i_2 ;
  wire \n_0_axaddr_wrap_reg[4] ;
  wire \n_0_axaddr_wrap_reg[5] ;
  wire \n_0_axaddr_wrap_reg[6] ;
  wire \n_0_axaddr_wrap_reg[7] ;
  wire \n_0_axaddr_wrap_reg[7]_i_2 ;
  wire \n_0_axaddr_wrap_reg[8] ;
  wire \n_0_axaddr_wrap_reg[9] ;
  wire \n_0_axlen_cnt[0]_i_1__1 ;
  wire \n_0_axlen_cnt[1]_i_1__1 ;
  wire \n_0_axlen_cnt[2]_i_1__1 ;
  wire \n_0_axlen_cnt[3]_i_2__2 ;
  wire \n_0_axlen_cnt_reg[0] ;
  wire \n_0_axlen_cnt_reg[1] ;
  wire \n_0_axlen_cnt_reg[2] ;
  wire \n_0_axlen_cnt_reg[3] ;
  wire n_0_next_pending_r_i_2__1;
  wire n_0_next_pending_r_reg;
  wire n_0_sel_first_i_1;
  wire n_0_sel_first_reg;
  wire \n_0_wrap_boundary_axaddr_r_reg[0] ;
  wire \n_0_wrap_boundary_axaddr_r_reg[10] ;
  wire \n_0_wrap_boundary_axaddr_r_reg[11] ;
  wire \n_0_wrap_boundary_axaddr_r_reg[1] ;
  wire \n_0_wrap_boundary_axaddr_r_reg[2] ;
  wire \n_0_wrap_boundary_axaddr_r_reg[3] ;
  wire \n_0_wrap_boundary_axaddr_r_reg[4] ;
  wire \n_0_wrap_boundary_axaddr_r_reg[5] ;
  wire \n_0_wrap_boundary_axaddr_r_reg[6] ;
  wire \n_0_wrap_boundary_axaddr_r_reg[7] ;
  wire \n_0_wrap_boundary_axaddr_r_reg[8] ;
  wire \n_0_wrap_boundary_axaddr_r_reg[9] ;
  wire \n_0_wrap_cnt_r_reg[0] ;
  wire \n_0_wrap_cnt_r_reg[1] ;
  wire \n_0_wrap_cnt_r_reg[2] ;
  wire \n_0_wrap_cnt_r_reg[3] ;
  wire \n_1_axaddr_wrap_reg[11]_i_3 ;
  wire \n_1_axaddr_wrap_reg[3]_i_2 ;
  wire \n_1_axaddr_wrap_reg[7]_i_2 ;
  wire \n_2_axaddr_wrap_reg[11]_i_3 ;
  wire \n_2_axaddr_wrap_reg[3]_i_2 ;
  wire \n_2_axaddr_wrap_reg[7]_i_2 ;
  wire \n_3_axaddr_wrap_reg[11]_i_3 ;
  wire \n_3_axaddr_wrap_reg[3]_i_2 ;
  wire \n_3_axaddr_wrap_reg[7]_i_2 ;
  wire \n_4_axaddr_wrap_reg[11]_i_3 ;
  wire \n_4_axaddr_wrap_reg[3]_i_2 ;
  wire \n_4_axaddr_wrap_reg[7]_i_2 ;
  wire \n_5_axaddr_wrap_reg[11]_i_3 ;
  wire \n_5_axaddr_wrap_reg[3]_i_2 ;
  wire \n_5_axaddr_wrap_reg[7]_i_2 ;
  wire \n_6_axaddr_wrap_reg[11]_i_3 ;
  wire \n_6_axaddr_wrap_reg[3]_i_2 ;
  wire \n_6_axaddr_wrap_reg[7]_i_2 ;
  wire \n_7_axaddr_wrap_reg[11]_i_3 ;
  wire \n_7_axaddr_wrap_reg[3]_i_2 ;
  wire \n_7_axaddr_wrap_reg[7]_i_2 ;
  wire si_rs_arvalid;
  wire wrap_next_pending;
  wire [3:3]\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED ;

FDRE \axaddr_offset_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I15[0]),
        .Q(O9[0]),
        .R(1'b0));
FDRE \axaddr_offset_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I15[1]),
        .Q(O9[1]),
        .R(1'b0));
FDRE \axaddr_offset_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I15[2]),
        .Q(O9[2]),
        .R(1'b0));
FDRE \axaddr_offset_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I15[3]),
        .Q(O9[3]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[0]_i_1__0 
       (.I0(Q[0]),
        .I1(I10),
        .I2(\n_7_axaddr_wrap_reg[3]_i_2 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[0] ),
        .O(\n_0_axaddr_wrap[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[10]_i_1__0 
       (.I0(Q[10]),
        .I1(I10),
        .I2(\n_5_axaddr_wrap_reg[11]_i_3 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[10] ),
        .O(\n_0_axaddr_wrap[10]_i_1__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[11]_i_2__0 
       (.I0(Q[11]),
        .I1(I10),
        .I2(\n_4_axaddr_wrap_reg[11]_i_3 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[11] ),
        .O(\n_0_axaddr_wrap[11]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'h6F)) 
     \axaddr_wrap[11]_i_4__0 
       (.I0(\n_0_wrap_cnt_r_reg[3] ),
        .I1(\n_0_axlen_cnt_reg[3] ),
        .I2(\n_0_axaddr_wrap[11]_i_9__0 ),
        .O(\n_0_axaddr_wrap[11]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[11]_i_5__0 
       (.I0(\n_0_axaddr_wrap_reg[11] ),
        .O(\n_0_axaddr_wrap[11]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[11]_i_6__0 
       (.I0(\n_0_axaddr_wrap_reg[10] ),
        .O(\n_0_axaddr_wrap[11]_i_6__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[11]_i_7__0 
       (.I0(\n_0_axaddr_wrap_reg[9] ),
        .O(\n_0_axaddr_wrap[11]_i_7__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[11]_i_8__0 
       (.I0(\n_0_axaddr_wrap_reg[8] ),
        .O(\n_0_axaddr_wrap[11]_i_8__0 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \axaddr_wrap[11]_i_9__0 
       (.I0(\n_0_wrap_cnt_r_reg[0] ),
        .I1(\n_0_axlen_cnt_reg[0] ),
        .I2(\n_0_axlen_cnt_reg[2] ),
        .I3(\n_0_wrap_cnt_r_reg[2] ),
        .I4(\n_0_axlen_cnt_reg[1] ),
        .I5(\n_0_wrap_cnt_r_reg[1] ),
        .O(\n_0_axaddr_wrap[11]_i_9__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[1]_i_1__0 
       (.I0(Q[1]),
        .I1(I10),
        .I2(\n_6_axaddr_wrap_reg[3]_i_2 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[1] ),
        .O(\n_0_axaddr_wrap[1]_i_1__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[2]_i_1__0 
       (.I0(Q[2]),
        .I1(I10),
        .I2(\n_5_axaddr_wrap_reg[3]_i_2 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[2] ),
        .O(\n_0_axaddr_wrap[2]_i_1__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[3]_i_1__0 
       (.I0(Q[3]),
        .I1(I10),
        .I2(\n_4_axaddr_wrap_reg[3]_i_2 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[3] ),
        .O(\n_0_axaddr_wrap[3]_i_1__0 ));
LUT3 #(
    .INIT(8'h6A)) 
     \axaddr_wrap[3]_i_3 
       (.I0(\n_0_axaddr_wrap_reg[3] ),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(\n_0_axaddr_wrap[3]_i_3 ));
LUT3 #(
    .INIT(8'h9A)) 
     \axaddr_wrap[3]_i_4 
       (.I0(\n_0_axaddr_wrap_reg[2] ),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(\n_0_axaddr_wrap[3]_i_4 ));
LUT3 #(
    .INIT(8'h9A)) 
     \axaddr_wrap[3]_i_5 
       (.I0(\n_0_axaddr_wrap_reg[1] ),
        .I1(Q[13]),
        .I2(Q[12]),
        .O(\n_0_axaddr_wrap[3]_i_5 ));
LUT3 #(
    .INIT(8'hA9)) 
     \axaddr_wrap[3]_i_6 
       (.I0(\n_0_axaddr_wrap_reg[0] ),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(\n_0_axaddr_wrap[3]_i_6 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[4]_i_1__0 
       (.I0(Q[4]),
        .I1(I10),
        .I2(\n_7_axaddr_wrap_reg[7]_i_2 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[4] ),
        .O(\n_0_axaddr_wrap[4]_i_1__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[5]_i_1__0 
       (.I0(Q[5]),
        .I1(I10),
        .I2(\n_6_axaddr_wrap_reg[7]_i_2 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[5] ),
        .O(\n_0_axaddr_wrap[5]_i_1__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[6]_i_1__0 
       (.I0(Q[6]),
        .I1(I10),
        .I2(\n_5_axaddr_wrap_reg[7]_i_2 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[6] ),
        .O(\n_0_axaddr_wrap[6]_i_1__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[7]_i_1__0 
       (.I0(Q[7]),
        .I1(I10),
        .I2(\n_4_axaddr_wrap_reg[7]_i_2 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[7] ),
        .O(\n_0_axaddr_wrap[7]_i_1__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[7]_i_3__0 
       (.I0(\n_0_axaddr_wrap_reg[7] ),
        .O(\n_0_axaddr_wrap[7]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[7]_i_4__0 
       (.I0(\n_0_axaddr_wrap_reg[6] ),
        .O(\n_0_axaddr_wrap[7]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[7]_i_5__0 
       (.I0(\n_0_axaddr_wrap_reg[5] ),
        .O(\n_0_axaddr_wrap[7]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_wrap[7]_i_6__0 
       (.I0(\n_0_axaddr_wrap_reg[4] ),
        .O(\n_0_axaddr_wrap[7]_i_6__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[8]_i_1__0 
       (.I0(Q[8]),
        .I1(I10),
        .I2(\n_7_axaddr_wrap_reg[11]_i_3 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[8] ),
        .O(\n_0_axaddr_wrap[8]_i_1__0 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \axaddr_wrap[9]_i_1__0 
       (.I0(Q[9]),
        .I1(I10),
        .I2(\n_6_axaddr_wrap_reg[11]_i_3 ),
        .I3(\n_0_axaddr_wrap[11]_i_4__0 ),
        .I4(\n_0_wrap_boundary_axaddr_r_reg[9] ),
        .O(\n_0_axaddr_wrap[9]_i_1__0 ));
FDRE \axaddr_wrap_reg[0] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[0]_i_1__0 ),
        .Q(\n_0_axaddr_wrap_reg[0] ),
        .R(1'b0));
FDRE \axaddr_wrap_reg[10] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[10]_i_1__0 ),
        .Q(\n_0_axaddr_wrap_reg[10] ),
        .R(1'b0));
FDRE \axaddr_wrap_reg[11] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[11]_i_2__0 ),
        .Q(\n_0_axaddr_wrap_reg[11] ),
        .R(1'b0));
CARRY4 \axaddr_wrap_reg[11]_i_3 
       (.CI(\n_0_axaddr_wrap_reg[7]_i_2 ),
        .CO({\NLW_axaddr_wrap_reg[11]_i_3_CO_UNCONNECTED [3],\n_1_axaddr_wrap_reg[11]_i_3 ,\n_2_axaddr_wrap_reg[11]_i_3 ,\n_3_axaddr_wrap_reg[11]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_axaddr_wrap_reg[11]_i_3 ,\n_5_axaddr_wrap_reg[11]_i_3 ,\n_6_axaddr_wrap_reg[11]_i_3 ,\n_7_axaddr_wrap_reg[11]_i_3 }),
        .S({\n_0_axaddr_wrap[11]_i_5__0 ,\n_0_axaddr_wrap[11]_i_6__0 ,\n_0_axaddr_wrap[11]_i_7__0 ,\n_0_axaddr_wrap[11]_i_8__0 }));
FDRE \axaddr_wrap_reg[1] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[1]_i_1__0 ),
        .Q(\n_0_axaddr_wrap_reg[1] ),
        .R(1'b0));
FDRE \axaddr_wrap_reg[2] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[2]_i_1__0 ),
        .Q(\n_0_axaddr_wrap_reg[2] ),
        .R(1'b0));
FDRE \axaddr_wrap_reg[3] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[3]_i_1__0 ),
        .Q(\n_0_axaddr_wrap_reg[3] ),
        .R(1'b0));
CARRY4 \axaddr_wrap_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_axaddr_wrap_reg[3]_i_2 ,\n_1_axaddr_wrap_reg[3]_i_2 ,\n_2_axaddr_wrap_reg[3]_i_2 ,\n_3_axaddr_wrap_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({\n_0_axaddr_wrap_reg[3] ,\n_0_axaddr_wrap_reg[2] ,\n_0_axaddr_wrap_reg[1] ,\n_0_axaddr_wrap_reg[0] }),
        .O({\n_4_axaddr_wrap_reg[3]_i_2 ,\n_5_axaddr_wrap_reg[3]_i_2 ,\n_6_axaddr_wrap_reg[3]_i_2 ,\n_7_axaddr_wrap_reg[3]_i_2 }),
        .S({\n_0_axaddr_wrap[3]_i_3 ,\n_0_axaddr_wrap[3]_i_4 ,\n_0_axaddr_wrap[3]_i_5 ,\n_0_axaddr_wrap[3]_i_6 }));
FDRE \axaddr_wrap_reg[4] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[4]_i_1__0 ),
        .Q(\n_0_axaddr_wrap_reg[4] ),
        .R(1'b0));
FDRE \axaddr_wrap_reg[5] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[5]_i_1__0 ),
        .Q(\n_0_axaddr_wrap_reg[5] ),
        .R(1'b0));
FDRE \axaddr_wrap_reg[6] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[6]_i_1__0 ),
        .Q(\n_0_axaddr_wrap_reg[6] ),
        .R(1'b0));
FDRE \axaddr_wrap_reg[7] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[7]_i_1__0 ),
        .Q(\n_0_axaddr_wrap_reg[7] ),
        .R(1'b0));
CARRY4 \axaddr_wrap_reg[7]_i_2 
       (.CI(\n_0_axaddr_wrap_reg[3]_i_2 ),
        .CO({\n_0_axaddr_wrap_reg[7]_i_2 ,\n_1_axaddr_wrap_reg[7]_i_2 ,\n_2_axaddr_wrap_reg[7]_i_2 ,\n_3_axaddr_wrap_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_axaddr_wrap_reg[7]_i_2 ,\n_5_axaddr_wrap_reg[7]_i_2 ,\n_6_axaddr_wrap_reg[7]_i_2 ,\n_7_axaddr_wrap_reg[7]_i_2 }),
        .S({\n_0_axaddr_wrap[7]_i_3__0 ,\n_0_axaddr_wrap[7]_i_4__0 ,\n_0_axaddr_wrap[7]_i_5__0 ,\n_0_axaddr_wrap[7]_i_6__0 }));
FDRE \axaddr_wrap_reg[8] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[8]_i_1__0 ),
        .Q(\n_0_axaddr_wrap_reg[8] ),
        .R(1'b0));
FDRE \axaddr_wrap_reg[9] 
       (.C(aclk),
        .CE(I20),
        .D(\n_0_axaddr_wrap[9]_i_1__0 ),
        .Q(\n_0_axaddr_wrap_reg[9] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFF555400005554)) 
     \axlen_cnt[0]_i_1__1 
       (.I0(\n_0_axlen_cnt_reg[0] ),
        .I1(\n_0_axlen_cnt_reg[1] ),
        .I2(\n_0_axlen_cnt_reg[2] ),
        .I3(\n_0_axlen_cnt_reg[3] ),
        .I4(E),
        .I5(Q[15]),
        .O(\n_0_axlen_cnt[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hAAC3AAC3AAC3AAC0)) 
     \axlen_cnt[1]_i_1__1 
       (.I0(Q[16]),
        .I1(\n_0_axlen_cnt_reg[0] ),
        .I2(\n_0_axlen_cnt_reg[1] ),
        .I3(E),
        .I4(\n_0_axlen_cnt_reg[2] ),
        .I5(\n_0_axlen_cnt_reg[3] ),
        .O(\n_0_axlen_cnt[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hAAAACCC3AAAACCC0)) 
     \axlen_cnt[2]_i_1__1 
       (.I0(Q[17]),
        .I1(\n_0_axlen_cnt_reg[2] ),
        .I2(\n_0_axlen_cnt_reg[1] ),
        .I3(\n_0_axlen_cnt_reg[0] ),
        .I4(E),
        .I5(\n_0_axlen_cnt_reg[3] ),
        .O(\n_0_axlen_cnt[2]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFAAA80000AAA8)) 
     \axlen_cnt[3]_i_2__2 
       (.I0(\n_0_axlen_cnt_reg[3] ),
        .I1(\n_0_axlen_cnt_reg[2] ),
        .I2(\n_0_axlen_cnt_reg[0] ),
        .I3(\n_0_axlen_cnt_reg[1] ),
        .I4(E),
        .I5(Q[18]),
        .O(\n_0_axlen_cnt[3]_i_2__2 ));
FDRE \axlen_cnt_reg[0] 
       (.C(aclk),
        .CE(I17),
        .D(\n_0_axlen_cnt[0]_i_1__1 ),
        .Q(\n_0_axlen_cnt_reg[0] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[1] 
       (.C(aclk),
        .CE(I17),
        .D(\n_0_axlen_cnt[1]_i_1__1 ),
        .Q(\n_0_axlen_cnt_reg[1] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[2] 
       (.C(aclk),
        .CE(I17),
        .D(\n_0_axlen_cnt[2]_i_1__1 ),
        .Q(\n_0_axlen_cnt_reg[2] ),
        .R(1'b0));
FDRE \axlen_cnt_reg[3] 
       (.C(aclk),
        .CE(I17),
        .D(\n_0_axlen_cnt[3]_i_2__2 ),
        .Q(\n_0_axlen_cnt_reg[3] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[0]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[0] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[0]),
        .I4(I14),
        .I5(Q[0]),
        .O(m_axi_araddr[0]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[10]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[10] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[10]),
        .I4(I14),
        .I5(Q[10]),
        .O(m_axi_araddr[10]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[11]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[11] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[11]),
        .I4(I14),
        .I5(Q[11]),
        .O(m_axi_araddr[11]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[1]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[1] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[1]),
        .I4(I14),
        .I5(Q[1]),
        .O(m_axi_araddr[1]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[2]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[2] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[2]),
        .I4(I14),
        .I5(Q[2]),
        .O(m_axi_araddr[2]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[3]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[3] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[3]),
        .I4(I14),
        .I5(Q[3]),
        .O(m_axi_araddr[3]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[4]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[4] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[4]),
        .I4(I14),
        .I5(Q[4]),
        .O(m_axi_araddr[4]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[5]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[5] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[5]),
        .I4(I14),
        .I5(Q[5]),
        .O(m_axi_araddr[5]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[6]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[6] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[6]),
        .I4(I14),
        .I5(Q[6]),
        .O(m_axi_araddr[6]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[7]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[7] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[7]),
        .I4(I14),
        .I5(Q[7]),
        .O(m_axi_araddr[7]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[8]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[8] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[8]),
        .I4(I14),
        .I5(Q[8]),
        .O(m_axi_araddr[8]));
LUT6 #(
    .INIT(64'hEFE0EFEF4F404040)) 
     \m_axi_araddr[9]_INST_0 
       (.I0(n_0_sel_first_reg),
        .I1(\n_0_axaddr_wrap_reg[9] ),
        .I2(Q[14]),
        .I3(axaddr_incr_reg[9]),
        .I4(I14),
        .I5(Q[9]),
        .O(m_axi_araddr[9]));
LUT5 #(
    .INIT(32'h038BFF8B)) 
     next_pending_r_i_1__1
       (.I0(n_0_next_pending_r_reg),
        .I1(I10),
        .I2(n_0_next_pending_r_i_2__1),
        .I3(E),
        .I4(I11),
        .O(wrap_next_pending));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'h01)) 
     next_pending_r_i_2__1
       (.I0(\n_0_axlen_cnt_reg[3] ),
        .I1(\n_0_axlen_cnt_reg[2] ),
        .I2(\n_0_axlen_cnt_reg[1] ),
        .O(n_0_next_pending_r_i_2__1));
FDRE next_pending_r_reg
       (.C(aclk),
        .CE(1'b1),
        .D(wrap_next_pending),
        .Q(n_0_next_pending_r_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFA2A2AFAA)) 
     sel_first_i_1
       (.I0(n_0_sel_first_reg),
        .I1(m_axi_arready),
        .I2(I12[1]),
        .I3(si_rs_arvalid),
        .I4(I12[0]),
        .I5(areset_d1),
        .O(n_0_sel_first_i_1));
FDRE sel_first_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_sel_first_i_1),
        .Q(n_0_sel_first_reg),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(I19[0]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[0] ),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(Q[10]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[10] ),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(Q[11]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[11] ),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(I19[1]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[1] ),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(I19[2]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[2] ),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(I19[3]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[3] ),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(I19[4]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[4] ),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(I19[5]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[5] ),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(I19[6]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[6] ),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(Q[7]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[7] ),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(Q[8]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[8] ),
        .R(1'b0));
FDRE \wrap_boundary_axaddr_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(Q[9]),
        .Q(\n_0_wrap_boundary_axaddr_r_reg[9] ),
        .R(1'b0));
FDRE \wrap_cnt_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I18[0]),
        .Q(\n_0_wrap_cnt_r_reg[0] ),
        .R(1'b0));
FDRE \wrap_cnt_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I18[1]),
        .Q(\n_0_wrap_cnt_r_reg[1] ),
        .R(1'b0));
FDRE \wrap_cnt_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I18[2]),
        .Q(\n_0_wrap_cnt_r_reg[2] ),
        .R(1'b0));
FDRE \wrap_cnt_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I18[3]),
        .Q(\n_0_wrap_cnt_r_reg[3] ),
        .R(1'b0));
FDRE \wrap_second_len_r_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(I16[0]),
        .Q(O10[0]),
        .R(1'b0));
FDRE \wrap_second_len_r_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(I16[1]),
        .Q(O10[1]),
        .R(1'b0));
FDRE \wrap_second_len_r_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(I16[2]),
        .Q(O10[2]),
        .R(1'b0));
FDRE \wrap_second_len_r_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(I16[3]),
        .Q(O10[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axi_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axi_register_slice
   (si_rs_awvalid,
    O1,
    O2,
    si_rs_bready,
    si_rs_arvalid,
    O3,
    O4,
    si_rs_rready,
    Q,
    S,
    O5,
    O6,
    O7,
    I17,
    I18,
    D,
    O8,
    axaddr_offset,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    shandshake,
    I15,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    axaddr_incr0,
    O24,
    O25,
    O26,
    O27,
    I25,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    SR,
    O36,
    O37,
    aclk,
    I1,
    b_push,
    s_axi_awvalid,
    I2,
    I3,
    m_axi_arready,
    s_axi_rready,
    I4,
    s_axi_bready,
    si_rs_bvalid,
    s_axi_arvalid,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I16,
    sel_first,
    sel_first_0,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    out,
    I19,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    I20,
    I21,
    aresetn,
    E,
    I22);
  output si_rs_awvalid;
  output O1;
  output O2;
  output si_rs_bready;
  output si_rs_arvalid;
  output O3;
  output O4;
  output si_rs_rready;
  output [57:0]Q;
  output [0:0]S;
  output [57:0]O5;
  output [3:0]O6;
  output [3:0]O7;
  output [3:0]I17;
  output [3:0]I18;
  output [2:0]D;
  output [2:0]O8;
  output [3:0]axaddr_offset;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output shandshake;
  output [0:0]I15;
  output [0:0]O15;
  output O16;
  output [2:0]O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output [2:0]axaddr_incr0;
  output O24;
  output O25;
  output O26;
  output O27;
  output [2:0]I25;
  output O28;
  output O29;
  output O30;
  output [6:0]O31;
  output O32;
  output [6:0]O33;
  output O34;
  output O35;
  output [0:0]SR;
  output [13:0]O36;
  output [46:0]O37;
  input aclk;
  input [1:0]I1;
  input b_push;
  input s_axi_awvalid;
  input I2;
  input I3;
  input m_axi_arready;
  input s_axi_rready;
  input I4;
  input s_axi_bready;
  input si_rs_bvalid;
  input s_axi_arvalid;
  input I5;
  input [3:0]I6;
  input I7;
  input I8;
  input [3:0]I9;
  input [0:0]I10;
  input I11;
  input I12;
  input [1:0]I13;
  input [2:0]I14;
  input [1:0]I16;
  input sel_first;
  input sel_first_0;
  input [11:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [11:0]out;
  input [1:0]I19;
  input [11:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input [12:0]I20;
  input [33:0]I21;
  input aresetn;
  input [0:0]E;
  input [0:0]I22;

  wire [2:0]D;
  wire [0:0]E;
  wire [1:0]I1;
  wire [0:0]I10;
  wire I11;
  wire I12;
  wire [1:0]I13;
  wire [2:0]I14;
  wire [0:0]I15;
  wire [1:0]I16;
  wire [3:0]I17;
  wire [3:0]I18;
  wire [1:0]I19;
  wire I2;
  wire [12:0]I20;
  wire [33:0]I21;
  wire [0:0]I22;
  wire [2:0]I25;
  wire I3;
  wire I4;
  wire I5;
  wire [3:0]I6;
  wire I7;
  wire I8;
  wire [3:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire [0:0]O15;
  wire O16;
  wire [2:0]O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire [6:0]O31;
  wire O32;
  wire [6:0]O33;
  wire O34;
  wire O35;
  wire [13:0]O36;
  wire [46:0]O37;
  wire O4;
  wire [57:0]O5;
  wire [3:0]O6;
  wire [3:0]O7;
  wire [2:0]O8;
  wire O9;
  wire [57:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire [2:0]axaddr_incr0;
  wire [3:0]axaddr_offset;
  wire b_push;
  wire m_axi_arready;
  wire [11:0]out;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire sel_first;
  wire sel_first_0;
  wire shandshake;
  wire si_rs_arvalid;
  wire si_rs_awvalid;
  wire si_rs_bready;
  wire si_rs_bvalid;
  wire si_rs_rready;

zynq_bd_axi_register_slice_v2_1_axic_register_slice ar_pipe
       (.I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I2(I2),
        .I22(I22),
        .I25(I25),
        .I3(I3),
        .O1(si_rs_arvalid),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(O3),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O30(O30),
        .O32(O32),
        .O33(O33),
        .O35(O35),
        .Q(O5),
        .S(S),
        .SR(SR),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_arready(m_axi_arready),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .sel_first_0(sel_first_0));
zynq_bd_axi_register_slice_v2_1_axic_register_slice_62 aw_pipe
       (.D(D),
        .E(E),
        .I1(I1),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(si_rs_awvalid),
        .O10(O10),
        .O11(axaddr_offset[3]),
        .O12(O11),
        .O13(O12),
        .O14(O13),
        .O15(O14),
        .O2(O1),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O3(axaddr_offset[0]),
        .O31(O31),
        .O34(O34),
        .O4(axaddr_offset[1]),
        .O5(axaddr_offset[2]),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .axaddr_incr0(axaddr_incr0),
        .b_push(b_push),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .sel_first(sel_first));
zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized1 b_pipe
       (.I19(I19),
        .O1(O2),
        .O2(si_rs_bready),
        .O36(O36),
        .SR(SR),
        .aclk(aclk),
        .out(out),
        .s_axi_bready(s_axi_bready),
        .shandshake(shandshake),
        .si_rs_bvalid(si_rs_bvalid));
zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized2 r_pipe
       (.I20(I20),
        .I21(I21),
        .I4(I4),
        .O1(O4),
        .O2(si_rs_rready),
        .O37(O37),
        .SR(SR),
        .aclk(aclk),
        .s_axi_rready(s_axi_rready));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axi_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axi_register_slice__parameterized1
   (m_rvalid_qual,
    m_axi_bready,
    m_rvalid_qual_0,
    O1,
    O2,
    O3,
    mi_armaxissuing,
    Q,
    mi_armaxissuing2,
    O4,
    aclk,
    s_axi_bready,
    chosen,
    m_axi_bvalid,
    m_axi_rvalid,
    s_axi_rready,
    chosen_1,
    I1,
    I2,
    I3,
    I4,
    I5,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rid,
    SR,
    D,
    E);
  output [0:0]m_rvalid_qual;
  output [0:0]m_axi_bready;
  output [0:0]m_rvalid_qual_0;
  output O1;
  output O2;
  output O3;
  output [0:0]mi_armaxissuing;
  output [46:0]Q;
  output mi_armaxissuing2;
  output [13:0]O4;
  input aclk;
  input [0:0]s_axi_bready;
  input [0:0]chosen;
  input [0:0]m_axi_bvalid;
  input [0:0]m_axi_rvalid;
  input [0:0]s_axi_rready;
  input [0:0]chosen_1;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_rlast;
  input [11:0]m_axi_rid;
  input [0:0]SR;
  input [13:0]D;
  input [0:0]E;

  wire [13:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire [13:0]O4;
  wire [46:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]chosen;
  wire [0:0]chosen_1;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [11:0]m_axi_rid;
  wire [0:0]m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_rvalid;
  wire [0:0]m_rvalid_qual;
  wire [0:0]m_rvalid_qual_0;
  wire [0:0]mi_armaxissuing;
  wire mi_armaxissuing2;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_rready;

zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized9_74 b_pipe
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(m_rvalid_qual),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .SR(SR),
        .aclk(aclk),
        .chosen(chosen),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .s_axi_bready(s_axi_bready));
zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized10_75 r_pipe
       (.E(E),
        .I4(I4),
        .I5(I5),
        .O1(m_rvalid_qual_0),
        .O2(O1),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .chosen_1(chosen_1),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .mi_armaxissuing(mi_armaxissuing),
        .mi_armaxissuing2(mi_armaxissuing2),
        .s_axi_rready(s_axi_rready));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axi_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axi_register_slice__parameterized1_67
   (m_rvalid_qual,
    m_axi_bready,
    m_rvalid_qual_0,
    O1,
    O2,
    O3,
    valid_qual_i0,
    O4,
    Q,
    s_axi_rdata,
    mi_armaxissuing279_out,
    O5,
    aclk,
    s_axi_bready,
    chosen,
    m_axi_bvalid,
    m_axi_rvalid,
    s_axi_rready,
    chosen_1,
    I1,
    I2,
    I3,
    I4,
    mi_armaxissuing283_out,
    p_17_in,
    TARGET_HOT_I,
    target_mi_enc,
    I5,
    I6,
    I7,
    I8,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rid,
    SR,
    D,
    E);
  output [0:0]m_rvalid_qual;
  output [0:0]m_axi_bready;
  output [0:0]m_rvalid_qual_0;
  output O1;
  output O2;
  output O3;
  output valid_qual_i0;
  output O4;
  output [14:0]Q;
  output [31:0]s_axi_rdata;
  output mi_armaxissuing279_out;
  output [13:0]O5;
  input aclk;
  input [0:0]s_axi_bready;
  input [0:0]chosen;
  input [0:0]m_axi_bvalid;
  input [0:0]m_axi_rvalid;
  input [0:0]s_axi_rready;
  input [1:0]chosen_1;
  input I1;
  input I2;
  input I3;
  input [0:0]I4;
  input mi_armaxissuing283_out;
  input p_17_in;
  input [0:0]TARGET_HOT_I;
  input target_mi_enc;
  input [32:0]I5;
  input [0:0]I6;
  input I7;
  input I8;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_rlast;
  input [11:0]m_axi_rid;
  input [0:0]SR;
  input [13:0]D;
  input [0:0]E;

  wire [13:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire [32:0]I5;
  wire [0:0]I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [13:0]O5;
  wire [14:0]Q;
  wire [0:0]SR;
  wire [0:0]TARGET_HOT_I;
  wire aclk;
  wire [0:0]chosen;
  wire [1:0]chosen_1;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [11:0]m_axi_rid;
  wire [0:0]m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_rvalid;
  wire [0:0]m_rvalid_qual;
  wire [0:0]m_rvalid_qual_0;
  wire mi_armaxissuing279_out;
  wire mi_armaxissuing283_out;
  wire p_17_in;
  wire [0:0]s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire target_mi_enc;
  wire valid_qual_i0;

zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized9_72 b_pipe
       (.D(D),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O1(m_rvalid_qual),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .SR(SR),
        .aclk(aclk),
        .chosen(chosen),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .s_axi_bready(s_axi_bready));
zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized10_73 r_pipe
       (.E(E),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(m_rvalid_qual_0),
        .O2(O1),
        .O4(O4),
        .Q(Q),
        .SR(SR),
        .TARGET_HOT_I(TARGET_HOT_I),
        .aclk(aclk),
        .chosen_1(chosen_1),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .mi_armaxissuing279_out(mi_armaxissuing279_out),
        .mi_armaxissuing283_out(mi_armaxissuing283_out),
        .p_17_in(p_17_in),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .target_mi_enc(target_mi_enc),
        .valid_qual_i0(valid_qual_i0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axi_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axi_register_slice__parameterized1_68
   (m_rvalid_qual,
    p_24_out,
    I6,
    p_17_out,
    O1,
    mi_armaxissuing283_out,
    Q,
    O2,
    aclk,
    s_axi_bready,
    chosen,
    p_25_in,
    p_18_in,
    s_axi_rready,
    chosen_0,
    p_0_in100_in,
    I1,
    p_20_in,
    O6,
    SR,
    D,
    E);
  output [0:0]m_rvalid_qual;
  output p_24_out;
  output [0:0]I6;
  output p_17_out;
  output O1;
  output mi_armaxissuing283_out;
  output [14:0]Q;
  output [11:0]O2;
  input aclk;
  input [0:0]s_axi_bready;
  input [0:0]chosen;
  input p_25_in;
  input p_18_in;
  input [0:0]s_axi_rready;
  input [0:0]chosen_0;
  input p_0_in100_in;
  input I1;
  input p_20_in;
  input [11:0]O6;
  input [0:0]SR;
  input [11:0]D;
  input [0:0]E;

  wire [11:0]D;
  wire [0:0]E;
  wire I1;
  wire [0:0]I6;
  wire O1;
  wire [11:0]O2;
  wire [11:0]O6;
  wire [14:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]chosen;
  wire [0:0]chosen_0;
  wire [0:0]m_rvalid_qual;
  wire mi_armaxissuing283_out;
  wire p_0_in100_in;
  wire p_17_out;
  wire p_18_in;
  wire p_20_in;
  wire p_24_out;
  wire p_25_in;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_rready;

zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized9 b_pipe
       (.D(D),
        .I1(I1),
        .O1(m_rvalid_qual),
        .O2(O1),
        .O3(O2),
        .SR(SR),
        .aclk(aclk),
        .chosen(chosen),
        .p_0_in100_in(p_0_in100_in),
        .p_24_out(p_24_out),
        .p_25_in(p_25_in),
        .s_axi_bready(s_axi_bready));
zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized10 r_pipe
       (.E(E),
        .O1(I6),
        .O2(p_17_out),
        .O6(O6),
        .Q(Q),
        .SR(SR),
        .aclk(aclk),
        .chosen_0(chosen_0),
        .mi_armaxissuing283_out(mi_armaxissuing283_out),
        .p_18_in(p_18_in),
        .p_20_in(p_20_in),
        .s_axi_rready(s_axi_rready));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axic_register_slice
   (O1,
    O2,
    S,
    Q,
    I17,
    I18,
    I15,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O27,
    I25,
    O28,
    O29,
    O30,
    O32,
    O33,
    O35,
    SR,
    aclk,
    I2,
    I3,
    m_axi_arready,
    s_axi_arvalid,
    I10,
    I11,
    I12,
    I13,
    I14,
    I16,
    sel_first_0,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arburst,
    s_axi_arsize,
    s_axi_arprot,
    s_axi_araddr,
    aresetn,
    I22);
  output O1;
  output O2;
  output [0:0]S;
  output [57:0]Q;
  output [3:0]I17;
  output [3:0]I18;
  output [0:0]I15;
  output [0:0]O15;
  output O16;
  output [2:0]O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O27;
  output [2:0]I25;
  output O28;
  output O29;
  output O30;
  output O32;
  output [6:0]O33;
  output O35;
  output [0:0]SR;
  input aclk;
  input I2;
  input I3;
  input m_axi_arready;
  input s_axi_arvalid;
  input [0:0]I10;
  input I11;
  input I12;
  input [1:0]I13;
  input [2:0]I14;
  input [1:0]I16;
  input sel_first_0;
  input [11:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arsize;
  input [2:0]s_axi_arprot;
  input [31:0]s_axi_araddr;
  input aresetn;
  input [0:0]I22;

  wire [0:0]I10;
  wire I11;
  wire I12;
  wire [1:0]I13;
  wire [2:0]I14;
  wire [0:0]I15;
  wire [1:0]I16;
  wire [3:0]I17;
  wire [3:0]I18;
  wire I2;
  wire [0:0]I22;
  wire [2:0]I25;
  wire I3;
  wire O1;
  wire [0:0]O15;
  wire O16;
  wire [2:0]O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O27;
  wire O28;
  wire O29;
  wire O30;
  wire O32;
  wire [6:0]O33;
  wire O35;
  wire [57:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire aclk;
  wire aresetn;
  wire m_axi_arready;
  wire \n_0_aresetn_d_reg[0] ;
  wire \n_0_aresetn_d_reg[1] ;
  wire \n_0_axaddr_offset_r[0]_i_2__0 ;
  wire \n_0_axaddr_offset_r[1]_i_2__0 ;
  wire \n_0_axaddr_offset_r[1]_i_3 ;
  wire \n_0_axaddr_offset_r[3]_i_2__0 ;
  wire \n_0_m_payload_i[0]_i_1__1 ;
  wire \n_0_m_payload_i[10]_i_1__1 ;
  wire \n_0_m_payload_i[11]_i_1__1 ;
  wire \n_0_m_payload_i[12]_i_1__1 ;
  wire \n_0_m_payload_i[13]_i_1__1 ;
  wire \n_0_m_payload_i[14]_i_1__0 ;
  wire \n_0_m_payload_i[15]_i_1__0 ;
  wire \n_0_m_payload_i[16]_i_1__0 ;
  wire \n_0_m_payload_i[17]_i_1__0 ;
  wire \n_0_m_payload_i[18]_i_1__0 ;
  wire \n_0_m_payload_i[19]_i_1__0 ;
  wire \n_0_m_payload_i[1]_i_1__1 ;
  wire \n_0_m_payload_i[20]_i_1__0 ;
  wire \n_0_m_payload_i[21]_i_1__0 ;
  wire \n_0_m_payload_i[22]_i_1__0 ;
  wire \n_0_m_payload_i[23]_i_1__0 ;
  wire \n_0_m_payload_i[24]_i_1__0 ;
  wire \n_0_m_payload_i[25]_i_1__0 ;
  wire \n_0_m_payload_i[26]_i_1__0 ;
  wire \n_0_m_payload_i[27]_i_1__0 ;
  wire \n_0_m_payload_i[28]_i_1__0 ;
  wire \n_0_m_payload_i[29]_i_1__0 ;
  wire \n_0_m_payload_i[2]_i_1__1 ;
  wire \n_0_m_payload_i[30]_i_1__0 ;
  wire \n_0_m_payload_i[31]_i_2__0 ;
  wire \n_0_m_payload_i[32]_i_1__0 ;
  wire \n_0_m_payload_i[33]_i_1__0 ;
  wire \n_0_m_payload_i[34]_i_1__0 ;
  wire \n_0_m_payload_i[35]_i_1__0 ;
  wire \n_0_m_payload_i[36]_i_1__0 ;
  wire \n_0_m_payload_i[38]_i_1__0 ;
  wire \n_0_m_payload_i[39]_i_1__0 ;
  wire \n_0_m_payload_i[3]_i_1__1 ;
  wire \n_0_m_payload_i[44]_i_1__0 ;
  wire \n_0_m_payload_i[45]_i_1__0 ;
  wire \n_0_m_payload_i[46]_i_1__1 ;
  wire \n_0_m_payload_i[47]_i_1__0 ;
  wire \n_0_m_payload_i[48]_i_1__0 ;
  wire \n_0_m_payload_i[49]_i_1__0 ;
  wire \n_0_m_payload_i[4]_i_1__1 ;
  wire \n_0_m_payload_i[50]_i_1__0 ;
  wire \n_0_m_payload_i[51]_i_1__0 ;
  wire \n_0_m_payload_i[53]_i_1__0 ;
  wire \n_0_m_payload_i[54]_i_1__0 ;
  wire \n_0_m_payload_i[55]_i_1__0 ;
  wire \n_0_m_payload_i[56]_i_1__0 ;
  wire \n_0_m_payload_i[57]_i_1__0 ;
  wire \n_0_m_payload_i[58]_i_1__0 ;
  wire \n_0_m_payload_i[59]_i_1__0 ;
  wire \n_0_m_payload_i[5]_i_1__1 ;
  wire \n_0_m_payload_i[60]_i_1__0 ;
  wire \n_0_m_payload_i[61]_i_1__0 ;
  wire \n_0_m_payload_i[62]_i_1__0 ;
  wire \n_0_m_payload_i[63]_i_1__0 ;
  wire \n_0_m_payload_i[64]_i_1__0 ;
  wire \n_0_m_payload_i[6]_i_1__1 ;
  wire \n_0_m_payload_i[7]_i_1__1 ;
  wire \n_0_m_payload_i[8]_i_1__1 ;
  wire \n_0_m_payload_i[9]_i_1__1 ;
  wire \n_0_m_payload_i_reg[38] ;
  wire n_0_m_valid_i_i_1__2;
  wire n_0_s_ready_i_i_1__2;
  wire \n_0_skid_buffer_reg[0] ;
  wire \n_0_skid_buffer_reg[10] ;
  wire \n_0_skid_buffer_reg[11] ;
  wire \n_0_skid_buffer_reg[12] ;
  wire \n_0_skid_buffer_reg[13] ;
  wire \n_0_skid_buffer_reg[14] ;
  wire \n_0_skid_buffer_reg[15] ;
  wire \n_0_skid_buffer_reg[16] ;
  wire \n_0_skid_buffer_reg[17] ;
  wire \n_0_skid_buffer_reg[18] ;
  wire \n_0_skid_buffer_reg[19] ;
  wire \n_0_skid_buffer_reg[1] ;
  wire \n_0_skid_buffer_reg[20] ;
  wire \n_0_skid_buffer_reg[21] ;
  wire \n_0_skid_buffer_reg[22] ;
  wire \n_0_skid_buffer_reg[23] ;
  wire \n_0_skid_buffer_reg[24] ;
  wire \n_0_skid_buffer_reg[25] ;
  wire \n_0_skid_buffer_reg[26] ;
  wire \n_0_skid_buffer_reg[27] ;
  wire \n_0_skid_buffer_reg[28] ;
  wire \n_0_skid_buffer_reg[29] ;
  wire \n_0_skid_buffer_reg[2] ;
  wire \n_0_skid_buffer_reg[30] ;
  wire \n_0_skid_buffer_reg[31] ;
  wire \n_0_skid_buffer_reg[32] ;
  wire \n_0_skid_buffer_reg[33] ;
  wire \n_0_skid_buffer_reg[34] ;
  wire \n_0_skid_buffer_reg[35] ;
  wire \n_0_skid_buffer_reg[36] ;
  wire \n_0_skid_buffer_reg[38] ;
  wire \n_0_skid_buffer_reg[39] ;
  wire \n_0_skid_buffer_reg[3] ;
  wire \n_0_skid_buffer_reg[44] ;
  wire \n_0_skid_buffer_reg[45] ;
  wire \n_0_skid_buffer_reg[46] ;
  wire \n_0_skid_buffer_reg[47] ;
  wire \n_0_skid_buffer_reg[48] ;
  wire \n_0_skid_buffer_reg[49] ;
  wire \n_0_skid_buffer_reg[4] ;
  wire \n_0_skid_buffer_reg[50] ;
  wire \n_0_skid_buffer_reg[51] ;
  wire \n_0_skid_buffer_reg[53] ;
  wire \n_0_skid_buffer_reg[54] ;
  wire \n_0_skid_buffer_reg[55] ;
  wire \n_0_skid_buffer_reg[56] ;
  wire \n_0_skid_buffer_reg[57] ;
  wire \n_0_skid_buffer_reg[58] ;
  wire \n_0_skid_buffer_reg[59] ;
  wire \n_0_skid_buffer_reg[5] ;
  wire \n_0_skid_buffer_reg[60] ;
  wire \n_0_skid_buffer_reg[61] ;
  wire \n_0_skid_buffer_reg[62] ;
  wire \n_0_skid_buffer_reg[63] ;
  wire \n_0_skid_buffer_reg[64] ;
  wire \n_0_skid_buffer_reg[6] ;
  wire \n_0_skid_buffer_reg[7] ;
  wire \n_0_skid_buffer_reg[8] ;
  wire \n_0_skid_buffer_reg[9] ;
  wire \n_0_wrap_boundary_axaddr_r[3]_i_2__0 ;
  wire \n_0_wrap_cnt_r[3]_i_3__0 ;
  wire \n_0_wrap_second_len_r[0]_i_4__0 ;
  wire \n_0_wrap_second_len_r[3]_i_3 ;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arprot;
  wire [1:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire sel_first_0;

LUT1 #(
    .INIT(2'h1)) 
     \aresetn_d[1]_i_1 
       (.I0(aresetn),
        .O(SR));
FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\n_0_aresetn_d_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_aresetn_d_reg[0] ),
        .Q(\n_0_aresetn_d_reg[1] ),
        .R(SR));
LUT6 #(
    .INIT(64'h1010011010101010)) 
     \axaddr_incr[0]_i_11__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(Q[0]),
        .I3(I2),
        .I4(I3),
        .I5(m_axi_arready),
        .O(S));
LUT3 #(
    .INIT(8'h2A)) 
     \axaddr_incr[0]_i_5__0 
       (.I0(Q[2]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(I25[2]));
LUT2 #(
    .INIT(4'h2)) 
     \axaddr_incr[0]_i_6__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(I25[1]));
LUT3 #(
    .INIT(8'h02)) 
     \axaddr_incr[0]_i_7__0 
       (.I0(Q[0]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(I25[0]));
LUT3 #(
    .INIT(8'h01)) 
     \axaddr_incr[1]_i_4__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first_0),
        .O(O27));
LUT3 #(
    .INIT(8'h04)) 
     \axaddr_incr[2]_i_4__0 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first_0),
        .O(O28));
LUT3 #(
    .INIT(8'h04)) 
     \axaddr_incr[3]_i_4__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first_0),
        .O(O29));
LUT3 #(
    .INIT(8'h08)) 
     \axaddr_incr[4]_i_5__0 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first_0),
        .O(O30));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[4]_i_6__0 
       (.I0(Q[7]),
        .O(I17[3]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[4]_i_7__0 
       (.I0(Q[6]),
        .O(I17[2]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[4]_i_8__0 
       (.I0(Q[5]),
        .O(I17[1]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[4]_i_9__0 
       (.I0(Q[4]),
        .O(I17[0]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[8]_i_5__0 
       (.I0(Q[11]),
        .O(I18[3]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[8]_i_6__0 
       (.I0(Q[10]),
        .O(I18[2]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[8]_i_7__0 
       (.I0(Q[9]),
        .O(I18[1]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[8]_i_8__0 
       (.I0(Q[8]),
        .O(I18[0]));
LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
     \axaddr_offset_r[0]_i_1__0 
       (.I0(Q[38]),
        .I1(\n_0_axaddr_offset_r[0]_i_2__0 ),
        .I2(I3),
        .I3(O1),
        .I4(I2),
        .I5(I14[0]),
        .O(O17[0]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \axaddr_offset_r[0]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[35]),
        .I3(Q[2]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\n_0_axaddr_offset_r[0]_i_2__0 ));
LUT6 #(
    .INIT(64'hAC00FFFFAC000000)) 
     \axaddr_offset_r[1]_i_1__0 
       (.I0(\n_0_axaddr_offset_r[1]_i_2__0 ),
        .I1(\n_0_axaddr_offset_r[1]_i_3 ),
        .I2(Q[35]),
        .I3(Q[39]),
        .I4(I12),
        .I5(I14[1]),
        .O(O17[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_offset_r[1]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\n_0_axaddr_offset_r[1]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_offset_r[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\n_0_axaddr_offset_r[1]_i_3 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \axaddr_offset_r[2]_i_3__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[35]),
        .I3(Q[4]),
        .I4(Q[36]),
        .I5(Q[2]),
        .O(O32));
LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
     \axaddr_offset_r[3]_i_1__0 
       (.I0(Q[41]),
        .I1(\n_0_axaddr_offset_r[3]_i_2__0 ),
        .I2(I16[1]),
        .I3(O1),
        .I4(I16[0]),
        .I5(I14[2]),
        .O(O17[2]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \axaddr_offset_r[3]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[35]),
        .I3(Q[5]),
        .I4(Q[36]),
        .I5(Q[3]),
        .O(\n_0_axaddr_offset_r[3]_i_2__0 ));
LUT4 #(
    .INIT(16'hFFDF)) 
     \axlen_cnt[3]_i_2__0 
       (.I0(Q[41]),
        .I1(I16[0]),
        .I2(O1),
        .I3(I16[1]),
        .O(O19));
LUT2 #(
    .INIT(4'h2)) 
     \m_axi_araddr[11]_INST_0_i_1 
       (.I0(\n_0_m_payload_i_reg[38] ),
        .I1(sel_first_0),
        .O(O35));
LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[0]_i_1__1 
       (.I0(s_axi_araddr[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[0] ),
        .O(\n_0_m_payload_i[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[10]_i_1__1 
       (.I0(s_axi_araddr[10]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[10] ),
        .O(\n_0_m_payload_i[10]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[11]_i_1__1 
       (.I0(s_axi_araddr[11]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[11] ),
        .O(\n_0_m_payload_i[11]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[12]_i_1__1 
       (.I0(s_axi_araddr[12]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[12] ),
        .O(\n_0_m_payload_i[12]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[13]_i_1__1 
       (.I0(s_axi_araddr[13]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[13] ),
        .O(\n_0_m_payload_i[13]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[14] ),
        .O(\n_0_m_payload_i[14]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[15]_i_1__0 
       (.I0(s_axi_araddr[15]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[15] ),
        .O(\n_0_m_payload_i[15]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[16] ),
        .O(\n_0_m_payload_i[16]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[17] ),
        .O(\n_0_m_payload_i[17]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[18] ),
        .O(\n_0_m_payload_i[18]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[19] ),
        .O(\n_0_m_payload_i[19]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[1]_i_1__1 
       (.I0(s_axi_araddr[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[1] ),
        .O(\n_0_m_payload_i[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[20] ),
        .O(\n_0_m_payload_i[20]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[21] ),
        .O(\n_0_m_payload_i[21]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[22] ),
        .O(\n_0_m_payload_i[22]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[23] ),
        .O(\n_0_m_payload_i[23]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[24] ),
        .O(\n_0_m_payload_i[24]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[25] ),
        .O(\n_0_m_payload_i[25]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[26]_i_1__0 
       (.I0(s_axi_araddr[26]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[26] ),
        .O(\n_0_m_payload_i[26]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[27]_i_1__0 
       (.I0(s_axi_araddr[27]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[27] ),
        .O(\n_0_m_payload_i[27]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[28]_i_1__0 
       (.I0(s_axi_araddr[28]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[28] ),
        .O(\n_0_m_payload_i[28]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[29]_i_1__0 
       (.I0(s_axi_araddr[29]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[29] ),
        .O(\n_0_m_payload_i[29]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[2]_i_1__1 
       (.I0(s_axi_araddr[2]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[2] ),
        .O(\n_0_m_payload_i[2]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[30]_i_1__0 
       (.I0(s_axi_araddr[30]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[30] ),
        .O(\n_0_m_payload_i[30]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[31]_i_2__0 
       (.I0(s_axi_araddr[31]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[31] ),
        .O(\n_0_m_payload_i[31]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[32]_i_1__0 
       (.I0(s_axi_arprot[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[32] ),
        .O(\n_0_m_payload_i[32]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[33]_i_1__0 
       (.I0(s_axi_arprot[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[33] ),
        .O(\n_0_m_payload_i[33]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[34]_i_1__0 
       (.I0(s_axi_arprot[2]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[34] ),
        .O(\n_0_m_payload_i[34]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[35]_i_1__0 
       (.I0(s_axi_arsize[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[35] ),
        .O(\n_0_m_payload_i[35]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[36]_i_1__0 
       (.I0(s_axi_arsize[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[36] ),
        .O(\n_0_m_payload_i[36]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[38]_i_1__0 
       (.I0(s_axi_arburst[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[38] ),
        .O(\n_0_m_payload_i[38]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[39]_i_1__0 
       (.I0(s_axi_arburst[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[39] ),
        .O(\n_0_m_payload_i[39]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[3]_i_1__1 
       (.I0(s_axi_araddr[3]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[3] ),
        .O(\n_0_m_payload_i[3]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[44]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[44] ),
        .O(\n_0_m_payload_i[44]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[45]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[45] ),
        .O(\n_0_m_payload_i[45]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[46]_i_1__1 
       (.I0(s_axi_arlen[2]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[46] ),
        .O(\n_0_m_payload_i[46]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[47]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[47] ),
        .O(\n_0_m_payload_i[47]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[48]_i_1__0 
       (.I0(s_axi_arlen[4]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[48] ),
        .O(\n_0_m_payload_i[48]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[49]_i_1__0 
       (.I0(s_axi_arlen[5]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[49] ),
        .O(\n_0_m_payload_i[49]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[4]_i_1__1 
       (.I0(s_axi_araddr[4]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[4] ),
        .O(\n_0_m_payload_i[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[50]_i_1__0 
       (.I0(s_axi_arlen[6]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[50] ),
        .O(\n_0_m_payload_i[50]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[51]_i_1__0 
       (.I0(s_axi_arlen[7]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[51] ),
        .O(\n_0_m_payload_i[51]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[53]_i_1__0 
       (.I0(s_axi_arid[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[53] ),
        .O(\n_0_m_payload_i[53]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[54]_i_1__0 
       (.I0(s_axi_arid[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[54] ),
        .O(\n_0_m_payload_i[54]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[55]_i_1__0 
       (.I0(s_axi_arid[2]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[55] ),
        .O(\n_0_m_payload_i[55]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[56]_i_1__0 
       (.I0(s_axi_arid[3]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[56] ),
        .O(\n_0_m_payload_i[56]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[57]_i_1__0 
       (.I0(s_axi_arid[4]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[57] ),
        .O(\n_0_m_payload_i[57]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[58]_i_1__0 
       (.I0(s_axi_arid[5]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[58] ),
        .O(\n_0_m_payload_i[58]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[59]_i_1__0 
       (.I0(s_axi_arid[6]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[59] ),
        .O(\n_0_m_payload_i[59]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[5]_i_1__1 
       (.I0(s_axi_araddr[5]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[5] ),
        .O(\n_0_m_payload_i[5]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[60]_i_1__0 
       (.I0(s_axi_arid[7]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[60] ),
        .O(\n_0_m_payload_i[60]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[61]_i_1__0 
       (.I0(s_axi_arid[8]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[61] ),
        .O(\n_0_m_payload_i[61]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[62]_i_1__0 
       (.I0(s_axi_arid[9]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[62] ),
        .O(\n_0_m_payload_i[62]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[63]_i_1__0 
       (.I0(s_axi_arid[10]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[63] ),
        .O(\n_0_m_payload_i[63]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[64]_i_1__0 
       (.I0(s_axi_arid[11]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[64] ),
        .O(\n_0_m_payload_i[64]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[6]_i_1__1 
       (.I0(s_axi_araddr[6]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[6] ),
        .O(\n_0_m_payload_i[6]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[7]_i_1__1 
       (.I0(s_axi_araddr[7]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[7] ),
        .O(\n_0_m_payload_i[7]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[8]_i_1__1 
       (.I0(s_axi_araddr[8]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[8] ),
        .O(\n_0_m_payload_i[8]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[9]_i_1__1 
       (.I0(s_axi_araddr[9]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[9] ),
        .O(\n_0_m_payload_i[9]_i_1__1 ));
FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[0]_i_1__1 ),
        .Q(Q[0]),
        .R(1'b0));
FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[10]_i_1__1 ),
        .Q(Q[10]),
        .R(1'b0));
FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[11]_i_1__1 ),
        .Q(Q[11]),
        .R(1'b0));
FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[12]_i_1__1 ),
        .Q(Q[12]),
        .R(1'b0));
FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[13]_i_1__1 ),
        .Q(Q[13]),
        .R(1'b0));
FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[14]_i_1__0 ),
        .Q(Q[14]),
        .R(1'b0));
FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[15]_i_1__0 ),
        .Q(Q[15]),
        .R(1'b0));
FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[16]_i_1__0 ),
        .Q(Q[16]),
        .R(1'b0));
FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[17]_i_1__0 ),
        .Q(Q[17]),
        .R(1'b0));
FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[18]_i_1__0 ),
        .Q(Q[18]),
        .R(1'b0));
FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[19]_i_1__0 ),
        .Q(Q[19]),
        .R(1'b0));
FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[1]_i_1__1 ),
        .Q(Q[1]),
        .R(1'b0));
FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[20]_i_1__0 ),
        .Q(Q[20]),
        .R(1'b0));
FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[21]_i_1__0 ),
        .Q(Q[21]),
        .R(1'b0));
FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[22]_i_1__0 ),
        .Q(Q[22]),
        .R(1'b0));
FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[23]_i_1__0 ),
        .Q(Q[23]),
        .R(1'b0));
FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[24]_i_1__0 ),
        .Q(Q[24]),
        .R(1'b0));
FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[25]_i_1__0 ),
        .Q(Q[25]),
        .R(1'b0));
FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[26]_i_1__0 ),
        .Q(Q[26]),
        .R(1'b0));
FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[27]_i_1__0 ),
        .Q(Q[27]),
        .R(1'b0));
FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[28]_i_1__0 ),
        .Q(Q[28]),
        .R(1'b0));
FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[29]_i_1__0 ),
        .Q(Q[29]),
        .R(1'b0));
FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[2]_i_1__1 ),
        .Q(Q[2]),
        .R(1'b0));
FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[30]_i_1__0 ),
        .Q(Q[30]),
        .R(1'b0));
FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[31]_i_2__0 ),
        .Q(Q[31]),
        .R(1'b0));
FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[32]_i_1__0 ),
        .Q(Q[32]),
        .R(1'b0));
FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[33]_i_1__0 ),
        .Q(Q[33]),
        .R(1'b0));
FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[34]_i_1__0 ),
        .Q(Q[34]),
        .R(1'b0));
FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[35]_i_1__0 ),
        .Q(Q[35]),
        .R(1'b0));
FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[36]_i_1__0 ),
        .Q(Q[36]),
        .R(1'b0));
FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[38]_i_1__0 ),
        .Q(\n_0_m_payload_i_reg[38] ),
        .R(1'b0));
FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[39]_i_1__0 ),
        .Q(Q[37]),
        .R(1'b0));
FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[3]_i_1__1 ),
        .Q(Q[3]),
        .R(1'b0));
FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[44]_i_1__0 ),
        .Q(Q[38]),
        .R(1'b0));
FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[45]_i_1__0 ),
        .Q(Q[39]),
        .R(1'b0));
FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[46]_i_1__1 ),
        .Q(Q[40]),
        .R(1'b0));
FDRE \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[47]_i_1__0 ),
        .Q(Q[41]),
        .R(1'b0));
FDRE \m_payload_i_reg[48] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[48]_i_1__0 ),
        .Q(Q[42]),
        .R(1'b0));
FDRE \m_payload_i_reg[49] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[49]_i_1__0 ),
        .Q(Q[43]),
        .R(1'b0));
FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[4]_i_1__1 ),
        .Q(Q[4]),
        .R(1'b0));
FDRE \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[50]_i_1__0 ),
        .Q(Q[44]),
        .R(1'b0));
FDRE \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[51]_i_1__0 ),
        .Q(Q[45]),
        .R(1'b0));
FDRE \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[53]_i_1__0 ),
        .Q(Q[46]),
        .R(1'b0));
FDRE \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[54]_i_1__0 ),
        .Q(Q[47]),
        .R(1'b0));
FDRE \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[55]_i_1__0 ),
        .Q(Q[48]),
        .R(1'b0));
FDRE \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[56]_i_1__0 ),
        .Q(Q[49]),
        .R(1'b0));
FDRE \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[57]_i_1__0 ),
        .Q(Q[50]),
        .R(1'b0));
FDRE \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[58]_i_1__0 ),
        .Q(Q[51]),
        .R(1'b0));
FDRE \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[59]_i_1__0 ),
        .Q(Q[52]),
        .R(1'b0));
FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[5]_i_1__1 ),
        .Q(Q[5]),
        .R(1'b0));
FDRE \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[60]_i_1__0 ),
        .Q(Q[53]),
        .R(1'b0));
FDRE \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[61]_i_1__0 ),
        .Q(Q[54]),
        .R(1'b0));
FDRE \m_payload_i_reg[62] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[62]_i_1__0 ),
        .Q(Q[55]),
        .R(1'b0));
FDRE \m_payload_i_reg[63] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[63]_i_1__0 ),
        .Q(Q[56]),
        .R(1'b0));
FDRE \m_payload_i_reg[64] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[64]_i_1__0 ),
        .Q(Q[57]),
        .R(1'b0));
FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[6]_i_1__1 ),
        .Q(Q[6]),
        .R(1'b0));
FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[7]_i_1__1 ),
        .Q(Q[7]),
        .R(1'b0));
FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[8]_i_1__1 ),
        .Q(Q[8]),
        .R(1'b0));
FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(I22),
        .D(\n_0_m_payload_i[9]_i_1__1 ),
        .Q(Q[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFF00FF004C00FF00)) 
     m_valid_i_i_1__2
       (.I0(I3),
        .I1(O1),
        .I2(I2),
        .I3(\n_0_aresetn_d_reg[1] ),
        .I4(O2),
        .I5(s_axi_arvalid),
        .O(n_0_m_valid_i_i_1__2));
FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_m_valid_i_i_1__2),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFFFFD)) 
     next_pending_r_i_2__2
       (.I0(O22),
        .I1(Q[44]),
        .I2(Q[45]),
        .I3(Q[42]),
        .I4(Q[43]),
        .O(O21));
LUT4 #(
    .INIT(16'h0001)) 
     next_pending_r_i_3__1
       (.I0(Q[39]),
        .I1(Q[38]),
        .I2(Q[41]),
        .I3(Q[40]),
        .O(O22));
LUT6 #(
    .INIT(64'hB300B300FF00B300)) 
     s_ready_i_i_1__2
       (.I0(I3),
        .I1(O1),
        .I2(I2),
        .I3(\n_0_aresetn_d_reg[0] ),
        .I4(O2),
        .I5(s_axi_arvalid),
        .O(n_0_s_ready_i_i_1__2));
FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1__2),
        .Q(O2),
        .R(1'b0));
FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[0]),
        .Q(\n_0_skid_buffer_reg[0] ),
        .R(1'b0));
FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[10]),
        .Q(\n_0_skid_buffer_reg[10] ),
        .R(1'b0));
FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[11]),
        .Q(\n_0_skid_buffer_reg[11] ),
        .R(1'b0));
FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[12]),
        .Q(\n_0_skid_buffer_reg[12] ),
        .R(1'b0));
FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[13]),
        .Q(\n_0_skid_buffer_reg[13] ),
        .R(1'b0));
FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[14]),
        .Q(\n_0_skid_buffer_reg[14] ),
        .R(1'b0));
FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[15]),
        .Q(\n_0_skid_buffer_reg[15] ),
        .R(1'b0));
FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[16]),
        .Q(\n_0_skid_buffer_reg[16] ),
        .R(1'b0));
FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[17]),
        .Q(\n_0_skid_buffer_reg[17] ),
        .R(1'b0));
FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[18]),
        .Q(\n_0_skid_buffer_reg[18] ),
        .R(1'b0));
FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[19]),
        .Q(\n_0_skid_buffer_reg[19] ),
        .R(1'b0));
FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[1]),
        .Q(\n_0_skid_buffer_reg[1] ),
        .R(1'b0));
FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[20]),
        .Q(\n_0_skid_buffer_reg[20] ),
        .R(1'b0));
FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[21]),
        .Q(\n_0_skid_buffer_reg[21] ),
        .R(1'b0));
FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[22]),
        .Q(\n_0_skid_buffer_reg[22] ),
        .R(1'b0));
FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[23]),
        .Q(\n_0_skid_buffer_reg[23] ),
        .R(1'b0));
FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[24]),
        .Q(\n_0_skid_buffer_reg[24] ),
        .R(1'b0));
FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[25]),
        .Q(\n_0_skid_buffer_reg[25] ),
        .R(1'b0));
FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[26]),
        .Q(\n_0_skid_buffer_reg[26] ),
        .R(1'b0));
FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[27]),
        .Q(\n_0_skid_buffer_reg[27] ),
        .R(1'b0));
FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[28]),
        .Q(\n_0_skid_buffer_reg[28] ),
        .R(1'b0));
FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[29]),
        .Q(\n_0_skid_buffer_reg[29] ),
        .R(1'b0));
FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[2]),
        .Q(\n_0_skid_buffer_reg[2] ),
        .R(1'b0));
FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[30]),
        .Q(\n_0_skid_buffer_reg[30] ),
        .R(1'b0));
FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[31]),
        .Q(\n_0_skid_buffer_reg[31] ),
        .R(1'b0));
FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arprot[0]),
        .Q(\n_0_skid_buffer_reg[32] ),
        .R(1'b0));
FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arprot[1]),
        .Q(\n_0_skid_buffer_reg[33] ),
        .R(1'b0));
FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arprot[2]),
        .Q(\n_0_skid_buffer_reg[34] ),
        .R(1'b0));
FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arsize[0]),
        .Q(\n_0_skid_buffer_reg[35] ),
        .R(1'b0));
FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arsize[1]),
        .Q(\n_0_skid_buffer_reg[36] ),
        .R(1'b0));
FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arburst[0]),
        .Q(\n_0_skid_buffer_reg[38] ),
        .R(1'b0));
FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arburst[1]),
        .Q(\n_0_skid_buffer_reg[39] ),
        .R(1'b0));
FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[3]),
        .Q(\n_0_skid_buffer_reg[3] ),
        .R(1'b0));
FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arlen[0]),
        .Q(\n_0_skid_buffer_reg[44] ),
        .R(1'b0));
FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arlen[1]),
        .Q(\n_0_skid_buffer_reg[45] ),
        .R(1'b0));
FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arlen[2]),
        .Q(\n_0_skid_buffer_reg[46] ),
        .R(1'b0));
FDRE \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arlen[3]),
        .Q(\n_0_skid_buffer_reg[47] ),
        .R(1'b0));
FDRE \skid_buffer_reg[48] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arlen[4]),
        .Q(\n_0_skid_buffer_reg[48] ),
        .R(1'b0));
FDRE \skid_buffer_reg[49] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arlen[5]),
        .Q(\n_0_skid_buffer_reg[49] ),
        .R(1'b0));
FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[4]),
        .Q(\n_0_skid_buffer_reg[4] ),
        .R(1'b0));
FDRE \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arlen[6]),
        .Q(\n_0_skid_buffer_reg[50] ),
        .R(1'b0));
FDRE \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arlen[7]),
        .Q(\n_0_skid_buffer_reg[51] ),
        .R(1'b0));
FDRE \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[0]),
        .Q(\n_0_skid_buffer_reg[53] ),
        .R(1'b0));
FDRE \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[1]),
        .Q(\n_0_skid_buffer_reg[54] ),
        .R(1'b0));
FDRE \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[2]),
        .Q(\n_0_skid_buffer_reg[55] ),
        .R(1'b0));
FDRE \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[3]),
        .Q(\n_0_skid_buffer_reg[56] ),
        .R(1'b0));
FDRE \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[4]),
        .Q(\n_0_skid_buffer_reg[57] ),
        .R(1'b0));
FDRE \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[5]),
        .Q(\n_0_skid_buffer_reg[58] ),
        .R(1'b0));
FDRE \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[6]),
        .Q(\n_0_skid_buffer_reg[59] ),
        .R(1'b0));
FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[5]),
        .Q(\n_0_skid_buffer_reg[5] ),
        .R(1'b0));
FDRE \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[7]),
        .Q(\n_0_skid_buffer_reg[60] ),
        .R(1'b0));
FDRE \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[8]),
        .Q(\n_0_skid_buffer_reg[61] ),
        .R(1'b0));
FDRE \skid_buffer_reg[62] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[9]),
        .Q(\n_0_skid_buffer_reg[62] ),
        .R(1'b0));
FDRE \skid_buffer_reg[63] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[10]),
        .Q(\n_0_skid_buffer_reg[63] ),
        .R(1'b0));
FDRE \skid_buffer_reg[64] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_arid[11]),
        .Q(\n_0_skid_buffer_reg[64] ),
        .R(1'b0));
FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[6]),
        .Q(\n_0_skid_buffer_reg[6] ),
        .R(1'b0));
FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[7]),
        .Q(\n_0_skid_buffer_reg[7] ),
        .R(1'b0));
FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[8]),
        .Q(\n_0_skid_buffer_reg[8] ),
        .R(1'b0));
FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_araddr[9]),
        .Q(\n_0_skid_buffer_reg[9] ),
        .R(1'b0));
LUT4 #(
    .INIT(16'hAA8A)) 
     \wrap_boundary_axaddr_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .O(O33[0]));
LUT5 #(
    .INIT(32'h8A888AAA)) 
     \wrap_boundary_axaddr_r[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .I4(Q[39]),
        .O(O33[1]));
LUT6 #(
    .INIT(64'hA0A002A2AAAA02A2)) 
     \wrap_boundary_axaddr_r[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[40]),
        .I2(Q[35]),
        .I3(Q[39]),
        .I4(Q[36]),
        .I5(Q[38]),
        .O(O33[2]));
LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
     \wrap_boundary_axaddr_r[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\n_0_wrap_boundary_axaddr_r[3]_i_2__0 ),
        .I2(Q[36]),
        .I3(Q[39]),
        .I4(Q[35]),
        .I5(Q[38]),
        .O(O33[3]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_boundary_axaddr_r[3]_i_2__0 
       (.I0(Q[40]),
        .I1(Q[35]),
        .I2(Q[41]),
        .O(\n_0_wrap_boundary_axaddr_r[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h002A0A2AA02AAA2A)) 
     \wrap_boundary_axaddr_r[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[40]),
        .I5(Q[39]),
        .O(O33[4]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT5 #(
    .INIT(32'h2A222AAA)) 
     \wrap_boundary_axaddr_r[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[40]),
        .I3(Q[35]),
        .I4(Q[41]),
        .O(O33[5]));
LUT4 #(
    .INIT(16'h2AAA)) 
     \wrap_boundary_axaddr_r[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[41]),
        .O(O33[6]));
LUT3 #(
    .INIT(8'h9A)) 
     \wrap_cnt_r[2]_i_1__0 
       (.I0(O15),
        .I1(O16),
        .I2(I10),
        .O(I15));
LUT5 #(
    .INIT(32'hAAAAAAAE)) 
     \wrap_cnt_r[3]_i_2__0 
       (.I0(\n_0_wrap_cnt_r[3]_i_3__0 ),
        .I1(I11),
        .I2(O17[0]),
        .I3(O17[1]),
        .I4(O17[2]),
        .O(O16));
LUT6 #(
    .INIT(64'h00000800FFFFF8FF)) 
     \wrap_cnt_r[3]_i_3__0 
       (.I0(\n_0_axaddr_offset_r[0]_i_2__0 ),
        .I1(Q[38]),
        .I2(I16[1]),
        .I3(O1),
        .I4(I16[0]),
        .I5(I13[0]),
        .O(\n_0_wrap_cnt_r[3]_i_3__0 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \wrap_second_len_r[0]_i_3__0 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[2]),
        .I3(Q[35]),
        .I4(\n_0_axaddr_offset_r[1]_i_3 ),
        .I5(\n_0_wrap_second_len_r[0]_i_4__0 ),
        .O(O20));
LUT4 #(
    .INIT(16'hFFDF)) 
     \wrap_second_len_r[0]_i_4__0 
       (.I0(Q[38]),
        .I1(I2),
        .I2(O1),
        .I3(I3),
        .O(\n_0_wrap_second_len_r[0]_i_4__0 ));
LUT6 #(
    .INIT(64'h02FCFFFF02FC0000)) 
     \wrap_second_len_r[2]_i_1__0 
       (.I0(O17[2]),
        .I1(O17[1]),
        .I2(O17[0]),
        .I3(I11),
        .I4(I12),
        .I5(I13[1]),
        .O(O15));
LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
     \wrap_second_len_r[3]_i_2__0 
       (.I0(\n_0_wrap_second_len_r[3]_i_3 ),
        .I1(Q[35]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[6]),
        .I5(O19),
        .O(O18));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_second_len_r[3]_i_3 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\n_0_wrap_second_len_r[3]_i_3 ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axic_register_slice_62
   (O1,
    O2,
    Q,
    O6,
    O7,
    D,
    O8,
    O3,
    O4,
    O5,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O23,
    axaddr_incr0,
    O24,
    O25,
    O26,
    O31,
    O34,
    aclk,
    I1,
    b_push,
    s_axi_awvalid,
    I5,
    I6,
    I7,
    I8,
    I9,
    sel_first,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awburst,
    s_axi_awsize,
    s_axi_awprot,
    s_axi_awaddr,
    SR,
    E);
  output O1;
  output O2;
  output [57:0]Q;
  output [3:0]O6;
  output [3:0]O7;
  output [2:0]D;
  output [2:0]O8;
  output O3;
  output O4;
  output O5;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O23;
  output [2:0]axaddr_incr0;
  output O24;
  output O25;
  output O26;
  output [6:0]O31;
  output O34;
  input aclk;
  input [1:0]I1;
  input b_push;
  input s_axi_awvalid;
  input I5;
  input [3:0]I6;
  input I7;
  input I8;
  input [3:0]I9;
  input sel_first;
  input [11:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awsize;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_awaddr;
  input [0:0]SR;
  input [0:0]E;

  wire [2:0]D;
  wire [0:0]E;
  wire [1:0]I1;
  wire I5;
  wire [3:0]I6;
  wire I7;
  wire I8;
  wire [3:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O2;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O3;
  wire [6:0]O31;
  wire O34;
  wire O4;
  wire O5;
  wire [3:0]O6;
  wire [3:0]O7;
  wire [2:0]O8;
  wire O9;
  wire [57:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [2:0]axaddr_incr0;
  wire b_push;
  wire \n_0_aresetn_d_reg[0] ;
  wire \n_0_aresetn_d_reg[1] ;
  wire \n_0_axaddr_offset_r[0]_i_2 ;
  wire \n_0_axaddr_offset_r[1]_i_2 ;
  wire \n_0_axaddr_offset_r[2]_i_2__0 ;
  wire \n_0_axaddr_offset_r[2]_i_3 ;
  wire \n_0_axaddr_offset_r[3]_i_2 ;
  wire \n_0_m_payload_i_reg[38] ;
  wire n_0_m_valid_i_i_1;
  wire n_0_s_ready_i_i_1;
  wire \n_0_skid_buffer_reg[0] ;
  wire \n_0_skid_buffer_reg[10] ;
  wire \n_0_skid_buffer_reg[11] ;
  wire \n_0_skid_buffer_reg[12] ;
  wire \n_0_skid_buffer_reg[13] ;
  wire \n_0_skid_buffer_reg[14] ;
  wire \n_0_skid_buffer_reg[15] ;
  wire \n_0_skid_buffer_reg[16] ;
  wire \n_0_skid_buffer_reg[17] ;
  wire \n_0_skid_buffer_reg[18] ;
  wire \n_0_skid_buffer_reg[19] ;
  wire \n_0_skid_buffer_reg[1] ;
  wire \n_0_skid_buffer_reg[20] ;
  wire \n_0_skid_buffer_reg[21] ;
  wire \n_0_skid_buffer_reg[22] ;
  wire \n_0_skid_buffer_reg[23] ;
  wire \n_0_skid_buffer_reg[24] ;
  wire \n_0_skid_buffer_reg[25] ;
  wire \n_0_skid_buffer_reg[26] ;
  wire \n_0_skid_buffer_reg[27] ;
  wire \n_0_skid_buffer_reg[28] ;
  wire \n_0_skid_buffer_reg[29] ;
  wire \n_0_skid_buffer_reg[2] ;
  wire \n_0_skid_buffer_reg[30] ;
  wire \n_0_skid_buffer_reg[31] ;
  wire \n_0_skid_buffer_reg[32] ;
  wire \n_0_skid_buffer_reg[33] ;
  wire \n_0_skid_buffer_reg[34] ;
  wire \n_0_skid_buffer_reg[35] ;
  wire \n_0_skid_buffer_reg[36] ;
  wire \n_0_skid_buffer_reg[38] ;
  wire \n_0_skid_buffer_reg[39] ;
  wire \n_0_skid_buffer_reg[3] ;
  wire \n_0_skid_buffer_reg[44] ;
  wire \n_0_skid_buffer_reg[45] ;
  wire \n_0_skid_buffer_reg[46] ;
  wire \n_0_skid_buffer_reg[47] ;
  wire \n_0_skid_buffer_reg[48] ;
  wire \n_0_skid_buffer_reg[49] ;
  wire \n_0_skid_buffer_reg[4] ;
  wire \n_0_skid_buffer_reg[50] ;
  wire \n_0_skid_buffer_reg[51] ;
  wire \n_0_skid_buffer_reg[53] ;
  wire \n_0_skid_buffer_reg[54] ;
  wire \n_0_skid_buffer_reg[55] ;
  wire \n_0_skid_buffer_reg[56] ;
  wire \n_0_skid_buffer_reg[57] ;
  wire \n_0_skid_buffer_reg[58] ;
  wire \n_0_skid_buffer_reg[59] ;
  wire \n_0_skid_buffer_reg[5] ;
  wire \n_0_skid_buffer_reg[60] ;
  wire \n_0_skid_buffer_reg[61] ;
  wire \n_0_skid_buffer_reg[62] ;
  wire \n_0_skid_buffer_reg[63] ;
  wire \n_0_skid_buffer_reg[64] ;
  wire \n_0_skid_buffer_reg[6] ;
  wire \n_0_skid_buffer_reg[7] ;
  wire \n_0_skid_buffer_reg[8] ;
  wire \n_0_skid_buffer_reg[9] ;
  wire \n_0_wrap_boundary_axaddr_r[3]_i_2 ;
  wire \n_0_wrap_cnt_r[1]_i_2 ;
  wire \n_0_wrap_cnt_r[3]_i_2 ;
  wire \n_0_wrap_cnt_r[3]_i_4 ;
  wire \n_0_wrap_second_len_r[0]_i_4 ;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awprot;
  wire [1:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire sel_first;
  wire [64:0]skid_buffer;

FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\n_0_aresetn_d_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_aresetn_d_reg[0] ),
        .Q(\n_0_aresetn_d_reg[1] ),
        .R(SR));
LUT3 #(
    .INIT(8'h2A)) 
     \axaddr_incr[0]_i_5 
       (.I0(Q[2]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(axaddr_incr0[2]));
LUT2 #(
    .INIT(4'h2)) 
     \axaddr_incr[0]_i_6 
       (.I0(Q[1]),
        .I1(Q[36]),
        .O(axaddr_incr0[1]));
LUT3 #(
    .INIT(8'h02)) 
     \axaddr_incr[0]_i_7 
       (.I0(Q[0]),
        .I1(Q[35]),
        .I2(Q[36]),
        .O(axaddr_incr0[0]));
LUT3 #(
    .INIT(8'h01)) 
     \axaddr_incr[1]_i_4 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first),
        .O(O23));
LUT3 #(
    .INIT(8'h04)) 
     \axaddr_incr[2]_i_4 
       (.I0(Q[36]),
        .I1(Q[35]),
        .I2(sel_first),
        .O(O24));
LUT3 #(
    .INIT(8'h04)) 
     \axaddr_incr[3]_i_4 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first),
        .O(O25));
LUT3 #(
    .INIT(8'h08)) 
     \axaddr_incr[4]_i_5 
       (.I0(Q[35]),
        .I1(Q[36]),
        .I2(sel_first),
        .O(O26));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[4]_i_6 
       (.I0(Q[7]),
        .O(O6[3]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[4]_i_7 
       (.I0(Q[6]),
        .O(O6[2]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[4]_i_8 
       (.I0(Q[5]),
        .O(O6[1]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[4]_i_9 
       (.I0(Q[4]),
        .O(O6[0]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[8]_i_5 
       (.I0(Q[11]),
        .O(O7[3]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[8]_i_6 
       (.I0(Q[10]),
        .O(O7[2]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[8]_i_7 
       (.I0(Q[9]),
        .O(O7[1]));
LUT1 #(
    .INIT(2'h2)) 
     \axaddr_incr[8]_i_8 
       (.I0(Q[8]),
        .O(O7[0]));
LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
     \axaddr_offset_r[0]_i_1 
       (.I0(Q[38]),
        .I1(\n_0_axaddr_offset_r[0]_i_2 ),
        .I2(I1[1]),
        .I3(O1),
        .I4(I1[0]),
        .I5(I9[0]),
        .O(O3));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \axaddr_offset_r[0]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[35]),
        .I3(Q[2]),
        .I4(Q[36]),
        .I5(Q[0]),
        .O(\n_0_axaddr_offset_r[0]_i_2 ));
LUT6 #(
    .INIT(64'hAC00FFFFAC000000)) 
     \axaddr_offset_r[1]_i_1 
       (.I0(\n_0_axaddr_offset_r[2]_i_3 ),
        .I1(\n_0_axaddr_offset_r[1]_i_2 ),
        .I2(Q[35]),
        .I3(Q[39]),
        .I4(I5),
        .I5(I9[1]),
        .O(O4));
LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_offset_r[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[36]),
        .I2(Q[1]),
        .O(\n_0_axaddr_offset_r[1]_i_2 ));
LUT6 #(
    .INIT(64'hAC00FFFFAC000000)) 
     \axaddr_offset_r[2]_i_1 
       (.I0(\n_0_axaddr_offset_r[2]_i_2__0 ),
        .I1(\n_0_axaddr_offset_r[2]_i_3 ),
        .I2(Q[35]),
        .I3(Q[40]),
        .I4(I5),
        .I5(I9[2]),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_offset_r[2]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[3]),
        .O(\n_0_axaddr_offset_r[2]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \axaddr_offset_r[2]_i_3 
       (.I0(Q[4]),
        .I1(Q[36]),
        .I2(Q[2]),
        .O(\n_0_axaddr_offset_r[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
     \axaddr_offset_r[3]_i_1 
       (.I0(Q[41]),
        .I1(\n_0_axaddr_offset_r[3]_i_2 ),
        .I2(I1[1]),
        .I3(O1),
        .I4(I1[0]),
        .I5(I9[3]),
        .O(O11));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \axaddr_offset_r[3]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[35]),
        .I3(Q[5]),
        .I4(Q[36]),
        .I5(Q[3]),
        .O(\n_0_axaddr_offset_r[3]_i_2 ));
LUT4 #(
    .INIT(16'hFFDF)) 
     \axlen_cnt[3]_i_2 
       (.I0(Q[41]),
        .I1(I1[0]),
        .I2(O1),
        .I3(I1[1]),
        .O(O13));
LUT2 #(
    .INIT(4'h2)) 
     \m_axi_awaddr[11]_INST_0_i_1 
       (.I0(\n_0_m_payload_i_reg[38] ),
        .I1(sel_first),
        .O(O34));
LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[0] ),
        .O(skid_buffer[0]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[10] ),
        .O(skid_buffer[10]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[11] ),
        .O(skid_buffer[11]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[12] ),
        .O(skid_buffer[12]));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[13]_i_1__0 
       (.I0(s_axi_awaddr[13]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[13] ),
        .O(skid_buffer[13]));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[14] ),
        .O(skid_buffer[14]));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[15] ),
        .O(skid_buffer[15]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[16] ),
        .O(skid_buffer[16]));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[17] ),
        .O(skid_buffer[17]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[18] ),
        .O(skid_buffer[18]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[19] ),
        .O(skid_buffer[19]));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[1] ),
        .O(skid_buffer[1]));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[20] ),
        .O(skid_buffer[20]));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[21] ),
        .O(skid_buffer[21]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[22] ),
        .O(skid_buffer[22]));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[23] ),
        .O(skid_buffer[23]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[24] ),
        .O(skid_buffer[24]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[25] ),
        .O(skid_buffer[25]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[26] ),
        .O(skid_buffer[26]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[27] ),
        .O(skid_buffer[27]));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[28] ),
        .O(skid_buffer[28]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[29] ),
        .O(skid_buffer[29]));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[2] ),
        .O(skid_buffer[2]));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[30] ),
        .O(skid_buffer[30]));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[31]_i_2 
       (.I0(s_axi_awaddr[31]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[31] ),
        .O(skid_buffer[31]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[32]_i_1 
       (.I0(s_axi_awprot[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[32] ),
        .O(skid_buffer[32]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[33]_i_1 
       (.I0(s_axi_awprot[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[33] ),
        .O(skid_buffer[33]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[34]_i_1 
       (.I0(s_axi_awprot[2]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[34] ),
        .O(skid_buffer[34]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[35]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[35] ),
        .O(skid_buffer[35]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[36]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[36] ),
        .O(skid_buffer[36]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[38]_i_1 
       (.I0(s_axi_awburst[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[38] ),
        .O(skid_buffer[38]));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[39]_i_1 
       (.I0(s_axi_awburst[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[39] ),
        .O(skid_buffer[39]));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[3] ),
        .O(skid_buffer[3]));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[44]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[44] ),
        .O(skid_buffer[44]));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[45]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[45] ),
        .O(skid_buffer[45]));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[46]_i_1__0 
       (.I0(s_axi_awlen[2]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[46] ),
        .O(skid_buffer[46]));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[47]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[47] ),
        .O(skid_buffer[47]));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[48]_i_1 
       (.I0(s_axi_awlen[4]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[48] ),
        .O(skid_buffer[48]));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[49]_i_1 
       (.I0(s_axi_awlen[5]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[49] ),
        .O(skid_buffer[49]));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[4] ),
        .O(skid_buffer[4]));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[50]_i_1 
       (.I0(s_axi_awlen[6]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[50] ),
        .O(skid_buffer[50]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[51]_i_1 
       (.I0(s_axi_awlen[7]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[51] ),
        .O(skid_buffer[51]));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[53]_i_1 
       (.I0(s_axi_awid[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[53] ),
        .O(skid_buffer[53]));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[54]_i_1 
       (.I0(s_axi_awid[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[54] ),
        .O(skid_buffer[54]));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[55]_i_1 
       (.I0(s_axi_awid[2]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[55] ),
        .O(skid_buffer[55]));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[56]_i_1 
       (.I0(s_axi_awid[3]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[56] ),
        .O(skid_buffer[56]));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[57]_i_1 
       (.I0(s_axi_awid[4]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[57] ),
        .O(skid_buffer[57]));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[58]_i_1 
       (.I0(s_axi_awid[5]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[58] ),
        .O(skid_buffer[58]));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[59]_i_1 
       (.I0(s_axi_awid[6]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[59] ),
        .O(skid_buffer[59]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[5] ),
        .O(skid_buffer[5]));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[60]_i_1 
       (.I0(s_axi_awid[7]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[60] ),
        .O(skid_buffer[60]));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[61]_i_1 
       (.I0(s_axi_awid[8]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[61] ),
        .O(skid_buffer[61]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[62]_i_1 
       (.I0(s_axi_awid[9]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[62] ),
        .O(skid_buffer[62]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[63]_i_1 
       (.I0(s_axi_awid[10]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[63] ),
        .O(skid_buffer[63]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[64]_i_1 
       (.I0(s_axi_awid[11]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[64] ),
        .O(skid_buffer[64]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[6] ),
        .O(skid_buffer[6]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[7] ),
        .O(skid_buffer[7]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[8] ),
        .O(skid_buffer[8]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[9] ),
        .O(skid_buffer[9]));
FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(Q[10]),
        .R(1'b0));
FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(Q[11]),
        .R(1'b0));
FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(Q[12]),
        .R(1'b0));
FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(Q[13]),
        .R(1'b0));
FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(Q[14]),
        .R(1'b0));
FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(Q[15]),
        .R(1'b0));
FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(Q[16]),
        .R(1'b0));
FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(Q[17]),
        .R(1'b0));
FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(Q[18]),
        .R(1'b0));
FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(Q[19]),
        .R(1'b0));
FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(Q[20]),
        .R(1'b0));
FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(Q[21]),
        .R(1'b0));
FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(Q[22]),
        .R(1'b0));
FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(Q[23]),
        .R(1'b0));
FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(Q[24]),
        .R(1'b0));
FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(Q[25]),
        .R(1'b0));
FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(Q[26]),
        .R(1'b0));
FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(Q[27]),
        .R(1'b0));
FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(Q[28]),
        .R(1'b0));
FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(Q[29]),
        .R(1'b0));
FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(Q[30]),
        .R(1'b0));
FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(Q[31]),
        .R(1'b0));
FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(Q[32]),
        .R(1'b0));
FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(Q[33]),
        .R(1'b0));
FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(Q[34]),
        .R(1'b0));
FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(Q[35]),
        .R(1'b0));
FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(Q[36]),
        .R(1'b0));
FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(\n_0_m_payload_i_reg[38] ),
        .R(1'b0));
FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(Q[37]),
        .R(1'b0));
FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(Q[38]),
        .R(1'b0));
FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(Q[39]),
        .R(1'b0));
FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(Q[40]),
        .R(1'b0));
FDRE \m_payload_i_reg[47] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[47]),
        .Q(Q[41]),
        .R(1'b0));
FDRE \m_payload_i_reg[48] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[48]),
        .Q(Q[42]),
        .R(1'b0));
FDRE \m_payload_i_reg[49] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[49]),
        .Q(Q[43]),
        .R(1'b0));
FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(Q[4]),
        .R(1'b0));
FDRE \m_payload_i_reg[50] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[50]),
        .Q(Q[44]),
        .R(1'b0));
FDRE \m_payload_i_reg[51] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[51]),
        .Q(Q[45]),
        .R(1'b0));
FDRE \m_payload_i_reg[53] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[53]),
        .Q(Q[46]),
        .R(1'b0));
FDRE \m_payload_i_reg[54] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[54]),
        .Q(Q[47]),
        .R(1'b0));
FDRE \m_payload_i_reg[55] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[55]),
        .Q(Q[48]),
        .R(1'b0));
FDRE \m_payload_i_reg[56] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[56]),
        .Q(Q[49]),
        .R(1'b0));
FDRE \m_payload_i_reg[57] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[57]),
        .Q(Q[50]),
        .R(1'b0));
FDRE \m_payload_i_reg[58] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[58]),
        .Q(Q[51]),
        .R(1'b0));
FDRE \m_payload_i_reg[59] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[59]),
        .Q(Q[52]),
        .R(1'b0));
FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(Q[5]),
        .R(1'b0));
FDRE \m_payload_i_reg[60] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[60]),
        .Q(Q[53]),
        .R(1'b0));
FDRE \m_payload_i_reg[61] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[61]),
        .Q(Q[54]),
        .R(1'b0));
FDRE \m_payload_i_reg[62] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[62]),
        .Q(Q[55]),
        .R(1'b0));
FDRE \m_payload_i_reg[63] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[63]),
        .Q(Q[56]),
        .R(1'b0));
FDRE \m_payload_i_reg[64] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[64]),
        .Q(Q[57]),
        .R(1'b0));
FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(Q[6]),
        .R(1'b0));
FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(Q[7]),
        .R(1'b0));
FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(Q[8]),
        .R(1'b0));
FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(Q[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hA2A2AAA2)) 
     m_valid_i_i_1
       (.I0(\n_0_aresetn_d_reg[1] ),
        .I1(O2),
        .I2(s_axi_awvalid),
        .I3(O1),
        .I4(b_push),
        .O(n_0_m_valid_i_i_1));
FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_m_valid_i_i_1),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     next_pending_r_i_2
       (.I0(O15),
        .I1(Q[42]),
        .I2(Q[45]),
        .I3(Q[43]),
        .I4(Q[44]),
        .O(O14));
LUT4 #(
    .INIT(16'hFFFE)) 
     next_pending_r_i_2__0
       (.I0(Q[40]),
        .I1(Q[39]),
        .I2(Q[41]),
        .I3(Q[38]),
        .O(O15));
LUT5 #(
    .INIT(32'hA2A2AAA2)) 
     s_ready_i_i_1
       (.I0(\n_0_aresetn_d_reg[0] ),
        .I1(O1),
        .I2(b_push),
        .I3(O2),
        .I4(s_axi_awvalid),
        .O(n_0_s_ready_i_i_1));
FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1),
        .Q(O2),
        .R(1'b0));
FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[0]),
        .Q(\n_0_skid_buffer_reg[0] ),
        .R(1'b0));
FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[10]),
        .Q(\n_0_skid_buffer_reg[10] ),
        .R(1'b0));
FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[11]),
        .Q(\n_0_skid_buffer_reg[11] ),
        .R(1'b0));
FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[12]),
        .Q(\n_0_skid_buffer_reg[12] ),
        .R(1'b0));
FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[13]),
        .Q(\n_0_skid_buffer_reg[13] ),
        .R(1'b0));
FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[14]),
        .Q(\n_0_skid_buffer_reg[14] ),
        .R(1'b0));
FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[15]),
        .Q(\n_0_skid_buffer_reg[15] ),
        .R(1'b0));
FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[16]),
        .Q(\n_0_skid_buffer_reg[16] ),
        .R(1'b0));
FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[17]),
        .Q(\n_0_skid_buffer_reg[17] ),
        .R(1'b0));
FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[18]),
        .Q(\n_0_skid_buffer_reg[18] ),
        .R(1'b0));
FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[19]),
        .Q(\n_0_skid_buffer_reg[19] ),
        .R(1'b0));
FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[1]),
        .Q(\n_0_skid_buffer_reg[1] ),
        .R(1'b0));
FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[20]),
        .Q(\n_0_skid_buffer_reg[20] ),
        .R(1'b0));
FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[21]),
        .Q(\n_0_skid_buffer_reg[21] ),
        .R(1'b0));
FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[22]),
        .Q(\n_0_skid_buffer_reg[22] ),
        .R(1'b0));
FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[23]),
        .Q(\n_0_skid_buffer_reg[23] ),
        .R(1'b0));
FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[24]),
        .Q(\n_0_skid_buffer_reg[24] ),
        .R(1'b0));
FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[25]),
        .Q(\n_0_skid_buffer_reg[25] ),
        .R(1'b0));
FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[26]),
        .Q(\n_0_skid_buffer_reg[26] ),
        .R(1'b0));
FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[27]),
        .Q(\n_0_skid_buffer_reg[27] ),
        .R(1'b0));
FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[28]),
        .Q(\n_0_skid_buffer_reg[28] ),
        .R(1'b0));
FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[29]),
        .Q(\n_0_skid_buffer_reg[29] ),
        .R(1'b0));
FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[2]),
        .Q(\n_0_skid_buffer_reg[2] ),
        .R(1'b0));
FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[30]),
        .Q(\n_0_skid_buffer_reg[30] ),
        .R(1'b0));
FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[31]),
        .Q(\n_0_skid_buffer_reg[31] ),
        .R(1'b0));
FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awprot[0]),
        .Q(\n_0_skid_buffer_reg[32] ),
        .R(1'b0));
FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awprot[1]),
        .Q(\n_0_skid_buffer_reg[33] ),
        .R(1'b0));
FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awprot[2]),
        .Q(\n_0_skid_buffer_reg[34] ),
        .R(1'b0));
FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awsize[0]),
        .Q(\n_0_skid_buffer_reg[35] ),
        .R(1'b0));
FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awsize[1]),
        .Q(\n_0_skid_buffer_reg[36] ),
        .R(1'b0));
FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awburst[0]),
        .Q(\n_0_skid_buffer_reg[38] ),
        .R(1'b0));
FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awburst[1]),
        .Q(\n_0_skid_buffer_reg[39] ),
        .R(1'b0));
FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[3]),
        .Q(\n_0_skid_buffer_reg[3] ),
        .R(1'b0));
FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awlen[0]),
        .Q(\n_0_skid_buffer_reg[44] ),
        .R(1'b0));
FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awlen[1]),
        .Q(\n_0_skid_buffer_reg[45] ),
        .R(1'b0));
FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awlen[2]),
        .Q(\n_0_skid_buffer_reg[46] ),
        .R(1'b0));
FDRE \skid_buffer_reg[47] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awlen[3]),
        .Q(\n_0_skid_buffer_reg[47] ),
        .R(1'b0));
FDRE \skid_buffer_reg[48] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awlen[4]),
        .Q(\n_0_skid_buffer_reg[48] ),
        .R(1'b0));
FDRE \skid_buffer_reg[49] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awlen[5]),
        .Q(\n_0_skid_buffer_reg[49] ),
        .R(1'b0));
FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[4]),
        .Q(\n_0_skid_buffer_reg[4] ),
        .R(1'b0));
FDRE \skid_buffer_reg[50] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awlen[6]),
        .Q(\n_0_skid_buffer_reg[50] ),
        .R(1'b0));
FDRE \skid_buffer_reg[51] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awlen[7]),
        .Q(\n_0_skid_buffer_reg[51] ),
        .R(1'b0));
FDRE \skid_buffer_reg[53] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[0]),
        .Q(\n_0_skid_buffer_reg[53] ),
        .R(1'b0));
FDRE \skid_buffer_reg[54] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[1]),
        .Q(\n_0_skid_buffer_reg[54] ),
        .R(1'b0));
FDRE \skid_buffer_reg[55] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[2]),
        .Q(\n_0_skid_buffer_reg[55] ),
        .R(1'b0));
FDRE \skid_buffer_reg[56] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[3]),
        .Q(\n_0_skid_buffer_reg[56] ),
        .R(1'b0));
FDRE \skid_buffer_reg[57] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[4]),
        .Q(\n_0_skid_buffer_reg[57] ),
        .R(1'b0));
FDRE \skid_buffer_reg[58] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[5]),
        .Q(\n_0_skid_buffer_reg[58] ),
        .R(1'b0));
FDRE \skid_buffer_reg[59] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[6]),
        .Q(\n_0_skid_buffer_reg[59] ),
        .R(1'b0));
FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[5]),
        .Q(\n_0_skid_buffer_reg[5] ),
        .R(1'b0));
FDRE \skid_buffer_reg[60] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[7]),
        .Q(\n_0_skid_buffer_reg[60] ),
        .R(1'b0));
FDRE \skid_buffer_reg[61] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[8]),
        .Q(\n_0_skid_buffer_reg[61] ),
        .R(1'b0));
FDRE \skid_buffer_reg[62] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[9]),
        .Q(\n_0_skid_buffer_reg[62] ),
        .R(1'b0));
FDRE \skid_buffer_reg[63] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[10]),
        .Q(\n_0_skid_buffer_reg[63] ),
        .R(1'b0));
FDRE \skid_buffer_reg[64] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awid[11]),
        .Q(\n_0_skid_buffer_reg[64] ),
        .R(1'b0));
FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[6]),
        .Q(\n_0_skid_buffer_reg[6] ),
        .R(1'b0));
FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[7]),
        .Q(\n_0_skid_buffer_reg[7] ),
        .R(1'b0));
FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[8]),
        .Q(\n_0_skid_buffer_reg[8] ),
        .R(1'b0));
FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(O2),
        .D(s_axi_awaddr[9]),
        .Q(\n_0_skid_buffer_reg[9] ),
        .R(1'b0));
LUT4 #(
    .INIT(16'hAA8A)) 
     \wrap_boundary_axaddr_r[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .O(O31[0]));
LUT5 #(
    .INIT(32'h8A888AAA)) 
     \wrap_boundary_axaddr_r[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[35]),
        .I4(Q[39]),
        .O(O31[1]));
LUT6 #(
    .INIT(64'h8888082AAAAA082A)) 
     \wrap_boundary_axaddr_r[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[35]),
        .I2(Q[39]),
        .I3(Q[40]),
        .I4(Q[36]),
        .I5(Q[38]),
        .O(O31[2]));
LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
     \wrap_boundary_axaddr_r[3]_i_1 
       (.I0(Q[3]),
        .I1(\n_0_wrap_boundary_axaddr_r[3]_i_2 ),
        .I2(Q[36]),
        .I3(Q[39]),
        .I4(Q[35]),
        .I5(Q[38]),
        .O(O31[3]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_boundary_axaddr_r[3]_i_2 
       (.I0(Q[40]),
        .I1(Q[35]),
        .I2(Q[41]),
        .O(\n_0_wrap_boundary_axaddr_r[3]_i_2 ));
LUT6 #(
    .INIT(64'h002AA02A0A2AAA2A)) 
     \wrap_boundary_axaddr_r[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[41]),
        .I2(Q[35]),
        .I3(Q[36]),
        .I4(Q[39]),
        .I5(Q[40]),
        .O(O31[4]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT5 #(
    .INIT(32'h2A222AAA)) 
     \wrap_boundary_axaddr_r[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[36]),
        .I2(Q[40]),
        .I3(Q[35]),
        .I4(Q[41]),
        .O(O31[5]));
LUT4 #(
    .INIT(16'h2AAA)) 
     \wrap_boundary_axaddr_r[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[36]),
        .I2(Q[35]),
        .I3(Q[41]),
        .O(O31[6]));
LUT6 #(
    .INIT(64'h99A955A599A9AAAA)) 
     \wrap_cnt_r[1]_i_1 
       (.I0(O8[0]),
        .I1(O10),
        .I2(\n_0_wrap_cnt_r[1]_i_2 ),
        .I3(I7),
        .I4(I5),
        .I5(I6[0]),
        .O(D[0]));
LUT2 #(
    .INIT(4'h1)) 
     \wrap_cnt_r[1]_i_2 
       (.I0(O4),
        .I1(O3),
        .O(\n_0_wrap_cnt_r[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \wrap_cnt_r[2]_i_1 
       (.I0(O8[1]),
        .I1(\n_0_wrap_cnt_r[3]_i_2 ),
        .I2(O8[0]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \wrap_cnt_r[3]_i_1 
       (.I0(O8[2]),
        .I1(O8[0]),
        .I2(\n_0_wrap_cnt_r[3]_i_2 ),
        .I3(O8[1]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hAAAAAAA8FFFFFFFC)) 
     \wrap_cnt_r[3]_i_2 
       (.I0(I8),
        .I1(O11),
        .I2(O5),
        .I3(O4),
        .I4(O3),
        .I5(\n_0_wrap_cnt_r[3]_i_4 ),
        .O(\n_0_wrap_cnt_r[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT5 #(
    .INIT(32'hFFFFF8FF)) 
     \wrap_cnt_r[3]_i_4 
       (.I0(Q[38]),
        .I1(\n_0_axaddr_offset_r[0]_i_2 ),
        .I2(I1[0]),
        .I3(O1),
        .I4(I1[1]),
        .O(\n_0_wrap_cnt_r[3]_i_4 ));
LUT6 #(
    .INIT(64'h0001000000010001)) 
     \wrap_second_len_r[0]_i_2 
       (.I0(O3),
        .I1(O4),
        .I2(O5),
        .I3(O9),
        .I4(I5),
        .I5(I9[3]),
        .O(O12));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \wrap_second_len_r[0]_i_3 
       (.I0(Q[0]),
        .I1(Q[36]),
        .I2(Q[2]),
        .I3(Q[35]),
        .I4(\n_0_axaddr_offset_r[1]_i_2 ),
        .I5(\n_0_wrap_second_len_r[0]_i_4 ),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     \wrap_second_len_r[0]_i_4 
       (.I0(Q[38]),
        .I1(I1[0]),
        .I2(O1),
        .I3(I1[1]),
        .O(\n_0_wrap_second_len_r[0]_i_4 ));
LUT6 #(
    .INIT(64'hF00EFFFFF00E0000)) 
     \wrap_second_len_r[1]_i_1 
       (.I0(O11),
        .I1(O5),
        .I2(O3),
        .I3(O4),
        .I4(I5),
        .I5(I6[1]),
        .O(O8[0]));
LUT6 #(
    .INIT(64'hCCC2FFFFCCC20000)) 
     \wrap_second_len_r[2]_i_1 
       (.I0(O11),
        .I1(O5),
        .I2(O4),
        .I3(O3),
        .I4(I5),
        .I5(I6[2]),
        .O(O8[1]));
LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
     \wrap_second_len_r[3]_i_1 
       (.I0(O3),
        .I1(O4),
        .I2(O5),
        .I3(O9),
        .I4(I5),
        .I5(I6[3]),
        .O(O8[2]));
LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
     \wrap_second_len_r[3]_i_2 
       (.I0(\n_0_axaddr_offset_r[2]_i_2__0 ),
        .I1(Q[35]),
        .I2(Q[4]),
        .I3(Q[36]),
        .I4(Q[6]),
        .I5(O13),
        .O(O9));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized1
   (O1,
    O2,
    shandshake,
    O36,
    aclk,
    s_axi_bready,
    si_rs_bvalid,
    out,
    I19,
    SR);
  output O1;
  output O2;
  output shandshake;
  output [13:0]O36;
  input aclk;
  input s_axi_bready;
  input si_rs_bvalid;
  input [11:0]out;
  input [1:0]I19;
  input [0:0]SR;

  wire [1:0]I19;
  wire O1;
  wire O2;
  wire [13:0]O36;
  wire [0:0]SR;
  wire aclk;
  wire \n_0_aresetn_d_reg[0] ;
  wire \n_0_aresetn_d_reg[1] ;
  wire \n_0_m_payload_i[0]_i_1__0 ;
  wire \n_0_m_payload_i[10]_i_1__0 ;
  wire \n_0_m_payload_i[11]_i_1__0 ;
  wire \n_0_m_payload_i[12]_i_1__0 ;
  wire \n_0_m_payload_i[13]_i_2 ;
  wire \n_0_m_payload_i[1]_i_1__0 ;
  wire \n_0_m_payload_i[2]_i_1__0 ;
  wire \n_0_m_payload_i[3]_i_1__0 ;
  wire \n_0_m_payload_i[4]_i_1__0 ;
  wire \n_0_m_payload_i[5]_i_1__0 ;
  wire \n_0_m_payload_i[6]_i_1__0 ;
  wire \n_0_m_payload_i[7]_i_1__0 ;
  wire \n_0_m_payload_i[8]_i_1__0 ;
  wire \n_0_m_payload_i[9]_i_1__0 ;
  wire n_0_m_valid_i_i_1__1;
  wire n_0_s_ready_i_i_1__1;
  wire \n_0_skid_buffer_reg[0] ;
  wire \n_0_skid_buffer_reg[10] ;
  wire \n_0_skid_buffer_reg[11] ;
  wire \n_0_skid_buffer_reg[12] ;
  wire \n_0_skid_buffer_reg[13] ;
  wire \n_0_skid_buffer_reg[1] ;
  wire \n_0_skid_buffer_reg[2] ;
  wire \n_0_skid_buffer_reg[3] ;
  wire \n_0_skid_buffer_reg[4] ;
  wire \n_0_skid_buffer_reg[5] ;
  wire \n_0_skid_buffer_reg[6] ;
  wire \n_0_skid_buffer_reg[7] ;
  wire \n_0_skid_buffer_reg[8] ;
  wire \n_0_skid_buffer_reg[9] ;
  wire [11:0]out;
  wire p_1_in;
  wire s_axi_bready;
  wire shandshake;
  wire si_rs_bvalid;

FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\n_0_aresetn_d_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_aresetn_d_reg[0] ),
        .Q(\n_0_aresetn_d_reg[1] ),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[0]_i_1__0 
       (.I0(I19[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[0] ),
        .O(\n_0_m_payload_i[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[10]_i_1__0 
       (.I0(out[8]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[10] ),
        .O(\n_0_m_payload_i[10]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[11]_i_1__0 
       (.I0(out[9]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[11] ),
        .O(\n_0_m_payload_i[11]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[12]_i_1__0 
       (.I0(out[10]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[12] ),
        .O(\n_0_m_payload_i[12]_i_1__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \m_payload_i[13]_i_1 
       (.I0(s_axi_bready),
        .I1(O1),
        .O(p_1_in));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[13]_i_2 
       (.I0(out[11]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[13] ),
        .O(\n_0_m_payload_i[13]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[1]_i_1__0 
       (.I0(I19[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[1] ),
        .O(\n_0_m_payload_i[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[2]_i_1__0 
       (.I0(out[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[2] ),
        .O(\n_0_m_payload_i[2]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[3]_i_1__0 
       (.I0(out[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[3] ),
        .O(\n_0_m_payload_i[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[4]_i_1__0 
       (.I0(out[2]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[4] ),
        .O(\n_0_m_payload_i[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[5]_i_1__0 
       (.I0(out[3]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[5] ),
        .O(\n_0_m_payload_i[5]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[6]_i_1__0 
       (.I0(out[4]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[6] ),
        .O(\n_0_m_payload_i[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[7]_i_1__0 
       (.I0(out[5]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[7] ),
        .O(\n_0_m_payload_i[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[8]_i_1__0 
       (.I0(out[6]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[8] ),
        .O(\n_0_m_payload_i[8]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[9]_i_1__0 
       (.I0(out[7]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[9] ),
        .O(\n_0_m_payload_i[9]_i_1__0 ));
FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[0]_i_1__0 ),
        .Q(O36[0]),
        .R(1'b0));
FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[10]_i_1__0 ),
        .Q(O36[10]),
        .R(1'b0));
FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[11]_i_1__0 ),
        .Q(O36[11]),
        .R(1'b0));
FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[12]_i_1__0 ),
        .Q(O36[12]),
        .R(1'b0));
FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[13]_i_2 ),
        .Q(O36[13]),
        .R(1'b0));
FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[1]_i_1__0 ),
        .Q(O36[1]),
        .R(1'b0));
FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[2]_i_1__0 ),
        .Q(O36[2]),
        .R(1'b0));
FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[3]_i_1__0 ),
        .Q(O36[3]),
        .R(1'b0));
FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[4]_i_1__0 ),
        .Q(O36[4]),
        .R(1'b0));
FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[5]_i_1__0 ),
        .Q(O36[5]),
        .R(1'b0));
FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[6]_i_1__0 ),
        .Q(O36[6]),
        .R(1'b0));
FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[7]_i_1__0 ),
        .Q(O36[7]),
        .R(1'b0));
FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[8]_i_1__0 ),
        .Q(O36[8]),
        .R(1'b0));
FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[9]_i_1__0 ),
        .Q(O36[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hA2A2AAA2)) 
     m_valid_i_i_1__1
       (.I0(\n_0_aresetn_d_reg[1] ),
        .I1(O2),
        .I2(si_rs_bvalid),
        .I3(O1),
        .I4(s_axi_bready),
        .O(n_0_m_valid_i_i_1__1));
FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_m_valid_i_i_1__1),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT5 #(
    .INIT(32'hA2A2AAA2)) 
     s_ready_i_i_1__1
       (.I0(\n_0_aresetn_d_reg[0] ),
        .I1(O1),
        .I2(s_axi_bready),
        .I3(O2),
        .I4(si_rs_bvalid),
        .O(n_0_s_ready_i_i_1__1));
FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1__1),
        .Q(O2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT2 #(
    .INIT(4'h8)) 
     shandshake_r_i_1
       (.I0(O2),
        .I1(si_rs_bvalid),
        .O(shandshake));
FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(O2),
        .D(I19[0]),
        .Q(\n_0_skid_buffer_reg[0] ),
        .R(1'b0));
FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(O2),
        .D(out[8]),
        .Q(\n_0_skid_buffer_reg[10] ),
        .R(1'b0));
FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(O2),
        .D(out[9]),
        .Q(\n_0_skid_buffer_reg[11] ),
        .R(1'b0));
FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(O2),
        .D(out[10]),
        .Q(\n_0_skid_buffer_reg[12] ),
        .R(1'b0));
FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(O2),
        .D(out[11]),
        .Q(\n_0_skid_buffer_reg[13] ),
        .R(1'b0));
FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(O2),
        .D(I19[1]),
        .Q(\n_0_skid_buffer_reg[1] ),
        .R(1'b0));
FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(O2),
        .D(out[0]),
        .Q(\n_0_skid_buffer_reg[2] ),
        .R(1'b0));
FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(O2),
        .D(out[1]),
        .Q(\n_0_skid_buffer_reg[3] ),
        .R(1'b0));
FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(O2),
        .D(out[2]),
        .Q(\n_0_skid_buffer_reg[4] ),
        .R(1'b0));
FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(O2),
        .D(out[3]),
        .Q(\n_0_skid_buffer_reg[5] ),
        .R(1'b0));
FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(O2),
        .D(out[4]),
        .Q(\n_0_skid_buffer_reg[6] ),
        .R(1'b0));
FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(O2),
        .D(out[5]),
        .Q(\n_0_skid_buffer_reg[7] ),
        .R(1'b0));
FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(O2),
        .D(out[6]),
        .Q(\n_0_skid_buffer_reg[8] ),
        .R(1'b0));
FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(O2),
        .D(out[7]),
        .Q(\n_0_skid_buffer_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized10
   (O1,
    O2,
    mi_armaxissuing283_out,
    Q,
    aclk,
    p_18_in,
    s_axi_rready,
    chosen_0,
    p_20_in,
    O6,
    SR,
    E);
  output O1;
  output O2;
  output mi_armaxissuing283_out;
  output [14:0]Q;
  input aclk;
  input p_18_in;
  input [0:0]s_axi_rready;
  input [0:0]chosen_0;
  input p_20_in;
  input [11:0]O6;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]E;
  wire O1;
  wire O2;
  wire [11:0]O6;
  wire [14:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]chosen_0;
  wire mi_armaxissuing283_out;
  wire \n_0_aresetn_d_reg[0] ;
  wire \n_0_aresetn_d_reg[1] ;
  wire n_0_m_valid_i_i_1__4;
  wire n_0_s_ready_i_i_1__4;
  wire \n_0_skid_buffer[32]_i_1 ;
  wire \n_0_skid_buffer[33]_i_1 ;
  wire \n_0_skid_buffer_reg[32] ;
  wire \n_0_skid_buffer_reg[33] ;
  wire \n_0_skid_buffer_reg[34] ;
  wire \n_0_skid_buffer_reg[35] ;
  wire \n_0_skid_buffer_reg[36] ;
  wire \n_0_skid_buffer_reg[37] ;
  wire \n_0_skid_buffer_reg[38] ;
  wire \n_0_skid_buffer_reg[39] ;
  wire \n_0_skid_buffer_reg[40] ;
  wire \n_0_skid_buffer_reg[41] ;
  wire \n_0_skid_buffer_reg[42] ;
  wire \n_0_skid_buffer_reg[43] ;
  wire \n_0_skid_buffer_reg[44] ;
  wire \n_0_skid_buffer_reg[45] ;
  wire \n_0_skid_buffer_reg[46] ;
  wire p_18_in;
  wire p_20_in;
  wire [0:0]s_axi_rready;
  wire [46:34]skid_buffer;

FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\n_0_aresetn_d_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_aresetn_d_reg[0] ),
        .Q(\n_0_aresetn_d_reg[1] ),
        .R(SR));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_master_slots[2].r_issuing_cnt[16]_i_2 
       (.I0(Q[2]),
        .I1(s_axi_rready),
        .I2(O1),
        .I3(chosen_0),
        .O(mi_armaxissuing283_out));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[34]_i_1 
       (.I0(p_20_in),
        .I1(\n_0_skid_buffer_reg[34] ),
        .I2(O2),
        .O(skid_buffer[34]));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[35]_i_1 
       (.I0(O6[0]),
        .I1(\n_0_skid_buffer_reg[35] ),
        .I2(O2),
        .O(skid_buffer[35]));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[36]_i_1 
       (.I0(O6[1]),
        .I1(\n_0_skid_buffer_reg[36] ),
        .I2(O2),
        .O(skid_buffer[36]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[37]_i_1 
       (.I0(O6[2]),
        .I1(\n_0_skid_buffer_reg[37] ),
        .I2(O2),
        .O(skid_buffer[37]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[38]_i_1 
       (.I0(O6[3]),
        .I1(\n_0_skid_buffer_reg[38] ),
        .I2(O2),
        .O(skid_buffer[38]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[39]_i_1 
       (.I0(O6[4]),
        .I1(\n_0_skid_buffer_reg[39] ),
        .I2(O2),
        .O(skid_buffer[39]));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[40]_i_1 
       (.I0(O6[5]),
        .I1(\n_0_skid_buffer_reg[40] ),
        .I2(O2),
        .O(skid_buffer[40]));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[41]_i_1 
       (.I0(O6[6]),
        .I1(\n_0_skid_buffer_reg[41] ),
        .I2(O2),
        .O(skid_buffer[41]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[42]_i_1 
       (.I0(O6[7]),
        .I1(\n_0_skid_buffer_reg[42] ),
        .I2(O2),
        .O(skid_buffer[42]));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[43]_i_1 
       (.I0(O6[8]),
        .I1(\n_0_skid_buffer_reg[43] ),
        .I2(O2),
        .O(skid_buffer[43]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[44]_i_1 
       (.I0(O6[9]),
        .I1(\n_0_skid_buffer_reg[44] ),
        .I2(O2),
        .O(skid_buffer[44]));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[45]_i_1 
       (.I0(O6[10]),
        .I1(\n_0_skid_buffer_reg[45] ),
        .I2(O2),
        .O(skid_buffer[45]));
LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[46]_i_2 
       (.I0(O6[11]),
        .I1(\n_0_skid_buffer_reg[46] ),
        .I2(O2),
        .O(skid_buffer[46]));
FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(\n_0_skid_buffer[32]_i_1 ),
        .Q(Q[0]),
        .R(1'b0));
FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(\n_0_skid_buffer[33]_i_1 ),
        .Q(Q[1]),
        .R(1'b0));
FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(Q[3]),
        .R(1'b0));
FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(Q[4]),
        .R(1'b0));
FDRE \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[37]),
        .Q(Q[5]),
        .R(1'b0));
FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(Q[6]),
        .R(1'b0));
FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(Q[7]),
        .R(1'b0));
FDRE \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[40]),
        .Q(Q[8]),
        .R(1'b0));
FDRE \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[41]),
        .Q(Q[9]),
        .R(1'b0));
FDRE \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[42]),
        .Q(Q[10]),
        .R(1'b0));
FDRE \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[43]),
        .Q(Q[11]),
        .R(1'b0));
FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(Q[12]),
        .R(1'b0));
FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(Q[13]),
        .R(1'b0));
FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(Q[14]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8A88AA88AAAAAAAA)) 
     m_valid_i_i_1__4
       (.I0(\n_0_aresetn_d_reg[1] ),
        .I1(p_18_in),
        .I2(s_axi_rready),
        .I3(O1),
        .I4(chosen_0),
        .I5(O2),
        .O(n_0_m_valid_i_i_1__4));
FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_m_valid_i_i_1__4),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAA080808AAAAAAAA)) 
     s_ready_i_i_1__4
       (.I0(\n_0_aresetn_d_reg[0] ),
        .I1(O2),
        .I2(p_18_in),
        .I3(chosen_0),
        .I4(s_axi_rready),
        .I5(O1),
        .O(n_0_s_ready_i_i_1__4));
FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1__4),
        .Q(O2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \skid_buffer[32]_i_1 
       (.I0(\n_0_skid_buffer_reg[32] ),
        .I1(O2),
        .O(\n_0_skid_buffer[32]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \skid_buffer[33]_i_1 
       (.I0(\n_0_skid_buffer_reg[33] ),
        .I1(O2),
        .O(\n_0_skid_buffer[33]_i_1 ));
FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_skid_buffer[32]_i_1 ),
        .Q(\n_0_skid_buffer_reg[32] ),
        .R(1'b0));
FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_skid_buffer[33]_i_1 ),
        .Q(\n_0_skid_buffer_reg[33] ),
        .R(1'b0));
FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(O2),
        .D(p_20_in),
        .Q(\n_0_skid_buffer_reg[34] ),
        .R(1'b0));
FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(O2),
        .D(O6[0]),
        .Q(\n_0_skid_buffer_reg[35] ),
        .R(1'b0));
FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(O2),
        .D(O6[1]),
        .Q(\n_0_skid_buffer_reg[36] ),
        .R(1'b0));
FDRE \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(O2),
        .D(O6[2]),
        .Q(\n_0_skid_buffer_reg[37] ),
        .R(1'b0));
FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(O2),
        .D(O6[3]),
        .Q(\n_0_skid_buffer_reg[38] ),
        .R(1'b0));
FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(O2),
        .D(O6[4]),
        .Q(\n_0_skid_buffer_reg[39] ),
        .R(1'b0));
FDRE \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(O2),
        .D(O6[5]),
        .Q(\n_0_skid_buffer_reg[40] ),
        .R(1'b0));
FDRE \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(O2),
        .D(O6[6]),
        .Q(\n_0_skid_buffer_reg[41] ),
        .R(1'b0));
FDRE \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(O2),
        .D(O6[7]),
        .Q(\n_0_skid_buffer_reg[42] ),
        .R(1'b0));
FDRE \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(O2),
        .D(O6[8]),
        .Q(\n_0_skid_buffer_reg[43] ),
        .R(1'b0));
FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(O2),
        .D(O6[9]),
        .Q(\n_0_skid_buffer_reg[44] ),
        .R(1'b0));
FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(O2),
        .D(O6[10]),
        .Q(\n_0_skid_buffer_reg[45] ),
        .R(1'b0));
FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(O2),
        .D(O6[11]),
        .Q(\n_0_skid_buffer_reg[46] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized10_73
   (O1,
    O2,
    valid_qual_i0,
    O4,
    Q,
    s_axi_rdata,
    mi_armaxissuing279_out,
    aclk,
    m_axi_rvalid,
    s_axi_rready,
    chosen_1,
    mi_armaxissuing283_out,
    p_17_in,
    TARGET_HOT_I,
    target_mi_enc,
    I4,
    I5,
    I6,
    I7,
    I8,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rid,
    SR,
    E);
  output O1;
  output O2;
  output valid_qual_i0;
  output O4;
  output [14:0]Q;
  output [31:0]s_axi_rdata;
  output mi_armaxissuing279_out;
  input aclk;
  input [0:0]m_axi_rvalid;
  input [0:0]s_axi_rready;
  input [1:0]chosen_1;
  input mi_armaxissuing283_out;
  input p_17_in;
  input [0:0]TARGET_HOT_I;
  input target_mi_enc;
  input [0:0]I4;
  input [32:0]I5;
  input [0:0]I6;
  input I7;
  input I8;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_rlast;
  input [11:0]m_axi_rid;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]I4;
  wire [32:0]I5;
  wire [0:0]I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O4;
  wire [14:0]Q;
  wire [0:0]SR;
  wire [0:0]TARGET_HOT_I;
  wire aclk;
  wire [1:0]chosen_1;
  wire [31:0]m_axi_rdata;
  wire [11:0]m_axi_rid;
  wire [0:0]m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_rvalid;
  wire [1:1]mi_armaxissuing;
  wire mi_armaxissuing279_out;
  wire mi_armaxissuing283_out;
  wire \n_0_aresetn_d_reg[0] ;
  wire \n_0_aresetn_d_reg[1] ;
  wire n_0_m_valid_i_i_1__3;
  wire n_0_s_ready_i_i_1__3;
  wire \n_0_skid_buffer_reg[0] ;
  wire \n_0_skid_buffer_reg[10] ;
  wire \n_0_skid_buffer_reg[11] ;
  wire \n_0_skid_buffer_reg[12] ;
  wire \n_0_skid_buffer_reg[13] ;
  wire \n_0_skid_buffer_reg[14] ;
  wire \n_0_skid_buffer_reg[15] ;
  wire \n_0_skid_buffer_reg[16] ;
  wire \n_0_skid_buffer_reg[17] ;
  wire \n_0_skid_buffer_reg[18] ;
  wire \n_0_skid_buffer_reg[19] ;
  wire \n_0_skid_buffer_reg[1] ;
  wire \n_0_skid_buffer_reg[20] ;
  wire \n_0_skid_buffer_reg[21] ;
  wire \n_0_skid_buffer_reg[22] ;
  wire \n_0_skid_buffer_reg[23] ;
  wire \n_0_skid_buffer_reg[24] ;
  wire \n_0_skid_buffer_reg[25] ;
  wire \n_0_skid_buffer_reg[26] ;
  wire \n_0_skid_buffer_reg[27] ;
  wire \n_0_skid_buffer_reg[28] ;
  wire \n_0_skid_buffer_reg[29] ;
  wire \n_0_skid_buffer_reg[2] ;
  wire \n_0_skid_buffer_reg[30] ;
  wire \n_0_skid_buffer_reg[31] ;
  wire \n_0_skid_buffer_reg[32] ;
  wire \n_0_skid_buffer_reg[33] ;
  wire \n_0_skid_buffer_reg[34] ;
  wire \n_0_skid_buffer_reg[35] ;
  wire \n_0_skid_buffer_reg[36] ;
  wire \n_0_skid_buffer_reg[37] ;
  wire \n_0_skid_buffer_reg[38] ;
  wire \n_0_skid_buffer_reg[39] ;
  wire \n_0_skid_buffer_reg[3] ;
  wire \n_0_skid_buffer_reg[40] ;
  wire \n_0_skid_buffer_reg[41] ;
  wire \n_0_skid_buffer_reg[42] ;
  wire \n_0_skid_buffer_reg[43] ;
  wire \n_0_skid_buffer_reg[44] ;
  wire \n_0_skid_buffer_reg[45] ;
  wire \n_0_skid_buffer_reg[46] ;
  wire \n_0_skid_buffer_reg[4] ;
  wire \n_0_skid_buffer_reg[5] ;
  wire \n_0_skid_buffer_reg[6] ;
  wire \n_0_skid_buffer_reg[7] ;
  wire \n_0_skid_buffer_reg[8] ;
  wire \n_0_skid_buffer_reg[9] ;
  wire p_17_in;
  wire [31:0]p_58_out;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [46:0]skid_buffer;
  wire target_mi_enc;
  wire valid_qual_i0;

FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\n_0_aresetn_d_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_aresetn_d_reg[0] ),
        .Q(\n_0_aresetn_d_reg[1] ),
        .R(SR));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_master_slots[1].r_issuing_cnt[9]_i_2 
       (.I0(Q[2]),
        .I1(s_axi_rready),
        .I2(O1),
        .I3(chosen_1[0]),
        .O(mi_armaxissuing279_out));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \gen_multi_thread.accept_cnt[3]_i_4 
       (.I0(Q[2]),
        .I1(I5[32]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(O4));
LUT6 #(
    .INIT(64'h555500CFFF55FFCF)) 
     \gen_no_arbiter.s_ready_i[0]_i_12 
       (.I0(mi_armaxissuing),
        .I1(mi_armaxissuing283_out),
        .I2(p_17_in),
        .I3(TARGET_HOT_I),
        .I4(target_mi_enc),
        .I5(I4),
        .O(valid_qual_i0));
LUT6 #(
    .INIT(64'h000000002AAAAAAA)) 
     \gen_no_arbiter.s_ready_i[0]_i_14 
       (.I0(I7),
        .I1(Q[2]),
        .I2(s_axi_rready),
        .I3(O1),
        .I4(chosen_1[0]),
        .I5(I8),
        .O(mi_armaxissuing));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[0]_i_1__0 
       (.I0(m_axi_rdata[0]),
        .I1(\n_0_skid_buffer_reg[0] ),
        .I2(O2),
        .O(skid_buffer[0]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[10]_i_1__0 
       (.I0(m_axi_rdata[10]),
        .I1(\n_0_skid_buffer_reg[10] ),
        .I2(O2),
        .O(skid_buffer[10]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[11]_i_1__0 
       (.I0(m_axi_rdata[11]),
        .I1(\n_0_skid_buffer_reg[11] ),
        .I2(O2),
        .O(skid_buffer[11]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[12]_i_1__0 
       (.I0(m_axi_rdata[12]),
        .I1(\n_0_skid_buffer_reg[12] ),
        .I2(O2),
        .O(skid_buffer[12]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[13]_i_1__3 
       (.I0(m_axi_rdata[13]),
        .I1(\n_0_skid_buffer_reg[13] ),
        .I2(O2),
        .O(skid_buffer[13]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[14]_i_1__0 
       (.I0(m_axi_rdata[14]),
        .I1(\n_0_skid_buffer_reg[14] ),
        .I2(O2),
        .O(skid_buffer[14]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[15]_i_1__0 
       (.I0(m_axi_rdata[15]),
        .I1(\n_0_skid_buffer_reg[15] ),
        .I2(O2),
        .O(skid_buffer[15]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[16]_i_1__0 
       (.I0(m_axi_rdata[16]),
        .I1(\n_0_skid_buffer_reg[16] ),
        .I2(O2),
        .O(skid_buffer[16]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[17]_i_1__0 
       (.I0(m_axi_rdata[17]),
        .I1(\n_0_skid_buffer_reg[17] ),
        .I2(O2),
        .O(skid_buffer[17]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[18]_i_1__0 
       (.I0(m_axi_rdata[18]),
        .I1(\n_0_skid_buffer_reg[18] ),
        .I2(O2),
        .O(skid_buffer[18]));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[19]_i_1__0 
       (.I0(m_axi_rdata[19]),
        .I1(\n_0_skid_buffer_reg[19] ),
        .I2(O2),
        .O(skid_buffer[19]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[1]_i_1__0 
       (.I0(m_axi_rdata[1]),
        .I1(\n_0_skid_buffer_reg[1] ),
        .I2(O2),
        .O(skid_buffer[1]));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[20]_i_1__0 
       (.I0(m_axi_rdata[20]),
        .I1(\n_0_skid_buffer_reg[20] ),
        .I2(O2),
        .O(skid_buffer[20]));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[21]_i_1__0 
       (.I0(m_axi_rdata[21]),
        .I1(\n_0_skid_buffer_reg[21] ),
        .I2(O2),
        .O(skid_buffer[21]));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[22]_i_1__0 
       (.I0(m_axi_rdata[22]),
        .I1(\n_0_skid_buffer_reg[22] ),
        .I2(O2),
        .O(skid_buffer[22]));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[23]_i_1__0 
       (.I0(m_axi_rdata[23]),
        .I1(\n_0_skid_buffer_reg[23] ),
        .I2(O2),
        .O(skid_buffer[23]));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[24]_i_1__0 
       (.I0(m_axi_rdata[24]),
        .I1(\n_0_skid_buffer_reg[24] ),
        .I2(O2),
        .O(skid_buffer[24]));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[25]_i_1__0 
       (.I0(m_axi_rdata[25]),
        .I1(\n_0_skid_buffer_reg[25] ),
        .I2(O2),
        .O(skid_buffer[25]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[26]_i_1__0 
       (.I0(m_axi_rdata[26]),
        .I1(\n_0_skid_buffer_reg[26] ),
        .I2(O2),
        .O(skid_buffer[26]));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[27]_i_1__0 
       (.I0(m_axi_rdata[27]),
        .I1(\n_0_skid_buffer_reg[27] ),
        .I2(O2),
        .O(skid_buffer[27]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[28]_i_1__0 
       (.I0(m_axi_rdata[28]),
        .I1(\n_0_skid_buffer_reg[28] ),
        .I2(O2),
        .O(skid_buffer[28]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[29]_i_1__0 
       (.I0(m_axi_rdata[29]),
        .I1(\n_0_skid_buffer_reg[29] ),
        .I2(O2),
        .O(skid_buffer[29]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[2]_i_1__0 
       (.I0(m_axi_rdata[2]),
        .I1(\n_0_skid_buffer_reg[2] ),
        .I2(O2),
        .O(skid_buffer[2]));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[30]_i_1__0 
       (.I0(m_axi_rdata[30]),
        .I1(\n_0_skid_buffer_reg[30] ),
        .I2(O2),
        .O(skid_buffer[30]));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[31]_i_1__0 
       (.I0(m_axi_rdata[31]),
        .I1(\n_0_skid_buffer_reg[31] ),
        .I2(O2),
        .O(skid_buffer[31]));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[32]_i_1__0 
       (.I0(m_axi_rresp[0]),
        .I1(\n_0_skid_buffer_reg[32] ),
        .I2(O2),
        .O(skid_buffer[32]));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[33]_i_1__0 
       (.I0(m_axi_rresp[1]),
        .I1(\n_0_skid_buffer_reg[33] ),
        .I2(O2),
        .O(skid_buffer[33]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[34]_i_1__1 
       (.I0(m_axi_rlast),
        .I1(\n_0_skid_buffer_reg[34] ),
        .I2(O2),
        .O(skid_buffer[34]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[35]_i_1__1 
       (.I0(m_axi_rid[0]),
        .I1(\n_0_skid_buffer_reg[35] ),
        .I2(O2),
        .O(skid_buffer[35]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[36]_i_1__1 
       (.I0(m_axi_rid[1]),
        .I1(\n_0_skid_buffer_reg[36] ),
        .I2(O2),
        .O(skid_buffer[36]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[37]_i_1__1 
       (.I0(m_axi_rid[2]),
        .I1(\n_0_skid_buffer_reg[37] ),
        .I2(O2),
        .O(skid_buffer[37]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[38]_i_1__1 
       (.I0(m_axi_rid[3]),
        .I1(\n_0_skid_buffer_reg[38] ),
        .I2(O2),
        .O(skid_buffer[38]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[39]_i_1__1 
       (.I0(m_axi_rid[4]),
        .I1(\n_0_skid_buffer_reg[39] ),
        .I2(O2),
        .O(skid_buffer[39]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[3]_i_1__0 
       (.I0(m_axi_rdata[3]),
        .I1(\n_0_skid_buffer_reg[3] ),
        .I2(O2),
        .O(skid_buffer[3]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[40]_i_1__1 
       (.I0(m_axi_rid[5]),
        .I1(\n_0_skid_buffer_reg[40] ),
        .I2(O2),
        .O(skid_buffer[40]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[41]_i_1__1 
       (.I0(m_axi_rid[6]),
        .I1(\n_0_skid_buffer_reg[41] ),
        .I2(O2),
        .O(skid_buffer[41]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[42]_i_1__1 
       (.I0(m_axi_rid[7]),
        .I1(\n_0_skid_buffer_reg[42] ),
        .I2(O2),
        .O(skid_buffer[42]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[43]_i_1__1 
       (.I0(m_axi_rid[8]),
        .I1(\n_0_skid_buffer_reg[43] ),
        .I2(O2),
        .O(skid_buffer[43]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[44]_i_1__1 
       (.I0(m_axi_rid[9]),
        .I1(\n_0_skid_buffer_reg[44] ),
        .I2(O2),
        .O(skid_buffer[44]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[45]_i_1__1 
       (.I0(m_axi_rid[10]),
        .I1(\n_0_skid_buffer_reg[45] ),
        .I2(O2),
        .O(skid_buffer[45]));
LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[46]_i_2__1 
       (.I0(m_axi_rid[11]),
        .I1(\n_0_skid_buffer_reg[46] ),
        .I2(O2),
        .O(skid_buffer[46]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[4]_i_1__0 
       (.I0(m_axi_rdata[4]),
        .I1(\n_0_skid_buffer_reg[4] ),
        .I2(O2),
        .O(skid_buffer[4]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[5]_i_1__0 
       (.I0(m_axi_rdata[5]),
        .I1(\n_0_skid_buffer_reg[5] ),
        .I2(O2),
        .O(skid_buffer[5]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[6]_i_1__0 
       (.I0(m_axi_rdata[6]),
        .I1(\n_0_skid_buffer_reg[6] ),
        .I2(O2),
        .O(skid_buffer[6]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[7]_i_1__0 
       (.I0(m_axi_rdata[7]),
        .I1(\n_0_skid_buffer_reg[7] ),
        .I2(O2),
        .O(skid_buffer[7]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[8]_i_1__0 
       (.I0(m_axi_rdata[8]),
        .I1(\n_0_skid_buffer_reg[8] ),
        .I2(O2),
        .O(skid_buffer[8]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[9]_i_1__0 
       (.I0(m_axi_rdata[9]),
        .I1(\n_0_skid_buffer_reg[9] ),
        .I2(O2),
        .O(skid_buffer[9]));
FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(p_58_out[0]),
        .R(1'b0));
FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(p_58_out[10]),
        .R(1'b0));
FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(p_58_out[11]),
        .R(1'b0));
FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(p_58_out[12]),
        .R(1'b0));
FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(p_58_out[13]),
        .R(1'b0));
FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(p_58_out[14]),
        .R(1'b0));
FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(p_58_out[15]),
        .R(1'b0));
FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(p_58_out[16]),
        .R(1'b0));
FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(p_58_out[17]),
        .R(1'b0));
FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(p_58_out[18]),
        .R(1'b0));
FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(p_58_out[19]),
        .R(1'b0));
FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(p_58_out[1]),
        .R(1'b0));
FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(p_58_out[20]),
        .R(1'b0));
FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(p_58_out[21]),
        .R(1'b0));
FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(p_58_out[22]),
        .R(1'b0));
FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(p_58_out[23]),
        .R(1'b0));
FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(p_58_out[24]),
        .R(1'b0));
FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(p_58_out[25]),
        .R(1'b0));
FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(p_58_out[26]),
        .R(1'b0));
FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(p_58_out[27]),
        .R(1'b0));
FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(p_58_out[28]),
        .R(1'b0));
FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(p_58_out[29]),
        .R(1'b0));
FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(p_58_out[2]),
        .R(1'b0));
FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(p_58_out[30]),
        .R(1'b0));
FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(p_58_out[31]),
        .R(1'b0));
FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(Q[3]),
        .R(1'b0));
FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(Q[4]),
        .R(1'b0));
FDRE \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[37]),
        .Q(Q[5]),
        .R(1'b0));
FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(Q[6]),
        .R(1'b0));
FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(Q[7]),
        .R(1'b0));
FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(p_58_out[3]),
        .R(1'b0));
FDRE \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[40]),
        .Q(Q[8]),
        .R(1'b0));
FDRE \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[41]),
        .Q(Q[9]),
        .R(1'b0));
FDRE \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[42]),
        .Q(Q[10]),
        .R(1'b0));
FDRE \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[43]),
        .Q(Q[11]),
        .R(1'b0));
FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(Q[12]),
        .R(1'b0));
FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(Q[13]),
        .R(1'b0));
FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(Q[14]),
        .R(1'b0));
FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(p_58_out[4]),
        .R(1'b0));
FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(p_58_out[5]),
        .R(1'b0));
FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(p_58_out[6]),
        .R(1'b0));
FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(p_58_out[7]),
        .R(1'b0));
FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(p_58_out[8]),
        .R(1'b0));
FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(p_58_out[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8A88AA88AAAAAAAA)) 
     m_valid_i_i_1__3
       (.I0(\n_0_aresetn_d_reg[1] ),
        .I1(m_axi_rvalid),
        .I2(s_axi_rready),
        .I3(O1),
        .I4(chosen_1[0]),
        .I5(O2),
        .O(n_0_m_valid_i_i_1__3));
FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_m_valid_i_i_1__3),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[0]_INST_0 
       (.I0(p_58_out[0]),
        .I1(I5[0]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[0]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[10]_INST_0 
       (.I0(p_58_out[10]),
        .I1(I5[10]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[10]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[11]_INST_0 
       (.I0(p_58_out[11]),
        .I1(I5[11]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[11]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[12]_INST_0 
       (.I0(p_58_out[12]),
        .I1(I5[12]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[12]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[13]_INST_0 
       (.I0(p_58_out[13]),
        .I1(I5[13]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[13]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[14]_INST_0 
       (.I0(p_58_out[14]),
        .I1(I5[14]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[14]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[15]_INST_0 
       (.I0(p_58_out[15]),
        .I1(I5[15]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[15]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[16]_INST_0 
       (.I0(p_58_out[16]),
        .I1(I5[16]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[16]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[17]_INST_0 
       (.I0(p_58_out[17]),
        .I1(I5[17]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[17]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[18]_INST_0 
       (.I0(p_58_out[18]),
        .I1(I5[18]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[18]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[19]_INST_0 
       (.I0(p_58_out[19]),
        .I1(I5[19]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[19]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[1]_INST_0 
       (.I0(p_58_out[1]),
        .I1(I5[1]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[1]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[20]_INST_0 
       (.I0(p_58_out[20]),
        .I1(I5[20]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[20]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[21]_INST_0 
       (.I0(p_58_out[21]),
        .I1(I5[21]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[21]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[22]_INST_0 
       (.I0(p_58_out[22]),
        .I1(I5[22]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[22]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[23]_INST_0 
       (.I0(p_58_out[23]),
        .I1(I5[23]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[23]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[24]_INST_0 
       (.I0(p_58_out[24]),
        .I1(I5[24]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[24]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[25]_INST_0 
       (.I0(p_58_out[25]),
        .I1(I5[25]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[25]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[26]_INST_0 
       (.I0(p_58_out[26]),
        .I1(I5[26]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[26]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[27]_INST_0 
       (.I0(p_58_out[27]),
        .I1(I5[27]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[27]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[28]_INST_0 
       (.I0(p_58_out[28]),
        .I1(I5[28]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[28]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[29]_INST_0 
       (.I0(p_58_out[29]),
        .I1(I5[29]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[29]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[2]_INST_0 
       (.I0(p_58_out[2]),
        .I1(I5[2]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[2]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[30]_INST_0 
       (.I0(p_58_out[30]),
        .I1(I5[30]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[30]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[31]_INST_0 
       (.I0(p_58_out[31]),
        .I1(I5[31]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[31]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[3]_INST_0 
       (.I0(p_58_out[3]),
        .I1(I5[3]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[3]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[4]_INST_0 
       (.I0(p_58_out[4]),
        .I1(I5[4]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[4]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[5]_INST_0 
       (.I0(p_58_out[5]),
        .I1(I5[5]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[5]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[6]_INST_0 
       (.I0(p_58_out[6]),
        .I1(I5[6]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[6]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[7]_INST_0 
       (.I0(p_58_out[7]),
        .I1(I5[7]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[7]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[8]_INST_0 
       (.I0(p_58_out[8]),
        .I1(I5[8]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[8]));
LUT6 #(
    .INIT(64'h0000ACCCACCCACCC)) 
     \s_axi_rdata[9]_INST_0 
       (.I0(p_58_out[9]),
        .I1(I5[9]),
        .I2(O1),
        .I3(chosen_1[0]),
        .I4(I6),
        .I5(chosen_1[1]),
        .O(s_axi_rdata[9]));
LUT6 #(
    .INIT(64'hAA080808AAAAAAAA)) 
     s_ready_i_i_1__3
       (.I0(\n_0_aresetn_d_reg[0] ),
        .I1(O2),
        .I2(m_axi_rvalid),
        .I3(chosen_1[0]),
        .I4(s_axi_rready),
        .I5(O1),
        .O(n_0_s_ready_i_i_1__3));
FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1__3),
        .Q(O2),
        .R(1'b0));
FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[0]),
        .Q(\n_0_skid_buffer_reg[0] ),
        .R(1'b0));
FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[10]),
        .Q(\n_0_skid_buffer_reg[10] ),
        .R(1'b0));
FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[11]),
        .Q(\n_0_skid_buffer_reg[11] ),
        .R(1'b0));
FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[12]),
        .Q(\n_0_skid_buffer_reg[12] ),
        .R(1'b0));
FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[13]),
        .Q(\n_0_skid_buffer_reg[13] ),
        .R(1'b0));
FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[14]),
        .Q(\n_0_skid_buffer_reg[14] ),
        .R(1'b0));
FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[15]),
        .Q(\n_0_skid_buffer_reg[15] ),
        .R(1'b0));
FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[16]),
        .Q(\n_0_skid_buffer_reg[16] ),
        .R(1'b0));
FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[17]),
        .Q(\n_0_skid_buffer_reg[17] ),
        .R(1'b0));
FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[18]),
        .Q(\n_0_skid_buffer_reg[18] ),
        .R(1'b0));
FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[19]),
        .Q(\n_0_skid_buffer_reg[19] ),
        .R(1'b0));
FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[1]),
        .Q(\n_0_skid_buffer_reg[1] ),
        .R(1'b0));
FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[20]),
        .Q(\n_0_skid_buffer_reg[20] ),
        .R(1'b0));
FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[21]),
        .Q(\n_0_skid_buffer_reg[21] ),
        .R(1'b0));
FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[22]),
        .Q(\n_0_skid_buffer_reg[22] ),
        .R(1'b0));
FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[23]),
        .Q(\n_0_skid_buffer_reg[23] ),
        .R(1'b0));
FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[24]),
        .Q(\n_0_skid_buffer_reg[24] ),
        .R(1'b0));
FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[25]),
        .Q(\n_0_skid_buffer_reg[25] ),
        .R(1'b0));
FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[26]),
        .Q(\n_0_skid_buffer_reg[26] ),
        .R(1'b0));
FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[27]),
        .Q(\n_0_skid_buffer_reg[27] ),
        .R(1'b0));
FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[28]),
        .Q(\n_0_skid_buffer_reg[28] ),
        .R(1'b0));
FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[29]),
        .Q(\n_0_skid_buffer_reg[29] ),
        .R(1'b0));
FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[2]),
        .Q(\n_0_skid_buffer_reg[2] ),
        .R(1'b0));
FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[30]),
        .Q(\n_0_skid_buffer_reg[30] ),
        .R(1'b0));
FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[31]),
        .Q(\n_0_skid_buffer_reg[31] ),
        .R(1'b0));
FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rresp[0]),
        .Q(\n_0_skid_buffer_reg[32] ),
        .R(1'b0));
FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rresp[1]),
        .Q(\n_0_skid_buffer_reg[33] ),
        .R(1'b0));
FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rlast),
        .Q(\n_0_skid_buffer_reg[34] ),
        .R(1'b0));
FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[0]),
        .Q(\n_0_skid_buffer_reg[35] ),
        .R(1'b0));
FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[1]),
        .Q(\n_0_skid_buffer_reg[36] ),
        .R(1'b0));
FDRE \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[2]),
        .Q(\n_0_skid_buffer_reg[37] ),
        .R(1'b0));
FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[3]),
        .Q(\n_0_skid_buffer_reg[38] ),
        .R(1'b0));
FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[4]),
        .Q(\n_0_skid_buffer_reg[39] ),
        .R(1'b0));
FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[3]),
        .Q(\n_0_skid_buffer_reg[3] ),
        .R(1'b0));
FDRE \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[5]),
        .Q(\n_0_skid_buffer_reg[40] ),
        .R(1'b0));
FDRE \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[6]),
        .Q(\n_0_skid_buffer_reg[41] ),
        .R(1'b0));
FDRE \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[7]),
        .Q(\n_0_skid_buffer_reg[42] ),
        .R(1'b0));
FDRE \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[8]),
        .Q(\n_0_skid_buffer_reg[43] ),
        .R(1'b0));
FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[9]),
        .Q(\n_0_skid_buffer_reg[44] ),
        .R(1'b0));
FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[10]),
        .Q(\n_0_skid_buffer_reg[45] ),
        .R(1'b0));
FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[11]),
        .Q(\n_0_skid_buffer_reg[46] ),
        .R(1'b0));
FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[4]),
        .Q(\n_0_skid_buffer_reg[4] ),
        .R(1'b0));
FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[5]),
        .Q(\n_0_skid_buffer_reg[5] ),
        .R(1'b0));
FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[6]),
        .Q(\n_0_skid_buffer_reg[6] ),
        .R(1'b0));
FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[7]),
        .Q(\n_0_skid_buffer_reg[7] ),
        .R(1'b0));
FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[8]),
        .Q(\n_0_skid_buffer_reg[8] ),
        .R(1'b0));
FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[9]),
        .Q(\n_0_skid_buffer_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized10_75
   (O1,
    O2,
    mi_armaxissuing,
    Q,
    mi_armaxissuing2,
    aclk,
    m_axi_rvalid,
    s_axi_rready,
    chosen_1,
    I4,
    I5,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rid,
    SR,
    E);
  output O1;
  output O2;
  output [0:0]mi_armaxissuing;
  output [46:0]Q;
  output mi_armaxissuing2;
  input aclk;
  input [0:0]m_axi_rvalid;
  input [0:0]s_axi_rready;
  input [0:0]chosen_1;
  input I4;
  input I5;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_rlast;
  input [11:0]m_axi_rid;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]E;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [46:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]chosen_1;
  wire [31:0]m_axi_rdata;
  wire [11:0]m_axi_rid;
  wire [0:0]m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_rvalid;
  wire [0:0]mi_armaxissuing;
  wire mi_armaxissuing2;
  wire \n_0_aresetn_d_reg[0] ;
  wire \n_0_aresetn_d_reg[1] ;
  wire n_0_m_valid_i_i_1__2;
  wire n_0_s_ready_i_i_1__2;
  wire \n_0_skid_buffer_reg[0] ;
  wire \n_0_skid_buffer_reg[10] ;
  wire \n_0_skid_buffer_reg[11] ;
  wire \n_0_skid_buffer_reg[12] ;
  wire \n_0_skid_buffer_reg[13] ;
  wire \n_0_skid_buffer_reg[14] ;
  wire \n_0_skid_buffer_reg[15] ;
  wire \n_0_skid_buffer_reg[16] ;
  wire \n_0_skid_buffer_reg[17] ;
  wire \n_0_skid_buffer_reg[18] ;
  wire \n_0_skid_buffer_reg[19] ;
  wire \n_0_skid_buffer_reg[1] ;
  wire \n_0_skid_buffer_reg[20] ;
  wire \n_0_skid_buffer_reg[21] ;
  wire \n_0_skid_buffer_reg[22] ;
  wire \n_0_skid_buffer_reg[23] ;
  wire \n_0_skid_buffer_reg[24] ;
  wire \n_0_skid_buffer_reg[25] ;
  wire \n_0_skid_buffer_reg[26] ;
  wire \n_0_skid_buffer_reg[27] ;
  wire \n_0_skid_buffer_reg[28] ;
  wire \n_0_skid_buffer_reg[29] ;
  wire \n_0_skid_buffer_reg[2] ;
  wire \n_0_skid_buffer_reg[30] ;
  wire \n_0_skid_buffer_reg[31] ;
  wire \n_0_skid_buffer_reg[32] ;
  wire \n_0_skid_buffer_reg[33] ;
  wire \n_0_skid_buffer_reg[34] ;
  wire \n_0_skid_buffer_reg[35] ;
  wire \n_0_skid_buffer_reg[36] ;
  wire \n_0_skid_buffer_reg[37] ;
  wire \n_0_skid_buffer_reg[38] ;
  wire \n_0_skid_buffer_reg[39] ;
  wire \n_0_skid_buffer_reg[3] ;
  wire \n_0_skid_buffer_reg[40] ;
  wire \n_0_skid_buffer_reg[41] ;
  wire \n_0_skid_buffer_reg[42] ;
  wire \n_0_skid_buffer_reg[43] ;
  wire \n_0_skid_buffer_reg[44] ;
  wire \n_0_skid_buffer_reg[45] ;
  wire \n_0_skid_buffer_reg[46] ;
  wire \n_0_skid_buffer_reg[4] ;
  wire \n_0_skid_buffer_reg[5] ;
  wire \n_0_skid_buffer_reg[6] ;
  wire \n_0_skid_buffer_reg[7] ;
  wire \n_0_skid_buffer_reg[8] ;
  wire \n_0_skid_buffer_reg[9] ;
  wire [0:0]s_axi_rready;
  wire [46:0]skid_buffer;

FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\n_0_aresetn_d_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_aresetn_d_reg[0] ),
        .Q(\n_0_aresetn_d_reg[1] ),
        .R(SR));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_master_slots[0].r_issuing_cnt[1]_i_2 
       (.I0(Q[34]),
        .I1(s_axi_rready),
        .I2(O1),
        .I3(chosen_1),
        .O(mi_armaxissuing2));
LUT6 #(
    .INIT(64'h000000002AAAAAAA)) 
     \gen_no_arbiter.s_ready_i[0]_i_15 
       (.I0(I4),
        .I1(Q[34]),
        .I2(s_axi_rready),
        .I3(O1),
        .I4(chosen_1),
        .I5(I5),
        .O(mi_armaxissuing));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[0]_i_1 
       (.I0(m_axi_rdata[0]),
        .I1(\n_0_skid_buffer_reg[0] ),
        .I2(O2),
        .O(skid_buffer[0]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[10]_i_1 
       (.I0(m_axi_rdata[10]),
        .I1(\n_0_skid_buffer_reg[10] ),
        .I2(O2),
        .O(skid_buffer[10]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[11]_i_1 
       (.I0(m_axi_rdata[11]),
        .I1(\n_0_skid_buffer_reg[11] ),
        .I2(O2),
        .O(skid_buffer[11]));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[12]_i_1 
       (.I0(m_axi_rdata[12]),
        .I1(\n_0_skid_buffer_reg[12] ),
        .I2(O2),
        .O(skid_buffer[12]));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[13]_i_1__2 
       (.I0(m_axi_rdata[13]),
        .I1(\n_0_skid_buffer_reg[13] ),
        .I2(O2),
        .O(skid_buffer[13]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[14]_i_1 
       (.I0(m_axi_rdata[14]),
        .I1(\n_0_skid_buffer_reg[14] ),
        .I2(O2),
        .O(skid_buffer[14]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[15]_i_1 
       (.I0(m_axi_rdata[15]),
        .I1(\n_0_skid_buffer_reg[15] ),
        .I2(O2),
        .O(skid_buffer[15]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[16]_i_1 
       (.I0(m_axi_rdata[16]),
        .I1(\n_0_skid_buffer_reg[16] ),
        .I2(O2),
        .O(skid_buffer[16]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[17]_i_1 
       (.I0(m_axi_rdata[17]),
        .I1(\n_0_skid_buffer_reg[17] ),
        .I2(O2),
        .O(skid_buffer[17]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[18]_i_1 
       (.I0(m_axi_rdata[18]),
        .I1(\n_0_skid_buffer_reg[18] ),
        .I2(O2),
        .O(skid_buffer[18]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[19]_i_1 
       (.I0(m_axi_rdata[19]),
        .I1(\n_0_skid_buffer_reg[19] ),
        .I2(O2),
        .O(skid_buffer[19]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[1]_i_1 
       (.I0(m_axi_rdata[1]),
        .I1(\n_0_skid_buffer_reg[1] ),
        .I2(O2),
        .O(skid_buffer[1]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[20]_i_1 
       (.I0(m_axi_rdata[20]),
        .I1(\n_0_skid_buffer_reg[20] ),
        .I2(O2),
        .O(skid_buffer[20]));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[21]_i_1 
       (.I0(m_axi_rdata[21]),
        .I1(\n_0_skid_buffer_reg[21] ),
        .I2(O2),
        .O(skid_buffer[21]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[22]_i_1 
       (.I0(m_axi_rdata[22]),
        .I1(\n_0_skid_buffer_reg[22] ),
        .I2(O2),
        .O(skid_buffer[22]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[23]_i_1 
       (.I0(m_axi_rdata[23]),
        .I1(\n_0_skid_buffer_reg[23] ),
        .I2(O2),
        .O(skid_buffer[23]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[24]_i_1 
       (.I0(m_axi_rdata[24]),
        .I1(\n_0_skid_buffer_reg[24] ),
        .I2(O2),
        .O(skid_buffer[24]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[25]_i_1 
       (.I0(m_axi_rdata[25]),
        .I1(\n_0_skid_buffer_reg[25] ),
        .I2(O2),
        .O(skid_buffer[25]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[26]_i_1 
       (.I0(m_axi_rdata[26]),
        .I1(\n_0_skid_buffer_reg[26] ),
        .I2(O2),
        .O(skid_buffer[26]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[27]_i_1 
       (.I0(m_axi_rdata[27]),
        .I1(\n_0_skid_buffer_reg[27] ),
        .I2(O2),
        .O(skid_buffer[27]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[28]_i_1 
       (.I0(m_axi_rdata[28]),
        .I1(\n_0_skid_buffer_reg[28] ),
        .I2(O2),
        .O(skid_buffer[28]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[29]_i_1 
       (.I0(m_axi_rdata[29]),
        .I1(\n_0_skid_buffer_reg[29] ),
        .I2(O2),
        .O(skid_buffer[29]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[2]_i_1 
       (.I0(m_axi_rdata[2]),
        .I1(\n_0_skid_buffer_reg[2] ),
        .I2(O2),
        .O(skid_buffer[2]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[30]_i_1 
       (.I0(m_axi_rdata[30]),
        .I1(\n_0_skid_buffer_reg[30] ),
        .I2(O2),
        .O(skid_buffer[30]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[31]_i_1 
       (.I0(m_axi_rdata[31]),
        .I1(\n_0_skid_buffer_reg[31] ),
        .I2(O2),
        .O(skid_buffer[31]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[32]_i_1 
       (.I0(m_axi_rresp[0]),
        .I1(\n_0_skid_buffer_reg[32] ),
        .I2(O2),
        .O(skid_buffer[32]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[33]_i_1 
       (.I0(m_axi_rresp[1]),
        .I1(\n_0_skid_buffer_reg[33] ),
        .I2(O2),
        .O(skid_buffer[33]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[34]_i_1__0 
       (.I0(m_axi_rlast),
        .I1(\n_0_skid_buffer_reg[34] ),
        .I2(O2),
        .O(skid_buffer[34]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[35]_i_1__0 
       (.I0(m_axi_rid[0]),
        .I1(\n_0_skid_buffer_reg[35] ),
        .I2(O2),
        .O(skid_buffer[35]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[36]_i_1__0 
       (.I0(m_axi_rid[1]),
        .I1(\n_0_skid_buffer_reg[36] ),
        .I2(O2),
        .O(skid_buffer[36]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[37]_i_1__0 
       (.I0(m_axi_rid[2]),
        .I1(\n_0_skid_buffer_reg[37] ),
        .I2(O2),
        .O(skid_buffer[37]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[38]_i_1__0 
       (.I0(m_axi_rid[3]),
        .I1(\n_0_skid_buffer_reg[38] ),
        .I2(O2),
        .O(skid_buffer[38]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[39]_i_1__0 
       (.I0(m_axi_rid[4]),
        .I1(\n_0_skid_buffer_reg[39] ),
        .I2(O2),
        .O(skid_buffer[39]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[3]_i_1 
       (.I0(m_axi_rdata[3]),
        .I1(\n_0_skid_buffer_reg[3] ),
        .I2(O2),
        .O(skid_buffer[3]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[40]_i_1__0 
       (.I0(m_axi_rid[5]),
        .I1(\n_0_skid_buffer_reg[40] ),
        .I2(O2),
        .O(skid_buffer[40]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[41]_i_1__0 
       (.I0(m_axi_rid[6]),
        .I1(\n_0_skid_buffer_reg[41] ),
        .I2(O2),
        .O(skid_buffer[41]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[42]_i_1__0 
       (.I0(m_axi_rid[7]),
        .I1(\n_0_skid_buffer_reg[42] ),
        .I2(O2),
        .O(skid_buffer[42]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[43]_i_1__0 
       (.I0(m_axi_rid[8]),
        .I1(\n_0_skid_buffer_reg[43] ),
        .I2(O2),
        .O(skid_buffer[43]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[44]_i_1__0 
       (.I0(m_axi_rid[9]),
        .I1(\n_0_skid_buffer_reg[44] ),
        .I2(O2),
        .O(skid_buffer[44]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[45]_i_1__0 
       (.I0(m_axi_rid[10]),
        .I1(\n_0_skid_buffer_reg[45] ),
        .I2(O2),
        .O(skid_buffer[45]));
LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[46]_i_2__0 
       (.I0(m_axi_rid[11]),
        .I1(\n_0_skid_buffer_reg[46] ),
        .I2(O2),
        .O(skid_buffer[46]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[4]_i_1 
       (.I0(m_axi_rdata[4]),
        .I1(\n_0_skid_buffer_reg[4] ),
        .I2(O2),
        .O(skid_buffer[4]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[5]_i_1 
       (.I0(m_axi_rdata[5]),
        .I1(\n_0_skid_buffer_reg[5] ),
        .I2(O2),
        .O(skid_buffer[5]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[6]_i_1 
       (.I0(m_axi_rdata[6]),
        .I1(\n_0_skid_buffer_reg[6] ),
        .I2(O2),
        .O(skid_buffer[6]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[7]_i_1 
       (.I0(m_axi_rdata[7]),
        .I1(\n_0_skid_buffer_reg[7] ),
        .I2(O2),
        .O(skid_buffer[7]));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[8]_i_1 
       (.I0(m_axi_rdata[8]),
        .I1(\n_0_skid_buffer_reg[8] ),
        .I2(O2),
        .O(skid_buffer[8]));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \m_payload_i[9]_i_1 
       (.I0(m_axi_rdata[9]),
        .I1(\n_0_skid_buffer_reg[9] ),
        .I2(O2),
        .O(skid_buffer[9]));
FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(Q[10]),
        .R(1'b0));
FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[11]),
        .Q(Q[11]),
        .R(1'b0));
FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[12]),
        .Q(Q[12]),
        .R(1'b0));
FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[13]),
        .Q(Q[13]),
        .R(1'b0));
FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[14]),
        .Q(Q[14]),
        .R(1'b0));
FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[15]),
        .Q(Q[15]),
        .R(1'b0));
FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[16]),
        .Q(Q[16]),
        .R(1'b0));
FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[17]),
        .Q(Q[17]),
        .R(1'b0));
FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[18]),
        .Q(Q[18]),
        .R(1'b0));
FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[19]),
        .Q(Q[19]),
        .R(1'b0));
FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[20]),
        .Q(Q[20]),
        .R(1'b0));
FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[21]),
        .Q(Q[21]),
        .R(1'b0));
FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[22]),
        .Q(Q[22]),
        .R(1'b0));
FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[23]),
        .Q(Q[23]),
        .R(1'b0));
FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[24]),
        .Q(Q[24]),
        .R(1'b0));
FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[25]),
        .Q(Q[25]),
        .R(1'b0));
FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[26]),
        .Q(Q[26]),
        .R(1'b0));
FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[27]),
        .Q(Q[27]),
        .R(1'b0));
FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[28]),
        .Q(Q[28]),
        .R(1'b0));
FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[29]),
        .Q(Q[29]),
        .R(1'b0));
FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[30]),
        .Q(Q[30]),
        .R(1'b0));
FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[31]),
        .Q(Q[31]),
        .R(1'b0));
FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[32]),
        .Q(Q[32]),
        .R(1'b0));
FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[33]),
        .Q(Q[33]),
        .R(1'b0));
FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[34]),
        .Q(Q[34]),
        .R(1'b0));
FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[35]),
        .Q(Q[35]),
        .R(1'b0));
FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[36]),
        .Q(Q[36]),
        .R(1'b0));
FDRE \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[37]),
        .Q(Q[37]),
        .R(1'b0));
FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[38]),
        .Q(Q[38]),
        .R(1'b0));
FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[39]),
        .Q(Q[39]),
        .R(1'b0));
FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[40]),
        .Q(Q[40]),
        .R(1'b0));
FDRE \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[41]),
        .Q(Q[41]),
        .R(1'b0));
FDRE \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[42]),
        .Q(Q[42]),
        .R(1'b0));
FDRE \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[43]),
        .Q(Q[43]),
        .R(1'b0));
FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[44]),
        .Q(Q[44]),
        .R(1'b0));
FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[45]),
        .Q(Q[45]),
        .R(1'b0));
FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[46]),
        .Q(Q[46]),
        .R(1'b0));
FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(Q[4]),
        .R(1'b0));
FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(Q[5]),
        .R(1'b0));
FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(Q[6]),
        .R(1'b0));
FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(Q[7]),
        .R(1'b0));
FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(Q[8]),
        .R(1'b0));
FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(Q[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8A88AA88AAAAAAAA)) 
     m_valid_i_i_1__2
       (.I0(\n_0_aresetn_d_reg[1] ),
        .I1(m_axi_rvalid),
        .I2(s_axi_rready),
        .I3(O1),
        .I4(chosen_1),
        .I5(O2),
        .O(n_0_m_valid_i_i_1__2));
FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_m_valid_i_i_1__2),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAA080808AAAAAAAA)) 
     s_ready_i_i_1__2
       (.I0(\n_0_aresetn_d_reg[0] ),
        .I1(O2),
        .I2(m_axi_rvalid),
        .I3(chosen_1),
        .I4(s_axi_rready),
        .I5(O1),
        .O(n_0_s_ready_i_i_1__2));
FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1__2),
        .Q(O2),
        .R(1'b0));
FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[0]),
        .Q(\n_0_skid_buffer_reg[0] ),
        .R(1'b0));
FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[10]),
        .Q(\n_0_skid_buffer_reg[10] ),
        .R(1'b0));
FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[11]),
        .Q(\n_0_skid_buffer_reg[11] ),
        .R(1'b0));
FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[12]),
        .Q(\n_0_skid_buffer_reg[12] ),
        .R(1'b0));
FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[13]),
        .Q(\n_0_skid_buffer_reg[13] ),
        .R(1'b0));
FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[14]),
        .Q(\n_0_skid_buffer_reg[14] ),
        .R(1'b0));
FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[15]),
        .Q(\n_0_skid_buffer_reg[15] ),
        .R(1'b0));
FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[16]),
        .Q(\n_0_skid_buffer_reg[16] ),
        .R(1'b0));
FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[17]),
        .Q(\n_0_skid_buffer_reg[17] ),
        .R(1'b0));
FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[18]),
        .Q(\n_0_skid_buffer_reg[18] ),
        .R(1'b0));
FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[19]),
        .Q(\n_0_skid_buffer_reg[19] ),
        .R(1'b0));
FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[1]),
        .Q(\n_0_skid_buffer_reg[1] ),
        .R(1'b0));
FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[20]),
        .Q(\n_0_skid_buffer_reg[20] ),
        .R(1'b0));
FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[21]),
        .Q(\n_0_skid_buffer_reg[21] ),
        .R(1'b0));
FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[22]),
        .Q(\n_0_skid_buffer_reg[22] ),
        .R(1'b0));
FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[23]),
        .Q(\n_0_skid_buffer_reg[23] ),
        .R(1'b0));
FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[24]),
        .Q(\n_0_skid_buffer_reg[24] ),
        .R(1'b0));
FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[25]),
        .Q(\n_0_skid_buffer_reg[25] ),
        .R(1'b0));
FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[26]),
        .Q(\n_0_skid_buffer_reg[26] ),
        .R(1'b0));
FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[27]),
        .Q(\n_0_skid_buffer_reg[27] ),
        .R(1'b0));
FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[28]),
        .Q(\n_0_skid_buffer_reg[28] ),
        .R(1'b0));
FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[29]),
        .Q(\n_0_skid_buffer_reg[29] ),
        .R(1'b0));
FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[2]),
        .Q(\n_0_skid_buffer_reg[2] ),
        .R(1'b0));
FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[30]),
        .Q(\n_0_skid_buffer_reg[30] ),
        .R(1'b0));
FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[31]),
        .Q(\n_0_skid_buffer_reg[31] ),
        .R(1'b0));
FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rresp[0]),
        .Q(\n_0_skid_buffer_reg[32] ),
        .R(1'b0));
FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rresp[1]),
        .Q(\n_0_skid_buffer_reg[33] ),
        .R(1'b0));
FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rlast),
        .Q(\n_0_skid_buffer_reg[34] ),
        .R(1'b0));
FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[0]),
        .Q(\n_0_skid_buffer_reg[35] ),
        .R(1'b0));
FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[1]),
        .Q(\n_0_skid_buffer_reg[36] ),
        .R(1'b0));
FDRE \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[2]),
        .Q(\n_0_skid_buffer_reg[37] ),
        .R(1'b0));
FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[3]),
        .Q(\n_0_skid_buffer_reg[38] ),
        .R(1'b0));
FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[4]),
        .Q(\n_0_skid_buffer_reg[39] ),
        .R(1'b0));
FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[3]),
        .Q(\n_0_skid_buffer_reg[3] ),
        .R(1'b0));
FDRE \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[5]),
        .Q(\n_0_skid_buffer_reg[40] ),
        .R(1'b0));
FDRE \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[6]),
        .Q(\n_0_skid_buffer_reg[41] ),
        .R(1'b0));
FDRE \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[7]),
        .Q(\n_0_skid_buffer_reg[42] ),
        .R(1'b0));
FDRE \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[8]),
        .Q(\n_0_skid_buffer_reg[43] ),
        .R(1'b0));
FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[9]),
        .Q(\n_0_skid_buffer_reg[44] ),
        .R(1'b0));
FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[10]),
        .Q(\n_0_skid_buffer_reg[45] ),
        .R(1'b0));
FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rid[11]),
        .Q(\n_0_skid_buffer_reg[46] ),
        .R(1'b0));
FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[4]),
        .Q(\n_0_skid_buffer_reg[4] ),
        .R(1'b0));
FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[5]),
        .Q(\n_0_skid_buffer_reg[5] ),
        .R(1'b0));
FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[6]),
        .Q(\n_0_skid_buffer_reg[6] ),
        .R(1'b0));
FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[7]),
        .Q(\n_0_skid_buffer_reg[7] ),
        .R(1'b0));
FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[8]),
        .Q(\n_0_skid_buffer_reg[8] ),
        .R(1'b0));
FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(O2),
        .D(m_axi_rdata[9]),
        .Q(\n_0_skid_buffer_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized2
   (O1,
    O2,
    O37,
    aclk,
    s_axi_rready,
    I4,
    I20,
    I21,
    SR);
  output O1;
  output O2;
  output [46:0]O37;
  input aclk;
  input s_axi_rready;
  input I4;
  input [12:0]I20;
  input [33:0]I21;
  input [0:0]SR;

  wire [12:0]I20;
  wire [33:0]I21;
  wire I4;
  wire O1;
  wire O2;
  wire [46:0]O37;
  wire [0:0]SR;
  wire aclk;
  wire \n_0_aresetn_d_reg[0] ;
  wire \n_0_aresetn_d_reg[1] ;
  wire \n_0_m_payload_i[0]_i_1__2 ;
  wire \n_0_m_payload_i[10]_i_1__2 ;
  wire \n_0_m_payload_i[11]_i_1__2 ;
  wire \n_0_m_payload_i[12]_i_1__2 ;
  wire \n_0_m_payload_i[13]_i_1__2 ;
  wire \n_0_m_payload_i[14]_i_1__1 ;
  wire \n_0_m_payload_i[15]_i_1__1 ;
  wire \n_0_m_payload_i[16]_i_1__1 ;
  wire \n_0_m_payload_i[17]_i_1__1 ;
  wire \n_0_m_payload_i[18]_i_1__1 ;
  wire \n_0_m_payload_i[19]_i_1__1 ;
  wire \n_0_m_payload_i[1]_i_1__2 ;
  wire \n_0_m_payload_i[20]_i_1__1 ;
  wire \n_0_m_payload_i[21]_i_1__1 ;
  wire \n_0_m_payload_i[22]_i_1__1 ;
  wire \n_0_m_payload_i[23]_i_1__1 ;
  wire \n_0_m_payload_i[24]_i_1__1 ;
  wire \n_0_m_payload_i[25]_i_1__1 ;
  wire \n_0_m_payload_i[26]_i_1__1 ;
  wire \n_0_m_payload_i[27]_i_1__1 ;
  wire \n_0_m_payload_i[28]_i_1__1 ;
  wire \n_0_m_payload_i[29]_i_1__1 ;
  wire \n_0_m_payload_i[2]_i_1__2 ;
  wire \n_0_m_payload_i[30]_i_1__1 ;
  wire \n_0_m_payload_i[31]_i_1__0 ;
  wire \n_0_m_payload_i[32]_i_1__1 ;
  wire \n_0_m_payload_i[33]_i_1__1 ;
  wire \n_0_m_payload_i[34]_i_1__1 ;
  wire \n_0_m_payload_i[35]_i_1__1 ;
  wire \n_0_m_payload_i[36]_i_1__1 ;
  wire \n_0_m_payload_i[37]_i_1 ;
  wire \n_0_m_payload_i[38]_i_1__1 ;
  wire \n_0_m_payload_i[39]_i_1__1 ;
  wire \n_0_m_payload_i[3]_i_1__2 ;
  wire \n_0_m_payload_i[40]_i_1 ;
  wire \n_0_m_payload_i[41]_i_1 ;
  wire \n_0_m_payload_i[42]_i_1 ;
  wire \n_0_m_payload_i[43]_i_1 ;
  wire \n_0_m_payload_i[44]_i_1__1 ;
  wire \n_0_m_payload_i[45]_i_1__1 ;
  wire \n_0_m_payload_i[46]_i_2 ;
  wire \n_0_m_payload_i[4]_i_1__2 ;
  wire \n_0_m_payload_i[5]_i_1__2 ;
  wire \n_0_m_payload_i[6]_i_1__2 ;
  wire \n_0_m_payload_i[7]_i_1__2 ;
  wire \n_0_m_payload_i[8]_i_1__2 ;
  wire \n_0_m_payload_i[9]_i_1__2 ;
  wire n_0_m_valid_i_i_1__0;
  wire n_0_s_ready_i_i_1__0;
  wire \n_0_skid_buffer_reg[0] ;
  wire \n_0_skid_buffer_reg[10] ;
  wire \n_0_skid_buffer_reg[11] ;
  wire \n_0_skid_buffer_reg[12] ;
  wire \n_0_skid_buffer_reg[13] ;
  wire \n_0_skid_buffer_reg[14] ;
  wire \n_0_skid_buffer_reg[15] ;
  wire \n_0_skid_buffer_reg[16] ;
  wire \n_0_skid_buffer_reg[17] ;
  wire \n_0_skid_buffer_reg[18] ;
  wire \n_0_skid_buffer_reg[19] ;
  wire \n_0_skid_buffer_reg[1] ;
  wire \n_0_skid_buffer_reg[20] ;
  wire \n_0_skid_buffer_reg[21] ;
  wire \n_0_skid_buffer_reg[22] ;
  wire \n_0_skid_buffer_reg[23] ;
  wire \n_0_skid_buffer_reg[24] ;
  wire \n_0_skid_buffer_reg[25] ;
  wire \n_0_skid_buffer_reg[26] ;
  wire \n_0_skid_buffer_reg[27] ;
  wire \n_0_skid_buffer_reg[28] ;
  wire \n_0_skid_buffer_reg[29] ;
  wire \n_0_skid_buffer_reg[2] ;
  wire \n_0_skid_buffer_reg[30] ;
  wire \n_0_skid_buffer_reg[31] ;
  wire \n_0_skid_buffer_reg[32] ;
  wire \n_0_skid_buffer_reg[33] ;
  wire \n_0_skid_buffer_reg[34] ;
  wire \n_0_skid_buffer_reg[35] ;
  wire \n_0_skid_buffer_reg[36] ;
  wire \n_0_skid_buffer_reg[37] ;
  wire \n_0_skid_buffer_reg[38] ;
  wire \n_0_skid_buffer_reg[39] ;
  wire \n_0_skid_buffer_reg[3] ;
  wire \n_0_skid_buffer_reg[40] ;
  wire \n_0_skid_buffer_reg[41] ;
  wire \n_0_skid_buffer_reg[42] ;
  wire \n_0_skid_buffer_reg[43] ;
  wire \n_0_skid_buffer_reg[44] ;
  wire \n_0_skid_buffer_reg[45] ;
  wire \n_0_skid_buffer_reg[46] ;
  wire \n_0_skid_buffer_reg[4] ;
  wire \n_0_skid_buffer_reg[5] ;
  wire \n_0_skid_buffer_reg[6] ;
  wire \n_0_skid_buffer_reg[7] ;
  wire \n_0_skid_buffer_reg[8] ;
  wire \n_0_skid_buffer_reg[9] ;
  wire p_1_in;
  wire s_axi_rready;

FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\n_0_aresetn_d_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\n_0_aresetn_d_reg[0] ),
        .Q(\n_0_aresetn_d_reg[1] ),
        .R(SR));
LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[0]_i_1__2 
       (.I0(I21[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[0] ),
        .O(\n_0_m_payload_i[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[10]_i_1__2 
       (.I0(I21[10]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[10] ),
        .O(\n_0_m_payload_i[10]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[11]_i_1__2 
       (.I0(I21[11]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[11] ),
        .O(\n_0_m_payload_i[11]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[12]_i_1__2 
       (.I0(I21[12]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[12] ),
        .O(\n_0_m_payload_i[12]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[13]_i_1__2 
       (.I0(I21[13]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[13] ),
        .O(\n_0_m_payload_i[13]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[14]_i_1__1 
       (.I0(I21[14]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[14] ),
        .O(\n_0_m_payload_i[14]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[15]_i_1__1 
       (.I0(I21[15]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[15] ),
        .O(\n_0_m_payload_i[15]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[16]_i_1__1 
       (.I0(I21[16]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[16] ),
        .O(\n_0_m_payload_i[16]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[17]_i_1__1 
       (.I0(I21[17]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[17] ),
        .O(\n_0_m_payload_i[17]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[18]_i_1__1 
       (.I0(I21[18]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[18] ),
        .O(\n_0_m_payload_i[18]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[19]_i_1__1 
       (.I0(I21[19]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[19] ),
        .O(\n_0_m_payload_i[19]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[1]_i_1__2 
       (.I0(I21[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[1] ),
        .O(\n_0_m_payload_i[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[20]_i_1__1 
       (.I0(I21[20]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[20] ),
        .O(\n_0_m_payload_i[20]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[21]_i_1__1 
       (.I0(I21[21]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[21] ),
        .O(\n_0_m_payload_i[21]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[22]_i_1__1 
       (.I0(I21[22]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[22] ),
        .O(\n_0_m_payload_i[22]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[23]_i_1__1 
       (.I0(I21[23]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[23] ),
        .O(\n_0_m_payload_i[23]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[24]_i_1__1 
       (.I0(I21[24]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[24] ),
        .O(\n_0_m_payload_i[24]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[25]_i_1__1 
       (.I0(I21[25]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[25] ),
        .O(\n_0_m_payload_i[25]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[26]_i_1__1 
       (.I0(I21[26]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[26] ),
        .O(\n_0_m_payload_i[26]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[27]_i_1__1 
       (.I0(I21[27]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[27] ),
        .O(\n_0_m_payload_i[27]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[28]_i_1__1 
       (.I0(I21[28]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[28] ),
        .O(\n_0_m_payload_i[28]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[29]_i_1__1 
       (.I0(I21[29]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[29] ),
        .O(\n_0_m_payload_i[29]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[2]_i_1__2 
       (.I0(I21[2]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[2] ),
        .O(\n_0_m_payload_i[2]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[30]_i_1__1 
       (.I0(I21[30]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[30] ),
        .O(\n_0_m_payload_i[30]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[31]_i_1__0 
       (.I0(I21[31]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[31] ),
        .O(\n_0_m_payload_i[31]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[32]_i_1__1 
       (.I0(I21[32]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[32] ),
        .O(\n_0_m_payload_i[32]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[33]_i_1__1 
       (.I0(I21[33]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[33] ),
        .O(\n_0_m_payload_i[33]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[34]_i_1__1 
       (.I0(I20[0]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[34] ),
        .O(\n_0_m_payload_i[34]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[35]_i_1__1 
       (.I0(I20[1]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[35] ),
        .O(\n_0_m_payload_i[35]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[36]_i_1__1 
       (.I0(I20[2]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[36] ),
        .O(\n_0_m_payload_i[36]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[37]_i_1 
       (.I0(I20[3]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[37] ),
        .O(\n_0_m_payload_i[37]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[38]_i_1__1 
       (.I0(I20[4]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[38] ),
        .O(\n_0_m_payload_i[38]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[39]_i_1__1 
       (.I0(I20[5]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[39] ),
        .O(\n_0_m_payload_i[39]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[3]_i_1__2 
       (.I0(I21[3]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[3] ),
        .O(\n_0_m_payload_i[3]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[40]_i_1 
       (.I0(I20[6]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[40] ),
        .O(\n_0_m_payload_i[40]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[41]_i_1 
       (.I0(I20[7]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[41] ),
        .O(\n_0_m_payload_i[41]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[42]_i_1 
       (.I0(I20[8]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[42] ),
        .O(\n_0_m_payload_i[42]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[43]_i_1 
       (.I0(I20[9]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[43] ),
        .O(\n_0_m_payload_i[43]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[44]_i_1__1 
       (.I0(I20[10]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[44] ),
        .O(\n_0_m_payload_i[44]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[45]_i_1__1 
       (.I0(I20[11]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[45] ),
        .O(\n_0_m_payload_i[45]_i_1__1 ));
LUT2 #(
    .INIT(4'hB)) 
     \m_payload_i[46]_i_1 
       (.I0(s_axi_rready),
        .I1(O1),
        .O(p_1_in));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[46]_i_2 
       (.I0(I20[12]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[46] ),
        .O(\n_0_m_payload_i[46]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[4]_i_1__2 
       (.I0(I21[4]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[4] ),
        .O(\n_0_m_payload_i[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[5]_i_1__2 
       (.I0(I21[5]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[5] ),
        .O(\n_0_m_payload_i[5]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[6]_i_1__2 
       (.I0(I21[6]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[6] ),
        .O(\n_0_m_payload_i[6]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[7]_i_1__2 
       (.I0(I21[7]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[7] ),
        .O(\n_0_m_payload_i[7]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[8]_i_1__2 
       (.I0(I21[8]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[8] ),
        .O(\n_0_m_payload_i[8]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \m_payload_i[9]_i_1__2 
       (.I0(I21[9]),
        .I1(O2),
        .I2(\n_0_skid_buffer_reg[9] ),
        .O(\n_0_m_payload_i[9]_i_1__2 ));
FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[0]_i_1__2 ),
        .Q(O37[0]),
        .R(1'b0));
FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[10]_i_1__2 ),
        .Q(O37[10]),
        .R(1'b0));
FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[11]_i_1__2 ),
        .Q(O37[11]),
        .R(1'b0));
FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[12]_i_1__2 ),
        .Q(O37[12]),
        .R(1'b0));
FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[13]_i_1__2 ),
        .Q(O37[13]),
        .R(1'b0));
FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[14]_i_1__1 ),
        .Q(O37[14]),
        .R(1'b0));
FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[15]_i_1__1 ),
        .Q(O37[15]),
        .R(1'b0));
FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[16]_i_1__1 ),
        .Q(O37[16]),
        .R(1'b0));
FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[17]_i_1__1 ),
        .Q(O37[17]),
        .R(1'b0));
FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[18]_i_1__1 ),
        .Q(O37[18]),
        .R(1'b0));
FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[19]_i_1__1 ),
        .Q(O37[19]),
        .R(1'b0));
FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[1]_i_1__2 ),
        .Q(O37[1]),
        .R(1'b0));
FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[20]_i_1__1 ),
        .Q(O37[20]),
        .R(1'b0));
FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[21]_i_1__1 ),
        .Q(O37[21]),
        .R(1'b0));
FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[22]_i_1__1 ),
        .Q(O37[22]),
        .R(1'b0));
FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[23]_i_1__1 ),
        .Q(O37[23]),
        .R(1'b0));
FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[24]_i_1__1 ),
        .Q(O37[24]),
        .R(1'b0));
FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[25]_i_1__1 ),
        .Q(O37[25]),
        .R(1'b0));
FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[26]_i_1__1 ),
        .Q(O37[26]),
        .R(1'b0));
FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[27]_i_1__1 ),
        .Q(O37[27]),
        .R(1'b0));
FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[28]_i_1__1 ),
        .Q(O37[28]),
        .R(1'b0));
FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[29]_i_1__1 ),
        .Q(O37[29]),
        .R(1'b0));
FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[2]_i_1__2 ),
        .Q(O37[2]),
        .R(1'b0));
FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[30]_i_1__1 ),
        .Q(O37[30]),
        .R(1'b0));
FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[31]_i_1__0 ),
        .Q(O37[31]),
        .R(1'b0));
FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[32]_i_1__1 ),
        .Q(O37[32]),
        .R(1'b0));
FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[33]_i_1__1 ),
        .Q(O37[33]),
        .R(1'b0));
FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[34]_i_1__1 ),
        .Q(O37[34]),
        .R(1'b0));
FDRE \m_payload_i_reg[35] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[35]_i_1__1 ),
        .Q(O37[35]),
        .R(1'b0));
FDRE \m_payload_i_reg[36] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[36]_i_1__1 ),
        .Q(O37[36]),
        .R(1'b0));
FDRE \m_payload_i_reg[37] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[37]_i_1 ),
        .Q(O37[37]),
        .R(1'b0));
FDRE \m_payload_i_reg[38] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[38]_i_1__1 ),
        .Q(O37[38]),
        .R(1'b0));
FDRE \m_payload_i_reg[39] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[39]_i_1__1 ),
        .Q(O37[39]),
        .R(1'b0));
FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[3]_i_1__2 ),
        .Q(O37[3]),
        .R(1'b0));
FDRE \m_payload_i_reg[40] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[40]_i_1 ),
        .Q(O37[40]),
        .R(1'b0));
FDRE \m_payload_i_reg[41] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[41]_i_1 ),
        .Q(O37[41]),
        .R(1'b0));
FDRE \m_payload_i_reg[42] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[42]_i_1 ),
        .Q(O37[42]),
        .R(1'b0));
FDRE \m_payload_i_reg[43] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[43]_i_1 ),
        .Q(O37[43]),
        .R(1'b0));
FDRE \m_payload_i_reg[44] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[44]_i_1__1 ),
        .Q(O37[44]),
        .R(1'b0));
FDRE \m_payload_i_reg[45] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[45]_i_1__1 ),
        .Q(O37[45]),
        .R(1'b0));
FDRE \m_payload_i_reg[46] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[46]_i_2 ),
        .Q(O37[46]),
        .R(1'b0));
FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[4]_i_1__2 ),
        .Q(O37[4]),
        .R(1'b0));
FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[5]_i_1__2 ),
        .Q(O37[5]),
        .R(1'b0));
FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[6]_i_1__2 ),
        .Q(O37[6]),
        .R(1'b0));
FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[7]_i_1__2 ),
        .Q(O37[7]),
        .R(1'b0));
FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[8]_i_1__2 ),
        .Q(O37[8]),
        .R(1'b0));
FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\n_0_m_payload_i[9]_i_1__2 ),
        .Q(O37[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h2A2AAA2A)) 
     m_valid_i_i_1__0
       (.I0(\n_0_aresetn_d_reg[1] ),
        .I1(I4),
        .I2(O2),
        .I3(O1),
        .I4(s_axi_rready),
        .O(n_0_m_valid_i_i_1__0));
FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_m_valid_i_i_1__0),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'hAAA2A2A2)) 
     s_ready_i_i_1__0
       (.I0(\n_0_aresetn_d_reg[0] ),
        .I1(O1),
        .I2(s_axi_rready),
        .I3(I4),
        .I4(O2),
        .O(n_0_s_ready_i_i_1__0));
FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1__0),
        .Q(O2),
        .R(1'b0));
FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(O2),
        .D(I21[0]),
        .Q(\n_0_skid_buffer_reg[0] ),
        .R(1'b0));
FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(O2),
        .D(I21[10]),
        .Q(\n_0_skid_buffer_reg[10] ),
        .R(1'b0));
FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(O2),
        .D(I21[11]),
        .Q(\n_0_skid_buffer_reg[11] ),
        .R(1'b0));
FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(O2),
        .D(I21[12]),
        .Q(\n_0_skid_buffer_reg[12] ),
        .R(1'b0));
FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(O2),
        .D(I21[13]),
        .Q(\n_0_skid_buffer_reg[13] ),
        .R(1'b0));
FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(O2),
        .D(I21[14]),
        .Q(\n_0_skid_buffer_reg[14] ),
        .R(1'b0));
FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(O2),
        .D(I21[15]),
        .Q(\n_0_skid_buffer_reg[15] ),
        .R(1'b0));
FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(O2),
        .D(I21[16]),
        .Q(\n_0_skid_buffer_reg[16] ),
        .R(1'b0));
FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(O2),
        .D(I21[17]),
        .Q(\n_0_skid_buffer_reg[17] ),
        .R(1'b0));
FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(O2),
        .D(I21[18]),
        .Q(\n_0_skid_buffer_reg[18] ),
        .R(1'b0));
FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(O2),
        .D(I21[19]),
        .Q(\n_0_skid_buffer_reg[19] ),
        .R(1'b0));
FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(O2),
        .D(I21[1]),
        .Q(\n_0_skid_buffer_reg[1] ),
        .R(1'b0));
FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(O2),
        .D(I21[20]),
        .Q(\n_0_skid_buffer_reg[20] ),
        .R(1'b0));
FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(O2),
        .D(I21[21]),
        .Q(\n_0_skid_buffer_reg[21] ),
        .R(1'b0));
FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(O2),
        .D(I21[22]),
        .Q(\n_0_skid_buffer_reg[22] ),
        .R(1'b0));
FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(O2),
        .D(I21[23]),
        .Q(\n_0_skid_buffer_reg[23] ),
        .R(1'b0));
FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(O2),
        .D(I21[24]),
        .Q(\n_0_skid_buffer_reg[24] ),
        .R(1'b0));
FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(O2),
        .D(I21[25]),
        .Q(\n_0_skid_buffer_reg[25] ),
        .R(1'b0));
FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(O2),
        .D(I21[26]),
        .Q(\n_0_skid_buffer_reg[26] ),
        .R(1'b0));
FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(O2),
        .D(I21[27]),
        .Q(\n_0_skid_buffer_reg[27] ),
        .R(1'b0));
FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(O2),
        .D(I21[28]),
        .Q(\n_0_skid_buffer_reg[28] ),
        .R(1'b0));
FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(O2),
        .D(I21[29]),
        .Q(\n_0_skid_buffer_reg[29] ),
        .R(1'b0));
FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(O2),
        .D(I21[2]),
        .Q(\n_0_skid_buffer_reg[2] ),
        .R(1'b0));
FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(O2),
        .D(I21[30]),
        .Q(\n_0_skid_buffer_reg[30] ),
        .R(1'b0));
FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(O2),
        .D(I21[31]),
        .Q(\n_0_skid_buffer_reg[31] ),
        .R(1'b0));
FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(O2),
        .D(I21[32]),
        .Q(\n_0_skid_buffer_reg[32] ),
        .R(1'b0));
FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(O2),
        .D(I21[33]),
        .Q(\n_0_skid_buffer_reg[33] ),
        .R(1'b0));
FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(O2),
        .D(I20[0]),
        .Q(\n_0_skid_buffer_reg[34] ),
        .R(1'b0));
FDRE \skid_buffer_reg[35] 
       (.C(aclk),
        .CE(O2),
        .D(I20[1]),
        .Q(\n_0_skid_buffer_reg[35] ),
        .R(1'b0));
FDRE \skid_buffer_reg[36] 
       (.C(aclk),
        .CE(O2),
        .D(I20[2]),
        .Q(\n_0_skid_buffer_reg[36] ),
        .R(1'b0));
FDRE \skid_buffer_reg[37] 
       (.C(aclk),
        .CE(O2),
        .D(I20[3]),
        .Q(\n_0_skid_buffer_reg[37] ),
        .R(1'b0));
FDRE \skid_buffer_reg[38] 
       (.C(aclk),
        .CE(O2),
        .D(I20[4]),
        .Q(\n_0_skid_buffer_reg[38] ),
        .R(1'b0));
FDRE \skid_buffer_reg[39] 
       (.C(aclk),
        .CE(O2),
        .D(I20[5]),
        .Q(\n_0_skid_buffer_reg[39] ),
        .R(1'b0));
FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(O2),
        .D(I21[3]),
        .Q(\n_0_skid_buffer_reg[3] ),
        .R(1'b0));
FDRE \skid_buffer_reg[40] 
       (.C(aclk),
        .CE(O2),
        .D(I20[6]),
        .Q(\n_0_skid_buffer_reg[40] ),
        .R(1'b0));
FDRE \skid_buffer_reg[41] 
       (.C(aclk),
        .CE(O2),
        .D(I20[7]),
        .Q(\n_0_skid_buffer_reg[41] ),
        .R(1'b0));
FDRE \skid_buffer_reg[42] 
       (.C(aclk),
        .CE(O2),
        .D(I20[8]),
        .Q(\n_0_skid_buffer_reg[42] ),
        .R(1'b0));
FDRE \skid_buffer_reg[43] 
       (.C(aclk),
        .CE(O2),
        .D(I20[9]),
        .Q(\n_0_skid_buffer_reg[43] ),
        .R(1'b0));
FDRE \skid_buffer_reg[44] 
       (.C(aclk),
        .CE(O2),
        .D(I20[10]),
        .Q(\n_0_skid_buffer_reg[44] ),
        .R(1'b0));
FDRE \skid_buffer_reg[45] 
       (.C(aclk),
        .CE(O2),
        .D(I20[11]),
        .Q(\n_0_skid_buffer_reg[45] ),
        .R(1'b0));
FDRE \skid_buffer_reg[46] 
       (.C(aclk),
        .CE(O2),
        .D(I20[12]),
        .Q(\n_0_skid_buffer_reg[46] ),
        .R(1'b0));
FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(O2),
        .D(I21[4]),
        .Q(\n_0_skid_buffer_reg[4] ),
        .R(1'b0));
FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(O2),
        .D(I21[5]),
        .Q(\n_0_skid_buffer_reg[5] ),
        .R(1'b0));
FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(O2),
        .D(I21[6]),
        .Q(\n_0_skid_buffer_reg[6] ),
        .R(1'b0));
FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(O2),
        .D(I21[7]),
        .Q(\n_0_skid_buffer_reg[7] ),
        .R(1'b0));
FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(O2),
        .D(I21[8]),
        .Q(\n_0_skid_buffer_reg[8] ),
        .R(1'b0));
FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(O2),
        .D(I21[9]),
        .Q(\n_0_skid_buffer_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized9
   (O1,
    p_24_out,
    O2,
    O3,
    aclk,
    s_axi_bready,
    chosen,
    p_25_in,
    p_0_in100_in,
    I1,
    SR,
    D);
  output O1;
  output p_24_out;
  output O2;
  output [11:0]O3;
  input aclk;
  input [0:0]s_axi_bready;
  input [0:0]chosen;
  input p_25_in;
  input p_0_in100_in;
  input I1;
  input [0:0]SR;
  input [11:0]D;

  wire [11:0]D;
  wire I1;
  wire O1;
  wire O2;
  wire [11:0]O3;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]chosen;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ;
  wire \n_0_aresetn_d_reg[1] ;
  wire n_0_m_valid_i_i_1__1;
  wire n_0_s_ready_i_i_1__1;
  wire [1:1]p_0_in;
  wire p_0_in100_in;
  wire p_24_out;
  wire p_25_in;
  wire [0:0]s_axi_bready;

FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(p_0_in),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\n_0_aresetn_d_reg[1] ),
        .R(SR));
LUT5 #(
    .INIT(32'h95552AAA)) 
     \gen_master_slots[2].w_issuing_cnt[16]_i_1 
       (.I0(p_0_in100_in),
        .I1(s_axi_bready),
        .I2(O1),
        .I3(chosen),
        .I4(I1),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \m_payload_i[13]_i_1 
       (.I0(O1),
        .O(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ));
FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[8]),
        .Q(O3[8]),
        .R(1'b0));
FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[9]),
        .Q(O3[9]),
        .R(1'b0));
FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[10]),
        .Q(O3[10]),
        .R(1'b0));
FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[11]),
        .Q(O3[11]),
        .R(1'b0));
FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[0]),
        .Q(O3[0]),
        .R(1'b0));
FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[1]),
        .Q(O3[1]),
        .R(1'b0));
FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[2]),
        .Q(O3[2]),
        .R(1'b0));
FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[3]),
        .Q(O3[3]),
        .R(1'b0));
FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[4]),
        .Q(O3[4]),
        .R(1'b0));
FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[5]),
        .Q(O3[5]),
        .R(1'b0));
FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[6]),
        .Q(O3[6]),
        .R(1'b0));
FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in ),
        .D(D[7]),
        .Q(O3[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAAA2AAA00002AAA)) 
     m_valid_i_i_1__1
       (.I0(\n_0_aresetn_d_reg[1] ),
        .I1(s_axi_bready),
        .I2(O1),
        .I3(chosen),
        .I4(p_24_out),
        .I5(p_25_in),
        .O(n_0_m_valid_i_i_1__1));
FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_m_valid_i_i_1__1),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA2222222A222AAAA)) 
     s_ready_i_i_1__1
       (.I0(p_0_in),
        .I1(\n_0_aresetn_d_reg[1] ),
        .I2(s_axi_bready),
        .I3(chosen),
        .I4(O1),
        .I5(p_25_in),
        .O(n_0_s_ready_i_i_1__1));
FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1__1),
        .Q(p_24_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized9_72
   (O1,
    m_axi_bready,
    O2,
    O3,
    O5,
    aclk,
    s_axi_bready,
    chosen,
    m_axi_bvalid,
    I1,
    I2,
    I3,
    SR,
    D);
  output O1;
  output [0:0]m_axi_bready;
  output O2;
  output O3;
  output [13:0]O5;
  input aclk;
  input [0:0]s_axi_bready;
  input [0:0]chosen;
  input [0:0]m_axi_bvalid;
  input I1;
  input I2;
  input I3;
  input [0:0]SR;
  input [13:0]D;

  wire [13:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire [13:0]O5;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]chosen;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire \n_0_aresetn_d_reg[1] ;
  wire n_0_m_valid_i_i_1__0;
  wire n_0_s_ready_i_i_1__0;
  wire [1:1]p_0_in;
  wire [0:0]s_axi_bready;

FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(p_0_in),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\n_0_aresetn_d_reg[1] ),
        .R(SR));
LUT6 #(
    .INIT(64'hA55555554AAAAAAA)) 
     \gen_master_slots[1].w_issuing_cnt[8]_i_1 
       (.I0(I1),
        .I1(I2),
        .I2(s_axi_bready),
        .I3(O1),
        .I4(chosen),
        .I5(I3),
        .O(O3));
LUT6 #(
    .INIT(64'hC66666668CCCCCCC)) 
     \gen_master_slots[1].w_issuing_cnt[9]_i_1 
       (.I0(I1),
        .I1(I2),
        .I2(s_axi_bready),
        .I3(O1),
        .I4(chosen),
        .I5(I3),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \m_payload_i[13]_i_1__0 
       (.I0(O1),
        .O(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ));
FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[0]),
        .Q(O5[0]),
        .R(1'b0));
FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[10]),
        .Q(O5[10]),
        .R(1'b0));
FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[11]),
        .Q(O5[11]),
        .R(1'b0));
FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[12]),
        .Q(O5[12]),
        .R(1'b0));
FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[13]),
        .Q(O5[13]),
        .R(1'b0));
FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[1]),
        .Q(O5[1]),
        .R(1'b0));
FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[2]),
        .Q(O5[2]),
        .R(1'b0));
FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[3]),
        .Q(O5[3]),
        .R(1'b0));
FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[4]),
        .Q(O5[4]),
        .R(1'b0));
FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[5]),
        .Q(O5[5]),
        .R(1'b0));
FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[6]),
        .Q(O5[6]),
        .R(1'b0));
FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[7]),
        .Q(O5[7]),
        .R(1'b0));
FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[8]),
        .Q(O5[8]),
        .R(1'b0));
FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4 ),
        .D(D[9]),
        .Q(O5[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAAA2AAA00002AAA)) 
     m_valid_i_i_1__0
       (.I0(\n_0_aresetn_d_reg[1] ),
        .I1(s_axi_bready),
        .I2(O1),
        .I3(chosen),
        .I4(m_axi_bready),
        .I5(m_axi_bvalid),
        .O(n_0_m_valid_i_i_1__0));
FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_m_valid_i_i_1__0),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA2222222A222AAAA)) 
     s_ready_i_i_1__0
       (.I0(p_0_in),
        .I1(\n_0_aresetn_d_reg[1] ),
        .I2(s_axi_bready),
        .I3(chosen),
        .I4(O1),
        .I5(m_axi_bvalid),
        .O(n_0_s_ready_i_i_1__0));
FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1__0),
        .Q(m_axi_bready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_axic_register_slice" *) 
module zynq_bd_axi_register_slice_v2_1_axic_register_slice__parameterized9_74
   (O1,
    m_axi_bready,
    O2,
    O3,
    O4,
    aclk,
    s_axi_bready,
    chosen,
    m_axi_bvalid,
    I1,
    I2,
    I3,
    SR,
    D);
  output O1;
  output [0:0]m_axi_bready;
  output O2;
  output O3;
  output [13:0]O4;
  input aclk;
  input [0:0]s_axi_bready;
  input [0:0]chosen;
  input [0:0]m_axi_bvalid;
  input I1;
  input I2;
  input I3;
  input [0:0]SR;
  input [13:0]D;

  wire [13:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire [13:0]O4;
  wire [0:0]SR;
  wire aclk;
  wire [0:0]chosen;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire \n_0_aresetn_d_reg[1] ;
  wire n_0_m_valid_i_i_1;
  wire n_0_s_ready_i_i_1;
  wire [1:1]p_0_in;
  wire [0:0]s_axi_bready;

FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(p_0_in),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\n_0_aresetn_d_reg[1] ),
        .R(SR));
LUT6 #(
    .INIT(64'hA55555554AAAAAAA)) 
     \gen_master_slots[0].w_issuing_cnt[0]_i_1 
       (.I0(I1),
        .I1(I2),
        .I2(s_axi_bready),
        .I3(O1),
        .I4(chosen),
        .I5(I3),
        .O(O3));
LUT6 #(
    .INIT(64'hC66666668CCCCCCC)) 
     \gen_master_slots[0].w_issuing_cnt[1]_i_1 
       (.I0(I1),
        .I1(I2),
        .I2(s_axi_bready),
        .I3(O1),
        .I4(chosen),
        .I5(I3),
        .O(O2));
LUT1 #(
    .INIT(2'h1)) 
     \m_payload_i[13]_i_1__1 
       (.I0(O1),
        .O(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ));
FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[0]),
        .Q(O4[0]),
        .R(1'b0));
FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[10]),
        .Q(O4[10]),
        .R(1'b0));
FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[11]),
        .Q(O4[11]),
        .R(1'b0));
FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[12]),
        .Q(O4[12]),
        .R(1'b0));
FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[13]),
        .Q(O4[13]),
        .R(1'b0));
FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[1]),
        .Q(O4[1]),
        .R(1'b0));
FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[2]),
        .Q(O4[2]),
        .R(1'b0));
FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[3]),
        .Q(O4[3]),
        .R(1'b0));
FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[4]),
        .Q(O4[4]),
        .R(1'b0));
FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[5]),
        .Q(O4[5]),
        .R(1'b0));
FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[6]),
        .Q(O4[6]),
        .R(1'b0));
FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[7]),
        .Q(O4[7]),
        .R(1'b0));
FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[8]),
        .Q(O4[8]),
        .R(1'b0));
FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(\gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in ),
        .D(D[9]),
        .Q(O4[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hAAAA2AAA00002AAA)) 
     m_valid_i_i_1
       (.I0(\n_0_aresetn_d_reg[1] ),
        .I1(s_axi_bready),
        .I2(O1),
        .I3(chosen),
        .I4(m_axi_bready),
        .I5(m_axi_bvalid),
        .O(n_0_m_valid_i_i_1));
FDRE m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_m_valid_i_i_1),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hA2222222A222AAAA)) 
     s_ready_i_i_1
       (.I0(p_0_in),
        .I1(\n_0_aresetn_d_reg[1] ),
        .I2(s_axi_bready),
        .I3(chosen),
        .I4(O1),
        .I5(m_axi_bvalid),
        .O(n_0_s_ready_i_i_1));
FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(n_0_s_ready_i_i_1),
        .Q(m_axi_bready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bft" *) 
module zynq_bd_bft
   (wbOutputData,
    error,
    wbDataForOutput,
    reset,
    bftClk,
    wbClk,
    wbInputData,
    wbWriteOut,
    wbDataForInput);
  output [31:0]wbOutputData;
  output error;
  output wbDataForOutput;
  input reset;
  input bftClk;
  input wbClk;
  input [31:0]wbInputData;
  input wbWriteOut;
  input wbDataForInput;

  wire bftClk;
  wire [31:0]dout0_in;
  wire [31:0]dout2_in;
  wire [31:0]dout4_in;
  wire [31:0]dout5_in;
  wire [31:0]dout6_in;
  wire error;
  wire [15:0]\fromBft[0]_48 ;
  wire [15:0]\fromBft[10]_53 ;
  wire [15:0]\fromBft[11]_55 ;
  wire [15:0]\fromBft[12]_57 ;
  wire [15:0]\fromBft[13]_59 ;
  wire [15:0]\fromBft[14]_61 ;
  wire [15:0]\fromBft[15]_63 ;
  wire [15:0]\fromBft[1]_50 ;
  wire [15:0]\fromBft[2]_52 ;
  wire [15:0]\fromBft[3]_54 ;
  wire [15:0]\fromBft[4]_56 ;
  wire [15:0]\fromBft[5]_58 ;
  wire [15:0]\fromBft[6]_60 ;
  wire [15:0]\fromBft[7]_62 ;
  wire [15:0]\fromBft[8]_49 ;
  wire [15:0]\fromBft[9]_51 ;
  wire full0_in;
  wire full1_in;
  wire full3_in;
  wire full4_in;
  wire full5_in;
  wire full6_in;
  wire ingressFifoWrEn;
  wire [2:0]loadNextState;
  wire [2:0]loadState;
  wire n_0_demuxState_reg;
  wire \n_0_egressLoop[4].egressFifo ;
  wire \n_0_egressLoop[6].egressFifo ;
  wire \n_0_fifoSelect[0]_i_1 ;
  wire \n_0_fifoSelect[1]_i_1 ;
  wire \n_0_fifoSelect[2]_i_1 ;
  wire \n_0_fifoSelect[3]_i_1 ;
  wire \n_0_fifoSelect[4]_i_1 ;
  wire \n_0_fifoSelect[5]_i_1 ;
  wire \n_0_fifoSelect[6]_i_1 ;
  wire \n_0_fifoSelect[7]_i_1 ;
  wire \n_0_fifoSelect_reg[0] ;
  wire \n_0_fifoSelect_reg[1] ;
  wire \n_0_fifoSelect_reg[2] ;
  wire \n_0_fifoSelect_reg[3] ;
  wire \n_0_fifoSelect_reg[4] ;
  wire \n_0_fifoSelect_reg[5] ;
  wire \n_0_fifoSelect_reg[6] ;
  wire \n_0_validForEgressFifo_reg[9] ;
  wire \n_0_wbOutputData[31]_i_2 ;
  wire \n_0_wbOutputData[31]_i_4 ;
  wire \n_0_wbOutputData[31]_i_5 ;
  wire \n_10_egressLoop[3].egressFifo ;
  wire \n_10_egressLoop[5].egressFifo ;
  wire \n_10_egressLoop[7].egressFifo ;
  wire \n_11_egressLoop[3].egressFifo ;
  wire \n_11_egressLoop[5].egressFifo ;
  wire \n_11_egressLoop[7].egressFifo ;
  wire \n_12_egressLoop[3].egressFifo ;
  wire \n_12_egressLoop[5].egressFifo ;
  wire \n_12_egressLoop[7].egressFifo ;
  wire \n_13_egressLoop[3].egressFifo ;
  wire \n_13_egressLoop[5].egressFifo ;
  wire \n_13_egressLoop[7].egressFifo ;
  wire \n_14_egressLoop[3].egressFifo ;
  wire \n_14_egressLoop[5].egressFifo ;
  wire \n_14_egressLoop[7].egressFifo ;
  wire \n_15_egressLoop[3].egressFifo ;
  wire \n_15_egressLoop[5].egressFifo ;
  wire \n_15_egressLoop[7].egressFifo ;
  wire \n_16_egressLoop[3].egressFifo ;
  wire \n_16_egressLoop[5].egressFifo ;
  wire \n_16_egressLoop[7].egressFifo ;
  wire \n_16_ingressLoop[0].ingressFifo ;
  wire \n_16_ingressLoop[1].ingressFifo ;
  wire \n_16_ingressLoop[2].ingressFifo ;
  wire \n_16_ingressLoop[3].ingressFifo ;
  wire \n_16_ingressLoop[4].ingressFifo ;
  wire \n_16_ingressLoop[5].ingressFifo ;
  wire \n_16_ingressLoop[6].ingressFifo ;
  wire \n_16_ingressLoop[7].ingressFifo ;
  wire \n_17_egressLoop[3].egressFifo ;
  wire \n_17_egressLoop[5].egressFifo ;
  wire \n_17_egressLoop[7].egressFifo ;
  wire \n_17_ingressLoop[0].ingressFifo ;
  wire \n_17_ingressLoop[1].ingressFifo ;
  wire \n_17_ingressLoop[2].ingressFifo ;
  wire \n_17_ingressLoop[3].ingressFifo ;
  wire \n_17_ingressLoop[4].ingressFifo ;
  wire \n_17_ingressLoop[5].ingressFifo ;
  wire \n_17_ingressLoop[6].ingressFifo ;
  wire \n_17_ingressLoop[7].ingressFifo ;
  wire \n_18_egressLoop[3].egressFifo ;
  wire \n_18_egressLoop[5].egressFifo ;
  wire \n_18_egressLoop[7].egressFifo ;
  wire \n_18_ingressLoop[0].ingressFifo ;
  wire \n_18_ingressLoop[1].ingressFifo ;
  wire \n_18_ingressLoop[2].ingressFifo ;
  wire \n_18_ingressLoop[3].ingressFifo ;
  wire \n_18_ingressLoop[4].ingressFifo ;
  wire \n_18_ingressLoop[5].ingressFifo ;
  wire \n_18_ingressLoop[6].ingressFifo ;
  wire \n_18_ingressLoop[7].ingressFifo ;
  wire \n_19_egressLoop[3].egressFifo ;
  wire \n_19_egressLoop[5].egressFifo ;
  wire \n_19_egressLoop[7].egressFifo ;
  wire \n_19_ingressLoop[0].ingressFifo ;
  wire \n_19_ingressLoop[1].ingressFifo ;
  wire \n_19_ingressLoop[2].ingressFifo ;
  wire \n_19_ingressLoop[3].ingressFifo ;
  wire \n_19_ingressLoop[4].ingressFifo ;
  wire \n_19_ingressLoop[5].ingressFifo ;
  wire \n_19_ingressLoop[6].ingressFifo ;
  wire \n_19_ingressLoop[7].ingressFifo ;
  wire \n_1_egressLoop[3].egressFifo ;
  wire \n_1_egressLoop[5].egressFifo ;
  wire \n_1_egressLoop[7].egressFifo ;
  wire \n_20_egressLoop[3].egressFifo ;
  wire \n_20_egressLoop[5].egressFifo ;
  wire \n_20_egressLoop[7].egressFifo ;
  wire \n_20_ingressLoop[0].ingressFifo ;
  wire \n_20_ingressLoop[1].ingressFifo ;
  wire \n_20_ingressLoop[2].ingressFifo ;
  wire \n_20_ingressLoop[3].ingressFifo ;
  wire \n_20_ingressLoop[4].ingressFifo ;
  wire \n_20_ingressLoop[5].ingressFifo ;
  wire \n_20_ingressLoop[6].ingressFifo ;
  wire \n_20_ingressLoop[7].ingressFifo ;
  wire \n_21_egressLoop[3].egressFifo ;
  wire \n_21_egressLoop[5].egressFifo ;
  wire \n_21_egressLoop[7].egressFifo ;
  wire \n_21_ingressLoop[0].ingressFifo ;
  wire \n_21_ingressLoop[1].ingressFifo ;
  wire \n_21_ingressLoop[2].ingressFifo ;
  wire \n_21_ingressLoop[3].ingressFifo ;
  wire \n_21_ingressLoop[4].ingressFifo ;
  wire \n_21_ingressLoop[5].ingressFifo ;
  wire \n_21_ingressLoop[6].ingressFifo ;
  wire \n_21_ingressLoop[7].ingressFifo ;
  wire \n_22_egressLoop[3].egressFifo ;
  wire \n_22_egressLoop[5].egressFifo ;
  wire \n_22_egressLoop[7].egressFifo ;
  wire \n_22_ingressLoop[0].ingressFifo ;
  wire \n_22_ingressLoop[1].ingressFifo ;
  wire \n_22_ingressLoop[2].ingressFifo ;
  wire \n_22_ingressLoop[3].ingressFifo ;
  wire \n_22_ingressLoop[4].ingressFifo ;
  wire \n_22_ingressLoop[5].ingressFifo ;
  wire \n_22_ingressLoop[6].ingressFifo ;
  wire \n_22_ingressLoop[7].ingressFifo ;
  wire \n_23_egressLoop[3].egressFifo ;
  wire \n_23_egressLoop[5].egressFifo ;
  wire \n_23_egressLoop[7].egressFifo ;
  wire \n_23_ingressLoop[0].ingressFifo ;
  wire \n_23_ingressLoop[1].ingressFifo ;
  wire \n_23_ingressLoop[2].ingressFifo ;
  wire \n_23_ingressLoop[3].ingressFifo ;
  wire \n_23_ingressLoop[4].ingressFifo ;
  wire \n_23_ingressLoop[5].ingressFifo ;
  wire \n_23_ingressLoop[6].ingressFifo ;
  wire \n_23_ingressLoop[7].ingressFifo ;
  wire \n_24_egressLoop[3].egressFifo ;
  wire \n_24_egressLoop[5].egressFifo ;
  wire \n_24_egressLoop[7].egressFifo ;
  wire \n_24_ingressLoop[0].ingressFifo ;
  wire \n_24_ingressLoop[1].ingressFifo ;
  wire \n_24_ingressLoop[2].ingressFifo ;
  wire \n_24_ingressLoop[3].ingressFifo ;
  wire \n_24_ingressLoop[4].ingressFifo ;
  wire \n_24_ingressLoop[5].ingressFifo ;
  wire \n_24_ingressLoop[6].ingressFifo ;
  wire \n_24_ingressLoop[7].ingressFifo ;
  wire \n_25_egressLoop[3].egressFifo ;
  wire \n_25_egressLoop[5].egressFifo ;
  wire \n_25_egressLoop[7].egressFifo ;
  wire \n_25_ingressLoop[0].ingressFifo ;
  wire \n_25_ingressLoop[1].ingressFifo ;
  wire \n_25_ingressLoop[2].ingressFifo ;
  wire \n_25_ingressLoop[3].ingressFifo ;
  wire \n_25_ingressLoop[4].ingressFifo ;
  wire \n_25_ingressLoop[5].ingressFifo ;
  wire \n_25_ingressLoop[6].ingressFifo ;
  wire \n_25_ingressLoop[7].ingressFifo ;
  wire \n_26_egressLoop[3].egressFifo ;
  wire \n_26_egressLoop[5].egressFifo ;
  wire \n_26_egressLoop[7].egressFifo ;
  wire \n_26_ingressLoop[0].ingressFifo ;
  wire \n_26_ingressLoop[1].ingressFifo ;
  wire \n_26_ingressLoop[2].ingressFifo ;
  wire \n_26_ingressLoop[3].ingressFifo ;
  wire \n_26_ingressLoop[4].ingressFifo ;
  wire \n_26_ingressLoop[5].ingressFifo ;
  wire \n_26_ingressLoop[6].ingressFifo ;
  wire \n_26_ingressLoop[7].ingressFifo ;
  wire \n_27_egressLoop[3].egressFifo ;
  wire \n_27_egressLoop[5].egressFifo ;
  wire \n_27_egressLoop[7].egressFifo ;
  wire \n_27_ingressLoop[0].ingressFifo ;
  wire \n_27_ingressLoop[1].ingressFifo ;
  wire \n_27_ingressLoop[2].ingressFifo ;
  wire \n_27_ingressLoop[3].ingressFifo ;
  wire \n_27_ingressLoop[4].ingressFifo ;
  wire \n_27_ingressLoop[5].ingressFifo ;
  wire \n_27_ingressLoop[6].ingressFifo ;
  wire \n_27_ingressLoop[7].ingressFifo ;
  wire \n_28_egressLoop[3].egressFifo ;
  wire \n_28_egressLoop[5].egressFifo ;
  wire \n_28_egressLoop[7].egressFifo ;
  wire \n_28_ingressLoop[0].ingressFifo ;
  wire \n_28_ingressLoop[1].ingressFifo ;
  wire \n_28_ingressLoop[2].ingressFifo ;
  wire \n_28_ingressLoop[3].ingressFifo ;
  wire \n_28_ingressLoop[4].ingressFifo ;
  wire \n_28_ingressLoop[5].ingressFifo ;
  wire \n_28_ingressLoop[6].ingressFifo ;
  wire \n_28_ingressLoop[7].ingressFifo ;
  wire \n_29_egressLoop[3].egressFifo ;
  wire \n_29_egressLoop[5].egressFifo ;
  wire \n_29_egressLoop[7].egressFifo ;
  wire \n_29_ingressLoop[0].ingressFifo ;
  wire \n_29_ingressLoop[1].ingressFifo ;
  wire \n_29_ingressLoop[2].ingressFifo ;
  wire \n_29_ingressLoop[3].ingressFifo ;
  wire \n_29_ingressLoop[4].ingressFifo ;
  wire \n_29_ingressLoop[5].ingressFifo ;
  wire \n_29_ingressLoop[6].ingressFifo ;
  wire \n_29_ingressLoop[7].ingressFifo ;
  wire \n_2_egressLoop[3].egressFifo ;
  wire \n_2_egressLoop[5].egressFifo ;
  wire \n_2_egressLoop[7].egressFifo ;
  wire \n_30_egressLoop[3].egressFifo ;
  wire \n_30_egressLoop[5].egressFifo ;
  wire \n_30_egressLoop[7].egressFifo ;
  wire \n_30_ingressLoop[0].ingressFifo ;
  wire \n_30_ingressLoop[1].ingressFifo ;
  wire \n_30_ingressLoop[2].ingressFifo ;
  wire \n_30_ingressLoop[3].ingressFifo ;
  wire \n_30_ingressLoop[4].ingressFifo ;
  wire \n_30_ingressLoop[5].ingressFifo ;
  wire \n_30_ingressLoop[6].ingressFifo ;
  wire \n_30_ingressLoop[7].ingressFifo ;
  wire \n_31_egressLoop[3].egressFifo ;
  wire \n_31_egressLoop[5].egressFifo ;
  wire \n_31_egressLoop[7].egressFifo ;
  wire \n_31_ingressLoop[0].ingressFifo ;
  wire \n_31_ingressLoop[1].ingressFifo ;
  wire \n_31_ingressLoop[2].ingressFifo ;
  wire \n_31_ingressLoop[3].ingressFifo ;
  wire \n_31_ingressLoop[4].ingressFifo ;
  wire \n_31_ingressLoop[5].ingressFifo ;
  wire \n_31_ingressLoop[6].ingressFifo ;
  wire \n_31_ingressLoop[7].ingressFifo ;
  wire \n_32_egressLoop[3].egressFifo ;
  wire \n_32_egressLoop[5].egressFifo ;
  wire \n_32_egressLoop[7].egressFifo ;
  wire \n_33_egressLoop[7].egressFifo ;
  wire \n_34_egressLoop[7].egressFifo ;
  wire \n_35_egressLoop[7].egressFifo ;
  wire \n_3_egressLoop[3].egressFifo ;
  wire \n_3_egressLoop[5].egressFifo ;
  wire \n_3_egressLoop[7].egressFifo ;
  wire \n_4_egressLoop[3].egressFifo ;
  wire \n_4_egressLoop[5].egressFifo ;
  wire \n_4_egressLoop[7].egressFifo ;
  wire \n_5_egressLoop[3].egressFifo ;
  wire \n_5_egressLoop[5].egressFifo ;
  wire \n_5_egressLoop[7].egressFifo ;
  wire \n_6_egressLoop[3].egressFifo ;
  wire \n_6_egressLoop[5].egressFifo ;
  wire \n_6_egressLoop[7].egressFifo ;
  wire \n_7_egressLoop[3].egressFifo ;
  wire \n_7_egressLoop[5].egressFifo ;
  wire \n_7_egressLoop[7].egressFifo ;
  wire \n_8_egressLoop[3].egressFifo ;
  wire \n_8_egressLoop[5].egressFifo ;
  wire \n_8_egressLoop[7].egressFifo ;
  wire \n_9_egressLoop[3].egressFifo ;
  wire \n_9_egressLoop[5].egressFifo ;
  wire \n_9_egressLoop[7].egressFifo ;
  wire [9:0]p_0_in__0_73;
  wire rd_en;
  wire reset;
  wire [15:0]\rnd1_2[0]_0 ;
  wire [15:0]\rnd1_2[10]_10 ;
  wire [15:0]\rnd1_2[11]_11 ;
  wire [15:0]\rnd1_2[12]_12 ;
  wire [15:0]\rnd1_2[13]_13 ;
  wire [15:0]\rnd1_2[14]_14 ;
  wire [15:0]\rnd1_2[15]_15 ;
  wire [15:0]\rnd1_2[1]_1 ;
  wire [15:0]\rnd1_2[2]_2 ;
  wire [15:0]\rnd1_2[3]_3 ;
  wire [15:0]\rnd1_2[4]_4 ;
  wire [15:0]\rnd1_2[5]_5 ;
  wire [15:0]\rnd1_2[6]_6 ;
  wire [15:0]\rnd1_2[7]_7 ;
  wire [15:0]\rnd1_2[8]_8 ;
  wire [15:0]\rnd1_2[9]_9 ;
  wire [15:0]\rnd2_3[0]_16 ;
  wire [15:0]\rnd2_3[10]_25 ;
  wire [15:0]\rnd2_3[11]_27 ;
  wire [15:0]\rnd2_3[12]_28 ;
  wire [15:0]\rnd2_3[13]_30 ;
  wire [15:0]\rnd2_3[14]_29 ;
  wire [15:0]\rnd2_3[15]_31 ;
  wire [15:0]\rnd2_3[1]_18 ;
  wire [15:0]\rnd2_3[2]_17 ;
  wire [15:0]\rnd2_3[3]_19 ;
  wire [15:0]\rnd2_3[4]_20 ;
  wire [15:0]\rnd2_3[5]_22 ;
  wire [15:0]\rnd2_3[6]_21 ;
  wire [15:0]\rnd2_3[7]_23 ;
  wire [15:0]\rnd2_3[8]_24 ;
  wire [15:0]\rnd2_3[9]_26 ;
  wire [15:0]\rnd3_4[0]_32 ;
  wire [15:0]\rnd3_4[10]_42 ;
  wire [15:0]\rnd3_4[11]_46 ;
  wire [15:0]\rnd3_4[12]_35 ;
  wire [15:0]\rnd3_4[13]_39 ;
  wire [15:0]\rnd3_4[14]_43 ;
  wire [15:0]\rnd3_4[15]_47 ;
  wire [15:0]\rnd3_4[1]_36 ;
  wire [15:0]\rnd3_4[2]_40 ;
  wire [15:0]\rnd3_4[3]_44 ;
  wire [15:0]\rnd3_4[4]_33 ;
  wire [15:0]\rnd3_4[5]_37 ;
  wire [15:0]\rnd3_4[6]_41 ;
  wire [15:0]\rnd3_4[7]_45 ;
  wire [15:0]\rnd3_4[8]_34 ;
  wire [15:0]\rnd3_4[9]_38 ;
  wire [15:0]\toBft[11]_69 ;
  wire [15:0]\toBft[13]_70 ;
  wire [15:0]\toBft[15]_71 ;
  wire [15:0]\toBft[1]_64 ;
  wire [15:0]\toBft[3]_65 ;
  wire [15:0]\toBft[5]_66 ;
  wire [15:0]\toBft[7]_67 ;
  wire [15:0]\toBft[9]_68 ;
  wire wbClk;
  wire wbDataForInput;
  wire wbDataForInputReg;
  wire wbDataForOutput;
  wire [31:0]wbInputData;
  wire [31:0]wbOutputData;
  wire wbWriteOut;

zynq_bd_round_1 arnd1
       (.I1({\toBft[3]_65 ,\n_16_ingressLoop[1].ingressFifo ,\n_17_ingressLoop[1].ingressFifo ,\n_18_ingressLoop[1].ingressFifo ,\n_19_ingressLoop[1].ingressFifo ,\n_20_ingressLoop[1].ingressFifo ,\n_21_ingressLoop[1].ingressFifo ,\n_22_ingressLoop[1].ingressFifo ,\n_23_ingressLoop[1].ingressFifo ,\n_24_ingressLoop[1].ingressFifo ,\n_25_ingressLoop[1].ingressFifo ,\n_26_ingressLoop[1].ingressFifo ,\n_27_ingressLoop[1].ingressFifo ,\n_28_ingressLoop[1].ingressFifo ,\n_29_ingressLoop[1].ingressFifo ,\n_30_ingressLoop[1].ingressFifo ,\n_31_ingressLoop[1].ingressFifo }),
        .I2({\toBft[5]_66 ,\n_16_ingressLoop[2].ingressFifo ,\n_17_ingressLoop[2].ingressFifo ,\n_18_ingressLoop[2].ingressFifo ,\n_19_ingressLoop[2].ingressFifo ,\n_20_ingressLoop[2].ingressFifo ,\n_21_ingressLoop[2].ingressFifo ,\n_22_ingressLoop[2].ingressFifo ,\n_23_ingressLoop[2].ingressFifo ,\n_24_ingressLoop[2].ingressFifo ,\n_25_ingressLoop[2].ingressFifo ,\n_26_ingressLoop[2].ingressFifo ,\n_27_ingressLoop[2].ingressFifo ,\n_28_ingressLoop[2].ingressFifo ,\n_29_ingressLoop[2].ingressFifo ,\n_30_ingressLoop[2].ingressFifo ,\n_31_ingressLoop[2].ingressFifo }),
        .I3({\toBft[7]_67 ,\n_16_ingressLoop[3].ingressFifo ,\n_17_ingressLoop[3].ingressFifo ,\n_18_ingressLoop[3].ingressFifo ,\n_19_ingressLoop[3].ingressFifo ,\n_20_ingressLoop[3].ingressFifo ,\n_21_ingressLoop[3].ingressFifo ,\n_22_ingressLoop[3].ingressFifo ,\n_23_ingressLoop[3].ingressFifo ,\n_24_ingressLoop[3].ingressFifo ,\n_25_ingressLoop[3].ingressFifo ,\n_26_ingressLoop[3].ingressFifo ,\n_27_ingressLoop[3].ingressFifo ,\n_28_ingressLoop[3].ingressFifo ,\n_29_ingressLoop[3].ingressFifo ,\n_30_ingressLoop[3].ingressFifo ,\n_31_ingressLoop[3].ingressFifo }),
        .I4({\toBft[9]_68 ,\n_16_ingressLoop[4].ingressFifo ,\n_17_ingressLoop[4].ingressFifo ,\n_18_ingressLoop[4].ingressFifo ,\n_19_ingressLoop[4].ingressFifo ,\n_20_ingressLoop[4].ingressFifo ,\n_21_ingressLoop[4].ingressFifo ,\n_22_ingressLoop[4].ingressFifo ,\n_23_ingressLoop[4].ingressFifo ,\n_24_ingressLoop[4].ingressFifo ,\n_25_ingressLoop[4].ingressFifo ,\n_26_ingressLoop[4].ingressFifo ,\n_27_ingressLoop[4].ingressFifo ,\n_28_ingressLoop[4].ingressFifo ,\n_29_ingressLoop[4].ingressFifo ,\n_30_ingressLoop[4].ingressFifo ,\n_31_ingressLoop[4].ingressFifo }),
        .I5({\toBft[11]_69 ,\n_16_ingressLoop[5].ingressFifo ,\n_17_ingressLoop[5].ingressFifo ,\n_18_ingressLoop[5].ingressFifo ,\n_19_ingressLoop[5].ingressFifo ,\n_20_ingressLoop[5].ingressFifo ,\n_21_ingressLoop[5].ingressFifo ,\n_22_ingressLoop[5].ingressFifo ,\n_23_ingressLoop[5].ingressFifo ,\n_24_ingressLoop[5].ingressFifo ,\n_25_ingressLoop[5].ingressFifo ,\n_26_ingressLoop[5].ingressFifo ,\n_27_ingressLoop[5].ingressFifo ,\n_28_ingressLoop[5].ingressFifo ,\n_29_ingressLoop[5].ingressFifo ,\n_30_ingressLoop[5].ingressFifo ,\n_31_ingressLoop[5].ingressFifo }),
        .I6({\toBft[13]_70 ,\n_16_ingressLoop[6].ingressFifo ,\n_17_ingressLoop[6].ingressFifo ,\n_18_ingressLoop[6].ingressFifo ,\n_19_ingressLoop[6].ingressFifo ,\n_20_ingressLoop[6].ingressFifo ,\n_21_ingressLoop[6].ingressFifo ,\n_22_ingressLoop[6].ingressFifo ,\n_23_ingressLoop[6].ingressFifo ,\n_24_ingressLoop[6].ingressFifo ,\n_25_ingressLoop[6].ingressFifo ,\n_26_ingressLoop[6].ingressFifo ,\n_27_ingressLoop[6].ingressFifo ,\n_28_ingressLoop[6].ingressFifo ,\n_29_ingressLoop[6].ingressFifo ,\n_30_ingressLoop[6].ingressFifo ,\n_31_ingressLoop[6].ingressFifo }),
        .I7({\toBft[15]_71 ,\n_16_ingressLoop[7].ingressFifo ,\n_17_ingressLoop[7].ingressFifo ,\n_18_ingressLoop[7].ingressFifo ,\n_19_ingressLoop[7].ingressFifo ,\n_20_ingressLoop[7].ingressFifo ,\n_21_ingressLoop[7].ingressFifo ,\n_22_ingressLoop[7].ingressFifo ,\n_23_ingressLoop[7].ingressFifo ,\n_24_ingressLoop[7].ingressFifo ,\n_25_ingressLoop[7].ingressFifo ,\n_26_ingressLoop[7].ingressFifo ,\n_27_ingressLoop[7].ingressFifo ,\n_28_ingressLoop[7].ingressFifo ,\n_29_ingressLoop[7].ingressFifo ,\n_30_ingressLoop[7].ingressFifo ,\n_31_ingressLoop[7].ingressFifo }),
        .bftClk(bftClk),
        .fifo_out({\toBft[1]_64 ,\n_16_ingressLoop[0].ingressFifo ,\n_17_ingressLoop[0].ingressFifo ,\n_18_ingressLoop[0].ingressFifo ,\n_19_ingressLoop[0].ingressFifo ,\n_20_ingressLoop[0].ingressFifo ,\n_21_ingressLoop[0].ingressFifo ,\n_22_ingressLoop[0].ingressFifo ,\n_23_ingressLoop[0].ingressFifo ,\n_24_ingressLoop[0].ingressFifo ,\n_25_ingressLoop[0].ingressFifo ,\n_26_ingressLoop[0].ingressFifo ,\n_27_ingressLoop[0].ingressFifo ,\n_28_ingressLoop[0].ingressFifo ,\n_29_ingressLoop[0].ingressFifo ,\n_30_ingressLoop[0].ingressFifo ,\n_31_ingressLoop[0].ingressFifo }),
        .\xOut[0] (\rnd1_2[0]_0 ),
        .\xOut[10] (\rnd1_2[10]_10 ),
        .\xOut[11] (\rnd1_2[11]_11 ),
        .\xOut[12] (\rnd1_2[12]_12 ),
        .\xOut[13] (\rnd1_2[13]_13 ),
        .\xOut[14] (\rnd1_2[14]_14 ),
        .\xOut[15] (\rnd1_2[15]_15 ),
        .\xOut[1] (\rnd1_2[1]_1 ),
        .\xOut[2] (\rnd1_2[2]_2 ),
        .\xOut[3] (\rnd1_2[3]_3 ),
        .\xOut[4] (\rnd1_2[4]_4 ),
        .\xOut[5] (\rnd1_2[5]_5 ),
        .\xOut[6] (\rnd1_2[6]_6 ),
        .\xOut[7] (\rnd1_2[7]_7 ),
        .\xOut[8] (\rnd1_2[8]_8 ),
        .\xOut[9] (\rnd1_2[9]_9 ));
zynq_bd_round_2 arnd2
       (.I1(\rnd1_2[3]_3 ),
        .I2(\rnd1_2[6]_6 ),
        .I3(\rnd1_2[7]_7 ),
        .I4(\rnd1_2[10]_10 ),
        .I5(\rnd1_2[11]_11 ),
        .I6(\rnd1_2[14]_14 ),
        .I7(\rnd1_2[15]_15 ),
        .O1(\rnd2_3[0]_16 ),
        .O2(\rnd2_3[1]_18 ),
        .O3(\rnd2_3[4]_20 ),
        .O4(\rnd2_3[5]_22 ),
        .O5(\rnd2_3[8]_24 ),
        .O6(\rnd2_3[9]_26 ),
        .O7(\rnd2_3[12]_28 ),
        .O8(\rnd2_3[13]_30 ),
        .bftClk(bftClk),
        .\xOut[0] (\rnd1_2[0]_0 ),
        .\xOut[10] (\rnd2_3[10]_25 ),
        .\xOut[11] (\rnd2_3[11]_27 ),
        .\xOut[12] (\rnd1_2[12]_12 ),
        .\xOut[13] (\rnd1_2[13]_13 ),
        .\xOut[14] (\rnd2_3[14]_29 ),
        .\xOut[15] (\rnd2_3[15]_31 ),
        .\xOut[1] (\rnd1_2[1]_1 ),
        .\xOut[2] (\rnd2_3[2]_17 ),
        .\xOut[3] (\rnd2_3[3]_19 ),
        .\xOut[4] (\rnd1_2[4]_4 ),
        .\xOut[5] (\rnd1_2[5]_5 ),
        .\xOut[6] (\rnd2_3[6]_21 ),
        .\xOut[7] (\rnd2_3[7]_23 ),
        .\xOut[8] (\rnd1_2[8]_8 ),
        .\xOut[9] (\rnd1_2[9]_9 ),
        .xStep(\rnd1_2[2]_2 ));
zynq_bd_round_3 arnd3
       (.I1(\rnd2_3[12]_28 ),
        .I2(\rnd2_3[5]_22 ),
        .I3(\rnd2_3[13]_30 ),
        .I4(\rnd2_3[6]_21 ),
        .I5(\rnd2_3[14]_29 ),
        .I6(\rnd2_3[7]_23 ),
        .I7(\rnd2_3[15]_31 ),
        .O1(\rnd2_3[0]_16 ),
        .O2(\rnd2_3[1]_18 ),
        .O3(\rnd3_4[2]_40 ),
        .O4(\rnd3_4[10]_42 ),
        .O5(\rnd2_3[8]_24 ),
        .O6(\rnd2_3[9]_26 ),
        .O7(\rnd3_4[3]_44 ),
        .O8(\rnd3_4[11]_46 ),
        .bftClk(bftClk),
        .\xOut[0] (\rnd3_4[0]_32 ),
        .\xOut[10] (\rnd2_3[10]_25 ),
        .\xOut[11] (\rnd2_3[11]_27 ),
        .\xOut[12] (\rnd3_4[12]_35 ),
        .\xOut[13] (\rnd3_4[13]_39 ),
        .\xOut[14] (\rnd3_4[14]_43 ),
        .\xOut[15] (\rnd3_4[15]_47 ),
        .\xOut[1] (\rnd3_4[1]_36 ),
        .\xOut[2] (\rnd2_3[2]_17 ),
        .\xOut[3] (\rnd2_3[3]_19 ),
        .\xOut[4] (\rnd3_4[4]_33 ),
        .\xOut[5] (\rnd3_4[5]_37 ),
        .\xOut[6] (\rnd3_4[6]_41 ),
        .\xOut[7] (\rnd3_4[7]_45 ),
        .\xOut[8] (\rnd3_4[8]_34 ),
        .\xOut[9] (\rnd3_4[9]_38 ),
        .xStep(\rnd2_3[4]_20 ));
zynq_bd_round_4 arnd4
       (.I1(\rnd3_4[9]_38 ),
        .I2(\rnd3_4[10]_42 ),
        .I3(\rnd3_4[11]_46 ),
        .I4(\rnd3_4[12]_35 ),
        .I5(\rnd3_4[13]_39 ),
        .I6(\rnd3_4[14]_43 ),
        .I7(\rnd3_4[15]_47 ),
        .O1({\fromBft[9]_51 ,\fromBft[8]_49 }),
        .O2({\fromBft[3]_54 ,\fromBft[2]_52 }),
        .O3(\rnd3_4[2]_40 ),
        .O4({\fromBft[11]_55 ,\fromBft[10]_53 }),
        .O5({\fromBft[5]_58 ,\fromBft[4]_56 }),
        .O6({\fromBft[13]_59 ,\fromBft[12]_57 }),
        .O7(\rnd3_4[3]_44 ),
        .O8({\fromBft[7]_62 ,\fromBft[6]_60 }),
        .O9({\fromBft[15]_63 ,\fromBft[14]_61 }),
        .bftClk(bftClk),
        .din({\fromBft[1]_50 ,\fromBft[0]_48 }),
        .\xOut[0] (\rnd3_4[0]_32 ),
        .\xOut[1] (\rnd3_4[1]_36 ),
        .\xOut[4] (\rnd3_4[4]_33 ),
        .\xOut[5] (\rnd3_4[5]_37 ),
        .\xOut[6] (\rnd3_4[6]_41 ),
        .\xOut[7] (\rnd3_4[7]_45 ),
        .xStep(\rnd3_4[8]_34 ));
FDRE demuxState_reg
       (.C(wbClk),
        .CE(1'b1),
        .D(\n_35_egressLoop[7].egressFifo ),
        .Q(n_0_demuxState_reg),
        .R(reset));
zynq_bd_FifoBuffer \egressLoop[0].egressFifo 
       (.I1(\n_0_fifoSelect_reg[0] ),
        .Q(\n_0_validForEgressFifo_reg[9] ),
        .bftClk(bftClk),
        .din({\fromBft[1]_50 ,\fromBft[0]_48 }),
        .fifo_out(dout6_in),
        .full6_in(full6_in),
        .reset(reset),
        .wbClk(wbClk));
zynq_bd_FifoBuffer_1 \egressLoop[1].egressFifo 
       (.I1(\n_0_fifoSelect_reg[1] ),
        .Q(\n_0_validForEgressFifo_reg[9] ),
        .bftClk(bftClk),
        .din({\fromBft[3]_54 ,\fromBft[2]_52 }),
        .fifo_out(dout5_in),
        .full5_in(full5_in),
        .reset(reset),
        .wbClk(wbClk));
zynq_bd_FifoBuffer_2 \egressLoop[2].egressFifo 
       (.I1(\n_0_fifoSelect_reg[2] ),
        .Q(\n_0_validForEgressFifo_reg[9] ),
        .bftClk(bftClk),
        .din({\fromBft[5]_58 ,\fromBft[4]_56 }),
        .fifo_out(dout4_in),
        .full4_in(full4_in),
        .reset(reset),
        .wbClk(wbClk));
zynq_bd_FifoBuffer_3 \egressLoop[3].egressFifo 
       (.I1(\n_0_fifoSelect_reg[3] ),
        .I2(\n_0_fifoSelect_reg[4] ),
        .I3(\n_0_fifoSelect_reg[0] ),
        .I4(dout6_in),
        .O1(\n_1_egressLoop[3].egressFifo ),
        .O10(\n_10_egressLoop[3].egressFifo ),
        .O11(\n_11_egressLoop[3].egressFifo ),
        .O12(\n_12_egressLoop[3].egressFifo ),
        .O13(\n_13_egressLoop[3].egressFifo ),
        .O14(\n_14_egressLoop[3].egressFifo ),
        .O15(\n_15_egressLoop[3].egressFifo ),
        .O16(\n_16_egressLoop[3].egressFifo ),
        .O17(\n_17_egressLoop[3].egressFifo ),
        .O18(\n_18_egressLoop[3].egressFifo ),
        .O19(\n_19_egressLoop[3].egressFifo ),
        .O2(\n_2_egressLoop[3].egressFifo ),
        .O20(\n_20_egressLoop[3].egressFifo ),
        .O21(\n_21_egressLoop[3].egressFifo ),
        .O22(\n_22_egressLoop[3].egressFifo ),
        .O23(\n_23_egressLoop[3].egressFifo ),
        .O24(\n_24_egressLoop[3].egressFifo ),
        .O25(\n_25_egressLoop[3].egressFifo ),
        .O26(\n_26_egressLoop[3].egressFifo ),
        .O27(\n_27_egressLoop[3].egressFifo ),
        .O28(\n_28_egressLoop[3].egressFifo ),
        .O29(\n_29_egressLoop[3].egressFifo ),
        .O3(\n_3_egressLoop[3].egressFifo ),
        .O30(\n_30_egressLoop[3].egressFifo ),
        .O31(\n_31_egressLoop[3].egressFifo ),
        .O32(\n_32_egressLoop[3].egressFifo ),
        .O4(\n_4_egressLoop[3].egressFifo ),
        .O5(\n_5_egressLoop[3].egressFifo ),
        .O6(\n_6_egressLoop[3].egressFifo ),
        .O7(\n_7_egressLoop[3].egressFifo ),
        .O8(\n_8_egressLoop[3].egressFifo ),
        .O9(\n_9_egressLoop[3].egressFifo ),
        .Q(\n_0_validForEgressFifo_reg[9] ),
        .bftClk(bftClk),
        .din({\fromBft[7]_62 ,\fromBft[6]_60 }),
        .fifo_out(dout2_in),
        .full3_in(full3_in),
        .reset(reset),
        .wbClk(wbClk));
zynq_bd_FifoBuffer_4 \egressLoop[4].egressFifo 
       (.I1(\n_0_fifoSelect_reg[4] ),
        .O1(\n_0_egressLoop[4].egressFifo ),
        .Q(\n_0_validForEgressFifo_reg[9] ),
        .bftClk(bftClk),
        .din({\fromBft[9]_51 ,\fromBft[8]_49 }),
        .fifo_out(dout2_in),
        .full1_in(full1_in),
        .full3_in(full3_in),
        .full4_in(full4_in),
        .full5_in(full5_in),
        .full6_in(full6_in),
        .reset(reset),
        .wbClk(wbClk));
zynq_bd_FifoBuffer_5 \egressLoop[5].egressFifo 
       (.I1(\n_0_fifoSelect_reg[5] ),
        .I2(\n_0_fifoSelect_reg[2] ),
        .I3(\n_0_fifoSelect_reg[1] ),
        .I4(dout5_in),
        .O1(\n_1_egressLoop[5].egressFifo ),
        .O10(\n_10_egressLoop[5].egressFifo ),
        .O11(\n_11_egressLoop[5].egressFifo ),
        .O12(\n_12_egressLoop[5].egressFifo ),
        .O13(\n_13_egressLoop[5].egressFifo ),
        .O14(\n_14_egressLoop[5].egressFifo ),
        .O15(\n_15_egressLoop[5].egressFifo ),
        .O16(\n_16_egressLoop[5].egressFifo ),
        .O17(\n_17_egressLoop[5].egressFifo ),
        .O18(\n_18_egressLoop[5].egressFifo ),
        .O19(\n_19_egressLoop[5].egressFifo ),
        .O2(\n_2_egressLoop[5].egressFifo ),
        .O20(\n_20_egressLoop[5].egressFifo ),
        .O21(\n_21_egressLoop[5].egressFifo ),
        .O22(\n_22_egressLoop[5].egressFifo ),
        .O23(\n_23_egressLoop[5].egressFifo ),
        .O24(\n_24_egressLoop[5].egressFifo ),
        .O25(\n_25_egressLoop[5].egressFifo ),
        .O26(\n_26_egressLoop[5].egressFifo ),
        .O27(\n_27_egressLoop[5].egressFifo ),
        .O28(\n_28_egressLoop[5].egressFifo ),
        .O29(\n_29_egressLoop[5].egressFifo ),
        .O3(\n_3_egressLoop[5].egressFifo ),
        .O30(\n_30_egressLoop[5].egressFifo ),
        .O31(\n_31_egressLoop[5].egressFifo ),
        .O32(\n_32_egressLoop[5].egressFifo ),
        .O4(\n_4_egressLoop[5].egressFifo ),
        .O5(\n_5_egressLoop[5].egressFifo ),
        .O6(\n_6_egressLoop[5].egressFifo ),
        .O7(\n_7_egressLoop[5].egressFifo ),
        .O8(\n_8_egressLoop[5].egressFifo ),
        .O9(\n_9_egressLoop[5].egressFifo ),
        .Q(\n_0_validForEgressFifo_reg[9] ),
        .bftClk(bftClk),
        .din({\fromBft[11]_55 ,\fromBft[10]_53 }),
        .fifo_out(dout4_in),
        .full1_in(full1_in),
        .reset(reset),
        .wbClk(wbClk));
zynq_bd_FifoBuffer_6 \egressLoop[6].egressFifo 
       (.I1(\n_0_fifoSelect_reg[6] ),
        .I2(\n_0_egressLoop[4].egressFifo ),
        .O1(\n_0_egressLoop[6].egressFifo ),
        .Q(\n_0_validForEgressFifo_reg[9] ),
        .bftClk(bftClk),
        .din({\fromBft[13]_59 ,\fromBft[12]_57 }),
        .fifo_out(dout0_in),
        .full0_in(full0_in),
        .reset(reset),
        .wbClk(wbClk));
zynq_bd_FifoBuffer_7 \egressLoop[7].egressFifo 
       (.D({\n_1_egressLoop[7].egressFifo ,\n_2_egressLoop[7].egressFifo ,\n_3_egressLoop[7].egressFifo ,\n_4_egressLoop[7].egressFifo ,\n_5_egressLoop[7].egressFifo ,\n_6_egressLoop[7].egressFifo ,\n_7_egressLoop[7].egressFifo ,\n_8_egressLoop[7].egressFifo ,\n_9_egressLoop[7].egressFifo ,\n_10_egressLoop[7].egressFifo ,\n_11_egressLoop[7].egressFifo ,\n_12_egressLoop[7].egressFifo ,\n_13_egressLoop[7].egressFifo ,\n_14_egressLoop[7].egressFifo ,\n_15_egressLoop[7].egressFifo ,\n_16_egressLoop[7].egressFifo ,\n_17_egressLoop[7].egressFifo ,\n_18_egressLoop[7].egressFifo ,\n_19_egressLoop[7].egressFifo ,\n_20_egressLoop[7].egressFifo ,\n_21_egressLoop[7].egressFifo ,\n_22_egressLoop[7].egressFifo ,\n_23_egressLoop[7].egressFifo ,\n_24_egressLoop[7].egressFifo ,\n_25_egressLoop[7].egressFifo ,\n_26_egressLoop[7].egressFifo ,\n_27_egressLoop[7].egressFifo ,\n_28_egressLoop[7].egressFifo ,\n_29_egressLoop[7].egressFifo ,\n_30_egressLoop[7].egressFifo ,\n_31_egressLoop[7].egressFifo ,\n_32_egressLoop[7].egressFifo }),
        .I1(\n_0_fifoSelect_reg[6] ),
        .I10(\n_5_egressLoop[5].egressFifo ),
        .I11(\n_5_egressLoop[3].egressFifo ),
        .I12(\n_6_egressLoop[5].egressFifo ),
        .I13(\n_6_egressLoop[3].egressFifo ),
        .I14(\n_7_egressLoop[5].egressFifo ),
        .I15(\n_7_egressLoop[3].egressFifo ),
        .I16(\n_8_egressLoop[5].egressFifo ),
        .I17(\n_8_egressLoop[3].egressFifo ),
        .I18(\n_9_egressLoop[5].egressFifo ),
        .I19(\n_9_egressLoop[3].egressFifo ),
        .I2(\n_1_egressLoop[5].egressFifo ),
        .I20(\n_10_egressLoop[5].egressFifo ),
        .I21(\n_10_egressLoop[3].egressFifo ),
        .I22(\n_11_egressLoop[5].egressFifo ),
        .I23(\n_11_egressLoop[3].egressFifo ),
        .I24(\n_12_egressLoop[5].egressFifo ),
        .I25(\n_12_egressLoop[3].egressFifo ),
        .I26(\n_13_egressLoop[5].egressFifo ),
        .I27(\n_13_egressLoop[3].egressFifo ),
        .I28(\n_14_egressLoop[5].egressFifo ),
        .I29(\n_14_egressLoop[3].egressFifo ),
        .I3(\n_1_egressLoop[3].egressFifo ),
        .I30(\n_15_egressLoop[5].egressFifo ),
        .I31(\n_15_egressLoop[3].egressFifo ),
        .I32(\n_16_egressLoop[5].egressFifo ),
        .I33(\n_16_egressLoop[3].egressFifo ),
        .I34(\n_17_egressLoop[5].egressFifo ),
        .I35(\n_17_egressLoop[3].egressFifo ),
        .I36(\n_18_egressLoop[5].egressFifo ),
        .I37(\n_18_egressLoop[3].egressFifo ),
        .I38(\n_19_egressLoop[5].egressFifo ),
        .I39(\n_19_egressLoop[3].egressFifo ),
        .I4(\n_2_egressLoop[5].egressFifo ),
        .I40(\n_20_egressLoop[5].egressFifo ),
        .I41(\n_20_egressLoop[3].egressFifo ),
        .I42(\n_21_egressLoop[5].egressFifo ),
        .I43(\n_21_egressLoop[3].egressFifo ),
        .I44(\n_22_egressLoop[5].egressFifo ),
        .I45(\n_22_egressLoop[3].egressFifo ),
        .I46(\n_23_egressLoop[5].egressFifo ),
        .I47(\n_23_egressLoop[3].egressFifo ),
        .I48(\n_24_egressLoop[5].egressFifo ),
        .I49(\n_24_egressLoop[3].egressFifo ),
        .I5(\n_2_egressLoop[3].egressFifo ),
        .I50(\n_25_egressLoop[5].egressFifo ),
        .I51(\n_25_egressLoop[3].egressFifo ),
        .I52(\n_26_egressLoop[5].egressFifo ),
        .I53(\n_26_egressLoop[3].egressFifo ),
        .I54(\n_27_egressLoop[5].egressFifo ),
        .I55(\n_27_egressLoop[3].egressFifo ),
        .I56(\n_28_egressLoop[5].egressFifo ),
        .I57(\n_28_egressLoop[3].egressFifo ),
        .I58(\n_29_egressLoop[5].egressFifo ),
        .I59(\n_29_egressLoop[3].egressFifo ),
        .I6(\n_3_egressLoop[5].egressFifo ),
        .I60(\n_30_egressLoop[5].egressFifo ),
        .I61(\n_30_egressLoop[3].egressFifo ),
        .I62(\n_31_egressLoop[5].egressFifo ),
        .I63(\n_31_egressLoop[3].egressFifo ),
        .I64(\n_32_egressLoop[5].egressFifo ),
        .I65(\n_32_egressLoop[3].egressFifo ),
        .I66(n_0_demuxState_reg),
        .I7(\n_3_egressLoop[3].egressFifo ),
        .I8(\n_4_egressLoop[5].egressFifo ),
        .I9(\n_4_egressLoop[3].egressFifo ),
        .O1(\n_33_egressLoop[7].egressFifo ),
        .O2(\n_35_egressLoop[7].egressFifo ),
        .Q(\n_0_validForEgressFifo_reg[9] ),
        .SR(\n_34_egressLoop[7].egressFifo ),
        .bftClk(bftClk),
        .din({\fromBft[15]_63 ,\fromBft[14]_61 }),
        .fifo_out(dout0_in),
        .full0_in(full0_in),
        .rd_en(rd_en),
        .reset(reset),
        .wbClk(wbClk),
        .wbWriteOut(wbWriteOut));
FDRE error_reg
       (.C(wbClk),
        .CE(1'b1),
        .D(\n_0_egressLoop[6].egressFifo ),
        .Q(error),
        .R(1'b0));
LUT4 #(
    .INIT(16'hBBB8)) 
     \fifoSelect[0]_i_1 
       (.I0(rd_en),
        .I1(n_0_demuxState_reg),
        .I2(wbWriteOut),
        .I3(\n_0_fifoSelect_reg[0] ),
        .O(\n_0_fifoSelect[0]_i_1 ));
LUT5 #(
    .INIT(32'h0000C0CA)) 
     \fifoSelect[1]_i_1 
       (.I0(\n_0_fifoSelect_reg[1] ),
        .I1(\n_0_fifoSelect_reg[0] ),
        .I2(n_0_demuxState_reg),
        .I3(wbWriteOut),
        .I4(reset),
        .O(\n_0_fifoSelect[1]_i_1 ));
LUT5 #(
    .INIT(32'h0000C0CA)) 
     \fifoSelect[2]_i_1 
       (.I0(\n_0_fifoSelect_reg[2] ),
        .I1(\n_0_fifoSelect_reg[1] ),
        .I2(n_0_demuxState_reg),
        .I3(wbWriteOut),
        .I4(reset),
        .O(\n_0_fifoSelect[2]_i_1 ));
LUT5 #(
    .INIT(32'h0000C0CA)) 
     \fifoSelect[3]_i_1 
       (.I0(\n_0_fifoSelect_reg[3] ),
        .I1(\n_0_fifoSelect_reg[2] ),
        .I2(n_0_demuxState_reg),
        .I3(wbWriteOut),
        .I4(reset),
        .O(\n_0_fifoSelect[3]_i_1 ));
LUT5 #(
    .INIT(32'h0000C0CA)) 
     \fifoSelect[4]_i_1 
       (.I0(\n_0_fifoSelect_reg[4] ),
        .I1(\n_0_fifoSelect_reg[3] ),
        .I2(n_0_demuxState_reg),
        .I3(wbWriteOut),
        .I4(reset),
        .O(\n_0_fifoSelect[4]_i_1 ));
LUT5 #(
    .INIT(32'h0000C0CA)) 
     \fifoSelect[5]_i_1 
       (.I0(\n_0_fifoSelect_reg[5] ),
        .I1(\n_0_fifoSelect_reg[4] ),
        .I2(n_0_demuxState_reg),
        .I3(wbWriteOut),
        .I4(reset),
        .O(\n_0_fifoSelect[5]_i_1 ));
LUT5 #(
    .INIT(32'h0000C0CA)) 
     \fifoSelect[6]_i_1 
       (.I0(\n_0_fifoSelect_reg[6] ),
        .I1(\n_0_fifoSelect_reg[5] ),
        .I2(n_0_demuxState_reg),
        .I3(wbWriteOut),
        .I4(reset),
        .O(\n_0_fifoSelect[6]_i_1 ));
LUT5 #(
    .INIT(32'h0000C0CA)) 
     \fifoSelect[7]_i_1 
       (.I0(rd_en),
        .I1(\n_0_fifoSelect_reg[6] ),
        .I2(n_0_demuxState_reg),
        .I3(wbWriteOut),
        .I4(reset),
        .O(\n_0_fifoSelect[7]_i_1 ));
FDRE \fifoSelect_reg[0] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\n_0_fifoSelect[0]_i_1 ),
        .Q(\n_0_fifoSelect_reg[0] ),
        .R(reset));
FDRE \fifoSelect_reg[1] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\n_0_fifoSelect[1]_i_1 ),
        .Q(\n_0_fifoSelect_reg[1] ),
        .R(1'b0));
FDRE \fifoSelect_reg[2] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\n_0_fifoSelect[2]_i_1 ),
        .Q(\n_0_fifoSelect_reg[2] ),
        .R(1'b0));
FDRE \fifoSelect_reg[3] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\n_0_fifoSelect[3]_i_1 ),
        .Q(\n_0_fifoSelect_reg[3] ),
        .R(1'b0));
FDRE \fifoSelect_reg[4] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\n_0_fifoSelect[4]_i_1 ),
        .Q(\n_0_fifoSelect_reg[4] ),
        .R(1'b0));
FDRE \fifoSelect_reg[5] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\n_0_fifoSelect[5]_i_1 ),
        .Q(\n_0_fifoSelect_reg[5] ),
        .R(1'b0));
FDRE \fifoSelect_reg[6] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\n_0_fifoSelect[6]_i_1 ),
        .Q(\n_0_fifoSelect_reg[6] ),
        .R(1'b0));
FDRE \fifoSelect_reg[7] 
       (.C(wbClk),
        .CE(1'b1),
        .D(\n_0_fifoSelect[7]_i_1 ),
        .Q(rd_en),
        .R(1'b0));
FDRE ingressFifoWrEn_reg
       (.C(wbClk),
        .CE(1'b1),
        .D(p_0_in__0_73[0]),
        .Q(ingressFifoWrEn),
        .R(1'b0));
zynq_bd_FifoBuffer_8 \ingressLoop[0].ingressFifo 
       (.Q(loadState),
        .bftClk(bftClk),
        .fifo_out({\toBft[1]_64 ,\n_16_ingressLoop[0].ingressFifo ,\n_17_ingressLoop[0].ingressFifo ,\n_18_ingressLoop[0].ingressFifo ,\n_19_ingressLoop[0].ingressFifo ,\n_20_ingressLoop[0].ingressFifo ,\n_21_ingressLoop[0].ingressFifo ,\n_22_ingressLoop[0].ingressFifo ,\n_23_ingressLoop[0].ingressFifo ,\n_24_ingressLoop[0].ingressFifo ,\n_25_ingressLoop[0].ingressFifo ,\n_26_ingressLoop[0].ingressFifo ,\n_27_ingressLoop[0].ingressFifo ,\n_28_ingressLoop[0].ingressFifo ,\n_29_ingressLoop[0].ingressFifo ,\n_30_ingressLoop[0].ingressFifo ,\n_31_ingressLoop[0].ingressFifo }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
zynq_bd_FifoBuffer_9 \ingressLoop[1].ingressFifo 
       (.Q(loadState),
        .bftClk(bftClk),
        .fifo_out({\toBft[3]_65 ,\n_16_ingressLoop[1].ingressFifo ,\n_17_ingressLoop[1].ingressFifo ,\n_18_ingressLoop[1].ingressFifo ,\n_19_ingressLoop[1].ingressFifo ,\n_20_ingressLoop[1].ingressFifo ,\n_21_ingressLoop[1].ingressFifo ,\n_22_ingressLoop[1].ingressFifo ,\n_23_ingressLoop[1].ingressFifo ,\n_24_ingressLoop[1].ingressFifo ,\n_25_ingressLoop[1].ingressFifo ,\n_26_ingressLoop[1].ingressFifo ,\n_27_ingressLoop[1].ingressFifo ,\n_28_ingressLoop[1].ingressFifo ,\n_29_ingressLoop[1].ingressFifo ,\n_30_ingressLoop[1].ingressFifo ,\n_31_ingressLoop[1].ingressFifo }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
zynq_bd_FifoBuffer_10 \ingressLoop[2].ingressFifo 
       (.Q(loadState),
        .bftClk(bftClk),
        .fifo_out({\toBft[5]_66 ,\n_16_ingressLoop[2].ingressFifo ,\n_17_ingressLoop[2].ingressFifo ,\n_18_ingressLoop[2].ingressFifo ,\n_19_ingressLoop[2].ingressFifo ,\n_20_ingressLoop[2].ingressFifo ,\n_21_ingressLoop[2].ingressFifo ,\n_22_ingressLoop[2].ingressFifo ,\n_23_ingressLoop[2].ingressFifo ,\n_24_ingressLoop[2].ingressFifo ,\n_25_ingressLoop[2].ingressFifo ,\n_26_ingressLoop[2].ingressFifo ,\n_27_ingressLoop[2].ingressFifo ,\n_28_ingressLoop[2].ingressFifo ,\n_29_ingressLoop[2].ingressFifo ,\n_30_ingressLoop[2].ingressFifo ,\n_31_ingressLoop[2].ingressFifo }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
zynq_bd_FifoBuffer_11 \ingressLoop[3].ingressFifo 
       (.Q(loadState),
        .bftClk(bftClk),
        .fifo_out({\toBft[7]_67 ,\n_16_ingressLoop[3].ingressFifo ,\n_17_ingressLoop[3].ingressFifo ,\n_18_ingressLoop[3].ingressFifo ,\n_19_ingressLoop[3].ingressFifo ,\n_20_ingressLoop[3].ingressFifo ,\n_21_ingressLoop[3].ingressFifo ,\n_22_ingressLoop[3].ingressFifo ,\n_23_ingressLoop[3].ingressFifo ,\n_24_ingressLoop[3].ingressFifo ,\n_25_ingressLoop[3].ingressFifo ,\n_26_ingressLoop[3].ingressFifo ,\n_27_ingressLoop[3].ingressFifo ,\n_28_ingressLoop[3].ingressFifo ,\n_29_ingressLoop[3].ingressFifo ,\n_30_ingressLoop[3].ingressFifo ,\n_31_ingressLoop[3].ingressFifo }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
zynq_bd_FifoBuffer_12 \ingressLoop[4].ingressFifo 
       (.Q(loadState),
        .bftClk(bftClk),
        .fifo_out({\toBft[9]_68 ,\n_16_ingressLoop[4].ingressFifo ,\n_17_ingressLoop[4].ingressFifo ,\n_18_ingressLoop[4].ingressFifo ,\n_19_ingressLoop[4].ingressFifo ,\n_20_ingressLoop[4].ingressFifo ,\n_21_ingressLoop[4].ingressFifo ,\n_22_ingressLoop[4].ingressFifo ,\n_23_ingressLoop[4].ingressFifo ,\n_24_ingressLoop[4].ingressFifo ,\n_25_ingressLoop[4].ingressFifo ,\n_26_ingressLoop[4].ingressFifo ,\n_27_ingressLoop[4].ingressFifo ,\n_28_ingressLoop[4].ingressFifo ,\n_29_ingressLoop[4].ingressFifo ,\n_30_ingressLoop[4].ingressFifo ,\n_31_ingressLoop[4].ingressFifo }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
zynq_bd_FifoBuffer_13 \ingressLoop[5].ingressFifo 
       (.Q(loadState),
        .bftClk(bftClk),
        .fifo_out({\toBft[11]_69 ,\n_16_ingressLoop[5].ingressFifo ,\n_17_ingressLoop[5].ingressFifo ,\n_18_ingressLoop[5].ingressFifo ,\n_19_ingressLoop[5].ingressFifo ,\n_20_ingressLoop[5].ingressFifo ,\n_21_ingressLoop[5].ingressFifo ,\n_22_ingressLoop[5].ingressFifo ,\n_23_ingressLoop[5].ingressFifo ,\n_24_ingressLoop[5].ingressFifo ,\n_25_ingressLoop[5].ingressFifo ,\n_26_ingressLoop[5].ingressFifo ,\n_27_ingressLoop[5].ingressFifo ,\n_28_ingressLoop[5].ingressFifo ,\n_29_ingressLoop[5].ingressFifo ,\n_30_ingressLoop[5].ingressFifo ,\n_31_ingressLoop[5].ingressFifo }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
zynq_bd_FifoBuffer_14 \ingressLoop[6].ingressFifo 
       (.Q(loadState),
        .bftClk(bftClk),
        .fifo_out({\toBft[13]_70 ,\n_16_ingressLoop[6].ingressFifo ,\n_17_ingressLoop[6].ingressFifo ,\n_18_ingressLoop[6].ingressFifo ,\n_19_ingressLoop[6].ingressFifo ,\n_20_ingressLoop[6].ingressFifo ,\n_21_ingressLoop[6].ingressFifo ,\n_22_ingressLoop[6].ingressFifo ,\n_23_ingressLoop[6].ingressFifo ,\n_24_ingressLoop[6].ingressFifo ,\n_25_ingressLoop[6].ingressFifo ,\n_26_ingressLoop[6].ingressFifo ,\n_27_ingressLoop[6].ingressFifo ,\n_28_ingressLoop[6].ingressFifo ,\n_29_ingressLoop[6].ingressFifo ,\n_30_ingressLoop[6].ingressFifo ,\n_31_ingressLoop[6].ingressFifo }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
zynq_bd_FifoBuffer_15 \ingressLoop[7].ingressFifo 
       (.Q(loadState),
        .bftClk(bftClk),
        .fifo_out({\toBft[15]_71 ,\n_16_ingressLoop[7].ingressFifo ,\n_17_ingressLoop[7].ingressFifo ,\n_18_ingressLoop[7].ingressFifo ,\n_19_ingressLoop[7].ingressFifo ,\n_20_ingressLoop[7].ingressFifo ,\n_21_ingressLoop[7].ingressFifo ,\n_22_ingressLoop[7].ingressFifo ,\n_23_ingressLoop[7].ingressFifo ,\n_24_ingressLoop[7].ingressFifo ,\n_25_ingressLoop[7].ingressFifo ,\n_26_ingressLoop[7].ingressFifo ,\n_27_ingressLoop[7].ingressFifo ,\n_28_ingressLoop[7].ingressFifo ,\n_29_ingressLoop[7].ingressFifo ,\n_30_ingressLoop[7].ingressFifo ,\n_31_ingressLoop[7].ingressFifo }),
        .ingressFifoWrEn(ingressFifoWrEn),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInputReg(wbDataForInputReg),
        .wbInputData(wbInputData));
LUT2 #(
    .INIT(4'h6)) 
     \loadState[0]_i_1 
       (.I0(loadState[0]),
        .I1(wbDataForInputReg),
        .O(loadNextState[0]));
(* SOFT_HLUTNM = "soft_lutpair542" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \loadState[1]_i_1 
       (.I0(loadState[1]),
        .I1(loadState[0]),
        .I2(wbDataForInputReg),
        .O(loadNextState[1]));
(* SOFT_HLUTNM = "soft_lutpair542" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \loadState[2]_i_1 
       (.I0(loadState[2]),
        .I1(loadState[1]),
        .I2(wbDataForInputReg),
        .I3(loadState[0]),
        .O(loadNextState[2]));
FDRE \loadState_reg[0] 
       (.C(wbClk),
        .CE(1'b1),
        .D(loadNextState[0]),
        .Q(loadState[0]),
        .R(reset));
FDRE \loadState_reg[1] 
       (.C(wbClk),
        .CE(1'b1),
        .D(loadNextState[1]),
        .Q(loadState[1]),
        .R(reset));
FDRE \loadState_reg[2] 
       (.C(wbClk),
        .CE(1'b1),
        .D(loadNextState[2]),
        .Q(loadState[2]),
        .R(reset));
LUT1 #(
    .INIT(2'h1)) 
     \validForEgressFifo[0]_i_1 
       (.I0(wbDataForInput),
        .O(p_0_in__0_73[0]));
FDRE \validForEgressFifo_reg[0] 
       (.C(bftClk),
        .CE(1'b1),
        .D(p_0_in__0_73[0]),
        .Q(p_0_in__0_73[1]),
        .R(reset));
FDRE \validForEgressFifo_reg[1] 
       (.C(bftClk),
        .CE(1'b1),
        .D(p_0_in__0_73[1]),
        .Q(p_0_in__0_73[2]),
        .R(reset));
FDRE \validForEgressFifo_reg[2] 
       (.C(bftClk),
        .CE(1'b1),
        .D(p_0_in__0_73[2]),
        .Q(p_0_in__0_73[3]),
        .R(reset));
FDRE \validForEgressFifo_reg[3] 
       (.C(bftClk),
        .CE(1'b1),
        .D(p_0_in__0_73[3]),
        .Q(p_0_in__0_73[4]),
        .R(reset));
FDRE \validForEgressFifo_reg[4] 
       (.C(bftClk),
        .CE(1'b1),
        .D(p_0_in__0_73[4]),
        .Q(p_0_in__0_73[5]),
        .R(reset));
FDRE \validForEgressFifo_reg[5] 
       (.C(bftClk),
        .CE(1'b1),
        .D(p_0_in__0_73[5]),
        .Q(p_0_in__0_73[6]),
        .R(reset));
FDRE \validForEgressFifo_reg[6] 
       (.C(bftClk),
        .CE(1'b1),
        .D(p_0_in__0_73[6]),
        .Q(p_0_in__0_73[7]),
        .R(reset));
FDRE \validForEgressFifo_reg[7] 
       (.C(bftClk),
        .CE(1'b1),
        .D(p_0_in__0_73[7]),
        .Q(p_0_in__0_73[8]),
        .R(reset));
FDRE \validForEgressFifo_reg[8] 
       (.C(bftClk),
        .CE(1'b1),
        .D(p_0_in__0_73[8]),
        .Q(p_0_in__0_73[9]),
        .R(reset));
FDRE \validForEgressFifo_reg[9] 
       (.C(bftClk),
        .CE(1'b1),
        .D(p_0_in__0_73[9]),
        .Q(\n_0_validForEgressFifo_reg[9] ),
        .R(reset));
FDRE wbDataForInputReg_reg
       (.C(wbClk),
        .CE(1'b1),
        .D(wbDataForInput),
        .Q(wbDataForInputReg),
        .R(reset));
FDRE wbDataForOutput_reg
       (.C(wbClk),
        .CE(1'b1),
        .D(\n_33_egressLoop[7].egressFifo ),
        .Q(wbDataForOutput),
        .R(1'b0));
LUT5 #(
    .INIT(32'h003030E2)) 
     \wbOutputData[31]_i_2 
       (.I0(\n_0_wbOutputData[31]_i_4 ),
        .I1(\n_0_fifoSelect_reg[2] ),
        .I2(\n_0_wbOutputData[31]_i_5 ),
        .I3(\n_0_fifoSelect_reg[1] ),
        .I4(\n_0_fifoSelect_reg[0] ),
        .O(\n_0_wbOutputData[31]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair541" *) 
   LUT5 #(
    .INIT(32'h00010116)) 
     \wbOutputData[31]_i_4 
       (.I0(\n_0_fifoSelect_reg[3] ),
        .I1(\n_0_fifoSelect_reg[4] ),
        .I2(\n_0_fifoSelect_reg[5] ),
        .I3(\n_0_fifoSelect_reg[6] ),
        .I4(rd_en),
        .O(\n_0_wbOutputData[31]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair541" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \wbOutputData[31]_i_5 
       (.I0(\n_0_fifoSelect_reg[4] ),
        .I1(rd_en),
        .I2(\n_0_fifoSelect_reg[6] ),
        .I3(\n_0_fifoSelect_reg[5] ),
        .I4(\n_0_fifoSelect_reg[3] ),
        .O(\n_0_wbOutputData[31]_i_5 ));
FDRE \wbOutputData_reg[0] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_32_egressLoop[7].egressFifo ),
        .Q(wbOutputData[0]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[10] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_22_egressLoop[7].egressFifo ),
        .Q(wbOutputData[10]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[11] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_21_egressLoop[7].egressFifo ),
        .Q(wbOutputData[11]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[12] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_20_egressLoop[7].egressFifo ),
        .Q(wbOutputData[12]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[13] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_19_egressLoop[7].egressFifo ),
        .Q(wbOutputData[13]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[14] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_18_egressLoop[7].egressFifo ),
        .Q(wbOutputData[14]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[15] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_17_egressLoop[7].egressFifo ),
        .Q(wbOutputData[15]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[16] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_16_egressLoop[7].egressFifo ),
        .Q(wbOutputData[16]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[17] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_15_egressLoop[7].egressFifo ),
        .Q(wbOutputData[17]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[18] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_14_egressLoop[7].egressFifo ),
        .Q(wbOutputData[18]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[19] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_13_egressLoop[7].egressFifo ),
        .Q(wbOutputData[19]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[1] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_31_egressLoop[7].egressFifo ),
        .Q(wbOutputData[1]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[20] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_12_egressLoop[7].egressFifo ),
        .Q(wbOutputData[20]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[21] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_11_egressLoop[7].egressFifo ),
        .Q(wbOutputData[21]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[22] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_10_egressLoop[7].egressFifo ),
        .Q(wbOutputData[22]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[23] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_9_egressLoop[7].egressFifo ),
        .Q(wbOutputData[23]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[24] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_8_egressLoop[7].egressFifo ),
        .Q(wbOutputData[24]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[25] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_7_egressLoop[7].egressFifo ),
        .Q(wbOutputData[25]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[26] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_6_egressLoop[7].egressFifo ),
        .Q(wbOutputData[26]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[27] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_5_egressLoop[7].egressFifo ),
        .Q(wbOutputData[27]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[28] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_4_egressLoop[7].egressFifo ),
        .Q(wbOutputData[28]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[29] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_3_egressLoop[7].egressFifo ),
        .Q(wbOutputData[29]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[2] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_30_egressLoop[7].egressFifo ),
        .Q(wbOutputData[2]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[30] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_2_egressLoop[7].egressFifo ),
        .Q(wbOutputData[30]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[31] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_1_egressLoop[7].egressFifo ),
        .Q(wbOutputData[31]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[3] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_29_egressLoop[7].egressFifo ),
        .Q(wbOutputData[3]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[4] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_28_egressLoop[7].egressFifo ),
        .Q(wbOutputData[4]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[5] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_27_egressLoop[7].egressFifo ),
        .Q(wbOutputData[5]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[6] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_26_egressLoop[7].egressFifo ),
        .Q(wbOutputData[6]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[7] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_25_egressLoop[7].egressFifo ),
        .Q(wbOutputData[7]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[8] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_24_egressLoop[7].egressFifo ),
        .Q(wbOutputData[8]),
        .R(\n_34_egressLoop[7].egressFifo ));
FDRE \wbOutputData_reg[9] 
       (.C(wbClk),
        .CE(\n_0_wbOutputData[31]_i_2 ),
        .D(\n_23_egressLoop[7].egressFifo ),
        .Q(wbOutputData[9]),
        .R(\n_34_egressLoop[7].egressFifo ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module zynq_bd_blk_mem_gen_generic_cstr
   (douta,
    ena,
    clka,
    rsta,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input ena;
  input clka;
  input rsta;
  input [9:0]addra;
  input [31:0]dina;
  input [3:0]wea;

  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;

zynq_bd_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .rsta(rsta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module zynq_bd_blk_mem_gen_prim_width
   (douta,
    ena,
    clka,
    rsta,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input ena;
  input clka;
  input rsta;
  input [9:0]addra;
  input [31:0]dina;
  input [3:0]wea;

  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;

zynq_bd_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .rsta(rsta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module zynq_bd_blk_mem_gen_prim_wrapper
   (douta,
    ena,
    clka,
    rsta,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input ena;
  input clka;
  input rsta;
  input [9:0]addra;
  input [31:0]dina;
  input [3:0]wea;

  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire \n_68_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram ;
  wire \n_69_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram ;
  wire \n_70_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram ;
  wire \n_71_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram ;
  wire rsta;
  wire [3:0]wea;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* bmm_info_memory_device = "[31:0][0:1023]" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
     \DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED ),
        .DIADI(dina),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(douta),
        .DOBDO(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\n_68_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram ,\n_69_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram ,\n_70_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram ,\n_71_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED ),
        .WEA(wea),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module zynq_bd_blk_mem_gen_top
   (douta,
    ena,
    clka,
    rsta,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input ena;
  input clka;
  input rsta;
  input [9:0]addra;
  input [31:0]dina;
  input [3:0]wea;

  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;

zynq_bd_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .rsta(rsta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module zynq_bd_blk_mem_gen_v8_2__parameterized0
   (douta,
    ena,
    clka,
    rsta,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input ena;
  input clka;
  input rsta;
  input [9:0]addra;
  input [31:0]dina;
  input [3:0]wea;

  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;

zynq_bd_blk_mem_gen_v8_2_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .rsta(rsta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module zynq_bd_blk_mem_gen_v8_2_synth
   (douta,
    ena,
    clka,
    rsta,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input ena;
  input clka;
  input rsta;
  input [9:0]addra;
  input [31:0]dina;
  input [3:0]wea;

  wire [9:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;

zynq_bd_blk_mem_gen_top \gnative_mem_map_bmg.native_mem_map_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .rsta(rsta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_bd_cdc_sync
   (scndry_vect_out,
    gpio_io_i,
    s_axi_aclk);
  output [3:0]scndry_vect_out;
  input [3:0]gpio_io_i;
  input s_axi_aclk;

  wire D1_in;
  wire D3_in;
  wire D5_in;
  wire [3:0]gpio_io_i;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire s_axi_aclk;
  wire [3:0]scndry_vect_out;

(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D5_in),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D3_in),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D1_in),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 ),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 ),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[0]),
        .Q(D5_in),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[1]),
        .Q(D3_in),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[2]),
        .Q(D1_in),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gpio_io_i[3]),
        .Q(\n_0_GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_bd_cdc_sync__parameterized0
   (scndry_out,
    aux_reset_in,
    slowest_sync_clk);
  output scndry_out;
  input aux_reset_in;
  input slowest_sync_clk;

  wire Q;
  wire asr_d1;
  wire aux_reset_in;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(asr_d1),
        .Q(Q),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(aux_reset_in),
        .O(asr_d1));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Q),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zynq_bd_cdc_sync__parameterized0_0
   (scndry_out,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk);
  output scndry_out;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;

  wire Q;
  wire ext_reset_in;
  wire mb_debug_sys_rst;
  wire \n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 ;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 ),
        .Q(Q),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 
       (.I0(mb_debug_sys_rst),
        .I1(ext_reset_in),
        .O(\n_0_GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 ));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Q),
        .Q(s_level_out_d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform
   (din,
    O1,
    bftClk,
    xStep,
    \xOut[0] );
  output [15:0]din;
  output [15:0]O1;
  input bftClk;
  input [15:0]xStep;
  input [15:0]\xOut[0] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]O1;
  wire bftClk;
  wire [15:0]din;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[0] ;
  wire [15:0]xStep;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_18 
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(din[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__0 
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_19 
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(din[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__0 
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_20 
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(din[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__0 
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_21 
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(din[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__0 
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_22 
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(din[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__0 
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_23 
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(din[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__0 
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_24 
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(din[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__0 
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_25 
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(din[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__0 
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_26 
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(din[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__0 
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_27 
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(din[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__0 
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_28 
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(din[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__0 
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_29 
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(din[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__0 
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_30 
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(din[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__0 
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_31 
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(din[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__0 
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_32 
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(din[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__0 
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_33 
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(din[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__0 
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[0]));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_31
   (din,
    O1,
    bftClk,
    I1,
    \xOut[1] );
  output [15:0]din;
  output [15:0]O1;
  input bftClk;
  input [15:0]I1;
  input [15:0]\xOut[1] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I1;
  wire [15:0]O1;
  wire bftClk;
  wire [15:0]din;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[1] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_10 
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(din[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__0 
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_11 
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(din[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__0 
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_12 
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(din[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__0 
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_13 
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(din[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__0 
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_14 
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(din[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__0 
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_15 
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(din[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__0 
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_16 
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(din[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__0 
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_17 
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(din[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__0 
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2 
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(din[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__0 
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3 
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(din[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__0 
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_4 
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(din[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__0 
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_5 
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(din[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__0 
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_6 
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(din[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__0 
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_7 
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(din[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__0 
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_8 
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(din[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__0 
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_9 
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(din[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__0 
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O1[8]));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I1[15],I1[15],I1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I1[15],I1[15],I1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_32
   (O2,
    O4,
    bftClk,
    I2,
    O3);
  output [15:0]O2;
  output [15:0]O4;
  input bftClk;
  input [15:0]I2;
  input [15:0]O3;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I2;
  wire [15:0]O2;
  wire [15:0]O3;
  wire [15:0]O4;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__1 
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O2[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__2 
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__1 
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O2[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__2 
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__1 
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O2[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__2 
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__1 
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O2[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__2 
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__1 
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O2[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__2 
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__1 
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O2[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__2 
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__1 
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O2[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__2 
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__1 
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O2[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__2 
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__1 
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O2[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__2 
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__1 
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O2[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__2 
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__1 
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O2[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__2 
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__1 
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O2[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__2 
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__1 
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O2[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__2 
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__1 
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O2[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__2 
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__1 
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O2[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__2 
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__1 
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O2[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__2 
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[0]));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I2[15],I2[15],I2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I2[15],I2[15],I2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3[15],O3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_33
   (O2,
    O4,
    bftClk,
    I3,
    O7);
  output [15:0]O2;
  output [15:0]O4;
  input bftClk;
  input [15:0]I3;
  input [15:0]O7;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I3;
  wire [15:0]O2;
  wire [15:0]O4;
  wire [15:0]O7;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__1 
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O2[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__2 
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__1 
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O2[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__2 
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__1 
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O2[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__2 
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__1 
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O2[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__2 
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__1 
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O2[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__2 
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__1 
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O2[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__2 
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__1 
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O2[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__2 
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__1 
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O2[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__2 
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__1 
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O2[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__2 
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__1 
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O2[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__2 
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__1 
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O2[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__2 
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__1 
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O2[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__2 
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__1 
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O2[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__2 
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__1 
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O2[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__2 
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__1 
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O2[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__2 
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__1 
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O2[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__2 
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O4[8]));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I3[15],I3[15],I3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I3[15],I3[15],I3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7[15],O7}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_34
   (O5,
    O6,
    bftClk,
    I4,
    \xOut[4] );
  output [15:0]O5;
  output [15:0]O6;
  input bftClk;
  input [15:0]I4;
  input [15:0]\xOut[4] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I4;
  wire [15:0]O5;
  wire [15:0]O6;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[4] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__3 
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O5[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__4 
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__3 
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O5[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__4 
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__3 
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O5[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__4 
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__3 
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O5[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__4 
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__3 
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O5[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__4 
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__3 
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O5[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__4 
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__3 
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O5[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__4 
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__3 
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O5[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__4 
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__3 
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O5[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__4 
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__3 
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O5[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__4 
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__3 
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O5[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__4 
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__3 
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O5[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__4 
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__3 
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O5[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__4 
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__3 
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O5[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__4 
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__3 
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O5[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__4 
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__3 
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O5[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__4 
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[0]));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I4[15],I4[15],I4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I4[15],I4[15],I4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_35
   (O5,
    O6,
    bftClk,
    I5,
    \xOut[5] );
  output [15:0]O5;
  output [15:0]O6;
  input bftClk;
  input [15:0]I5;
  input [15:0]\xOut[5] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I5;
  wire [15:0]O5;
  wire [15:0]O6;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[5] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__3 
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O5[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__4 
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__3 
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O5[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__4 
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__3 
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O5[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__4 
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__3 
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O5[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__4 
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__3 
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O5[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__4 
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__3 
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O5[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__4 
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__3 
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O5[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__4 
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__3 
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O5[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__4 
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__3 
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O5[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__4 
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__3 
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O5[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__4 
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__3 
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O5[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__4 
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__3 
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O5[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__4 
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__3 
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O5[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__4 
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__3 
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O5[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__4 
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__3 
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O5[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__4 
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__3 
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O5[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__4 
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O6[8]));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I5[15],I5[15],I5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I5[15],I5[15],I5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_36
   (O8,
    O9,
    bftClk,
    I6,
    \xOut[6] );
  output [15:0]O8;
  output [15:0]O9;
  input bftClk;
  input [15:0]I6;
  input [15:0]\xOut[6] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I6;
  wire [15:0]O8;
  wire [15:0]O9;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[6] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__5 
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O8[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_18__6 
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__5 
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O8[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_19__6 
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__5 
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O8[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_20__6 
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__5 
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O8[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_21__6 
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__5 
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O8[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_22__6 
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__5 
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O8[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_23__6 
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__5 
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O8[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_24__6 
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__5 
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O8[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_25__6 
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__5 
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O8[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_26__6 
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__5 
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O8[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_27__6 
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__5 
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O8[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_28__6 
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__5 
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O8[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_29__6 
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__5 
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O8[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_30__6 
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__5 
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O8[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_31__6 
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__5 
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O8[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_32__6 
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__5 
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O8[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_33__6 
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[0]));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I6[15],I6[15],I6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I6[15],I6[15],I6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] [15],\xOut[6] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_37
   (O8,
    O9,
    bftClk,
    I7,
    \xOut[7] );
  output [15:0]O8;
  output [15:0]O9;
  input bftClk;
  input [15:0]I7;
  input [15:0]\xOut[7] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I7;
  wire [15:0]O8;
  wire [15:0]O9;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[7] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__5 
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O8[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_10__6 
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[7]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__5 
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O8[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_11__6 
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[6]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__5 
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O8[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_12__6 
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[5]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__5 
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O8[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_13__6 
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[4]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__5 
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O8[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_14__6 
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[3]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__5 
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O8[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_15__6 
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[2]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__5 
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O8[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_16__6 
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[1]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__5 
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O8[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_17__6 
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[0]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__5 
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O8[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_2__6 
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[15]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__5 
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O8[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_3__6 
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[14]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__5 
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O8[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_4__6 
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[13]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__5 
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O8[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_5__6 
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[12]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__5 
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O8[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_6__6 
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[11]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__5 
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O8[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_7__6 
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[10]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__5 
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O8[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_8__6 
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[9]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__5 
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O8[8]));
LUT2 #(
    .INIT(4'h6)) 
     \infer_fifo.block_ram_performance.fifo_ram_reg_i_9__6 
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(O9[8]));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I7[15],I7[15],I7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I7[15],I7[15],I7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] [15],\xOut[7] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_38
   (\xOut[0] ,
    \xOut[4] ,
    bftClk,
    xStep,
    O1);
  output [15:0]\xOut[0] ;
  output [15:0]\xOut[4] ;
  input bftClk;
  input [15:0]xStep;
  input [15:0]O1;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]O1;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[4] ;
  wire [15:0]xStep;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__15
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__16
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__15
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__16
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__15
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__16
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__15
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__16
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__15
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__16
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__15
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__16
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__15
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__16
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__15
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__16
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__15
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__16
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__15
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__16
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__15
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__16
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__15
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__16
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__15
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__16
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__15
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__16
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__15
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__16
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__15
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__16
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[4] [0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1[15],O1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_39
   (\xOut[8] ,
    \xOut[12] ,
    bftClk,
    I1,
    O5);
  output [15:0]\xOut[8] ;
  output [15:0]\xOut[12] ;
  input bftClk;
  input [15:0]I1;
  input [15:0]O5;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I1;
  wire [15:0]O5;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[8] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I1[15],I1[15],I1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I1[15],I1[15],I1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__15
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__16
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__15
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__16
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__15
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__16
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__15
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__16
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__15
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__16
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__15
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__16
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__15
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__16
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__15
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__16
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__15
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__16
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__15
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__16
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__15
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__16
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__15
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__16
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__15
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__16
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__15
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__16
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__15
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__16
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__15
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__16
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[12] [7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5[15],O5}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_40
   (\xOut[1] ,
    \xOut[5] ,
    bftClk,
    I2,
    O2);
  output [15:0]\xOut[1] ;
  output [15:0]\xOut[5] ;
  input bftClk;
  input [15:0]I2;
  input [15:0]O2;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I2;
  wire [15:0]O2;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[5] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I2[15],I2[15],I2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I2[15],I2[15],I2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__17
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__18
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__17
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__18
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__17
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__18
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__17
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__18
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__17
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__18
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__17
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__18
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__17
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__18
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__17
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__18
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__17
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__18
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__17
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__18
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__17
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__18
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__17
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__18
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__17
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__18
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__17
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__18
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__17
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__18
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__17
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[1] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__18
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2[15],O2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_41
   (\xOut[9] ,
    \xOut[13] ,
    bftClk,
    I3,
    O6);
  output [15:0]\xOut[9] ;
  output [15:0]\xOut[13] ;
  input bftClk;
  input [15:0]I3;
  input [15:0]O6;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I3;
  wire [15:0]O6;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[13] ;
  wire [15:0]\xOut[9] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I3[15],I3[15],I3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I3[15],I3[15],I3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__17
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__18
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__17
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__18
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__17
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__18
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__17
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__18
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__17
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__18
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__17
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__18
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__17
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__18
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__17
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__18
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__17
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__18
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__17
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__18
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__17
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__18
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__17
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__18
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__17
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__18
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__17
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__18
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__17
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__18
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__17
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[9] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__18
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6[15],O6}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_42
   (O3,
    \xOut[6] ,
    bftClk,
    I4,
    \xOut[2] );
  output [15:0]O3;
  output [15:0]\xOut[6] ;
  input bftClk;
  input [15:0]I4;
  input [15:0]\xOut[2] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I4;
  wire [15:0]O3;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[2] ;
  wire [15:0]\xOut[6] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I4[15],I4[15],I4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I4[15],I4[15],I4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__19
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O3[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__20
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__19
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O3[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__20
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__19
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O3[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__20
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__19
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O3[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__20
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__19
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O3[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__20
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__19
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O3[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__20
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__19
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O3[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__20
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__19
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O3[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__20
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__19
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O3[7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__20
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__19
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O3[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__20
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__19
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O3[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__20
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__19
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O3[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__20
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__19
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O3[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__20
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__19
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O3[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__20
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__19
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O3[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__20
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__19
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O3[0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__20
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] [15],\xOut[2] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_43
   (O4,
    \xOut[14] ,
    bftClk,
    I5,
    \xOut[10] );
  output [15:0]O4;
  output [15:0]\xOut[14] ;
  input bftClk;
  input [15:0]I5;
  input [15:0]\xOut[10] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I5;
  wire [15:0]O4;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[14] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I5[15],I5[15],I5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I5[15],I5[15],I5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__19
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O4[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__20
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__19
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O4[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__20
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__19
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O4[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__20
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__19
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O4[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__20
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__19
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O4[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__20
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__19
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O4[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__20
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__19
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O4[0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__20
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__19
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O4[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__20
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__19
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O4[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__20
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__19
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O4[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__20
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__19
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O4[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__20
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__19
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O4[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__20
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__19
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O4[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__20
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__19
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O4[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__20
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__19
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O4[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__20
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__19
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O4[7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__20
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] [15],\xOut[10] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_44
   (O7,
    \xOut[7] ,
    bftClk,
    I6,
    \xOut[3] );
  output [15:0]O7;
  output [15:0]\xOut[7] ;
  input bftClk;
  input [15:0]I6;
  input [15:0]\xOut[3] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I6;
  wire [15:0]O7;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[3] ;
  wire [15:0]\xOut[7] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I6[15],I6[15],I6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I6[15],I6[15],I6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__21
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O7[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__22
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__21
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O7[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__22
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__21
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O7[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__22
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__21
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O7[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__22
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__21
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O7[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__22
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__21
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O7[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__22
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__21
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O7[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__22
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__21
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O7[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__22
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__21
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O7[7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__22
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__21
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O7[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__22
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__21
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O7[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__22
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__21
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O7[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__22
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__21
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O7[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__22
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__21
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O7[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__22
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__21
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O7[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__22
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__21
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O7[0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__22
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] [15],\xOut[3] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_45
   (O8,
    \xOut[15] ,
    bftClk,
    I7,
    \xOut[11] );
  output [15:0]O8;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [15:0]I7;
  input [15:0]\xOut[11] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I7;
  wire [15:0]O8;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[11] ;
  wire [15:0]\xOut[15] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I7[15],I7[15],I7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I7[15],I7[15],I7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__21
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O8[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__22
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__21
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O8[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__22
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__21
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O8[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__22
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__21
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O8[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__22
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__21
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O8[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__22
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__21
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O8[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__22
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__21
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O8[0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__22
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__21
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O8[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__22
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__21
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O8[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__22
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__21
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O8[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__22
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__21
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O8[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__22
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__21
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O8[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__22
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__21
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O8[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__22
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__21
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O8[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__22
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__21
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O8[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__22
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__21
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O8[7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__22
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] [15],\xOut[11] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_46
   (O1,
    \xOut[2] ,
    bftClk,
    xStep,
    \xOut[0] );
  output [15:0]O1;
  output [15:0]\xOut[2] ;
  input bftClk;
  input [15:0]xStep;
  input [15:0]\xOut[0] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]O1;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[2] ;
  wire [15:0]xStep;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({xStep[15],xStep[15],xStep}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__7
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O1[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__8
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__7
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O1[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__8
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__7
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O1[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__8
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__7
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O1[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__8
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__7
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O1[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__8
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__7
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O1[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__8
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__7
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O1[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__8
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__7
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O1[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__8
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__7
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O1[7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__8
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__7
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O1[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__8
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__7
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O1[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__8
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__7
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O1[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__8
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__7
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O1[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__8
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__7
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O1[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__8
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__7
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O1[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__8
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__7
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O1[0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__8
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[2] [0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] [15],\xOut[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_47
   (O2,
    \xOut[3] ,
    bftClk,
    I1,
    \xOut[1] );
  output [15:0]O2;
  output [15:0]\xOut[3] ;
  input bftClk;
  input [15:0]I1;
  input [15:0]\xOut[1] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I1;
  wire [15:0]O2;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[3] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I1[15],I1[15],I1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I1[15],I1[15],I1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__10
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__9
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O2[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__10
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__9
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O2[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__10
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__9
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O2[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__10
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__9
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O2[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__10
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__9
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O2[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__10
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__9
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O2[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__10
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__9
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O2[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__10
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__9
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O2[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__10
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__9
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O2[7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__10
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__9
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O2[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__10
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__9
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O2[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__10
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__9
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O2[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__10
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__9
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O2[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__10
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__9
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O2[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__10
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__9
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O2[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__10
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__9
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O2[0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] [15],\xOut[1] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_48
   (O3,
    \xOut[6] ,
    bftClk,
    I2,
    \xOut[4] );
  output [15:0]O3;
  output [15:0]\xOut[6] ;
  input bftClk;
  input [15:0]I2;
  input [15:0]\xOut[4] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I2;
  wire [15:0]O3;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[6] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I2[15],I2[15],I2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I2[15],I2[15],I2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__7
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O3[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__8
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__7
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O3[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__8
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__7
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O3[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__8
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__7
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O3[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__8
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__7
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O3[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__8
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__7
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O3[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__8
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__7
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O3[0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__8
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__7
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O3[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__8
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__7
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O3[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__8
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__7
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O3[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__8
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__7
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O3[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__8
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__7
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O3[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__8
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__7
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O3[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__8
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__7
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O3[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__8
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__7
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O3[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__8
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__7
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O3[7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__8
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[6] [7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] [15],\xOut[4] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_49
   (O4,
    \xOut[7] ,
    bftClk,
    I3,
    \xOut[5] );
  output [15:0]O4;
  output [15:0]\xOut[7] ;
  input bftClk;
  input [15:0]I3;
  input [15:0]\xOut[5] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I3;
  wire [15:0]O4;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[5] ;
  wire [15:0]\xOut[7] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I3[15],I3[15],I3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I3[15],I3[15],I3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__10
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__9
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O4[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__10
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__9
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O4[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__10
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__9
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O4[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__10
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__9
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O4[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__10
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__9
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O4[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__10
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__9
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O4[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__10
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__9
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O4[0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__10
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__9
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O4[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__10
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__9
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O4[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__10
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__9
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O4[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__10
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__9
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O4[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__10
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__9
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O4[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__10
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__9
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O4[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__10
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__9
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O4[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__10
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__9
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O4[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__10
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__9
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O4[7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] [15],\xOut[5] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_50
   (O5,
    \xOut[10] ,
    bftClk,
    I4,
    \xOut[8] );
  output [15:0]O5;
  output [15:0]\xOut[10] ;
  input bftClk;
  input [15:0]I4;
  input [15:0]\xOut[8] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I4;
  wire [15:0]O5;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[8] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I4[15],I4[15],I4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I4[15],I4[15],I4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__11
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O5[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__12
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__11
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O5[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__12
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__11
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O5[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__12
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__11
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O5[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__12
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__11
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O5[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__12
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__11
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O5[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__12
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__11
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O5[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__12
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__11
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O5[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__12
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__11
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O5[7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__12
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__11
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O5[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__12
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__11
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O5[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__12
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__11
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O5[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__12
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__11
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O5[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__12
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__11
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O5[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__12
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__11
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O5[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__12
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__11
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O5[0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__12
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[10] [0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] [15],\xOut[8] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_51
   (O6,
    \xOut[11] ,
    bftClk,
    I5,
    \xOut[9] );
  output [15:0]O6;
  output [15:0]\xOut[11] ;
  input bftClk;
  input [15:0]I5;
  input [15:0]\xOut[9] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I5;
  wire [15:0]O6;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[11] ;
  wire [15:0]\xOut[9] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I5[15],I5[15],I5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I5[15],I5[15],I5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__13
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O6[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__14
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__13
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O6[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__14
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__13
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O6[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__14
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__13
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O6[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__14
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__13
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O6[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__14
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__13
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O6[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__14
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__13
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O6[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__14
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__13
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O6[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__14
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__13
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O6[7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__14
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__13
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O6[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__14
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__13
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O6[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__14
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__13
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O6[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__14
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__13
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O6[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__14
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__13
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O6[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__14
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__13
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O6[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__14
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__13
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O6[0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__14
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] [15],\xOut[9] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_52
   (O7,
    \xOut[14] ,
    bftClk,
    I6,
    \xOut[12] );
  output [15:0]O7;
  output [15:0]\xOut[14] ;
  input bftClk;
  input [15:0]I6;
  input [15:0]\xOut[12] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I6;
  wire [15:0]O7;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[14] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I6[15],I6[15],I6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I6[15],I6[15],I6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__11
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O7[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__12
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__11
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O7[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__12
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__11
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O7[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__12
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__11
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O7[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__12
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__11
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O7[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__12
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__11
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O7[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__12
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__11
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O7[0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__12
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__11
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O7[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__12
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__11
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O7[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__12
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__11
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O7[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__12
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__11
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O7[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__12
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__11
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O7[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__12
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__11
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O7[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__12
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__11
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O7[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__12
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__11
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O7[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__12
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__11
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O7[7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__12
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[14] [7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] [15],\xOut[12] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_53
   (O8,
    \xOut[15] ,
    bftClk,
    I7,
    \xOut[13] );
  output [15:0]O8;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [15:0]I7;
  input [15:0]\xOut[13] ;

  wire [13:0]A;
  wire [17:0]B;
  wire [15:0]I7;
  wire [15:0]O8;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[13] ;
  wire [15:0]\xOut[15] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I7[15],I7[15],I7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I7[15],I7[15],I7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__13
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(O8[6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__14
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__13
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(O8[5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__14
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__13
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(O8[4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__14
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__13
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(O8[3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__14
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__13
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(O8[2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__14
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__13
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(O8[1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__14
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__13
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(O8[0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__14
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__13
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(O8[15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__14
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__13
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(O8[14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__14
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__13
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(O8[13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__14
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__13
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(O8[12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__14
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__13
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(O8[11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__14
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__13
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(O8[10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__14
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__13
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(O8[9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__14
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__13
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(O8[8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__14
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__13
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(O8[7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__14
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] [15],\xOut[13] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_54
   (\xOut[0] ,
    \xOut[1] ,
    bftClk,
    fifo_out);
  output [15:0]\xOut[0] ;
  output [15:0]\xOut[1] ;
  input bftClk;
  input [31:0]fifo_out;

  wire [13:0]A;
  wire [17:0]B;
  wire bftClk;
  wire [31:0]fifo_out;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[1] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({fifo_out[31],fifo_out[31],fifo_out[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({fifo_out[31],fifo_out[31],fifo_out[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__0
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__0
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__0
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__0
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__0
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__0
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__0
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__0
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__0
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__0
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__0
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__0
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__0
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__0
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__0
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[0] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__0
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[1] [0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15],fifo_out[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_55
   (\xOut[2] ,
    \xOut[3] ,
    bftClk,
    I1);
  output [15:0]\xOut[2] ;
  output [15:0]\xOut[3] ;
  input bftClk;
  input [31:0]I1;

  wire [13:0]A;
  wire [17:0]B;
  wire [31:0]I1;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[2] ;
  wire [15:0]\xOut[3] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I1[31],I1[31],I1[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I1[31],I1[31],I1[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__0
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__0
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__0
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__0
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__0
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__0
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__0
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__0
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__0
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__0
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__0
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__0
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__0
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__0
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__0
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[2] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__0
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[3] [7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15],I1[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_56
   (\xOut[4] ,
    \xOut[5] ,
    bftClk,
    I2);
  output [15:0]\xOut[4] ;
  output [15:0]\xOut[5] ;
  input bftClk;
  input [31:0]I2;

  wire [13:0]A;
  wire [17:0]B;
  wire [31:0]I2;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[5] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I2[31],I2[31],I2[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I2[31],I2[31],I2[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__1
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__2
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__1
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__2
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__1
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__2
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__1
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__2
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__1
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__2
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__1
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__2
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__1
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__2
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__1
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__2
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__1
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__2
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__1
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__2
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__1
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__2
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__1
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__2
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__1
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__2
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__1
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__2
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__1
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__2
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__1
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[4] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__2
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[5] [0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15],I2[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_57
   (\xOut[6] ,
    \xOut[7] ,
    bftClk,
    I3);
  output [15:0]\xOut[6] ;
  output [15:0]\xOut[7] ;
  input bftClk;
  input [31:0]I3;

  wire [13:0]A;
  wire [17:0]B;
  wire [31:0]I3;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[6] ;
  wire [15:0]\xOut[7] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I3[31],I3[31],I3[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I3[31],I3[31],I3[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__1
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__2
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__1
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__2
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__1
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__2
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__1
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__2
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__1
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__2
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__1
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__2
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__1
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__2
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__1
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__2
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__1
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__2
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__1
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__2
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__1
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__2
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__1
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__2
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__1
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__2
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__1
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__2
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__1
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__2
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__1
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[6] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__2
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[7] [7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15],I3[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_58
   (\xOut[8] ,
    \xOut[9] ,
    bftClk,
    I4);
  output [15:0]\xOut[8] ;
  output [15:0]\xOut[9] ;
  input bftClk;
  input [31:0]I4;

  wire [13:0]A;
  wire [17:0]B;
  wire [31:0]I4;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[8] ;
  wire [15:0]\xOut[9] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I4[31],I4[31],I4[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I4[31],I4[31],I4[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__3
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__4
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__3
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__4
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__3
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__4
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__3
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__4
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__3
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__4
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__3
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__4
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__3
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__4
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__3
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__4
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__3
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__4
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__3
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__4
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__3
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__4
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__3
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__4
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__3
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__4
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__3
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__4
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__3
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__4
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__3
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[8] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__4
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[9] [0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15],I4[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_59
   (\xOut[10] ,
    \xOut[11] ,
    bftClk,
    I5);
  output [15:0]\xOut[10] ;
  output [15:0]\xOut[11] ;
  input bftClk;
  input [31:0]I5;

  wire [13:0]A;
  wire [17:0]B;
  wire [31:0]I5;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[11] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I5[31],I5[31],I5[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I5[31],I5[31],I5[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__3
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__4
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__3
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__4
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__3
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__4
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__3
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__4
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__3
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__4
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__3
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__4
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__3
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__4
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__3
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__4
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__3
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__4
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__3
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__4
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__3
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__4
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__3
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__4
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__3
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__4
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__3
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__4
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__3
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__4
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__3
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[10] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__4
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[11] [7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15],I5[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_60
   (\xOut[12] ,
    \xOut[13] ,
    bftClk,
    I6);
  output [15:0]\xOut[12] ;
  output [15:0]\xOut[13] ;
  input bftClk;
  input [31:0]I6;

  wire [13:0]A;
  wire [17:0]B;
  wire [31:0]I6;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[13] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I6[31],I6[31],I6[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I6[31],I6[31],I6[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__5
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_17__6
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__5
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_18__6
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__5
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_19__6
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__5
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_20__6
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__5
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_21__6
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__5
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_22__6
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__5
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_23__6
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__5
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_24__6
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__5
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_25__6
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__5
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_26__6
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__5
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_27__6
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__5
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_28__6
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__5
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_29__6
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__5
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_30__6
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__5
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_31__6
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__5
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[12] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_32__6
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[13] [0]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15],I6[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coreTransform" *) 
module zynq_bd_coreTransform_61
   (\xOut[14] ,
    \xOut[15] ,
    bftClk,
    I7);
  output [15:0]\xOut[14] ;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [31:0]I7;

  wire [13:0]A;
  wire [17:0]B;
  wire [31:0]I7;
  wire bftClk;
  wire \n_100_xOutReg_reg/xOutReg_reg ;
  wire \n_100_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_101_xOutReg_reg/xOutReg_reg ;
  wire \n_101_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_102_xOutReg_reg/xOutReg_reg ;
  wire \n_102_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_103_xOutReg_reg/xOutReg_reg ;
  wire \n_103_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_104_xOutReg_reg/xOutReg_reg ;
  wire \n_104_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_105_xOutReg_reg/xOutReg_reg ;
  wire \n_105_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_74_xOutReg_reg/xOutReg_reg ;
  wire \n_74_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_75_xOutReg_reg/xOutReg_reg ;
  wire \n_75_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_76_xOutReg_reg/xOutReg_reg ;
  wire \n_76_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_77_xOutReg_reg/xOutReg_reg ;
  wire \n_77_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_78_xOutReg_reg/xOutReg_reg ;
  wire \n_78_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_79_xOutReg_reg/xOutReg_reg ;
  wire \n_79_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_80_xOutReg_reg/xOutReg_reg ;
  wire \n_80_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_81_xOutReg_reg/xOutReg_reg ;
  wire \n_81_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_82_xOutReg_reg/xOutReg_reg ;
  wire \n_82_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_83_xOutReg_reg/xOutReg_reg ;
  wire \n_83_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_84_xOutReg_reg/xOutReg_reg ;
  wire \n_84_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_85_xOutReg_reg/xOutReg_reg ;
  wire \n_85_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_86_xOutReg_reg/xOutReg_reg ;
  wire \n_86_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_87_xOutReg_reg/xOutReg_reg ;
  wire \n_87_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_88_xOutReg_reg/xOutReg_reg ;
  wire \n_88_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_89_xOutReg_reg/xOutReg_reg ;
  wire \n_89_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_90_xOutReg_reg/xOutReg_reg ;
  wire \n_90_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_91_xOutReg_reg/xOutReg_reg ;
  wire \n_91_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_92_xOutReg_reg/xOutReg_reg ;
  wire \n_92_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_93_xOutReg_reg/xOutReg_reg ;
  wire \n_93_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_94_xOutReg_reg/xOutReg_reg ;
  wire \n_94_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_95_xOutReg_reg/xOutReg_reg ;
  wire \n_95_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_96_xOutReg_reg/xOutReg_reg ;
  wire \n_96_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_97_xOutReg_reg/xOutReg_reg ;
  wire \n_97_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_98_xOutReg_reg/xOutReg_reg ;
  wire \n_98_xOutStepReg_reg/xOutStepReg_reg ;
  wire \n_99_xOutReg_reg/xOutReg_reg ;
  wire \n_99_xOutStepReg_reg/xOutStepReg_reg ;
  wire [15:0]\xOut[14] ;
  wire [15:0]\xOut[15] ;
  wire \NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_multOp/multOp_OVERFLOW_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_multOp/multOp_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_multOp/multOp_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_multOp/multOp_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_multOp/multOp_P_UNCONNECTED ;
  wire [47:0]\NLW_multOp/multOp_PCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED ;

DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \multOp/multOp 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_multOp/multOp_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I7[31],I7[31],I7[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_multOp/multOp_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_multOp/multOp_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_multOp/multOp_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_multOp/multOp_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_multOp/multOp_OVERFLOW_UNCONNECTED ),
        .P({\NLW_multOp/multOp_P_UNCONNECTED [47:32],A,B}),
        .PATTERNBDETECT(\NLW_multOp/multOp_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_multOp/multOp_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_multOp/multOp_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_multOp/multOp_UNDERFLOW_UNCONNECTED ));
DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutReg_reg/xOutReg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutReg_reg/xOutReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({I7[31],I7[31],I7[31:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutReg_reg/xOutReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutReg_reg/xOutReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutReg_reg/xOutReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_xOutReg_reg/xOutReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutReg_reg/xOutReg_reg_P_UNCONNECTED [47:32],\n_74_xOutReg_reg/xOutReg_reg ,\n_75_xOutReg_reg/xOutReg_reg ,\n_76_xOutReg_reg/xOutReg_reg ,\n_77_xOutReg_reg/xOutReg_reg ,\n_78_xOutReg_reg/xOutReg_reg ,\n_79_xOutReg_reg/xOutReg_reg ,\n_80_xOutReg_reg/xOutReg_reg ,\n_81_xOutReg_reg/xOutReg_reg ,\n_82_xOutReg_reg/xOutReg_reg ,\n_83_xOutReg_reg/xOutReg_reg ,\n_84_xOutReg_reg/xOutReg_reg ,\n_85_xOutReg_reg/xOutReg_reg ,\n_86_xOutReg_reg/xOutReg_reg ,\n_87_xOutReg_reg/xOutReg_reg ,\n_88_xOutReg_reg/xOutReg_reg ,\n_89_xOutReg_reg/xOutReg_reg ,\n_90_xOutReg_reg/xOutReg_reg ,\n_91_xOutReg_reg/xOutReg_reg ,\n_92_xOutReg_reg/xOutReg_reg ,\n_93_xOutReg_reg/xOutReg_reg ,\n_94_xOutReg_reg/xOutReg_reg ,\n_95_xOutReg_reg/xOutReg_reg ,\n_96_xOutReg_reg/xOutReg_reg ,\n_97_xOutReg_reg/xOutReg_reg ,\n_98_xOutReg_reg/xOutReg_reg ,\n_99_xOutReg_reg/xOutReg_reg ,\n_100_xOutReg_reg/xOutReg_reg ,\n_101_xOutReg_reg/xOutReg_reg ,\n_102_xOutReg_reg/xOutReg_reg ,\n_103_xOutReg_reg/xOutReg_reg ,\n_104_xOutReg_reg/xOutReg_reg ,\n_105_xOutReg_reg/xOutReg_reg }),
        .PATTERNBDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutReg_reg/xOutReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutReg_reg/xOutReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutReg_reg/xOutReg_reg_UNDERFLOW_UNCONNECTED ));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__5
       (.I0(\n_99_xOutReg_reg/xOutReg_reg ),
        .I1(\n_83_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_10__6
       (.I0(\n_99_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_83_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [6]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__5
       (.I0(\n_100_xOutReg_reg/xOutReg_reg ),
        .I1(\n_84_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_11__6
       (.I0(\n_100_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_84_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [5]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__5
       (.I0(\n_101_xOutReg_reg/xOutReg_reg ),
        .I1(\n_85_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_12__6
       (.I0(\n_101_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_85_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [4]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__5
       (.I0(\n_102_xOutReg_reg/xOutReg_reg ),
        .I1(\n_86_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_13__6
       (.I0(\n_102_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_86_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [3]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__5
       (.I0(\n_103_xOutReg_reg/xOutReg_reg ),
        .I1(\n_87_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_14__6
       (.I0(\n_103_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_87_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [2]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__5
       (.I0(\n_104_xOutReg_reg/xOutReg_reg ),
        .I1(\n_88_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_15__6
       (.I0(\n_104_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_88_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [1]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__5
       (.I0(\n_105_xOutReg_reg/xOutReg_reg ),
        .I1(\n_89_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_16__6
       (.I0(\n_105_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_89_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [0]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__5
       (.I0(\n_90_xOutReg_reg/xOutReg_reg ),
        .I1(\n_74_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_1__6
       (.I0(\n_90_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_74_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [15]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__5
       (.I0(\n_91_xOutReg_reg/xOutReg_reg ),
        .I1(\n_75_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_2__6
       (.I0(\n_91_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_75_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [14]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__5
       (.I0(\n_92_xOutReg_reg/xOutReg_reg ),
        .I1(\n_76_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_3__6
       (.I0(\n_92_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_76_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [13]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__5
       (.I0(\n_93_xOutReg_reg/xOutReg_reg ),
        .I1(\n_77_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_4__6
       (.I0(\n_93_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_77_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [12]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__5
       (.I0(\n_94_xOutReg_reg/xOutReg_reg ),
        .I1(\n_78_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_5__6
       (.I0(\n_94_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_78_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [11]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__5
       (.I0(\n_95_xOutReg_reg/xOutReg_reg ),
        .I1(\n_79_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_6__6
       (.I0(\n_95_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_79_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [10]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__5
       (.I0(\n_96_xOutReg_reg/xOutReg_reg ),
        .I1(\n_80_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_7__6
       (.I0(\n_96_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_80_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [9]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__5
       (.I0(\n_97_xOutReg_reg/xOutReg_reg ),
        .I1(\n_81_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_8__6
       (.I0(\n_97_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_81_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [8]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__5
       (.I0(\n_98_xOutReg_reg/xOutReg_reg ),
        .I1(\n_82_xOutReg_reg/xOutReg_reg ),
        .O(\xOut[14] [7]));
LUT2 #(
    .INIT(4'h6)) 
     xOutReg_reg_i_9__6
       (.I0(\n_98_xOutStepReg_reg/xOutStepReg_reg ),
        .I1(\n_82_xOutStepReg_reg/xOutStepReg_reg ),
        .O(\xOut[15] [7]));
DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
     \xOutStepReg_reg/xOutStepReg_reg 
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B(B),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15],I7[15:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(bftClk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_xOutStepReg_reg/xOutStepReg_reg_P_UNCONNECTED [47:32],\n_74_xOutStepReg_reg/xOutStepReg_reg ,\n_75_xOutStepReg_reg/xOutStepReg_reg ,\n_76_xOutStepReg_reg/xOutStepReg_reg ,\n_77_xOutStepReg_reg/xOutStepReg_reg ,\n_78_xOutStepReg_reg/xOutStepReg_reg ,\n_79_xOutStepReg_reg/xOutStepReg_reg ,\n_80_xOutStepReg_reg/xOutStepReg_reg ,\n_81_xOutStepReg_reg/xOutStepReg_reg ,\n_82_xOutStepReg_reg/xOutStepReg_reg ,\n_83_xOutStepReg_reg/xOutStepReg_reg ,\n_84_xOutStepReg_reg/xOutStepReg_reg ,\n_85_xOutStepReg_reg/xOutStepReg_reg ,\n_86_xOutStepReg_reg/xOutStepReg_reg ,\n_87_xOutStepReg_reg/xOutStepReg_reg ,\n_88_xOutStepReg_reg/xOutStepReg_reg ,\n_89_xOutStepReg_reg/xOutStepReg_reg ,\n_90_xOutStepReg_reg/xOutStepReg_reg ,\n_91_xOutStepReg_reg/xOutStepReg_reg ,\n_92_xOutStepReg_reg/xOutStepReg_reg ,\n_93_xOutStepReg_reg/xOutStepReg_reg ,\n_94_xOutStepReg_reg/xOutStepReg_reg ,\n_95_xOutStepReg_reg/xOutStepReg_reg ,\n_96_xOutStepReg_reg/xOutStepReg_reg ,\n_97_xOutStepReg_reg/xOutStepReg_reg ,\n_98_xOutStepReg_reg/xOutStepReg_reg ,\n_99_xOutStepReg_reg/xOutStepReg_reg ,\n_100_xOutStepReg_reg/xOutStepReg_reg ,\n_101_xOutStepReg_reg/xOutStepReg_reg ,\n_102_xOutStepReg_reg/xOutStepReg_reg ,\n_103_xOutStepReg_reg/xOutStepReg_reg ,\n_104_xOutStepReg_reg/xOutStepReg_reg ,\n_105_xOutStepReg_reg/xOutStepReg_reg }),
        .PATTERNBDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_xOutStepReg_reg/xOutStepReg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_xOutStepReg_reg/xOutStepReg_reg_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "full_axi" *) 
module zynq_bd_full_axi
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    bram_addr_a,
    O8,
    s_axi_bid,
    bram_wrdata_a,
    s_axi_rid,
    s_axi_rdata,
    s_axi_awready,
    s_axi_arready,
    bram_we_a,
    bram_en_a,
    s_axi_wready,
    s_axi_rready,
    s_axi_awlen,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_awid,
    s_axi_aclk,
    s_axi_wlast,
    s_axi_bready,
    s_axi_wstrb,
    s_axi_wdata,
    s_axi_arlen,
    s_axi_arid,
    bram_rddata_a,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awburst,
    s_axi_arburst);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [5:0]bram_addr_a;
  output O8;
  output [11:0]s_axi_bid;
  output [31:0]bram_wrdata_a;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output s_axi_awready;
  output s_axi_arready;
  output [3:0]bram_we_a;
  output bram_en_a;
  output s_axi_wready;
  input s_axi_rready;
  input [3:0]s_axi_awlen;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input [11:0]s_axi_awid;
  input s_axi_aclk;
  input s_axi_wlast;
  input s_axi_bready;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [7:0]s_axi_arlen;
  input [11:0]s_axi_arid;
  input [31:0]bram_rddata_a;
  input s_axi_arvalid;
  input [9:0]s_axi_araddr;
  input [9:0]s_axi_awaddr;
  input s_axi_awvalid;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_arburst;

  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [9:1]WrChnl_BRAM_Addr_Ld;
  wire ar_active_d1;
  wire ar_active_re;
  wire aw_active_d1;
  wire aw_active_re;
  wire [5:0]bram_addr_a;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[10]_i_1 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_2 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_4 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_1 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[3]_i_1 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[4]_i_1 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[5]_i_1 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[5]_i_2 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[6]_i_1 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[7]_i_1 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[8]_i_1 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[9]_i_1 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[9]_i_2 ;
  wire \n_10_GEN_ARB.I_SNG_PORT ;
  wire n_35_I_WR_CHNL;
  wire n_36_I_WR_CHNL;
  wire n_37_I_RD_CHNL;
  wire n_37_I_WR_CHNL;
  wire n_38_I_RD_CHNL;
  wire n_38_I_WR_CHNL;
  wire n_39_I_RD_CHNL;
  wire n_39_I_WR_CHNL;
  wire n_40_I_RD_CHNL;
  wire n_40_I_WR_CHNL;
  wire n_41_I_RD_CHNL;
  wire n_42_I_RD_CHNL;
  wire n_43_I_RD_CHNL;
  wire n_44_I_RD_CHNL;
  wire n_45_I_RD_CHNL;
  wire n_46_I_RD_CHNL;
  wire n_47_I_RD_CHNL;
  wire n_48_I_RD_CHNL;
  wire n_49_I_RD_CHNL;
  wire n_50_I_RD_CHNL;
  wire n_50_I_WR_CHNL;
  wire n_51_I_WR_CHNL;
  wire p_0_out;
  wire p_1_out;
  wire [3:0]p_6_in;
  wire p_7_in;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [9:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

LUT5 #(
    .INIT(32'hFC5C0CAC)) 
     \ADDR_SNG_PORT.bram_addr_int[10]_i_1 
       (.I0(\n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_4 ),
        .I1(n_46_I_RD_CHNL),
        .I2(n_48_I_RD_CHNL),
        .I3(n_49_I_RD_CHNL),
        .I4(bram_addr_a[4]),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFF077F000F088F0)) 
     \ADDR_SNG_PORT.bram_addr_int[11]_i_2 
       (.I0(\n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_4 ),
        .I1(bram_addr_a[4]),
        .I2(n_47_I_RD_CHNL),
        .I3(n_48_I_RD_CHNL),
        .I4(n_49_I_RD_CHNL),
        .I5(bram_addr_a[5]),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_2 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \ADDR_SNG_PORT.bram_addr_int[11]_i_4 
       (.I0(bram_addr_a[3]),
        .I1(bram_addr_a[1]),
        .I2(n_37_I_WR_CHNL),
        .I3(bram_addr_a[0]),
        .I4(bram_addr_a[2]),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_4 ));
LUT6 #(
    .INIT(64'hAABAAA8AAA8AAABA)) 
     \ADDR_SNG_PORT.bram_addr_int[2]_i_1 
       (.I0(n_38_I_RD_CHNL),
        .I1(ar_active_re),
        .I2(n_37_I_RD_CHNL),
        .I3(n_39_I_WR_CHNL),
        .I4(n_49_I_RD_CHNL),
        .I5(O3),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_1 ));
LUT5 #(
    .INIT(32'hFC5C0CAC)) 
     \ADDR_SNG_PORT.bram_addr_int[3]_i_1 
       (.I0(O3),
        .I1(n_39_I_RD_CHNL),
        .I2(n_48_I_RD_CHNL),
        .I3(n_49_I_RD_CHNL),
        .I4(O4),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFF077F000F088F0)) 
     \ADDR_SNG_PORT.bram_addr_int[4]_i_1 
       (.I0(O4),
        .I1(O3),
        .I2(n_40_I_RD_CHNL),
        .I3(n_48_I_RD_CHNL),
        .I4(n_49_I_RD_CHNL),
        .I5(O5),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFF033F000F011F0)) 
     \ADDR_SNG_PORT.bram_addr_int[5]_i_1 
       (.I0(\n_0_ADDR_SNG_PORT.bram_addr_int[5]_i_2 ),
        .I1(n_37_I_WR_CHNL),
        .I2(n_41_I_RD_CHNL),
        .I3(n_48_I_RD_CHNL),
        .I4(n_49_I_RD_CHNL),
        .I5(O6),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[5]_i_1 ));
LUT3 #(
    .INIT(8'h7F)) 
     \ADDR_SNG_PORT.bram_addr_int[5]_i_2 
       (.I0(O3),
        .I1(O4),
        .I2(O5),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[5]_i_2 ));
LUT5 #(
    .INIT(32'hFC5C0CAC)) 
     \ADDR_SNG_PORT.bram_addr_int[6]_i_1 
       (.I0(n_37_I_WR_CHNL),
        .I1(n_42_I_RD_CHNL),
        .I2(n_48_I_RD_CHNL),
        .I3(n_49_I_RD_CHNL),
        .I4(bram_addr_a[0]),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFF077F000F088F0)) 
     \ADDR_SNG_PORT.bram_addr_int[7]_i_1 
       (.I0(n_37_I_WR_CHNL),
        .I1(bram_addr_a[0]),
        .I2(n_43_I_RD_CHNL),
        .I3(n_48_I_RD_CHNL),
        .I4(n_49_I_RD_CHNL),
        .I5(bram_addr_a[1]),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[7]_i_1 ));
LUT5 #(
    .INIT(32'hFC5C0CAC)) 
     \ADDR_SNG_PORT.bram_addr_int[8]_i_1 
       (.I0(\n_0_ADDR_SNG_PORT.bram_addr_int[9]_i_2 ),
        .I1(n_44_I_RD_CHNL),
        .I2(n_48_I_RD_CHNL),
        .I3(n_49_I_RD_CHNL),
        .I4(bram_addr_a[2]),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFF077F000F088F0)) 
     \ADDR_SNG_PORT.bram_addr_int[9]_i_1 
       (.I0(\n_0_ADDR_SNG_PORT.bram_addr_int[9]_i_2 ),
        .I1(bram_addr_a[2]),
        .I2(n_45_I_RD_CHNL),
        .I3(n_48_I_RD_CHNL),
        .I4(n_49_I_RD_CHNL),
        .I5(bram_addr_a[3]),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[9]_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \ADDR_SNG_PORT.bram_addr_int[9]_i_2 
       (.I0(bram_addr_a[1]),
        .I1(O6),
        .I2(O5),
        .I3(O4),
        .I4(O3),
        .I5(bram_addr_a[0]),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[9]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \ADDR_SNG_PORT.bram_addr_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_ADDR_SNG_PORT.bram_addr_int[10]_i_1 ),
        .Q(bram_addr_a[4]),
        .R(n_38_I_WR_CHNL));
FDRE #(
    .INIT(1'b0)) 
     \ADDR_SNG_PORT.bram_addr_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_2 ),
        .Q(bram_addr_a[5]),
        .R(n_38_I_WR_CHNL));
FDRE #(
    .INIT(1'b0)) 
     \ADDR_SNG_PORT.bram_addr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_1 ),
        .Q(O3),
        .R(n_38_I_WR_CHNL));
FDRE #(
    .INIT(1'b0)) 
     \ADDR_SNG_PORT.bram_addr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_ADDR_SNG_PORT.bram_addr_int[3]_i_1 ),
        .Q(O4),
        .R(n_38_I_WR_CHNL));
FDRE #(
    .INIT(1'b0)) 
     \ADDR_SNG_PORT.bram_addr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_ADDR_SNG_PORT.bram_addr_int[4]_i_1 ),
        .Q(O5),
        .R(n_38_I_WR_CHNL));
FDRE #(
    .INIT(1'b0)) 
     \ADDR_SNG_PORT.bram_addr_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_ADDR_SNG_PORT.bram_addr_int[5]_i_1 ),
        .Q(O6),
        .R(n_38_I_WR_CHNL));
FDRE #(
    .INIT(1'b0)) 
     \ADDR_SNG_PORT.bram_addr_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_ADDR_SNG_PORT.bram_addr_int[6]_i_1 ),
        .Q(bram_addr_a[0]),
        .R(n_38_I_WR_CHNL));
FDRE #(
    .INIT(1'b0)) 
     \ADDR_SNG_PORT.bram_addr_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_ADDR_SNG_PORT.bram_addr_int[7]_i_1 ),
        .Q(bram_addr_a[1]),
        .R(n_38_I_WR_CHNL));
FDRE #(
    .INIT(1'b0)) 
     \ADDR_SNG_PORT.bram_addr_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_ADDR_SNG_PORT.bram_addr_int[8]_i_1 ),
        .Q(bram_addr_a[2]),
        .R(n_38_I_WR_CHNL));
FDRE #(
    .INIT(1'b0)) 
     \ADDR_SNG_PORT.bram_addr_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_ADDR_SNG_PORT.bram_addr_int[9]_i_1 ),
        .Q(bram_addr_a[3]),
        .R(n_38_I_WR_CHNL));
zynq_bd_sng_port_arb \GEN_ARB.I_SNG_PORT 
       (.E(aw_active_re),
        .I1(O7),
        .I2(n_51_I_WR_CHNL),
        .I3(n_50_I_WR_CHNL),
        .I4(n_50_I_RD_CHNL),
        .I5(O1),
        .O1(\n_10_GEN_ARB.I_SNG_PORT ),
        .Q(p_6_in),
        .ar_active_d1(ar_active_d1),
        .ar_active_re(ar_active_re),
        .aw_active_d1(aw_active_d1),
        .bram_we_a(bram_we_a),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_rready(s_axi_rready));
zynq_bd_rd_chnl I_RD_CHNL
       (.D(WrChnl_BRAM_Addr_Ld),
        .I1(\n_10_GEN_ARB.I_SNG_PORT ),
        .I2(O3),
        .I3(O4),
        .I4(O5),
        .I5(O6),
        .I6(n_36_I_WR_CHNL),
        .I7(n_39_I_WR_CHNL),
        .I8(n_35_I_WR_CHNL),
        .I9(n_40_I_WR_CHNL),
        .O1(O7),
        .O10(n_43_I_RD_CHNL),
        .O11(n_44_I_RD_CHNL),
        .O12(n_45_I_RD_CHNL),
        .O13(n_46_I_RD_CHNL),
        .O14(n_47_I_RD_CHNL),
        .O15(n_48_I_RD_CHNL),
        .O16(n_49_I_RD_CHNL),
        .O17(n_50_I_RD_CHNL),
        .O2(O1),
        .O3(O2),
        .O4(n_37_I_RD_CHNL),
        .O5(n_38_I_RD_CHNL),
        .O6(n_39_I_RD_CHNL),
        .O7(n_40_I_RD_CHNL),
        .O8(n_41_I_RD_CHNL),
        .O9(n_42_I_RD_CHNL),
        .ar_active_d1(ar_active_d1),
        .ar_active_re(ar_active_re),
        .bram_rddata_a(bram_rddata_a),
        .p_0_out(p_0_out),
        .p_7_in(p_7_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_awaddr(s_axi_awaddr[0]),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready));
zynq_bd_wr_chnl I_WR_CHNL
       (.D(WrChnl_BRAM_Addr_Ld),
        .E(aw_active_re),
        .I1(O7),
        .I2(O3),
        .I3(O4),
        .I4(O5),
        .I5(O6),
        .O1(O8),
        .O2(n_35_I_WR_CHNL),
        .O3(n_36_I_WR_CHNL),
        .O4(n_37_I_WR_CHNL),
        .O5(n_38_I_WR_CHNL),
        .O6(n_39_I_WR_CHNL),
        .O7(n_40_I_WR_CHNL),
        .O8(n_50_I_WR_CHNL),
        .O9(n_51_I_WR_CHNL),
        .Q(p_6_in),
        .aw_active_d1(aw_active_d1),
        .bram_en_a(bram_en_a),
        .bram_wrdata_a(bram_wrdata_a),
        .p_1_out(p_1_out),
        .p_7_in(p_7_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_awaddr(s_axi_awaddr[9:1]),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "lpf" *) 
module zynq_bd_lpf
   (lpf_int,
    slowest_sync_clk,
    mb_debug_sys_rst,
    ext_reset_in,
    dcm_locked,
    aux_reset_in);
  output lpf_int;
  input slowest_sync_clk;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input dcm_locked;
  input aux_reset_in;

  wire Q;
  wire aux_reset_in;
  wire dcm_locked;
  wire ext_reset_in;
  wire lpf_asr;
  wire lpf_exr;
  wire lpf_int;
  wire lpf_int0;
  wire mb_debug_sys_rst;
  wire \n_0_AUX_LPF[3].asr_lpf_reg[3] ;
  wire n_0_lpf_asr_i_1;
  wire n_0_lpf_exr_i_1;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in1_in;
  wire [3:0]p_3_out;
  wire slowest_sync_clk;

zynq_bd_cdc_sync__parameterized0 \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.aux_reset_in(aux_reset_in),
        .scndry_out(p_3_in1_in),
        .slowest_sync_clk(slowest_sync_clk));
zynq_bd_cdc_sync__parameterized0_0 \ACTIVE_LOW_EXT.ACT_LO_EXT 
       (.ext_reset_in(ext_reset_in),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .scndry_out(p_3_out[3]),
        .slowest_sync_clk(slowest_sync_clk));
FDRE #(
    .INIT(1'b0)) 
     \AUX_LPF[1].asr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in1_in),
        .Q(p_2_in),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \AUX_LPF[2].asr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_1_in),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \AUX_LPF[3].asr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(\n_0_AUX_LPF[3].asr_lpf_reg[3] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \EXT_LPF[1].exr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_out[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \EXT_LPF[2].exr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_out[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \EXT_LPF[3].exr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_out[0]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRL16" *) 
   (* srl_name = "rst_processing_system7_0_50M/\U0/EXT_LPF/POR_SRL_I " *) 
   SRL16E #(
    .INIT(16'hFFFF)) 
     POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(slowest_sync_clk),
        .D(1'b0),
        .Q(Q));
LUT5 #(
    .INIT(32'hEAAAAAA8)) 
     lpf_asr_i_1
       (.I0(lpf_asr),
        .I1(\n_0_AUX_LPF[3].asr_lpf_reg[3] ),
        .I2(p_3_in1_in),
        .I3(p_1_in),
        .I4(p_2_in),
        .O(n_0_lpf_asr_i_1));
FDRE #(
    .INIT(1'b0)) 
     lpf_asr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(n_0_lpf_asr_i_1),
        .Q(lpf_asr),
        .R(1'b0));
LUT5 #(
    .INIT(32'hEAAAAAA8)) 
     lpf_exr_i_1
       (.I0(lpf_exr),
        .I1(p_3_out[0]),
        .I2(p_3_out[3]),
        .I3(p_3_out[1]),
        .I4(p_3_out[2]),
        .O(n_0_lpf_exr_i_1));
FDRE #(
    .INIT(1'b0)) 
     lpf_exr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(n_0_lpf_exr_i_1),
        .Q(lpf_exr),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFFFD)) 
     lpf_int_i_1
       (.I0(dcm_locked),
        .I1(Q),
        .I2(lpf_exr),
        .I3(lpf_asr),
        .O(lpf_int0));
FDRE #(
    .INIT(1'b0)) 
     lpf_int_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_int0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "m00_couplers_imp_1MXPTIN" *) 
module zynq_bd_m00_couplers_imp_1MXPTIN
   (m_axi_awready,
    m_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    m_axi_bvalid,
    m_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    M00_AXI_awaddr,
    M00_AXI_awvalid,
    M00_AXI_wdata,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M00_AXI_bready,
    M00_AXI_araddr,
    M00_AXI_arvalid,
    M00_AXI_rready,
    ACLK,
    ARESETN,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_rready,
    M00_AXI_awready,
    M00_AXI_wready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_arready,
    M00_AXI_rdata,
    M00_AXI_rresp,
    M00_AXI_rvalid);
  output [0:0]m_axi_awready;
  output [0:0]m_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]m_axi_bvalid;
  output [0:0]m_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output [0:0]m_axi_rlast;
  output [0:0]m_axi_rvalid;
  output [8:0]M00_AXI_awaddr;
  output M00_AXI_awvalid;
  output [31:0]M00_AXI_wdata;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  output M00_AXI_bready;
  output [8:0]M00_AXI_araddr;
  output M00_AXI_arvalid;
  output M00_AXI_rready;
  input ACLK;
  input [0:0]ARESETN;
  input [11:0]m_axi_awid;
  input [31:0]m_axi_awaddr;
  input [7:0]m_axi_awlen;
  input [2:0]m_axi_awsize;
  input [1:0]m_axi_awburst;
  input [0:0]m_axi_awlock;
  input [3:0]m_axi_awcache;
  input [2:0]m_axi_awprot;
  input [3:0]m_axi_awregion;
  input [3:0]m_axi_awqos;
  input [0:0]m_axi_awvalid;
  input [31:0]m_axi_wdata;
  input [3:0]m_axi_wstrb;
  input [0:0]m_axi_wlast;
  input [0:0]m_axi_wvalid;
  input [0:0]m_axi_bready;
  input [11:0]m_axi_arid;
  input [31:0]m_axi_araddr;
  input [7:0]m_axi_arlen;
  input [2:0]m_axi_arsize;
  input [1:0]m_axi_arburst;
  input [0:0]m_axi_arlock;
  input [3:0]m_axi_arcache;
  input [2:0]m_axi_arprot;
  input [3:0]m_axi_arregion;
  input [3:0]m_axi_arqos;
  input [0:0]m_axi_arvalid;
  input [0:0]m_axi_rready;
  input M00_AXI_awready;
  input M00_AXI_wready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input M00_AXI_arready;
  input [31:0]M00_AXI_rdata;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;

  wire ACLK;
  wire [0:0]ARESETN;
  wire [8:0]M00_AXI_araddr;
  wire M00_AXI_arready;
  wire M00_AXI_arvalid;
  wire [8:0]M00_AXI_awaddr;
  wire M00_AXI_awready;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire M00_AXI_rready;
  wire [1:0]M00_AXI_rresp;
  wire M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire M00_AXI_wready;
  wire [3:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [11:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire [0:0]m_axi_arready;
  wire [3:0]m_axi_arregion;
  wire [2:0]m_axi_arsize;
  wire [0:0]m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [11:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire [0:0]m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire [0:0]m_axi_awvalid;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire [0:0]m_axi_rlast;
  wire [0:0]m_axi_rready;
  wire [0:0]m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire [0:0]m_axi_wlast;
  wire [0:0]m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire [0:0]m_axi_wvalid;
  wire [11:0]s_axi_bid;
  wire [1:0]s_axi_bresp;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire [1:0]s_axi_rresp;
  wire [31:9]NLW_auto_pc_m_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_auto_pc_m_axi_arprot_UNCONNECTED;
  wire [31:9]NLW_auto_pc_m_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_auto_pc_m_axi_awprot_UNCONNECTED;

(* CHECK_LICENSE_TYPE = "zynq_bd_auto_pc_0,axi_protocol_converter_v2_1_axi_protocol_converter,{}" *) 
   (* core_generation_info = "zynq_bd_auto_pc_0,axi_protocol_converter_v2_1_axi_protocol_converter,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_protocol_converter,x_ipVersion=2.1,x_ipCoreRevision=3,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_M_AXI_PROTOCOL=2,C_S_AXI_PROTOCOL=0,C_IGNORE_ID=0,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1,C_AXI_SUPPORTS_READ=1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_TRANSLATION_MODE=2}" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* x_core_info = "axi_protocol_converter_v2_1_axi_protocol_converter,Vivado 2014.3" *) 
   zynq_bd_zynq_bd_auto_pc_0 auto_pc
       (.aclk(ACLK),
        .aresetn(ARESETN),
        .m_axi_araddr({NLW_auto_pc_m_axi_araddr_UNCONNECTED[31:9],M00_AXI_araddr}),
        .m_axi_arprot(NLW_auto_pc_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arready(M00_AXI_arready),
        .m_axi_arvalid(M00_AXI_arvalid),
        .m_axi_awaddr({NLW_auto_pc_m_axi_awaddr_UNCONNECTED[31:9],M00_AXI_awaddr}),
        .m_axi_awprot(NLW_auto_pc_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awready(M00_AXI_awready),
        .m_axi_awvalid(M00_AXI_awvalid),
        .m_axi_bready(M00_AXI_bready),
        .m_axi_bresp(M00_AXI_bresp),
        .m_axi_bvalid(M00_AXI_bvalid),
        .m_axi_rdata(M00_AXI_rdata),
        .m_axi_rready(M00_AXI_rready),
        .m_axi_rresp(M00_AXI_rresp),
        .m_axi_rvalid(M00_AXI_rvalid),
        .m_axi_wdata(M00_AXI_wdata),
        .m_axi_wready(M00_AXI_wready),
        .m_axi_wstrb(M00_AXI_wstrb),
        .m_axi_wvalid(M00_AXI_wvalid),
        .s_axi_araddr(m_axi_araddr),
        .s_axi_arburst(m_axi_arburst),
        .s_axi_arcache(m_axi_arcache),
        .s_axi_arid(m_axi_arid),
        .s_axi_arlen(m_axi_arlen),
        .s_axi_arlock(m_axi_arlock),
        .s_axi_arprot(m_axi_arprot),
        .s_axi_arqos(m_axi_arqos),
        .s_axi_arready(m_axi_arready),
        .s_axi_arregion(m_axi_arregion),
        .s_axi_arsize(m_axi_arsize),
        .s_axi_arvalid(m_axi_arvalid),
        .s_axi_awaddr(m_axi_awaddr),
        .s_axi_awburst(m_axi_awburst),
        .s_axi_awcache(m_axi_awcache),
        .s_axi_awid(m_axi_awid),
        .s_axi_awlen(m_axi_awlen),
        .s_axi_awlock(m_axi_awlock),
        .s_axi_awprot(m_axi_awprot),
        .s_axi_awqos(m_axi_awqos),
        .s_axi_awready(m_axi_awready),
        .s_axi_awregion(m_axi_awregion),
        .s_axi_awsize(m_axi_awsize),
        .s_axi_awvalid(m_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(m_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(m_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(m_axi_rlast),
        .s_axi_rready(m_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(m_axi_rvalid),
        .s_axi_wdata(m_axi_wdata),
        .s_axi_wlast(m_axi_wlast),
        .s_axi_wready(m_axi_wready),
        .s_axi_wstrb(m_axi_wstrb),
        .s_axi_wvalid(m_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "proc_sys_reset" *) 
module zynq_bd_proc_sys_reset__parameterized0
   (mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk,
    dcm_locked,
    aux_reset_in);
  output mb_reset;
  output [0:0]bus_struct_reset;
  output [0:0]peripheral_reset;
  output [0:0]interconnect_aresetn;
  output [0:0]peripheral_aresetn;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;
  input dcm_locked;
  input aux_reset_in;

  wire Core;
  wire aux_reset_in;
  wire bsr;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire lpf_int;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire n_4_SEQ;
  wire p_0_out;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire pr;
  wire slowest_sync_clk;

(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(interconnect_aresetn),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b1)) 
     \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(n_4_SEQ),
        .Q(peripheral_aresetn),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \BSR_OUT_DFF[0].bus_struct_reset_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr),
        .Q(bus_struct_reset),
        .R(1'b0));
zynq_bd_lpf EXT_LPF
       (.aux_reset_in(aux_reset_in),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .lpf_int(lpf_int),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .slowest_sync_clk(slowest_sync_clk));
(* equivalent_register_removal = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \PR_OUT_DFF[0].peripheral_reset_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr),
        .Q(peripheral_reset),
        .R(1'b0));
zynq_bd_sequence SEQ
       (.Core(Core),
        .O1(n_4_SEQ),
        .bsr(bsr),
        .lpf_int(lpf_int),
        .p_0_out(p_0_out),
        .pr(pr),
        .slowest_sync_clk(slowest_sync_clk));
FDRE #(
    .INIT(1'b0)) 
     mb_reset_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core),
        .Q(mb_reset),
        .R(1'b0));
endmodule

(* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666666} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={0} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS18} bidis={4} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={CAN} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={23.809523} usageRate={0.5} /><IO interface={I2C} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={8} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={HSTL_I_18} bidis={14} ioBank={Vcco_p1} clockFreq={25.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={50} usageRate={0.5} />/>" *) (* CORE_GENERATION_INFO = "processing_system7_v5.5 ,processing_system7_v5.5_user_configuration,{ PCW_UIPARAM_DDR_FREQ_MHZ=533.333333, PCW_UIPARAM_DDR_BANK_ADDR_COUNT=3, PCW_UIPARAM_DDR_ROW_ADDR_COUNT=15, PCW_UIPARAM_DDR_COL_ADDR_COUNT=10, PCW_UIPARAM_DDR_CL=7, PCW_UIPARAM_DDR_CWL=6, PCW_UIPARAM_DDR_T_RCD=7, PCW_UIPARAM_DDR_T_RP=7, PCW_UIPARAM_DDR_T_RC=49.5, PCW_UIPARAM_DDR_T_RAS_MIN=36.0, PCW_UIPARAM_DDR_T_FAW=30.0, PCW_UIPARAM_DDR_AL=0, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0=0.217, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1=0.133, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2=0.089, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3=0.248, PCW_UIPARAM_DDR_BOARD_DELAY0=0.537, PCW_UIPARAM_DDR_BOARD_DELAY1=0.442, PCW_UIPARAM_DDR_BOARD_DELAY2=0.464, PCW_UIPARAM_DDR_BOARD_DELAY3=0.521, PCW_UIPARAM_DDR_DQS_0_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_1_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_2_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_3_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_0_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_1_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_2_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_3_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH=68.4725, PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH=71.086, PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH=66.794, PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH=108.7385, PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH=64.1705, PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH=63.686, PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH=68.46, PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH=105.4895, PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY=160, PCW_CRYSTAL_PERIPHERAL_FREQMHZ=33.333333, PCW_APU_PERIPHERAL_FREQMHZ=666.666666, PCW_DCI_PERIPHERAL_FREQMHZ=10.159, PCW_QSPI_PERIPHERAL_FREQMHZ=200, PCW_SMC_PERIPHERAL_FREQMHZ=100, PCW_USB0_PERIPHERAL_FREQMHZ=60, PCW_USB1_PERIPHERAL_FREQMHZ=60, PCW_SDIO_PERIPHERAL_FREQMHZ=50, PCW_UART_PERIPHERAL_FREQMHZ=50, PCW_SPI_PERIPHERAL_FREQMHZ=166.666666, PCW_CAN_PERIPHERAL_FREQMHZ=23.8095, PCW_CAN0_PERIPHERAL_FREQMHZ=-1, PCW_CAN1_PERIPHERAL_FREQMHZ=-1, PCW_WDT_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC_PERIPHERAL_FREQMHZ=50, PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ=133.333333, PCW_PCAP_PERIPHERAL_FREQMHZ=200, PCW_TPIU_PERIPHERAL_FREQMHZ=200, PCW_FPGA0_PERIPHERAL_FREQMHZ=50, PCW_FPGA1_PERIPHERAL_FREQMHZ=50, PCW_FPGA2_PERIPHERAL_FREQMHZ=50, PCW_FPGA3_PERIPHERAL_FREQMHZ=50, PCW_OVERRIDE_BASIC_CLOCK=0, PCW_ARMPLL_CTRL_FBDIV=40, PCW_IOPLL_CTRL_FBDIV=30, PCW_DDRPLL_CTRL_FBDIV=32, PCW_CPU_CPU_PLL_FREQMHZ=1333.333, PCW_IO_IO_PLL_FREQMHZ=1000.000, PCW_DDR_DDR_PLL_FREQMHZ=1066.667, PCW_USE_M_AXI_GP0=1, PCW_USE_M_AXI_GP1=0, PCW_USE_S_AXI_GP0=0, PCW_USE_S_AXI_GP1=0, PCW_USE_S_AXI_ACP=0, PCW_USE_S_AXI_HP0=0, PCW_USE_S_AXI_HP1=0, PCW_USE_S_AXI_HP2=0, PCW_USE_S_AXI_HP3=0, PCW_M_AXI_GP0_FREQMHZ=50, PCW_M_AXI_GP1_FREQMHZ=10, PCW_S_AXI_GP0_FREQMHZ=10, PCW_S_AXI_GP1_FREQMHZ=10, PCW_S_AXI_ACP_FREQMHZ=10, PCW_S_AXI_HP0_FREQMHZ=10, PCW_S_AXI_HP1_FREQMHZ=10, PCW_S_AXI_HP2_FREQMHZ=10, PCW_S_AXI_HP3_FREQMHZ=10, PCW_USE_CROSS_TRIGGER=0, PCW_FTM_CTI_IN0=DISABLED, PCW_FTM_CTI_IN1=DISABLED, PCW_FTM_CTI_IN2=DISABLED, PCW_FTM_CTI_IN3=DISABLED, PCW_FTM_CTI_OUT0=DISABLED, PCW_FTM_CTI_OUT1=DISABLED, PCW_FTM_CTI_OUT2=DISABLED, PCW_FTM_CTI_OUT3=DISABLED, PCW_UART0_BAUD_RATE=115200, PCW_UART1_BAUD_RATE=115200, PCW_S_AXI_HP0_DATA_WIDTH=64, PCW_S_AXI_HP1_DATA_WIDTH=64, PCW_S_AXI_HP2_DATA_WIDTH=64, PCW_S_AXI_HP3_DATA_WIDTH=64, PCW_IRQ_F2P_MODE=DIRECT, PCW_PRESET_BANK0_VOLTAGE=LVCMOS 1.8V, PCW_PRESET_BANK1_VOLTAGE=LVCMOS 1.8V, PCW_UIPARAM_DDR_ENABLE=1, PCW_UIPARAM_DDR_ADV_ENABLE=0, PCW_UIPARAM_DDR_MEMORY_TYPE=DDR 3, PCW_UIPARAM_DDR_ECC=Disabled, PCW_UIPARAM_DDR_BUS_WIDTH=32 Bit, PCW_UIPARAM_DDR_BL=8, PCW_UIPARAM_DDR_HIGH_TEMP=Normal (0-85), PCW_UIPARAM_DDR_PARTNO=MT41J256M8 HX-15E, PCW_UIPARAM_DDR_DRAM_WIDTH=8 Bits, PCW_UIPARAM_DDR_DEVICE_CAPACITY=2048 MBits, PCW_UIPARAM_DDR_SPEED_BIN=DDR3_1066F, PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL=1, PCW_UIPARAM_DDR_TRAIN_READ_GATE=1, PCW_UIPARAM_DDR_TRAIN_DATA_EYE=1, PCW_UIPARAM_DDR_CLOCK_STOP_EN=0, PCW_UIPARAM_DDR_USE_INTERNAL_VREF=1, PCW_DDR_PORT0_HPR_ENABLE=0, PCW_DDR_PORT1_HPR_ENABLE=0, PCW_DDR_PORT2_HPR_ENABLE=0, PCW_DDR_PORT3_HPR_ENABLE=0, PCW_DDR_HPRLPR_QUEUE_PARTITION=HPR(0)/LPR(32), PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL=2, PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL=15, PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL=2, PCW_NAND_PERIPHERAL_ENABLE=0, PCW_NAND_GRP_D8_ENABLE=0, PCW_NOR_PERIPHERAL_ENABLE=0, PCW_NOR_GRP_A25_ENABLE=0, PCW_NOR_GRP_CS0_ENABLE=0, PCW_NOR_GRP_SRAM_CS0_ENABLE=0, PCW_NOR_GRP_CS1_ENABLE=0, PCW_NOR_GRP_SRAM_CS1_ENABLE=0, PCW_NOR_GRP_SRAM_INT_ENABLE=0, PCW_QSPI_PERIPHERAL_ENABLE=1, PCW_QSPI_QSPI_IO=MIO 1 .. 6, PCW_QSPI_GRP_SINGLE_SS_ENABLE=1, PCW_QSPI_GRP_SINGLE_SS_IO=MIO 1 .. 6, PCW_QSPI_GRP_SS1_ENABLE=0, PCW_QSPI_GRP_IO1_ENABLE=0, PCW_QSPI_GRP_FBCLK_ENABLE=1, PCW_QSPI_GRP_FBCLK_IO=MIO 8, PCW_QSPI_INTERNAL_HIGHADDRESS=0xFCFFFFFF, PCW_ENET0_PERIPHERAL_ENABLE=1, PCW_ENET0_ENET0_IO=MIO 16 .. 27, PCW_ENET0_GRP_MDIO_ENABLE=1, PCW_ENET0_RESET_ENABLE=1, PCW_ENET0_RESET_IO=MIO 11, PCW_ENET1_PERIPHERAL_ENABLE=0, PCW_ENET1_GRP_MDIO_ENABLE=0, PCW_ENET1_RESET_ENABLE=0, PCW_SD0_PERIPHERAL_ENABLE=1, PCW_SD0_SD0_IO=MIO 40 .. 45, PCW_SD0_GRP_CD_ENABLE=1, PCW_SD0_GRP_CD_IO=MIO 0, PCW_SD0_GRP_WP_ENABLE=1, PCW_SD0_GRP_WP_IO=MIO 15, PCW_SD0_GRP_POW_ENABLE=0, PCW_SD1_PERIPHERAL_ENABLE=0, PCW_SD1_GRP_CD_ENABLE=0, PCW_SD1_GRP_WP_ENABLE=0, PCW_SD1_GRP_POW_ENABLE=0, PCW_UART0_PERIPHERAL_ENABLE=0, PCW_UART0_GRP_FULL_ENABLE=0, PCW_UART1_PERIPHERAL_ENABLE=1, PCW_UART1_UART1_IO=MIO 48 .. 49, PCW_UART1_GRP_FULL_ENABLE=0, PCW_SPI0_PERIPHERAL_ENABLE=0, PCW_SPI0_GRP_SS0_ENABLE=0, PCW_SPI0_GRP_SS1_ENABLE=0, PCW_SPI0_GRP_SS2_ENABLE=0, PCW_SPI1_PERIPHERAL_ENABLE=0, PCW_SPI1_GRP_SS0_ENABLE=0, PCW_SPI1_GRP_SS1_ENABLE=0, PCW_SPI1_GRP_SS2_ENABLE=0, PCW_CAN0_PERIPHERAL_ENABLE=1, PCW_CAN0_CAN0_IO=MIO 46 .. 47, PCW_CAN0_GRP_CLK_ENABLE=0, PCW_CAN1_PERIPHERAL_ENABLE=0, PCW_CAN1_GRP_CLK_ENABLE=0, PCW_TRACE_PERIPHERAL_ENABLE=0, PCW_TRACE_GRP_2BIT_ENABLE=0, PCW_TRACE_GRP_4BIT_ENABLE=0, PCW_TRACE_GRP_8BIT_ENABLE=0, PCW_TRACE_GRP_16BIT_ENABLE=0, PCW_TRACE_GRP_32BIT_ENABLE=0, PCW_WDT_PERIPHERAL_ENABLE=0, PCW_TTC0_PERIPHERAL_ENABLE=1, PCW_TTC0_TTC0_IO=EMIO, PCW_TTC1_PERIPHERAL_ENABLE=0, PCW_PJTAG_PERIPHERAL_ENABLE=0, PCW_USB0_PERIPHERAL_ENABLE=1, PCW_USB0_USB0_IO=MIO 28 .. 39, PCW_USB0_RESET_ENABLE=1, PCW_USB0_RESET_IO=MIO 7, PCW_USB1_PERIPHERAL_ENABLE=0, PCW_USB1_RESET_ENABLE=0, PCW_I2C0_PERIPHERAL_ENABLE=1, PCW_I2C0_I2C0_IO=MIO 50 .. 51, PCW_I2C0_GRP_INT_ENABLE=0, PCW_I2C0_RESET_ENABLE=1, PCW_I2C0_RESET_IO=MIO 13, PCW_I2C1_PERIPHERAL_ENABLE=0, PCW_I2C1_GRP_INT_ENABLE=0, PCW_I2C1_RESET_ENABLE=0, PCW_GPIO_PERIPHERAL_ENABLE=0, PCW_GPIO_MIO_GPIO_ENABLE=1, PCW_GPIO_MIO_GPIO_IO=MIO, PCW_GPIO_EMIO_GPIO_ENABLE=0, PCW_APU_CLK_RATIO_ENABLE=6:2:1, PCW_ENET0_PERIPHERAL_FREQMHZ=100 Mbps, PCW_ENET1_PERIPHERAL_FREQMHZ=1000 Mbps, PCW_CPU_PERIPHERAL_CLKSRC=ARM PLL, PCW_DDR_PERIPHERAL_CLKSRC=DDR PLL, PCW_SMC_PERIPHERAL_CLKSRC=IO PLL, PCW_QSPI_PERIPHERAL_CLKSRC=IO PLL, PCW_SDIO_PERIPHERAL_CLKSRC=IO PLL, PCW_UART_PERIPHERAL_CLKSRC=IO PLL, PCW_SPI_PERIPHERAL_CLKSRC=IO PLL, PCW_CAN_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK0_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK1_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK2_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK3_PERIPHERAL_CLKSRC=IO PLL, PCW_ENET0_PERIPHERAL_CLKSRC=IO PLL, PCW_ENET1_PERIPHERAL_CLKSRC=IO PLL, PCW_CAN0_PERIPHERAL_CLKSRC=External, PCW_CAN1_PERIPHERAL_CLKSRC=External, PCW_TPIU_PERIPHERAL_CLKSRC=External, PCW_TTC0_CLK0_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC0_CLK1_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC0_CLK2_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK0_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK1_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK2_PERIPHERAL_CLKSRC=CPU_1X, PCW_WDT_PERIPHERAL_CLKSRC=CPU_1X, PCW_DCI_PERIPHERAL_CLKSRC=DDR PLL, PCW_PCAP_PERIPHERAL_CLKSRC=IO PLL, PCW_USB_RESET_POLARITY=Active Low, PCW_ENET_RESET_POLARITY=Active Low, PCW_I2C_RESET_POLARITY=Active Low, PCW_FPGA_FCLK0_ENABLE=1, PCW_FPGA_FCLK1_ENABLE=0, PCW_FPGA_FCLK2_ENABLE=0, PCW_FPGA_FCLK3_ENABLE=0, PCW_NOR_SRAM_CS0_T_TR=1, PCW_NOR_SRAM_CS0_T_PC=1, PCW_NOR_SRAM_CS0_T_WP=1, PCW_NOR_SRAM_CS0_T_CEOE=1, PCW_NOR_SRAM_CS0_T_WC=2, PCW_NOR_SRAM_CS0_T_RC=2, PCW_NOR_SRAM_CS0_WE_TIME=0, PCW_NOR_SRAM_CS1_T_TR=1, PCW_NOR_SRAM_CS1_T_PC=1, PCW_NOR_SRAM_CS1_T_WP=1, PCW_NOR_SRAM_CS1_T_CEOE=1, PCW_NOR_SRAM_CS1_T_WC=2, PCW_NOR_SRAM_CS1_T_RC=2, PCW_NOR_SRAM_CS1_WE_TIME=0, PCW_NOR_CS0_T_TR=1, PCW_NOR_CS0_T_PC=1, PCW_NOR_CS0_T_WP=1, PCW_NOR_CS0_T_CEOE=1, PCW_NOR_CS0_T_WC=2, PCW_NOR_CS0_T_RC=2, PCW_NOR_CS0_WE_TIME=0, PCW_NOR_CS1_T_TR=1, PCW_NOR_CS1_T_PC=1, PCW_NOR_CS1_T_WP=1, PCW_NOR_CS1_T_CEOE=1, PCW_NOR_CS1_T_WC=2, PCW_NOR_CS1_T_RC=2, PCW_NOR_CS1_WE_TIME=0, PCW_NAND_CYCLES_T_RR=1, PCW_NAND_CYCLES_T_AR=1, PCW_NAND_CYCLES_T_CLR=1, PCW_NAND_CYCLES_T_WP=1, PCW_NAND_CYCLES_T_REA=1, PCW_NAND_CYCLES_T_WC=2, PCW_NAND_CYCLES_T_RC=2 }" *) (* C_USE_DEFAULT_ACP_USER_VAL = "0" *) 
(* C_S_AXI_ACP_ARUSER_VAL = "31" *) (* C_S_AXI_ACP_AWUSER_VAL = "31" *) (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
(* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) 
(* C_M_AXI_GP0_ID_WIDTH = "12" *) (* C_M_AXI_GP1_ID_WIDTH = "12" *) (* C_S_AXI_GP0_ID_WIDTH = "6" *) 
(* C_S_AXI_GP1_ID_WIDTH = "6" *) (* C_S_AXI_HP0_ID_WIDTH = "6" *) (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
(* C_S_AXI_HP2_ID_WIDTH = "6" *) (* C_S_AXI_HP3_ID_WIDTH = "6" *) (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
(* C_S_AXI_HP0_DATA_WIDTH = "64" *) (* C_S_AXI_HP1_DATA_WIDTH = "64" *) (* C_S_AXI_HP2_DATA_WIDTH = "64" *) 
(* C_S_AXI_HP3_DATA_WIDTH = "64" *) (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) (* C_NUM_F2P_INTR_INPUTS = "1" *) 
(* C_FCLK_CLK0_BUF = "true" *) (* C_FCLK_CLK1_BUF = "false" *) (* C_FCLK_CLK2_BUF = "false" *) 
(* C_FCLK_CLK3_BUF = "false" *) (* C_EMIO_GPIO_WIDTH = "64" *) (* C_INCLUDE_TRACE_BUFFER = "0" *) 
(* C_TRACE_BUFFER_FIFO_SIZE = "128" *) (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
(* C_TRACE_PIPELINE_WIDTH = "8" *) (* C_PS7_SI_REV = "PRODUCTION" *) (* C_EN_EMIO_ENET0 = "0" *) 
(* C_EN_EMIO_ENET1 = "0" *) (* C_EN_EMIO_TRACE = "0" *) (* C_DQ_WIDTH = "32" *) 
(* C_DQS_WIDTH = "4" *) (* C_DM_WIDTH = "4" *) (* C_MIO_PRIMITIVE = "54" *) 
(* C_PACKAGE_NAME = "clg484" *) (* C_IRQ_F2P_MODE = "DIRECT" *) (* C_TRACE_INTERNAL_WIDTH = "2" *) 
(* C_EN_EMIO_PJTAG = "0" *) (* ORIG_REF_NAME = "processing_system7_v5_5_processing_system7" *) 
module zynq_bd_processing_system7_v5_5_processing_system7
   (CAN0_PHY_TX,
    CAN0_PHY_RX,
    CAN1_PHY_TX,
    CAN1_PHY_RX,
    ENET0_GMII_TX_EN,
    ENET0_GMII_TX_ER,
    ENET0_MDIO_MDC,
    ENET0_MDIO_O,
    ENET0_MDIO_T,
    ENET0_PTP_DELAY_REQ_RX,
    ENET0_PTP_DELAY_REQ_TX,
    ENET0_PTP_PDELAY_REQ_RX,
    ENET0_PTP_PDELAY_REQ_TX,
    ENET0_PTP_PDELAY_RESP_RX,
    ENET0_PTP_PDELAY_RESP_TX,
    ENET0_PTP_SYNC_FRAME_RX,
    ENET0_PTP_SYNC_FRAME_TX,
    ENET0_SOF_RX,
    ENET0_SOF_TX,
    ENET0_GMII_TXD,
    ENET0_GMII_COL,
    ENET0_GMII_CRS,
    ENET0_GMII_RX_CLK,
    ENET0_GMII_RX_DV,
    ENET0_GMII_RX_ER,
    ENET0_GMII_TX_CLK,
    ENET0_MDIO_I,
    ENET0_EXT_INTIN,
    ENET0_GMII_RXD,
    ENET1_GMII_TX_EN,
    ENET1_GMII_TX_ER,
    ENET1_MDIO_MDC,
    ENET1_MDIO_O,
    ENET1_MDIO_T,
    ENET1_PTP_DELAY_REQ_RX,
    ENET1_PTP_DELAY_REQ_TX,
    ENET1_PTP_PDELAY_REQ_RX,
    ENET1_PTP_PDELAY_REQ_TX,
    ENET1_PTP_PDELAY_RESP_RX,
    ENET1_PTP_PDELAY_RESP_TX,
    ENET1_PTP_SYNC_FRAME_RX,
    ENET1_PTP_SYNC_FRAME_TX,
    ENET1_SOF_RX,
    ENET1_SOF_TX,
    ENET1_GMII_TXD,
    ENET1_GMII_COL,
    ENET1_GMII_CRS,
    ENET1_GMII_RX_CLK,
    ENET1_GMII_RX_DV,
    ENET1_GMII_RX_ER,
    ENET1_GMII_TX_CLK,
    ENET1_MDIO_I,
    ENET1_EXT_INTIN,
    ENET1_GMII_RXD,
    GPIO_I,
    GPIO_O,
    GPIO_T,
    I2C0_SDA_I,
    I2C0_SDA_O,
    I2C0_SDA_T,
    I2C0_SCL_I,
    I2C0_SCL_O,
    I2C0_SCL_T,
    I2C1_SDA_I,
    I2C1_SDA_O,
    I2C1_SDA_T,
    I2C1_SCL_I,
    I2C1_SCL_O,
    I2C1_SCL_T,
    PJTAG_TCK,
    PJTAG_TMS,
    PJTAG_TDI,
    PJTAG_TDO,
    SDIO0_CLK,
    SDIO0_CLK_FB,
    SDIO0_CMD_O,
    SDIO0_CMD_I,
    SDIO0_CMD_T,
    SDIO0_DATA_I,
    SDIO0_DATA_O,
    SDIO0_DATA_T,
    SDIO0_LED,
    SDIO0_CDN,
    SDIO0_WP,
    SDIO0_BUSPOW,
    SDIO0_BUSVOLT,
    SDIO1_CLK,
    SDIO1_CLK_FB,
    SDIO1_CMD_O,
    SDIO1_CMD_I,
    SDIO1_CMD_T,
    SDIO1_DATA_I,
    SDIO1_DATA_O,
    SDIO1_DATA_T,
    SDIO1_LED,
    SDIO1_CDN,
    SDIO1_WP,
    SDIO1_BUSPOW,
    SDIO1_BUSVOLT,
    SPI0_SCLK_I,
    SPI0_SCLK_O,
    SPI0_SCLK_T,
    SPI0_MOSI_I,
    SPI0_MOSI_O,
    SPI0_MOSI_T,
    SPI0_MISO_I,
    SPI0_MISO_O,
    SPI0_MISO_T,
    SPI0_SS_I,
    SPI0_SS_O,
    SPI0_SS1_O,
    SPI0_SS2_O,
    SPI0_SS_T,
    SPI1_SCLK_I,
    SPI1_SCLK_O,
    SPI1_SCLK_T,
    SPI1_MOSI_I,
    SPI1_MOSI_O,
    SPI1_MOSI_T,
    SPI1_MISO_I,
    SPI1_MISO_O,
    SPI1_MISO_T,
    SPI1_SS_I,
    SPI1_SS_O,
    SPI1_SS1_O,
    SPI1_SS2_O,
    SPI1_SS_T,
    UART0_DTRN,
    UART0_RTSN,
    UART0_TX,
    UART0_CTSN,
    UART0_DCDN,
    UART0_DSRN,
    UART0_RIN,
    UART0_RX,
    UART1_DTRN,
    UART1_RTSN,
    UART1_TX,
    UART1_CTSN,
    UART1_DCDN,
    UART1_DSRN,
    UART1_RIN,
    UART1_RX,
    TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    TTC0_CLK0_IN,
    TTC0_CLK1_IN,
    TTC0_CLK2_IN,
    TTC1_WAVE0_OUT,
    TTC1_WAVE1_OUT,
    TTC1_WAVE2_OUT,
    TTC1_CLK0_IN,
    TTC1_CLK1_IN,
    TTC1_CLK2_IN,
    WDT_CLK_IN,
    WDT_RST_OUT,
    TRACE_CLK,
    TRACE_CTL,
    TRACE_DATA,
    TRACE_CLK_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    USB1_PORT_INDCTL,
    USB1_VBUS_PWRSELECT,
    USB1_VBUS_PWRFAULT,
    SRAM_INTIN,
    M_AXI_GP0_ARESETN,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    M_AXI_GP1_ARESETN,
    M_AXI_GP1_ARVALID,
    M_AXI_GP1_AWVALID,
    M_AXI_GP1_BREADY,
    M_AXI_GP1_RREADY,
    M_AXI_GP1_WLAST,
    M_AXI_GP1_WVALID,
    M_AXI_GP1_ARID,
    M_AXI_GP1_AWID,
    M_AXI_GP1_WID,
    M_AXI_GP1_ARBURST,
    M_AXI_GP1_ARLOCK,
    M_AXI_GP1_ARSIZE,
    M_AXI_GP1_AWBURST,
    M_AXI_GP1_AWLOCK,
    M_AXI_GP1_AWSIZE,
    M_AXI_GP1_ARPROT,
    M_AXI_GP1_AWPROT,
    M_AXI_GP1_ARADDR,
    M_AXI_GP1_AWADDR,
    M_AXI_GP1_WDATA,
    M_AXI_GP1_ARCACHE,
    M_AXI_GP1_ARLEN,
    M_AXI_GP1_ARQOS,
    M_AXI_GP1_AWCACHE,
    M_AXI_GP1_AWLEN,
    M_AXI_GP1_AWQOS,
    M_AXI_GP1_WSTRB,
    M_AXI_GP1_ACLK,
    M_AXI_GP1_ARREADY,
    M_AXI_GP1_AWREADY,
    M_AXI_GP1_BVALID,
    M_AXI_GP1_RLAST,
    M_AXI_GP1_RVALID,
    M_AXI_GP1_WREADY,
    M_AXI_GP1_BID,
    M_AXI_GP1_RID,
    M_AXI_GP1_BRESP,
    M_AXI_GP1_RRESP,
    M_AXI_GP1_RDATA,
    S_AXI_GP0_ARESETN,
    S_AXI_GP0_ARREADY,
    S_AXI_GP0_AWREADY,
    S_AXI_GP0_BVALID,
    S_AXI_GP0_RLAST,
    S_AXI_GP0_RVALID,
    S_AXI_GP0_WREADY,
    S_AXI_GP0_BRESP,
    S_AXI_GP0_RRESP,
    S_AXI_GP0_RDATA,
    S_AXI_GP0_BID,
    S_AXI_GP0_RID,
    S_AXI_GP0_ACLK,
    S_AXI_GP0_ARVALID,
    S_AXI_GP0_AWVALID,
    S_AXI_GP0_BREADY,
    S_AXI_GP0_RREADY,
    S_AXI_GP0_WLAST,
    S_AXI_GP0_WVALID,
    S_AXI_GP0_ARBURST,
    S_AXI_GP0_ARLOCK,
    S_AXI_GP0_ARSIZE,
    S_AXI_GP0_AWBURST,
    S_AXI_GP0_AWLOCK,
    S_AXI_GP0_AWSIZE,
    S_AXI_GP0_ARPROT,
    S_AXI_GP0_AWPROT,
    S_AXI_GP0_ARADDR,
    S_AXI_GP0_AWADDR,
    S_AXI_GP0_WDATA,
    S_AXI_GP0_ARCACHE,
    S_AXI_GP0_ARLEN,
    S_AXI_GP0_ARQOS,
    S_AXI_GP0_AWCACHE,
    S_AXI_GP0_AWLEN,
    S_AXI_GP0_AWQOS,
    S_AXI_GP0_WSTRB,
    S_AXI_GP0_ARID,
    S_AXI_GP0_AWID,
    S_AXI_GP0_WID,
    S_AXI_GP1_ARESETN,
    S_AXI_GP1_ARREADY,
    S_AXI_GP1_AWREADY,
    S_AXI_GP1_BVALID,
    S_AXI_GP1_RLAST,
    S_AXI_GP1_RVALID,
    S_AXI_GP1_WREADY,
    S_AXI_GP1_BRESP,
    S_AXI_GP1_RRESP,
    S_AXI_GP1_RDATA,
    S_AXI_GP1_BID,
    S_AXI_GP1_RID,
    S_AXI_GP1_ACLK,
    S_AXI_GP1_ARVALID,
    S_AXI_GP1_AWVALID,
    S_AXI_GP1_BREADY,
    S_AXI_GP1_RREADY,
    S_AXI_GP1_WLAST,
    S_AXI_GP1_WVALID,
    S_AXI_GP1_ARBURST,
    S_AXI_GP1_ARLOCK,
    S_AXI_GP1_ARSIZE,
    S_AXI_GP1_AWBURST,
    S_AXI_GP1_AWLOCK,
    S_AXI_GP1_AWSIZE,
    S_AXI_GP1_ARPROT,
    S_AXI_GP1_AWPROT,
    S_AXI_GP1_ARADDR,
    S_AXI_GP1_AWADDR,
    S_AXI_GP1_WDATA,
    S_AXI_GP1_ARCACHE,
    S_AXI_GP1_ARLEN,
    S_AXI_GP1_ARQOS,
    S_AXI_GP1_AWCACHE,
    S_AXI_GP1_AWLEN,
    S_AXI_GP1_AWQOS,
    S_AXI_GP1_WSTRB,
    S_AXI_GP1_ARID,
    S_AXI_GP1_AWID,
    S_AXI_GP1_WID,
    S_AXI_ACP_ARESETN,
    S_AXI_ACP_ARREADY,
    S_AXI_ACP_AWREADY,
    S_AXI_ACP_BVALID,
    S_AXI_ACP_RLAST,
    S_AXI_ACP_RVALID,
    S_AXI_ACP_WREADY,
    S_AXI_ACP_BRESP,
    S_AXI_ACP_RRESP,
    S_AXI_ACP_BID,
    S_AXI_ACP_RID,
    S_AXI_ACP_RDATA,
    S_AXI_ACP_ACLK,
    S_AXI_ACP_ARVALID,
    S_AXI_ACP_AWVALID,
    S_AXI_ACP_BREADY,
    S_AXI_ACP_RREADY,
    S_AXI_ACP_WLAST,
    S_AXI_ACP_WVALID,
    S_AXI_ACP_ARID,
    S_AXI_ACP_ARPROT,
    S_AXI_ACP_AWID,
    S_AXI_ACP_AWPROT,
    S_AXI_ACP_WID,
    S_AXI_ACP_ARADDR,
    S_AXI_ACP_AWADDR,
    S_AXI_ACP_ARCACHE,
    S_AXI_ACP_ARLEN,
    S_AXI_ACP_ARQOS,
    S_AXI_ACP_AWCACHE,
    S_AXI_ACP_AWLEN,
    S_AXI_ACP_AWQOS,
    S_AXI_ACP_ARBURST,
    S_AXI_ACP_ARLOCK,
    S_AXI_ACP_ARSIZE,
    S_AXI_ACP_AWBURST,
    S_AXI_ACP_AWLOCK,
    S_AXI_ACP_AWSIZE,
    S_AXI_ACP_ARUSER,
    S_AXI_ACP_AWUSER,
    S_AXI_ACP_WDATA,
    S_AXI_ACP_WSTRB,
    S_AXI_HP0_ARESETN,
    S_AXI_HP0_ARREADY,
    S_AXI_HP0_AWREADY,
    S_AXI_HP0_BVALID,
    S_AXI_HP0_RLAST,
    S_AXI_HP0_RVALID,
    S_AXI_HP0_WREADY,
    S_AXI_HP0_BRESP,
    S_AXI_HP0_RRESP,
    S_AXI_HP0_BID,
    S_AXI_HP0_RID,
    S_AXI_HP0_RDATA,
    S_AXI_HP0_RCOUNT,
    S_AXI_HP0_WCOUNT,
    S_AXI_HP0_RACOUNT,
    S_AXI_HP0_WACOUNT,
    S_AXI_HP0_ACLK,
    S_AXI_HP0_ARVALID,
    S_AXI_HP0_AWVALID,
    S_AXI_HP0_BREADY,
    S_AXI_HP0_RDISSUECAP1_EN,
    S_AXI_HP0_RREADY,
    S_AXI_HP0_WLAST,
    S_AXI_HP0_WRISSUECAP1_EN,
    S_AXI_HP0_WVALID,
    S_AXI_HP0_ARBURST,
    S_AXI_HP0_ARLOCK,
    S_AXI_HP0_ARSIZE,
    S_AXI_HP0_AWBURST,
    S_AXI_HP0_AWLOCK,
    S_AXI_HP0_AWSIZE,
    S_AXI_HP0_ARPROT,
    S_AXI_HP0_AWPROT,
    S_AXI_HP0_ARADDR,
    S_AXI_HP0_AWADDR,
    S_AXI_HP0_ARCACHE,
    S_AXI_HP0_ARLEN,
    S_AXI_HP0_ARQOS,
    S_AXI_HP0_AWCACHE,
    S_AXI_HP0_AWLEN,
    S_AXI_HP0_AWQOS,
    S_AXI_HP0_ARID,
    S_AXI_HP0_AWID,
    S_AXI_HP0_WID,
    S_AXI_HP0_WDATA,
    S_AXI_HP0_WSTRB,
    S_AXI_HP1_ARESETN,
    S_AXI_HP1_ARREADY,
    S_AXI_HP1_AWREADY,
    S_AXI_HP1_BVALID,
    S_AXI_HP1_RLAST,
    S_AXI_HP1_RVALID,
    S_AXI_HP1_WREADY,
    S_AXI_HP1_BRESP,
    S_AXI_HP1_RRESP,
    S_AXI_HP1_BID,
    S_AXI_HP1_RID,
    S_AXI_HP1_RDATA,
    S_AXI_HP1_RCOUNT,
    S_AXI_HP1_WCOUNT,
    S_AXI_HP1_RACOUNT,
    S_AXI_HP1_WACOUNT,
    S_AXI_HP1_ACLK,
    S_AXI_HP1_ARVALID,
    S_AXI_HP1_AWVALID,
    S_AXI_HP1_BREADY,
    S_AXI_HP1_RDISSUECAP1_EN,
    S_AXI_HP1_RREADY,
    S_AXI_HP1_WLAST,
    S_AXI_HP1_WRISSUECAP1_EN,
    S_AXI_HP1_WVALID,
    S_AXI_HP1_ARBURST,
    S_AXI_HP1_ARLOCK,
    S_AXI_HP1_ARSIZE,
    S_AXI_HP1_AWBURST,
    S_AXI_HP1_AWLOCK,
    S_AXI_HP1_AWSIZE,
    S_AXI_HP1_ARPROT,
    S_AXI_HP1_AWPROT,
    S_AXI_HP1_ARADDR,
    S_AXI_HP1_AWADDR,
    S_AXI_HP1_ARCACHE,
    S_AXI_HP1_ARLEN,
    S_AXI_HP1_ARQOS,
    S_AXI_HP1_AWCACHE,
    S_AXI_HP1_AWLEN,
    S_AXI_HP1_AWQOS,
    S_AXI_HP1_ARID,
    S_AXI_HP1_AWID,
    S_AXI_HP1_WID,
    S_AXI_HP1_WDATA,
    S_AXI_HP1_WSTRB,
    S_AXI_HP2_ARESETN,
    S_AXI_HP2_ARREADY,
    S_AXI_HP2_AWREADY,
    S_AXI_HP2_BVALID,
    S_AXI_HP2_RLAST,
    S_AXI_HP2_RVALID,
    S_AXI_HP2_WREADY,
    S_AXI_HP2_BRESP,
    S_AXI_HP2_RRESP,
    S_AXI_HP2_BID,
    S_AXI_HP2_RID,
    S_AXI_HP2_RDATA,
    S_AXI_HP2_RCOUNT,
    S_AXI_HP2_WCOUNT,
    S_AXI_HP2_RACOUNT,
    S_AXI_HP2_WACOUNT,
    S_AXI_HP2_ACLK,
    S_AXI_HP2_ARVALID,
    S_AXI_HP2_AWVALID,
    S_AXI_HP2_BREADY,
    S_AXI_HP2_RDISSUECAP1_EN,
    S_AXI_HP2_RREADY,
    S_AXI_HP2_WLAST,
    S_AXI_HP2_WRISSUECAP1_EN,
    S_AXI_HP2_WVALID,
    S_AXI_HP2_ARBURST,
    S_AXI_HP2_ARLOCK,
    S_AXI_HP2_ARSIZE,
    S_AXI_HP2_AWBURST,
    S_AXI_HP2_AWLOCK,
    S_AXI_HP2_AWSIZE,
    S_AXI_HP2_ARPROT,
    S_AXI_HP2_AWPROT,
    S_AXI_HP2_ARADDR,
    S_AXI_HP2_AWADDR,
    S_AXI_HP2_ARCACHE,
    S_AXI_HP2_ARLEN,
    S_AXI_HP2_ARQOS,
    S_AXI_HP2_AWCACHE,
    S_AXI_HP2_AWLEN,
    S_AXI_HP2_AWQOS,
    S_AXI_HP2_ARID,
    S_AXI_HP2_AWID,
    S_AXI_HP2_WID,
    S_AXI_HP2_WDATA,
    S_AXI_HP2_WSTRB,
    S_AXI_HP3_ARESETN,
    S_AXI_HP3_ARREADY,
    S_AXI_HP3_AWREADY,
    S_AXI_HP3_BVALID,
    S_AXI_HP3_RLAST,
    S_AXI_HP3_RVALID,
    S_AXI_HP3_WREADY,
    S_AXI_HP3_BRESP,
    S_AXI_HP3_RRESP,
    S_AXI_HP3_BID,
    S_AXI_HP3_RID,
    S_AXI_HP3_RDATA,
    S_AXI_HP3_RCOUNT,
    S_AXI_HP3_WCOUNT,
    S_AXI_HP3_RACOUNT,
    S_AXI_HP3_WACOUNT,
    S_AXI_HP3_ACLK,
    S_AXI_HP3_ARVALID,
    S_AXI_HP3_AWVALID,
    S_AXI_HP3_BREADY,
    S_AXI_HP3_RDISSUECAP1_EN,
    S_AXI_HP3_RREADY,
    S_AXI_HP3_WLAST,
    S_AXI_HP3_WRISSUECAP1_EN,
    S_AXI_HP3_WVALID,
    S_AXI_HP3_ARBURST,
    S_AXI_HP3_ARLOCK,
    S_AXI_HP3_ARSIZE,
    S_AXI_HP3_AWBURST,
    S_AXI_HP3_AWLOCK,
    S_AXI_HP3_AWSIZE,
    S_AXI_HP3_ARPROT,
    S_AXI_HP3_AWPROT,
    S_AXI_HP3_ARADDR,
    S_AXI_HP3_AWADDR,
    S_AXI_HP3_ARCACHE,
    S_AXI_HP3_ARLEN,
    S_AXI_HP3_ARQOS,
    S_AXI_HP3_AWCACHE,
    S_AXI_HP3_AWLEN,
    S_AXI_HP3_AWQOS,
    S_AXI_HP3_ARID,
    S_AXI_HP3_AWID,
    S_AXI_HP3_WID,
    S_AXI_HP3_WDATA,
    S_AXI_HP3_WSTRB,
    IRQ_P2F_DMAC_ABORT,
    IRQ_P2F_DMAC0,
    IRQ_P2F_DMAC1,
    IRQ_P2F_DMAC2,
    IRQ_P2F_DMAC3,
    IRQ_P2F_DMAC4,
    IRQ_P2F_DMAC5,
    IRQ_P2F_DMAC6,
    IRQ_P2F_DMAC7,
    IRQ_P2F_SMC,
    IRQ_P2F_QSPI,
    IRQ_P2F_CTI,
    IRQ_P2F_GPIO,
    IRQ_P2F_USB0,
    IRQ_P2F_ENET0,
    IRQ_P2F_ENET_WAKE0,
    IRQ_P2F_SDIO0,
    IRQ_P2F_I2C0,
    IRQ_P2F_SPI0,
    IRQ_P2F_UART0,
    IRQ_P2F_CAN0,
    IRQ_P2F_USB1,
    IRQ_P2F_ENET1,
    IRQ_P2F_ENET_WAKE1,
    IRQ_P2F_SDIO1,
    IRQ_P2F_I2C1,
    IRQ_P2F_SPI1,
    IRQ_P2F_UART1,
    IRQ_P2F_CAN1,
    IRQ_F2P,
    Core0_nFIQ,
    Core0_nIRQ,
    Core1_nFIQ,
    Core1_nIRQ,
    DMA0_DATYPE,
    DMA0_DAVALID,
    DMA0_DRREADY,
    DMA0_RSTN,
    DMA1_DATYPE,
    DMA1_DAVALID,
    DMA1_DRREADY,
    DMA1_RSTN,
    DMA2_DATYPE,
    DMA2_DAVALID,
    DMA2_DRREADY,
    DMA2_RSTN,
    DMA3_DATYPE,
    DMA3_DAVALID,
    DMA3_DRREADY,
    DMA3_RSTN,
    DMA0_ACLK,
    DMA0_DAREADY,
    DMA0_DRLAST,
    DMA0_DRVALID,
    DMA1_ACLK,
    DMA1_DAREADY,
    DMA1_DRLAST,
    DMA1_DRVALID,
    DMA2_ACLK,
    DMA2_DAREADY,
    DMA2_DRLAST,
    DMA2_DRVALID,
    DMA3_ACLK,
    DMA3_DAREADY,
    DMA3_DRLAST,
    DMA3_DRVALID,
    DMA0_DRTYPE,
    DMA1_DRTYPE,
    DMA2_DRTYPE,
    DMA3_DRTYPE,
    FCLK_CLK3,
    FCLK_CLK2,
    FCLK_CLK1,
    FCLK_CLK0,
    FCLK_CLKTRIG3_N,
    FCLK_CLKTRIG2_N,
    FCLK_CLKTRIG1_N,
    FCLK_CLKTRIG0_N,
    FCLK_RESET3_N,
    FCLK_RESET2_N,
    FCLK_RESET1_N,
    FCLK_RESET0_N,
    FTMD_TRACEIN_DATA,
    FTMD_TRACEIN_VALID,
    FTMD_TRACEIN_CLK,
    FTMD_TRACEIN_ATID,
    FTMT_F2P_TRIG_0,
    FTMT_F2P_TRIGACK_0,
    FTMT_F2P_TRIG_1,
    FTMT_F2P_TRIGACK_1,
    FTMT_F2P_TRIG_2,
    FTMT_F2P_TRIGACK_2,
    FTMT_F2P_TRIG_3,
    FTMT_F2P_TRIGACK_3,
    FTMT_F2P_DEBUG,
    FTMT_P2F_TRIGACK_0,
    FTMT_P2F_TRIG_0,
    FTMT_P2F_TRIGACK_1,
    FTMT_P2F_TRIG_1,
    FTMT_P2F_TRIGACK_2,
    FTMT_P2F_TRIG_2,
    FTMT_P2F_TRIGACK_3,
    FTMT_P2F_TRIG_3,
    FTMT_P2F_DEBUG,
    FPGA_IDLE_N,
    EVENT_EVENTO,
    EVENT_STANDBYWFE,
    EVENT_STANDBYWFI,
    EVENT_EVENTI,
    DDR_ARB,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  output CAN0_PHY_TX;
  input CAN0_PHY_RX;
  output CAN1_PHY_TX;
  input CAN1_PHY_RX;
  output ENET0_GMII_TX_EN;
  output ENET0_GMII_TX_ER;
  output ENET0_MDIO_MDC;
  output ENET0_MDIO_O;
  output ENET0_MDIO_T;
  output ENET0_PTP_DELAY_REQ_RX;
  output ENET0_PTP_DELAY_REQ_TX;
  output ENET0_PTP_PDELAY_REQ_RX;
  output ENET0_PTP_PDELAY_REQ_TX;
  output ENET0_PTP_PDELAY_RESP_RX;
  output ENET0_PTP_PDELAY_RESP_TX;
  output ENET0_PTP_SYNC_FRAME_RX;
  output ENET0_PTP_SYNC_FRAME_TX;
  output ENET0_SOF_RX;
  output ENET0_SOF_TX;
  output [7:0]ENET0_GMII_TXD;
  input ENET0_GMII_COL;
  input ENET0_GMII_CRS;
  input ENET0_GMII_RX_CLK;
  input ENET0_GMII_RX_DV;
  input ENET0_GMII_RX_ER;
  input ENET0_GMII_TX_CLK;
  input ENET0_MDIO_I;
  input ENET0_EXT_INTIN;
  input [7:0]ENET0_GMII_RXD;
  output ENET1_GMII_TX_EN;
  output ENET1_GMII_TX_ER;
  output ENET1_MDIO_MDC;
  output ENET1_MDIO_O;
  output ENET1_MDIO_T;
  output ENET1_PTP_DELAY_REQ_RX;
  output ENET1_PTP_DELAY_REQ_TX;
  output ENET1_PTP_PDELAY_REQ_RX;
  output ENET1_PTP_PDELAY_REQ_TX;
  output ENET1_PTP_PDELAY_RESP_RX;
  output ENET1_PTP_PDELAY_RESP_TX;
  output ENET1_PTP_SYNC_FRAME_RX;
  output ENET1_PTP_SYNC_FRAME_TX;
  output ENET1_SOF_RX;
  output ENET1_SOF_TX;
  output [7:0]ENET1_GMII_TXD;
  input ENET1_GMII_COL;
  input ENET1_GMII_CRS;
  input ENET1_GMII_RX_CLK;
  input ENET1_GMII_RX_DV;
  input ENET1_GMII_RX_ER;
  input ENET1_GMII_TX_CLK;
  input ENET1_MDIO_I;
  input ENET1_EXT_INTIN;
  input [7:0]ENET1_GMII_RXD;
  input [63:0]GPIO_I;
  output [63:0]GPIO_O;
  output [63:0]GPIO_T;
  input I2C0_SDA_I;
  output I2C0_SDA_O;
  output I2C0_SDA_T;
  input I2C0_SCL_I;
  output I2C0_SCL_O;
  output I2C0_SCL_T;
  input I2C1_SDA_I;
  output I2C1_SDA_O;
  output I2C1_SDA_T;
  input I2C1_SCL_I;
  output I2C1_SCL_O;
  output I2C1_SCL_T;
  input PJTAG_TCK;
  input PJTAG_TMS;
  input PJTAG_TDI;
  output PJTAG_TDO;
  output SDIO0_CLK;
  input SDIO0_CLK_FB;
  output SDIO0_CMD_O;
  input SDIO0_CMD_I;
  output SDIO0_CMD_T;
  input [3:0]SDIO0_DATA_I;
  output [3:0]SDIO0_DATA_O;
  output [3:0]SDIO0_DATA_T;
  output SDIO0_LED;
  input SDIO0_CDN;
  input SDIO0_WP;
  output SDIO0_BUSPOW;
  output [2:0]SDIO0_BUSVOLT;
  output SDIO1_CLK;
  input SDIO1_CLK_FB;
  output SDIO1_CMD_O;
  input SDIO1_CMD_I;
  output SDIO1_CMD_T;
  input [3:0]SDIO1_DATA_I;
  output [3:0]SDIO1_DATA_O;
  output [3:0]SDIO1_DATA_T;
  output SDIO1_LED;
  input SDIO1_CDN;
  input SDIO1_WP;
  output SDIO1_BUSPOW;
  output [2:0]SDIO1_BUSVOLT;
  input SPI0_SCLK_I;
  output SPI0_SCLK_O;
  output SPI0_SCLK_T;
  input SPI0_MOSI_I;
  output SPI0_MOSI_O;
  output SPI0_MOSI_T;
  input SPI0_MISO_I;
  output SPI0_MISO_O;
  output SPI0_MISO_T;
  input SPI0_SS_I;
  output SPI0_SS_O;
  output SPI0_SS1_O;
  output SPI0_SS2_O;
  output SPI0_SS_T;
  input SPI1_SCLK_I;
  output SPI1_SCLK_O;
  output SPI1_SCLK_T;
  input SPI1_MOSI_I;
  output SPI1_MOSI_O;
  output SPI1_MOSI_T;
  input SPI1_MISO_I;
  output SPI1_MISO_O;
  output SPI1_MISO_T;
  input SPI1_SS_I;
  output SPI1_SS_O;
  output SPI1_SS1_O;
  output SPI1_SS2_O;
  output SPI1_SS_T;
  output UART0_DTRN;
  output UART0_RTSN;
  output UART0_TX;
  input UART0_CTSN;
  input UART0_DCDN;
  input UART0_DSRN;
  input UART0_RIN;
  input UART0_RX;
  output UART1_DTRN;
  output UART1_RTSN;
  output UART1_TX;
  input UART1_CTSN;
  input UART1_DCDN;
  input UART1_DSRN;
  input UART1_RIN;
  input UART1_RX;
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  input TTC0_CLK0_IN;
  input TTC0_CLK1_IN;
  input TTC0_CLK2_IN;
  output TTC1_WAVE0_OUT;
  output TTC1_WAVE1_OUT;
  output TTC1_WAVE2_OUT;
  input TTC1_CLK0_IN;
  input TTC1_CLK1_IN;
  input TTC1_CLK2_IN;
  input WDT_CLK_IN;
  output WDT_RST_OUT;
  input TRACE_CLK;
  output TRACE_CTL;
  output [1:0]TRACE_DATA;
  output TRACE_CLK_OUT;
  output [1:0]USB0_PORT_INDCTL;
  output USB0_VBUS_PWRSELECT;
  input USB0_VBUS_PWRFAULT;
  output [1:0]USB1_PORT_INDCTL;
  output USB1_VBUS_PWRSELECT;
  input USB1_VBUS_PWRFAULT;
  input SRAM_INTIN;
  output M_AXI_GP0_ARESETN;
  output M_AXI_GP0_ARVALID;
  output M_AXI_GP0_AWVALID;
  output M_AXI_GP0_BREADY;
  output M_AXI_GP0_RREADY;
  output M_AXI_GP0_WLAST;
  output M_AXI_GP0_WVALID;
  output [11:0]M_AXI_GP0_ARID;
  output [11:0]M_AXI_GP0_AWID;
  output [11:0]M_AXI_GP0_WID;
  output [1:0]M_AXI_GP0_ARBURST;
  output [1:0]M_AXI_GP0_ARLOCK;
  output [2:0]M_AXI_GP0_ARSIZE;
  output [1:0]M_AXI_GP0_AWBURST;
  output [1:0]M_AXI_GP0_AWLOCK;
  output [2:0]M_AXI_GP0_AWSIZE;
  output [2:0]M_AXI_GP0_ARPROT;
  output [2:0]M_AXI_GP0_AWPROT;
  output [31:0]M_AXI_GP0_ARADDR;
  output [31:0]M_AXI_GP0_AWADDR;
  output [31:0]M_AXI_GP0_WDATA;
  output [3:0]M_AXI_GP0_ARCACHE;
  output [3:0]M_AXI_GP0_ARLEN;
  output [3:0]M_AXI_GP0_ARQOS;
  output [3:0]M_AXI_GP0_AWCACHE;
  output [3:0]M_AXI_GP0_AWLEN;
  output [3:0]M_AXI_GP0_AWQOS;
  output [3:0]M_AXI_GP0_WSTRB;
  input M_AXI_GP0_ACLK;
  input M_AXI_GP0_ARREADY;
  input M_AXI_GP0_AWREADY;
  input M_AXI_GP0_BVALID;
  input M_AXI_GP0_RLAST;
  input M_AXI_GP0_RVALID;
  input M_AXI_GP0_WREADY;
  input [11:0]M_AXI_GP0_BID;
  input [11:0]M_AXI_GP0_RID;
  input [1:0]M_AXI_GP0_BRESP;
  input [1:0]M_AXI_GP0_RRESP;
  input [31:0]M_AXI_GP0_RDATA;
  output M_AXI_GP1_ARESETN;
  output M_AXI_GP1_ARVALID;
  output M_AXI_GP1_AWVALID;
  output M_AXI_GP1_BREADY;
  output M_AXI_GP1_RREADY;
  output M_AXI_GP1_WLAST;
  output M_AXI_GP1_WVALID;
  output [11:0]M_AXI_GP1_ARID;
  output [11:0]M_AXI_GP1_AWID;
  output [11:0]M_AXI_GP1_WID;
  output [1:0]M_AXI_GP1_ARBURST;
  output [1:0]M_AXI_GP1_ARLOCK;
  output [2:0]M_AXI_GP1_ARSIZE;
  output [1:0]M_AXI_GP1_AWBURST;
  output [1:0]M_AXI_GP1_AWLOCK;
  output [2:0]M_AXI_GP1_AWSIZE;
  output [2:0]M_AXI_GP1_ARPROT;
  output [2:0]M_AXI_GP1_AWPROT;
  output [31:0]M_AXI_GP1_ARADDR;
  output [31:0]M_AXI_GP1_AWADDR;
  output [31:0]M_AXI_GP1_WDATA;
  output [3:0]M_AXI_GP1_ARCACHE;
  output [3:0]M_AXI_GP1_ARLEN;
  output [3:0]M_AXI_GP1_ARQOS;
  output [3:0]M_AXI_GP1_AWCACHE;
  output [3:0]M_AXI_GP1_AWLEN;
  output [3:0]M_AXI_GP1_AWQOS;
  output [3:0]M_AXI_GP1_WSTRB;
  input M_AXI_GP1_ACLK;
  input M_AXI_GP1_ARREADY;
  input M_AXI_GP1_AWREADY;
  input M_AXI_GP1_BVALID;
  input M_AXI_GP1_RLAST;
  input M_AXI_GP1_RVALID;
  input M_AXI_GP1_WREADY;
  input [11:0]M_AXI_GP1_BID;
  input [11:0]M_AXI_GP1_RID;
  input [1:0]M_AXI_GP1_BRESP;
  input [1:0]M_AXI_GP1_RRESP;
  input [31:0]M_AXI_GP1_RDATA;
  output S_AXI_GP0_ARESETN;
  output S_AXI_GP0_ARREADY;
  output S_AXI_GP0_AWREADY;
  output S_AXI_GP0_BVALID;
  output S_AXI_GP0_RLAST;
  output S_AXI_GP0_RVALID;
  output S_AXI_GP0_WREADY;
  output [1:0]S_AXI_GP0_BRESP;
  output [1:0]S_AXI_GP0_RRESP;
  output [31:0]S_AXI_GP0_RDATA;
  output [5:0]S_AXI_GP0_BID;
  output [5:0]S_AXI_GP0_RID;
  input S_AXI_GP0_ACLK;
  input S_AXI_GP0_ARVALID;
  input S_AXI_GP0_AWVALID;
  input S_AXI_GP0_BREADY;
  input S_AXI_GP0_RREADY;
  input S_AXI_GP0_WLAST;
  input S_AXI_GP0_WVALID;
  input [1:0]S_AXI_GP0_ARBURST;
  input [1:0]S_AXI_GP0_ARLOCK;
  input [2:0]S_AXI_GP0_ARSIZE;
  input [1:0]S_AXI_GP0_AWBURST;
  input [1:0]S_AXI_GP0_AWLOCK;
  input [2:0]S_AXI_GP0_AWSIZE;
  input [2:0]S_AXI_GP0_ARPROT;
  input [2:0]S_AXI_GP0_AWPROT;
  input [31:0]S_AXI_GP0_ARADDR;
  input [31:0]S_AXI_GP0_AWADDR;
  input [31:0]S_AXI_GP0_WDATA;
  input [3:0]S_AXI_GP0_ARCACHE;
  input [3:0]S_AXI_GP0_ARLEN;
  input [3:0]S_AXI_GP0_ARQOS;
  input [3:0]S_AXI_GP0_AWCACHE;
  input [3:0]S_AXI_GP0_AWLEN;
  input [3:0]S_AXI_GP0_AWQOS;
  input [3:0]S_AXI_GP0_WSTRB;
  input [5:0]S_AXI_GP0_ARID;
  input [5:0]S_AXI_GP0_AWID;
  input [5:0]S_AXI_GP0_WID;
  output S_AXI_GP1_ARESETN;
  output S_AXI_GP1_ARREADY;
  output S_AXI_GP1_AWREADY;
  output S_AXI_GP1_BVALID;
  output S_AXI_GP1_RLAST;
  output S_AXI_GP1_RVALID;
  output S_AXI_GP1_WREADY;
  output [1:0]S_AXI_GP1_BRESP;
  output [1:0]S_AXI_GP1_RRESP;
  output [31:0]S_AXI_GP1_RDATA;
  output [5:0]S_AXI_GP1_BID;
  output [5:0]S_AXI_GP1_RID;
  input S_AXI_GP1_ACLK;
  input S_AXI_GP1_ARVALID;
  input S_AXI_GP1_AWVALID;
  input S_AXI_GP1_BREADY;
  input S_AXI_GP1_RREADY;
  input S_AXI_GP1_WLAST;
  input S_AXI_GP1_WVALID;
  input [1:0]S_AXI_GP1_ARBURST;
  input [1:0]S_AXI_GP1_ARLOCK;
  input [2:0]S_AXI_GP1_ARSIZE;
  input [1:0]S_AXI_GP1_AWBURST;
  input [1:0]S_AXI_GP1_AWLOCK;
  input [2:0]S_AXI_GP1_AWSIZE;
  input [2:0]S_AXI_GP1_ARPROT;
  input [2:0]S_AXI_GP1_AWPROT;
  input [31:0]S_AXI_GP1_ARADDR;
  input [31:0]S_AXI_GP1_AWADDR;
  input [31:0]S_AXI_GP1_WDATA;
  input [3:0]S_AXI_GP1_ARCACHE;
  input [3:0]S_AXI_GP1_ARLEN;
  input [3:0]S_AXI_GP1_ARQOS;
  input [3:0]S_AXI_GP1_AWCACHE;
  input [3:0]S_AXI_GP1_AWLEN;
  input [3:0]S_AXI_GP1_AWQOS;
  input [3:0]S_AXI_GP1_WSTRB;
  input [5:0]S_AXI_GP1_ARID;
  input [5:0]S_AXI_GP1_AWID;
  input [5:0]S_AXI_GP1_WID;
  output S_AXI_ACP_ARESETN;
  output S_AXI_ACP_ARREADY;
  output S_AXI_ACP_AWREADY;
  output S_AXI_ACP_BVALID;
  output S_AXI_ACP_RLAST;
  output S_AXI_ACP_RVALID;
  output S_AXI_ACP_WREADY;
  output [1:0]S_AXI_ACP_BRESP;
  output [1:0]S_AXI_ACP_RRESP;
  output [2:0]S_AXI_ACP_BID;
  output [2:0]S_AXI_ACP_RID;
  output [63:0]S_AXI_ACP_RDATA;
  input S_AXI_ACP_ACLK;
  input S_AXI_ACP_ARVALID;
  input S_AXI_ACP_AWVALID;
  input S_AXI_ACP_BREADY;
  input S_AXI_ACP_RREADY;
  input S_AXI_ACP_WLAST;
  input S_AXI_ACP_WVALID;
  input [2:0]S_AXI_ACP_ARID;
  input [2:0]S_AXI_ACP_ARPROT;
  input [2:0]S_AXI_ACP_AWID;
  input [2:0]S_AXI_ACP_AWPROT;
  input [2:0]S_AXI_ACP_WID;
  input [31:0]S_AXI_ACP_ARADDR;
  input [31:0]S_AXI_ACP_AWADDR;
  input [3:0]S_AXI_ACP_ARCACHE;
  input [3:0]S_AXI_ACP_ARLEN;
  input [3:0]S_AXI_ACP_ARQOS;
  input [3:0]S_AXI_ACP_AWCACHE;
  input [3:0]S_AXI_ACP_AWLEN;
  input [3:0]S_AXI_ACP_AWQOS;
  input [1:0]S_AXI_ACP_ARBURST;
  input [1:0]S_AXI_ACP_ARLOCK;
  input [2:0]S_AXI_ACP_ARSIZE;
  input [1:0]S_AXI_ACP_AWBURST;
  input [1:0]S_AXI_ACP_AWLOCK;
  input [2:0]S_AXI_ACP_AWSIZE;
  input [4:0]S_AXI_ACP_ARUSER;
  input [4:0]S_AXI_ACP_AWUSER;
  input [63:0]S_AXI_ACP_WDATA;
  input [7:0]S_AXI_ACP_WSTRB;
  output S_AXI_HP0_ARESETN;
  output S_AXI_HP0_ARREADY;
  output S_AXI_HP0_AWREADY;
  output S_AXI_HP0_BVALID;
  output S_AXI_HP0_RLAST;
  output S_AXI_HP0_RVALID;
  output S_AXI_HP0_WREADY;
  output [1:0]S_AXI_HP0_BRESP;
  output [1:0]S_AXI_HP0_RRESP;
  output [5:0]S_AXI_HP0_BID;
  output [5:0]S_AXI_HP0_RID;
  output [63:0]S_AXI_HP0_RDATA;
  output [7:0]S_AXI_HP0_RCOUNT;
  output [7:0]S_AXI_HP0_WCOUNT;
  output [2:0]S_AXI_HP0_RACOUNT;
  output [5:0]S_AXI_HP0_WACOUNT;
  input S_AXI_HP0_ACLK;
  input S_AXI_HP0_ARVALID;
  input S_AXI_HP0_AWVALID;
  input S_AXI_HP0_BREADY;
  input S_AXI_HP0_RDISSUECAP1_EN;
  input S_AXI_HP0_RREADY;
  input S_AXI_HP0_WLAST;
  input S_AXI_HP0_WRISSUECAP1_EN;
  input S_AXI_HP0_WVALID;
  input [1:0]S_AXI_HP0_ARBURST;
  input [1:0]S_AXI_HP0_ARLOCK;
  input [2:0]S_AXI_HP0_ARSIZE;
  input [1:0]S_AXI_HP0_AWBURST;
  input [1:0]S_AXI_HP0_AWLOCK;
  input [2:0]S_AXI_HP0_AWSIZE;
  input [2:0]S_AXI_HP0_ARPROT;
  input [2:0]S_AXI_HP0_AWPROT;
  input [31:0]S_AXI_HP0_ARADDR;
  input [31:0]S_AXI_HP0_AWADDR;
  input [3:0]S_AXI_HP0_ARCACHE;
  input [3:0]S_AXI_HP0_ARLEN;
  input [3:0]S_AXI_HP0_ARQOS;
  input [3:0]S_AXI_HP0_AWCACHE;
  input [3:0]S_AXI_HP0_AWLEN;
  input [3:0]S_AXI_HP0_AWQOS;
  input [5:0]S_AXI_HP0_ARID;
  input [5:0]S_AXI_HP0_AWID;
  input [5:0]S_AXI_HP0_WID;
  input [63:0]S_AXI_HP0_WDATA;
  input [7:0]S_AXI_HP0_WSTRB;
  output S_AXI_HP1_ARESETN;
  output S_AXI_HP1_ARREADY;
  output S_AXI_HP1_AWREADY;
  output S_AXI_HP1_BVALID;
  output S_AXI_HP1_RLAST;
  output S_AXI_HP1_RVALID;
  output S_AXI_HP1_WREADY;
  output [1:0]S_AXI_HP1_BRESP;
  output [1:0]S_AXI_HP1_RRESP;
  output [5:0]S_AXI_HP1_BID;
  output [5:0]S_AXI_HP1_RID;
  output [63:0]S_AXI_HP1_RDATA;
  output [7:0]S_AXI_HP1_RCOUNT;
  output [7:0]S_AXI_HP1_WCOUNT;
  output [2:0]S_AXI_HP1_RACOUNT;
  output [5:0]S_AXI_HP1_WACOUNT;
  input S_AXI_HP1_ACLK;
  input S_AXI_HP1_ARVALID;
  input S_AXI_HP1_AWVALID;
  input S_AXI_HP1_BREADY;
  input S_AXI_HP1_RDISSUECAP1_EN;
  input S_AXI_HP1_RREADY;
  input S_AXI_HP1_WLAST;
  input S_AXI_HP1_WRISSUECAP1_EN;
  input S_AXI_HP1_WVALID;
  input [1:0]S_AXI_HP1_ARBURST;
  input [1:0]S_AXI_HP1_ARLOCK;
  input [2:0]S_AXI_HP1_ARSIZE;
  input [1:0]S_AXI_HP1_AWBURST;
  input [1:0]S_AXI_HP1_AWLOCK;
  input [2:0]S_AXI_HP1_AWSIZE;
  input [2:0]S_AXI_HP1_ARPROT;
  input [2:0]S_AXI_HP1_AWPROT;
  input [31:0]S_AXI_HP1_ARADDR;
  input [31:0]S_AXI_HP1_AWADDR;
  input [3:0]S_AXI_HP1_ARCACHE;
  input [3:0]S_AXI_HP1_ARLEN;
  input [3:0]S_AXI_HP1_ARQOS;
  input [3:0]S_AXI_HP1_AWCACHE;
  input [3:0]S_AXI_HP1_AWLEN;
  input [3:0]S_AXI_HP1_AWQOS;
  input [5:0]S_AXI_HP1_ARID;
  input [5:0]S_AXI_HP1_AWID;
  input [5:0]S_AXI_HP1_WID;
  input [63:0]S_AXI_HP1_WDATA;
  input [7:0]S_AXI_HP1_WSTRB;
  output S_AXI_HP2_ARESETN;
  output S_AXI_HP2_ARREADY;
  output S_AXI_HP2_AWREADY;
  output S_AXI_HP2_BVALID;
  output S_AXI_HP2_RLAST;
  output S_AXI_HP2_RVALID;
  output S_AXI_HP2_WREADY;
  output [1:0]S_AXI_HP2_BRESP;
  output [1:0]S_AXI_HP2_RRESP;
  output [5:0]S_AXI_HP2_BID;
  output [5:0]S_AXI_HP2_RID;
  output [63:0]S_AXI_HP2_RDATA;
  output [7:0]S_AXI_HP2_RCOUNT;
  output [7:0]S_AXI_HP2_WCOUNT;
  output [2:0]S_AXI_HP2_RACOUNT;
  output [5:0]S_AXI_HP2_WACOUNT;
  input S_AXI_HP2_ACLK;
  input S_AXI_HP2_ARVALID;
  input S_AXI_HP2_AWVALID;
  input S_AXI_HP2_BREADY;
  input S_AXI_HP2_RDISSUECAP1_EN;
  input S_AXI_HP2_RREADY;
  input S_AXI_HP2_WLAST;
  input S_AXI_HP2_WRISSUECAP1_EN;
  input S_AXI_HP2_WVALID;
  input [1:0]S_AXI_HP2_ARBURST;
  input [1:0]S_AXI_HP2_ARLOCK;
  input [2:0]S_AXI_HP2_ARSIZE;
  input [1:0]S_AXI_HP2_AWBURST;
  input [1:0]S_AXI_HP2_AWLOCK;
  input [2:0]S_AXI_HP2_AWSIZE;
  input [2:0]S_AXI_HP2_ARPROT;
  input [2:0]S_AXI_HP2_AWPROT;
  input [31:0]S_AXI_HP2_ARADDR;
  input [31:0]S_AXI_HP2_AWADDR;
  input [3:0]S_AXI_HP2_ARCACHE;
  input [3:0]S_AXI_HP2_ARLEN;
  input [3:0]S_AXI_HP2_ARQOS;
  input [3:0]S_AXI_HP2_AWCACHE;
  input [3:0]S_AXI_HP2_AWLEN;
  input [3:0]S_AXI_HP2_AWQOS;
  input [5:0]S_AXI_HP2_ARID;
  input [5:0]S_AXI_HP2_AWID;
  input [5:0]S_AXI_HP2_WID;
  input [63:0]S_AXI_HP2_WDATA;
  input [7:0]S_AXI_HP2_WSTRB;
  output S_AXI_HP3_ARESETN;
  output S_AXI_HP3_ARREADY;
  output S_AXI_HP3_AWREADY;
  output S_AXI_HP3_BVALID;
  output S_AXI_HP3_RLAST;
  output S_AXI_HP3_RVALID;
  output S_AXI_HP3_WREADY;
  output [1:0]S_AXI_HP3_BRESP;
  output [1:0]S_AXI_HP3_RRESP;
  output [5:0]S_AXI_HP3_BID;
  output [5:0]S_AXI_HP3_RID;
  output [63:0]S_AXI_HP3_RDATA;
  output [7:0]S_AXI_HP3_RCOUNT;
  output [7:0]S_AXI_HP3_WCOUNT;
  output [2:0]S_AXI_HP3_RACOUNT;
  output [5:0]S_AXI_HP3_WACOUNT;
  input S_AXI_HP3_ACLK;
  input S_AXI_HP3_ARVALID;
  input S_AXI_HP3_AWVALID;
  input S_AXI_HP3_BREADY;
  input S_AXI_HP3_RDISSUECAP1_EN;
  input S_AXI_HP3_RREADY;
  input S_AXI_HP3_WLAST;
  input S_AXI_HP3_WRISSUECAP1_EN;
  input S_AXI_HP3_WVALID;
  input [1:0]S_AXI_HP3_ARBURST;
  input [1:0]S_AXI_HP3_ARLOCK;
  input [2:0]S_AXI_HP3_ARSIZE;
  input [1:0]S_AXI_HP3_AWBURST;
  input [1:0]S_AXI_HP3_AWLOCK;
  input [2:0]S_AXI_HP3_AWSIZE;
  input [2:0]S_AXI_HP3_ARPROT;
  input [2:0]S_AXI_HP3_AWPROT;
  input [31:0]S_AXI_HP3_ARADDR;
  input [31:0]S_AXI_HP3_AWADDR;
  input [3:0]S_AXI_HP3_ARCACHE;
  input [3:0]S_AXI_HP3_ARLEN;
  input [3:0]S_AXI_HP3_ARQOS;
  input [3:0]S_AXI_HP3_AWCACHE;
  input [3:0]S_AXI_HP3_AWLEN;
  input [3:0]S_AXI_HP3_AWQOS;
  input [5:0]S_AXI_HP3_ARID;
  input [5:0]S_AXI_HP3_AWID;
  input [5:0]S_AXI_HP3_WID;
  input [63:0]S_AXI_HP3_WDATA;
  input [7:0]S_AXI_HP3_WSTRB;
  output IRQ_P2F_DMAC_ABORT;
  output IRQ_P2F_DMAC0;
  output IRQ_P2F_DMAC1;
  output IRQ_P2F_DMAC2;
  output IRQ_P2F_DMAC3;
  output IRQ_P2F_DMAC4;
  output IRQ_P2F_DMAC5;
  output IRQ_P2F_DMAC6;
  output IRQ_P2F_DMAC7;
  output IRQ_P2F_SMC;
  output IRQ_P2F_QSPI;
  output IRQ_P2F_CTI;
  output IRQ_P2F_GPIO;
  output IRQ_P2F_USB0;
  output IRQ_P2F_ENET0;
  output IRQ_P2F_ENET_WAKE0;
  output IRQ_P2F_SDIO0;
  output IRQ_P2F_I2C0;
  output IRQ_P2F_SPI0;
  output IRQ_P2F_UART0;
  output IRQ_P2F_CAN0;
  output IRQ_P2F_USB1;
  output IRQ_P2F_ENET1;
  output IRQ_P2F_ENET_WAKE1;
  output IRQ_P2F_SDIO1;
  output IRQ_P2F_I2C1;
  output IRQ_P2F_SPI1;
  output IRQ_P2F_UART1;
  output IRQ_P2F_CAN1;
  input [0:0]IRQ_F2P;
  input Core0_nFIQ;
  input Core0_nIRQ;
  input Core1_nFIQ;
  input Core1_nIRQ;
  output [1:0]DMA0_DATYPE;
  output DMA0_DAVALID;
  output DMA0_DRREADY;
  output DMA0_RSTN;
  output [1:0]DMA1_DATYPE;
  output DMA1_DAVALID;
  output DMA1_DRREADY;
  output DMA1_RSTN;
  output [1:0]DMA2_DATYPE;
  output DMA2_DAVALID;
  output DMA2_DRREADY;
  output DMA2_RSTN;
  output [1:0]DMA3_DATYPE;
  output DMA3_DAVALID;
  output DMA3_DRREADY;
  output DMA3_RSTN;
  input DMA0_ACLK;
  input DMA0_DAREADY;
  input DMA0_DRLAST;
  input DMA0_DRVALID;
  input DMA1_ACLK;
  input DMA1_DAREADY;
  input DMA1_DRLAST;
  input DMA1_DRVALID;
  input DMA2_ACLK;
  input DMA2_DAREADY;
  input DMA2_DRLAST;
  input DMA2_DRVALID;
  input DMA3_ACLK;
  input DMA3_DAREADY;
  input DMA3_DRLAST;
  input DMA3_DRVALID;
  input [1:0]DMA0_DRTYPE;
  input [1:0]DMA1_DRTYPE;
  input [1:0]DMA2_DRTYPE;
  input [1:0]DMA3_DRTYPE;
  output FCLK_CLK3;
  output FCLK_CLK2;
  output FCLK_CLK1;
  output FCLK_CLK0;
  input FCLK_CLKTRIG3_N;
  input FCLK_CLKTRIG2_N;
  input FCLK_CLKTRIG1_N;
  input FCLK_CLKTRIG0_N;
  output FCLK_RESET3_N;
  output FCLK_RESET2_N;
  output FCLK_RESET1_N;
  output FCLK_RESET0_N;
  input [31:0]FTMD_TRACEIN_DATA;
  input FTMD_TRACEIN_VALID;
  input FTMD_TRACEIN_CLK;
  input [3:0]FTMD_TRACEIN_ATID;
  input FTMT_F2P_TRIG_0;
  output FTMT_F2P_TRIGACK_0;
  input FTMT_F2P_TRIG_1;
  output FTMT_F2P_TRIGACK_1;
  input FTMT_F2P_TRIG_2;
  output FTMT_F2P_TRIGACK_2;
  input FTMT_F2P_TRIG_3;
  output FTMT_F2P_TRIGACK_3;
  input [31:0]FTMT_F2P_DEBUG;
  input FTMT_P2F_TRIGACK_0;
  output FTMT_P2F_TRIG_0;
  input FTMT_P2F_TRIGACK_1;
  output FTMT_P2F_TRIG_1;
  input FTMT_P2F_TRIGACK_2;
  output FTMT_P2F_TRIG_2;
  input FTMT_P2F_TRIGACK_3;
  output FTMT_P2F_TRIG_3;
  output [31:0]FTMT_P2F_DEBUG;
  input FPGA_IDLE_N;
  output EVENT_EVENTO;
  output [1:0]EVENT_STANDBYWFE;
  output [1:0]EVENT_STANDBYWFI;
  input EVENT_EVENTI;
  input [3:0]DDR_ARB;
  inout [53:0]MIO;
  inout DDR_CAS_n;
  inout DDR_CKE;
  inout DDR_Clk_n;
  inout DDR_Clk;
  inout DDR_CS_n;
  inout DDR_DRSTB;
  inout DDR_ODT;
  inout DDR_RAS_n;
  inout DDR_WEB;
  inout [2:0]DDR_BankAddr;
  inout [14:0]DDR_Addr;
  inout DDR_VRN;
  inout DDR_VRP;
  inout [3:0]DDR_DM;
  inout [31:0]DDR_DQ;
  inout [3:0]DDR_DQS_n;
  inout [3:0]DDR_DQS;
  inout PS_SRSTB;
  inout PS_CLK;
  inout PS_PORB;

  wire \<const0> ;
  wire CAN0_PHY_RX;
  wire CAN0_PHY_TX;
  wire CAN1_PHY_RX;
  wire CAN1_PHY_TX;
  wire Core0_nFIQ;
  wire Core0_nIRQ;
  wire Core1_nFIQ;
  wire Core1_nIRQ;
  wire [3:0]DDR_ARB;
  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire DMA0_ACLK;
  wire DMA0_DAREADY;
  wire [1:0]DMA0_DATYPE;
  wire DMA0_DAVALID;
  wire DMA0_DRLAST;
  wire DMA0_DRREADY;
  wire [1:0]DMA0_DRTYPE;
  wire DMA0_DRVALID;
  wire DMA0_RSTN;
  wire DMA1_ACLK;
  wire DMA1_DAREADY;
  wire [1:0]DMA1_DATYPE;
  wire DMA1_DAVALID;
  wire DMA1_DRLAST;
  wire DMA1_DRREADY;
  wire [1:0]DMA1_DRTYPE;
  wire DMA1_DRVALID;
  wire DMA1_RSTN;
  wire DMA2_ACLK;
  wire DMA2_DAREADY;
  wire [1:0]DMA2_DATYPE;
  wire DMA2_DAVALID;
  wire DMA2_DRLAST;
  wire DMA2_DRREADY;
  wire [1:0]DMA2_DRTYPE;
  wire DMA2_DRVALID;
  wire DMA2_RSTN;
  wire DMA3_ACLK;
  wire DMA3_DAREADY;
  wire [1:0]DMA3_DATYPE;
  wire DMA3_DAVALID;
  wire DMA3_DRLAST;
  wire DMA3_DRREADY;
  wire [1:0]DMA3_DRTYPE;
  wire DMA3_DRVALID;
  wire DMA3_RSTN;
  wire ENET0_EXT_INTIN;
  wire ENET0_GMII_RX_CLK;
  wire ENET0_GMII_TX_CLK;
  wire ENET0_MDIO_I;
  wire ENET0_MDIO_MDC;
  wire ENET0_MDIO_O;
  wire ENET0_MDIO_T;
  wire ENET0_MDIO_T_n;
  wire ENET0_PTP_DELAY_REQ_RX;
  wire ENET0_PTP_DELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_REQ_RX;
  wire ENET0_PTP_PDELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_RESP_RX;
  wire ENET0_PTP_PDELAY_RESP_TX;
  wire ENET0_PTP_SYNC_FRAME_RX;
  wire ENET0_PTP_SYNC_FRAME_TX;
  wire ENET0_SOF_RX;
  wire ENET0_SOF_TX;
  wire ENET1_EXT_INTIN;
  wire ENET1_GMII_RX_CLK;
  wire ENET1_GMII_TX_CLK;
  wire ENET1_MDIO_I;
  wire ENET1_MDIO_MDC;
  wire ENET1_MDIO_O;
  wire ENET1_MDIO_T;
  wire ENET1_MDIO_T_n;
  wire ENET1_PTP_DELAY_REQ_RX;
  wire ENET1_PTP_DELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_REQ_RX;
  wire ENET1_PTP_PDELAY_REQ_TX;
  wire ENET1_PTP_PDELAY_RESP_RX;
  wire ENET1_PTP_PDELAY_RESP_TX;
  wire ENET1_PTP_SYNC_FRAME_RX;
  wire ENET1_PTP_SYNC_FRAME_TX;
  wire ENET1_SOF_RX;
  wire ENET1_SOF_TX;
  wire EVENT_EVENTI;
  wire EVENT_EVENTO;
  wire [1:0]EVENT_STANDBYWFE;
  wire [1:0]EVENT_STANDBYWFI;
  wire FCLK_CLK0;
  wire FCLK_CLK1;
  wire FCLK_CLK2;
  wire FCLK_CLK3;
  wire [0:0]FCLK_CLK_unbuffered;
  wire FCLK_RESET0_N;
  wire FCLK_RESET1_N;
  wire FCLK_RESET2_N;
  wire FCLK_RESET3_N;
  wire FPGA_IDLE_N;
  wire FTMD_TRACEIN_CLK;
  wire [31:0]FTMT_F2P_DEBUG;
  wire FTMT_F2P_TRIGACK_0;
  wire FTMT_F2P_TRIGACK_1;
  wire FTMT_F2P_TRIGACK_2;
  wire FTMT_F2P_TRIGACK_3;
  wire FTMT_F2P_TRIG_0;
  wire FTMT_F2P_TRIG_1;
  wire FTMT_F2P_TRIG_2;
  wire FTMT_F2P_TRIG_3;
  wire [31:0]FTMT_P2F_DEBUG;
  wire FTMT_P2F_TRIGACK_0;
  wire FTMT_P2F_TRIGACK_1;
  wire FTMT_P2F_TRIGACK_2;
  wire FTMT_P2F_TRIGACK_3;
  wire FTMT_P2F_TRIG_0;
  wire FTMT_P2F_TRIG_1;
  wire FTMT_P2F_TRIG_2;
  wire FTMT_P2F_TRIG_3;
  wire [63:0]GPIO_I;
  wire [63:0]GPIO_O;
  wire [63:0]GPIO_T;
  wire [63:0]GPIO_T_n;
  wire I2C0_SCL_I;
  wire I2C0_SCL_O;
  wire I2C0_SCL_T;
  wire I2C0_SCL_T_n;
  wire I2C0_SDA_I;
  wire I2C0_SDA_O;
  wire I2C0_SDA_T;
  wire I2C0_SDA_T_n;
  wire I2C1_SCL_I;
  wire I2C1_SCL_O;
  wire I2C1_SCL_T;
  wire I2C1_SCL_T_n;
  wire I2C1_SDA_I;
  wire I2C1_SDA_O;
  wire I2C1_SDA_T;
  wire I2C1_SDA_T_n;
  wire [0:0]IRQ_F2P;
  wire IRQ_P2F_CAN0;
  wire IRQ_P2F_CAN1;
  wire IRQ_P2F_CTI;
  wire IRQ_P2F_DMAC0;
  wire IRQ_P2F_DMAC1;
  wire IRQ_P2F_DMAC2;
  wire IRQ_P2F_DMAC3;
  wire IRQ_P2F_DMAC4;
  wire IRQ_P2F_DMAC5;
  wire IRQ_P2F_DMAC6;
  wire IRQ_P2F_DMAC7;
  wire IRQ_P2F_DMAC_ABORT;
  wire IRQ_P2F_ENET0;
  wire IRQ_P2F_ENET1;
  wire IRQ_P2F_ENET_WAKE0;
  wire IRQ_P2F_ENET_WAKE1;
  wire IRQ_P2F_GPIO;
  wire IRQ_P2F_I2C0;
  wire IRQ_P2F_I2C1;
  wire IRQ_P2F_QSPI;
  wire IRQ_P2F_SDIO0;
  wire IRQ_P2F_SDIO1;
  wire IRQ_P2F_SMC;
  wire IRQ_P2F_SPI0;
  wire IRQ_P2F_SPI1;
  wire IRQ_P2F_UART0;
  wire IRQ_P2F_UART1;
  wire IRQ_P2F_USB0;
  wire IRQ_P2F_USB1;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire M_AXI_GP0_ARESETN;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [1:0]\^M_AXI_GP0_ARSIZE ;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [1:0]\^M_AXI_GP0_AWSIZE ;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire M_AXI_GP1_ACLK;
  wire [31:0]M_AXI_GP1_ARADDR;
  wire [1:0]M_AXI_GP1_ARBURST;
  wire [3:0]M_AXI_GP1_ARCACHE;
  wire M_AXI_GP1_ARESETN;
  wire [11:0]M_AXI_GP1_ARID;
  wire [3:0]M_AXI_GP1_ARLEN;
  wire [1:0]M_AXI_GP1_ARLOCK;
  wire [2:0]M_AXI_GP1_ARPROT;
  wire [3:0]M_AXI_GP1_ARQOS;
  wire M_AXI_GP1_ARREADY;
  wire [1:0]\^M_AXI_GP1_ARSIZE ;
  wire M_AXI_GP1_ARVALID;
  wire [31:0]M_AXI_GP1_AWADDR;
  wire [1:0]M_AXI_GP1_AWBURST;
  wire [3:0]M_AXI_GP1_AWCACHE;
  wire [11:0]M_AXI_GP1_AWID;
  wire [3:0]M_AXI_GP1_AWLEN;
  wire [1:0]M_AXI_GP1_AWLOCK;
  wire [2:0]M_AXI_GP1_AWPROT;
  wire [3:0]M_AXI_GP1_AWQOS;
  wire M_AXI_GP1_AWREADY;
  wire [1:0]\^M_AXI_GP1_AWSIZE ;
  wire M_AXI_GP1_AWVALID;
  wire [11:0]M_AXI_GP1_BID;
  wire M_AXI_GP1_BREADY;
  wire [1:0]M_AXI_GP1_BRESP;
  wire M_AXI_GP1_BVALID;
  wire [31:0]M_AXI_GP1_RDATA;
  wire [11:0]M_AXI_GP1_RID;
  wire M_AXI_GP1_RLAST;
  wire M_AXI_GP1_RREADY;
  wire [1:0]M_AXI_GP1_RRESP;
  wire M_AXI_GP1_RVALID;
  wire [31:0]M_AXI_GP1_WDATA;
  wire [11:0]M_AXI_GP1_WID;
  wire M_AXI_GP1_WLAST;
  wire M_AXI_GP1_WREADY;
  wire [3:0]M_AXI_GP1_WSTRB;
  wire M_AXI_GP1_WVALID;
  wire PJTAG_TCK;
  wire PJTAG_TDI;
  wire PJTAG_TMS;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire SDIO0_BUSPOW;
  wire [2:0]SDIO0_BUSVOLT;
  wire SDIO0_CDN;
  wire SDIO0_CLK;
  wire SDIO0_CLK_FB;
  wire SDIO0_CMD_I;
  wire SDIO0_CMD_O;
  wire SDIO0_CMD_T;
  wire SDIO0_CMD_T_n;
  wire [3:0]SDIO0_DATA_I;
  wire [3:0]SDIO0_DATA_O;
  wire [3:0]SDIO0_DATA_T;
  wire SDIO0_LED;
  wire SDIO0_WP;
  wire SDIO1_BUSPOW;
  wire [2:0]SDIO1_BUSVOLT;
  wire SDIO1_CDN;
  wire SDIO1_CLK;
  wire SDIO1_CLK_FB;
  wire SDIO1_CMD_I;
  wire SDIO1_CMD_O;
  wire SDIO1_CMD_T;
  wire SDIO1_CMD_T_n;
  wire [3:0]SDIO1_DATA_I;
  wire [3:0]SDIO1_DATA_O;
  wire [3:0]SDIO1_DATA_T;
  wire SDIO1_LED;
  wire SDIO1_WP;
  wire SPI0_MISO_I;
  wire SPI0_MISO_O;
  wire SPI0_MISO_T;
  wire SPI0_MISO_T_n;
  wire SPI0_MOSI_I;
  wire SPI0_MOSI_O;
  wire SPI0_MOSI_T;
  wire SPI0_MOSI_T_n;
  wire SPI0_SCLK_I;
  wire SPI0_SCLK_O;
  wire SPI0_SCLK_T;
  wire SPI0_SCLK_T_n;
  wire SPI0_SS1_O;
  wire SPI0_SS2_O;
  wire SPI0_SS_I;
  wire SPI0_SS_O;
  wire SPI0_SS_T;
  wire SPI0_SS_T_n;
  wire SPI1_MISO_I;
  wire SPI1_MISO_O;
  wire SPI1_MISO_T;
  wire SPI1_MISO_T_n;
  wire SPI1_MOSI_I;
  wire SPI1_MOSI_O;
  wire SPI1_MOSI_T;
  wire SPI1_MOSI_T_n;
  wire SPI1_SCLK_I;
  wire SPI1_SCLK_O;
  wire SPI1_SCLK_T;
  wire SPI1_SCLK_T_n;
  wire SPI1_SS1_O;
  wire SPI1_SS2_O;
  wire SPI1_SS_I;
  wire SPI1_SS_O;
  wire SPI1_SS_T;
  wire SPI1_SS_T_n;
  wire SRAM_INTIN;
  wire S_AXI_ACP_ACLK;
  wire [31:0]S_AXI_ACP_ARADDR;
  wire [1:0]S_AXI_ACP_ARBURST;
  wire [3:0]S_AXI_ACP_ARCACHE;
  wire S_AXI_ACP_ARESETN;
  wire [2:0]S_AXI_ACP_ARID;
  wire [3:0]S_AXI_ACP_ARLEN;
  wire [1:0]S_AXI_ACP_ARLOCK;
  wire [2:0]S_AXI_ACP_ARPROT;
  wire [3:0]S_AXI_ACP_ARQOS;
  wire S_AXI_ACP_ARREADY;
  wire [2:0]S_AXI_ACP_ARSIZE;
  wire [4:0]S_AXI_ACP_ARUSER;
  wire S_AXI_ACP_ARVALID;
  wire [31:0]S_AXI_ACP_AWADDR;
  wire [1:0]S_AXI_ACP_AWBURST;
  wire [3:0]S_AXI_ACP_AWCACHE;
  wire [2:0]S_AXI_ACP_AWID;
  wire [3:0]S_AXI_ACP_AWLEN;
  wire [1:0]S_AXI_ACP_AWLOCK;
  wire [2:0]S_AXI_ACP_AWPROT;
  wire [3:0]S_AXI_ACP_AWQOS;
  wire S_AXI_ACP_AWREADY;
  wire [2:0]S_AXI_ACP_AWSIZE;
  wire [4:0]S_AXI_ACP_AWUSER;
  wire S_AXI_ACP_AWVALID;
  wire [2:0]S_AXI_ACP_BID;
  wire S_AXI_ACP_BREADY;
  wire [1:0]S_AXI_ACP_BRESP;
  wire S_AXI_ACP_BVALID;
  wire [63:0]S_AXI_ACP_RDATA;
  wire [2:0]S_AXI_ACP_RID;
  wire S_AXI_ACP_RLAST;
  wire S_AXI_ACP_RREADY;
  wire [1:0]S_AXI_ACP_RRESP;
  wire S_AXI_ACP_RVALID;
  wire [63:0]S_AXI_ACP_WDATA;
  wire [2:0]S_AXI_ACP_WID;
  wire S_AXI_ACP_WLAST;
  wire S_AXI_ACP_WREADY;
  wire [7:0]S_AXI_ACP_WSTRB;
  wire S_AXI_ACP_WVALID;
  wire S_AXI_GP0_ACLK;
  wire [31:0]S_AXI_GP0_ARADDR;
  wire [1:0]S_AXI_GP0_ARBURST;
  wire [3:0]S_AXI_GP0_ARCACHE;
  wire S_AXI_GP0_ARESETN;
  wire [5:0]S_AXI_GP0_ARID;
  wire [3:0]S_AXI_GP0_ARLEN;
  wire [1:0]S_AXI_GP0_ARLOCK;
  wire [2:0]S_AXI_GP0_ARPROT;
  wire [3:0]S_AXI_GP0_ARQOS;
  wire S_AXI_GP0_ARREADY;
  wire [2:0]S_AXI_GP0_ARSIZE;
  wire S_AXI_GP0_ARVALID;
  wire [31:0]S_AXI_GP0_AWADDR;
  wire [1:0]S_AXI_GP0_AWBURST;
  wire [3:0]S_AXI_GP0_AWCACHE;
  wire [5:0]S_AXI_GP0_AWID;
  wire [3:0]S_AXI_GP0_AWLEN;
  wire [1:0]S_AXI_GP0_AWLOCK;
  wire [2:0]S_AXI_GP0_AWPROT;
  wire [3:0]S_AXI_GP0_AWQOS;
  wire S_AXI_GP0_AWREADY;
  wire [2:0]S_AXI_GP0_AWSIZE;
  wire S_AXI_GP0_AWVALID;
  wire [5:0]S_AXI_GP0_BID;
  wire S_AXI_GP0_BREADY;
  wire [1:0]S_AXI_GP0_BRESP;
  wire S_AXI_GP0_BVALID;
  wire [31:0]S_AXI_GP0_RDATA;
  wire [5:0]S_AXI_GP0_RID;
  wire S_AXI_GP0_RLAST;
  wire S_AXI_GP0_RREADY;
  wire [1:0]S_AXI_GP0_RRESP;
  wire S_AXI_GP0_RVALID;
  wire [31:0]S_AXI_GP0_WDATA;
  wire [5:0]S_AXI_GP0_WID;
  wire S_AXI_GP0_WLAST;
  wire S_AXI_GP0_WREADY;
  wire [3:0]S_AXI_GP0_WSTRB;
  wire S_AXI_GP0_WVALID;
  wire S_AXI_GP1_ACLK;
  wire [31:0]S_AXI_GP1_ARADDR;
  wire [1:0]S_AXI_GP1_ARBURST;
  wire [3:0]S_AXI_GP1_ARCACHE;
  wire S_AXI_GP1_ARESETN;
  wire [5:0]S_AXI_GP1_ARID;
  wire [3:0]S_AXI_GP1_ARLEN;
  wire [1:0]S_AXI_GP1_ARLOCK;
  wire [2:0]S_AXI_GP1_ARPROT;
  wire [3:0]S_AXI_GP1_ARQOS;
  wire S_AXI_GP1_ARREADY;
  wire [2:0]S_AXI_GP1_ARSIZE;
  wire S_AXI_GP1_ARVALID;
  wire [31:0]S_AXI_GP1_AWADDR;
  wire [1:0]S_AXI_GP1_AWBURST;
  wire [3:0]S_AXI_GP1_AWCACHE;
  wire [5:0]S_AXI_GP1_AWID;
  wire [3:0]S_AXI_GP1_AWLEN;
  wire [1:0]S_AXI_GP1_AWLOCK;
  wire [2:0]S_AXI_GP1_AWPROT;
  wire [3:0]S_AXI_GP1_AWQOS;
  wire S_AXI_GP1_AWREADY;
  wire [2:0]S_AXI_GP1_AWSIZE;
  wire S_AXI_GP1_AWVALID;
  wire [5:0]S_AXI_GP1_BID;
  wire S_AXI_GP1_BREADY;
  wire [1:0]S_AXI_GP1_BRESP;
  wire S_AXI_GP1_BVALID;
  wire [31:0]S_AXI_GP1_RDATA;
  wire [5:0]S_AXI_GP1_RID;
  wire S_AXI_GP1_RLAST;
  wire S_AXI_GP1_RREADY;
  wire [1:0]S_AXI_GP1_RRESP;
  wire S_AXI_GP1_RVALID;
  wire [31:0]S_AXI_GP1_WDATA;
  wire [5:0]S_AXI_GP1_WID;
  wire S_AXI_GP1_WLAST;
  wire S_AXI_GP1_WREADY;
  wire [3:0]S_AXI_GP1_WSTRB;
  wire S_AXI_GP1_WVALID;
  wire S_AXI_HP0_ACLK;
  wire [31:0]S_AXI_HP0_ARADDR;
  wire [1:0]S_AXI_HP0_ARBURST;
  wire [3:0]S_AXI_HP0_ARCACHE;
  wire S_AXI_HP0_ARESETN;
  wire [5:0]S_AXI_HP0_ARID;
  wire [3:0]S_AXI_HP0_ARLEN;
  wire [1:0]S_AXI_HP0_ARLOCK;
  wire [2:0]S_AXI_HP0_ARPROT;
  wire [3:0]S_AXI_HP0_ARQOS;
  wire S_AXI_HP0_ARREADY;
  wire [2:0]S_AXI_HP0_ARSIZE;
  wire S_AXI_HP0_ARVALID;
  wire [31:0]S_AXI_HP0_AWADDR;
  wire [1:0]S_AXI_HP0_AWBURST;
  wire [3:0]S_AXI_HP0_AWCACHE;
  wire [5:0]S_AXI_HP0_AWID;
  wire [3:0]S_AXI_HP0_AWLEN;
  wire [1:0]S_AXI_HP0_AWLOCK;
  wire [2:0]S_AXI_HP0_AWPROT;
  wire [3:0]S_AXI_HP0_AWQOS;
  wire S_AXI_HP0_AWREADY;
  wire [2:0]S_AXI_HP0_AWSIZE;
  wire S_AXI_HP0_AWVALID;
  wire [5:0]S_AXI_HP0_BID;
  wire S_AXI_HP0_BREADY;
  wire [1:0]S_AXI_HP0_BRESP;
  wire S_AXI_HP0_BVALID;
  wire [2:0]S_AXI_HP0_RACOUNT;
  wire [7:0]S_AXI_HP0_RCOUNT;
  wire [63:0]S_AXI_HP0_RDATA;
  wire S_AXI_HP0_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP0_RID;
  wire S_AXI_HP0_RLAST;
  wire S_AXI_HP0_RREADY;
  wire [1:0]S_AXI_HP0_RRESP;
  wire S_AXI_HP0_RVALID;
  wire [5:0]S_AXI_HP0_WACOUNT;
  wire [7:0]S_AXI_HP0_WCOUNT;
  wire [63:0]S_AXI_HP0_WDATA;
  wire [5:0]S_AXI_HP0_WID;
  wire S_AXI_HP0_WLAST;
  wire S_AXI_HP0_WREADY;
  wire S_AXI_HP0_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP0_WSTRB;
  wire S_AXI_HP0_WVALID;
  wire S_AXI_HP1_ACLK;
  wire [31:0]S_AXI_HP1_ARADDR;
  wire [1:0]S_AXI_HP1_ARBURST;
  wire [3:0]S_AXI_HP1_ARCACHE;
  wire S_AXI_HP1_ARESETN;
  wire [5:0]S_AXI_HP1_ARID;
  wire [3:0]S_AXI_HP1_ARLEN;
  wire [1:0]S_AXI_HP1_ARLOCK;
  wire [2:0]S_AXI_HP1_ARPROT;
  wire [3:0]S_AXI_HP1_ARQOS;
  wire S_AXI_HP1_ARREADY;
  wire [2:0]S_AXI_HP1_ARSIZE;
  wire S_AXI_HP1_ARVALID;
  wire [31:0]S_AXI_HP1_AWADDR;
  wire [1:0]S_AXI_HP1_AWBURST;
  wire [3:0]S_AXI_HP1_AWCACHE;
  wire [5:0]S_AXI_HP1_AWID;
  wire [3:0]S_AXI_HP1_AWLEN;
  wire [1:0]S_AXI_HP1_AWLOCK;
  wire [2:0]S_AXI_HP1_AWPROT;
  wire [3:0]S_AXI_HP1_AWQOS;
  wire S_AXI_HP1_AWREADY;
  wire [2:0]S_AXI_HP1_AWSIZE;
  wire S_AXI_HP1_AWVALID;
  wire [5:0]S_AXI_HP1_BID;
  wire S_AXI_HP1_BREADY;
  wire [1:0]S_AXI_HP1_BRESP;
  wire S_AXI_HP1_BVALID;
  wire [2:0]S_AXI_HP1_RACOUNT;
  wire [7:0]S_AXI_HP1_RCOUNT;
  wire [63:0]S_AXI_HP1_RDATA;
  wire S_AXI_HP1_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP1_RID;
  wire S_AXI_HP1_RLAST;
  wire S_AXI_HP1_RREADY;
  wire [1:0]S_AXI_HP1_RRESP;
  wire S_AXI_HP1_RVALID;
  wire [5:0]S_AXI_HP1_WACOUNT;
  wire [7:0]S_AXI_HP1_WCOUNT;
  wire [63:0]S_AXI_HP1_WDATA;
  wire [5:0]S_AXI_HP1_WID;
  wire S_AXI_HP1_WLAST;
  wire S_AXI_HP1_WREADY;
  wire S_AXI_HP1_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP1_WSTRB;
  wire S_AXI_HP1_WVALID;
  wire S_AXI_HP2_ACLK;
  wire [31:0]S_AXI_HP2_ARADDR;
  wire [1:0]S_AXI_HP2_ARBURST;
  wire [3:0]S_AXI_HP2_ARCACHE;
  wire S_AXI_HP2_ARESETN;
  wire [5:0]S_AXI_HP2_ARID;
  wire [3:0]S_AXI_HP2_ARLEN;
  wire [1:0]S_AXI_HP2_ARLOCK;
  wire [2:0]S_AXI_HP2_ARPROT;
  wire [3:0]S_AXI_HP2_ARQOS;
  wire S_AXI_HP2_ARREADY;
  wire [2:0]S_AXI_HP2_ARSIZE;
  wire S_AXI_HP2_ARVALID;
  wire [31:0]S_AXI_HP2_AWADDR;
  wire [1:0]S_AXI_HP2_AWBURST;
  wire [3:0]S_AXI_HP2_AWCACHE;
  wire [5:0]S_AXI_HP2_AWID;
  wire [3:0]S_AXI_HP2_AWLEN;
  wire [1:0]S_AXI_HP2_AWLOCK;
  wire [2:0]S_AXI_HP2_AWPROT;
  wire [3:0]S_AXI_HP2_AWQOS;
  wire S_AXI_HP2_AWREADY;
  wire [2:0]S_AXI_HP2_AWSIZE;
  wire S_AXI_HP2_AWVALID;
  wire [5:0]S_AXI_HP2_BID;
  wire S_AXI_HP2_BREADY;
  wire [1:0]S_AXI_HP2_BRESP;
  wire S_AXI_HP2_BVALID;
  wire [2:0]S_AXI_HP2_RACOUNT;
  wire [7:0]S_AXI_HP2_RCOUNT;
  wire [63:0]S_AXI_HP2_RDATA;
  wire S_AXI_HP2_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP2_RID;
  wire S_AXI_HP2_RLAST;
  wire S_AXI_HP2_RREADY;
  wire [1:0]S_AXI_HP2_RRESP;
  wire S_AXI_HP2_RVALID;
  wire [5:0]S_AXI_HP2_WACOUNT;
  wire [7:0]S_AXI_HP2_WCOUNT;
  wire [63:0]S_AXI_HP2_WDATA;
  wire [5:0]S_AXI_HP2_WID;
  wire S_AXI_HP2_WLAST;
  wire S_AXI_HP2_WREADY;
  wire S_AXI_HP2_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP2_WSTRB;
  wire S_AXI_HP2_WVALID;
  wire S_AXI_HP3_ACLK;
  wire [31:0]S_AXI_HP3_ARADDR;
  wire [1:0]S_AXI_HP3_ARBURST;
  wire [3:0]S_AXI_HP3_ARCACHE;
  wire S_AXI_HP3_ARESETN;
  wire [5:0]S_AXI_HP3_ARID;
  wire [3:0]S_AXI_HP3_ARLEN;
  wire [1:0]S_AXI_HP3_ARLOCK;
  wire [2:0]S_AXI_HP3_ARPROT;
  wire [3:0]S_AXI_HP3_ARQOS;
  wire S_AXI_HP3_ARREADY;
  wire [2:0]S_AXI_HP3_ARSIZE;
  wire S_AXI_HP3_ARVALID;
  wire [31:0]S_AXI_HP3_AWADDR;
  wire [1:0]S_AXI_HP3_AWBURST;
  wire [3:0]S_AXI_HP3_AWCACHE;
  wire [5:0]S_AXI_HP3_AWID;
  wire [3:0]S_AXI_HP3_AWLEN;
  wire [1:0]S_AXI_HP3_AWLOCK;
  wire [2:0]S_AXI_HP3_AWPROT;
  wire [3:0]S_AXI_HP3_AWQOS;
  wire S_AXI_HP3_AWREADY;
  wire [2:0]S_AXI_HP3_AWSIZE;
  wire S_AXI_HP3_AWVALID;
  wire [5:0]S_AXI_HP3_BID;
  wire S_AXI_HP3_BREADY;
  wire [1:0]S_AXI_HP3_BRESP;
  wire S_AXI_HP3_BVALID;
  wire [2:0]S_AXI_HP3_RACOUNT;
  wire [7:0]S_AXI_HP3_RCOUNT;
  wire [63:0]S_AXI_HP3_RDATA;
  wire S_AXI_HP3_RDISSUECAP1_EN;
  wire [5:0]S_AXI_HP3_RID;
  wire S_AXI_HP3_RLAST;
  wire S_AXI_HP3_RREADY;
  wire [1:0]S_AXI_HP3_RRESP;
  wire S_AXI_HP3_RVALID;
  wire [5:0]S_AXI_HP3_WACOUNT;
  wire [7:0]S_AXI_HP3_WCOUNT;
  wire [63:0]S_AXI_HP3_WDATA;
  wire [5:0]S_AXI_HP3_WID;
  wire S_AXI_HP3_WLAST;
  wire S_AXI_HP3_WREADY;
  wire S_AXI_HP3_WRISSUECAP1_EN;
  wire [7:0]S_AXI_HP3_WSTRB;
  wire S_AXI_HP3_WVALID;
  wire TRACE_CLK;
  wire TTC0_CLK0_IN;
  wire TTC0_CLK1_IN;
  wire TTC0_CLK2_IN;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire TTC1_CLK0_IN;
  wire TTC1_CLK1_IN;
  wire TTC1_CLK2_IN;
  wire TTC1_WAVE0_OUT;
  wire TTC1_WAVE1_OUT;
  wire TTC1_WAVE2_OUT;
  wire UART0_CTSN;
  wire UART0_DCDN;
  wire UART0_DSRN;
  wire UART0_DTRN;
  wire UART0_RIN;
  wire UART0_RTSN;
  wire UART0_RX;
  wire UART0_TX;
  wire UART1_CTSN;
  wire UART1_DCDN;
  wire UART1_DSRN;
  wire UART1_DTRN;
  wire UART1_RIN;
  wire UART1_RTSN;
  wire UART1_RX;
  wire UART1_TX;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire [1:0]USB1_PORT_INDCTL;
  wire USB1_VBUS_PWRFAULT;
  wire USB1_VBUS_PWRSELECT;
  wire WDT_CLK_IN;
  wire WDT_RST_OUT;
  wire [14:0]buffered_DDR_Addr;
  wire [2:0]buffered_DDR_BankAddr;
  wire buffered_DDR_CAS_n;
  wire buffered_DDR_CKE;
  wire buffered_DDR_CS_n;
  wire buffered_DDR_Clk;
  wire buffered_DDR_Clk_n;
  wire [3:0]buffered_DDR_DM;
  wire [31:0]buffered_DDR_DQ;
  wire [3:0]buffered_DDR_DQS;
  wire [3:0]buffered_DDR_DQS_n;
  wire buffered_DDR_DRSTB;
  wire buffered_DDR_ODT;
  wire buffered_DDR_RAS_n;
  wire buffered_DDR_VRN;
  wire buffered_DDR_VRP;
  wire buffered_DDR_WEB;
  wire [53:0]buffered_MIO;
  wire buffered_PS_CLK;
  wire buffered_PS_PORB;
  wire buffered_PS_SRSTB;
  wire n_701_PS7_i;
  wire n_702_PS7_i;
  wire n_703_PS7_i;
  wire n_704_PS7_i;
  wire [3:0]p_0_in;
  wire NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED;
  wire NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED;
  wire NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED;
  wire NLW_PS7_i_EMIOTRACECTL_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED;
  wire [7:0]NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED;
  wire [31:0]NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED;

  assign ENET0_GMII_TXD[7] = \<const0> ;
  assign ENET0_GMII_TXD[6] = \<const0> ;
  assign ENET0_GMII_TXD[5] = \<const0> ;
  assign ENET0_GMII_TXD[4] = \<const0> ;
  assign ENET0_GMII_TXD[3] = \<const0> ;
  assign ENET0_GMII_TXD[2] = \<const0> ;
  assign ENET0_GMII_TXD[1] = \<const0> ;
  assign ENET0_GMII_TXD[0] = \<const0> ;
  assign ENET0_GMII_TX_EN = \<const0> ;
  assign ENET0_GMII_TX_ER = \<const0> ;
  assign ENET1_GMII_TXD[7] = \<const0> ;
  assign ENET1_GMII_TXD[6] = \<const0> ;
  assign ENET1_GMII_TXD[5] = \<const0> ;
  assign ENET1_GMII_TXD[4] = \<const0> ;
  assign ENET1_GMII_TXD[3] = \<const0> ;
  assign ENET1_GMII_TXD[2] = \<const0> ;
  assign ENET1_GMII_TXD[1] = \<const0> ;
  assign ENET1_GMII_TXD[0] = \<const0> ;
  assign ENET1_GMII_TX_EN = \<const0> ;
  assign ENET1_GMII_TX_ER = \<const0> ;
  assign M_AXI_GP0_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP0_ARSIZE[1:0] = \^M_AXI_GP0_ARSIZE [1:0];
  assign M_AXI_GP0_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP0_AWSIZE[1:0] = \^M_AXI_GP0_AWSIZE [1:0];
  assign M_AXI_GP1_ARSIZE[2] = \<const0> ;
  assign M_AXI_GP1_ARSIZE[1:0] = \^M_AXI_GP1_ARSIZE [1:0];
  assign M_AXI_GP1_AWSIZE[2] = \<const0> ;
  assign M_AXI_GP1_AWSIZE[1:0] = \^M_AXI_GP1_AWSIZE [1:0];
  assign PJTAG_TDO = \<const0> ;
  assign TRACE_CLK_OUT = \<const0> ;
  assign TRACE_CTL = \<const0> ;
  assign TRACE_DATA[1] = \<const0> ;
  assign TRACE_DATA[0] = \<const0> ;
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF DDR_CAS_n_BIBUF
       (.IO(buffered_DDR_CAS_n),
        .PAD(DDR_CAS_n));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF DDR_CKE_BIBUF
       (.IO(buffered_DDR_CKE),
        .PAD(DDR_CKE));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF DDR_CS_n_BIBUF
       (.IO(buffered_DDR_CS_n),
        .PAD(DDR_CS_n));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF DDR_Clk_BIBUF
       (.IO(buffered_DDR_Clk),
        .PAD(DDR_Clk));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF DDR_Clk_n_BIBUF
       (.IO(buffered_DDR_Clk_n),
        .PAD(DDR_Clk_n));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF DDR_DRSTB_BIBUF
       (.IO(buffered_DDR_DRSTB),
        .PAD(DDR_DRSTB));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF DDR_ODT_BIBUF
       (.IO(buffered_DDR_ODT),
        .PAD(DDR_ODT));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF DDR_RAS_n_BIBUF
       (.IO(buffered_DDR_RAS_n),
        .PAD(DDR_RAS_n));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF DDR_VRN_BIBUF
       (.IO(buffered_DDR_VRN),
        .PAD(DDR_VRN));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF DDR_VRP_BIBUF
       (.IO(buffered_DDR_VRP),
        .PAD(DDR_VRP));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF DDR_WEB_BIBUF
       (.IO(buffered_DDR_WEB),
        .PAD(DDR_WEB));
LUT1 #(
    .INIT(2'h1)) 
     ENET0_MDIO_T_INST_0
       (.I0(ENET0_MDIO_T_n),
        .O(ENET0_MDIO_T));
LUT1 #(
    .INIT(2'h1)) 
     ENET1_MDIO_T_INST_0
       (.I0(ENET1_MDIO_T_n),
        .O(ENET1_MDIO_T));
GND GND
       (.G(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[0]_INST_0 
       (.I0(GPIO_T_n[0]),
        .O(GPIO_T[0]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[10]_INST_0 
       (.I0(GPIO_T_n[10]),
        .O(GPIO_T[10]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[11]_INST_0 
       (.I0(GPIO_T_n[11]),
        .O(GPIO_T[11]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[12]_INST_0 
       (.I0(GPIO_T_n[12]),
        .O(GPIO_T[12]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[13]_INST_0 
       (.I0(GPIO_T_n[13]),
        .O(GPIO_T[13]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[14]_INST_0 
       (.I0(GPIO_T_n[14]),
        .O(GPIO_T[14]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[15]_INST_0 
       (.I0(GPIO_T_n[15]),
        .O(GPIO_T[15]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[16]_INST_0 
       (.I0(GPIO_T_n[16]),
        .O(GPIO_T[16]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[17]_INST_0 
       (.I0(GPIO_T_n[17]),
        .O(GPIO_T[17]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[18]_INST_0 
       (.I0(GPIO_T_n[18]),
        .O(GPIO_T[18]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[19]_INST_0 
       (.I0(GPIO_T_n[19]),
        .O(GPIO_T[19]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[1]_INST_0 
       (.I0(GPIO_T_n[1]),
        .O(GPIO_T[1]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[20]_INST_0 
       (.I0(GPIO_T_n[20]),
        .O(GPIO_T[20]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[21]_INST_0 
       (.I0(GPIO_T_n[21]),
        .O(GPIO_T[21]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[22]_INST_0 
       (.I0(GPIO_T_n[22]),
        .O(GPIO_T[22]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[23]_INST_0 
       (.I0(GPIO_T_n[23]),
        .O(GPIO_T[23]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[24]_INST_0 
       (.I0(GPIO_T_n[24]),
        .O(GPIO_T[24]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[25]_INST_0 
       (.I0(GPIO_T_n[25]),
        .O(GPIO_T[25]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[26]_INST_0 
       (.I0(GPIO_T_n[26]),
        .O(GPIO_T[26]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[27]_INST_0 
       (.I0(GPIO_T_n[27]),
        .O(GPIO_T[27]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[28]_INST_0 
       (.I0(GPIO_T_n[28]),
        .O(GPIO_T[28]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[29]_INST_0 
       (.I0(GPIO_T_n[29]),
        .O(GPIO_T[29]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[2]_INST_0 
       (.I0(GPIO_T_n[2]),
        .O(GPIO_T[2]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[30]_INST_0 
       (.I0(GPIO_T_n[30]),
        .O(GPIO_T[30]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[31]_INST_0 
       (.I0(GPIO_T_n[31]),
        .O(GPIO_T[31]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[32]_INST_0 
       (.I0(GPIO_T_n[32]),
        .O(GPIO_T[32]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[33]_INST_0 
       (.I0(GPIO_T_n[33]),
        .O(GPIO_T[33]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[34]_INST_0 
       (.I0(GPIO_T_n[34]),
        .O(GPIO_T[34]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[35]_INST_0 
       (.I0(GPIO_T_n[35]),
        .O(GPIO_T[35]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[36]_INST_0 
       (.I0(GPIO_T_n[36]),
        .O(GPIO_T[36]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[37]_INST_0 
       (.I0(GPIO_T_n[37]),
        .O(GPIO_T[37]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[38]_INST_0 
       (.I0(GPIO_T_n[38]),
        .O(GPIO_T[38]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[39]_INST_0 
       (.I0(GPIO_T_n[39]),
        .O(GPIO_T[39]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[3]_INST_0 
       (.I0(GPIO_T_n[3]),
        .O(GPIO_T[3]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[40]_INST_0 
       (.I0(GPIO_T_n[40]),
        .O(GPIO_T[40]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[41]_INST_0 
       (.I0(GPIO_T_n[41]),
        .O(GPIO_T[41]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[42]_INST_0 
       (.I0(GPIO_T_n[42]),
        .O(GPIO_T[42]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[43]_INST_0 
       (.I0(GPIO_T_n[43]),
        .O(GPIO_T[43]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[44]_INST_0 
       (.I0(GPIO_T_n[44]),
        .O(GPIO_T[44]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[45]_INST_0 
       (.I0(GPIO_T_n[45]),
        .O(GPIO_T[45]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[46]_INST_0 
       (.I0(GPIO_T_n[46]),
        .O(GPIO_T[46]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[47]_INST_0 
       (.I0(GPIO_T_n[47]),
        .O(GPIO_T[47]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[48]_INST_0 
       (.I0(GPIO_T_n[48]),
        .O(GPIO_T[48]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[49]_INST_0 
       (.I0(GPIO_T_n[49]),
        .O(GPIO_T[49]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[4]_INST_0 
       (.I0(GPIO_T_n[4]),
        .O(GPIO_T[4]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[50]_INST_0 
       (.I0(GPIO_T_n[50]),
        .O(GPIO_T[50]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[51]_INST_0 
       (.I0(GPIO_T_n[51]),
        .O(GPIO_T[51]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[52]_INST_0 
       (.I0(GPIO_T_n[52]),
        .O(GPIO_T[52]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[53]_INST_0 
       (.I0(GPIO_T_n[53]),
        .O(GPIO_T[53]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[54]_INST_0 
       (.I0(GPIO_T_n[54]),
        .O(GPIO_T[54]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[55]_INST_0 
       (.I0(GPIO_T_n[55]),
        .O(GPIO_T[55]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[56]_INST_0 
       (.I0(GPIO_T_n[56]),
        .O(GPIO_T[56]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[57]_INST_0 
       (.I0(GPIO_T_n[57]),
        .O(GPIO_T[57]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[58]_INST_0 
       (.I0(GPIO_T_n[58]),
        .O(GPIO_T[58]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[59]_INST_0 
       (.I0(GPIO_T_n[59]),
        .O(GPIO_T[59]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[5]_INST_0 
       (.I0(GPIO_T_n[5]),
        .O(GPIO_T[5]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[60]_INST_0 
       (.I0(GPIO_T_n[60]),
        .O(GPIO_T[60]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[61]_INST_0 
       (.I0(GPIO_T_n[61]),
        .O(GPIO_T[61]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[62]_INST_0 
       (.I0(GPIO_T_n[62]),
        .O(GPIO_T[62]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[63]_INST_0 
       (.I0(GPIO_T_n[63]),
        .O(GPIO_T[63]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[6]_INST_0 
       (.I0(GPIO_T_n[6]),
        .O(GPIO_T[6]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[7]_INST_0 
       (.I0(GPIO_T_n[7]),
        .O(GPIO_T[7]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[8]_INST_0 
       (.I0(GPIO_T_n[8]),
        .O(GPIO_T[8]));
LUT1 #(
    .INIT(2'h1)) 
     \GPIO_T[9]_INST_0 
       (.I0(GPIO_T_n[9]),
        .O(GPIO_T[9]));
LUT1 #(
    .INIT(2'h1)) 
     I2C0_SCL_T_INST_0
       (.I0(I2C0_SCL_T_n),
        .O(I2C0_SCL_T));
LUT1 #(
    .INIT(2'h1)) 
     I2C0_SDA_T_INST_0
       (.I0(I2C0_SDA_T_n),
        .O(I2C0_SDA_T));
LUT1 #(
    .INIT(2'h1)) 
     I2C1_SCL_T_INST_0
       (.I0(I2C1_SCL_T_n),
        .O(I2C1_SCL_T));
LUT1 #(
    .INIT(2'h1)) 
     I2C1_SDA_T_INST_0
       (.I0(I2C1_SDA_T_n),
        .O(I2C1_SDA_T));
(* BOX_TYPE = "PRIMITIVE" *) 
   PS7 PS7_i
       (.DDRA(buffered_DDR_Addr),
        .DDRARB(DDR_ARB),
        .DDRBA(buffered_DDR_BankAddr),
        .DDRCASB(buffered_DDR_CAS_n),
        .DDRCKE(buffered_DDR_CKE),
        .DDRCKN(buffered_DDR_Clk_n),
        .DDRCKP(buffered_DDR_Clk),
        .DDRCSB(buffered_DDR_CS_n),
        .DDRDM(buffered_DDR_DM),
        .DDRDQ(buffered_DDR_DQ),
        .DDRDQSN(buffered_DDR_DQS_n),
        .DDRDQSP(buffered_DDR_DQS),
        .DDRDRSTB(buffered_DDR_DRSTB),
        .DDRODT(buffered_DDR_ODT),
        .DDRRASB(buffered_DDR_RAS_n),
        .DDRVRN(buffered_DDR_VRN),
        .DDRVRP(buffered_DDR_VRP),
        .DDRWEB(buffered_DDR_WEB),
        .DMA0ACLK(DMA0_ACLK),
        .DMA0DAREADY(DMA0_DAREADY),
        .DMA0DATYPE(DMA0_DATYPE),
        .DMA0DAVALID(DMA0_DAVALID),
        .DMA0DRLAST(DMA0_DRLAST),
        .DMA0DRREADY(DMA0_DRREADY),
        .DMA0DRTYPE(DMA0_DRTYPE),
        .DMA0DRVALID(DMA0_DRVALID),
        .DMA0RSTN(DMA0_RSTN),
        .DMA1ACLK(DMA1_ACLK),
        .DMA1DAREADY(DMA1_DAREADY),
        .DMA1DATYPE(DMA1_DATYPE),
        .DMA1DAVALID(DMA1_DAVALID),
        .DMA1DRLAST(DMA1_DRLAST),
        .DMA1DRREADY(DMA1_DRREADY),
        .DMA1DRTYPE(DMA1_DRTYPE),
        .DMA1DRVALID(DMA1_DRVALID),
        .DMA1RSTN(DMA1_RSTN),
        .DMA2ACLK(DMA2_ACLK),
        .DMA2DAREADY(DMA2_DAREADY),
        .DMA2DATYPE(DMA2_DATYPE),
        .DMA2DAVALID(DMA2_DAVALID),
        .DMA2DRLAST(DMA2_DRLAST),
        .DMA2DRREADY(DMA2_DRREADY),
        .DMA2DRTYPE(DMA2_DRTYPE),
        .DMA2DRVALID(DMA2_DRVALID),
        .DMA2RSTN(DMA2_RSTN),
        .DMA3ACLK(DMA3_ACLK),
        .DMA3DAREADY(DMA3_DAREADY),
        .DMA3DATYPE(DMA3_DATYPE),
        .DMA3DAVALID(DMA3_DAVALID),
        .DMA3DRLAST(DMA3_DRLAST),
        .DMA3DRREADY(DMA3_DRREADY),
        .DMA3DRTYPE(DMA3_DRTYPE),
        .DMA3DRVALID(DMA3_DRVALID),
        .DMA3RSTN(DMA3_RSTN),
        .EMIOCAN0PHYRX(CAN0_PHY_RX),
        .EMIOCAN0PHYTX(CAN0_PHY_TX),
        .EMIOCAN1PHYRX(CAN1_PHY_RX),
        .EMIOCAN1PHYTX(CAN1_PHY_TX),
        .EMIOENET0EXTINTIN(ENET0_EXT_INTIN),
        .EMIOENET0GMIICOL(1'b0),
        .EMIOENET0GMIICRS(1'b0),
        .EMIOENET0GMIIRXCLK(ENET0_GMII_RX_CLK),
        .EMIOENET0GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET0GMIIRXDV(1'b0),
        .EMIOENET0GMIIRXER(1'b0),
        .EMIOENET0GMIITXCLK(ENET0_GMII_TX_CLK),
        .EMIOENET0GMIITXD(NLW_PS7_i_EMIOENET0GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET0GMIITXEN(NLW_PS7_i_EMIOENET0GMIITXEN_UNCONNECTED),
        .EMIOENET0GMIITXER(NLW_PS7_i_EMIOENET0GMIITXER_UNCONNECTED),
        .EMIOENET0MDIOI(ENET0_MDIO_I),
        .EMIOENET0MDIOMDC(ENET0_MDIO_MDC),
        .EMIOENET0MDIOO(ENET0_MDIO_O),
        .EMIOENET0MDIOTN(ENET0_MDIO_T_n),
        .EMIOENET0PTPDELAYREQRX(ENET0_PTP_DELAY_REQ_RX),
        .EMIOENET0PTPDELAYREQTX(ENET0_PTP_DELAY_REQ_TX),
        .EMIOENET0PTPPDELAYREQRX(ENET0_PTP_PDELAY_REQ_RX),
        .EMIOENET0PTPPDELAYREQTX(ENET0_PTP_PDELAY_REQ_TX),
        .EMIOENET0PTPPDELAYRESPRX(ENET0_PTP_PDELAY_RESP_RX),
        .EMIOENET0PTPPDELAYRESPTX(ENET0_PTP_PDELAY_RESP_TX),
        .EMIOENET0PTPSYNCFRAMERX(ENET0_PTP_SYNC_FRAME_RX),
        .EMIOENET0PTPSYNCFRAMETX(ENET0_PTP_SYNC_FRAME_TX),
        .EMIOENET0SOFRX(ENET0_SOF_RX),
        .EMIOENET0SOFTX(ENET0_SOF_TX),
        .EMIOENET1EXTINTIN(ENET1_EXT_INTIN),
        .EMIOENET1GMIICOL(1'b0),
        .EMIOENET1GMIICRS(1'b0),
        .EMIOENET1GMIIRXCLK(ENET1_GMII_RX_CLK),
        .EMIOENET1GMIIRXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .EMIOENET1GMIIRXDV(1'b0),
        .EMIOENET1GMIIRXER(1'b0),
        .EMIOENET1GMIITXCLK(ENET1_GMII_TX_CLK),
        .EMIOENET1GMIITXD(NLW_PS7_i_EMIOENET1GMIITXD_UNCONNECTED[7:0]),
        .EMIOENET1GMIITXEN(NLW_PS7_i_EMIOENET1GMIITXEN_UNCONNECTED),
        .EMIOENET1GMIITXER(NLW_PS7_i_EMIOENET1GMIITXER_UNCONNECTED),
        .EMIOENET1MDIOI(ENET1_MDIO_I),
        .EMIOENET1MDIOMDC(ENET1_MDIO_MDC),
        .EMIOENET1MDIOO(ENET1_MDIO_O),
        .EMIOENET1MDIOTN(ENET1_MDIO_T_n),
        .EMIOENET1PTPDELAYREQRX(ENET1_PTP_DELAY_REQ_RX),
        .EMIOENET1PTPDELAYREQTX(ENET1_PTP_DELAY_REQ_TX),
        .EMIOENET1PTPPDELAYREQRX(ENET1_PTP_PDELAY_REQ_RX),
        .EMIOENET1PTPPDELAYREQTX(ENET1_PTP_PDELAY_REQ_TX),
        .EMIOENET1PTPPDELAYRESPRX(ENET1_PTP_PDELAY_RESP_RX),
        .EMIOENET1PTPPDELAYRESPTX(ENET1_PTP_PDELAY_RESP_TX),
        .EMIOENET1PTPSYNCFRAMERX(ENET1_PTP_SYNC_FRAME_RX),
        .EMIOENET1PTPSYNCFRAMETX(ENET1_PTP_SYNC_FRAME_TX),
        .EMIOENET1SOFRX(ENET1_SOF_RX),
        .EMIOENET1SOFTX(ENET1_SOF_TX),
        .EMIOGPIOI(GPIO_I),
        .EMIOGPIOO(GPIO_O),
        .EMIOGPIOTN(GPIO_T_n),
        .EMIOI2C0SCLI(I2C0_SCL_I),
        .EMIOI2C0SCLO(I2C0_SCL_O),
        .EMIOI2C0SCLTN(I2C0_SCL_T_n),
        .EMIOI2C0SDAI(I2C0_SDA_I),
        .EMIOI2C0SDAO(I2C0_SDA_O),
        .EMIOI2C0SDATN(I2C0_SDA_T_n),
        .EMIOI2C1SCLI(I2C1_SCL_I),
        .EMIOI2C1SCLO(I2C1_SCL_O),
        .EMIOI2C1SCLTN(I2C1_SCL_T_n),
        .EMIOI2C1SDAI(I2C1_SDA_I),
        .EMIOI2C1SDAO(I2C1_SDA_O),
        .EMIOI2C1SDATN(I2C1_SDA_T_n),
        .EMIOPJTAGTCK(PJTAG_TCK),
        .EMIOPJTAGTDI(PJTAG_TDI),
        .EMIOPJTAGTDO(NLW_PS7_i_EMIOPJTAGTDO_UNCONNECTED),
        .EMIOPJTAGTDTN(NLW_PS7_i_EMIOPJTAGTDTN_UNCONNECTED),
        .EMIOPJTAGTMS(PJTAG_TMS),
        .EMIOSDIO0BUSPOW(SDIO0_BUSPOW),
        .EMIOSDIO0BUSVOLT(SDIO0_BUSVOLT),
        .EMIOSDIO0CDN(SDIO0_CDN),
        .EMIOSDIO0CLK(SDIO0_CLK),
        .EMIOSDIO0CLKFB(SDIO0_CLK_FB),
        .EMIOSDIO0CMDI(SDIO0_CMD_I),
        .EMIOSDIO0CMDO(SDIO0_CMD_O),
        .EMIOSDIO0CMDTN(SDIO0_CMD_T_n),
        .EMIOSDIO0DATAI(SDIO0_DATA_I),
        .EMIOSDIO0DATAO(SDIO0_DATA_O),
        .EMIOSDIO0DATATN(p_0_in),
        .EMIOSDIO0LED(SDIO0_LED),
        .EMIOSDIO0WP(SDIO0_WP),
        .EMIOSDIO1BUSPOW(SDIO1_BUSPOW),
        .EMIOSDIO1BUSVOLT(SDIO1_BUSVOLT),
        .EMIOSDIO1CDN(SDIO1_CDN),
        .EMIOSDIO1CLK(SDIO1_CLK),
        .EMIOSDIO1CLKFB(SDIO1_CLK_FB),
        .EMIOSDIO1CMDI(SDIO1_CMD_I),
        .EMIOSDIO1CMDO(SDIO1_CMD_O),
        .EMIOSDIO1CMDTN(SDIO1_CMD_T_n),
        .EMIOSDIO1DATAI(SDIO1_DATA_I),
        .EMIOSDIO1DATAO(SDIO1_DATA_O),
        .EMIOSDIO1DATATN({n_701_PS7_i,n_702_PS7_i,n_703_PS7_i,n_704_PS7_i}),
        .EMIOSDIO1LED(SDIO1_LED),
        .EMIOSDIO1WP(SDIO1_WP),
        .EMIOSPI0MI(SPI0_MISO_I),
        .EMIOSPI0MO(SPI0_MOSI_O),
        .EMIOSPI0MOTN(SPI0_MOSI_T_n),
        .EMIOSPI0SCLKI(SPI0_SCLK_I),
        .EMIOSPI0SCLKO(SPI0_SCLK_O),
        .EMIOSPI0SCLKTN(SPI0_SCLK_T_n),
        .EMIOSPI0SI(SPI0_MOSI_I),
        .EMIOSPI0SO(SPI0_MISO_O),
        .EMIOSPI0SSIN(SPI0_SS_I),
        .EMIOSPI0SSNTN(SPI0_SS_T_n),
        .EMIOSPI0SSON({SPI0_SS2_O,SPI0_SS1_O,SPI0_SS_O}),
        .EMIOSPI0STN(SPI0_MISO_T_n),
        .EMIOSPI1MI(SPI1_MISO_I),
        .EMIOSPI1MO(SPI1_MOSI_O),
        .EMIOSPI1MOTN(SPI1_MOSI_T_n),
        .EMIOSPI1SCLKI(SPI1_SCLK_I),
        .EMIOSPI1SCLKO(SPI1_SCLK_O),
        .EMIOSPI1SCLKTN(SPI1_SCLK_T_n),
        .EMIOSPI1SI(SPI1_MOSI_I),
        .EMIOSPI1SO(SPI1_MISO_O),
        .EMIOSPI1SSIN(SPI1_SS_I),
        .EMIOSPI1SSNTN(SPI1_SS_T_n),
        .EMIOSPI1SSON({SPI1_SS2_O,SPI1_SS1_O,SPI1_SS_O}),
        .EMIOSPI1STN(SPI1_MISO_T_n),
        .EMIOSRAMINTIN(SRAM_INTIN),
        .EMIOTRACECLK(TRACE_CLK),
        .EMIOTRACECTL(NLW_PS7_i_EMIOTRACECTL_UNCONNECTED),
        .EMIOTRACEDATA(NLW_PS7_i_EMIOTRACEDATA_UNCONNECTED[31:0]),
        .EMIOTTC0CLKI({TTC0_CLK2_IN,TTC0_CLK1_IN,TTC0_CLK0_IN}),
        .EMIOTTC0WAVEO({TTC0_WAVE2_OUT,TTC0_WAVE1_OUT,TTC0_WAVE0_OUT}),
        .EMIOTTC1CLKI({TTC1_CLK2_IN,TTC1_CLK1_IN,TTC1_CLK0_IN}),
        .EMIOTTC1WAVEO({TTC1_WAVE2_OUT,TTC1_WAVE1_OUT,TTC1_WAVE0_OUT}),
        .EMIOUART0CTSN(UART0_CTSN),
        .EMIOUART0DCDN(UART0_DCDN),
        .EMIOUART0DSRN(UART0_DSRN),
        .EMIOUART0DTRN(UART0_DTRN),
        .EMIOUART0RIN(UART0_RIN),
        .EMIOUART0RTSN(UART0_RTSN),
        .EMIOUART0RX(UART0_RX),
        .EMIOUART0TX(UART0_TX),
        .EMIOUART1CTSN(UART1_CTSN),
        .EMIOUART1DCDN(UART1_DCDN),
        .EMIOUART1DSRN(UART1_DSRN),
        .EMIOUART1DTRN(UART1_DTRN),
        .EMIOUART1RIN(UART1_RIN),
        .EMIOUART1RTSN(UART1_RTSN),
        .EMIOUART1RX(UART1_RX),
        .EMIOUART1TX(UART1_TX),
        .EMIOUSB0PORTINDCTL(USB0_PORT_INDCTL),
        .EMIOUSB0VBUSPWRFAULT(USB0_VBUS_PWRFAULT),
        .EMIOUSB0VBUSPWRSELECT(USB0_VBUS_PWRSELECT),
        .EMIOUSB1PORTINDCTL(USB1_PORT_INDCTL),
        .EMIOUSB1VBUSPWRFAULT(USB1_VBUS_PWRFAULT),
        .EMIOUSB1VBUSPWRSELECT(USB1_VBUS_PWRSELECT),
        .EMIOWDTCLKI(WDT_CLK_IN),
        .EMIOWDTRSTO(WDT_RST_OUT),
        .EVENTEVENTI(EVENT_EVENTI),
        .EVENTEVENTO(EVENT_EVENTO),
        .EVENTSTANDBYWFE(EVENT_STANDBYWFE),
        .EVENTSTANDBYWFI(EVENT_STANDBYWFI),
        .FCLKCLK({FCLK_CLK3,FCLK_CLK2,FCLK_CLK1,FCLK_CLK_unbuffered}),
        .FCLKCLKTRIGN({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .FCLKRESETN({FCLK_RESET3_N,FCLK_RESET2_N,FCLK_RESET1_N,FCLK_RESET0_N}),
        .FPGAIDLEN(FPGA_IDLE_N),
        .FTMDTRACEINATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINCLOCK(FTMD_TRACEIN_CLK),
        .FTMDTRACEINDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMDTRACEINVALID(1'b0),
        .FTMTF2PDEBUG(FTMT_F2P_DEBUG),
        .FTMTF2PTRIG({FTMT_F2P_TRIG_3,FTMT_F2P_TRIG_2,FTMT_F2P_TRIG_1,FTMT_F2P_TRIG_0}),
        .FTMTF2PTRIGACK({FTMT_F2P_TRIGACK_3,FTMT_F2P_TRIGACK_2,FTMT_F2P_TRIGACK_1,FTMT_F2P_TRIGACK_0}),
        .FTMTP2FDEBUG(FTMT_P2F_DEBUG),
        .FTMTP2FTRIG({FTMT_P2F_TRIG_3,FTMT_P2F_TRIG_2,FTMT_P2F_TRIG_1,FTMT_P2F_TRIG_0}),
        .FTMTP2FTRIGACK({FTMT_P2F_TRIGACK_3,FTMT_P2F_TRIGACK_2,FTMT_P2F_TRIGACK_1,FTMT_P2F_TRIGACK_0}),
        .IRQF2P({Core1_nFIQ,Core0_nFIQ,Core1_nIRQ,Core0_nIRQ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,IRQ_F2P}),
        .IRQP2F({IRQ_P2F_DMAC_ABORT,IRQ_P2F_DMAC7,IRQ_P2F_DMAC6,IRQ_P2F_DMAC5,IRQ_P2F_DMAC4,IRQ_P2F_DMAC3,IRQ_P2F_DMAC2,IRQ_P2F_DMAC1,IRQ_P2F_DMAC0,IRQ_P2F_SMC,IRQ_P2F_QSPI,IRQ_P2F_CTI,IRQ_P2F_GPIO,IRQ_P2F_USB0,IRQ_P2F_ENET0,IRQ_P2F_ENET_WAKE0,IRQ_P2F_SDIO0,IRQ_P2F_I2C0,IRQ_P2F_SPI0,IRQ_P2F_UART0,IRQ_P2F_CAN0,IRQ_P2F_USB1,IRQ_P2F_ENET1,IRQ_P2F_ENET_WAKE1,IRQ_P2F_SDIO1,IRQ_P2F_I2C1,IRQ_P2F_SPI1,IRQ_P2F_UART1,IRQ_P2F_CAN1}),
        .MAXIGP0ACLK(M_AXI_GP0_ACLK),
        .MAXIGP0ARADDR(M_AXI_GP0_ARADDR),
        .MAXIGP0ARBURST(M_AXI_GP0_ARBURST),
        .MAXIGP0ARCACHE(M_AXI_GP0_ARCACHE),
        .MAXIGP0ARESETN(M_AXI_GP0_ARESETN),
        .MAXIGP0ARID(M_AXI_GP0_ARID),
        .MAXIGP0ARLEN(M_AXI_GP0_ARLEN),
        .MAXIGP0ARLOCK(M_AXI_GP0_ARLOCK),
        .MAXIGP0ARPROT(M_AXI_GP0_ARPROT),
        .MAXIGP0ARQOS(M_AXI_GP0_ARQOS),
        .MAXIGP0ARREADY(M_AXI_GP0_ARREADY),
        .MAXIGP0ARSIZE(\^M_AXI_GP0_ARSIZE ),
        .MAXIGP0ARVALID(M_AXI_GP0_ARVALID),
        .MAXIGP0AWADDR(M_AXI_GP0_AWADDR),
        .MAXIGP0AWBURST(M_AXI_GP0_AWBURST),
        .MAXIGP0AWCACHE(M_AXI_GP0_AWCACHE),
        .MAXIGP0AWID(M_AXI_GP0_AWID),
        .MAXIGP0AWLEN(M_AXI_GP0_AWLEN),
        .MAXIGP0AWLOCK(M_AXI_GP0_AWLOCK),
        .MAXIGP0AWPROT(M_AXI_GP0_AWPROT),
        .MAXIGP0AWQOS(M_AXI_GP0_AWQOS),
        .MAXIGP0AWREADY(M_AXI_GP0_AWREADY),
        .MAXIGP0AWSIZE(\^M_AXI_GP0_AWSIZE ),
        .MAXIGP0AWVALID(M_AXI_GP0_AWVALID),
        .MAXIGP0BID(M_AXI_GP0_BID),
        .MAXIGP0BREADY(M_AXI_GP0_BREADY),
        .MAXIGP0BRESP(M_AXI_GP0_BRESP),
        .MAXIGP0BVALID(M_AXI_GP0_BVALID),
        .MAXIGP0RDATA(M_AXI_GP0_RDATA),
        .MAXIGP0RID(M_AXI_GP0_RID),
        .MAXIGP0RLAST(M_AXI_GP0_RLAST),
        .MAXIGP0RREADY(M_AXI_GP0_RREADY),
        .MAXIGP0RRESP(M_AXI_GP0_RRESP),
        .MAXIGP0RVALID(M_AXI_GP0_RVALID),
        .MAXIGP0WDATA(M_AXI_GP0_WDATA),
        .MAXIGP0WID(M_AXI_GP0_WID),
        .MAXIGP0WLAST(M_AXI_GP0_WLAST),
        .MAXIGP0WREADY(M_AXI_GP0_WREADY),
        .MAXIGP0WSTRB(M_AXI_GP0_WSTRB),
        .MAXIGP0WVALID(M_AXI_GP0_WVALID),
        .MAXIGP1ACLK(M_AXI_GP1_ACLK),
        .MAXIGP1ARADDR(M_AXI_GP1_ARADDR),
        .MAXIGP1ARBURST(M_AXI_GP1_ARBURST),
        .MAXIGP1ARCACHE(M_AXI_GP1_ARCACHE),
        .MAXIGP1ARESETN(M_AXI_GP1_ARESETN),
        .MAXIGP1ARID(M_AXI_GP1_ARID),
        .MAXIGP1ARLEN(M_AXI_GP1_ARLEN),
        .MAXIGP1ARLOCK(M_AXI_GP1_ARLOCK),
        .MAXIGP1ARPROT(M_AXI_GP1_ARPROT),
        .MAXIGP1ARQOS(M_AXI_GP1_ARQOS),
        .MAXIGP1ARREADY(M_AXI_GP1_ARREADY),
        .MAXIGP1ARSIZE(\^M_AXI_GP1_ARSIZE ),
        .MAXIGP1ARVALID(M_AXI_GP1_ARVALID),
        .MAXIGP1AWADDR(M_AXI_GP1_AWADDR),
        .MAXIGP1AWBURST(M_AXI_GP1_AWBURST),
        .MAXIGP1AWCACHE(M_AXI_GP1_AWCACHE),
        .MAXIGP1AWID(M_AXI_GP1_AWID),
        .MAXIGP1AWLEN(M_AXI_GP1_AWLEN),
        .MAXIGP1AWLOCK(M_AXI_GP1_AWLOCK),
        .MAXIGP1AWPROT(M_AXI_GP1_AWPROT),
        .MAXIGP1AWQOS(M_AXI_GP1_AWQOS),
        .MAXIGP1AWREADY(M_AXI_GP1_AWREADY),
        .MAXIGP1AWSIZE(\^M_AXI_GP1_AWSIZE ),
        .MAXIGP1AWVALID(M_AXI_GP1_AWVALID),
        .MAXIGP1BID(M_AXI_GP1_BID),
        .MAXIGP1BREADY(M_AXI_GP1_BREADY),
        .MAXIGP1BRESP(M_AXI_GP1_BRESP),
        .MAXIGP1BVALID(M_AXI_GP1_BVALID),
        .MAXIGP1RDATA(M_AXI_GP1_RDATA),
        .MAXIGP1RID(M_AXI_GP1_RID),
        .MAXIGP1RLAST(M_AXI_GP1_RLAST),
        .MAXIGP1RREADY(M_AXI_GP1_RREADY),
        .MAXIGP1RRESP(M_AXI_GP1_RRESP),
        .MAXIGP1RVALID(M_AXI_GP1_RVALID),
        .MAXIGP1WDATA(M_AXI_GP1_WDATA),
        .MAXIGP1WID(M_AXI_GP1_WID),
        .MAXIGP1WLAST(M_AXI_GP1_WLAST),
        .MAXIGP1WREADY(M_AXI_GP1_WREADY),
        .MAXIGP1WSTRB(M_AXI_GP1_WSTRB),
        .MAXIGP1WVALID(M_AXI_GP1_WVALID),
        .MIO(buffered_MIO),
        .PSCLK(buffered_PS_CLK),
        .PSPORB(buffered_PS_PORB),
        .PSSRSTB(buffered_PS_SRSTB),
        .SAXIACPACLK(S_AXI_ACP_ACLK),
        .SAXIACPARADDR(S_AXI_ACP_ARADDR),
        .SAXIACPARBURST(S_AXI_ACP_ARBURST),
        .SAXIACPARCACHE(S_AXI_ACP_ARCACHE),
        .SAXIACPARESETN(S_AXI_ACP_ARESETN),
        .SAXIACPARID(S_AXI_ACP_ARID),
        .SAXIACPARLEN(S_AXI_ACP_ARLEN),
        .SAXIACPARLOCK(S_AXI_ACP_ARLOCK),
        .SAXIACPARPROT(S_AXI_ACP_ARPROT),
        .SAXIACPARQOS(S_AXI_ACP_ARQOS),
        .SAXIACPARREADY(S_AXI_ACP_ARREADY),
        .SAXIACPARSIZE(S_AXI_ACP_ARSIZE[1:0]),
        .SAXIACPARUSER(S_AXI_ACP_ARUSER),
        .SAXIACPARVALID(S_AXI_ACP_ARVALID),
        .SAXIACPAWADDR(S_AXI_ACP_AWADDR),
        .SAXIACPAWBURST(S_AXI_ACP_AWBURST),
        .SAXIACPAWCACHE(S_AXI_ACP_AWCACHE),
        .SAXIACPAWID(S_AXI_ACP_AWID),
        .SAXIACPAWLEN(S_AXI_ACP_AWLEN),
        .SAXIACPAWLOCK(S_AXI_ACP_AWLOCK),
        .SAXIACPAWPROT(S_AXI_ACP_AWPROT),
        .SAXIACPAWQOS(S_AXI_ACP_AWQOS),
        .SAXIACPAWREADY(S_AXI_ACP_AWREADY),
        .SAXIACPAWSIZE(S_AXI_ACP_AWSIZE[1:0]),
        .SAXIACPAWUSER(S_AXI_ACP_AWUSER),
        .SAXIACPAWVALID(S_AXI_ACP_AWVALID),
        .SAXIACPBID(S_AXI_ACP_BID),
        .SAXIACPBREADY(S_AXI_ACP_BREADY),
        .SAXIACPBRESP(S_AXI_ACP_BRESP),
        .SAXIACPBVALID(S_AXI_ACP_BVALID),
        .SAXIACPRDATA(S_AXI_ACP_RDATA),
        .SAXIACPRID(S_AXI_ACP_RID),
        .SAXIACPRLAST(S_AXI_ACP_RLAST),
        .SAXIACPRREADY(S_AXI_ACP_RREADY),
        .SAXIACPRRESP(S_AXI_ACP_RRESP),
        .SAXIACPRVALID(S_AXI_ACP_RVALID),
        .SAXIACPWDATA(S_AXI_ACP_WDATA),
        .SAXIACPWID(S_AXI_ACP_WID),
        .SAXIACPWLAST(S_AXI_ACP_WLAST),
        .SAXIACPWREADY(S_AXI_ACP_WREADY),
        .SAXIACPWSTRB(S_AXI_ACP_WSTRB),
        .SAXIACPWVALID(S_AXI_ACP_WVALID),
        .SAXIGP0ACLK(S_AXI_GP0_ACLK),
        .SAXIGP0ARADDR(S_AXI_GP0_ARADDR),
        .SAXIGP0ARBURST(S_AXI_GP0_ARBURST),
        .SAXIGP0ARCACHE(S_AXI_GP0_ARCACHE),
        .SAXIGP0ARESETN(S_AXI_GP0_ARESETN),
        .SAXIGP0ARID(S_AXI_GP0_ARID),
        .SAXIGP0ARLEN(S_AXI_GP0_ARLEN),
        .SAXIGP0ARLOCK(S_AXI_GP0_ARLOCK),
        .SAXIGP0ARPROT(S_AXI_GP0_ARPROT),
        .SAXIGP0ARQOS(S_AXI_GP0_ARQOS),
        .SAXIGP0ARREADY(S_AXI_GP0_ARREADY),
        .SAXIGP0ARSIZE(S_AXI_GP0_ARSIZE[1:0]),
        .SAXIGP0ARVALID(S_AXI_GP0_ARVALID),
        .SAXIGP0AWADDR(S_AXI_GP0_AWADDR),
        .SAXIGP0AWBURST(S_AXI_GP0_AWBURST),
        .SAXIGP0AWCACHE(S_AXI_GP0_AWCACHE),
        .SAXIGP0AWID(S_AXI_GP0_AWID),
        .SAXIGP0AWLEN(S_AXI_GP0_AWLEN),
        .SAXIGP0AWLOCK(S_AXI_GP0_AWLOCK),
        .SAXIGP0AWPROT(S_AXI_GP0_AWPROT),
        .SAXIGP0AWQOS(S_AXI_GP0_AWQOS),
        .SAXIGP0AWREADY(S_AXI_GP0_AWREADY),
        .SAXIGP0AWSIZE(S_AXI_GP0_AWSIZE[1:0]),
        .SAXIGP0AWVALID(S_AXI_GP0_AWVALID),
        .SAXIGP0BID(S_AXI_GP0_BID),
        .SAXIGP0BREADY(S_AXI_GP0_BREADY),
        .SAXIGP0BRESP(S_AXI_GP0_BRESP),
        .SAXIGP0BVALID(S_AXI_GP0_BVALID),
        .SAXIGP0RDATA(S_AXI_GP0_RDATA),
        .SAXIGP0RID(S_AXI_GP0_RID),
        .SAXIGP0RLAST(S_AXI_GP0_RLAST),
        .SAXIGP0RREADY(S_AXI_GP0_RREADY),
        .SAXIGP0RRESP(S_AXI_GP0_RRESP),
        .SAXIGP0RVALID(S_AXI_GP0_RVALID),
        .SAXIGP0WDATA(S_AXI_GP0_WDATA),
        .SAXIGP0WID(S_AXI_GP0_WID),
        .SAXIGP0WLAST(S_AXI_GP0_WLAST),
        .SAXIGP0WREADY(S_AXI_GP0_WREADY),
        .SAXIGP0WSTRB(S_AXI_GP0_WSTRB),
        .SAXIGP0WVALID(S_AXI_GP0_WVALID),
        .SAXIGP1ACLK(S_AXI_GP1_ACLK),
        .SAXIGP1ARADDR(S_AXI_GP1_ARADDR),
        .SAXIGP1ARBURST(S_AXI_GP1_ARBURST),
        .SAXIGP1ARCACHE(S_AXI_GP1_ARCACHE),
        .SAXIGP1ARESETN(S_AXI_GP1_ARESETN),
        .SAXIGP1ARID(S_AXI_GP1_ARID),
        .SAXIGP1ARLEN(S_AXI_GP1_ARLEN),
        .SAXIGP1ARLOCK(S_AXI_GP1_ARLOCK),
        .SAXIGP1ARPROT(S_AXI_GP1_ARPROT),
        .SAXIGP1ARQOS(S_AXI_GP1_ARQOS),
        .SAXIGP1ARREADY(S_AXI_GP1_ARREADY),
        .SAXIGP1ARSIZE(S_AXI_GP1_ARSIZE[1:0]),
        .SAXIGP1ARVALID(S_AXI_GP1_ARVALID),
        .SAXIGP1AWADDR(S_AXI_GP1_AWADDR),
        .SAXIGP1AWBURST(S_AXI_GP1_AWBURST),
        .SAXIGP1AWCACHE(S_AXI_GP1_AWCACHE),
        .SAXIGP1AWID(S_AXI_GP1_AWID),
        .SAXIGP1AWLEN(S_AXI_GP1_AWLEN),
        .SAXIGP1AWLOCK(S_AXI_GP1_AWLOCK),
        .SAXIGP1AWPROT(S_AXI_GP1_AWPROT),
        .SAXIGP1AWQOS(S_AXI_GP1_AWQOS),
        .SAXIGP1AWREADY(S_AXI_GP1_AWREADY),
        .SAXIGP1AWSIZE(S_AXI_GP1_AWSIZE[1:0]),
        .SAXIGP1AWVALID(S_AXI_GP1_AWVALID),
        .SAXIGP1BID(S_AXI_GP1_BID),
        .SAXIGP1BREADY(S_AXI_GP1_BREADY),
        .SAXIGP1BRESP(S_AXI_GP1_BRESP),
        .SAXIGP1BVALID(S_AXI_GP1_BVALID),
        .SAXIGP1RDATA(S_AXI_GP1_RDATA),
        .SAXIGP1RID(S_AXI_GP1_RID),
        .SAXIGP1RLAST(S_AXI_GP1_RLAST),
        .SAXIGP1RREADY(S_AXI_GP1_RREADY),
        .SAXIGP1RRESP(S_AXI_GP1_RRESP),
        .SAXIGP1RVALID(S_AXI_GP1_RVALID),
        .SAXIGP1WDATA(S_AXI_GP1_WDATA),
        .SAXIGP1WID(S_AXI_GP1_WID),
        .SAXIGP1WLAST(S_AXI_GP1_WLAST),
        .SAXIGP1WREADY(S_AXI_GP1_WREADY),
        .SAXIGP1WSTRB(S_AXI_GP1_WSTRB),
        .SAXIGP1WVALID(S_AXI_GP1_WVALID),
        .SAXIHP0ACLK(S_AXI_HP0_ACLK),
        .SAXIHP0ARADDR(S_AXI_HP0_ARADDR),
        .SAXIHP0ARBURST(S_AXI_HP0_ARBURST),
        .SAXIHP0ARCACHE(S_AXI_HP0_ARCACHE),
        .SAXIHP0ARESETN(S_AXI_HP0_ARESETN),
        .SAXIHP0ARID(S_AXI_HP0_ARID),
        .SAXIHP0ARLEN(S_AXI_HP0_ARLEN),
        .SAXIHP0ARLOCK(S_AXI_HP0_ARLOCK),
        .SAXIHP0ARPROT(S_AXI_HP0_ARPROT),
        .SAXIHP0ARQOS(S_AXI_HP0_ARQOS),
        .SAXIHP0ARREADY(S_AXI_HP0_ARREADY),
        .SAXIHP0ARSIZE(S_AXI_HP0_ARSIZE[1:0]),
        .SAXIHP0ARVALID(S_AXI_HP0_ARVALID),
        .SAXIHP0AWADDR(S_AXI_HP0_AWADDR),
        .SAXIHP0AWBURST(S_AXI_HP0_AWBURST),
        .SAXIHP0AWCACHE(S_AXI_HP0_AWCACHE),
        .SAXIHP0AWID(S_AXI_HP0_AWID),
        .SAXIHP0AWLEN(S_AXI_HP0_AWLEN),
        .SAXIHP0AWLOCK(S_AXI_HP0_AWLOCK),
        .SAXIHP0AWPROT(S_AXI_HP0_AWPROT),
        .SAXIHP0AWQOS(S_AXI_HP0_AWQOS),
        .SAXIHP0AWREADY(S_AXI_HP0_AWREADY),
        .SAXIHP0AWSIZE(S_AXI_HP0_AWSIZE[1:0]),
        .SAXIHP0AWVALID(S_AXI_HP0_AWVALID),
        .SAXIHP0BID(S_AXI_HP0_BID),
        .SAXIHP0BREADY(S_AXI_HP0_BREADY),
        .SAXIHP0BRESP(S_AXI_HP0_BRESP),
        .SAXIHP0BVALID(S_AXI_HP0_BVALID),
        .SAXIHP0RACOUNT(S_AXI_HP0_RACOUNT),
        .SAXIHP0RCOUNT(S_AXI_HP0_RCOUNT),
        .SAXIHP0RDATA(S_AXI_HP0_RDATA),
        .SAXIHP0RDISSUECAP1EN(S_AXI_HP0_RDISSUECAP1_EN),
        .SAXIHP0RID(S_AXI_HP0_RID),
        .SAXIHP0RLAST(S_AXI_HP0_RLAST),
        .SAXIHP0RREADY(S_AXI_HP0_RREADY),
        .SAXIHP0RRESP(S_AXI_HP0_RRESP),
        .SAXIHP0RVALID(S_AXI_HP0_RVALID),
        .SAXIHP0WACOUNT(S_AXI_HP0_WACOUNT),
        .SAXIHP0WCOUNT(S_AXI_HP0_WCOUNT),
        .SAXIHP0WDATA(S_AXI_HP0_WDATA),
        .SAXIHP0WID(S_AXI_HP0_WID),
        .SAXIHP0WLAST(S_AXI_HP0_WLAST),
        .SAXIHP0WREADY(S_AXI_HP0_WREADY),
        .SAXIHP0WRISSUECAP1EN(S_AXI_HP0_WRISSUECAP1_EN),
        .SAXIHP0WSTRB(S_AXI_HP0_WSTRB),
        .SAXIHP0WVALID(S_AXI_HP0_WVALID),
        .SAXIHP1ACLK(S_AXI_HP1_ACLK),
        .SAXIHP1ARADDR(S_AXI_HP1_ARADDR),
        .SAXIHP1ARBURST(S_AXI_HP1_ARBURST),
        .SAXIHP1ARCACHE(S_AXI_HP1_ARCACHE),
        .SAXIHP1ARESETN(S_AXI_HP1_ARESETN),
        .SAXIHP1ARID(S_AXI_HP1_ARID),
        .SAXIHP1ARLEN(S_AXI_HP1_ARLEN),
        .SAXIHP1ARLOCK(S_AXI_HP1_ARLOCK),
        .SAXIHP1ARPROT(S_AXI_HP1_ARPROT),
        .SAXIHP1ARQOS(S_AXI_HP1_ARQOS),
        .SAXIHP1ARREADY(S_AXI_HP1_ARREADY),
        .SAXIHP1ARSIZE(S_AXI_HP1_ARSIZE[1:0]),
        .SAXIHP1ARVALID(S_AXI_HP1_ARVALID),
        .SAXIHP1AWADDR(S_AXI_HP1_AWADDR),
        .SAXIHP1AWBURST(S_AXI_HP1_AWBURST),
        .SAXIHP1AWCACHE(S_AXI_HP1_AWCACHE),
        .SAXIHP1AWID(S_AXI_HP1_AWID),
        .SAXIHP1AWLEN(S_AXI_HP1_AWLEN),
        .SAXIHP1AWLOCK(S_AXI_HP1_AWLOCK),
        .SAXIHP1AWPROT(S_AXI_HP1_AWPROT),
        .SAXIHP1AWQOS(S_AXI_HP1_AWQOS),
        .SAXIHP1AWREADY(S_AXI_HP1_AWREADY),
        .SAXIHP1AWSIZE(S_AXI_HP1_AWSIZE[1:0]),
        .SAXIHP1AWVALID(S_AXI_HP1_AWVALID),
        .SAXIHP1BID(S_AXI_HP1_BID),
        .SAXIHP1BREADY(S_AXI_HP1_BREADY),
        .SAXIHP1BRESP(S_AXI_HP1_BRESP),
        .SAXIHP1BVALID(S_AXI_HP1_BVALID),
        .SAXIHP1RACOUNT(S_AXI_HP1_RACOUNT),
        .SAXIHP1RCOUNT(S_AXI_HP1_RCOUNT),
        .SAXIHP1RDATA(S_AXI_HP1_RDATA),
        .SAXIHP1RDISSUECAP1EN(S_AXI_HP1_RDISSUECAP1_EN),
        .SAXIHP1RID(S_AXI_HP1_RID),
        .SAXIHP1RLAST(S_AXI_HP1_RLAST),
        .SAXIHP1RREADY(S_AXI_HP1_RREADY),
        .SAXIHP1RRESP(S_AXI_HP1_RRESP),
        .SAXIHP1RVALID(S_AXI_HP1_RVALID),
        .SAXIHP1WACOUNT(S_AXI_HP1_WACOUNT),
        .SAXIHP1WCOUNT(S_AXI_HP1_WCOUNT),
        .SAXIHP1WDATA(S_AXI_HP1_WDATA),
        .SAXIHP1WID(S_AXI_HP1_WID),
        .SAXIHP1WLAST(S_AXI_HP1_WLAST),
        .SAXIHP1WREADY(S_AXI_HP1_WREADY),
        .SAXIHP1WRISSUECAP1EN(S_AXI_HP1_WRISSUECAP1_EN),
        .SAXIHP1WSTRB(S_AXI_HP1_WSTRB),
        .SAXIHP1WVALID(S_AXI_HP1_WVALID),
        .SAXIHP2ACLK(S_AXI_HP2_ACLK),
        .SAXIHP2ARADDR(S_AXI_HP2_ARADDR),
        .SAXIHP2ARBURST(S_AXI_HP2_ARBURST),
        .SAXIHP2ARCACHE(S_AXI_HP2_ARCACHE),
        .SAXIHP2ARESETN(S_AXI_HP2_ARESETN),
        .SAXIHP2ARID(S_AXI_HP2_ARID),
        .SAXIHP2ARLEN(S_AXI_HP2_ARLEN),
        .SAXIHP2ARLOCK(S_AXI_HP2_ARLOCK),
        .SAXIHP2ARPROT(S_AXI_HP2_ARPROT),
        .SAXIHP2ARQOS(S_AXI_HP2_ARQOS),
        .SAXIHP2ARREADY(S_AXI_HP2_ARREADY),
        .SAXIHP2ARSIZE(S_AXI_HP2_ARSIZE[1:0]),
        .SAXIHP2ARVALID(S_AXI_HP2_ARVALID),
        .SAXIHP2AWADDR(S_AXI_HP2_AWADDR),
        .SAXIHP2AWBURST(S_AXI_HP2_AWBURST),
        .SAXIHP2AWCACHE(S_AXI_HP2_AWCACHE),
        .SAXIHP2AWID(S_AXI_HP2_AWID),
        .SAXIHP2AWLEN(S_AXI_HP2_AWLEN),
        .SAXIHP2AWLOCK(S_AXI_HP2_AWLOCK),
        .SAXIHP2AWPROT(S_AXI_HP2_AWPROT),
        .SAXIHP2AWQOS(S_AXI_HP2_AWQOS),
        .SAXIHP2AWREADY(S_AXI_HP2_AWREADY),
        .SAXIHP2AWSIZE(S_AXI_HP2_AWSIZE[1:0]),
        .SAXIHP2AWVALID(S_AXI_HP2_AWVALID),
        .SAXIHP2BID(S_AXI_HP2_BID),
        .SAXIHP2BREADY(S_AXI_HP2_BREADY),
        .SAXIHP2BRESP(S_AXI_HP2_BRESP),
        .SAXIHP2BVALID(S_AXI_HP2_BVALID),
        .SAXIHP2RACOUNT(S_AXI_HP2_RACOUNT),
        .SAXIHP2RCOUNT(S_AXI_HP2_RCOUNT),
        .SAXIHP2RDATA(S_AXI_HP2_RDATA),
        .SAXIHP2RDISSUECAP1EN(S_AXI_HP2_RDISSUECAP1_EN),
        .SAXIHP2RID(S_AXI_HP2_RID),
        .SAXIHP2RLAST(S_AXI_HP2_RLAST),
        .SAXIHP2RREADY(S_AXI_HP2_RREADY),
        .SAXIHP2RRESP(S_AXI_HP2_RRESP),
        .SAXIHP2RVALID(S_AXI_HP2_RVALID),
        .SAXIHP2WACOUNT(S_AXI_HP2_WACOUNT),
        .SAXIHP2WCOUNT(S_AXI_HP2_WCOUNT),
        .SAXIHP2WDATA(S_AXI_HP2_WDATA),
        .SAXIHP2WID(S_AXI_HP2_WID),
        .SAXIHP2WLAST(S_AXI_HP2_WLAST),
        .SAXIHP2WREADY(S_AXI_HP2_WREADY),
        .SAXIHP2WRISSUECAP1EN(S_AXI_HP2_WRISSUECAP1_EN),
        .SAXIHP2WSTRB(S_AXI_HP2_WSTRB),
        .SAXIHP2WVALID(S_AXI_HP2_WVALID),
        .SAXIHP3ACLK(S_AXI_HP3_ACLK),
        .SAXIHP3ARADDR(S_AXI_HP3_ARADDR),
        .SAXIHP3ARBURST(S_AXI_HP3_ARBURST),
        .SAXIHP3ARCACHE(S_AXI_HP3_ARCACHE),
        .SAXIHP3ARESETN(S_AXI_HP3_ARESETN),
        .SAXIHP3ARID(S_AXI_HP3_ARID),
        .SAXIHP3ARLEN(S_AXI_HP3_ARLEN),
        .SAXIHP3ARLOCK(S_AXI_HP3_ARLOCK),
        .SAXIHP3ARPROT(S_AXI_HP3_ARPROT),
        .SAXIHP3ARQOS(S_AXI_HP3_ARQOS),
        .SAXIHP3ARREADY(S_AXI_HP3_ARREADY),
        .SAXIHP3ARSIZE(S_AXI_HP3_ARSIZE[1:0]),
        .SAXIHP3ARVALID(S_AXI_HP3_ARVALID),
        .SAXIHP3AWADDR(S_AXI_HP3_AWADDR),
        .SAXIHP3AWBURST(S_AXI_HP3_AWBURST),
        .SAXIHP3AWCACHE(S_AXI_HP3_AWCACHE),
        .SAXIHP3AWID(S_AXI_HP3_AWID),
        .SAXIHP3AWLEN(S_AXI_HP3_AWLEN),
        .SAXIHP3AWLOCK(S_AXI_HP3_AWLOCK),
        .SAXIHP3AWPROT(S_AXI_HP3_AWPROT),
        .SAXIHP3AWQOS(S_AXI_HP3_AWQOS),
        .SAXIHP3AWREADY(S_AXI_HP3_AWREADY),
        .SAXIHP3AWSIZE(S_AXI_HP3_AWSIZE[1:0]),
        .SAXIHP3AWVALID(S_AXI_HP3_AWVALID),
        .SAXIHP3BID(S_AXI_HP3_BID),
        .SAXIHP3BREADY(S_AXI_HP3_BREADY),
        .SAXIHP3BRESP(S_AXI_HP3_BRESP),
        .SAXIHP3BVALID(S_AXI_HP3_BVALID),
        .SAXIHP3RACOUNT(S_AXI_HP3_RACOUNT),
        .SAXIHP3RCOUNT(S_AXI_HP3_RCOUNT),
        .SAXIHP3RDATA(S_AXI_HP3_RDATA),
        .SAXIHP3RDISSUECAP1EN(S_AXI_HP3_RDISSUECAP1_EN),
        .SAXIHP3RID(S_AXI_HP3_RID),
        .SAXIHP3RLAST(S_AXI_HP3_RLAST),
        .SAXIHP3RREADY(S_AXI_HP3_RREADY),
        .SAXIHP3RRESP(S_AXI_HP3_RRESP),
        .SAXIHP3RVALID(S_AXI_HP3_RVALID),
        .SAXIHP3WACOUNT(S_AXI_HP3_WACOUNT),
        .SAXIHP3WCOUNT(S_AXI_HP3_WCOUNT),
        .SAXIHP3WDATA(S_AXI_HP3_WDATA),
        .SAXIHP3WID(S_AXI_HP3_WID),
        .SAXIHP3WLAST(S_AXI_HP3_WLAST),
        .SAXIHP3WREADY(S_AXI_HP3_WREADY),
        .SAXIHP3WRISSUECAP1EN(S_AXI_HP3_WRISSUECAP1_EN),
        .SAXIHP3WSTRB(S_AXI_HP3_WSTRB),
        .SAXIHP3WVALID(S_AXI_HP3_WVALID));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF PS_CLK_BIBUF
       (.IO(buffered_PS_CLK),
        .PAD(PS_CLK));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF PS_PORB_BIBUF
       (.IO(buffered_PS_PORB),
        .PAD(PS_PORB));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF PS_SRSTB_BIBUF
       (.IO(buffered_PS_SRSTB),
        .PAD(PS_SRSTB));
LUT1 #(
    .INIT(2'h1)) 
     SDIO0_CMD_T_INST_0
       (.I0(SDIO0_CMD_T_n),
        .O(SDIO0_CMD_T));
LUT1 #(
    .INIT(2'h1)) 
     \SDIO0_DATA_T[0]_INST_0 
       (.I0(p_0_in[0]),
        .O(SDIO0_DATA_T[0]));
LUT1 #(
    .INIT(2'h1)) 
     \SDIO0_DATA_T[1]_INST_0 
       (.I0(p_0_in[1]),
        .O(SDIO0_DATA_T[1]));
LUT1 #(
    .INIT(2'h1)) 
     \SDIO0_DATA_T[2]_INST_0 
       (.I0(p_0_in[2]),
        .O(SDIO0_DATA_T[2]));
LUT1 #(
    .INIT(2'h1)) 
     \SDIO0_DATA_T[3]_INST_0 
       (.I0(p_0_in[3]),
        .O(SDIO0_DATA_T[3]));
LUT1 #(
    .INIT(2'h1)) 
     SDIO1_CMD_T_INST_0
       (.I0(SDIO1_CMD_T_n),
        .O(SDIO1_CMD_T));
LUT1 #(
    .INIT(2'h1)) 
     \SDIO1_DATA_T[0]_INST_0 
       (.I0(n_704_PS7_i),
        .O(SDIO1_DATA_T[0]));
LUT1 #(
    .INIT(2'h1)) 
     \SDIO1_DATA_T[1]_INST_0 
       (.I0(n_703_PS7_i),
        .O(SDIO1_DATA_T[1]));
LUT1 #(
    .INIT(2'h1)) 
     \SDIO1_DATA_T[2]_INST_0 
       (.I0(n_702_PS7_i),
        .O(SDIO1_DATA_T[2]));
LUT1 #(
    .INIT(2'h1)) 
     \SDIO1_DATA_T[3]_INST_0 
       (.I0(n_701_PS7_i),
        .O(SDIO1_DATA_T[3]));
LUT1 #(
    .INIT(2'h1)) 
     SPI0_MISO_T_INST_0
       (.I0(SPI0_MISO_T_n),
        .O(SPI0_MISO_T));
LUT1 #(
    .INIT(2'h1)) 
     SPI0_MOSI_T_INST_0
       (.I0(SPI0_MOSI_T_n),
        .O(SPI0_MOSI_T));
LUT1 #(
    .INIT(2'h1)) 
     SPI0_SCLK_T_INST_0
       (.I0(SPI0_SCLK_T_n),
        .O(SPI0_SCLK_T));
LUT1 #(
    .INIT(2'h1)) 
     SPI0_SS_T_INST_0
       (.I0(SPI0_SS_T_n),
        .O(SPI0_SS_T));
LUT1 #(
    .INIT(2'h1)) 
     SPI1_MISO_T_INST_0
       (.I0(SPI1_MISO_T_n),
        .O(SPI1_MISO_T));
LUT1 #(
    .INIT(2'h1)) 
     SPI1_MOSI_T_INST_0
       (.I0(SPI1_MOSI_T_n),
        .O(SPI1_MOSI_T));
LUT1 #(
    .INIT(2'h1)) 
     SPI1_SCLK_T_INST_0
       (.I0(SPI1_SCLK_T_n),
        .O(SPI1_SCLK_T));
LUT1 #(
    .INIT(2'h1)) 
     SPI1_SS_T_INST_0
       (.I0(SPI1_SS_T_n),
        .O(SPI1_SS_T));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG \buffer_fclk_clk_0.FCLK_CLK_0_BUFG 
       (.I(FCLK_CLK_unbuffered),
        .O(FCLK_CLK0));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[0].MIO_BIBUF 
       (.IO(buffered_MIO[0]),
        .PAD(MIO[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[10].MIO_BIBUF 
       (.IO(buffered_MIO[10]),
        .PAD(MIO[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[11].MIO_BIBUF 
       (.IO(buffered_MIO[11]),
        .PAD(MIO[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[12].MIO_BIBUF 
       (.IO(buffered_MIO[12]),
        .PAD(MIO[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[13].MIO_BIBUF 
       (.IO(buffered_MIO[13]),
        .PAD(MIO[13]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[14].MIO_BIBUF 
       (.IO(buffered_MIO[14]),
        .PAD(MIO[14]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[15].MIO_BIBUF 
       (.IO(buffered_MIO[15]),
        .PAD(MIO[15]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[16].MIO_BIBUF 
       (.IO(buffered_MIO[16]),
        .PAD(MIO[16]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[17].MIO_BIBUF 
       (.IO(buffered_MIO[17]),
        .PAD(MIO[17]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[18].MIO_BIBUF 
       (.IO(buffered_MIO[18]),
        .PAD(MIO[18]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[19].MIO_BIBUF 
       (.IO(buffered_MIO[19]),
        .PAD(MIO[19]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[1].MIO_BIBUF 
       (.IO(buffered_MIO[1]),
        .PAD(MIO[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[20].MIO_BIBUF 
       (.IO(buffered_MIO[20]),
        .PAD(MIO[20]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[21].MIO_BIBUF 
       (.IO(buffered_MIO[21]),
        .PAD(MIO[21]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[22].MIO_BIBUF 
       (.IO(buffered_MIO[22]),
        .PAD(MIO[22]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[23].MIO_BIBUF 
       (.IO(buffered_MIO[23]),
        .PAD(MIO[23]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[24].MIO_BIBUF 
       (.IO(buffered_MIO[24]),
        .PAD(MIO[24]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[25].MIO_BIBUF 
       (.IO(buffered_MIO[25]),
        .PAD(MIO[25]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[26].MIO_BIBUF 
       (.IO(buffered_MIO[26]),
        .PAD(MIO[26]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[27].MIO_BIBUF 
       (.IO(buffered_MIO[27]),
        .PAD(MIO[27]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[28].MIO_BIBUF 
       (.IO(buffered_MIO[28]),
        .PAD(MIO[28]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[29].MIO_BIBUF 
       (.IO(buffered_MIO[29]),
        .PAD(MIO[29]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[2].MIO_BIBUF 
       (.IO(buffered_MIO[2]),
        .PAD(MIO[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[30].MIO_BIBUF 
       (.IO(buffered_MIO[30]),
        .PAD(MIO[30]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[31].MIO_BIBUF 
       (.IO(buffered_MIO[31]),
        .PAD(MIO[31]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[32].MIO_BIBUF 
       (.IO(buffered_MIO[32]),
        .PAD(MIO[32]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[33].MIO_BIBUF 
       (.IO(buffered_MIO[33]),
        .PAD(MIO[33]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[34].MIO_BIBUF 
       (.IO(buffered_MIO[34]),
        .PAD(MIO[34]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[35].MIO_BIBUF 
       (.IO(buffered_MIO[35]),
        .PAD(MIO[35]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[36].MIO_BIBUF 
       (.IO(buffered_MIO[36]),
        .PAD(MIO[36]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[37].MIO_BIBUF 
       (.IO(buffered_MIO[37]),
        .PAD(MIO[37]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[38].MIO_BIBUF 
       (.IO(buffered_MIO[38]),
        .PAD(MIO[38]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[39].MIO_BIBUF 
       (.IO(buffered_MIO[39]),
        .PAD(MIO[39]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[3].MIO_BIBUF 
       (.IO(buffered_MIO[3]),
        .PAD(MIO[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[40].MIO_BIBUF 
       (.IO(buffered_MIO[40]),
        .PAD(MIO[40]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[41].MIO_BIBUF 
       (.IO(buffered_MIO[41]),
        .PAD(MIO[41]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[42].MIO_BIBUF 
       (.IO(buffered_MIO[42]),
        .PAD(MIO[42]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[43].MIO_BIBUF 
       (.IO(buffered_MIO[43]),
        .PAD(MIO[43]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[44].MIO_BIBUF 
       (.IO(buffered_MIO[44]),
        .PAD(MIO[44]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[45].MIO_BIBUF 
       (.IO(buffered_MIO[45]),
        .PAD(MIO[45]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[46].MIO_BIBUF 
       (.IO(buffered_MIO[46]),
        .PAD(MIO[46]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[47].MIO_BIBUF 
       (.IO(buffered_MIO[47]),
        .PAD(MIO[47]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[48].MIO_BIBUF 
       (.IO(buffered_MIO[48]),
        .PAD(MIO[48]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[49].MIO_BIBUF 
       (.IO(buffered_MIO[49]),
        .PAD(MIO[49]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[4].MIO_BIBUF 
       (.IO(buffered_MIO[4]),
        .PAD(MIO[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[50].MIO_BIBUF 
       (.IO(buffered_MIO[50]),
        .PAD(MIO[50]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[51].MIO_BIBUF 
       (.IO(buffered_MIO[51]),
        .PAD(MIO[51]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[52].MIO_BIBUF 
       (.IO(buffered_MIO[52]),
        .PAD(MIO[52]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[53].MIO_BIBUF 
       (.IO(buffered_MIO[53]),
        .PAD(MIO[53]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[5].MIO_BIBUF 
       (.IO(buffered_MIO[5]),
        .PAD(MIO[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[6].MIO_BIBUF 
       (.IO(buffered_MIO[6]),
        .PAD(MIO[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[7].MIO_BIBUF 
       (.IO(buffered_MIO[7]),
        .PAD(MIO[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[8].MIO_BIBUF 
       (.IO(buffered_MIO[8]),
        .PAD(MIO[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk13[9].MIO_BIBUF 
       (.IO(buffered_MIO[9]),
        .PAD(MIO[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk14[0].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[0]),
        .PAD(DDR_BankAddr[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk14[1].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[1]),
        .PAD(DDR_BankAddr[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk14[2].DDR_BankAddr_BIBUF 
       (.IO(buffered_DDR_BankAddr[2]),
        .PAD(DDR_BankAddr[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[0].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[0]),
        .PAD(DDR_Addr[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[10].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[10]),
        .PAD(DDR_Addr[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[11].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[11]),
        .PAD(DDR_Addr[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[12].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[12]),
        .PAD(DDR_Addr[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[13].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[13]),
        .PAD(DDR_Addr[13]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[14].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[14]),
        .PAD(DDR_Addr[14]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[1].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[1]),
        .PAD(DDR_Addr[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[2].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[2]),
        .PAD(DDR_Addr[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[3].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[3]),
        .PAD(DDR_Addr[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[4].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[4]),
        .PAD(DDR_Addr[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[5].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[5]),
        .PAD(DDR_Addr[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[6].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[6]),
        .PAD(DDR_Addr[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[7].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[7]),
        .PAD(DDR_Addr[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[8].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[8]),
        .PAD(DDR_Addr[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk15[9].DDR_Addr_BIBUF 
       (.IO(buffered_DDR_Addr[9]),
        .PAD(DDR_Addr[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk16[0].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[0]),
        .PAD(DDR_DM[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk16[1].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[1]),
        .PAD(DDR_DM[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk16[2].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[2]),
        .PAD(DDR_DM[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk16[3].DDR_DM_BIBUF 
       (.IO(buffered_DDR_DM[3]),
        .PAD(DDR_DM[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[0].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[0]),
        .PAD(DDR_DQ[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[10].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[10]),
        .PAD(DDR_DQ[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[11].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[11]),
        .PAD(DDR_DQ[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[12].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[12]),
        .PAD(DDR_DQ[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[13].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[13]),
        .PAD(DDR_DQ[13]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[14].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[14]),
        .PAD(DDR_DQ[14]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[15].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[15]),
        .PAD(DDR_DQ[15]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[16].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[16]),
        .PAD(DDR_DQ[16]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[17].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[17]),
        .PAD(DDR_DQ[17]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[18].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[18]),
        .PAD(DDR_DQ[18]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[19].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[19]),
        .PAD(DDR_DQ[19]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[1].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[1]),
        .PAD(DDR_DQ[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[20].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[20]),
        .PAD(DDR_DQ[20]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[21].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[21]),
        .PAD(DDR_DQ[21]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[22].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[22]),
        .PAD(DDR_DQ[22]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[23].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[23]),
        .PAD(DDR_DQ[23]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[24].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[24]),
        .PAD(DDR_DQ[24]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[25].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[25]),
        .PAD(DDR_DQ[25]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[26].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[26]),
        .PAD(DDR_DQ[26]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[27].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[27]),
        .PAD(DDR_DQ[27]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[28].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[28]),
        .PAD(DDR_DQ[28]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[29].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[29]),
        .PAD(DDR_DQ[29]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[2].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[2]),
        .PAD(DDR_DQ[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[30].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[30]),
        .PAD(DDR_DQ[30]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[31].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[31]),
        .PAD(DDR_DQ[31]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[3].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[3]),
        .PAD(DDR_DQ[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[4].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[4]),
        .PAD(DDR_DQ[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[5].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[5]),
        .PAD(DDR_DQ[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[6].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[6]),
        .PAD(DDR_DQ[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[7].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[7]),
        .PAD(DDR_DQ[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[8].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[8]),
        .PAD(DDR_DQ[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk17[9].DDR_DQ_BIBUF 
       (.IO(buffered_DDR_DQ[9]),
        .PAD(DDR_DQ[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk18[0].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[0]),
        .PAD(DDR_DQS_n[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk18[1].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[1]),
        .PAD(DDR_DQS_n[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk18[2].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[2]),
        .PAD(DDR_DQS_n[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk18[3].DDR_DQS_n_BIBUF 
       (.IO(buffered_DDR_DQS_n[3]),
        .PAD(DDR_DQS_n[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk19[0].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[0]),
        .PAD(DDR_DQS[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk19[1].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[1]),
        .PAD(DDR_DQS[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk19[2].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[2]),
        .PAD(DDR_DQS[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BIBUF \genblk19[3].DDR_DQS_BIBUF 
       (.IO(buffered_DDR_DQS[3]),
        .PAD(DDR_DQS[3]));
endmodule

(* ORIG_REF_NAME = "rd_chnl" *) 
module zynq_bd_rd_chnl
   (O1,
    s_axi_rdata,
    ar_active_d1,
    O2,
    p_7_in,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    s_axi_rid,
    s_axi_aclk,
    I1,
    s_axi_rready,
    p_0_out,
    s_axi_aresetn,
    I2,
    I3,
    I4,
    I5,
    s_axi_araddr,
    I6,
    s_axi_awaddr,
    D,
    I7,
    I8,
    I9,
    s_axi_arlen,
    ar_active_re,
    s_axi_arid,
    s_axi_arburst,
    bram_rddata_a);
  output O1;
  output [31:0]s_axi_rdata;
  output ar_active_d1;
  output O2;
  output p_7_in;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output [11:0]s_axi_rid;
  input s_axi_aclk;
  input I1;
  input s_axi_rready;
  input p_0_out;
  input s_axi_aresetn;
  input I2;
  input I3;
  input I4;
  input I5;
  input [9:0]s_axi_araddr;
  input I6;
  input [0:0]s_axi_awaddr;
  input [8:0]D;
  input I7;
  input I8;
  input I9;
  input [7:0]s_axi_arlen;
  input ar_active_re;
  input [11:0]s_axi_arid;
  input [1:0]s_axi_arburst;
  input [31:0]bram_rddata_a;

  wire [8:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire act_rd_burst;
  wire act_rd_burst_set;
  wire act_rd_burst_two;
  wire ar_active_d1;
  wire ar_active_re;
  wire axi_rd_burst;
  wire axi_rd_burst_two;
  wire axi_rdata_en;
  wire [11:0]axi_rid_temp;
  wire axi_rvalid_clr_ok;
  wire axi_rvalid_set;
  wire axi_rvalid_set_cmb;
  wire bram_addr_inc;
  wire bram_addr_inc8_out;
  wire [31:0]bram_rddata_a;
  wire brst_cnt_max;
  wire brst_cnt_max_d1;
  wire brst_one;
  wire brst_one0;
  wire brst_zero;
  wire disable_b2b_brst;
  wire disable_b2b_brst_cmb;
  wire end_brst_rd;
  wire end_brst_rd_clr;
  wire last_bram_addr;
  wire last_bram_addr0;
  wire \n_0_FSM_sequential_rlast_sm_cs[0]_i_1 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[0]_i_2 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[1]_i_1 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[1]_i_2 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[2]_i_1 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[2]_i_2 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[2]_i_3 ;
  wire \n_0_GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[0]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[10]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[11]_i_3 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[1]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[2]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[3]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[4]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[5]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[6]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[7]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[8]_i_1 ;
  wire \n_0_GEN_RID_SNG.axi_rid_int[9]_i_1 ;
  wire n_0_act_rd_burst_i_1;
  wire n_0_act_rd_burst_two_i_1;
  wire n_0_act_rd_burst_two_i_3;
  wire n_0_act_rd_burst_two_i_4;
  wire n_0_axi_rd_burst_i_1;
  wire n_0_axi_rd_burst_i_2;
  wire n_0_axi_rd_burst_two_i_1;
  wire n_0_axi_rd_burst_two_reg;
  wire n_0_axi_rlast_int_i_1;
  wire n_0_axi_rlast_int_i_2;
  wire n_0_axi_rvalid_clr_ok_i_1;
  wire n_0_axi_rvalid_clr_ok_i_2;
  wire n_0_axi_rvalid_int_i_1;
  wire n_0_bram_en_int_i_1;
  wire n_0_bram_en_int_i_2;
  wire n_0_bram_en_int_i_3;
  wire n_0_bram_en_int_i_4;
  wire n_0_bram_en_int_i_6;
  wire n_0_bram_en_int_i_7;
  wire n_0_bram_en_int_i_8;
  wire n_0_bram_en_int_i_9;
  wire \n_0_brst_cnt[0]_i_1 ;
  wire \n_0_brst_cnt[1]_i_1 ;
  wire \n_0_brst_cnt[2]_i_1 ;
  wire \n_0_brst_cnt[3]_i_1 ;
  wire \n_0_brst_cnt[3]_i_2 ;
  wire \n_0_brst_cnt[4]_i_1 ;
  wire \n_0_brst_cnt[4]_i_2 ;
  wire \n_0_brst_cnt[5]_i_1 ;
  wire \n_0_brst_cnt[6]_i_1 ;
  wire \n_0_brst_cnt[6]_i_2 ;
  wire \n_0_brst_cnt[7]_i_1 ;
  wire \n_0_brst_cnt[7]_i_2 ;
  wire \n_0_brst_cnt_reg[0] ;
  wire \n_0_brst_cnt_reg[1] ;
  wire \n_0_brst_cnt_reg[2] ;
  wire \n_0_brst_cnt_reg[3] ;
  wire \n_0_brst_cnt_reg[4] ;
  wire \n_0_brst_cnt_reg[5] ;
  wire \n_0_brst_cnt_reg[6] ;
  wire \n_0_brst_cnt_reg[7] ;
  wire n_0_brst_one_i_1;
  wire n_0_brst_one_i_4;
  wire n_0_brst_zero_i_1;
  wire n_0_brst_zero_i_2;
  wire n_0_brst_zero_i_3;
  wire n_0_brst_zero_i_4;
  wire n_0_brst_zero_i_5;
  wire n_0_curr_fixed_burst_reg_i_1__0;
  wire n_0_curr_fixed_burst_reg_reg;
  wire n_0_curr_wrap_burst_reg_i_1__0;
  wire n_0_curr_wrap_burst_reg_reg;
  wire n_0_disable_b2b_brst_i_2;
  wire n_0_disable_b2b_brst_i_3;
  wire n_0_disable_b2b_brst_i_4;
  wire n_0_disable_b2b_brst_i_5;
  wire n_0_end_brst_rd_clr_i_1;
  wire n_0_end_brst_rd_i_1;
  wire n_0_last_bram_addr_i_2;
  wire n_0_last_bram_addr_i_3;
  wire n_0_last_bram_addr_i_4;
  wire n_0_pend_rd_op_i_1;
  wire n_0_pend_rd_op_i_2;
  wire n_0_pend_rd_op_i_3;
  wire n_0_pend_rd_op_i_4;
  wire n_0_pend_rd_op_i_5;
  wire n_0_pend_rd_op_i_6;
  wire \n_0_rd_data_sm_cs[0]_i_1 ;
  wire \n_0_rd_data_sm_cs[0]_i_2 ;
  wire \n_0_rd_data_sm_cs[0]_i_3 ;
  wire \n_0_rd_data_sm_cs[1]_i_1 ;
  wire \n_0_rd_data_sm_cs[1]_i_2 ;
  wire \n_0_rd_data_sm_cs[1]_i_3 ;
  wire \n_0_rd_data_sm_cs[2]_i_1 ;
  wire \n_0_rd_data_sm_cs[2]_i_2 ;
  wire \n_0_rd_data_sm_cs[2]_i_3 ;
  wire \n_0_rd_data_sm_cs[3]_i_1 ;
  wire \n_0_rd_data_sm_cs[3]_i_2 ;
  wire \n_0_rd_data_sm_cs[3]_i_3 ;
  wire \n_0_rd_data_sm_cs[3]_i_4 ;
  wire \n_0_rd_data_sm_cs[3]_i_5 ;
  wire n_0_rddata_mux_sel_i_1;
  wire n_0_rddata_mux_sel_i_3;
  wire n_1_I_WRAP_BRST;
  wire p_0_out;
  wire p_7_in;
  wire pend_rd_op;
  wire rd_adv_buf23_out;
  wire [3:0]rd_data_sm_cs;
  wire [31:0]rd_skid_buf;
  wire rd_skid_buf_ld;
  wire rd_skid_buf_ld_cmb;
  wire rd_skid_buf_ld_reg;
  wire rddata_mux_sel;
  wire rddata_mux_sel_cmb;
(* RTL_KEEP = "yes" *)   wire [2:0]rlast_sm_cs;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_awaddr;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rready;

LUT5 #(
    .INIT(32'hBFB0BFBF)) 
     \ADDR_SNG_PORT.bram_addr_int[11]_i_7 
       (.I0(n_0_curr_fixed_burst_reg_reg),
        .I1(bram_addr_inc),
        .I2(p_0_out),
        .I3(I8),
        .I4(I9),
        .O(O16));
LUT5 #(
    .INIT(32'h10FF1000)) 
     \FSM_sequential_rlast_sm_cs[0]_i_1 
       (.I0(rlast_sm_cs[2]),
        .I1(rlast_sm_cs[0]),
        .I2(\n_0_FSM_sequential_rlast_sm_cs[0]_i_2 ),
        .I3(\n_0_FSM_sequential_rlast_sm_cs[2]_i_3 ),
        .I4(rlast_sm_cs[0]),
        .O(\n_0_FSM_sequential_rlast_sm_cs[0]_i_1 ));
LUT6 #(
    .INIT(64'hAAFEFEFEAFFFFFFF)) 
     \FSM_sequential_rlast_sm_cs[0]_i_2 
       (.I0(rlast_sm_cs[1]),
        .I1(act_rd_burst_two),
        .I2(n_0_axi_rd_burst_two_reg),
        .I3(s_axi_rready),
        .I4(O3),
        .I5(axi_rd_burst),
        .O(\n_0_FSM_sequential_rlast_sm_cs[0]_i_2 ));
LUT5 #(
    .INIT(32'h01FF0100)) 
     \FSM_sequential_rlast_sm_cs[1]_i_1 
       (.I0(rlast_sm_cs[1]),
        .I1(rlast_sm_cs[0]),
        .I2(\n_0_FSM_sequential_rlast_sm_cs[1]_i_2 ),
        .I3(\n_0_FSM_sequential_rlast_sm_cs[2]_i_3 ),
        .I4(rlast_sm_cs[1]),
        .O(\n_0_FSM_sequential_rlast_sm_cs[1]_i_1 ));
LUT6 #(
    .INIT(64'h0011001300130013)) 
     \FSM_sequential_rlast_sm_cs[1]_i_2 
       (.I0(axi_rd_burst),
        .I1(rlast_sm_cs[2]),
        .I2(act_rd_burst_two),
        .I3(n_0_axi_rd_burst_two_reg),
        .I4(O3),
        .I5(s_axi_rready),
        .O(\n_0_FSM_sequential_rlast_sm_cs[1]_i_2 ));
LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
     \FSM_sequential_rlast_sm_cs[2]_i_1 
       (.I0(n_0_axi_rd_burst_two_reg),
        .I1(act_rd_burst_two),
        .I2(axi_rd_burst),
        .I3(\n_0_FSM_sequential_rlast_sm_cs[2]_i_2 ),
        .I4(\n_0_FSM_sequential_rlast_sm_cs[2]_i_3 ),
        .I5(rlast_sm_cs[2]),
        .O(\n_0_FSM_sequential_rlast_sm_cs[2]_i_1 ));
LUT5 #(
    .INIT(32'h00010101)) 
     \FSM_sequential_rlast_sm_cs[2]_i_2 
       (.I0(rlast_sm_cs[2]),
        .I1(rlast_sm_cs[0]),
        .I2(rlast_sm_cs[1]),
        .I3(s_axi_rready),
        .I4(O3),
        .O(\n_0_FSM_sequential_rlast_sm_cs[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFECC98CC98CC98)) 
     \FSM_sequential_rlast_sm_cs[2]_i_3 
       (.I0(rlast_sm_cs[1]),
        .I1(rlast_sm_cs[2]),
        .I2(last_bram_addr),
        .I3(rlast_sm_cs[0]),
        .I4(O3),
        .I5(s_axi_rready),
        .O(\n_0_FSM_sequential_rlast_sm_cs[2]_i_3 ));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_rlast_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_rlast_sm_cs[0]_i_1 ),
        .Q(rlast_sm_cs[0]),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_rlast_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_rlast_sm_cs[1]_i_1 ),
        .Q(rlast_sm_cs[1]),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_rlast_sm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_rlast_sm_cs[2]_i_1 ),
        .Q(rlast_sm_cs[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_SNG.ar_active_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I1),
        .Q(ar_active_d1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hBA00AA000000AA00)) 
     \GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1 
       (.I0(brst_cnt_max),
        .I1(pend_rd_op),
        .I2(brst_zero),
        .I3(s_axi_aresetn),
        .I4(p_0_out),
        .I5(ar_active_d1),
        .O(\n_0_GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1 ),
        .Q(brst_cnt_max),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1 
       (.I0(rd_skid_buf[0]),
        .I1(bram_rddata_a[0]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1 ),
        .Q(s_axi_rdata[0]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1 
       (.I0(rd_skid_buf[10]),
        .I1(bram_rddata_a[10]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1 ),
        .Q(s_axi_rdata[10]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1 
       (.I0(rd_skid_buf[11]),
        .I1(bram_rddata_a[11]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1 ),
        .Q(s_axi_rdata[11]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1 
       (.I0(rd_skid_buf[12]),
        .I1(bram_rddata_a[12]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1 ),
        .Q(s_axi_rdata[12]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1 
       (.I0(rd_skid_buf[13]),
        .I1(bram_rddata_a[13]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1 ),
        .Q(s_axi_rdata[13]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1 
       (.I0(rd_skid_buf[14]),
        .I1(bram_rddata_a[14]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1 ),
        .Q(s_axi_rdata[14]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1 
       (.I0(rd_skid_buf[15]),
        .I1(bram_rddata_a[15]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1 ),
        .Q(s_axi_rdata[15]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1 
       (.I0(rd_skid_buf[16]),
        .I1(bram_rddata_a[16]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1 ),
        .Q(s_axi_rdata[16]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1 
       (.I0(rd_skid_buf[17]),
        .I1(bram_rddata_a[17]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1 ),
        .Q(s_axi_rdata[17]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1 
       (.I0(rd_skid_buf[18]),
        .I1(bram_rddata_a[18]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1 ),
        .Q(s_axi_rdata[18]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1 
       (.I0(rd_skid_buf[19]),
        .I1(bram_rddata_a[19]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1 ),
        .Q(s_axi_rdata[19]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1 
       (.I0(rd_skid_buf[1]),
        .I1(bram_rddata_a[1]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1 ),
        .Q(s_axi_rdata[1]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1 
       (.I0(rd_skid_buf[20]),
        .I1(bram_rddata_a[20]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1 ),
        .Q(s_axi_rdata[20]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1 
       (.I0(rd_skid_buf[21]),
        .I1(bram_rddata_a[21]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1 ),
        .Q(s_axi_rdata[21]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1 
       (.I0(rd_skid_buf[22]),
        .I1(bram_rddata_a[22]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1 ),
        .Q(s_axi_rdata[22]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1 
       (.I0(rd_skid_buf[23]),
        .I1(bram_rddata_a[23]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1 ),
        .Q(s_axi_rdata[23]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1 
       (.I0(rd_skid_buf[24]),
        .I1(bram_rddata_a[24]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1 ),
        .Q(s_axi_rdata[24]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1 
       (.I0(rd_skid_buf[25]),
        .I1(bram_rddata_a[25]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1 ),
        .Q(s_axi_rdata[25]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1 
       (.I0(rd_skid_buf[26]),
        .I1(bram_rddata_a[26]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1 ),
        .Q(s_axi_rdata[26]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1 
       (.I0(rd_skid_buf[27]),
        .I1(bram_rddata_a[27]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1 ),
        .Q(s_axi_rdata[27]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1 
       (.I0(rd_skid_buf[28]),
        .I1(bram_rddata_a[28]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1 ),
        .Q(s_axi_rdata[28]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1 
       (.I0(rd_skid_buf[29]),
        .I1(bram_rddata_a[29]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1 ),
        .Q(s_axi_rdata[29]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1 
       (.I0(rd_skid_buf[2]),
        .I1(bram_rddata_a[2]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1 ),
        .Q(s_axi_rdata[2]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1 
       (.I0(rd_skid_buf[30]),
        .I1(bram_rddata_a[30]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1 ),
        .Q(s_axi_rdata[30]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 
       (.I0(O2),
        .I1(s_axi_rready),
        .I2(s_axi_aresetn),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
LUT6 #(
    .INIT(64'h0302330030003030)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2 
       (.I0(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 ),
        .I1(rd_data_sm_cs[3]),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_adv_buf23_out),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[2]),
        .O(axi_rdata_en));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3 
       (.I0(rd_skid_buf[31]),
        .I1(bram_rddata_a[31]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 
       (.I0(act_rd_burst_two),
        .I1(act_rd_burst),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5 
       (.I0(O3),
        .I1(s_axi_rready),
        .O(rd_adv_buf23_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3 ),
        .Q(s_axi_rdata[31]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1 
       (.I0(rd_skid_buf[3]),
        .I1(bram_rddata_a[3]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1 ),
        .Q(s_axi_rdata[3]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1 
       (.I0(rd_skid_buf[4]),
        .I1(bram_rddata_a[4]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1 ),
        .Q(s_axi_rdata[4]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1 
       (.I0(rd_skid_buf[5]),
        .I1(bram_rddata_a[5]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1 ),
        .Q(s_axi_rdata[5]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1 
       (.I0(rd_skid_buf[6]),
        .I1(bram_rddata_a[6]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1 ),
        .Q(s_axi_rdata[6]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1 
       (.I0(rd_skid_buf[7]),
        .I1(bram_rddata_a[7]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1 ),
        .Q(s_axi_rdata[7]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1 
       (.I0(rd_skid_buf[8]),
        .I1(bram_rddata_a[8]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1 ),
        .Q(s_axi_rdata[8]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1 
       (.I0(rd_skid_buf[9]),
        .I1(bram_rddata_a[9]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1 ),
        .Q(s_axi_rdata[9]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf[31]_i_1 
       (.I0(rd_skid_buf_ld_reg),
        .I1(rd_data_sm_cs[3]),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .I4(rd_data_sm_cs[2]),
        .I5(rd_adv_buf23_out),
        .O(rd_skid_buf_ld));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[0] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[0]),
        .Q(rd_skid_buf[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[10] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[10]),
        .Q(rd_skid_buf[10]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[11] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[11]),
        .Q(rd_skid_buf[11]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[12] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[12]),
        .Q(rd_skid_buf[12]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[13] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[13]),
        .Q(rd_skid_buf[13]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[14] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[14]),
        .Q(rd_skid_buf[14]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[15] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[15]),
        .Q(rd_skid_buf[15]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[16] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[16]),
        .Q(rd_skid_buf[16]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[17] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[17]),
        .Q(rd_skid_buf[17]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[18] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[18]),
        .Q(rd_skid_buf[18]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[19] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[19]),
        .Q(rd_skid_buf[19]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[1] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[1]),
        .Q(rd_skid_buf[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[20] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[20]),
        .Q(rd_skid_buf[20]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[21] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[21]),
        .Q(rd_skid_buf[21]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[22] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[22]),
        .Q(rd_skid_buf[22]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[23] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[23]),
        .Q(rd_skid_buf[23]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[24] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[24]),
        .Q(rd_skid_buf[24]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[25] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[25]),
        .Q(rd_skid_buf[25]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[26] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[26]),
        .Q(rd_skid_buf[26]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[27] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[27]),
        .Q(rd_skid_buf[27]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[28] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[28]),
        .Q(rd_skid_buf[28]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[29] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[29]),
        .Q(rd_skid_buf[29]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[2] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[2]),
        .Q(rd_skid_buf[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[30] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[30]),
        .Q(rd_skid_buf[30]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[31] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[31]),
        .Q(rd_skid_buf[31]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[3] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[3]),
        .Q(rd_skid_buf[3]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[4] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[4]),
        .Q(rd_skid_buf[4]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[5] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[5]),
        .Q(rd_skid_buf[5]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[6] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[6]),
        .Q(rd_skid_buf[6]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[7] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[7]),
        .Q(rd_skid_buf[7]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[8] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[8]),
        .Q(rd_skid_buf[8]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[9] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_a[9]),
        .Q(rd_skid_buf[9]),
        .R(O1));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[0]_i_1 
       (.I0(s_axi_arid[0]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[0]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[0]_i_1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[10]_i_1 
       (.I0(s_axi_arid[10]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[10]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[10]_i_1 ));
LUT3 #(
    .INIT(8'h8F)) 
     \GEN_RID_SNG.axi_rid_int[11]_i_1 
       (.I0(O2),
        .I1(s_axi_rready),
        .I2(s_axi_aresetn),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
LUT3 #(
    .INIT(8'hBA)) 
     \GEN_RID_SNG.axi_rid_int[11]_i_2 
       (.I0(axi_rvalid_set),
        .I1(ar_active_d1),
        .I2(p_0_out),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[11]_i_3 
       (.I0(s_axi_arid[11]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[11]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_3 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[1]_i_1 
       (.I0(s_axi_arid[1]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[1]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[1]_i_1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[2]_i_1 
       (.I0(s_axi_arid[2]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[2]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[2]_i_1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[3]_i_1 
       (.I0(s_axi_arid[3]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[3]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[3]_i_1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[4]_i_1 
       (.I0(s_axi_arid[4]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[4]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[4]_i_1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[5]_i_1 
       (.I0(s_axi_arid[5]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[5]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[5]_i_1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[6]_i_1 
       (.I0(s_axi_arid[6]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[6]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[6]_i_1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[7]_i_1 
       (.I0(s_axi_arid[7]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[7]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[7]_i_1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[8]_i_1 
       (.I0(s_axi_arid[8]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[8]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[8]_i_1 ));
LUT4 #(
    .INIT(16'hFB08)) 
     \GEN_RID_SNG.axi_rid_int[9]_i_1 
       (.I0(s_axi_arid[9]),
        .I1(p_0_out),
        .I2(ar_active_d1),
        .I3(axi_rid_temp[9]),
        .O(\n_0_GEN_RID_SNG.axi_rid_int[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[0]_i_1 ),
        .Q(s_axi_rid[0]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[10]_i_1 ),
        .Q(s_axi_rid[10]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_3 ),
        .Q(s_axi_rid[11]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[1]_i_1 ),
        .Q(s_axi_rid[1]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[2]_i_1 ),
        .Q(s_axi_rid[2]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[3]_i_1 ),
        .Q(s_axi_rid[3]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[4]_i_1 ),
        .Q(s_axi_rid[4]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[5]_i_1 ),
        .Q(s_axi_rid[5]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[6]_i_1 ),
        .Q(s_axi_rid[6]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[7]_i_1 ),
        .Q(s_axi_rid[7]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[8]_i_1 ),
        .Q(s_axi_rid[8]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_2 ),
        .D(\n_0_GEN_RID_SNG.axi_rid_int[9]_i_1 ),
        .Q(s_axi_rid[9]),
        .R(\n_0_GEN_RID_SNG.axi_rid_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[0] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[0]),
        .Q(axi_rid_temp[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[10] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[10]),
        .Q(axi_rid_temp[10]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[11] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[11]),
        .Q(axi_rid_temp[11]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[1] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[1]),
        .Q(axi_rid_temp[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[2] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[2]),
        .Q(axi_rid_temp[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[3] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[3]),
        .Q(axi_rid_temp[3]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[4] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[4]),
        .Q(axi_rid_temp[4]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[5] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[5]),
        .Q(axi_rid_temp[5]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[6] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[6]),
        .Q(axi_rid_temp[6]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[7] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[7]),
        .Q(axi_rid_temp[7]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[8] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[8]),
        .Q(axi_rid_temp[8]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID_SNG.axi_rid_temp_reg[9] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(s_axi_arid[9]),
        .Q(axi_rid_temp[9]),
        .R(O1));
zynq_bd_wrap_brst_76 I_WRAP_BRST
       (.D(D),
        .I1(n_0_curr_wrap_burst_reg_reg),
        .I10(O3),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(ar_active_d1),
        .I9(n_0_axi_rd_burst_two_reg),
        .O1(O4),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O2(n_1_I_WRAP_BRST),
        .O3(O1),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .Q(rd_data_sm_cs),
        .ar_active_re(ar_active_re),
        .axi_rd_burst(axi_rd_burst),
        .bram_addr_inc8_out(bram_addr_inc8_out),
        .brst_zero(brst_zero),
        .end_brst_rd(end_brst_rd),
        .p_0_out(p_0_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arlen(s_axi_arlen[3:0]),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_rready(s_axi_rready));
LUT6 #(
    .INIT(64'h0000000022E2EEE2)) 
     act_rd_burst_i_1
       (.I0(act_rd_burst),
        .I1(act_rd_burst_set),
        .I2(axi_rd_burst),
        .I3(ar_active_re),
        .I4(axi_rd_burst_two),
        .I5(n_0_act_rd_burst_two_i_3),
        .O(n_0_act_rd_burst_i_1));
FDRE #(
    .INIT(1'b0)) 
     act_rd_burst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_act_rd_burst_i_1),
        .Q(act_rd_burst),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
     act_rd_burst_two_i_1
       (.I0(act_rd_burst_two),
        .I1(act_rd_burst_set),
        .I2(n_0_axi_rd_burst_two_reg),
        .I3(ar_active_re),
        .I4(axi_rd_burst_two),
        .I5(n_0_act_rd_burst_two_i_3),
        .O(n_0_act_rd_burst_two_i_1));
LUT6 #(
    .INIT(64'h000000000000002E)) 
     act_rd_burst_two_i_2
       (.I0(n_0_brst_zero_i_3),
        .I1(rd_data_sm_cs[0]),
        .I2(n_0_pend_rd_op_i_2),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[1]),
        .I5(rd_data_sm_cs[3]),
        .O(act_rd_burst_set));
LUT6 #(
    .INIT(64'h04000002FFFFFFFF)) 
     act_rd_burst_two_i_3
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .I2(n_0_act_rd_burst_two_i_4),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(s_axi_aresetn),
        .O(n_0_act_rd_burst_two_i_3));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT4 #(
    .INIT(16'h1FFF)) 
     act_rd_burst_two_i_4
       (.I0(act_rd_burst),
        .I1(act_rd_burst_two),
        .I2(s_axi_rready),
        .I3(O3),
        .O(n_0_act_rd_burst_two_i_4));
FDRE #(
    .INIT(1'b0)) 
     act_rd_burst_two_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_act_rd_burst_two_i_1),
        .Q(act_rd_burst_two),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \arb_sm_cs[1]_i_3 
       (.I0(s_axi_rready),
        .I1(O2),
        .O(O17));
LUT6 #(
    .INIT(64'h300030000000AA00)) 
     axi_rd_burst_i_1
       (.I0(axi_rd_burst),
        .I1(axi_rd_burst_two),
        .I2(n_0_axi_rd_burst_i_2),
        .I3(s_axi_aresetn),
        .I4(brst_zero),
        .I5(ar_active_re),
        .O(n_0_axi_rd_burst_i_1));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     axi_rd_burst_i_2
       (.I0(n_0_brst_one_i_4),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arlen[0]),
        .I3(s_axi_arlen[2]),
        .I4(s_axi_arlen[3]),
        .O(n_0_axi_rd_burst_i_2));
FDRE #(
    .INIT(1'b0)) 
     axi_rd_burst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_rd_burst_i_1),
        .Q(axi_rd_burst),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
     axi_rd_burst_two_i_1
       (.I0(n_0_axi_rd_burst_two_reg),
        .I1(axi_rd_burst_two),
        .I2(s_axi_aresetn),
        .I3(brst_zero),
        .I4(ar_active_d1),
        .I5(p_0_out),
        .O(n_0_axi_rd_burst_two_i_1));
FDRE #(
    .INIT(1'b0)) 
     axi_rd_burst_two_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_rd_burst_two_i_1),
        .Q(n_0_axi_rd_burst_two_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT4 #(
    .INIT(16'hAA08)) 
     axi_rlast_int_i_1
       (.I0(s_axi_aresetn),
        .I1(O2),
        .I2(s_axi_rready),
        .I3(n_0_axi_rlast_int_i_2),
        .O(n_0_axi_rlast_int_i_1));
LUT6 #(
    .INIT(64'h00000000F4040404)) 
     axi_rlast_int_i_2
       (.I0(O2),
        .I1(rlast_sm_cs[0]),
        .I2(rlast_sm_cs[1]),
        .I3(s_axi_rready),
        .I4(O3),
        .I5(rlast_sm_cs[2]),
        .O(n_0_axi_rlast_int_i_2));
FDRE #(
    .INIT(1'b0)) 
     axi_rlast_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_rlast_int_i_1),
        .Q(O2),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFEEEA)) 
     axi_rvalid_clr_ok_i_1
       (.I0(axi_rvalid_clr_ok),
        .I1(last_bram_addr),
        .I2(disable_b2b_brst),
        .I3(n_0_disable_b2b_brst_i_2),
        .I4(n_0_axi_rvalid_clr_ok_i_2),
        .O(n_0_axi_rvalid_clr_ok_i_1));
LUT6 #(
    .INIT(64'h444444444F444444)) 
     axi_rvalid_clr_ok_i_2
       (.I0(ar_active_d1),
        .I1(p_0_out),
        .I2(rd_data_sm_cs[3]),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[1]),
        .O(n_0_axi_rvalid_clr_ok_i_2));
FDRE #(
    .INIT(1'b0)) 
     axi_rvalid_clr_ok_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_rvalid_clr_ok_i_1),
        .Q(axi_rvalid_clr_ok),
        .R(O1));
LUT6 #(
    .INIT(64'h00E0E0E0E0E0E0E0)) 
     axi_rvalid_int_i_1
       (.I0(O3),
        .I1(axi_rvalid_set),
        .I2(s_axi_aresetn),
        .I3(axi_rvalid_clr_ok),
        .I4(O2),
        .I5(s_axi_rready),
        .O(n_0_axi_rvalid_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     axi_rvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_rvalid_int_i_1),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'h0100)) 
     axi_rvalid_set_i_1
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .O(axi_rvalid_set_cmb));
FDRE #(
    .INIT(1'b0)) 
     axi_rvalid_set_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_set_cmb),
        .Q(axi_rvalid_set),
        .R(O1));
LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
     bram_en_int_i_1
       (.I0(n_0_bram_en_int_i_2),
        .I1(n_0_bram_en_int_i_3),
        .I2(rd_data_sm_cs[2]),
        .I3(n_0_bram_en_int_i_4),
        .I4(rd_data_sm_cs[3]),
        .I5(p_7_in),
        .O(n_0_bram_en_int_i_1));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     bram_en_int_i_2
       (.I0(ar_active_re),
        .I1(bram_addr_inc8_out),
        .I2(n_0_bram_en_int_i_6),
        .I3(n_0_bram_en_int_i_7),
        .I4(n_0_bram_en_int_i_8),
        .I5(n_0_bram_en_int_i_9),
        .O(n_0_bram_en_int_i_2));
LUT6 #(
    .INIT(64'hFBFFFFFFFBFFFF00)) 
     bram_en_int_i_3
       (.I0(\n_0_rd_data_sm_cs[3]_i_5 ),
        .I1(brst_one),
        .I2(rd_adv_buf23_out),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(ar_active_re),
        .O(n_0_bram_en_int_i_3));
LUT6 #(
    .INIT(64'hEF0FCF0FE00FC000)) 
     bram_en_int_i_4
       (.I0(pend_rd_op),
        .I1(ar_active_re),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .I4(rd_adv_buf23_out),
        .I5(\n_0_rd_data_sm_cs[1]_i_2 ),
        .O(n_0_bram_en_int_i_4));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT2 #(
    .INIT(4'h2)) 
     bram_en_int_i_6
       (.I0(rd_data_sm_cs[2]),
        .I1(rd_data_sm_cs[1]),
        .O(n_0_bram_en_int_i_6));
LUT6 #(
    .INIT(64'h50505F5FFCFCFC0C)) 
     bram_en_int_i_7
       (.I0(\n_0_rd_data_sm_cs[3]_i_5 ),
        .I1(ar_active_re),
        .I2(rd_data_sm_cs[0]),
        .I3(axi_rd_burst),
        .I4(n_0_axi_rd_burst_two_reg),
        .I5(rd_data_sm_cs[1]),
        .O(n_0_bram_en_int_i_7));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT3 #(
    .INIT(8'h4F)) 
     bram_en_int_i_8
       (.I0(rd_data_sm_cs[1]),
        .I1(rd_data_sm_cs[0]),
        .I2(rd_data_sm_cs[2]),
        .O(n_0_bram_en_int_i_8));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'h88F800F0)) 
     bram_en_int_i_9
       (.I0(O3),
        .I1(s_axi_rready),
        .I2(p_0_out),
        .I3(ar_active_d1),
        .I4(pend_rd_op),
        .O(n_0_bram_en_int_i_9));
FDRE #(
    .INIT(1'b0)) 
     bram_en_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_bram_en_int_i_1),
        .Q(p_7_in),
        .R(O1));
LUT5 #(
    .INIT(32'h3A33CACC)) 
     \brst_cnt[0]_i_1 
       (.I0(s_axi_arlen[0]),
        .I1(bram_addr_inc),
        .I2(ar_active_d1),
        .I3(p_0_out),
        .I4(\n_0_brst_cnt_reg[0] ),
        .O(\n_0_brst_cnt[0]_i_1 ));
LUT6 #(
    .INIT(64'hCFAACFCF30AA3030)) 
     \brst_cnt[1]_i_1 
       (.I0(s_axi_arlen[1]),
        .I1(\n_0_brst_cnt_reg[0] ),
        .I2(bram_addr_inc),
        .I3(ar_active_d1),
        .I4(p_0_out),
        .I5(\n_0_brst_cnt_reg[1] ),
        .O(\n_0_brst_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAFCFFAAAA0300)) 
     \brst_cnt[2]_i_1 
       (.I0(s_axi_arlen[2]),
        .I1(\n_0_brst_cnt_reg[1] ),
        .I2(\n_0_brst_cnt_reg[0] ),
        .I3(bram_addr_inc),
        .I4(ar_active_re),
        .I5(\n_0_brst_cnt_reg[2] ),
        .O(\n_0_brst_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'hCFAACFCF30AA3030)) 
     \brst_cnt[3]_i_1 
       (.I0(s_axi_arlen[3]),
        .I1(\n_0_brst_cnt[3]_i_2 ),
        .I2(bram_addr_inc),
        .I3(ar_active_d1),
        .I4(p_0_out),
        .I5(\n_0_brst_cnt_reg[3] ),
        .O(\n_0_brst_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \brst_cnt[3]_i_2 
       (.I0(\n_0_brst_cnt_reg[2] ),
        .I1(\n_0_brst_cnt_reg[0] ),
        .I2(\n_0_brst_cnt_reg[1] ),
        .O(\n_0_brst_cnt[3]_i_2 ));
LUT6 #(
    .INIT(64'hCFAACFCF30AA3030)) 
     \brst_cnt[4]_i_1 
       (.I0(s_axi_arlen[4]),
        .I1(\n_0_brst_cnt[4]_i_2 ),
        .I2(bram_addr_inc),
        .I3(ar_active_d1),
        .I4(p_0_out),
        .I5(\n_0_brst_cnt_reg[4] ),
        .O(\n_0_brst_cnt[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \brst_cnt[4]_i_2 
       (.I0(\n_0_brst_cnt_reg[3] ),
        .I1(\n_0_brst_cnt_reg[1] ),
        .I2(\n_0_brst_cnt_reg[0] ),
        .I3(\n_0_brst_cnt_reg[2] ),
        .O(\n_0_brst_cnt[4]_i_2 ));
LUT6 #(
    .INIT(64'h3FAA3F3FC0AAC0C0)) 
     \brst_cnt[5]_i_1 
       (.I0(s_axi_arlen[5]),
        .I1(\n_0_brst_cnt[6]_i_2 ),
        .I2(bram_addr_inc),
        .I3(ar_active_d1),
        .I4(p_0_out),
        .I5(\n_0_brst_cnt_reg[5] ),
        .O(\n_0_brst_cnt[5]_i_1 ));
LUT6 #(
    .INIT(64'hAAAACFFFAAAA3000)) 
     \brst_cnt[6]_i_1 
       (.I0(s_axi_arlen[6]),
        .I1(\n_0_brst_cnt_reg[5] ),
        .I2(\n_0_brst_cnt[6]_i_2 ),
        .I3(bram_addr_inc),
        .I4(ar_active_re),
        .I5(\n_0_brst_cnt_reg[6] ),
        .O(\n_0_brst_cnt[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \brst_cnt[6]_i_2 
       (.I0(\n_0_brst_cnt_reg[4] ),
        .I1(\n_0_brst_cnt_reg[2] ),
        .I2(\n_0_brst_cnt_reg[0] ),
        .I3(\n_0_brst_cnt_reg[1] ),
        .I4(\n_0_brst_cnt_reg[3] ),
        .O(\n_0_brst_cnt[6]_i_2 ));
LUT6 #(
    .INIT(64'hAAAACFFFAAAA3000)) 
     \brst_cnt[7]_i_1 
       (.I0(s_axi_arlen[7]),
        .I1(\n_0_brst_cnt_reg[6] ),
        .I2(\n_0_brst_cnt[7]_i_2 ),
        .I3(bram_addr_inc),
        .I4(ar_active_re),
        .I5(\n_0_brst_cnt_reg[7] ),
        .O(\n_0_brst_cnt[7]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \brst_cnt[7]_i_2 
       (.I0(\n_0_brst_cnt_reg[3] ),
        .I1(\n_0_brst_cnt_reg[1] ),
        .I2(\n_0_brst_cnt_reg[0] ),
        .I3(\n_0_brst_cnt_reg[2] ),
        .I4(\n_0_brst_cnt_reg[4] ),
        .I5(\n_0_brst_cnt_reg[5] ),
        .O(\n_0_brst_cnt[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \brst_cnt[7]_i_3 
       (.I0(n_1_I_WRAP_BRST),
        .I1(rd_data_sm_cs[3]),
        .O(bram_addr_inc));
FDRE #(
    .INIT(1'b0)) 
     brst_cnt_max_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(brst_cnt_max),
        .Q(brst_cnt_max_d1),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[0]_i_1 ),
        .Q(\n_0_brst_cnt_reg[0] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[1]_i_1 ),
        .Q(\n_0_brst_cnt_reg[1] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[2]_i_1 ),
        .Q(\n_0_brst_cnt_reg[2] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[3]_i_1 ),
        .Q(\n_0_brst_cnt_reg[3] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[4]_i_1 ),
        .Q(\n_0_brst_cnt_reg[4] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[5]_i_1 ),
        .Q(\n_0_brst_cnt_reg[5] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[6]_i_1 ),
        .Q(\n_0_brst_cnt_reg[6] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[7]_i_1 ),
        .Q(\n_0_brst_cnt_reg[7] ),
        .R(O1));
LUT6 #(
    .INIT(64'h0E000E0000000E00)) 
     brst_one_i_1
       (.I0(brst_one),
        .I1(brst_one0),
        .I2(n_0_brst_zero_i_2),
        .I3(s_axi_aresetn),
        .I4(ar_active_re),
        .I5(axi_rd_burst_two),
        .O(n_0_brst_one_i_1));
LUT6 #(
    .INIT(64'h20FF202020202020)) 
     brst_one_i_2
       (.I0(p_0_out),
        .I1(ar_active_d1),
        .I2(axi_rd_burst_two),
        .I3(\n_0_brst_cnt_reg[0] ),
        .I4(\n_0_brst_cnt_reg[1] ),
        .I5(n_0_brst_zero_i_4),
        .O(brst_one0));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     brst_one_i_3
       (.I0(n_0_brst_one_i_4),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arlen[0]),
        .I3(s_axi_arlen[2]),
        .I4(s_axi_arlen[3]),
        .O(axi_rd_burst_two));
LUT4 #(
    .INIT(16'hFFFE)) 
     brst_one_i_4
       (.I0(s_axi_arlen[7]),
        .I1(s_axi_arlen[6]),
        .I2(s_axi_arlen[4]),
        .I3(s_axi_arlen[5]),
        .O(n_0_brst_one_i_4));
FDRE #(
    .INIT(1'b0)) 
     brst_one_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_brst_one_i_1),
        .Q(brst_one),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     brst_zero_i_1
       (.I0(brst_zero),
        .I1(n_0_brst_zero_i_2),
        .I2(s_axi_aresetn),
        .I3(n_0_brst_zero_i_3),
        .O(n_0_brst_zero_i_1));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'h08)) 
     brst_zero_i_2
       (.I0(n_0_brst_zero_i_4),
        .I1(\n_0_brst_cnt_reg[0] ),
        .I2(\n_0_brst_cnt_reg[1] ),
        .O(n_0_brst_zero_i_2));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'h20)) 
     brst_zero_i_3
       (.I0(n_0_axi_rd_burst_i_2),
        .I1(ar_active_d1),
        .I2(p_0_out),
        .O(n_0_brst_zero_i_3));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'h40)) 
     brst_zero_i_4
       (.I0(\n_0_brst_cnt_reg[3] ),
        .I1(n_1_I_WRAP_BRST),
        .I2(n_0_brst_zero_i_5),
        .O(n_0_brst_zero_i_4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     brst_zero_i_5
       (.I0(\n_0_brst_cnt_reg[5] ),
        .I1(\n_0_brst_cnt_reg[2] ),
        .I2(\n_0_brst_cnt_reg[7] ),
        .I3(rd_data_sm_cs[3]),
        .I4(\n_0_brst_cnt_reg[4] ),
        .I5(\n_0_brst_cnt_reg[6] ),
        .O(n_0_brst_zero_i_5));
FDRE #(
    .INIT(1'b0)) 
     brst_zero_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_brst_zero_i_1),
        .Q(brst_zero),
        .R(1'b0));
LUT6 #(
    .INIT(64'hF1FF000001000000)) 
     curr_fixed_burst_reg_i_1__0
       (.I0(s_axi_arburst[1]),
        .I1(s_axi_arburst[0]),
        .I2(ar_active_d1),
        .I3(p_0_out),
        .I4(s_axi_aresetn),
        .I5(n_0_curr_fixed_burst_reg_reg),
        .O(n_0_curr_fixed_burst_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     curr_fixed_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_curr_fixed_burst_reg_i_1__0),
        .Q(n_0_curr_fixed_burst_reg_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hF2FF000002000000)) 
     curr_wrap_burst_reg_i_1__0
       (.I0(s_axi_arburst[1]),
        .I1(s_axi_arburst[0]),
        .I2(ar_active_d1),
        .I3(p_0_out),
        .I4(s_axi_aresetn),
        .I5(n_0_curr_wrap_burst_reg_reg),
        .O(n_0_curr_wrap_burst_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     curr_wrap_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_curr_wrap_burst_reg_i_1__0),
        .Q(n_0_curr_wrap_burst_reg_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hEAEAEEAAEEEEEEAE)) 
     disable_b2b_brst_i_1
       (.I0(n_0_disable_b2b_brst_i_2),
        .I1(disable_b2b_brst),
        .I2(rd_data_sm_cs[3]),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[1]),
        .I5(rd_data_sm_cs[0]),
        .O(disable_b2b_brst_cmb));
LUT6 #(
    .INIT(64'h0000000020222222)) 
     disable_b2b_brst_i_2
       (.I0(n_0_disable_b2b_brst_i_3),
        .I1(rd_data_sm_cs[2]),
        .I2(n_0_axi_rd_burst_two_reg),
        .I3(axi_rd_burst),
        .I4(n_0_disable_b2b_brst_i_4),
        .I5(n_0_disable_b2b_brst_i_5),
        .O(n_0_disable_b2b_brst_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFF000054FF)) 
     disable_b2b_brst_i_3
       (.I0(rd_adv_buf23_out),
        .I1(brst_one),
        .I2(\n_0_rd_data_sm_cs[3]_i_5 ),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[3]),
        .I5(disable_b2b_brst),
        .O(n_0_disable_b2b_brst_i_3));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT2 #(
    .INIT(4'h1)) 
     disable_b2b_brst_i_4
       (.I0(rd_data_sm_cs[1]),
        .I1(rd_data_sm_cs[3]),
        .O(n_0_disable_b2b_brst_i_4));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'hD8FF)) 
     disable_b2b_brst_i_5
       (.I0(rd_data_sm_cs[1]),
        .I1(rd_data_sm_cs[3]),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[0]),
        .O(n_0_disable_b2b_brst_i_5));
FDRE #(
    .INIT(1'b0)) 
     disable_b2b_brst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(disable_b2b_brst_cmb),
        .Q(disable_b2b_brst),
        .R(O1));
LUT6 #(
    .INIT(64'hFFFCFFFD03000000)) 
     end_brst_rd_clr_i_1
       (.I0(ar_active_re),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[3]),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[0]),
        .I5(end_brst_rd_clr),
        .O(n_0_end_brst_rd_clr_i_1));
FDRE #(
    .INIT(1'b0)) 
     end_brst_rd_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_end_brst_rd_clr_i_1),
        .Q(end_brst_rd_clr),
        .R(O1));
LUT5 #(
    .INIT(32'h0040F040)) 
     end_brst_rd_i_1
       (.I0(brst_cnt_max_d1),
        .I1(brst_cnt_max),
        .I2(s_axi_aresetn),
        .I3(end_brst_rd),
        .I4(end_brst_rd_clr),
        .O(n_0_end_brst_rd_i_1));
FDRE #(
    .INIT(1'b0)) 
     end_brst_rd_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_end_brst_rd_i_1),
        .Q(end_brst_rd),
        .R(1'b0));
LUT6 #(
    .INIT(64'hBBAAAAAAAAAAAABF)) 
     last_bram_addr_i_1
       (.I0(n_0_brst_zero_i_2),
        .I1(n_0_last_bram_addr_i_2),
        .I2(n_0_last_bram_addr_i_3),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[1]),
        .I5(rd_data_sm_cs[0]),
        .O(last_bram_addr0));
LUT6 #(
    .INIT(64'hFFFF8BBBFFFFFFFF)) 
     last_bram_addr_i_2
       (.I0(n_0_axi_rd_burst_i_2),
        .I1(ar_active_re),
        .I2(pend_rd_op),
        .I3(n_0_pend_rd_op_i_2),
        .I4(n_0_last_bram_addr_i_4),
        .I5(rd_adv_buf23_out),
        .O(n_0_last_bram_addr_i_2));
LUT6 #(
    .INIT(64'hEFFFEF00EFFFEFFF)) 
     last_bram_addr_i_3
       (.I0(n_0_axi_rd_burst_two_reg),
        .I1(axi_rd_burst),
        .I2(rd_adv_buf23_out),
        .I3(rd_data_sm_cs[3]),
        .I4(n_0_axi_rd_burst_i_2),
        .I5(ar_active_re),
        .O(n_0_last_bram_addr_i_3));
LUT2 #(
    .INIT(4'hB)) 
     last_bram_addr_i_4
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .O(n_0_last_bram_addr_i_4));
FDRE #(
    .INIT(1'b0)) 
     last_bram_addr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(last_bram_addr0),
        .Q(last_bram_addr),
        .R(O1));
LUT6 #(
    .INIT(64'h00E0FFFF00E00000)) 
     pend_rd_op_i_1
       (.I0(n_0_pend_rd_op_i_2),
        .I1(rd_data_sm_cs[2]),
        .I2(ar_active_re),
        .I3(rd_data_sm_cs[1]),
        .I4(n_0_pend_rd_op_i_3),
        .I5(pend_rd_op),
        .O(n_0_pend_rd_op_i_1));
LUT2 #(
    .INIT(4'h1)) 
     pend_rd_op_i_2
       (.I0(axi_rd_burst),
        .I1(n_0_axi_rd_burst_two_reg),
        .O(n_0_pend_rd_op_i_2));
LUT6 #(
    .INIT(64'hFFFF00F800F800F8)) 
     pend_rd_op_i_3
       (.I0(O2),
        .I1(pend_rd_op),
        .I2(ar_active_re),
        .I3(n_0_pend_rd_op_i_4),
        .I4(rd_data_sm_cs[0]),
        .I5(n_0_pend_rd_op_i_5),
        .O(n_0_pend_rd_op_i_3));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT4 #(
    .INIT(16'hFEFF)) 
     pend_rd_op_i_4
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[0]),
        .I3(rd_data_sm_cs[2]),
        .O(n_0_pend_rd_op_i_4));
LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
     pend_rd_op_i_5
       (.I0(rd_adv_buf23_out),
        .I1(rd_data_sm_cs[3]),
        .I2(pend_rd_op),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[1]),
        .I5(n_0_pend_rd_op_i_6),
        .O(n_0_pend_rd_op_i_5));
LUT6 #(
    .INIT(64'h0003000300020000)) 
     pend_rd_op_i_6
       (.I0(n_0_pend_rd_op_i_2),
        .I1(rd_data_sm_cs[3]),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[2]),
        .I4(ar_active_re),
        .I5(pend_rd_op),
        .O(n_0_pend_rd_op_i_6));
FDRE #(
    .INIT(1'b0)) 
     pend_rd_op_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_pend_rd_op_i_1),
        .Q(pend_rd_op),
        .R(O1));
LUT6 #(
    .INIT(64'h0F001F1F0F001010)) 
     \rd_data_sm_cs[0]_i_1 
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[3]),
        .I3(\n_0_rd_data_sm_cs[0]_i_2 ),
        .I4(rd_data_sm_cs[2]),
        .I5(\n_0_rd_data_sm_cs[0]_i_3 ),
        .O(\n_0_rd_data_sm_cs[0]_i_1 ));
LUT6 #(
    .INIT(64'hF3C0B3B0FFFFFFFF)) 
     \rd_data_sm_cs[0]_i_2 
       (.I0(pend_rd_op),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_adv_buf23_out),
        .I3(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 ),
        .I4(ar_active_re),
        .I5(rd_data_sm_cs[0]),
        .O(\n_0_rd_data_sm_cs[0]_i_2 ));
LUT6 #(
    .INIT(64'h8080808FFFFFFFFF)) 
     \rd_data_sm_cs[0]_i_3 
       (.I0(s_axi_rready),
        .I1(O3),
        .I2(rd_data_sm_cs[1]),
        .I3(n_0_axi_rd_burst_two_reg),
        .I4(axi_rd_burst),
        .I5(rd_data_sm_cs[0]),
        .O(\n_0_rd_data_sm_cs[0]_i_3 ));
LUT6 #(
    .INIT(64'h00000000FFFF404C)) 
     \rd_data_sm_cs[1]_i_1 
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[1]),
        .I3(\n_0_rd_data_sm_cs[1]_i_2 ),
        .I4(\n_0_rd_data_sm_cs[1]_i_3 ),
        .I5(rd_data_sm_cs[3]),
        .O(\n_0_rd_data_sm_cs[1]_i_1 ));
LUT6 #(
    .INIT(64'hE000FFFFE0000000)) 
     \rd_data_sm_cs[1]_i_2 
       (.I0(act_rd_burst),
        .I1(act_rd_burst_two),
        .I2(rd_adv_buf23_out),
        .I3(ar_active_re),
        .I4(rd_data_sm_cs[0]),
        .I5(\n_0_rd_data_sm_cs[3]_i_5 ),
        .O(\n_0_rd_data_sm_cs[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'h000003E0)) 
     \rd_data_sm_cs[1]_i_3 
       (.I0(axi_rd_burst),
        .I1(n_0_axi_rd_burst_two_reg),
        .I2(rd_data_sm_cs[0]),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[2]),
        .O(\n_0_rd_data_sm_cs[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000022E2EEE2)) 
     \rd_data_sm_cs[2]_i_1 
       (.I0(\n_0_rd_data_sm_cs[2]_i_2 ),
        .I1(rd_data_sm_cs[2]),
        .I2(\n_0_rd_data_sm_cs[2]_i_3 ),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[3]),
        .O(\n_0_rd_data_sm_cs[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT4 #(
    .INIT(16'hA8AC)) 
     \rd_data_sm_cs[2]_i_2 
       (.I0(rd_data_sm_cs[1]),
        .I1(rd_data_sm_cs[0]),
        .I2(n_0_axi_rd_burst_two_reg),
        .I3(axi_rd_burst),
        .O(\n_0_rd_data_sm_cs[2]_i_2 ));
LUT6 #(
    .INIT(64'h777FFFFF777F0000)) 
     \rd_data_sm_cs[2]_i_3 
       (.I0(ar_active_re),
        .I1(rd_adv_buf23_out),
        .I2(act_rd_burst_two),
        .I3(act_rd_burst),
        .I4(rd_data_sm_cs[0]),
        .I5(\n_0_rd_data_sm_cs[3]_i_5 ),
        .O(\n_0_rd_data_sm_cs[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
     \rd_data_sm_cs[3]_i_1 
       (.I0(rd_adv_buf23_out),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .I4(rd_data_sm_cs[3]),
        .I5(\n_0_rd_data_sm_cs[3]_i_3 ),
        .O(\n_0_rd_data_sm_cs[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000000070400000)) 
     \rd_data_sm_cs[3]_i_2 
       (.I0(rd_adv_buf23_out),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[0]),
        .I3(\n_0_rd_data_sm_cs[3]_i_4 ),
        .I4(rd_data_sm_cs[2]),
        .I5(rd_data_sm_cs[3]),
        .O(\n_0_rd_data_sm_cs[3]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFDDDDD9FFDD88)) 
     \rd_data_sm_cs[3]_i_3 
       (.I0(rd_data_sm_cs[2]),
        .I1(rd_adv_buf23_out),
        .I2(\n_0_rd_data_sm_cs[3]_i_5 ),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(ar_active_re),
        .O(\n_0_rd_data_sm_cs[3]_i_3 ));
LUT6 #(
    .INIT(64'h4000400040000000)) 
     \rd_data_sm_cs[3]_i_4 
       (.I0(ar_active_d1),
        .I1(p_0_out),
        .I2(O3),
        .I3(s_axi_rready),
        .I4(act_rd_burst_two),
        .I5(act_rd_burst),
        .O(\n_0_rd_data_sm_cs[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rd_data_sm_cs[3]_i_5 
       (.I0(end_brst_rd),
        .I1(brst_zero),
        .O(\n_0_rd_data_sm_cs[3]_i_5 ));
FDRE \rd_data_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(\n_0_rd_data_sm_cs[3]_i_1 ),
        .D(\n_0_rd_data_sm_cs[0]_i_1 ),
        .Q(rd_data_sm_cs[0]),
        .R(O1));
FDRE \rd_data_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(\n_0_rd_data_sm_cs[3]_i_1 ),
        .D(\n_0_rd_data_sm_cs[1]_i_1 ),
        .Q(rd_data_sm_cs[1]),
        .R(O1));
FDRE \rd_data_sm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(\n_0_rd_data_sm_cs[3]_i_1 ),
        .D(\n_0_rd_data_sm_cs[2]_i_1 ),
        .Q(rd_data_sm_cs[2]),
        .R(O1));
FDRE \rd_data_sm_cs_reg[3] 
       (.C(s_axi_aclk),
        .CE(\n_0_rd_data_sm_cs[3]_i_1 ),
        .D(\n_0_rd_data_sm_cs[3]_i_2 ),
        .Q(rd_data_sm_cs[3]),
        .R(O1));
LUT6 #(
    .INIT(64'h0000000000D500AA)) 
     rd_skid_buf_ld_reg_i_1
       (.I0(rd_data_sm_cs[0]),
        .I1(s_axi_rready),
        .I2(O3),
        .I3(rd_data_sm_cs[3]),
        .I4(rd_data_sm_cs[1]),
        .I5(rd_data_sm_cs[2]),
        .O(rd_skid_buf_ld_cmb));
FDRE #(
    .INIT(1'b0)) 
     rd_skid_buf_ld_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_skid_buf_ld_cmb),
        .Q(rd_skid_buf_ld_reg),
        .R(O1));
LUT3 #(
    .INIT(8'hB8)) 
     rddata_mux_sel_i_1
       (.I0(rddata_mux_sel_cmb),
        .I1(n_0_rddata_mux_sel_i_3),
        .I2(rddata_mux_sel),
        .O(n_0_rddata_mux_sel_i_1));
LUT6 #(
    .INIT(64'hF0100FF0F0F00000)) 
     rddata_mux_sel_i_2
       (.I0(act_rd_burst),
        .I1(act_rd_burst_two),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_adv_buf23_out),
        .I5(rd_data_sm_cs[0]),
        .O(rddata_mux_sel_cmb));
LUT6 #(
    .INIT(64'h000000003FF83F08)) 
     rddata_mux_sel_i_3
       (.I0(n_0_axi_rd_burst_two_reg),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[0]),
        .I4(rd_adv_buf23_out),
        .I5(rd_data_sm_cs[3]),
        .O(n_0_rddata_mux_sel_i_3));
FDRE #(
    .INIT(1'b0)) 
     rddata_mux_sel_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_rddata_mux_sel_i_1),
        .Q(rddata_mux_sel),
        .R(O1));
endmodule

(* ORIG_REF_NAME = "rgb_mux" *) 
module zynq_bd_rgb_mux
   (E,
    video_out_stream_TDATA,
    video_out_stream_TVALID,
    video_out_stream_TUSER,
    video_out_stream_TLAST,
    video_out_stream_TREADY,
    video_in_stream_TVALID,
    mux_V,
    ap_rst_n,
    ap_clk,
    video_in_stream_TDATA,
    video_in_stream_TUSER,
    video_in_stream_TLAST);
  output [0:0]E;
  output [23:0]video_out_stream_TDATA;
  output video_out_stream_TVALID;
  output [0:0]video_out_stream_TUSER;
  output [0:0]video_out_stream_TLAST;
  input video_out_stream_TREADY;
  input video_in_stream_TVALID;
  input [1:0]mux_V;
  input ap_rst_n;
  input ap_clk;
  input [23:0]video_in_stream_TDATA;
  input [0:0]video_in_stream_TUSER;
  input [0:0]video_in_stream_TLAST;

  wire [7:0]B_reg_241;
  wire [0:0]E;
  wire [7:0]G_reg_235;
  wire [7:0]R_reg_229;
  wire ap_CS_fsm1;
  wire ap_clk;
  wire ap_reg_ioackin_video_out_stream_TREADY;
  wire [7:0]ap_reg_ppstg_B_reg_241_pp0_it1;
  wire [7:0]ap_reg_ppstg_G_reg_235_pp0_it1;
  wire [7:0]ap_reg_ppstg_R_reg_229_pp0_it1;
  wire [23:0]ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1;
  wire ap_rst_n;
  wire [1:0]mux_V;
  wire \n_0_ap_CS_fsm1[0]_i_1 ;
  wire \n_0_ap_CS_fsm2[0]_i_1 ;
  wire \n_0_ap_CS_fsm2_reg[0] ;
  wire n_0_ap_reg_ioackin_video_out_stream_TREADY_i_1;
  wire \n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ;
  wire [23:0]video_in_stream_TDATA;
  wire [0:0]video_in_stream_TLAST;
  wire [0:0]video_in_stream_TUSER;
  wire video_in_stream_TVALID;
  wire [23:0]video_in_stream_data_V_tmp_reg_213;
  wire [23:0]video_out_stream_TDATA;
  wire [0:0]video_out_stream_TLAST;
  wire video_out_stream_TREADY;
  wire [0:0]video_out_stream_TUSER;
  wire video_out_stream_TVALID;
  wire video_out_stream_tlast_tmp_reg_224;
  wire video_out_stream_tuser_tmp_reg_219;

FDRE \B_reg_241_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[16]),
        .Q(B_reg_241[0]),
        .R(1'b0));
FDRE \B_reg_241_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[17]),
        .Q(B_reg_241[1]),
        .R(1'b0));
FDRE \B_reg_241_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[18]),
        .Q(B_reg_241[2]),
        .R(1'b0));
FDRE \B_reg_241_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[19]),
        .Q(B_reg_241[3]),
        .R(1'b0));
FDRE \B_reg_241_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[20]),
        .Q(B_reg_241[4]),
        .R(1'b0));
FDRE \B_reg_241_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[21]),
        .Q(B_reg_241[5]),
        .R(1'b0));
FDRE \B_reg_241_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[22]),
        .Q(B_reg_241[6]),
        .R(1'b0));
FDRE \B_reg_241_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[23]),
        .Q(B_reg_241[7]),
        .R(1'b0));
FDRE \G_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[8]),
        .Q(G_reg_235[0]),
        .R(1'b0));
FDRE \G_reg_235_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[9]),
        .Q(G_reg_235[1]),
        .R(1'b0));
FDRE \G_reg_235_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[10]),
        .Q(G_reg_235[2]),
        .R(1'b0));
FDRE \G_reg_235_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[11]),
        .Q(G_reg_235[3]),
        .R(1'b0));
FDRE \G_reg_235_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[12]),
        .Q(G_reg_235[4]),
        .R(1'b0));
FDRE \G_reg_235_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[13]),
        .Q(G_reg_235[5]),
        .R(1'b0));
FDRE \G_reg_235_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[14]),
        .Q(G_reg_235[6]),
        .R(1'b0));
FDRE \G_reg_235_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[15]),
        .Q(G_reg_235[7]),
        .R(1'b0));
FDRE \R_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[0]),
        .Q(R_reg_229[0]),
        .R(1'b0));
FDRE \R_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[1]),
        .Q(R_reg_229[1]),
        .R(1'b0));
FDRE \R_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[2]),
        .Q(R_reg_229[2]),
        .R(1'b0));
FDRE \R_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[3]),
        .Q(R_reg_229[3]),
        .R(1'b0));
FDRE \R_reg_229_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[4]),
        .Q(R_reg_229[4]),
        .R(1'b0));
FDRE \R_reg_229_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[5]),
        .Q(R_reg_229[5]),
        .R(1'b0));
FDRE \R_reg_229_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[6]),
        .Q(R_reg_229[6]),
        .R(1'b0));
FDRE \R_reg_229_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[7]),
        .Q(R_reg_229[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h01FF00FEFFFFFFFF)) 
     \ap_CS_fsm1[0]_i_1 
       (.I0(ap_reg_ioackin_video_out_stream_TREADY),
        .I1(video_out_stream_TREADY),
        .I2(\n_0_ap_CS_fsm2_reg[0] ),
        .I3(video_in_stream_TVALID),
        .I4(ap_CS_fsm1),
        .I5(ap_rst_n),
        .O(\n_0_ap_CS_fsm1[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \ap_CS_fsm1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\n_0_ap_CS_fsm1[0]_i_1 ),
        .Q(ap_CS_fsm1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair543" *) 
   LUT5 #(
    .INIT(32'hFE00FFFF)) 
     \ap_CS_fsm2[0]_i_1 
       (.I0(ap_reg_ioackin_video_out_stream_TREADY),
        .I1(video_out_stream_TREADY),
        .I2(\n_0_ap_CS_fsm2_reg[0] ),
        .I3(ap_CS_fsm1),
        .I4(ap_rst_n),
        .O(\n_0_ap_CS_fsm2[0]_i_1 ));
FDRE #(
    .INIT(1'b1)) 
     \ap_CS_fsm2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\n_0_ap_CS_fsm2[0]_i_1 ),
        .Q(\n_0_ap_CS_fsm2_reg[0] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair543" *) 
   LUT3 #(
    .INIT(8'h80)) 
     ap_reg_ioackin_video_out_stream_TREADY_i_1
       (.I0(ap_rst_n),
        .I1(\n_0_ap_CS_fsm2_reg[0] ),
        .I2(ap_reg_ioackin_video_out_stream_TREADY),
        .O(n_0_ap_reg_ioackin_video_out_stream_TREADY_i_1));
FDRE #(
    .INIT(1'b0)) 
     ap_reg_ioackin_video_out_stream_TREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(n_0_ap_reg_ioackin_video_out_stream_TREADY_i_1),
        .Q(ap_reg_ioackin_video_out_stream_TREADY),
        .R(1'b0));
FDRE \ap_reg_ppstg_B_reg_241_pp0_it1_reg[0] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(B_reg_241[0]),
        .Q(ap_reg_ppstg_B_reg_241_pp0_it1[0]),
        .R(1'b0));
FDRE \ap_reg_ppstg_B_reg_241_pp0_it1_reg[1] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(B_reg_241[1]),
        .Q(ap_reg_ppstg_B_reg_241_pp0_it1[1]),
        .R(1'b0));
FDRE \ap_reg_ppstg_B_reg_241_pp0_it1_reg[2] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(B_reg_241[2]),
        .Q(ap_reg_ppstg_B_reg_241_pp0_it1[2]),
        .R(1'b0));
FDRE \ap_reg_ppstg_B_reg_241_pp0_it1_reg[3] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(B_reg_241[3]),
        .Q(ap_reg_ppstg_B_reg_241_pp0_it1[3]),
        .R(1'b0));
FDRE \ap_reg_ppstg_B_reg_241_pp0_it1_reg[4] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(B_reg_241[4]),
        .Q(ap_reg_ppstg_B_reg_241_pp0_it1[4]),
        .R(1'b0));
FDRE \ap_reg_ppstg_B_reg_241_pp0_it1_reg[5] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(B_reg_241[5]),
        .Q(ap_reg_ppstg_B_reg_241_pp0_it1[5]),
        .R(1'b0));
FDRE \ap_reg_ppstg_B_reg_241_pp0_it1_reg[6] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(B_reg_241[6]),
        .Q(ap_reg_ppstg_B_reg_241_pp0_it1[6]),
        .R(1'b0));
FDRE \ap_reg_ppstg_B_reg_241_pp0_it1_reg[7] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(B_reg_241[7]),
        .Q(ap_reg_ppstg_B_reg_241_pp0_it1[7]),
        .R(1'b0));
FDRE \ap_reg_ppstg_G_reg_235_pp0_it1_reg[0] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(G_reg_235[0]),
        .Q(ap_reg_ppstg_G_reg_235_pp0_it1[0]),
        .R(1'b0));
FDRE \ap_reg_ppstg_G_reg_235_pp0_it1_reg[1] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(G_reg_235[1]),
        .Q(ap_reg_ppstg_G_reg_235_pp0_it1[1]),
        .R(1'b0));
FDRE \ap_reg_ppstg_G_reg_235_pp0_it1_reg[2] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(G_reg_235[2]),
        .Q(ap_reg_ppstg_G_reg_235_pp0_it1[2]),
        .R(1'b0));
FDRE \ap_reg_ppstg_G_reg_235_pp0_it1_reg[3] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(G_reg_235[3]),
        .Q(ap_reg_ppstg_G_reg_235_pp0_it1[3]),
        .R(1'b0));
FDRE \ap_reg_ppstg_G_reg_235_pp0_it1_reg[4] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(G_reg_235[4]),
        .Q(ap_reg_ppstg_G_reg_235_pp0_it1[4]),
        .R(1'b0));
FDRE \ap_reg_ppstg_G_reg_235_pp0_it1_reg[5] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(G_reg_235[5]),
        .Q(ap_reg_ppstg_G_reg_235_pp0_it1[5]),
        .R(1'b0));
FDRE \ap_reg_ppstg_G_reg_235_pp0_it1_reg[6] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(G_reg_235[6]),
        .Q(ap_reg_ppstg_G_reg_235_pp0_it1[6]),
        .R(1'b0));
FDRE \ap_reg_ppstg_G_reg_235_pp0_it1_reg[7] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(G_reg_235[7]),
        .Q(ap_reg_ppstg_G_reg_235_pp0_it1[7]),
        .R(1'b0));
FDRE \ap_reg_ppstg_R_reg_229_pp0_it1_reg[0] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(R_reg_229[0]),
        .Q(ap_reg_ppstg_R_reg_229_pp0_it1[0]),
        .R(1'b0));
FDRE \ap_reg_ppstg_R_reg_229_pp0_it1_reg[1] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(R_reg_229[1]),
        .Q(ap_reg_ppstg_R_reg_229_pp0_it1[1]),
        .R(1'b0));
FDRE \ap_reg_ppstg_R_reg_229_pp0_it1_reg[2] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(R_reg_229[2]),
        .Q(ap_reg_ppstg_R_reg_229_pp0_it1[2]),
        .R(1'b0));
FDRE \ap_reg_ppstg_R_reg_229_pp0_it1_reg[3] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(R_reg_229[3]),
        .Q(ap_reg_ppstg_R_reg_229_pp0_it1[3]),
        .R(1'b0));
FDRE \ap_reg_ppstg_R_reg_229_pp0_it1_reg[4] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(R_reg_229[4]),
        .Q(ap_reg_ppstg_R_reg_229_pp0_it1[4]),
        .R(1'b0));
FDRE \ap_reg_ppstg_R_reg_229_pp0_it1_reg[5] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(R_reg_229[5]),
        .Q(ap_reg_ppstg_R_reg_229_pp0_it1[5]),
        .R(1'b0));
FDRE \ap_reg_ppstg_R_reg_229_pp0_it1_reg[6] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(R_reg_229[6]),
        .Q(ap_reg_ppstg_R_reg_229_pp0_it1[6]),
        .R(1'b0));
FDRE \ap_reg_ppstg_R_reg_229_pp0_it1_reg[7] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(R_reg_229[7]),
        .Q(ap_reg_ppstg_R_reg_229_pp0_it1[7]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[0] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[0]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[0]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[10] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[10]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[10]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[11] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[11]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[11]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[12] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[12]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[12]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[13] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[13]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[13]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[14] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[14]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[14]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[15] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[15]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[15]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[16] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[16]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[16]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[17] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[17]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[17]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[18] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[18]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[18]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[19] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[19]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[19]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[1] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[1]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[1]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[20] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[20]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[20]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[21] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[21]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[21]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[22] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[22]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[22]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[23] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[23]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[23]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[2] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[2]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[2]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[3] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[3]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[3]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[4] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[4]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[4]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[5] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[5]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[5]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[6] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[6]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[6]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[7] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[7]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[7]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[8] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[8]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[8]),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1_reg[9] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_in_stream_data_V_tmp_reg_213[9]),
        .Q(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[9]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h5554)) 
     \ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 
       (.I0(ap_CS_fsm1),
        .I1(\n_0_ap_CS_fsm2_reg[0] ),
        .I2(video_out_stream_TREADY),
        .I3(ap_reg_ioackin_video_out_stream_TREADY),
        .O(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ));
FDRE \ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1_reg[0] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_out_stream_tlast_tmp_reg_224),
        .Q(video_out_stream_TLAST),
        .R(1'b0));
FDRE \ap_reg_ppstg_video_out_stream_tuser_tmp_reg_219_pp0_it1_reg[0] 
       (.C(ap_clk),
        .CE(\n_0_ap_reg_ppstg_video_out_stream_tlast_tmp_reg_224_pp0_it1[0]_i_1 ),
        .D(video_out_stream_tuser_tmp_reg_219),
        .Q(video_out_stream_TUSER),
        .R(1'b0));
LUT4 #(
    .INIT(16'hAAA8)) 
     video_in_stream_TREADY_INST_0
       (.I0(video_in_stream_TVALID),
        .I1(\n_0_ap_CS_fsm2_reg[0] ),
        .I2(video_out_stream_TREADY),
        .I3(ap_reg_ioackin_video_out_stream_TREADY),
        .O(E));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[0]),
        .Q(video_in_stream_data_V_tmp_reg_213[0]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[10]),
        .Q(video_in_stream_data_V_tmp_reg_213[10]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[11]),
        .Q(video_in_stream_data_V_tmp_reg_213[11]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[12]),
        .Q(video_in_stream_data_V_tmp_reg_213[12]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[13]),
        .Q(video_in_stream_data_V_tmp_reg_213[13]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[14]),
        .Q(video_in_stream_data_V_tmp_reg_213[14]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[15]),
        .Q(video_in_stream_data_V_tmp_reg_213[15]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[16]),
        .Q(video_in_stream_data_V_tmp_reg_213[16]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[17]),
        .Q(video_in_stream_data_V_tmp_reg_213[17]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[18]),
        .Q(video_in_stream_data_V_tmp_reg_213[18]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[19]),
        .Q(video_in_stream_data_V_tmp_reg_213[19]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[1]),
        .Q(video_in_stream_data_V_tmp_reg_213[1]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[20]),
        .Q(video_in_stream_data_V_tmp_reg_213[20]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[21]),
        .Q(video_in_stream_data_V_tmp_reg_213[21]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[22]),
        .Q(video_in_stream_data_V_tmp_reg_213[22]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[23]),
        .Q(video_in_stream_data_V_tmp_reg_213[23]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[2]),
        .Q(video_in_stream_data_V_tmp_reg_213[2]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[3]),
        .Q(video_in_stream_data_V_tmp_reg_213[3]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[4]),
        .Q(video_in_stream_data_V_tmp_reg_213[4]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[5]),
        .Q(video_in_stream_data_V_tmp_reg_213[5]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[6]),
        .Q(video_in_stream_data_V_tmp_reg_213[6]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[7]),
        .Q(video_in_stream_data_V_tmp_reg_213[7]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[8]),
        .Q(video_in_stream_data_V_tmp_reg_213[8]),
        .R(1'b0));
FDRE \video_in_stream_data_V_tmp_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TDATA[9]),
        .Q(video_in_stream_data_V_tmp_reg_213[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[0]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_235_pp0_it1[0]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_229_pp0_it1[0]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[0]),
        .O(video_out_stream_TDATA[0]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[10]_INST_0 
       (.I0(ap_reg_ppstg_R_reg_229_pp0_it1[2]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_B_reg_241_pp0_it1[2]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[10]),
        .O(video_out_stream_TDATA[10]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[11]_INST_0 
       (.I0(ap_reg_ppstg_R_reg_229_pp0_it1[3]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_B_reg_241_pp0_it1[3]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[11]),
        .O(video_out_stream_TDATA[11]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[12]_INST_0 
       (.I0(ap_reg_ppstg_R_reg_229_pp0_it1[4]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_B_reg_241_pp0_it1[4]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[12]),
        .O(video_out_stream_TDATA[12]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[13]_INST_0 
       (.I0(ap_reg_ppstg_R_reg_229_pp0_it1[5]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_B_reg_241_pp0_it1[5]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[13]),
        .O(video_out_stream_TDATA[13]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[14]_INST_0 
       (.I0(ap_reg_ppstg_R_reg_229_pp0_it1[6]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_B_reg_241_pp0_it1[6]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[14]),
        .O(video_out_stream_TDATA[14]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[15]_INST_0 
       (.I0(ap_reg_ppstg_R_reg_229_pp0_it1[7]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_B_reg_241_pp0_it1[7]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[15]),
        .O(video_out_stream_TDATA[15]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[16]_INST_0 
       (.I0(ap_reg_ppstg_B_reg_241_pp0_it1[0]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_G_reg_235_pp0_it1[0]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[16]),
        .O(video_out_stream_TDATA[16]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[17]_INST_0 
       (.I0(ap_reg_ppstg_B_reg_241_pp0_it1[1]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_G_reg_235_pp0_it1[1]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[17]),
        .O(video_out_stream_TDATA[17]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[18]_INST_0 
       (.I0(ap_reg_ppstg_B_reg_241_pp0_it1[2]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_G_reg_235_pp0_it1[2]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[18]),
        .O(video_out_stream_TDATA[18]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[19]_INST_0 
       (.I0(ap_reg_ppstg_B_reg_241_pp0_it1[3]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_G_reg_235_pp0_it1[3]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[19]),
        .O(video_out_stream_TDATA[19]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[1]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_235_pp0_it1[1]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_229_pp0_it1[1]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[1]),
        .O(video_out_stream_TDATA[1]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[20]_INST_0 
       (.I0(ap_reg_ppstg_B_reg_241_pp0_it1[4]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_G_reg_235_pp0_it1[4]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[20]),
        .O(video_out_stream_TDATA[20]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[21]_INST_0 
       (.I0(ap_reg_ppstg_B_reg_241_pp0_it1[5]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_G_reg_235_pp0_it1[5]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[21]),
        .O(video_out_stream_TDATA[21]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[22]_INST_0 
       (.I0(ap_reg_ppstg_B_reg_241_pp0_it1[6]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_G_reg_235_pp0_it1[6]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[22]),
        .O(video_out_stream_TDATA[22]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[23]_INST_0 
       (.I0(ap_reg_ppstg_B_reg_241_pp0_it1[7]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_G_reg_235_pp0_it1[7]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[23]),
        .O(video_out_stream_TDATA[23]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[2]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_235_pp0_it1[2]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_229_pp0_it1[2]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[2]),
        .O(video_out_stream_TDATA[2]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[3]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_235_pp0_it1[3]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_229_pp0_it1[3]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[3]),
        .O(video_out_stream_TDATA[3]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[4]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_235_pp0_it1[4]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_229_pp0_it1[4]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[4]),
        .O(video_out_stream_TDATA[4]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[5]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_235_pp0_it1[5]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_229_pp0_it1[5]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[5]),
        .O(video_out_stream_TDATA[5]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[6]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_235_pp0_it1[6]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_229_pp0_it1[6]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[6]),
        .O(video_out_stream_TDATA[6]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[7]_INST_0 
       (.I0(ap_reg_ppstg_G_reg_235_pp0_it1[7]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_R_reg_229_pp0_it1[7]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[7]),
        .O(video_out_stream_TDATA[7]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[8]_INST_0 
       (.I0(ap_reg_ppstg_R_reg_229_pp0_it1[0]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_B_reg_241_pp0_it1[0]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[8]),
        .O(video_out_stream_TDATA[8]));
LUT5 #(
    .INIT(32'hFBCB3808)) 
     \video_out_stream_TDATA[9]_INST_0 
       (.I0(ap_reg_ppstg_R_reg_229_pp0_it1[1]),
        .I1(mux_V[0]),
        .I2(mux_V[1]),
        .I3(ap_reg_ppstg_B_reg_241_pp0_it1[1]),
        .I4(ap_reg_ppstg_video_in_stream_data_V_tmp_reg_213_pp0_it1[9]),
        .O(video_out_stream_TDATA[9]));
LUT2 #(
    .INIT(4'h1)) 
     video_out_stream_TVALID_INST_0
       (.I0(ap_reg_ioackin_video_out_stream_TREADY),
        .I1(\n_0_ap_CS_fsm2_reg[0] ),
        .O(video_out_stream_TVALID));
FDRE \video_out_stream_tlast_tmp_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TLAST),
        .Q(video_out_stream_tlast_tmp_reg_224),
        .R(1'b0));
FDRE \video_out_stream_tuser_tmp_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(video_in_stream_TUSER),
        .Q(video_out_stream_tuser_tmp_reg_219),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "round_1" *) 
module zynq_bd_round_1
   (\xOut[0] ,
    \xOut[1] ,
    \xOut[2] ,
    \xOut[3] ,
    \xOut[4] ,
    \xOut[5] ,
    \xOut[6] ,
    \xOut[7] ,
    \xOut[8] ,
    \xOut[9] ,
    \xOut[10] ,
    \xOut[11] ,
    \xOut[12] ,
    \xOut[13] ,
    \xOut[14] ,
    \xOut[15] ,
    bftClk,
    fifo_out,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7);
  output [15:0]\xOut[0] ;
  output [15:0]\xOut[1] ;
  output [15:0]\xOut[2] ;
  output [15:0]\xOut[3] ;
  output [15:0]\xOut[4] ;
  output [15:0]\xOut[5] ;
  output [15:0]\xOut[6] ;
  output [15:0]\xOut[7] ;
  output [15:0]\xOut[8] ;
  output [15:0]\xOut[9] ;
  output [15:0]\xOut[10] ;
  output [15:0]\xOut[11] ;
  output [15:0]\xOut[12] ;
  output [15:0]\xOut[13] ;
  output [15:0]\xOut[14] ;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [31:0]fifo_out;
  input [31:0]I1;
  input [31:0]I2;
  input [31:0]I3;
  input [31:0]I4;
  input [31:0]I5;
  input [31:0]I6;
  input [31:0]I7;

  wire [31:0]I1;
  wire [31:0]I2;
  wire [31:0]I3;
  wire [31:0]I4;
  wire [31:0]I5;
  wire [31:0]I6;
  wire [31:0]I7;
  wire bftClk;
  wire [31:0]fifo_out;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[11] ;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[13] ;
  wire [15:0]\xOut[14] ;
  wire [15:0]\xOut[15] ;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[2] ;
  wire [15:0]\xOut[3] ;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[5] ;
  wire [15:0]\xOut[6] ;
  wire [15:0]\xOut[7] ;
  wire [15:0]\xOut[8] ;
  wire [15:0]\xOut[9] ;

zynq_bd_coreTransform_54 \transformLoop[0].ct 
       (.bftClk(bftClk),
        .fifo_out(fifo_out),
        .\xOut[0] (\xOut[0] ),
        .\xOut[1] (\xOut[1] ));
zynq_bd_coreTransform_55 \transformLoop[1].ct 
       (.I1(I1),
        .bftClk(bftClk),
        .\xOut[2] (\xOut[2] ),
        .\xOut[3] (\xOut[3] ));
zynq_bd_coreTransform_56 \transformLoop[2].ct 
       (.I2(I2),
        .bftClk(bftClk),
        .\xOut[4] (\xOut[4] ),
        .\xOut[5] (\xOut[5] ));
zynq_bd_coreTransform_57 \transformLoop[3].ct 
       (.I3(I3),
        .bftClk(bftClk),
        .\xOut[6] (\xOut[6] ),
        .\xOut[7] (\xOut[7] ));
zynq_bd_coreTransform_58 \transformLoop[4].ct 
       (.I4(I4),
        .bftClk(bftClk),
        .\xOut[8] (\xOut[8] ),
        .\xOut[9] (\xOut[9] ));
zynq_bd_coreTransform_59 \transformLoop[5].ct 
       (.I5(I5),
        .bftClk(bftClk),
        .\xOut[10] (\xOut[10] ),
        .\xOut[11] (\xOut[11] ));
zynq_bd_coreTransform_60 \transformLoop[6].ct 
       (.I6(I6),
        .bftClk(bftClk),
        .\xOut[12] (\xOut[12] ),
        .\xOut[13] (\xOut[13] ));
zynq_bd_coreTransform_61 \transformLoop[7].ct 
       (.I7(I7),
        .bftClk(bftClk),
        .\xOut[14] (\xOut[14] ),
        .\xOut[15] (\xOut[15] ));
endmodule

(* ORIG_REF_NAME = "round_2" *) 
module zynq_bd_round_2
   (O1,
    \xOut[2] ,
    O2,
    \xOut[3] ,
    O3,
    \xOut[6] ,
    O4,
    \xOut[7] ,
    O5,
    \xOut[10] ,
    O6,
    \xOut[11] ,
    O7,
    \xOut[14] ,
    O8,
    \xOut[15] ,
    bftClk,
    xStep,
    \xOut[0] ,
    I1,
    \xOut[1] ,
    I2,
    \xOut[4] ,
    I3,
    \xOut[5] ,
    I4,
    \xOut[8] ,
    I5,
    \xOut[9] ,
    I6,
    \xOut[12] ,
    I7,
    \xOut[13] );
  output [15:0]O1;
  output [15:0]\xOut[2] ;
  output [15:0]O2;
  output [15:0]\xOut[3] ;
  output [15:0]O3;
  output [15:0]\xOut[6] ;
  output [15:0]O4;
  output [15:0]\xOut[7] ;
  output [15:0]O5;
  output [15:0]\xOut[10] ;
  output [15:0]O6;
  output [15:0]\xOut[11] ;
  output [15:0]O7;
  output [15:0]\xOut[14] ;
  output [15:0]O8;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [15:0]xStep;
  input [15:0]\xOut[0] ;
  input [15:0]I1;
  input [15:0]\xOut[1] ;
  input [15:0]I2;
  input [15:0]\xOut[4] ;
  input [15:0]I3;
  input [15:0]\xOut[5] ;
  input [15:0]I4;
  input [15:0]\xOut[8] ;
  input [15:0]I5;
  input [15:0]\xOut[9] ;
  input [15:0]I6;
  input [15:0]\xOut[12] ;
  input [15:0]I7;
  input [15:0]\xOut[13] ;

  wire [15:0]I1;
  wire [15:0]I2;
  wire [15:0]I3;
  wire [15:0]I4;
  wire [15:0]I5;
  wire [15:0]I6;
  wire [15:0]I7;
  wire [15:0]O1;
  wire [15:0]O2;
  wire [15:0]O3;
  wire [15:0]O4;
  wire [15:0]O5;
  wire [15:0]O6;
  wire [15:0]O7;
  wire [15:0]O8;
  wire bftClk;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[11] ;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[13] ;
  wire [15:0]\xOut[14] ;
  wire [15:0]\xOut[15] ;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[2] ;
  wire [15:0]\xOut[3] ;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[5] ;
  wire [15:0]\xOut[6] ;
  wire [15:0]\xOut[7] ;
  wire [15:0]\xOut[8] ;
  wire [15:0]\xOut[9] ;
  wire [15:0]xStep;

zynq_bd_coreTransform_46 ct0
       (.O1(O1),
        .bftClk(bftClk),
        .\xOut[0] (\xOut[0] ),
        .\xOut[2] (\xOut[2] ),
        .xStep(xStep));
zynq_bd_coreTransform_47 ct1
       (.I1(I1),
        .O2(O2),
        .bftClk(bftClk),
        .\xOut[1] (\xOut[1] ),
        .\xOut[3] (\xOut[3] ));
zynq_bd_coreTransform_48 ct2
       (.I2(I2),
        .O3(O3),
        .bftClk(bftClk),
        .\xOut[4] (\xOut[4] ),
        .\xOut[6] (\xOut[6] ));
zynq_bd_coreTransform_49 ct3
       (.I3(I3),
        .O4(O4),
        .bftClk(bftClk),
        .\xOut[5] (\xOut[5] ),
        .\xOut[7] (\xOut[7] ));
zynq_bd_coreTransform_50 ct4
       (.I4(I4),
        .O5(O5),
        .bftClk(bftClk),
        .\xOut[10] (\xOut[10] ),
        .\xOut[8] (\xOut[8] ));
zynq_bd_coreTransform_51 ct5
       (.I5(I5),
        .O6(O6),
        .bftClk(bftClk),
        .\xOut[11] (\xOut[11] ),
        .\xOut[9] (\xOut[9] ));
zynq_bd_coreTransform_52 ct6
       (.I6(I6),
        .O7(O7),
        .bftClk(bftClk),
        .\xOut[12] (\xOut[12] ),
        .\xOut[14] (\xOut[14] ));
zynq_bd_coreTransform_53 ct7
       (.I7(I7),
        .O8(O8),
        .bftClk(bftClk),
        .\xOut[13] (\xOut[13] ),
        .\xOut[15] (\xOut[15] ));
endmodule

(* ORIG_REF_NAME = "round_3" *) 
module zynq_bd_round_3
   (\xOut[0] ,
    \xOut[4] ,
    \xOut[8] ,
    \xOut[12] ,
    \xOut[1] ,
    \xOut[5] ,
    \xOut[9] ,
    \xOut[13] ,
    O3,
    \xOut[6] ,
    O4,
    \xOut[14] ,
    O7,
    \xOut[7] ,
    O8,
    \xOut[15] ,
    bftClk,
    xStep,
    O1,
    I1,
    O5,
    I2,
    O2,
    I3,
    O6,
    I4,
    \xOut[2] ,
    I5,
    \xOut[10] ,
    I6,
    \xOut[3] ,
    I7,
    \xOut[11] );
  output [15:0]\xOut[0] ;
  output [15:0]\xOut[4] ;
  output [15:0]\xOut[8] ;
  output [15:0]\xOut[12] ;
  output [15:0]\xOut[1] ;
  output [15:0]\xOut[5] ;
  output [15:0]\xOut[9] ;
  output [15:0]\xOut[13] ;
  output [15:0]O3;
  output [15:0]\xOut[6] ;
  output [15:0]O4;
  output [15:0]\xOut[14] ;
  output [15:0]O7;
  output [15:0]\xOut[7] ;
  output [15:0]O8;
  output [15:0]\xOut[15] ;
  input bftClk;
  input [15:0]xStep;
  input [15:0]O1;
  input [15:0]I1;
  input [15:0]O5;
  input [15:0]I2;
  input [15:0]O2;
  input [15:0]I3;
  input [15:0]O6;
  input [15:0]I4;
  input [15:0]\xOut[2] ;
  input [15:0]I5;
  input [15:0]\xOut[10] ;
  input [15:0]I6;
  input [15:0]\xOut[3] ;
  input [15:0]I7;
  input [15:0]\xOut[11] ;

  wire [15:0]I1;
  wire [15:0]I2;
  wire [15:0]I3;
  wire [15:0]I4;
  wire [15:0]I5;
  wire [15:0]I6;
  wire [15:0]I7;
  wire [15:0]O1;
  wire [15:0]O2;
  wire [15:0]O3;
  wire [15:0]O4;
  wire [15:0]O5;
  wire [15:0]O6;
  wire [15:0]O7;
  wire [15:0]O8;
  wire bftClk;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[10] ;
  wire [15:0]\xOut[11] ;
  wire [15:0]\xOut[12] ;
  wire [15:0]\xOut[13] ;
  wire [15:0]\xOut[14] ;
  wire [15:0]\xOut[15] ;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[2] ;
  wire [15:0]\xOut[3] ;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[5] ;
  wire [15:0]\xOut[6] ;
  wire [15:0]\xOut[7] ;
  wire [15:0]\xOut[8] ;
  wire [15:0]\xOut[9] ;
  wire [15:0]xStep;

zynq_bd_coreTransform_38 \transformLoop[0].ct0 
       (.O1(O1),
        .bftClk(bftClk),
        .\xOut[0] (\xOut[0] ),
        .\xOut[4] (\xOut[4] ),
        .xStep(xStep));
zynq_bd_coreTransform_39 \transformLoop[0].ct1 
       (.I1(I1),
        .O5(O5),
        .bftClk(bftClk),
        .\xOut[12] (\xOut[12] ),
        .\xOut[8] (\xOut[8] ));
zynq_bd_coreTransform_40 \transformLoop[1].ct0 
       (.I2(I2),
        .O2(O2),
        .bftClk(bftClk),
        .\xOut[1] (\xOut[1] ),
        .\xOut[5] (\xOut[5] ));
zynq_bd_coreTransform_41 \transformLoop[1].ct1 
       (.I3(I3),
        .O6(O6),
        .bftClk(bftClk),
        .\xOut[13] (\xOut[13] ),
        .\xOut[9] (\xOut[9] ));
zynq_bd_coreTransform_42 \transformLoop[2].ct0 
       (.I4(I4),
        .O3(O3),
        .bftClk(bftClk),
        .\xOut[2] (\xOut[2] ),
        .\xOut[6] (\xOut[6] ));
zynq_bd_coreTransform_43 \transformLoop[2].ct1 
       (.I5(I5),
        .O4(O4),
        .bftClk(bftClk),
        .\xOut[10] (\xOut[10] ),
        .\xOut[14] (\xOut[14] ));
zynq_bd_coreTransform_44 \transformLoop[3].ct0 
       (.I6(I6),
        .O7(O7),
        .bftClk(bftClk),
        .\xOut[3] (\xOut[3] ),
        .\xOut[7] (\xOut[7] ));
zynq_bd_coreTransform_45 \transformLoop[3].ct1 
       (.I7(I7),
        .O8(O8),
        .bftClk(bftClk),
        .\xOut[11] (\xOut[11] ),
        .\xOut[15] (\xOut[15] ));
endmodule

(* ORIG_REF_NAME = "round_4" *) 
module zynq_bd_round_4
   (din,
    O1,
    O2,
    O4,
    O5,
    O6,
    O8,
    O9,
    bftClk,
    xStep,
    \xOut[0] ,
    I1,
    \xOut[1] ,
    I2,
    O3,
    I3,
    O7,
    I4,
    \xOut[4] ,
    I5,
    \xOut[5] ,
    I6,
    \xOut[6] ,
    I7,
    \xOut[7] );
  output [31:0]din;
  output [31:0]O1;
  output [31:0]O2;
  output [31:0]O4;
  output [31:0]O5;
  output [31:0]O6;
  output [31:0]O8;
  output [31:0]O9;
  input bftClk;
  input [15:0]xStep;
  input [15:0]\xOut[0] ;
  input [15:0]I1;
  input [15:0]\xOut[1] ;
  input [15:0]I2;
  input [15:0]O3;
  input [15:0]I3;
  input [15:0]O7;
  input [15:0]I4;
  input [15:0]\xOut[4] ;
  input [15:0]I5;
  input [15:0]\xOut[5] ;
  input [15:0]I6;
  input [15:0]\xOut[6] ;
  input [15:0]I7;
  input [15:0]\xOut[7] ;

  wire [15:0]I1;
  wire [15:0]I2;
  wire [15:0]I3;
  wire [15:0]I4;
  wire [15:0]I5;
  wire [15:0]I6;
  wire [15:0]I7;
  wire [31:0]O1;
  wire [31:0]O2;
  wire [15:0]O3;
  wire [31:0]O4;
  wire [31:0]O5;
  wire [31:0]O6;
  wire [15:0]O7;
  wire [31:0]O8;
  wire [31:0]O9;
  wire bftClk;
  wire [31:0]din;
  wire [15:0]\xOut[0] ;
  wire [15:0]\xOut[1] ;
  wire [15:0]\xOut[4] ;
  wire [15:0]\xOut[5] ;
  wire [15:0]\xOut[6] ;
  wire [15:0]\xOut[7] ;
  wire [15:0]xStep;

zynq_bd_coreTransform \transformLoop[0].ct 
       (.O1(O1[15:0]),
        .bftClk(bftClk),
        .din(din[15:0]),
        .\xOut[0] (\xOut[0] ),
        .xStep(xStep));
zynq_bd_coreTransform_31 \transformLoop[1].ct 
       (.I1(I1),
        .O1(O1[31:16]),
        .bftClk(bftClk),
        .din(din[31:16]),
        .\xOut[1] (\xOut[1] ));
zynq_bd_coreTransform_32 \transformLoop[2].ct 
       (.I2(I2),
        .O2(O2[15:0]),
        .O3(O3),
        .O4(O4[15:0]),
        .bftClk(bftClk));
zynq_bd_coreTransform_33 \transformLoop[3].ct 
       (.I3(I3),
        .O2(O2[31:16]),
        .O4(O4[31:16]),
        .O7(O7),
        .bftClk(bftClk));
zynq_bd_coreTransform_34 \transformLoop[4].ct 
       (.I4(I4),
        .O5(O5[15:0]),
        .O6(O6[15:0]),
        .bftClk(bftClk),
        .\xOut[4] (\xOut[4] ));
zynq_bd_coreTransform_35 \transformLoop[5].ct 
       (.I5(I5),
        .O5(O5[31:16]),
        .O6(O6[31:16]),
        .bftClk(bftClk),
        .\xOut[5] (\xOut[5] ));
zynq_bd_coreTransform_36 \transformLoop[6].ct 
       (.I6(I6),
        .O8(O8[15:0]),
        .O9(O9[15:0]),
        .bftClk(bftClk),
        .\xOut[6] (\xOut[6] ));
zynq_bd_coreTransform_37 \transformLoop[7].ct 
       (.I7(I7),
        .O8(O8[31:16]),
        .O9(O9[31:16]),
        .bftClk(bftClk),
        .\xOut[7] (\xOut[7] ));
endmodule

(* ORIG_REF_NAME = "s00_couplers_imp_N4FNZN" *) 
module zynq_bd_s00_couplers_imp_N4FNZN
   (S00_AXI_awready,
    S00_AXI_wready,
    S00_AXI_bid,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_arready,
    S00_AXI_rid,
    S00_AXI_rdata,
    S00_AXI_rresp,
    S00_AXI_rlast,
    S00_AXI_rvalid,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    s_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    s_axi_arvalid,
    s_axi_rready,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_awid,
    S00_AXI_awaddr,
    S00_AXI_awlen,
    S00_AXI_awsize,
    S00_AXI_awburst,
    S00_AXI_awlock,
    S00_AXI_awcache,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awvalid,
    S00_AXI_wid,
    S00_AXI_wdata,
    S00_AXI_wstrb,
    S00_AXI_wlast,
    S00_AXI_wvalid,
    S00_AXI_bready,
    S00_AXI_arid,
    S00_AXI_araddr,
    S00_AXI_arlen,
    S00_AXI_arsize,
    S00_AXI_arburst,
    S00_AXI_arlock,
    S00_AXI_arcache,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arvalid,
    S00_AXI_rready,
    s_axi_awready,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid);
  output S00_AXI_awready;
  output S00_AXI_wready;
  output [11:0]S00_AXI_bid;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output S00_AXI_arready;
  output [11:0]S00_AXI_rid;
  output [31:0]S00_AXI_rdata;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rlast;
  output S00_AXI_rvalid;
  output [11:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [0:0]s_axi_awvalid;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output [0:0]s_axi_wlast;
  output [0:0]s_axi_wvalid;
  output [0:0]s_axi_bready;
  output [11:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [0:0]s_axi_arvalid;
  output [0:0]s_axi_rready;
  input S00_ACLK;
  input [0:0]S00_ARESETN;
  input [11:0]S00_AXI_awid;
  input [31:0]S00_AXI_awaddr;
  input [3:0]S00_AXI_awlen;
  input [2:0]S00_AXI_awsize;
  input [1:0]S00_AXI_awburst;
  input [1:0]S00_AXI_awlock;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  input S00_AXI_awvalid;
  input [11:0]S00_AXI_wid;
  input [31:0]S00_AXI_wdata;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wlast;
  input S00_AXI_wvalid;
  input S00_AXI_bready;
  input [11:0]S00_AXI_arid;
  input [31:0]S00_AXI_araddr;
  input [3:0]S00_AXI_arlen;
  input [2:0]S00_AXI_arsize;
  input [1:0]S00_AXI_arburst;
  input [1:0]S00_AXI_arlock;
  input [3:0]S00_AXI_arcache;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  input S00_AXI_arvalid;
  input S00_AXI_rready;
  input [0:0]s_axi_awready;
  input [0:0]s_axi_wready;
  input [11:0]s_axi_bid;
  input [1:0]s_axi_bresp;
  input [0:0]s_axi_bvalid;
  input [0:0]s_axi_arready;
  input [11:0]s_axi_rid;
  input [31:0]s_axi_rdata;
  input [1:0]s_axi_rresp;
  input [0:0]s_axi_rlast;
  input [0:0]s_axi_rvalid;

  wire S00_ACLK;
  wire [0:0]S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [11:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire [0:0]m_axi_arlock;
  wire [2:0]m_axi_arprot;
  wire [3:0]m_axi_arqos;
  wire [2:0]m_axi_arsize;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [11:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire [2:0]m_axi_awsize;
  wire [31:0]m_axi_wdata;
  wire [3:0]m_axi_wstrb;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire [3:0]NLW_auto_pc_m_axi_arregion_UNCONNECTED;
  wire [3:0]NLW_auto_pc_m_axi_awregion_UNCONNECTED;

(* CHECK_LICENSE_TYPE = "zynq_bd_auto_pc_1,axi_protocol_converter_v2_1_axi_protocol_converter,{}" *) 
   (* core_generation_info = "zynq_bd_auto_pc_1,axi_protocol_converter_v2_1_axi_protocol_converter,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_protocol_converter,x_ipVersion=2.1,x_ipCoreRevision=3,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_M_AXI_PROTOCOL=0,C_S_AXI_PROTOCOL=1,C_IGNORE_ID=0,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1,C_AXI_SUPPORTS_READ=1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_TRANSLATION_MODE=2}" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* x_core_info = "axi_protocol_converter_v2_1_axi_protocol_converter,Vivado 2014.3" *) 
   zynq_bd_zynq_bd_auto_pc_1 auto_pc
       (.aclk(S00_ACLK),
        .aresetn(S00_ARESETN),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(s_axi_arready),
        .m_axi_arregion(NLW_auto_pc_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(s_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(s_axi_awready),
        .m_axi_awregion(NLW_auto_pc_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(s_axi_awvalid),
        .m_axi_bid(s_axi_bid),
        .m_axi_bready(s_axi_bready),
        .m_axi_bresp(s_axi_bresp),
        .m_axi_bvalid(s_axi_bvalid),
        .m_axi_rdata(s_axi_rdata),
        .m_axi_rid(s_axi_rid),
        .m_axi_rlast(s_axi_rlast),
        .m_axi_rready(s_axi_rready),
        .m_axi_rresp(s_axi_rresp),
        .m_axi_rvalid(s_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(s_axi_wlast),
        .m_axi_wready(s_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(s_axi_wvalid),
        .s_axi_araddr(S00_AXI_araddr),
        .s_axi_arburst(S00_AXI_arburst),
        .s_axi_arcache(S00_AXI_arcache),
        .s_axi_arid(S00_AXI_arid),
        .s_axi_arlen(S00_AXI_arlen),
        .s_axi_arlock(S00_AXI_arlock),
        .s_axi_arprot(S00_AXI_arprot),
        .s_axi_arqos(S00_AXI_arqos),
        .s_axi_arready(S00_AXI_arready),
        .s_axi_arsize(S00_AXI_arsize),
        .s_axi_arvalid(S00_AXI_arvalid),
        .s_axi_awaddr(S00_AXI_awaddr),
        .s_axi_awburst(S00_AXI_awburst),
        .s_axi_awcache(S00_AXI_awcache),
        .s_axi_awid(S00_AXI_awid),
        .s_axi_awlen(S00_AXI_awlen),
        .s_axi_awlock(S00_AXI_awlock),
        .s_axi_awprot(S00_AXI_awprot),
        .s_axi_awqos(S00_AXI_awqos),
        .s_axi_awready(S00_AXI_awready),
        .s_axi_awsize(S00_AXI_awsize),
        .s_axi_awvalid(S00_AXI_awvalid),
        .s_axi_bid(S00_AXI_bid),
        .s_axi_bready(S00_AXI_bready),
        .s_axi_bresp(S00_AXI_bresp),
        .s_axi_bvalid(S00_AXI_bvalid),
        .s_axi_rdata(S00_AXI_rdata),
        .s_axi_rid(S00_AXI_rid),
        .s_axi_rlast(S00_AXI_rlast),
        .s_axi_rready(S00_AXI_rready),
        .s_axi_rresp(S00_AXI_rresp),
        .s_axi_rvalid(S00_AXI_rvalid),
        .s_axi_wdata(S00_AXI_wdata),
        .s_axi_wid(S00_AXI_wid),
        .s_axi_wlast(S00_AXI_wlast),
        .s_axi_wready(S00_AXI_wready),
        .s_axi_wstrb(S00_AXI_wstrb),
        .s_axi_wvalid(S00_AXI_wvalid));
endmodule

(* ORIG_REF_NAME = "sequence" *) 
module zynq_bd_sequence
   (Core,
    bsr,
    pr,
    p_0_out,
    O1,
    lpf_int,
    slowest_sync_clk);
  output Core;
  output bsr;
  output pr;
  output p_0_out;
  output O1;
  input lpf_int;
  input slowest_sync_clk;

  wire Core;
  wire O1;
  wire bsr;
  wire lpf_int;
  wire n_0_Core_i_1;
  wire \n_0_bsr_dec_reg[0] ;
  wire \n_0_bsr_dec_reg[1] ;
  wire \n_0_bsr_dec_reg[2] ;
  wire n_0_bsr_i_1;
  wire \n_0_core_dec[0]_i_1 ;
  wire \n_0_core_dec[2]_i_1 ;
  wire \n_0_core_dec_reg[0] ;
  wire \n_0_core_dec_reg[1] ;
  wire \n_0_core_dec_reg[2] ;
  wire n_0_from_sys_i_1;
  wire \n_0_pr_dec_reg[0] ;
  wire \n_0_pr_dec_reg[1] ;
  wire \n_0_pr_dec_reg[2] ;
  wire n_0_pr_i_1;
  wire n_1_SEQ_COUNTER;
  wire n_2_SEQ_COUNTER;
  wire n_3_SEQ_COUNTER;
  wire p_0_out;
  wire [2:0]p_3_out;
  wire [2:0]p_5_out;
  wire pr;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

(* SOFT_HLUTNM = "soft_lutpair548" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn[0]_i_1 
       (.I0(bsr),
        .O(p_0_out));
(* SOFT_HLUTNM = "soft_lutpair550" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn[0]_i_1 
       (.I0(pr),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair549" *) 
   LUT2 #(
    .INIT(4'h2)) 
     Core_i_1
       (.I0(Core),
        .I1(\n_0_core_dec_reg[2] ),
        .O(n_0_Core_i_1));
FDSE #(
    .INIT(1'b0)) 
     Core_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(n_0_Core_i_1),
        .Q(Core),
        .S(lpf_int));
zynq_bd_upcnt_n SEQ_COUNTER
       (.D(p_3_out[1]),
        .Q({n_1_SEQ_COUNTER,n_2_SEQ_COUNTER,n_3_SEQ_COUNTER}),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en),
        .slowest_sync_clk(slowest_sync_clk));
(* SOFT_HLUTNM = "soft_lutpair547" *) 
   LUT4 #(
    .INIT(16'h0804)) 
     \bsr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(n_3_SEQ_COUNTER),
        .I2(n_1_SEQ_COUNTER),
        .I3(n_2_SEQ_COUNTER),
        .O(p_5_out[0]));
LUT2 #(
    .INIT(4'h8)) 
     \bsr_dec[2]_i_1 
       (.I0(\n_0_bsr_dec_reg[1] ),
        .I1(\n_0_bsr_dec_reg[0] ),
        .O(p_5_out[2]));
FDRE #(
    .INIT(1'b0)) 
     \bsr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(\n_0_bsr_dec_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \bsr_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(\n_0_bsr_dec_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \bsr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[2]),
        .Q(\n_0_bsr_dec_reg[2] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair548" *) 
   LUT2 #(
    .INIT(4'h2)) 
     bsr_i_1
       (.I0(bsr),
        .I1(\n_0_bsr_dec_reg[2] ),
        .O(n_0_bsr_i_1));
FDSE #(
    .INIT(1'b0)) 
     bsr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(n_0_bsr_i_1),
        .Q(bsr),
        .S(lpf_int));
(* SOFT_HLUTNM = "soft_lutpair547" *) 
   LUT4 #(
    .INIT(16'h8040)) 
     \core_dec[0]_i_1 
       (.I0(n_2_SEQ_COUNTER),
        .I1(n_3_SEQ_COUNTER),
        .I2(n_1_SEQ_COUNTER),
        .I3(seq_cnt_en),
        .O(\n_0_core_dec[0]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \core_dec[2]_i_1 
       (.I0(\n_0_core_dec_reg[1] ),
        .I1(\n_0_core_dec_reg[0] ),
        .O(\n_0_core_dec[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \core_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\n_0_core_dec[0]_i_1 ),
        .Q(\n_0_core_dec_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \core_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(\n_0_core_dec_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \core_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\n_0_core_dec[2]_i_1 ),
        .Q(\n_0_core_dec_reg[2] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair549" *) 
   LUT2 #(
    .INIT(4'h8)) 
     from_sys_i_1
       (.I0(Core),
        .I1(seq_cnt_en),
        .O(n_0_from_sys_i_1));
FDSE from_sys_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(n_0_from_sys_i_1),
        .Q(seq_cnt_en),
        .S(lpf_int));
LUT4 #(
    .INIT(16'h1080)) 
     \pr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(n_1_SEQ_COUNTER),
        .I2(n_3_SEQ_COUNTER),
        .I3(n_2_SEQ_COUNTER),
        .O(p_3_out[0]));
LUT2 #(
    .INIT(4'h8)) 
     \pr_dec[2]_i_1 
       (.I0(\n_0_pr_dec_reg[1] ),
        .I1(\n_0_pr_dec_reg[0] ),
        .O(p_3_out[2]));
FDRE #(
    .INIT(1'b0)) 
     \pr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(\n_0_pr_dec_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \pr_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(\n_0_pr_dec_reg[1] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \pr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(\n_0_pr_dec_reg[2] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair550" *) 
   LUT2 #(
    .INIT(4'h2)) 
     pr_i_1
       (.I0(pr),
        .I1(\n_0_pr_dec_reg[2] ),
        .O(n_0_pr_i_1));
FDSE #(
    .INIT(1'b0)) 
     pr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(n_0_pr_i_1),
        .Q(pr),
        .S(lpf_int));
FDRE #(
    .INIT(1'b0)) 
     seq_clr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module zynq_bd_slave_attachment
   (O1,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_arready,
    O2,
    O3,
    D,
    E,
    O4,
    s_axi_rdata,
    s_axi_aclk,
    ip2bus_wrack_i_D1,
    s_axi_arvalid,
    ip2bus_rdack_i_D1,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wdata,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_aresetn,
    bus2ip_reset,
    I1,
    I2,
    Q);
  output O1;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_arready;
  output O2;
  output O3;
  output [3:0]D;
  output [0:0]E;
  output [0:0]O4;
  output [3:0]s_axi_rdata;
  input s_axi_aclk;
  input ip2bus_wrack_i_D1;
  input s_axi_arvalid;
  input ip2bus_rdack_i_D1;
  input [1:0]s_axi_awaddr;
  input [1:0]s_axi_araddr;
  input [7:0]s_axi_wdata;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_aresetn;
  input bus2ip_reset;
  input I1;
  input I2;
  input [3:0]Q;

  wire [3:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire [3:0]Q;
  wire bus2ip_reset;
  wire ip2bus_rdack_i_D1;
  wire ip2bus_wrack_i_D1;
  wire \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] ;
  wire \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] ;
  wire \n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] ;
  wire n_0_s_axi_bvalid_i_i_1;
  wire \n_0_s_axi_rdata_i[3]_i_1 ;
  wire n_0_s_axi_rvalid_i_i_1;
  wire \n_0_state[0]_i_1 ;
  wire \n_0_state[1]_i_1 ;
  wire \n_0_state[1]_i_2 ;
  wire \n_0_state[1]_i_3 ;
  wire \n_0_state_reg[0] ;
  wire \n_0_state_reg[1] ;
  wire p_2_out;
  wire [3:0]plusOp;
  wire s_axi_aclk;
  wire [1:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [1:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [3:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [7:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire timeout;

(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] ),
        .O(plusOp[0]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] ),
        .I1(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] ),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] ),
        .I1(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] ),
        .I2(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] ),
        .O(plusOp[2]));
LUT2 #(
    .INIT(4'h9)) 
     \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\n_0_state_reg[0] ),
        .I1(\n_0_state_reg[1] ),
        .O(p_2_out));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] ),
        .I1(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] ),
        .I2(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] ),
        .I3(timeout),
        .O(plusOp[3]));
FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] ),
        .R(p_2_out));
FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] ),
        .R(p_2_out));
FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\n_0_INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] ),
        .R(p_2_out));
FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(timeout),
        .R(p_2_out));
zynq_bd_address_decoder I_DECODER
       (.D(D),
        .E(E),
        .I1(timeout),
        .I2(I1),
        .I3(I2),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .Q({\n_0_state_reg[1] ,\n_0_state_reg[0] }),
        .bus2ip_reset(bus2ip_reset),
        .ip2bus_rdack_i_D1(ip2bus_rdack_i_D1),
        .ip2bus_wrack_i_D1(ip2bus_wrack_i_D1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT2 #(
    .INIT(4'hE)) 
     s_axi_arready_INST_0
       (.I0(ip2bus_rdack_i_D1),
        .I1(timeout),
        .O(s_axi_arready));
LUT6 #(
    .INIT(64'h000020200000FF20)) 
     s_axi_bvalid_i_i_1
       (.I0(s_axi_awready),
        .I1(\n_0_state_reg[0] ),
        .I2(\n_0_state_reg[1] ),
        .I3(s_axi_bvalid),
        .I4(bus2ip_reset),
        .I5(s_axi_bready),
        .O(n_0_s_axi_bvalid_i_i_1));
FDRE #(
    .INIT(1'b0)) 
     s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_s_axi_bvalid_i_i_1),
        .Q(s_axi_bvalid),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \s_axi_rdata_i[3]_i_1 
       (.I0(\n_0_state_reg[0] ),
        .I1(\n_0_state_reg[1] ),
        .O(\n_0_s_axi_rdata_i[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\n_0_s_axi_rdata_i[3]_i_1 ),
        .D(Q[0]),
        .Q(s_axi_rdata[0]),
        .R(bus2ip_reset));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\n_0_s_axi_rdata_i[3]_i_1 ),
        .D(Q[1]),
        .Q(s_axi_rdata[1]),
        .R(bus2ip_reset));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\n_0_s_axi_rdata_i[3]_i_1 ),
        .D(Q[2]),
        .Q(s_axi_rdata[2]),
        .R(bus2ip_reset));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\n_0_s_axi_rdata_i[3]_i_1 ),
        .D(Q[3]),
        .Q(s_axi_rdata[3]),
        .R(bus2ip_reset));
LUT6 #(
    .INIT(64'h0000E0E00000FFE0)) 
     s_axi_rvalid_i_i_1
       (.I0(timeout),
        .I1(ip2bus_rdack_i_D1),
        .I2(\n_0_s_axi_rdata_i[3]_i_1 ),
        .I3(s_axi_rvalid),
        .I4(bus2ip_reset),
        .I5(s_axi_rready),
        .O(n_0_s_axi_rvalid_i_i_1));
FDRE #(
    .INIT(1'b0)) 
     s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_s_axi_rvalid_i_i_1),
        .Q(s_axi_rvalid),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT2 #(
    .INIT(4'hE)) 
     s_axi_wready_INST_0
       (.I0(ip2bus_wrack_i_D1),
        .I1(timeout),
        .O(s_axi_awready));
LUT6 #(
    .INIT(64'h5555FFFFFDA8FDA8)) 
     \state[0]_i_1 
       (.I0(\n_0_state_reg[1] ),
        .I1(timeout),
        .I2(ip2bus_wrack_i_D1),
        .I3(s_axi_arvalid),
        .I4(\n_0_state[1]_i_2 ),
        .I5(\n_0_state_reg[0] ),
        .O(\n_0_state[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF4440EEEA)) 
     \state[1]_i_1 
       (.I0(\n_0_state_reg[1] ),
        .I1(\n_0_state_reg[0] ),
        .I2(timeout),
        .I3(ip2bus_rdack_i_D1),
        .I4(\n_0_state[1]_i_2 ),
        .I5(\n_0_state[1]_i_3 ),
        .O(\n_0_state[1]_i_1 ));
LUT4 #(
    .INIT(16'hF888)) 
     \state[1]_i_2 
       (.I0(s_axi_rready),
        .I1(s_axi_rvalid),
        .I2(s_axi_bready),
        .I3(s_axi_bvalid),
        .O(\n_0_state[1]_i_2 ));
LUT5 #(
    .INIT(32'h22223222)) 
     \state[1]_i_3 
       (.I0(\n_0_state_reg[1] ),
        .I1(\n_0_state_reg[0] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .O(\n_0_state[1]_i_3 ));
FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_state[0]_i_1 ),
        .Q(\n_0_state_reg[0] ),
        .R(bus2ip_reset));
FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_state[1]_i_1 ),
        .Q(\n_0_state_reg[1] ),
        .R(bus2ip_reset));
endmodule

(* ORIG_REF_NAME = "sng_port_arb" *) 
module zynq_bd_sng_port_arb
   (s_axi_awready,
    s_axi_arready,
    p_0_out,
    p_1_out,
    E,
    ar_active_re,
    bram_we_a,
    O1,
    I1,
    s_axi_aclk,
    aw_active_d1,
    I2,
    I3,
    I4,
    s_axi_awvalid,
    s_axi_arvalid,
    I5,
    s_axi_rready,
    ar_active_d1,
    Q,
    s_axi_aresetn);
  output s_axi_awready;
  output s_axi_arready;
  output p_0_out;
  output p_1_out;
  output [0:0]E;
  output ar_active_re;
  output [3:0]bram_we_a;
  output O1;
  input I1;
  input s_axi_aclk;
  input aw_active_d1;
  input I2;
  input I3;
  input I4;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input I5;
  input s_axi_rready;
  input ar_active_d1;
  input [3:0]Q;
  input s_axi_aresetn;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire [3:0]Q;
  wire ar_active_cmb;
  wire ar_active_d1;
  wire ar_active_re;
  wire [1:0]arb_sm_cs;
  wire aw_active_d1;
  wire axi_arready_cmb;
  wire axi_awready_cmb;
  wire [3:0]bram_we_a;
  wire last_arb_won;
  wire n_0_ar_active_i_1;
  wire n_0_ar_active_i_2;
  wire \n_0_arb_sm_cs[0]_i_1 ;
  wire \n_0_arb_sm_cs[0]_i_2 ;
  wire \n_0_arb_sm_cs[0]_i_3 ;
  wire \n_0_arb_sm_cs[0]_i_4 ;
  wire \n_0_arb_sm_cs[1]_i_1 ;
  wire n_0_aw_active_i_1;
  wire n_0_axi_arready_int_i_2;
  wire n_0_axi_awready_int_i_3;
  wire n_0_last_arb_won_i_1;
  wire n_0_last_arb_won_i_2;
  wire n_0_last_arb_won_i_3;
  wire p_0_out;
  wire p_1_out;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_rready;

(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'h0888)) 
     \GEN_AR_SNG.ar_active_d1_i_1 
       (.I0(p_0_out),
        .I1(s_axi_aresetn),
        .I2(s_axi_rready),
        .I3(I5),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFBAAA00008AAA)) 
     ar_active_i_1
       (.I0(p_0_out),
        .I1(arb_sm_cs[1]),
        .I2(I4),
        .I3(arb_sm_cs[0]),
        .I4(n_0_ar_active_i_2),
        .I5(ar_active_cmb),
        .O(n_0_ar_active_i_1));
LUT6 #(
    .INIT(64'h000000000F770000)) 
     ar_active_i_2
       (.I0(last_arb_won),
        .I1(s_axi_awvalid),
        .I2(I3),
        .I3(arb_sm_cs[1]),
        .I4(s_axi_arvalid),
        .I5(arb_sm_cs[0]),
        .O(n_0_ar_active_i_2));
LUT6 #(
    .INIT(64'hCCCC080CCCCC08CC)) 
     ar_active_i_3
       (.I0(I2),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(arb_sm_cs[0]),
        .I4(arb_sm_cs[1]),
        .I5(last_arb_won),
        .O(ar_active_cmb));
FDRE #(
    .INIT(1'b0)) 
     ar_active_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_ar_active_i_1),
        .Q(p_0_out),
        .R(I1));
LUT5 #(
    .INIT(32'hF0FFF800)) 
     \arb_sm_cs[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(arb_sm_cs[1]),
        .I2(\n_0_arb_sm_cs[0]_i_2 ),
        .I3(\n_0_arb_sm_cs[0]_i_3 ),
        .I4(arb_sm_cs[0]),
        .O(\n_0_arb_sm_cs[0]_i_1 ));
LUT6 #(
    .INIT(64'h0133000001030000)) 
     \arb_sm_cs[0]_i_2 
       (.I0(last_arb_won),
        .I1(arb_sm_cs[1]),
        .I2(arb_sm_cs[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .I5(I2),
        .O(\n_0_arb_sm_cs[0]_i_2 ));
LUT6 #(
    .INIT(64'hEEFFEFEFEEFFABAB)) 
     \arb_sm_cs[0]_i_3 
       (.I0(\n_0_arb_sm_cs[0]_i_4 ),
        .I1(arb_sm_cs[0]),
        .I2(I2),
        .I3(I3),
        .I4(arb_sm_cs[1]),
        .I5(I4),
        .O(\n_0_arb_sm_cs[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'h0000002A)) 
     \arb_sm_cs[0]_i_4 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(last_arb_won),
        .I3(arb_sm_cs[0]),
        .I4(arb_sm_cs[1]),
        .O(\n_0_arb_sm_cs[0]_i_4 ));
LUT6 #(
    .INIT(64'h33000E0E33000202)) 
     \arb_sm_cs[1]_i_1 
       (.I0(n_0_axi_awready_int_i_3),
        .I1(arb_sm_cs[0]),
        .I2(I2),
        .I3(I3),
        .I4(arb_sm_cs[1]),
        .I5(I4),
        .O(\n_0_arb_sm_cs[1]_i_1 ));
FDRE \arb_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_arb_sm_cs[0]_i_1 ),
        .Q(arb_sm_cs[0]),
        .R(I1));
FDRE \arb_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_arb_sm_cs[1]_i_1 ),
        .Q(arb_sm_cs[1]),
        .R(I1));
LUT6 #(
    .INIT(64'h3377307700440044)) 
     aw_active_i_1
       (.I0(I2),
        .I1(axi_awready_cmb),
        .I2(arb_sm_cs[0]),
        .I3(arb_sm_cs[1]),
        .I4(I3),
        .I5(p_1_out),
        .O(n_0_aw_active_i_1));
FDRE #(
    .INIT(1'b0)) 
     aw_active_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_aw_active_i_1),
        .Q(p_1_out),
        .R(I1));
LUT5 #(
    .INIT(32'h00007555)) 
     axi_arready_int_i_1
       (.I0(arb_sm_cs[0]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(I2),
        .I4(n_0_axi_arready_int_i_2),
        .O(axi_arready_cmb));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h0000BFFF)) 
     axi_arready_int_i_2
       (.I0(arb_sm_cs[1]),
        .I1(I5),
        .I2(s_axi_rready),
        .I3(arb_sm_cs[0]),
        .I4(n_0_ar_active_i_2),
        .O(n_0_axi_arready_int_i_2));
FDRE #(
    .INIT(1'b0)) 
     axi_arready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_cmb),
        .Q(s_axi_arready),
        .R(I1));
LUT6 #(
    .INIT(64'h0000080F00000800)) 
     axi_awready_int_i_1
       (.I0(I5),
        .I1(s_axi_rready),
        .I2(I2),
        .I3(arb_sm_cs[0]),
        .I4(arb_sm_cs[1]),
        .I5(n_0_axi_awready_int_i_3),
        .O(axi_awready_cmb));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT3 #(
    .INIT(8'h8F)) 
     axi_awready_int_i_3
       (.I0(last_arb_won),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .O(n_0_axi_awready_int_i_3));
FDRE #(
    .INIT(1'b0)) 
     axi_awready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_cmb),
        .Q(s_axi_awready),
        .R(I1));
LUT2 #(
    .INIT(4'h8)) 
     \bram_we_a[0]_INST_0 
       (.I0(p_1_out),
        .I1(Q[0]),
        .O(bram_we_a[0]));
LUT2 #(
    .INIT(4'h8)) 
     \bram_we_a[1]_INST_0 
       (.I0(p_1_out),
        .I1(Q[1]),
        .O(bram_we_a[1]));
LUT2 #(
    .INIT(4'h8)) 
     \bram_we_a[2]_INST_0 
       (.I0(p_1_out),
        .I1(Q[2]),
        .O(bram_we_a[2]));
LUT2 #(
    .INIT(4'h8)) 
     \bram_we_a[3]_INST_0 
       (.I0(p_1_out),
        .I1(Q[3]),
        .O(bram_we_a[3]));
LUT6 #(
    .INIT(64'hAAAAFFBFAAAA0080)) 
     last_arb_won_i_1
       (.I0(ar_active_cmb),
        .I1(n_0_last_arb_won_i_2),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .I4(n_0_last_arb_won_i_3),
        .I5(last_arb_won),
        .O(n_0_last_arb_won_i_1));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     last_arb_won_i_2
       (.I0(arb_sm_cs[0]),
        .I1(s_axi_rready),
        .I2(I5),
        .I3(arb_sm_cs[1]),
        .O(n_0_last_arb_won_i_2));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFBBB)) 
     last_arb_won_i_3
       (.I0(n_0_ar_active_i_2),
        .I1(arb_sm_cs[0]),
        .I2(s_axi_rready),
        .I3(I5),
        .I4(arb_sm_cs[1]),
        .I5(I2),
        .O(n_0_last_arb_won_i_3));
FDRE #(
    .INIT(1'b0)) 
     last_arb_won_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_last_arb_won_i_1),
        .Q(last_arb_won),
        .R(I1));
LUT2 #(
    .INIT(4'h2)) 
     \save_init_bram_addr_ld[11]_i_1 
       (.I0(p_1_out),
        .I1(aw_active_d1),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \save_init_bram_addr_ld[11]_i_1__0 
       (.I0(p_0_out),
        .I1(ar_active_d1),
        .O(ar_active_re));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zynq_bd_upcnt_n
   (D,
    Q,
    seq_cnt_en,
    seq_clr,
    slowest_sync_clk);
  output [0:0]D;
  output [2:0]Q;
  input seq_cnt_en;
  input seq_clr;
  input slowest_sync_clk;

  wire [0:0]D;
  wire [2:0]Q;
  wire clear;
  wire \n_0_q_int_reg[0] ;
  wire \n_0_q_int_reg[1] ;
  wire \n_0_q_int_reg[2] ;
  wire [5:0]q_int0;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

(* SOFT_HLUTNM = "soft_lutpair545" *) 
   LUT4 #(
    .INIT(16'h0210)) 
     \core_dec[1]_i_1 
       (.I0(\n_0_q_int_reg[0] ),
        .I1(\n_0_q_int_reg[1] ),
        .I2(\n_0_q_int_reg[2] ),
        .I3(seq_cnt_en),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair546" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \q_int[0]_i_1 
       (.I0(\n_0_q_int_reg[0] ),
        .O(q_int0[0]));
(* SOFT_HLUTNM = "soft_lutpair546" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \q_int[1]_i_1 
       (.I0(\n_0_q_int_reg[0] ),
        .I1(\n_0_q_int_reg[1] ),
        .O(q_int0[1]));
(* SOFT_HLUTNM = "soft_lutpair545" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \q_int[2]_i_1 
       (.I0(\n_0_q_int_reg[0] ),
        .I1(\n_0_q_int_reg[1] ),
        .I2(\n_0_q_int_reg[2] ),
        .O(q_int0[2]));
(* SOFT_HLUTNM = "soft_lutpair544" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \q_int[3]_i_1 
       (.I0(\n_0_q_int_reg[1] ),
        .I1(\n_0_q_int_reg[0] ),
        .I2(\n_0_q_int_reg[2] ),
        .I3(Q[0]),
        .O(q_int0[3]));
(* SOFT_HLUTNM = "soft_lutpair544" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \q_int[4]_i_1 
       (.I0(\n_0_q_int_reg[2] ),
        .I1(\n_0_q_int_reg[0] ),
        .I2(\n_0_q_int_reg[1] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(q_int0[4]));
LUT1 #(
    .INIT(2'h1)) 
     \q_int[5]_i_1 
       (.I0(seq_clr),
        .O(clear));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \q_int[5]_i_2 
       (.I0(Q[0]),
        .I1(\n_0_q_int_reg[1] ),
        .I2(\n_0_q_int_reg[0] ),
        .I3(\n_0_q_int_reg[2] ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(q_int0[5]));
FDRE #(
    .INIT(1'b1)) 
     \q_int_reg[0] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(\n_0_q_int_reg[0] ),
        .R(clear));
FDRE #(
    .INIT(1'b1)) 
     \q_int_reg[1] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(\n_0_q_int_reg[1] ),
        .R(clear));
FDRE #(
    .INIT(1'b1)) 
     \q_int_reg[2] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(\n_0_q_int_reg[2] ),
        .R(clear));
FDRE #(
    .INIT(1'b1)) 
     \q_int_reg[3] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[0]),
        .R(clear));
FDRE #(
    .INIT(1'b1)) 
     \q_int_reg[4] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[1]),
        .R(clear));
FDRE #(
    .INIT(1'b1)) 
     \q_int_reg[5] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[2]),
        .R(clear));
endmodule

(* ORIG_REF_NAME = "wr_chnl" *) 
module zynq_bd_wr_chnl
   (aw_active_d1,
    bram_wrdata_a,
    s_axi_wready,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    D,
    O8,
    O9,
    bram_en_a,
    s_axi_bid,
    Q,
    I1,
    s_axi_aclk,
    s_axi_awid,
    p_1_out,
    s_axi_wdata,
    s_axi_awlen,
    s_axi_aresetn,
    s_axi_wvalid,
    I2,
    I3,
    I4,
    I5,
    s_axi_wlast,
    s_axi_bready,
    s_axi_awaddr,
    E,
    s_axi_awvalid,
    p_7_in,
    s_axi_awburst,
    s_axi_wstrb);
  output aw_active_d1;
  output [31:0]bram_wrdata_a;
  output s_axi_wready;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [8:0]D;
  output O8;
  output O9;
  output bram_en_a;
  output [11:0]s_axi_bid;
  output [3:0]Q;
  input I1;
  input s_axi_aclk;
  input [11:0]s_axi_awid;
  input p_1_out;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_awlen;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input I2;
  input I3;
  input I4;
  input I5;
  input s_axi_wlast;
  input s_axi_bready;
  input [8:0]s_axi_awaddr;
  input [0:0]E;
  input s_axi_awvalid;
  input p_7_in;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_wstrb;

  wire [2:0]AW2Arb_BVALID_Cnt;
  wire [8:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire aw_active_d1;
  wire axi_wdata_full_cmb;
  wire axi_wdata_full_reg;
  wire axi_wr_burst;
  wire bid_gets_fifo_load;
  wire bid_gets_fifo_load_d1;
  wire bram_en_a;
  wire bram_en_cmb;
  wire [31:0]bram_wrdata_a;
  wire bvalid_cnt_inc;
  wire clr_bram_we;
  wire n_0_BID_FIFO;
  wire \n_0_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1 ;
  wire \n_0_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1 ;
  wire \n_0_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2 ;
  wire \n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ;
  wire \n_0_axi_bid_int[11]_i_3 ;
  wire n_0_axi_bvalid_int_i_1;
  wire n_0_axi_bvalid_int_i_2;
  wire n_0_axi_wr_burst_i_1;
  wire n_0_axi_wr_burst_i_2;
  wire n_0_axi_wready_int_mod_i_1;
  wire \n_0_bvalid_cnt[0]_i_1 ;
  wire \n_0_bvalid_cnt[1]_i_1 ;
  wire \n_0_bvalid_cnt[2]_i_1 ;
  wire n_0_curr_wrap_burst_reg_reg;
  wire n_10_BID_FIFO;
  wire n_11_BID_FIFO;
  wire n_12_BID_FIFO;
  wire n_13_BID_FIFO;
  wire n_13_I_WRAP_BRST;
  wire n_14_I_WRAP_BRST;
  wire n_1_BID_FIFO;
  wire n_2_BID_FIFO;
  wire n_3_BID_FIFO;
  wire n_4_BID_FIFO;
  wire n_5_BID_FIFO;
  wire n_6_BID_FIFO;
  wire n_7_BID_FIFO;
  wire n_8_BID_FIFO;
  wire n_9_BID_FIFO;
  wire p_1_out;
  wire p_7_in;
  wire p_8_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [8:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [1:0]wr_data_sng_sm_cs;
  wire wrdata_reg_ld;

(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \ADDR_SNG_PORT.bram_addr_int[11]_i_9 
       (.I0(wr_data_sng_sm_cs[0]),
        .I1(wr_data_sng_sm_cs[1]),
        .I2(s_axi_wvalid),
        .O(O7));
zynq_bd_SRL_FIFO BID_FIFO
       (.AW2Arb_BVALID_Cnt(AW2Arb_BVALID_Cnt),
        .D({n_0_BID_FIFO,n_1_BID_FIFO,n_2_BID_FIFO,n_3_BID_FIFO,n_4_BID_FIFO,n_5_BID_FIFO,n_6_BID_FIFO,n_7_BID_FIFO,n_8_BID_FIFO,n_9_BID_FIFO,n_10_BID_FIFO,n_11_BID_FIFO}),
        .E(n_12_BID_FIFO),
        .I1(I1),
        .I2(aw_active_d1),
        .I3(\n_0_axi_bid_int[11]_i_3 ),
        .I4(O1),
        .O1(n_13_BID_FIFO),
        .axi_wdata_full_reg(axi_wdata_full_reg),
        .axi_wr_burst(axi_wr_burst),
        .bid_gets_fifo_load(bid_gets_fifo_load),
        .bid_gets_fifo_load_d1(bid_gets_fifo_load_d1),
        .p_1_out(p_1_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_awid(s_axi_awid),
        .s_axi_bready(s_axi_bready),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_data_sng_sm_cs(wr_data_sng_sm_cs));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT5 #(
    .INIT(32'hD8D888DC)) 
     \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.axi_wdata_full_reg_i_1 
       (.I0(wr_data_sng_sm_cs[1]),
        .I1(axi_wdata_full_reg),
        .I2(s_axi_wvalid),
        .I3(p_1_out),
        .I4(wr_data_sng_sm_cs[0]),
        .O(axi_wdata_full_cmb));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.axi_wdata_full_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wdata_full_cmb),
        .Q(axi_wdata_full_reg),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT5 #(
    .INIT(32'h0000F0A8)) 
     \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_i_1 
       (.I0(p_1_out),
        .I1(axi_wdata_full_reg),
        .I2(s_axi_wvalid),
        .I3(wr_data_sng_sm_cs[1]),
        .I4(wr_data_sng_sm_cs[0]),
        .O(bram_en_cmb));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bram_en_cmb),
        .Q(p_8_in),
        .R(I1));
LUT1 #(
    .INIT(2'h1)) 
     \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_i_1 
       (.I0(\n_0_axi_bid_int[11]_i_3 ),
        .O(bvalid_cnt_inc));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bvalid_cnt_inc),
        .Q(clr_bram_we),
        .R(I1));
LUT6 #(
    .INIT(64'h0000FFFFBBFA0000)) 
     \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1 
       (.I0(wr_data_sng_sm_cs[1]),
        .I1(axi_wr_burst),
        .I2(s_axi_wlast),
        .I3(axi_wdata_full_reg),
        .I4(\n_0_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2 ),
        .I5(wr_data_sng_sm_cs[0]),
        .O(\n_0_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000FFFF00A30000)) 
     \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1 
       (.I0(axi_wr_burst),
        .I1(s_axi_wlast),
        .I2(axi_wdata_full_reg),
        .I3(wr_data_sng_sm_cs[0]),
        .I4(\n_0_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2 ),
        .I5(wr_data_sng_sm_cs[1]),
        .O(\n_0_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF0CC0088)) 
     \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2 
       (.I0(axi_wdata_full_reg),
        .I1(p_1_out),
        .I2(s_axi_wlast),
        .I3(wr_data_sng_sm_cs[1]),
        .I4(s_axi_wvalid),
        .I5(wr_data_sng_sm_cs[0]),
        .O(\n_0_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_2 ));
FDRE \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[0]_i_1 ),
        .Q(wr_data_sng_sm_cs[0]),
        .R(I1));
FDRE \GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1 ),
        .Q(wr_data_sng_sm_cs[1]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[0].bram_wrdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[0]),
        .Q(bram_wrdata_a[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[10].bram_wrdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[10]),
        .Q(bram_wrdata_a[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[11].bram_wrdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[11]),
        .Q(bram_wrdata_a[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[12].bram_wrdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[12]),
        .Q(bram_wrdata_a[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[13].bram_wrdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[13]),
        .Q(bram_wrdata_a[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[14].bram_wrdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[14]),
        .Q(bram_wrdata_a[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[15].bram_wrdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[15]),
        .Q(bram_wrdata_a[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[16].bram_wrdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[16]),
        .Q(bram_wrdata_a[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[17].bram_wrdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[17]),
        .Q(bram_wrdata_a[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[18].bram_wrdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[18]),
        .Q(bram_wrdata_a[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[19].bram_wrdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[19]),
        .Q(bram_wrdata_a[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[1].bram_wrdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[1]),
        .Q(bram_wrdata_a[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[20].bram_wrdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[20]),
        .Q(bram_wrdata_a[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[21].bram_wrdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[21]),
        .Q(bram_wrdata_a[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[22].bram_wrdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[22]),
        .Q(bram_wrdata_a[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[23].bram_wrdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[23]),
        .Q(bram_wrdata_a[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[24].bram_wrdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[24]),
        .Q(bram_wrdata_a[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[25].bram_wrdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[25]),
        .Q(bram_wrdata_a[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[26].bram_wrdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[26]),
        .Q(bram_wrdata_a[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[27].bram_wrdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[27]),
        .Q(bram_wrdata_a[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[28].bram_wrdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[28]),
        .Q(bram_wrdata_a[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[29].bram_wrdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[29]),
        .Q(bram_wrdata_a[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[2].bram_wrdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[2]),
        .Q(bram_wrdata_a[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[30].bram_wrdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[30]),
        .Q(bram_wrdata_a[30]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0CC4)) 
     \GEN_WRDATA[31].bram_wrdata_int[31]_i_1 
       (.I0(axi_wdata_full_reg),
        .I1(s_axi_wvalid),
        .I2(wr_data_sng_sm_cs[0]),
        .I3(wr_data_sng_sm_cs[1]),
        .O(wrdata_reg_ld));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[31].bram_wrdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[31]),
        .Q(bram_wrdata_a[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[3].bram_wrdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[3]),
        .Q(bram_wrdata_a[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[4].bram_wrdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[4]),
        .Q(bram_wrdata_a[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[5].bram_wrdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[5]),
        .Q(bram_wrdata_a[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[6].bram_wrdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[6]),
        .Q(bram_wrdata_a[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[7].bram_wrdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[7]),
        .Q(bram_wrdata_a[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[8].bram_wrdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[8]),
        .Q(bram_wrdata_a[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[9].bram_wrdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[9]),
        .Q(bram_wrdata_a[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hF33B0000FFFFFFFF)) 
     \GEN_WR_NO_ECC.bram_we_int[3]_i_1 
       (.I0(axi_wdata_full_reg),
        .I1(s_axi_wvalid),
        .I2(wr_data_sng_sm_cs[0]),
        .I3(wr_data_sng_sm_cs[1]),
        .I4(clr_bram_we),
        .I5(s_axi_aresetn),
        .O(\n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WR_NO_ECC.bram_we_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[0]),
        .Q(Q[0]),
        .R(\n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WR_NO_ECC.bram_we_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[1]),
        .Q(Q[1]),
        .R(\n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WR_NO_ECC.bram_we_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[2]),
        .Q(Q[2]),
        .R(\n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WR_NO_ECC.bram_we_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[3]),
        .Q(Q[3]),
        .R(\n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ));
zynq_bd_wrap_brst I_WRAP_BRST
       (.D(D),
        .E(E),
        .I1(n_0_curr_wrap_burst_reg_reg),
        .I2(aw_active_d1),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(O2),
        .I8(I1),
        .O1(O3),
        .O2(n_13_I_WRAP_BRST),
        .O3(n_14_I_WRAP_BRST),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .p_1_out(p_1_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_data_sng_sm_cs(wr_data_sng_sm_cs));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \arb_sm_cs[1]_i_2 
       (.I0(wr_data_sng_sm_cs[1]),
        .I1(wr_data_sng_sm_cs[0]),
        .O(O8));
FDRE #(
    .INIT(1'b0)) 
     aw_active_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(aw_active_d1),
        .R(I1));
LUT4 #(
    .INIT(16'hD555)) 
     axi_awready_int_i_2
       (.I0(s_axi_awvalid),
        .I1(AW2Arb_BVALID_Cnt[2]),
        .I2(AW2Arb_BVALID_Cnt[0]),
        .I3(AW2Arb_BVALID_Cnt[1]),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \axi_bid_int[11]_i_3 
       (.I0(wr_data_sng_sm_cs[0]),
        .I1(n_13_BID_FIFO),
        .O(\n_0_axi_bid_int[11]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_11_BID_FIFO),
        .Q(s_axi_bid[0]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_1_BID_FIFO),
        .Q(s_axi_bid[10]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_0_BID_FIFO),
        .Q(s_axi_bid[11]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_10_BID_FIFO),
        .Q(s_axi_bid[1]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_9_BID_FIFO),
        .Q(s_axi_bid[2]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_8_BID_FIFO),
        .Q(s_axi_bid[3]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_7_BID_FIFO),
        .Q(s_axi_bid[4]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_6_BID_FIFO),
        .Q(s_axi_bid[5]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_5_BID_FIFO),
        .Q(s_axi_bid[6]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_4_BID_FIFO),
        .Q(s_axi_bid[7]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_3_BID_FIFO),
        .Q(s_axi_bid[8]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(n_12_BID_FIFO),
        .D(n_2_BID_FIFO),
        .Q(s_axi_bid[9]),
        .R(I1));
LUT6 #(
    .INIT(64'hAAAAAAAAAA2AAA0A)) 
     axi_bvalid_int_i_1
       (.I0(s_axi_aresetn),
        .I1(n_0_axi_bvalid_int_i_2),
        .I2(\n_0_axi_bid_int[11]_i_3 ),
        .I3(AW2Arb_BVALID_Cnt[2]),
        .I4(AW2Arb_BVALID_Cnt[0]),
        .I5(AW2Arb_BVALID_Cnt[1]),
        .O(n_0_axi_bvalid_int_i_1));
LUT5 #(
    .INIT(32'hFE000000)) 
     axi_bvalid_int_i_2
       (.I0(AW2Arb_BVALID_Cnt[0]),
        .I1(AW2Arb_BVALID_Cnt[1]),
        .I2(AW2Arb_BVALID_Cnt[2]),
        .I3(s_axi_bready),
        .I4(O1),
        .O(n_0_axi_bvalid_int_i_2));
FDRE #(
    .INIT(1'b0)) 
     axi_bvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_bvalid_int_i_1),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'h74)) 
     axi_wr_burst_i_1
       (.I0(s_axi_wlast),
        .I1(n_0_axi_wr_burst_i_2),
        .I2(axi_wr_burst),
        .O(n_0_axi_wr_burst_i_1));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT5 #(
    .INIT(32'h0000F2D0)) 
     axi_wr_burst_i_2
       (.I0(axi_wdata_full_reg),
        .I1(wr_data_sng_sm_cs[0]),
        .I2(s_axi_wvalid),
        .I3(p_1_out),
        .I4(wr_data_sng_sm_cs[1]),
        .O(n_0_axi_wr_burst_i_2));
FDRE #(
    .INIT(1'b0)) 
     axi_wr_burst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_wr_burst_i_1),
        .Q(axi_wr_burst),
        .R(I1));
LUT6 #(
    .INIT(64'h0000AAAA20A820AA)) 
     axi_wready_int_mod_i_1
       (.I0(s_axi_aresetn),
        .I1(wr_data_sng_sm_cs[0]),
        .I2(p_1_out),
        .I3(s_axi_wvalid),
        .I4(axi_wdata_full_reg),
        .I5(wr_data_sng_sm_cs[1]),
        .O(n_0_axi_wready_int_mod_i_1));
FDRE #(
    .INIT(1'b0)) 
     axi_wready_int_mod_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_wready_int_mod_i_1),
        .Q(s_axi_wready),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     bid_gets_fifo_load_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bid_gets_fifo_load),
        .Q(bid_gets_fifo_load_d1),
        .R(I1));
LUT2 #(
    .INIT(4'hE)) 
     bram_en_a_INST_0
       (.I0(p_8_in),
        .I1(p_7_in),
        .O(bram_en_a));
LUT6 #(
    .INIT(64'h6A6A6A6A95959555)) 
     \bvalid_cnt[0]_i_1 
       (.I0(\n_0_axi_bid_int[11]_i_3 ),
        .I1(O1),
        .I2(s_axi_bready),
        .I3(AW2Arb_BVALID_Cnt[2]),
        .I4(AW2Arb_BVALID_Cnt[1]),
        .I5(AW2Arb_BVALID_Cnt[0]),
        .O(\n_0_bvalid_cnt[0]_i_1 ));
LUT6 #(
    .INIT(64'hEAEA15157F7F8000)) 
     \bvalid_cnt[1]_i_1 
       (.I0(\n_0_axi_bid_int[11]_i_3 ),
        .I1(O1),
        .I2(s_axi_bready),
        .I3(AW2Arb_BVALID_Cnt[2]),
        .I4(AW2Arb_BVALID_Cnt[1]),
        .I5(AW2Arb_BVALID_Cnt[0]),
        .O(\n_0_bvalid_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'hEA15FF00FF007F00)) 
     \bvalid_cnt[2]_i_1 
       (.I0(\n_0_axi_bid_int[11]_i_3 ),
        .I1(O1),
        .I2(s_axi_bready),
        .I3(AW2Arb_BVALID_Cnt[2]),
        .I4(AW2Arb_BVALID_Cnt[1]),
        .I5(AW2Arb_BVALID_Cnt[0]),
        .O(\n_0_bvalid_cnt[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \bvalid_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_bvalid_cnt[0]_i_1 ),
        .Q(AW2Arb_BVALID_Cnt[0]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \bvalid_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_bvalid_cnt[1]_i_1 ),
        .Q(AW2Arb_BVALID_Cnt[1]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \bvalid_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_bvalid_cnt[2]_i_1 ),
        .Q(AW2Arb_BVALID_Cnt[2]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     curr_fixed_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_14_I_WRAP_BRST),
        .Q(O2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     curr_wrap_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_13_I_WRAP_BRST),
        .Q(n_0_curr_wrap_burst_reg_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wrap_brst" *) 
module zynq_bd_wrap_brst
   (O1,
    O4,
    O5,
    O6,
    D,
    O2,
    O3,
    s_axi_awlen,
    I1,
    I2,
    p_1_out,
    wr_data_sng_sm_cs,
    s_axi_aresetn,
    I3,
    I4,
    I5,
    I6,
    s_axi_awaddr,
    E,
    s_axi_wvalid,
    s_axi_awburst,
    I7,
    I8,
    s_axi_aclk);
  output O1;
  output O4;
  output O5;
  output O6;
  output [8:0]D;
  output O2;
  output O3;
  input [3:0]s_axi_awlen;
  input I1;
  input I2;
  input p_1_out;
  input [1:0]wr_data_sng_sm_cs;
  input s_axi_aresetn;
  input I3;
  input I4;
  input I5;
  input I6;
  input [8:0]s_axi_awaddr;
  input [0:0]E;
  input s_axi_wvalid;
  input [1:0]s_axi_awburst;
  input I7;
  input I8;
  input s_axi_aclk;

  wire [8:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_8 ;
  wire \n_0_save_init_bram_addr_ld[11]_i_4 ;
  wire \n_0_save_init_bram_addr_ld[11]_i_5 ;
  wire \n_0_wrap_burst_total[2]_i_1__0 ;
  wire p_1_out;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [8:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awlen;
  wire s_axi_wvalid;
  wire [11:3]save_init_bram_addr_ld;
  wire [1:0]wr_data_sng_sm_cs;
  wire [2:0]wrap_burst_total;
  wire [1:0]wrap_burst_total_cmb;

LUT4 #(
    .INIT(16'h10FF)) 
     \ADDR_SNG_PORT.bram_addr_int[11]_i_1 
       (.I0(O6),
        .I1(wr_data_sng_sm_cs[1]),
        .I2(wr_data_sng_sm_cs[0]),
        .I3(s_axi_aresetn),
        .O(O5));
LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
     \ADDR_SNG_PORT.bram_addr_int[11]_i_3 
       (.I0(E),
        .I1(I1),
        .I2(s_axi_wvalid),
        .I3(wr_data_sng_sm_cs[1]),
        .I4(wr_data_sng_sm_cs[0]),
        .I5(\n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_8 ),
        .O(O6));
LUT5 #(
    .INIT(32'hFF2F0020)) 
     \ADDR_SNG_PORT.bram_addr_int[11]_i_8 
       (.I0(O4),
        .I1(wrap_burst_total[0]),
        .I2(wrap_burst_total[2]),
        .I3(wrap_burst_total[1]),
        .I4(\n_0_save_init_bram_addr_ld[11]_i_4 ),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[11]_i_8 ));
LUT4 #(
    .INIT(16'h8000)) 
     \ADDR_SNG_PORT.bram_addr_int[7]_i_2 
       (.I0(I6),
        .I1(I5),
        .I2(I4),
        .I3(I3),
        .O(O4));
LUT6 #(
    .INIT(64'h0000F1FF00000100)) 
     curr_fixed_burst_reg_i_1
       (.I0(s_axi_awburst[1]),
        .I1(s_axi_awburst[0]),
        .I2(I2),
        .I3(p_1_out),
        .I4(O5),
        .I5(I7),
        .O(O3));
LUT6 #(
    .INIT(64'h0000F2FF00000200)) 
     curr_wrap_burst_reg_i_1
       (.I0(s_axi_awburst[1]),
        .I1(s_axi_awburst[0]),
        .I2(I2),
        .I3(p_1_out),
        .I4(O5),
        .I5(I1),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[10]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(O1),
        .I2(save_init_bram_addr_ld[10]),
        .O(D[7]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[11]_i_2 
       (.I0(s_axi_awaddr[8]),
        .I1(O1),
        .I2(save_init_bram_addr_ld[11]),
        .O(D[8]));
LUT6 #(
    .INIT(64'h75457575FFFFFFFF)) 
     \save_init_bram_addr_ld[11]_i_3 
       (.I0(\n_0_save_init_bram_addr_ld[11]_i_4 ),
        .I1(wrap_burst_total[1]),
        .I2(wrap_burst_total[2]),
        .I3(wrap_burst_total[0]),
        .I4(O4),
        .I5(\n_0_save_init_bram_addr_ld[11]_i_5 ),
        .O(O1));
LUT6 #(
    .INIT(64'h44C000C004C000C0)) 
     \save_init_bram_addr_ld[11]_i_4 
       (.I0(wrap_burst_total[2]),
        .I1(I3),
        .I2(wrap_burst_total[0]),
        .I3(wrap_burst_total[1]),
        .I4(I4),
        .I5(I5),
        .O(\n_0_save_init_bram_addr_ld[11]_i_4 ));
LUT3 #(
    .INIT(8'h8A)) 
     \save_init_bram_addr_ld[11]_i_5 
       (.I0(I1),
        .I1(I2),
        .I2(p_1_out),
        .O(\n_0_save_init_bram_addr_ld[11]_i_5 ));
LUT6 #(
    .INIT(64'hBB888888B8BB8888)) 
     \save_init_bram_addr_ld[3]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(O1),
        .I2(wrap_burst_total[0]),
        .I3(wrap_burst_total[2]),
        .I4(save_init_bram_addr_ld[3]),
        .I5(wrap_burst_total[1]),
        .O(D[0]));
LUT6 #(
    .INIT(64'hB8BBBB8B88888888)) 
     \save_init_bram_addr_ld[4]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(O1),
        .I2(wrap_burst_total[2]),
        .I3(wrap_burst_total[0]),
        .I4(wrap_burst_total[1]),
        .I5(save_init_bram_addr_ld[4]),
        .O(D[1]));
LUT6 #(
    .INIT(64'hBBBBB8BB88888888)) 
     \save_init_bram_addr_ld[5]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(O1),
        .I2(wrap_burst_total[0]),
        .I3(wrap_burst_total[2]),
        .I4(wrap_burst_total[1]),
        .I5(save_init_bram_addr_ld[5]),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[6]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(O1),
        .I2(save_init_bram_addr_ld[6]),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[7]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(O1),
        .I2(save_init_bram_addr_ld[7]),
        .O(D[4]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[8]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(O1),
        .I2(save_init_bram_addr_ld[8]),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[9]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(O1),
        .I2(save_init_bram_addr_ld[9]),
        .O(D[6]));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(save_init_bram_addr_ld[10]),
        .R(I8));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(save_init_bram_addr_ld[11]),
        .R(I8));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(save_init_bram_addr_ld[3]),
        .R(I8));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(save_init_bram_addr_ld[4]),
        .R(I8));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(save_init_bram_addr_ld[5]),
        .R(I8));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(save_init_bram_addr_ld[6]),
        .R(I8));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(save_init_bram_addr_ld[7]),
        .R(I8));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(save_init_bram_addr_ld[8]),
        .R(I8));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(save_init_bram_addr_ld[9]),
        .R(I8));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT4 #(
    .INIT(16'h2002)) 
     \wrap_burst_total[0]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awlen[3]),
        .I2(s_axi_awlen[1]),
        .I3(s_axi_awlen[2]),
        .O(wrap_burst_total_cmb[0]));
LUT3 #(
    .INIT(8'h08)) 
     \wrap_burst_total[1]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(s_axi_awlen[0]),
        .I2(s_axi_awlen[3]),
        .O(wrap_burst_total_cmb[1]));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \wrap_burst_total[2]_i_1__0 
       (.I0(s_axi_awlen[2]),
        .I1(s_axi_awlen[3]),
        .I2(s_axi_awlen[1]),
        .I3(s_axi_awlen[0]),
        .O(\n_0_wrap_burst_total[2]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(wrap_burst_total_cmb[0]),
        .Q(wrap_burst_total[0]),
        .R(I8));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(wrap_burst_total_cmb[1]),
        .Q(wrap_burst_total[1]),
        .R(I8));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\n_0_wrap_burst_total[2]_i_1__0 ),
        .Q(wrap_burst_total[2]),
        .R(I8));
endmodule

(* ORIG_REF_NAME = "wrap_brst" *) 
module zynq_bd_wrap_brst_76
   (O1,
    O2,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O3,
    bram_addr_inc8_out,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    s_axi_araddr,
    p_0_out,
    I6,
    s_axi_awaddr,
    D,
    I7,
    I8,
    s_axi_aresetn,
    s_axi_arlen,
    axi_rd_burst,
    I9,
    s_axi_rready,
    I10,
    brst_zero,
    end_brst_rd,
    ar_active_re,
    s_axi_aclk);
  output O1;
  output O2;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O3;
  output bram_addr_inc8_out;
  input I1;
  input [3:0]Q;
  input I2;
  input I3;
  input I4;
  input I5;
  input [9:0]s_axi_araddr;
  input p_0_out;
  input I6;
  input [0:0]s_axi_awaddr;
  input [8:0]D;
  input I7;
  input I8;
  input s_axi_aresetn;
  input [3:0]s_axi_arlen;
  input axi_rd_burst;
  input I9;
  input s_axi_rready;
  input I10;
  input brst_zero;
  input end_brst_rd;
  input ar_active_re;
  input s_axi_aclk;

  wire [8:0]D;
  wire I1;
  wire I10;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O2;
  wire O3;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire [9:1]RdChnl_BRAM_Addr_Ld;
  wire ar_active_re;
  wire axi_rd_burst;
  wire bram_addr_inc8_out;
  wire brst_zero;
  wire end_brst_rd;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_5 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_6 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_7 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[3]_i_3 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[4]_i_3 ;
  wire \n_0_ADDR_SNG_PORT.bram_addr_int[5]_i_4 ;
  wire \n_0_save_init_bram_addr_ld_reg[10] ;
  wire \n_0_save_init_bram_addr_ld_reg[11] ;
  wire \n_0_save_init_bram_addr_ld_reg[3] ;
  wire \n_0_save_init_bram_addr_ld_reg[4] ;
  wire \n_0_save_init_bram_addr_ld_reg[5] ;
  wire \n_0_save_init_bram_addr_ld_reg[6] ;
  wire \n_0_save_init_bram_addr_ld_reg[7] ;
  wire \n_0_save_init_bram_addr_ld_reg[8] ;
  wire \n_0_save_init_bram_addr_ld_reg[9] ;
  wire \n_0_wrap_burst_total_reg[0] ;
  wire \n_0_wrap_burst_total_reg[1] ;
  wire \n_0_wrap_burst_total_reg[2] ;
  wire p_0_out;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire [3:0]s_axi_arlen;
  wire [0:0]s_axi_awaddr;
  wire s_axi_rready;
  wire [2:0]wrap_burst_total_cmb;

(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \ADDR_SNG_PORT.bram_addr_int[10]_i_2 
       (.I0(s_axi_araddr[8]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[10] ),
        .I3(p_0_out),
        .I4(D[7]),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \ADDR_SNG_PORT.bram_addr_int[11]_i_5 
       (.I0(s_axi_araddr[9]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[11] ),
        .I3(p_0_out),
        .I4(D[8]),
        .O(O14));
LUT4 #(
    .INIT(16'h4404)) 
     \ADDR_SNG_PORT.bram_addr_int[11]_i_6 
       (.I0(I7),
        .I1(O1),
        .I2(p_0_out),
        .I3(I8),
        .O(O15));
LUT5 #(
    .INIT(32'h8F808080)) 
     \ADDR_SNG_PORT.bram_addr_int[2]_i_2 
       (.I0(O1),
        .I1(s_axi_araddr[0]),
        .I2(p_0_out),
        .I3(I6),
        .I4(s_axi_awaddr),
        .O(O5));
LUT4 #(
    .INIT(16'hFF7F)) 
     \ADDR_SNG_PORT.bram_addr_int[2]_i_3 
       (.I0(O2),
        .I1(\n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_5 ),
        .I2(I1),
        .I3(Q[3]),
        .O(O1));
LUT6 #(
    .INIT(64'h5120512051644064)) 
     \ADDR_SNG_PORT.bram_addr_int[2]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(bram_addr_inc8_out),
        .I3(Q[0]),
        .I4(axi_rd_burst),
        .I5(I9),
        .O(O2));
LUT5 #(
    .INIT(32'hFF2F0020)) 
     \ADDR_SNG_PORT.bram_addr_int[2]_i_5 
       (.I0(\n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_6 ),
        .I1(\n_0_wrap_burst_total_reg[0] ),
        .I2(\n_0_wrap_burst_total_reg[2] ),
        .I3(\n_0_wrap_burst_total_reg[1] ),
        .I4(\n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_7 ),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_5 ));
LUT4 #(
    .INIT(16'h8000)) 
     \ADDR_SNG_PORT.bram_addr_int[2]_i_6 
       (.I0(I5),
        .I1(I4),
        .I2(I3),
        .I3(I2),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_6 ));
LUT6 #(
    .INIT(64'h44C000C004C000C0)) 
     \ADDR_SNG_PORT.bram_addr_int[2]_i_7 
       (.I0(\n_0_wrap_burst_total_reg[2] ),
        .I1(I2),
        .I2(\n_0_wrap_burst_total_reg[0] ),
        .I3(\n_0_wrap_burst_total_reg[1] ),
        .I4(I3),
        .I5(I4),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[2]_i_7 ));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \ADDR_SNG_PORT.bram_addr_int[3]_i_2 
       (.I0(s_axi_araddr[1]),
        .I1(O1),
        .I2(\n_0_ADDR_SNG_PORT.bram_addr_int[3]_i_3 ),
        .I3(p_0_out),
        .I4(D[0]),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'hC0B0)) 
     \ADDR_SNG_PORT.bram_addr_int[3]_i_3 
       (.I0(\n_0_wrap_burst_total_reg[0] ),
        .I1(\n_0_wrap_burst_total_reg[2] ),
        .I2(\n_0_save_init_bram_addr_ld_reg[3] ),
        .I3(\n_0_wrap_burst_total_reg[1] ),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[3]_i_3 ));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \ADDR_SNG_PORT.bram_addr_int[4]_i_2 
       (.I0(s_axi_araddr[2]),
        .I1(O1),
        .I2(\n_0_ADDR_SNG_PORT.bram_addr_int[4]_i_3 ),
        .I3(p_0_out),
        .I4(D[1]),
        .O(O7));
LUT4 #(
    .INIT(16'hBD00)) 
     \ADDR_SNG_PORT.bram_addr_int[4]_i_3 
       (.I0(\n_0_wrap_burst_total_reg[2] ),
        .I1(\n_0_wrap_burst_total_reg[0] ),
        .I2(\n_0_wrap_burst_total_reg[1] ),
        .I3(\n_0_save_init_bram_addr_ld_reg[4] ),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[4]_i_3 ));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \ADDR_SNG_PORT.bram_addr_int[5]_i_3 
       (.I0(s_axi_araddr[3]),
        .I1(O1),
        .I2(\n_0_ADDR_SNG_PORT.bram_addr_int[5]_i_4 ),
        .I3(p_0_out),
        .I4(D[2]),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'hFB00)) 
     \ADDR_SNG_PORT.bram_addr_int[5]_i_4 
       (.I0(\n_0_wrap_burst_total_reg[0] ),
        .I1(\n_0_wrap_burst_total_reg[2] ),
        .I2(\n_0_wrap_burst_total_reg[1] ),
        .I3(\n_0_save_init_bram_addr_ld_reg[5] ),
        .O(\n_0_ADDR_SNG_PORT.bram_addr_int[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \ADDR_SNG_PORT.bram_addr_int[6]_i_2 
       (.I0(s_axi_araddr[4]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[6] ),
        .I3(p_0_out),
        .I4(D[3]),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \ADDR_SNG_PORT.bram_addr_int[7]_i_3 
       (.I0(s_axi_araddr[5]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[7] ),
        .I3(p_0_out),
        .I4(D[4]),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \ADDR_SNG_PORT.bram_addr_int[8]_i_2 
       (.I0(s_axi_araddr[6]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[8] ),
        .I3(p_0_out),
        .I4(D[5]),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \ADDR_SNG_PORT.bram_addr_int[9]_i_3 
       (.I0(s_axi_araddr[7]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[9] ),
        .I3(p_0_out),
        .I4(D[6]),
        .O(O12));
LUT4 #(
    .INIT(16'h0008)) 
     bram_en_int_i_5
       (.I0(s_axi_rready),
        .I1(I10),
        .I2(brst_zero),
        .I3(end_brst_rd),
        .O(bram_addr_inc8_out));
LUT1 #(
    .INIT(2'h1)) 
     bram_rst_a_INST_0
       (.I0(s_axi_aresetn),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[10]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[10] ),
        .O(RdChnl_BRAM_Addr_Ld[8]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[11]_i_2__0 
       (.I0(s_axi_araddr[9]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[11] ),
        .O(RdChnl_BRAM_Addr_Ld[9]));
LUT6 #(
    .INIT(64'hBB888888B8BB8888)) 
     \save_init_bram_addr_ld[3]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(O1),
        .I2(\n_0_wrap_burst_total_reg[0] ),
        .I3(\n_0_wrap_burst_total_reg[2] ),
        .I4(\n_0_save_init_bram_addr_ld_reg[3] ),
        .I5(\n_0_wrap_burst_total_reg[1] ),
        .O(RdChnl_BRAM_Addr_Ld[1]));
LUT6 #(
    .INIT(64'hB8BBBB8B88888888)) 
     \save_init_bram_addr_ld[4]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(O1),
        .I2(\n_0_wrap_burst_total_reg[2] ),
        .I3(\n_0_wrap_burst_total_reg[0] ),
        .I4(\n_0_wrap_burst_total_reg[1] ),
        .I5(\n_0_save_init_bram_addr_ld_reg[4] ),
        .O(RdChnl_BRAM_Addr_Ld[2]));
LUT6 #(
    .INIT(64'hBBBBB8BB88888888)) 
     \save_init_bram_addr_ld[5]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(O1),
        .I2(\n_0_wrap_burst_total_reg[0] ),
        .I3(\n_0_wrap_burst_total_reg[2] ),
        .I4(\n_0_wrap_burst_total_reg[1] ),
        .I5(\n_0_save_init_bram_addr_ld_reg[5] ),
        .O(RdChnl_BRAM_Addr_Ld[3]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[6]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[6] ),
        .O(RdChnl_BRAM_Addr_Ld[4]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[7]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[7] ),
        .O(RdChnl_BRAM_Addr_Ld[5]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[8]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[8] ),
        .O(RdChnl_BRAM_Addr_Ld[6]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \save_init_bram_addr_ld[9]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(O1),
        .I2(\n_0_save_init_bram_addr_ld_reg[9] ),
        .O(RdChnl_BRAM_Addr_Ld[7]));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[10] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[8]),
        .Q(\n_0_save_init_bram_addr_ld_reg[10] ),
        .R(O3));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[11] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[9]),
        .Q(\n_0_save_init_bram_addr_ld_reg[11] ),
        .R(O3));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[3] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[1]),
        .Q(\n_0_save_init_bram_addr_ld_reg[3] ),
        .R(O3));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[4] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[2]),
        .Q(\n_0_save_init_bram_addr_ld_reg[4] ),
        .R(O3));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[5] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[3]),
        .Q(\n_0_save_init_bram_addr_ld_reg[5] ),
        .R(O3));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[6] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[4]),
        .Q(\n_0_save_init_bram_addr_ld_reg[6] ),
        .R(O3));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[7] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[5]),
        .Q(\n_0_save_init_bram_addr_ld_reg[7] ),
        .R(O3));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[8] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[6]),
        .Q(\n_0_save_init_bram_addr_ld_reg[8] ),
        .R(O3));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[9] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(RdChnl_BRAM_Addr_Ld[7]),
        .Q(\n_0_save_init_bram_addr_ld_reg[9] ),
        .R(O3));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h4100)) 
     \wrap_burst_total[0]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(s_axi_arlen[1]),
        .I2(s_axi_arlen[2]),
        .I3(s_axi_arlen[0]),
        .O(wrap_burst_total_cmb[0]));
LUT3 #(
    .INIT(8'h20)) 
     \wrap_burst_total[1]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(s_axi_arlen[3]),
        .I2(s_axi_arlen[1]),
        .O(wrap_burst_total_cmb[1]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \wrap_burst_total[2]_i_1 
       (.I0(s_axi_arlen[3]),
        .I1(s_axi_arlen[2]),
        .I2(s_axi_arlen[1]),
        .I3(s_axi_arlen[0]),
        .O(wrap_burst_total_cmb[2]));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[0] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(wrap_burst_total_cmb[0]),
        .Q(\n_0_wrap_burst_total_reg[0] ),
        .R(O3));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[1] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(wrap_burst_total_cmb[1]),
        .Q(\n_0_wrap_burst_total_reg[1] ),
        .R(O3));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[2] 
       (.C(s_axi_aclk),
        .CE(ar_active_re),
        .D(wrap_burst_total_cmb[2]),
        .Q(\n_0_wrap_burst_total_reg[2] ),
        .R(O3));
endmodule

(* x_core_info = "axi_protocol_converter_v2_1_axi_protocol_converter,Vivado 2014.3" *) (* CHECK_LICENSE_TYPE = "zynq_bd_auto_pc_0,axi_protocol_converter_v2_1_axi_protocol_converter,{}" *) (* CORE_GENERATION_INFO = "zynq_bd_auto_pc_0,axi_protocol_converter_v2_1_axi_protocol_converter,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_protocol_converter,x_ipVersion=2.1,x_ipCoreRevision=3,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_M_AXI_PROTOCOL=2,C_S_AXI_PROTOCOL=0,C_IGNORE_ID=0,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1,C_AXI_SUPPORTS_READ=1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_TRANSLATION_MODE=2}" *) 
(* downgradeipidentifiedwarnings = "yes" *) (* ORIG_REF_NAME = "zynq_bd_auto_pc_0" *) 
module zynq_bd_zynq_bd_auto_pc_0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arregion,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST RST" *) input aresetn;
  input [11:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awregion;
  input [3:0]s_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  input [11:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arregion;
  input [3:0]s_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  output [31:0]m_axi_araddr;
  output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [31:0]m_axi_araddr;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wvalid = s_axi_wvalid;
  assign s_axi_wready = m_axi_wready;
zynq_bd_axi_protocol_converter_v2_1_axi_protocol_converter inst
       (.O1(s_axi_awready),
        .O2(s_axi_rvalid),
        .O3(s_axi_bvalid),
        .O4(s_axi_arready),
        .O5({s_axi_bid,s_axi_bresp}),
        .O6({m_axi_arprot,m_axi_araddr[31:12]}),
        .O7({s_axi_rid,s_axi_rlast,s_axi_rresp,s_axi_rdata}),
        .Q({m_axi_awprot,m_axi_awaddr[31:12]}),
        .aclk(aclk),
        .aresetn(aresetn),
        .in({m_axi_rresp,m_axi_rdata}),
        .m_axi_araddr(m_axi_araddr[11:0]),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr[11:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arsize(s_axi_arsize[1:0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awsize(s_axi_awsize[1:0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rready(s_axi_rready));
endmodule

(* x_core_info = "axi_protocol_converter_v2_1_axi_protocol_converter,Vivado 2014.3" *) (* CHECK_LICENSE_TYPE = "zynq_bd_auto_pc_1,axi_protocol_converter_v2_1_axi_protocol_converter,{}" *) (* CORE_GENERATION_INFO = "zynq_bd_auto_pc_1,axi_protocol_converter_v2_1_axi_protocol_converter,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_protocol_converter,x_ipVersion=2.1,x_ipCoreRevision=3,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_M_AXI_PROTOCOL=0,C_S_AXI_PROTOCOL=1,C_IGNORE_ID=0,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1,C_AXI_SUPPORTS_READ=1,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_TRANSLATION_MODE=2}" *) 
(* downgradeipidentifiedwarnings = "yes" *) (* ORIG_REF_NAME = "zynq_bd_auto_pc_1" *) 
module zynq_bd_zynq_bd_auto_pc_1
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST RST" *) input aresetn;
  input [11:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [3:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  input [11:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  input [11:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [3:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  output [11:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  input [11:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  output [11:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arregion;
  output [3:0]m_axi_arqos;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  input [11:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;

  wire \<const0> ;
  wire aclk;
  wire aresetn;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [11:0]m_axi_bid;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [11:0]m_axi_rid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [11:0]s_axi_arid;
  wire [3:0]s_axi_arlen;
  wire [1:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [3:0]s_axi_awlen;
  wire [1:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire [11:0]s_axi_wid;
  wire s_axi_wlast;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign m_axi_araddr[31:0] = s_axi_araddr;
  assign m_axi_arburst[1:0] = s_axi_arburst;
  assign m_axi_arcache[3:0] = s_axi_arcache;
  assign m_axi_arid[11:0] = s_axi_arid;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3:0] = s_axi_arlen;
  assign m_axi_arlock[0] = s_axi_arlock[0];
  assign m_axi_arprot[2:0] = s_axi_arprot;
  assign m_axi_arqos[3:0] = s_axi_arqos;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2:0] = s_axi_arsize;
  assign m_axi_arvalid = s_axi_arvalid;
  assign m_axi_awaddr[31:0] = s_axi_awaddr;
  assign m_axi_awburst[1:0] = s_axi_awburst;
  assign m_axi_awcache[3:0] = s_axi_awcache;
  assign m_axi_awid[11:0] = s_axi_awid;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3:0] = s_axi_awlen;
  assign m_axi_awlock[0] = s_axi_awlock[0];
  assign m_axi_awprot[2:0] = s_axi_awprot;
  assign m_axi_awqos[3:0] = s_axi_awqos;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2:0] = s_axi_awsize;
  assign m_axi_awvalid = s_axi_awvalid;
  assign m_axi_bready = s_axi_bready;
  assign m_axi_rready = s_axi_rready;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wlast = s_axi_wlast;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wvalid = s_axi_wvalid;
  assign s_axi_arready = m_axi_arready;
  assign s_axi_awready = m_axi_awready;
  assign s_axi_bid[11:0] = m_axi_bid;
  assign s_axi_bresp[1:0] = m_axi_bresp;
  assign s_axi_bvalid = m_axi_bvalid;
  assign s_axi_rdata[31:0] = m_axi_rdata;
  assign s_axi_rid[11:0] = m_axi_rid;
  assign s_axi_rlast = m_axi_rlast;
  assign s_axi_rresp[1:0] = m_axi_rresp;
  assign s_axi_rvalid = m_axi_rvalid;
  assign s_axi_wready = m_axi_wready;
GND GND
       (.G(\<const0> ));
endmodule

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_bram_ctrl,Vivado 2014.3" *) (* CHECK_LICENSE_TYPE = "zynq_bd_axi_bram_ctrl_0_0,axi_bram_ctrl,{}" *) 
(* CORE_GENERATION_INFO = "zynq_bd_axi_bram_ctrl_0_0,axi_bram_ctrl,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_bram_ctrl,x_ipVersion=4.0,x_ipCoreRevision=2,x_ipLanguage=VERILOG,C_BRAM_INST_MODE=EXTERNAL,C_MEMORY_DEPTH=1024,C_BRAM_ADDR_WIDTH=10,C_S_AXI_ADDR_WIDTH=12,C_S_AXI_DATA_WIDTH=32,C_S_AXI_ID_WIDTH=12,C_S_AXI_PROTOCOL=AXI4,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_SINGLE_PORT_BRAM=1,C_FAMILY=zynq,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_ECC=0,C_ECC_TYPE=0,C_FAULT_INJECT=0,C_ECC_ONOFF_RESET_VALUE=0}" *) (* ORIG_REF_NAME = "zynq_bd_axi_bram_ctrl_0_0" *) 
module zynq_bd_zynq_bd_axi_bram_ctrl_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    bram_rst_a,
    bram_clk_a,
    bram_en_a,
    bram_we_a,
    bram_addr_a,
    bram_wrdata_a,
    bram_rddata_a);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RSTIF RST" *) input s_axi_aresetn;
  input [11:0]s_axi_awid;
  input [11:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  input [11:0]s_axi_arid;
  input [11:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA RST" *) output bram_rst_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) output bram_clk_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) output bram_en_a;
  output [3:0]bram_we_a;
  output [11:0]bram_addr_a;
  output [31:0]bram_wrdata_a;
  input [31:0]bram_rddata_a;

  wire \<const0> ;
  wire [11:2]\^bram_addr_a ;
  wire bram_en_a;
  wire [31:0]bram_rddata_a;
  wire bram_rst_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire s_axi_aclk;
  wire [11:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire s_axi_aresetn;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [11:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign bram_addr_a[11:2] = \^bram_addr_a [11:2];
  assign bram_addr_a[1] = \<const0> ;
  assign bram_addr_a[0] = \<const0> ;
  assign bram_clk_a = s_axi_aclk;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
GND GND
       (.G(\<const0> ));
zynq_bd_axi_bram_ctrl__parameterized0 U0
       (.O1(s_axi_rlast),
        .O2(s_axi_rvalid),
        .O3(\^bram_addr_a [2]),
        .O4(\^bram_addr_a [3]),
        .O5(\^bram_addr_a [4]),
        .O6(\^bram_addr_a [5]),
        .O7(bram_rst_a),
        .O8(s_axi_bvalid),
        .bram_addr_a(\^bram_addr_a [11:6]),
        .bram_en_a(bram_en_a),
        .bram_rddata_a(bram_rddata_a),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[11:2]),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[11:2]),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen[3:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_gpio,Vivado 2014.3" *) (* CHECK_LICENSE_TYPE = "zynq_bd_axi_gpio_0_0,axi_gpio,{}" *) 
(* CORE_GENERATION_INFO = "zynq_bd_axi_gpio_0_0,axi_gpio,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_gpio,x_ipVersion=2.0,x_ipCoreRevision=6,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_S_AXI_ADDR_WIDTH=9,C_S_AXI_DATA_WIDTH=32,C_GPIO_WIDTH=4,C_GPIO2_WIDTH=32,C_ALL_INPUTS=0,C_ALL_INPUTS_2=0,C_ALL_OUTPUTS=1,C_ALL_OUTPUTS_2=0,C_INTERRUPT_PRESENT=0,C_DOUT_DEFAULT=0x00000000,C_TRI_DEFAULT=0xFFFFFFFF,C_IS_DUAL=0,C_DOUT_DEFAULT_2=0x00000000,C_TRI_DEFAULT_2=0xFFFFFFFF}" *) (* ORIG_REF_NAME = "zynq_bd_axi_gpio_0_0" *) 
module zynq_bd_zynq_bd_axi_gpio_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    gpio_io_o);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) input s_axi_aresetn;
  input [8:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  input [8:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  output [3:0]gpio_io_o;

  wire [3:0]gpio_io_o;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ip2intc_irpt_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_o_UNCONNECTED;
  wire [31:0]NLW_U0_gpio2_io_t_UNCONNECTED;
  wire [3:0]NLW_U0_gpio_io_t_UNCONNECTED;

(* C_ALL_INPUTS = "0" *) 
   (* C_ALL_INPUTS_2 = "0" *) 
   (* C_ALL_OUTPUTS = "1" *) 
   (* C_ALL_OUTPUTS_2 = "0" *) 
   (* C_DOUT_DEFAULT = "0" *) 
   (* C_DOUT_DEFAULT_2 = "0" *) 
   (* C_FAMILY = "zynq" *) 
   (* C_GPIO2_WIDTH = "32" *) 
   (* C_GPIO_WIDTH = "4" *) 
   (* C_INTERRUPT_PRESENT = "0" *) 
   (* C_IS_DUAL = "0" *) 
   (* C_S_AXI_ADDR_WIDTH = "9" *) 
   (* C_S_AXI_DATA_WIDTH = "32" *) 
   (* C_TRI_DEFAULT = "-1" *) 
   (* C_TRI_DEFAULT_2 = "-1" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* ip_group = "LOGICORE" *) 
   zynq_bd_axi_gpio__parameterized0 U0
       (.gpio2_io_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gpio2_io_o(NLW_U0_gpio2_io_o_UNCONNECTED[31:0]),
        .gpio2_io_t(NLW_U0_gpio2_io_t_UNCONNECTED[31:0]),
        .gpio_io_i({1'b0,1'b0,1'b0,1'b0}),
        .gpio_io_o(gpio_io_o),
        .gpio_io_t(NLW_U0_gpio_io_t_UNCONNECTED[3:0]),
        .ip2intc_irpt(NLW_U0_ip2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "zynq_bd_axi_mem_intercon_0" *) 
module zynq_bd_zynq_bd_axi_mem_intercon_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arburst,
    M01_AXI_arcache,
    M01_AXI_arid,
    M01_AXI_arlen,
    M01_AXI_arlock,
    M01_AXI_arprot,
    M01_AXI_arready,
    M01_AXI_arsize,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awburst,
    M01_AXI_awcache,
    M01_AXI_awid,
    M01_AXI_awlen,
    M01_AXI_awlock,
    M01_AXI_awprot,
    M01_AXI_awready,
    M01_AXI_awsize,
    M01_AXI_awvalid,
    M01_AXI_bid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rid,
    M01_AXI_rlast,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wlast,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arqos,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awqos,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wid,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input [0:0]ARESETN;
  input M00_ACLK;
  input [0:0]M00_ARESETN;
  output [8:0]M00_AXI_araddr;
  input M00_AXI_arready;
  output M00_AXI_arvalid;
  output [8:0]M00_AXI_awaddr;
  input M00_AXI_awready;
  output M00_AXI_awvalid;
  output M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output M00_AXI_wvalid;
  input M01_ACLK;
  input [0:0]M01_ARESETN;
  output [11:0]M01_AXI_araddr;
  output [1:0]M01_AXI_arburst;
  output [3:0]M01_AXI_arcache;
  output [11:0]M01_AXI_arid;
  output [7:0]M01_AXI_arlen;
  output [0:0]M01_AXI_arlock;
  output [2:0]M01_AXI_arprot;
  input [0:0]M01_AXI_arready;
  output [2:0]M01_AXI_arsize;
  output [0:0]M01_AXI_arvalid;
  output [11:0]M01_AXI_awaddr;
  output [1:0]M01_AXI_awburst;
  output [3:0]M01_AXI_awcache;
  output [11:0]M01_AXI_awid;
  output [7:0]M01_AXI_awlen;
  output [0:0]M01_AXI_awlock;
  output [2:0]M01_AXI_awprot;
  input [0:0]M01_AXI_awready;
  output [2:0]M01_AXI_awsize;
  output [0:0]M01_AXI_awvalid;
  input [11:0]M01_AXI_bid;
  output [0:0]M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input [0:0]M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  input [11:0]M01_AXI_rid;
  input [0:0]M01_AXI_rlast;
  output [0:0]M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input [0:0]M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  output [0:0]M01_AXI_wlast;
  input [0:0]M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output [0:0]M01_AXI_wvalid;
  input S00_ACLK;
  input [0:0]S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [11:0]S00_AXI_arid;
  input [3:0]S00_AXI_arlen;
  input [1:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  input [3:0]S00_AXI_arqos;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [11:0]S00_AXI_awid;
  input [3:0]S00_AXI_awlen;
  input [1:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  input [3:0]S00_AXI_awqos;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [11:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  output [11:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  input [11:0]S00_AXI_wid;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire ACLK;
  wire [0:0]ARESETN;
  wire M00_ACLK;
  wire [0:0]M00_ARESETN;
  wire [8:0]M00_AXI_araddr;
  wire M00_AXI_arready;
  wire M00_AXI_arvalid;
  wire [8:0]M00_AXI_awaddr;
  wire M00_AXI_awready;
  wire M00_AXI_awvalid;
  wire M00_AXI_bready;
  wire [1:0]M00_AXI_bresp;
  wire M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire M00_AXI_rready;
  wire [1:0]M00_AXI_rresp;
  wire M00_AXI_rvalid;
  wire [31:0]M00_AXI_wdata;
  wire M00_AXI_wready;
  wire [3:0]M00_AXI_wstrb;
  wire M00_AXI_wvalid;
  wire M01_ACLK;
  wire [0:0]M01_ARESETN;
  wire [11:0]M01_AXI_araddr;
  wire [1:0]M01_AXI_arburst;
  wire [3:0]M01_AXI_arcache;
  wire [11:0]M01_AXI_arid;
  wire [7:0]M01_AXI_arlen;
  wire [0:0]M01_AXI_arlock;
  wire [2:0]M01_AXI_arprot;
  wire [0:0]M01_AXI_arready;
  wire [2:0]M01_AXI_arsize;
  wire [0:0]M01_AXI_arvalid;
  wire [11:0]M01_AXI_awaddr;
  wire [1:0]M01_AXI_awburst;
  wire [3:0]M01_AXI_awcache;
  wire [11:0]M01_AXI_awid;
  wire [7:0]M01_AXI_awlen;
  wire [0:0]M01_AXI_awlock;
  wire [2:0]M01_AXI_awprot;
  wire [0:0]M01_AXI_awready;
  wire [2:0]M01_AXI_awsize;
  wire [0:0]M01_AXI_awvalid;
  wire [11:0]M01_AXI_bid;
  wire [0:0]M01_AXI_bready;
  wire [1:0]M01_AXI_bresp;
  wire [0:0]M01_AXI_bvalid;
  wire [31:0]M01_AXI_rdata;
  wire [11:0]M01_AXI_rid;
  wire [0:0]M01_AXI_rlast;
  wire [0:0]M01_AXI_rready;
  wire [1:0]M01_AXI_rresp;
  wire [0:0]M01_AXI_rvalid;
  wire [31:0]M01_AXI_wdata;
  wire [0:0]M01_AXI_wlast;
  wire [0:0]M01_AXI_wready;
  wire [3:0]M01_AXI_wstrb;
  wire [0:0]M01_AXI_wvalid;
  wire S00_ACLK;
  wire [0:0]S00_ARESETN;
  wire [31:0]S00_AXI_araddr;
  wire [1:0]S00_AXI_arburst;
  wire [3:0]S00_AXI_arcache;
  wire [11:0]S00_AXI_arid;
  wire [3:0]S00_AXI_arlen;
  wire [1:0]S00_AXI_arlock;
  wire [2:0]S00_AXI_arprot;
  wire [3:0]S00_AXI_arqos;
  wire S00_AXI_arready;
  wire [2:0]S00_AXI_arsize;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire [1:0]S00_AXI_awburst;
  wire [3:0]S00_AXI_awcache;
  wire [11:0]S00_AXI_awid;
  wire [3:0]S00_AXI_awlen;
  wire [1:0]S00_AXI_awlock;
  wire [2:0]S00_AXI_awprot;
  wire [3:0]S00_AXI_awqos;
  wire S00_AXI_awready;
  wire [2:0]S00_AXI_awsize;
  wire S00_AXI_awvalid;
  wire [11:0]S00_AXI_bid;
  wire S00_AXI_bready;
  wire [1:0]S00_AXI_bresp;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire [11:0]S00_AXI_rid;
  wire S00_AXI_rlast;
  wire S00_AXI_rready;
  wire [1:0]S00_AXI_rresp;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire [11:0]S00_AXI_wid;
  wire S00_AXI_wlast;
  wire S00_AXI_wready;
  wire [3:0]S00_AXI_wstrb;
  wire S00_AXI_wvalid;
  wire n_122_xbar;
  wire n_123_xbar;
  wire n_124_xbar;
  wire n_125_xbar;
  wire n_126_xbar;
  wire n_127_xbar;
  wire n_128_xbar;
  wire n_129_xbar;
  wire n_130_xbar;
  wire n_131_xbar;
  wire n_132_xbar;
  wire n_133_xbar;
  wire n_134_xbar;
  wire n_135_xbar;
  wire n_136_xbar;
  wire n_137_xbar;
  wire n_138_xbar;
  wire n_139_xbar;
  wire n_140_xbar;
  wire n_141_xbar;
  wire n_142_xbar;
  wire n_143_xbar;
  wire n_144_xbar;
  wire n_145_xbar;
  wire n_146_xbar;
  wire n_147_xbar;
  wire n_148_xbar;
  wire n_149_xbar;
  wire n_150_xbar;
  wire n_151_xbar;
  wire n_152_xbar;
  wire n_153_xbar;
  wire n_162_xbar;
  wire n_163_xbar;
  wire n_164_xbar;
  wire n_165_xbar;
  wire n_166_xbar;
  wire n_167_xbar;
  wire n_168_xbar;
  wire n_169_xbar;
  wire n_173_xbar;
  wire n_174_xbar;
  wire n_175_xbar;
  wire n_178_xbar;
  wire n_179_xbar;
  wire n_181_xbar;
  wire n_186_xbar;
  wire n_187_xbar;
  wire n_188_xbar;
  wire n_189_xbar;
  wire n_193_xbar;
  wire n_194_xbar;
  wire n_195_xbar;
  wire n_200_xbar;
  wire n_201_xbar;
  wire n_202_xbar;
  wire n_203_xbar;
  wire n_208_xbar;
  wire n_209_xbar;
  wire n_210_xbar;
  wire n_211_xbar;
  wire n_213_xbar;
  wire n_246_xbar;
  wire n_247_xbar;
  wire n_248_xbar;
  wire n_249_xbar;
  wire n_250_xbar;
  wire n_251_xbar;
  wire n_252_xbar;
  wire n_253_xbar;
  wire n_254_xbar;
  wire n_255_xbar;
  wire n_256_xbar;
  wire n_257_xbar;
  wire n_258_xbar;
  wire n_259_xbar;
  wire n_260_xbar;
  wire n_261_xbar;
  wire n_262_xbar;
  wire n_263_xbar;
  wire n_264_xbar;
  wire n_265_xbar;
  wire n_266_xbar;
  wire n_267_xbar;
  wire n_268_xbar;
  wire n_269_xbar;
  wire n_270_xbar;
  wire n_271_xbar;
  wire n_272_xbar;
  wire n_273_xbar;
  wire n_274_xbar;
  wire n_275_xbar;
  wire n_276_xbar;
  wire n_277_xbar;
  wire n_282_xbar;
  wire n_283_xbar;
  wire n_284_xbar;
  wire n_285_xbar;
  wire n_287_xbar;
  wire n_289_xbar;
  wire n_291_xbar;
  wire n_304_xbar;
  wire n_305_xbar;
  wire n_306_xbar;
  wire n_307_xbar;
  wire n_308_xbar;
  wire n_309_xbar;
  wire n_310_xbar;
  wire n_311_xbar;
  wire n_312_xbar;
  wire n_313_xbar;
  wire n_314_xbar;
  wire n_315_xbar;
  wire n_348_xbar;
  wire n_349_xbar;
  wire n_350_xbar;
  wire n_351_xbar;
  wire n_352_xbar;
  wire n_353_xbar;
  wire n_354_xbar;
  wire n_355_xbar;
  wire n_356_xbar;
  wire n_357_xbar;
  wire n_358_xbar;
  wire n_359_xbar;
  wire n_360_xbar;
  wire n_361_xbar;
  wire n_362_xbar;
  wire n_363_xbar;
  wire n_364_xbar;
  wire n_365_xbar;
  wire n_366_xbar;
  wire n_367_xbar;
  wire n_368_xbar;
  wire n_369_xbar;
  wire n_370_xbar;
  wire n_371_xbar;
  wire n_372_xbar;
  wire n_373_xbar;
  wire n_374_xbar;
  wire n_375_xbar;
  wire n_376_xbar;
  wire n_377_xbar;
  wire n_378_xbar;
  wire n_379_xbar;
  wire n_388_xbar;
  wire n_389_xbar;
  wire n_390_xbar;
  wire n_391_xbar;
  wire n_392_xbar;
  wire n_393_xbar;
  wire n_394_xbar;
  wire n_395_xbar;
  wire n_399_xbar;
  wire n_400_xbar;
  wire n_401_xbar;
  wire n_404_xbar;
  wire n_405_xbar;
  wire n_407_xbar;
  wire n_412_xbar;
  wire n_413_xbar;
  wire n_414_xbar;
  wire n_415_xbar;
  wire n_419_xbar;
  wire n_420_xbar;
  wire n_421_xbar;
  wire n_426_xbar;
  wire n_427_xbar;
  wire n_428_xbar;
  wire n_429_xbar;
  wire n_434_xbar;
  wire n_435_xbar;
  wire n_436_xbar;
  wire n_437_xbar;
  wire n_439_xbar;
  wire n_441_xbar;
  wire n_78_xbar;
  wire n_79_xbar;
  wire n_80_xbar;
  wire n_81_xbar;
  wire n_82_xbar;
  wire n_83_xbar;
  wire n_84_xbar;
  wire n_85_xbar;
  wire n_86_xbar;
  wire n_87_xbar;
  wire n_88_xbar;
  wire n_89_xbar;
  wire [31:0]s00_couplers_to_xbar_ARADDR;
  wire [1:0]s00_couplers_to_xbar_ARBURST;
  wire [3:0]s00_couplers_to_xbar_ARCACHE;
  wire [11:0]s00_couplers_to_xbar_ARID;
  wire [7:0]s00_couplers_to_xbar_ARLEN;
  wire s00_couplers_to_xbar_ARLOCK;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [3:0]s00_couplers_to_xbar_ARQOS;
  wire s00_couplers_to_xbar_ARREADY;
  wire [2:0]s00_couplers_to_xbar_ARSIZE;
  wire s00_couplers_to_xbar_ARVALID;
  wire [31:0]s00_couplers_to_xbar_AWADDR;
  wire [1:0]s00_couplers_to_xbar_AWBURST;
  wire [3:0]s00_couplers_to_xbar_AWCACHE;
  wire [11:0]s00_couplers_to_xbar_AWID;
  wire [7:0]s00_couplers_to_xbar_AWLEN;
  wire s00_couplers_to_xbar_AWLOCK;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [3:0]s00_couplers_to_xbar_AWQOS;
  wire s00_couplers_to_xbar_AWREADY;
  wire [2:0]s00_couplers_to_xbar_AWSIZE;
  wire s00_couplers_to_xbar_AWVALID;
  wire [11:0]s00_couplers_to_xbar_BID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire [11:0]s00_couplers_to_xbar_RID;
  wire s00_couplers_to_xbar_RLAST;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire s00_couplers_to_xbar_WLAST;
  wire s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire xbar_to_m00_couplers_ARREADY;
  wire xbar_to_m00_couplers_AWREADY;
  wire [11:0]xbar_to_m00_couplers_BID;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire xbar_to_m00_couplers_BVALID;
  wire [31:0]xbar_to_m00_couplers_RDATA;
  wire [11:0]xbar_to_m00_couplers_RID;
  wire xbar_to_m00_couplers_RLAST;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire xbar_to_m00_couplers_RVALID;
  wire xbar_to_m00_couplers_WREADY;
  wire [63:44]NLW_xbar_m_axi_araddr_UNCONNECTED;
  wire [7:4]NLW_xbar_m_axi_arqos_UNCONNECTED;
  wire [7:4]NLW_xbar_m_axi_arregion_UNCONNECTED;
  wire [63:44]NLW_xbar_m_axi_awaddr_UNCONNECTED;
  wire [7:4]NLW_xbar_m_axi_awqos_UNCONNECTED;
  wire [7:4]NLW_xbar_m_axi_awregion_UNCONNECTED;

zynq_bd_m00_couplers_imp_1MXPTIN m00_couplers
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M00_AXI_araddr(M00_AXI_araddr),
        .M00_AXI_arready(M00_AXI_arready),
        .M00_AXI_arvalid(M00_AXI_arvalid),
        .M00_AXI_awaddr(M00_AXI_awaddr),
        .M00_AXI_awready(M00_AXI_awready),
        .M00_AXI_awvalid(M00_AXI_awvalid),
        .M00_AXI_bready(M00_AXI_bready),
        .M00_AXI_bresp(M00_AXI_bresp),
        .M00_AXI_bvalid(M00_AXI_bvalid),
        .M00_AXI_rdata(M00_AXI_rdata),
        .M00_AXI_rready(M00_AXI_rready),
        .M00_AXI_rresp(M00_AXI_rresp),
        .M00_AXI_rvalid(M00_AXI_rvalid),
        .M00_AXI_wdata(M00_AXI_wdata),
        .M00_AXI_wready(M00_AXI_wready),
        .M00_AXI_wstrb(M00_AXI_wstrb),
        .M00_AXI_wvalid(M00_AXI_wvalid),
        .m_axi_araddr({n_348_xbar,n_349_xbar,n_350_xbar,n_351_xbar,n_352_xbar,n_353_xbar,n_354_xbar,n_355_xbar,n_356_xbar,n_357_xbar,n_358_xbar,n_359_xbar,n_360_xbar,n_361_xbar,n_362_xbar,n_363_xbar,n_364_xbar,n_365_xbar,n_366_xbar,n_367_xbar,n_368_xbar,n_369_xbar,n_370_xbar,n_371_xbar,n_372_xbar,n_373_xbar,n_374_xbar,n_375_xbar,n_376_xbar,n_377_xbar,n_378_xbar,n_379_xbar}),
        .m_axi_arburst({n_404_xbar,n_405_xbar}),
        .m_axi_arcache({n_412_xbar,n_413_xbar,n_414_xbar,n_415_xbar}),
        .m_axi_arid({n_304_xbar,n_305_xbar,n_306_xbar,n_307_xbar,n_308_xbar,n_309_xbar,n_310_xbar,n_311_xbar,n_312_xbar,n_313_xbar,n_314_xbar,n_315_xbar}),
        .m_axi_arlen({n_388_xbar,n_389_xbar,n_390_xbar,n_391_xbar,n_392_xbar,n_393_xbar,n_394_xbar,n_395_xbar}),
        .m_axi_arlock(n_407_xbar),
        .m_axi_arprot({n_419_xbar,n_420_xbar,n_421_xbar}),
        .m_axi_arqos({n_434_xbar,n_435_xbar,n_436_xbar,n_437_xbar}),
        .m_axi_arready(xbar_to_m00_couplers_ARREADY),
        .m_axi_arregion({n_426_xbar,n_427_xbar,n_428_xbar,n_429_xbar}),
        .m_axi_arsize({n_399_xbar,n_400_xbar,n_401_xbar}),
        .m_axi_arvalid(n_439_xbar),
        .m_axi_awaddr({n_122_xbar,n_123_xbar,n_124_xbar,n_125_xbar,n_126_xbar,n_127_xbar,n_128_xbar,n_129_xbar,n_130_xbar,n_131_xbar,n_132_xbar,n_133_xbar,n_134_xbar,n_135_xbar,n_136_xbar,n_137_xbar,n_138_xbar,n_139_xbar,n_140_xbar,n_141_xbar,n_142_xbar,n_143_xbar,n_144_xbar,n_145_xbar,n_146_xbar,n_147_xbar,n_148_xbar,n_149_xbar,n_150_xbar,n_151_xbar,n_152_xbar,n_153_xbar}),
        .m_axi_awburst({n_178_xbar,n_179_xbar}),
        .m_axi_awcache({n_186_xbar,n_187_xbar,n_188_xbar,n_189_xbar}),
        .m_axi_awid({n_78_xbar,n_79_xbar,n_80_xbar,n_81_xbar,n_82_xbar,n_83_xbar,n_84_xbar,n_85_xbar,n_86_xbar,n_87_xbar,n_88_xbar,n_89_xbar}),
        .m_axi_awlen({n_162_xbar,n_163_xbar,n_164_xbar,n_165_xbar,n_166_xbar,n_167_xbar,n_168_xbar,n_169_xbar}),
        .m_axi_awlock(n_181_xbar),
        .m_axi_awprot({n_193_xbar,n_194_xbar,n_195_xbar}),
        .m_axi_awqos({n_208_xbar,n_209_xbar,n_210_xbar,n_211_xbar}),
        .m_axi_awready(xbar_to_m00_couplers_AWREADY),
        .m_axi_awregion({n_200_xbar,n_201_xbar,n_202_xbar,n_203_xbar}),
        .m_axi_awsize({n_173_xbar,n_174_xbar,n_175_xbar}),
        .m_axi_awvalid(n_213_xbar),
        .m_axi_bready(n_291_xbar),
        .m_axi_bvalid(xbar_to_m00_couplers_BVALID),
        .m_axi_rlast(xbar_to_m00_couplers_RLAST),
        .m_axi_rready(n_441_xbar),
        .m_axi_rvalid(xbar_to_m00_couplers_RVALID),
        .m_axi_wdata({n_246_xbar,n_247_xbar,n_248_xbar,n_249_xbar,n_250_xbar,n_251_xbar,n_252_xbar,n_253_xbar,n_254_xbar,n_255_xbar,n_256_xbar,n_257_xbar,n_258_xbar,n_259_xbar,n_260_xbar,n_261_xbar,n_262_xbar,n_263_xbar,n_264_xbar,n_265_xbar,n_266_xbar,n_267_xbar,n_268_xbar,n_269_xbar,n_270_xbar,n_271_xbar,n_272_xbar,n_273_xbar,n_274_xbar,n_275_xbar,n_276_xbar,n_277_xbar}),
        .m_axi_wlast(n_287_xbar),
        .m_axi_wready(xbar_to_m00_couplers_WREADY),
        .m_axi_wstrb({n_282_xbar,n_283_xbar,n_284_xbar,n_285_xbar}),
        .m_axi_wvalid(n_289_xbar),
        .s_axi_bid(xbar_to_m00_couplers_BID),
        .s_axi_bresp(xbar_to_m00_couplers_BRESP),
        .s_axi_rdata(xbar_to_m00_couplers_RDATA),
        .s_axi_rid(xbar_to_m00_couplers_RID),
        .s_axi_rresp(xbar_to_m00_couplers_RRESP));
zynq_bd_s00_couplers_imp_N4FNZN s00_couplers
       (.S00_ACLK(S00_ACLK),
        .S00_ARESETN(S00_ARESETN),
        .S00_AXI_araddr(S00_AXI_araddr),
        .S00_AXI_arburst(S00_AXI_arburst),
        .S00_AXI_arcache(S00_AXI_arcache),
        .S00_AXI_arid(S00_AXI_arid),
        .S00_AXI_arlen(S00_AXI_arlen),
        .S00_AXI_arlock(S00_AXI_arlock),
        .S00_AXI_arprot(S00_AXI_arprot),
        .S00_AXI_arqos(S00_AXI_arqos),
        .S00_AXI_arready(S00_AXI_arready),
        .S00_AXI_arsize(S00_AXI_arsize),
        .S00_AXI_arvalid(S00_AXI_arvalid),
        .S00_AXI_awaddr(S00_AXI_awaddr),
        .S00_AXI_awburst(S00_AXI_awburst),
        .S00_AXI_awcache(S00_AXI_awcache),
        .S00_AXI_awid(S00_AXI_awid),
        .S00_AXI_awlen(S00_AXI_awlen),
        .S00_AXI_awlock(S00_AXI_awlock),
        .S00_AXI_awprot(S00_AXI_awprot),
        .S00_AXI_awqos(S00_AXI_awqos),
        .S00_AXI_awready(S00_AXI_awready),
        .S00_AXI_awsize(S00_AXI_awsize),
        .S00_AXI_awvalid(S00_AXI_awvalid),
        .S00_AXI_bid(S00_AXI_bid),
        .S00_AXI_bready(S00_AXI_bready),
        .S00_AXI_bresp(S00_AXI_bresp),
        .S00_AXI_bvalid(S00_AXI_bvalid),
        .S00_AXI_rdata(S00_AXI_rdata),
        .S00_AXI_rid(S00_AXI_rid),
        .S00_AXI_rlast(S00_AXI_rlast),
        .S00_AXI_rready(S00_AXI_rready),
        .S00_AXI_rresp(S00_AXI_rresp),
        .S00_AXI_rvalid(S00_AXI_rvalid),
        .S00_AXI_wdata(S00_AXI_wdata),
        .S00_AXI_wid(S00_AXI_wid),
        .S00_AXI_wlast(S00_AXI_wlast),
        .S00_AXI_wready(S00_AXI_wready),
        .S00_AXI_wstrb(S00_AXI_wstrb),
        .S00_AXI_wvalid(S00_AXI_wvalid),
        .m_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .m_axi_arburst(s00_couplers_to_xbar_ARBURST),
        .m_axi_arcache(s00_couplers_to_xbar_ARCACHE),
        .m_axi_arid(s00_couplers_to_xbar_ARID),
        .m_axi_arlen(s00_couplers_to_xbar_ARLEN),
        .m_axi_arlock(s00_couplers_to_xbar_ARLOCK),
        .m_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .m_axi_arqos(s00_couplers_to_xbar_ARQOS),
        .m_axi_arsize(s00_couplers_to_xbar_ARSIZE),
        .m_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .m_axi_awburst(s00_couplers_to_xbar_AWBURST),
        .m_axi_awcache(s00_couplers_to_xbar_AWCACHE),
        .m_axi_awid(s00_couplers_to_xbar_AWID),
        .m_axi_awlen(s00_couplers_to_xbar_AWLEN),
        .m_axi_awlock(s00_couplers_to_xbar_AWLOCK),
        .m_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .m_axi_awqos(s00_couplers_to_xbar_AWQOS),
        .m_axi_awsize(s00_couplers_to_xbar_AWSIZE),
        .m_axi_wdata(s00_couplers_to_xbar_WDATA),
        .m_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bid(s00_couplers_to_xbar_BID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rid(s00_couplers_to_xbar_RID),
        .s_axi_rlast(s00_couplers_to_xbar_RLAST),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wlast(s00_couplers_to_xbar_WLAST),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
(* CHECK_LICENSE_TYPE = "zynq_bd_xbar_0,axi_crossbar_v2_1_axi_crossbar,{}" *) 
   (* core_generation_info = "zynq_bd_xbar_0,axi_crossbar_v2_1_axi_crossbar,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_crossbar,x_ipVersion=2.1,x_ipCoreRevision=4,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_NUM_SLAVE_SLOTS=1,C_NUM_MASTER_SLOTS=2,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_PROTOCOL=0,C_NUM_ADDR_RANGES=1,C_M_AXI_BASE_ADDR=0x00000000400000000000000041200000,C_M_AXI_ADDR_WIDTH=0x0000000c00000010,C_S_AXI_BASE_ID=0x00000000,C_S_AXI_THREAD_ID_WIDTH=0x0000000c,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_M_AXI_WRITE_CONNECTIVITY=0xFFFFFFFFFFFFFFFF,C_M_AXI_READ_CONNECTIVITY=0xFFFFFFFFFFFFFFFF,C_R_REGISTER=0,C_S_AXI_SINGLE_THREAD=0x00000000,C_S_AXI_WRITE_ACCEPTANCE=0x00000008,C_S_AXI_READ_ACCEPTANCE=0x00000008,C_M_AXI_WRITE_ISSUING=0x0000000200000002,C_M_AXI_READ_ISSUING=0x0000000200000002,C_S_AXI_ARB_PRIORITY=0x00000000,C_M_AXI_SECURE=0x00000000,C_CONNECTIVITY_MODE=1}" *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   (* x_core_info = "axi_crossbar_v2_1_axi_crossbar,Vivado 2014.3" *) 
   zynq_bd_zynq_bd_xbar_0 xbar
       (.aclk(ACLK),
        .aresetn(ARESETN),
        .m_axi_araddr({NLW_xbar_m_axi_araddr_UNCONNECTED[63:44],M01_AXI_araddr,n_348_xbar,n_349_xbar,n_350_xbar,n_351_xbar,n_352_xbar,n_353_xbar,n_354_xbar,n_355_xbar,n_356_xbar,n_357_xbar,n_358_xbar,n_359_xbar,n_360_xbar,n_361_xbar,n_362_xbar,n_363_xbar,n_364_xbar,n_365_xbar,n_366_xbar,n_367_xbar,n_368_xbar,n_369_xbar,n_370_xbar,n_371_xbar,n_372_xbar,n_373_xbar,n_374_xbar,n_375_xbar,n_376_xbar,n_377_xbar,n_378_xbar,n_379_xbar}),
        .m_axi_arburst({M01_AXI_arburst,n_404_xbar,n_405_xbar}),
        .m_axi_arcache({M01_AXI_arcache,n_412_xbar,n_413_xbar,n_414_xbar,n_415_xbar}),
        .m_axi_arid({M01_AXI_arid,n_304_xbar,n_305_xbar,n_306_xbar,n_307_xbar,n_308_xbar,n_309_xbar,n_310_xbar,n_311_xbar,n_312_xbar,n_313_xbar,n_314_xbar,n_315_xbar}),
        .m_axi_arlen({M01_AXI_arlen,n_388_xbar,n_389_xbar,n_390_xbar,n_391_xbar,n_392_xbar,n_393_xbar,n_394_xbar,n_395_xbar}),
        .m_axi_arlock({M01_AXI_arlock,n_407_xbar}),
        .m_axi_arprot({M01_AXI_arprot,n_419_xbar,n_420_xbar,n_421_xbar}),
        .m_axi_arqos({NLW_xbar_m_axi_arqos_UNCONNECTED[7:4],n_434_xbar,n_435_xbar,n_436_xbar,n_437_xbar}),
        .m_axi_arready({M01_AXI_arready,xbar_to_m00_couplers_ARREADY}),
        .m_axi_arregion({NLW_xbar_m_axi_arregion_UNCONNECTED[7:4],n_426_xbar,n_427_xbar,n_428_xbar,n_429_xbar}),
        .m_axi_arsize({M01_AXI_arsize,n_399_xbar,n_400_xbar,n_401_xbar}),
        .m_axi_arvalid({M01_AXI_arvalid,n_439_xbar}),
        .m_axi_awaddr({NLW_xbar_m_axi_awaddr_UNCONNECTED[63:44],M01_AXI_awaddr,n_122_xbar,n_123_xbar,n_124_xbar,n_125_xbar,n_126_xbar,n_127_xbar,n_128_xbar,n_129_xbar,n_130_xbar,n_131_xbar,n_132_xbar,n_133_xbar,n_134_xbar,n_135_xbar,n_136_xbar,n_137_xbar,n_138_xbar,n_139_xbar,n_140_xbar,n_141_xbar,n_142_xbar,n_143_xbar,n_144_xbar,n_145_xbar,n_146_xbar,n_147_xbar,n_148_xbar,n_149_xbar,n_150_xbar,n_151_xbar,n_152_xbar,n_153_xbar}),
        .m_axi_awburst({M01_AXI_awburst,n_178_xbar,n_179_xbar}),
        .m_axi_awcache({M01_AXI_awcache,n_186_xbar,n_187_xbar,n_188_xbar,n_189_xbar}),
        .m_axi_awid({M01_AXI_awid,n_78_xbar,n_79_xbar,n_80_xbar,n_81_xbar,n_82_xbar,n_83_xbar,n_84_xbar,n_85_xbar,n_86_xbar,n_87_xbar,n_88_xbar,n_89_xbar}),
        .m_axi_awlen({M01_AXI_awlen,n_162_xbar,n_163_xbar,n_164_xbar,n_165_xbar,n_166_xbar,n_167_xbar,n_168_xbar,n_169_xbar}),
        .m_axi_awlock({M01_AXI_awlock,n_181_xbar}),
        .m_axi_awprot({M01_AXI_awprot,n_193_xbar,n_194_xbar,n_195_xbar}),
        .m_axi_awqos({NLW_xbar_m_axi_awqos_UNCONNECTED[7:4],n_208_xbar,n_209_xbar,n_210_xbar,n_211_xbar}),
        .m_axi_awready({M01_AXI_awready,xbar_to_m00_couplers_AWREADY}),
        .m_axi_awregion({NLW_xbar_m_axi_awregion_UNCONNECTED[7:4],n_200_xbar,n_201_xbar,n_202_xbar,n_203_xbar}),
        .m_axi_awsize({M01_AXI_awsize,n_173_xbar,n_174_xbar,n_175_xbar}),
        .m_axi_awvalid({M01_AXI_awvalid,n_213_xbar}),
        .m_axi_bid({M01_AXI_bid,xbar_to_m00_couplers_BID}),
        .m_axi_bready({M01_AXI_bready,n_291_xbar}),
        .m_axi_bresp({M01_AXI_bresp,xbar_to_m00_couplers_BRESP}),
        .m_axi_bvalid({M01_AXI_bvalid,xbar_to_m00_couplers_BVALID}),
        .m_axi_rdata({M01_AXI_rdata,xbar_to_m00_couplers_RDATA}),
        .m_axi_rid({M01_AXI_rid,xbar_to_m00_couplers_RID}),
        .m_axi_rlast({M01_AXI_rlast,xbar_to_m00_couplers_RLAST}),
        .m_axi_rready({M01_AXI_rready,n_441_xbar}),
        .m_axi_rresp({M01_AXI_rresp,xbar_to_m00_couplers_RRESP}),
        .m_axi_rvalid({M01_AXI_rvalid,xbar_to_m00_couplers_RVALID}),
        .m_axi_wdata({M01_AXI_wdata,n_246_xbar,n_247_xbar,n_248_xbar,n_249_xbar,n_250_xbar,n_251_xbar,n_252_xbar,n_253_xbar,n_254_xbar,n_255_xbar,n_256_xbar,n_257_xbar,n_258_xbar,n_259_xbar,n_260_xbar,n_261_xbar,n_262_xbar,n_263_xbar,n_264_xbar,n_265_xbar,n_266_xbar,n_267_xbar,n_268_xbar,n_269_xbar,n_270_xbar,n_271_xbar,n_272_xbar,n_273_xbar,n_274_xbar,n_275_xbar,n_276_xbar,n_277_xbar}),
        .m_axi_wlast({M01_AXI_wlast,n_287_xbar}),
        .m_axi_wready({M01_AXI_wready,xbar_to_m00_couplers_WREADY}),
        .m_axi_wstrb({M01_AXI_wstrb,n_282_xbar,n_283_xbar,n_284_xbar,n_285_xbar}),
        .m_axi_wvalid({M01_AXI_wvalid,n_289_xbar}),
        .s_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .s_axi_arburst(s00_couplers_to_xbar_ARBURST),
        .s_axi_arcache(s00_couplers_to_xbar_ARCACHE),
        .s_axi_arid(s00_couplers_to_xbar_ARID),
        .s_axi_arlen(s00_couplers_to_xbar_ARLEN),
        .s_axi_arlock(s00_couplers_to_xbar_ARLOCK),
        .s_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .s_axi_arqos(s00_couplers_to_xbar_ARQOS),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arsize(s00_couplers_to_xbar_ARSIZE),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .s_axi_awburst(s00_couplers_to_xbar_AWBURST),
        .s_axi_awcache(s00_couplers_to_xbar_AWCACHE),
        .s_axi_awid(s00_couplers_to_xbar_AWID),
        .s_axi_awlen(s00_couplers_to_xbar_AWLEN),
        .s_axi_awlock(s00_couplers_to_xbar_AWLOCK),
        .s_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .s_axi_awqos(s00_couplers_to_xbar_AWQOS),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awsize(s00_couplers_to_xbar_AWSIZE),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bid(s00_couplers_to_xbar_BID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rid(s00_couplers_to_xbar_RID),
        .s_axi_rlast(s00_couplers_to_xbar_RLAST),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wlast(s00_couplers_to_xbar_WLAST),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "bft,Vivado 2014.3" *) (* CHECK_LICENSE_TYPE = "zynq_bd_bft_0_0,bft,{}" *) 
(* CORE_GENERATION_INFO = "zynq_bd_bft_0_0,bft,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=bft,x_ipVersion=1.0,x_ipCoreRevision=1,x_ipLanguage=VERILOG}" *) (* ORIG_REF_NAME = "zynq_bd_bft_0_0" *) 
module zynq_bd_zynq_bd_bft_0_0
   (wbClk,
    bftClk,
    reset,
    wbDataForInput,
    wbWriteOut,
    wbDataForOutput,
    wbInputData,
    wbOutputData,
    error);
  input wbClk;
  input bftClk;
  input reset;
  input wbDataForInput;
  input wbWriteOut;
  output wbDataForOutput;
  input [31:0]wbInputData;
  output [31:0]wbOutputData;
  output error;

  wire bftClk;
  wire error;
  wire reset;
  wire wbClk;
  wire wbDataForInput;
  wire wbDataForOutput;
  wire [31:0]wbInputData;
  wire [31:0]wbOutputData;
  wire wbWriteOut;

zynq_bd_bft U0
       (.bftClk(bftClk),
        .error(error),
        .reset(reset),
        .wbClk(wbClk),
        .wbDataForInput(wbDataForInput),
        .wbDataForOutput(wbDataForOutput),
        .wbInputData(wbInputData),
        .wbOutputData(wbOutputData),
        .wbWriteOut(wbWriteOut));
endmodule

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_2,Vivado 2014.3" *) (* CHECK_LICENSE_TYPE = "zynq_bd_blk_mem_gen_0_0,blk_mem_gen_v8_2,{}" *) 
(* CORE_GENERATION_INFO = "zynq_bd_blk_mem_gen_0_0,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=2,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_XDEVICEFAMILY=zynq,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=1,C_ENABLE_32BIT_ADDRESS=1,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=0,C_BYTE_SIZE=8,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=0,C_INIT_FILE_NAME=no_coe_file_loaded,C_INIT_FILE=NONE,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=1,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=1,C_WEA_WIDTH=4,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=1024,C_READ_DEPTH_A=1024,C_ADDRA_WIDTH=32,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=1,C_WEB_WIDTH=4,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=1024,C_READ_DEPTH_B=1024,C_ADDRB_WIDTH=32,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=1,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     2.96495 mW}" *) (* ORIG_REF_NAME = "zynq_bd_blk_mem_gen_0_0" *) 
module zynq_bd_zynq_bd_blk_mem_gen_0_0
   (clka,
    rsta,
    ena,
    wea,
    addra,
    dina,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA RST" *) input rsta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  input [3:0]wea;
  input [31:0]addra;
  input [31:0]dina;
  output [31:0]douta;

  wire [31:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire rsta;
  wire [3:0]wea;

zynq_bd_blk_mem_gen_v8_2__parameterized0 U0
       (.addra(addra[11:2]),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .rsta(rsta),
        .wea(wea));
endmodule

(* x_core_info = "processing_system7_v5_5_processing_system7,Vivado 2014.3" *) (* CHECK_LICENSE_TYPE = "zynq_bd_processing_system7_0_0,processing_system7_v5_5_processing_system7,{}" *) (* CORE_GENERATION_INFO = "zynq_bd_processing_system7_0_0,processing_system7_v5_5_processing_system7,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=processing_system7,x_ipVersion=5.5,x_ipCoreRevision=0,x_ipLanguage=VERILOG,C_EN_EMIO_PJTAG=0,C_EN_EMIO_ENET0=0,C_EN_EMIO_ENET1=0,C_EN_EMIO_TRACE=0,C_INCLUDE_TRACE_BUFFER=0,C_TRACE_BUFFER_FIFO_SIZE=128,USE_TRACE_DATA_EDGE_DETECTOR=0,C_TRACE_PIPELINE_WIDTH=8,C_TRACE_BUFFER_CLOCK_DELAY=12,C_EMIO_GPIO_WIDTH=64,C_INCLUDE_ACP_TRANS_CHECK=0,C_USE_DEFAULT_ACP_USER_VAL=0,C_S_AXI_ACP_ARUSER_VAL=31,C_S_AXI_ACP_AWUSER_VAL=31,C_M_AXI_GP0_ID_WIDTH=12,C_M_AXI_GP0_ENABLE_STATIC_REMAP=0,C_M_AXI_GP1_ID_WIDTH=12,C_M_AXI_GP1_ENABLE_STATIC_REMAP=0,C_S_AXI_GP0_ID_WIDTH=6,C_S_AXI_GP1_ID_WIDTH=6,C_S_AXI_ACP_ID_WIDTH=3,C_S_AXI_HP0_ID_WIDTH=6,C_S_AXI_HP0_DATA_WIDTH=64,C_S_AXI_HP1_ID_WIDTH=6,C_S_AXI_HP1_DATA_WIDTH=64,C_S_AXI_HP2_ID_WIDTH=6,C_S_AXI_HP2_DATA_WIDTH=64,C_S_AXI_HP3_ID_WIDTH=6,C_S_AXI_HP3_DATA_WIDTH=64,C_M_AXI_GP0_THREAD_ID_WIDTH=12,C_M_AXI_GP1_THREAD_ID_WIDTH=12,C_NUM_F2P_INTR_INPUTS=1,C_IRQ_F2P_MODE=DIRECT,C_DQ_WIDTH=32,C_DQS_WIDTH=4,C_DM_WIDTH=4,C_MIO_PRIMITIVE=54,C_TRACE_INTERNAL_WIDTH=2,C_PS7_SI_REV=PRODUCTION,C_FCLK_CLK0_BUF=true,C_FCLK_CLK1_BUF=false,C_FCLK_CLK2_BUF=false,C_FCLK_CLK3_BUF=false,C_PACKAGE_NAME=clg484}" *) 
(* downgradeipidentifiedwarnings = "yes" *) (* ORIG_REF_NAME = "zynq_bd_processing_system7_0_0" *) 
module zynq_bd_zynq_bd_processing_system7_0_0
   (ENET0_PTP_DELAY_REQ_RX,
    ENET0_PTP_DELAY_REQ_TX,
    ENET0_PTP_PDELAY_REQ_RX,
    ENET0_PTP_PDELAY_REQ_TX,
    ENET0_PTP_PDELAY_RESP_RX,
    ENET0_PTP_PDELAY_RESP_TX,
    ENET0_PTP_SYNC_FRAME_RX,
    ENET0_PTP_SYNC_FRAME_TX,
    ENET0_SOF_RX,
    ENET0_SOF_TX,
    TTC0_WAVE0_OUT,
    TTC0_WAVE1_OUT,
    TTC0_WAVE2_OUT,
    USB0_PORT_INDCTL,
    USB0_VBUS_PWRSELECT,
    USB0_VBUS_PWRFAULT,
    M_AXI_GP0_ARVALID,
    M_AXI_GP0_AWVALID,
    M_AXI_GP0_BREADY,
    M_AXI_GP0_RREADY,
    M_AXI_GP0_WLAST,
    M_AXI_GP0_WVALID,
    M_AXI_GP0_ARID,
    M_AXI_GP0_AWID,
    M_AXI_GP0_WID,
    M_AXI_GP0_ARBURST,
    M_AXI_GP0_ARLOCK,
    M_AXI_GP0_ARSIZE,
    M_AXI_GP0_AWBURST,
    M_AXI_GP0_AWLOCK,
    M_AXI_GP0_AWSIZE,
    M_AXI_GP0_ARPROT,
    M_AXI_GP0_AWPROT,
    M_AXI_GP0_ARADDR,
    M_AXI_GP0_AWADDR,
    M_AXI_GP0_WDATA,
    M_AXI_GP0_ARCACHE,
    M_AXI_GP0_ARLEN,
    M_AXI_GP0_ARQOS,
    M_AXI_GP0_AWCACHE,
    M_AXI_GP0_AWLEN,
    M_AXI_GP0_AWQOS,
    M_AXI_GP0_WSTRB,
    M_AXI_GP0_ACLK,
    M_AXI_GP0_ARREADY,
    M_AXI_GP0_AWREADY,
    M_AXI_GP0_BVALID,
    M_AXI_GP0_RLAST,
    M_AXI_GP0_RVALID,
    M_AXI_GP0_WREADY,
    M_AXI_GP0_BID,
    M_AXI_GP0_RID,
    M_AXI_GP0_BRESP,
    M_AXI_GP0_RRESP,
    M_AXI_GP0_RDATA,
    FCLK_CLK0,
    FCLK_RESET0_N,
    MIO,
    DDR_CAS_n,
    DDR_CKE,
    DDR_Clk_n,
    DDR_Clk,
    DDR_CS_n,
    DDR_DRSTB,
    DDR_ODT,
    DDR_RAS_n,
    DDR_WEB,
    DDR_BankAddr,
    DDR_Addr,
    DDR_VRN,
    DDR_VRP,
    DDR_DM,
    DDR_DQ,
    DDR_DQS_n,
    DDR_DQS,
    PS_SRSTB,
    PS_CLK,
    PS_PORB);
  (* x_interface_info = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 DELAY_REQ_RX" *) output ENET0_PTP_DELAY_REQ_RX;
  (* x_interface_info = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 DELAY_REQ_TX" *) output ENET0_PTP_DELAY_REQ_TX;
  (* x_interface_info = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 PDELAY_REQ_RX" *) output ENET0_PTP_PDELAY_REQ_RX;
  (* x_interface_info = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 PDELAY_REQ_TX" *) output ENET0_PTP_PDELAY_REQ_TX;
  (* x_interface_info = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 PDELAY_RESP_RX" *) output ENET0_PTP_PDELAY_RESP_RX;
  (* x_interface_info = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 PDELAY_RESP_TX" *) output ENET0_PTP_PDELAY_RESP_TX;
  (* x_interface_info = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 SYNC_FRAME_RX" *) output ENET0_PTP_SYNC_FRAME_RX;
  (* x_interface_info = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 SYNC_FRAME_TX" *) output ENET0_PTP_SYNC_FRAME_TX;
  (* x_interface_info = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 SOF_RX" *) output ENET0_SOF_RX;
  (* x_interface_info = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 SOF_TX" *) output ENET0_SOF_TX;
  output TTC0_WAVE0_OUT;
  output TTC0_WAVE1_OUT;
  output TTC0_WAVE2_OUT;
  output [1:0]USB0_PORT_INDCTL;
  (* x_interface_info = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRSELECT" *) output USB0_VBUS_PWRSELECT;
  (* x_interface_info = "xilinx.com:display_processing_system7:usbctrl:1.0 USBIND_0 VBUS_PWRFAULT" *) input USB0_VBUS_PWRFAULT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARVALID" *) output M_AXI_GP0_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWVALID" *) output M_AXI_GP0_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BREADY" *) output M_AXI_GP0_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RREADY" *) output M_AXI_GP0_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WLAST" *) output M_AXI_GP0_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WVALID" *) output M_AXI_GP0_WVALID;
  output [11:0]M_AXI_GP0_ARID;
  output [11:0]M_AXI_GP0_AWID;
  output [11:0]M_AXI_GP0_WID;
  output [1:0]M_AXI_GP0_ARBURST;
  output [1:0]M_AXI_GP0_ARLOCK;
  output [2:0]M_AXI_GP0_ARSIZE;
  output [1:0]M_AXI_GP0_AWBURST;
  output [1:0]M_AXI_GP0_AWLOCK;
  output [2:0]M_AXI_GP0_AWSIZE;
  output [2:0]M_AXI_GP0_ARPROT;
  output [2:0]M_AXI_GP0_AWPROT;
  output [31:0]M_AXI_GP0_ARADDR;
  output [31:0]M_AXI_GP0_AWADDR;
  output [31:0]M_AXI_GP0_WDATA;
  output [3:0]M_AXI_GP0_ARCACHE;
  output [3:0]M_AXI_GP0_ARLEN;
  output [3:0]M_AXI_GP0_ARQOS;
  output [3:0]M_AXI_GP0_AWCACHE;
  output [3:0]M_AXI_GP0_AWLEN;
  output [3:0]M_AXI_GP0_AWQOS;
  output [3:0]M_AXI_GP0_WSTRB;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_GP0_ACLK CLK" *) input M_AXI_GP0_ACLK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 ARREADY" *) input M_AXI_GP0_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 AWREADY" *) input M_AXI_GP0_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 BVALID" *) input M_AXI_GP0_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RLAST" *) input M_AXI_GP0_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 RVALID" *) input M_AXI_GP0_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_GP0 WREADY" *) input M_AXI_GP0_WREADY;
  input [11:0]M_AXI_GP0_BID;
  input [11:0]M_AXI_GP0_RID;
  input [1:0]M_AXI_GP0_BRESP;
  input [1:0]M_AXI_GP0_RRESP;
  input [31:0]M_AXI_GP0_RDATA;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 FCLK_CLK0 CLK" *) output FCLK_CLK0;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 FCLK_RESET0_N RST" *) output FCLK_RESET0_N;
  inout [53:0]MIO;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CAS_N" *) inout DDR_CAS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CKE" *) inout DDR_CKE;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CK_N" *) inout DDR_Clk_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CK_P" *) inout DDR_Clk;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR CS_N" *) inout DDR_CS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR RESET_N" *) inout DDR_DRSTB;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR ODT" *) inout DDR_ODT;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR RAS_N" *) inout DDR_RAS_n;
  (* x_interface_info = "xilinx.com:interface:ddrx:1.0 DDR WE_N" *) inout DDR_WEB;
  inout [2:0]DDR_BankAddr;
  inout [14:0]DDR_Addr;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN" *) inout DDR_VRN;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP" *) inout DDR_VRP;
  inout [3:0]DDR_DM;
  inout [31:0]DDR_DQ;
  inout [3:0]DDR_DQS_n;
  inout [3:0]DDR_DQS;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB" *) inout PS_SRSTB;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK" *) inout PS_CLK;
  (* x_interface_info = "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB" *) inout PS_PORB;

  wire [14:0]DDR_Addr;
  wire [2:0]DDR_BankAddr;
  wire DDR_CAS_n;
  wire DDR_CKE;
  wire DDR_CS_n;
  wire DDR_Clk;
  wire DDR_Clk_n;
  wire [3:0]DDR_DM;
  wire [31:0]DDR_DQ;
  wire [3:0]DDR_DQS;
  wire [3:0]DDR_DQS_n;
  wire DDR_DRSTB;
  wire DDR_ODT;
  wire DDR_RAS_n;
  wire DDR_VRN;
  wire DDR_VRP;
  wire DDR_WEB;
  wire ENET0_PTP_DELAY_REQ_RX;
  wire ENET0_PTP_DELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_REQ_RX;
  wire ENET0_PTP_PDELAY_REQ_TX;
  wire ENET0_PTP_PDELAY_RESP_RX;
  wire ENET0_PTP_PDELAY_RESP_TX;
  wire ENET0_PTP_SYNC_FRAME_RX;
  wire ENET0_PTP_SYNC_FRAME_TX;
  wire ENET0_SOF_RX;
  wire ENET0_SOF_TX;
  wire FCLK_CLK0;
  wire FCLK_RESET0_N;
  wire [53:0]MIO;
  wire M_AXI_GP0_ACLK;
  wire [31:0]M_AXI_GP0_ARADDR;
  wire [1:0]M_AXI_GP0_ARBURST;
  wire [3:0]M_AXI_GP0_ARCACHE;
  wire [11:0]M_AXI_GP0_ARID;
  wire [3:0]M_AXI_GP0_ARLEN;
  wire [1:0]M_AXI_GP0_ARLOCK;
  wire [2:0]M_AXI_GP0_ARPROT;
  wire [3:0]M_AXI_GP0_ARQOS;
  wire M_AXI_GP0_ARREADY;
  wire [2:0]M_AXI_GP0_ARSIZE;
  wire M_AXI_GP0_ARVALID;
  wire [31:0]M_AXI_GP0_AWADDR;
  wire [1:0]M_AXI_GP0_AWBURST;
  wire [3:0]M_AXI_GP0_AWCACHE;
  wire [11:0]M_AXI_GP0_AWID;
  wire [3:0]M_AXI_GP0_AWLEN;
  wire [1:0]M_AXI_GP0_AWLOCK;
  wire [2:0]M_AXI_GP0_AWPROT;
  wire [3:0]M_AXI_GP0_AWQOS;
  wire M_AXI_GP0_AWREADY;
  wire [2:0]M_AXI_GP0_AWSIZE;
  wire M_AXI_GP0_AWVALID;
  wire [11:0]M_AXI_GP0_BID;
  wire M_AXI_GP0_BREADY;
  wire [1:0]M_AXI_GP0_BRESP;
  wire M_AXI_GP0_BVALID;
  wire [31:0]M_AXI_GP0_RDATA;
  wire [11:0]M_AXI_GP0_RID;
  wire M_AXI_GP0_RLAST;
  wire M_AXI_GP0_RREADY;
  wire [1:0]M_AXI_GP0_RRESP;
  wire M_AXI_GP0_RVALID;
  wire [31:0]M_AXI_GP0_WDATA;
  wire [11:0]M_AXI_GP0_WID;
  wire M_AXI_GP0_WLAST;
  wire M_AXI_GP0_WREADY;
  wire [3:0]M_AXI_GP0_WSTRB;
  wire M_AXI_GP0_WVALID;
  wire PS_CLK;
  wire PS_PORB;
  wire PS_SRSTB;
  wire TTC0_WAVE0_OUT;
  wire TTC0_WAVE1_OUT;
  wire TTC0_WAVE2_OUT;
  wire [1:0]USB0_PORT_INDCTL;
  wire USB0_VBUS_PWRFAULT;
  wire USB0_VBUS_PWRSELECT;
  wire NLW_inst_CAN0_PHY_TX_UNCONNECTED;
  wire NLW_inst_CAN1_PHY_TX_UNCONNECTED;
  wire NLW_inst_DMA0_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA0_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA0_RSTN_UNCONNECTED;
  wire NLW_inst_DMA1_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA1_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA1_RSTN_UNCONNECTED;
  wire NLW_inst_DMA2_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA2_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA2_RSTN_UNCONNECTED;
  wire NLW_inst_DMA3_DAVALID_UNCONNECTED;
  wire NLW_inst_DMA3_DRREADY_UNCONNECTED;
  wire NLW_inst_DMA3_RSTN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET0_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED;
  wire NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_MDC_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_O_UNCONNECTED;
  wire NLW_inst_ENET1_MDIO_T_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED;
  wire NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_RX_UNCONNECTED;
  wire NLW_inst_ENET1_SOF_TX_UNCONNECTED;
  wire NLW_inst_EVENT_EVENTO_UNCONNECTED;
  wire NLW_inst_FCLK_CLK1_UNCONNECTED;
  wire NLW_inst_FCLK_CLK2_UNCONNECTED;
  wire NLW_inst_FCLK_CLK3_UNCONNECTED;
  wire NLW_inst_FCLK_RESET1_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET2_N_UNCONNECTED;
  wire NLW_inst_FCLK_RESET3_N_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED;
  wire NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED;
  wire NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C0_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C0_SDA_T_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_O_UNCONNECTED;
  wire NLW_inst_I2C1_SCL_T_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_O_UNCONNECTED;
  wire NLW_inst_I2C1_SDA_T_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CAN1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_CTI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_GPIO_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_I2C1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_QSPI_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SMC_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_SPI1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_UART1_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB0_UNCONNECTED;
  wire NLW_inst_IRQ_P2F_USB1_UNCONNECTED;
  wire NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED;
  wire NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED;
  wire NLW_inst_PJTAG_TDO_UNCONNECTED;
  wire NLW_inst_SDIO0_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO0_CLK_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO0_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO0_LED_UNCONNECTED;
  wire NLW_inst_SDIO1_BUSPOW_UNCONNECTED;
  wire NLW_inst_SDIO1_CLK_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_O_UNCONNECTED;
  wire NLW_inst_SDIO1_CMD_T_UNCONNECTED;
  wire NLW_inst_SDIO1_LED_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI0_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI0_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI0_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI0_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_O_UNCONNECTED;
  wire NLW_inst_SPI0_SS_T_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_O_UNCONNECTED;
  wire NLW_inst_SPI1_MISO_T_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_O_UNCONNECTED;
  wire NLW_inst_SPI1_MOSI_T_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_O_UNCONNECTED;
  wire NLW_inst_SPI1_SCLK_T_UNCONNECTED;
  wire NLW_inst_SPI1_SS1_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS2_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_O_UNCONNECTED;
  wire NLW_inst_SPI1_SS_T_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED;
  wire NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED;
  wire NLW_inst_TRACE_CLK_OUT_UNCONNECTED;
  wire NLW_inst_TRACE_CTL_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED;
  wire NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED;
  wire NLW_inst_UART0_DTRN_UNCONNECTED;
  wire NLW_inst_UART0_RTSN_UNCONNECTED;
  wire NLW_inst_UART0_TX_UNCONNECTED;
  wire NLW_inst_UART1_DTRN_UNCONNECTED;
  wire NLW_inst_UART1_RTSN_UNCONNECTED;
  wire NLW_inst_UART1_TX_UNCONNECTED;
  wire NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED;
  wire NLW_inst_WDT_RST_OUT_UNCONNECTED;
  wire [1:0]NLW_inst_DMA0_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA1_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA2_DATYPE_UNCONNECTED;
  wire [1:0]NLW_inst_DMA3_DATYPE_UNCONNECTED;
  wire [7:0]NLW_inst_ENET0_GMII_TXD_UNCONNECTED;
  wire [7:0]NLW_inst_ENET1_GMII_TXD_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFE_UNCONNECTED;
  wire [1:0]NLW_inst_EVENT_STANDBYWFI_UNCONNECTED;
  wire [31:0]NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_O_UNCONNECTED;
  wire [63:0]NLW_inst_GPIO_T_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_ARID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_AWID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED;
  wire [2:0]NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED;
  wire [31:0]NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED;
  wire [11:0]NLW_inst_M_AXI_GP1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO0_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO0_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_SDIO1_BUSVOLT_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_O_UNCONNECTED;
  wire [3:0]NLW_inst_SDIO1_DATA_T_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_ACP_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED;
  wire [31:0]NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_GP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_BID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED;
  wire [2:0]NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED;
  wire [63:0]NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_RID_UNCONNECTED;
  wire [1:0]NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED;
  wire [5:0]NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED;
  wire [7:0]NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED;
  wire [1:0]NLW_inst_TRACE_DATA_UNCONNECTED;
  wire [1:0]NLW_inst_USB1_PORT_INDCTL_UNCONNECTED;

(* C_DM_WIDTH = "4" *) 
   (* C_DQS_WIDTH = "4" *) 
   (* C_DQ_WIDTH = "32" *) 
   (* C_EMIO_GPIO_WIDTH = "64" *) 
   (* C_EN_EMIO_ENET0 = "0" *) 
   (* C_EN_EMIO_ENET1 = "0" *) 
   (* C_EN_EMIO_PJTAG = "0" *) 
   (* C_EN_EMIO_TRACE = "0" *) 
   (* C_FCLK_CLK0_BUF = "true" *) 
   (* C_FCLK_CLK1_BUF = "false" *) 
   (* C_FCLK_CLK2_BUF = "false" *) 
   (* C_FCLK_CLK3_BUF = "false" *) 
   (* C_INCLUDE_ACP_TRANS_CHECK = "0" *) 
   (* C_INCLUDE_TRACE_BUFFER = "0" *) 
   (* C_IRQ_F2P_MODE = "DIRECT" *) 
   (* C_MIO_PRIMITIVE = "54" *) 
   (* C_M_AXI_GP0_ENABLE_STATIC_REMAP = "0" *) 
   (* C_M_AXI_GP0_ID_WIDTH = "12" *) 
   (* C_M_AXI_GP0_THREAD_ID_WIDTH = "12" *) 
   (* C_M_AXI_GP1_ENABLE_STATIC_REMAP = "0" *) 
   (* C_M_AXI_GP1_ID_WIDTH = "12" *) 
   (* C_M_AXI_GP1_THREAD_ID_WIDTH = "12" *) 
   (* C_NUM_F2P_INTR_INPUTS = "1" *) 
   (* C_PACKAGE_NAME = "clg484" *) 
   (* C_PS7_SI_REV = "PRODUCTION" *) 
   (* C_S_AXI_ACP_ARUSER_VAL = "31" *) 
   (* C_S_AXI_ACP_AWUSER_VAL = "31" *) 
   (* C_S_AXI_ACP_ID_WIDTH = "3" *) 
   (* C_S_AXI_GP0_ID_WIDTH = "6" *) 
   (* C_S_AXI_GP1_ID_WIDTH = "6" *) 
   (* C_S_AXI_HP0_DATA_WIDTH = "64" *) 
   (* C_S_AXI_HP0_ID_WIDTH = "6" *) 
   (* C_S_AXI_HP1_DATA_WIDTH = "64" *) 
   (* C_S_AXI_HP1_ID_WIDTH = "6" *) 
   (* C_S_AXI_HP2_DATA_WIDTH = "64" *) 
   (* C_S_AXI_HP2_ID_WIDTH = "6" *) 
   (* C_S_AXI_HP3_DATA_WIDTH = "64" *) 
   (* C_S_AXI_HP3_ID_WIDTH = "6" *) 
   (* C_TRACE_BUFFER_CLOCK_DELAY = "12" *) 
   (* C_TRACE_BUFFER_FIFO_SIZE = "128" *) 
   (* C_TRACE_INTERNAL_WIDTH = "2" *) 
   (* C_TRACE_PIPELINE_WIDTH = "8" *) 
   (* C_USE_DEFAULT_ACP_USER_VAL = "0" *) 
   (* POWER = "<PROCESSOR name={system} numA9Cores={2} clockFreq={666.666666} load={0.5} /><MEMORY name={code} memType={DDR3} dataWidth={32} clockFreq={533.333333} readRate={0.5} writeRate={0.5} /><IO interface={GPIO_Bank_1} ioStandard={LVCMOS18} bidis={0} ioBank={Vcco_p1} clockFreq={1} usageRate={0.5} /><IO interface={GPIO_Bank_0} ioStandard={LVCMOS18} bidis={4} ioBank={Vcco_p0} clockFreq={1} usageRate={0.5} /><IO interface={Timer} ioStandard={} bidis={0} ioBank={} clockFreq={111.111115} usageRate={0.5} /><IO interface={CAN} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={23.809523} usageRate={0.5} /><IO interface={I2C} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={111.111115} usageRate={0.5} /><IO interface={UART} ioStandard={LVCMOS18} bidis={2} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={SD} ioStandard={LVCMOS18} bidis={8} ioBank={Vcco_p1} clockFreq={50.000000} usageRate={0.5} /><IO interface={USB} ioStandard={LVCMOS18} bidis={12} ioBank={Vcco_p1} clockFreq={60} usageRate={0.5} /><IO interface={GigE} ioStandard={HSTL_I_18} bidis={14} ioBank={Vcco_p1} clockFreq={25.000000} usageRate={0.5} /><IO interface={QSPI} ioStandard={LVCMOS18} bidis={7} ioBank={Vcco_p0} clockFreq={200} usageRate={0.5} /><PLL domain={Processor} vco={1333.333} /><PLL domain={Memory} vco={1066.667} /><PLL domain={IO} vco={1000.000} /><AXI interface={M_AXI_GP0} dataWidth={32} clockFreq={50} usageRate={0.5} />/>" *) 
   (* USE_TRACE_DATA_EDGE_DETECTOR = "0" *) 
   (* X_INTERFACE_INFO = "xilinx.com:interface:ptp:1.0 PTP_ETHERNET_0 DELAY_REQ_RX" *) 
   (* core_generation_info = "processing_system7_v5.5 ,processing_system7_v5.5_user_configuration,{ PCW_UIPARAM_DDR_FREQ_MHZ=533.333333, PCW_UIPARAM_DDR_BANK_ADDR_COUNT=3, PCW_UIPARAM_DDR_ROW_ADDR_COUNT=15, PCW_UIPARAM_DDR_COL_ADDR_COUNT=10, PCW_UIPARAM_DDR_CL=7, PCW_UIPARAM_DDR_CWL=6, PCW_UIPARAM_DDR_T_RCD=7, PCW_UIPARAM_DDR_T_RP=7, PCW_UIPARAM_DDR_T_RC=49.5, PCW_UIPARAM_DDR_T_RAS_MIN=36.0, PCW_UIPARAM_DDR_T_FAW=30.0, PCW_UIPARAM_DDR_AL=0, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0=0.217, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1=0.133, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2=0.089, PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3=0.248, PCW_UIPARAM_DDR_BOARD_DELAY0=0.537, PCW_UIPARAM_DDR_BOARD_DELAY1=0.442, PCW_UIPARAM_DDR_BOARD_DELAY2=0.464, PCW_UIPARAM_DDR_BOARD_DELAY3=0.521, PCW_UIPARAM_DDR_DQS_0_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_1_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_2_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_3_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_0_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_1_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_2_LENGTH_MM=0, PCW_UIPARAM_DDR_DQ_3_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM=0, PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM=0, PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH=68.4725, PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH=71.086, PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH=66.794, PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH=108.7385, PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH=64.1705, PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH=63.686, PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH=68.46, PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH=105.4895, PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH=61.0905, PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY=160, PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY=160, PCW_CRYSTAL_PERIPHERAL_FREQMHZ=33.333333, PCW_APU_PERIPHERAL_FREQMHZ=666.666666, PCW_DCI_PERIPHERAL_FREQMHZ=10.159, PCW_QSPI_PERIPHERAL_FREQMHZ=200, PCW_SMC_PERIPHERAL_FREQMHZ=100, PCW_USB0_PERIPHERAL_FREQMHZ=60, PCW_USB1_PERIPHERAL_FREQMHZ=60, PCW_SDIO_PERIPHERAL_FREQMHZ=50, PCW_UART_PERIPHERAL_FREQMHZ=50, PCW_SPI_PERIPHERAL_FREQMHZ=166.666666, PCW_CAN_PERIPHERAL_FREQMHZ=23.8095, PCW_CAN0_PERIPHERAL_FREQMHZ=-1, PCW_CAN1_PERIPHERAL_FREQMHZ=-1, PCW_WDT_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC_PERIPHERAL_FREQMHZ=50, PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ=133.333333, PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ=133.333333, PCW_PCAP_PERIPHERAL_FREQMHZ=200, PCW_TPIU_PERIPHERAL_FREQMHZ=200, PCW_FPGA0_PERIPHERAL_FREQMHZ=50, PCW_FPGA1_PERIPHERAL_FREQMHZ=50, PCW_FPGA2_PERIPHERAL_FREQMHZ=50, PCW_FPGA3_PERIPHERAL_FREQMHZ=50, PCW_OVERRIDE_BASIC_CLOCK=0, PCW_ARMPLL_CTRL_FBDIV=40, PCW_IOPLL_CTRL_FBDIV=30, PCW_DDRPLL_CTRL_FBDIV=32, PCW_CPU_CPU_PLL_FREQMHZ=1333.333, PCW_IO_IO_PLL_FREQMHZ=1000.000, PCW_DDR_DDR_PLL_FREQMHZ=1066.667, PCW_USE_M_AXI_GP0=1, PCW_USE_M_AXI_GP1=0, PCW_USE_S_AXI_GP0=0, PCW_USE_S_AXI_GP1=0, PCW_USE_S_AXI_ACP=0, PCW_USE_S_AXI_HP0=0, PCW_USE_S_AXI_HP1=0, PCW_USE_S_AXI_HP2=0, PCW_USE_S_AXI_HP3=0, PCW_M_AXI_GP0_FREQMHZ=50, PCW_M_AXI_GP1_FREQMHZ=10, PCW_S_AXI_GP0_FREQMHZ=10, PCW_S_AXI_GP1_FREQMHZ=10, PCW_S_AXI_ACP_FREQMHZ=10, PCW_S_AXI_HP0_FREQMHZ=10, PCW_S_AXI_HP1_FREQMHZ=10, PCW_S_AXI_HP2_FREQMHZ=10, PCW_S_AXI_HP3_FREQMHZ=10, PCW_USE_CROSS_TRIGGER=0, PCW_FTM_CTI_IN0=DISABLED, PCW_FTM_CTI_IN1=DISABLED, PCW_FTM_CTI_IN2=DISABLED, PCW_FTM_CTI_IN3=DISABLED, PCW_FTM_CTI_OUT0=DISABLED, PCW_FTM_CTI_OUT1=DISABLED, PCW_FTM_CTI_OUT2=DISABLED, PCW_FTM_CTI_OUT3=DISABLED, PCW_UART0_BAUD_RATE=115200, PCW_UART1_BAUD_RATE=115200, PCW_S_AXI_HP0_DATA_WIDTH=64, PCW_S_AXI_HP1_DATA_WIDTH=64, PCW_S_AXI_HP2_DATA_WIDTH=64, PCW_S_AXI_HP3_DATA_WIDTH=64, PCW_IRQ_F2P_MODE=DIRECT, PCW_PRESET_BANK0_VOLTAGE=LVCMOS 1.8V, PCW_PRESET_BANK1_VOLTAGE=LVCMOS 1.8V, PCW_UIPARAM_DDR_ENABLE=1, PCW_UIPARAM_DDR_ADV_ENABLE=0, PCW_UIPARAM_DDR_MEMORY_TYPE=DDR 3, PCW_UIPARAM_DDR_ECC=Disabled, PCW_UIPARAM_DDR_BUS_WIDTH=32 Bit, PCW_UIPARAM_DDR_BL=8, PCW_UIPARAM_DDR_HIGH_TEMP=Normal (0-85), PCW_UIPARAM_DDR_PARTNO=MT41J256M8 HX-15E, PCW_UIPARAM_DDR_DRAM_WIDTH=8 Bits, PCW_UIPARAM_DDR_DEVICE_CAPACITY=2048 MBits, PCW_UIPARAM_DDR_SPEED_BIN=DDR3_1066F, PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL=1, PCW_UIPARAM_DDR_TRAIN_READ_GATE=1, PCW_UIPARAM_DDR_TRAIN_DATA_EYE=1, PCW_UIPARAM_DDR_CLOCK_STOP_EN=0, PCW_UIPARAM_DDR_USE_INTERNAL_VREF=1, PCW_DDR_PORT0_HPR_ENABLE=0, PCW_DDR_PORT1_HPR_ENABLE=0, PCW_DDR_PORT2_HPR_ENABLE=0, PCW_DDR_PORT3_HPR_ENABLE=0, PCW_DDR_HPRLPR_QUEUE_PARTITION=HPR(0)/LPR(32), PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL=2, PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL=15, PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL=2, PCW_NAND_PERIPHERAL_ENABLE=0, PCW_NAND_GRP_D8_ENABLE=0, PCW_NOR_PERIPHERAL_ENABLE=0, PCW_NOR_GRP_A25_ENABLE=0, PCW_NOR_GRP_CS0_ENABLE=0, PCW_NOR_GRP_SRAM_CS0_ENABLE=0, PCW_NOR_GRP_CS1_ENABLE=0, PCW_NOR_GRP_SRAM_CS1_ENABLE=0, PCW_NOR_GRP_SRAM_INT_ENABLE=0, PCW_QSPI_PERIPHERAL_ENABLE=1, PCW_QSPI_QSPI_IO=MIO 1 .. 6, PCW_QSPI_GRP_SINGLE_SS_ENABLE=1, PCW_QSPI_GRP_SINGLE_SS_IO=MIO 1 .. 6, PCW_QSPI_GRP_SS1_ENABLE=0, PCW_QSPI_GRP_IO1_ENABLE=0, PCW_QSPI_GRP_FBCLK_ENABLE=1, PCW_QSPI_GRP_FBCLK_IO=MIO 8, PCW_QSPI_INTERNAL_HIGHADDRESS=0xFCFFFFFF, PCW_ENET0_PERIPHERAL_ENABLE=1, PCW_ENET0_ENET0_IO=MIO 16 .. 27, PCW_ENET0_GRP_MDIO_ENABLE=1, PCW_ENET0_RESET_ENABLE=1, PCW_ENET0_RESET_IO=MIO 11, PCW_ENET1_PERIPHERAL_ENABLE=0, PCW_ENET1_GRP_MDIO_ENABLE=0, PCW_ENET1_RESET_ENABLE=0, PCW_SD0_PERIPHERAL_ENABLE=1, PCW_SD0_SD0_IO=MIO 40 .. 45, PCW_SD0_GRP_CD_ENABLE=1, PCW_SD0_GRP_CD_IO=MIO 0, PCW_SD0_GRP_WP_ENABLE=1, PCW_SD0_GRP_WP_IO=MIO 15, PCW_SD0_GRP_POW_ENABLE=0, PCW_SD1_PERIPHERAL_ENABLE=0, PCW_SD1_GRP_CD_ENABLE=0, PCW_SD1_GRP_WP_ENABLE=0, PCW_SD1_GRP_POW_ENABLE=0, PCW_UART0_PERIPHERAL_ENABLE=0, PCW_UART0_GRP_FULL_ENABLE=0, PCW_UART1_PERIPHERAL_ENABLE=1, PCW_UART1_UART1_IO=MIO 48 .. 49, PCW_UART1_GRP_FULL_ENABLE=0, PCW_SPI0_PERIPHERAL_ENABLE=0, PCW_SPI0_GRP_SS0_ENABLE=0, PCW_SPI0_GRP_SS1_ENABLE=0, PCW_SPI0_GRP_SS2_ENABLE=0, PCW_SPI1_PERIPHERAL_ENABLE=0, PCW_SPI1_GRP_SS0_ENABLE=0, PCW_SPI1_GRP_SS1_ENABLE=0, PCW_SPI1_GRP_SS2_ENABLE=0, PCW_CAN0_PERIPHERAL_ENABLE=1, PCW_CAN0_CAN0_IO=MIO 46 .. 47, PCW_CAN0_GRP_CLK_ENABLE=0, PCW_CAN1_PERIPHERAL_ENABLE=0, PCW_CAN1_GRP_CLK_ENABLE=0, PCW_TRACE_PERIPHERAL_ENABLE=0, PCW_TRACE_GRP_2BIT_ENABLE=0, PCW_TRACE_GRP_4BIT_ENABLE=0, PCW_TRACE_GRP_8BIT_ENABLE=0, PCW_TRACE_GRP_16BIT_ENABLE=0, PCW_TRACE_GRP_32BIT_ENABLE=0, PCW_WDT_PERIPHERAL_ENABLE=0, PCW_TTC0_PERIPHERAL_ENABLE=1, PCW_TTC0_TTC0_IO=EMIO, PCW_TTC1_PERIPHERAL_ENABLE=0, PCW_PJTAG_PERIPHERAL_ENABLE=0, PCW_USB0_PERIPHERAL_ENABLE=1, PCW_USB0_USB0_IO=MIO 28 .. 39, PCW_USB0_RESET_ENABLE=1, PCW_USB0_RESET_IO=MIO 7, PCW_USB1_PERIPHERAL_ENABLE=0, PCW_USB1_RESET_ENABLE=0, PCW_I2C0_PERIPHERAL_ENABLE=1, PCW_I2C0_I2C0_IO=MIO 50 .. 51, PCW_I2C0_GRP_INT_ENABLE=0, PCW_I2C0_RESET_ENABLE=1, PCW_I2C0_RESET_IO=MIO 13, PCW_I2C1_PERIPHERAL_ENABLE=0, PCW_I2C1_GRP_INT_ENABLE=0, PCW_I2C1_RESET_ENABLE=0, PCW_GPIO_PERIPHERAL_ENABLE=0, PCW_GPIO_MIO_GPIO_ENABLE=1, PCW_GPIO_MIO_GPIO_IO=MIO, PCW_GPIO_EMIO_GPIO_ENABLE=0, PCW_APU_CLK_RATIO_ENABLE=6:2:1, PCW_ENET0_PERIPHERAL_FREQMHZ=100 Mbps, PCW_ENET1_PERIPHERAL_FREQMHZ=1000 Mbps, PCW_CPU_PERIPHERAL_CLKSRC=ARM PLL, PCW_DDR_PERIPHERAL_CLKSRC=DDR PLL, PCW_SMC_PERIPHERAL_CLKSRC=IO PLL, PCW_QSPI_PERIPHERAL_CLKSRC=IO PLL, PCW_SDIO_PERIPHERAL_CLKSRC=IO PLL, PCW_UART_PERIPHERAL_CLKSRC=IO PLL, PCW_SPI_PERIPHERAL_CLKSRC=IO PLL, PCW_CAN_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK0_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK1_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK2_PERIPHERAL_CLKSRC=IO PLL, PCW_FCLK3_PERIPHERAL_CLKSRC=IO PLL, PCW_ENET0_PERIPHERAL_CLKSRC=IO PLL, PCW_ENET1_PERIPHERAL_CLKSRC=IO PLL, PCW_CAN0_PERIPHERAL_CLKSRC=External, PCW_CAN1_PERIPHERAL_CLKSRC=External, PCW_TPIU_PERIPHERAL_CLKSRC=External, PCW_TTC0_CLK0_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC0_CLK1_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC0_CLK2_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK0_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK1_PERIPHERAL_CLKSRC=CPU_1X, PCW_TTC1_CLK2_PERIPHERAL_CLKSRC=CPU_1X, PCW_WDT_PERIPHERAL_CLKSRC=CPU_1X, PCW_DCI_PERIPHERAL_CLKSRC=DDR PLL, PCW_PCAP_PERIPHERAL_CLKSRC=IO PLL, PCW_USB_RESET_POLARITY=Active Low, PCW_ENET_RESET_POLARITY=Active Low, PCW_I2C_RESET_POLARITY=Active Low, PCW_FPGA_FCLK0_ENABLE=1, PCW_FPGA_FCLK1_ENABLE=0, PCW_FPGA_FCLK2_ENABLE=0, PCW_FPGA_FCLK3_ENABLE=0, PCW_NOR_SRAM_CS0_T_TR=1, PCW_NOR_SRAM_CS0_T_PC=1, PCW_NOR_SRAM_CS0_T_WP=1, PCW_NOR_SRAM_CS0_T_CEOE=1, PCW_NOR_SRAM_CS0_T_WC=2, PCW_NOR_SRAM_CS0_T_RC=2, PCW_NOR_SRAM_CS0_WE_TIME=0, PCW_NOR_SRAM_CS1_T_TR=1, PCW_NOR_SRAM_CS1_T_PC=1, PCW_NOR_SRAM_CS1_T_WP=1, PCW_NOR_SRAM_CS1_T_CEOE=1, PCW_NOR_SRAM_CS1_T_WC=2, PCW_NOR_SRAM_CS1_T_RC=2, PCW_NOR_SRAM_CS1_WE_TIME=0, PCW_NOR_CS0_T_TR=1, PCW_NOR_CS0_T_PC=1, PCW_NOR_CS0_T_WP=1, PCW_NOR_CS0_T_CEOE=1, PCW_NOR_CS0_T_WC=2, PCW_NOR_CS0_T_RC=2, PCW_NOR_CS0_WE_TIME=0, PCW_NOR_CS1_T_TR=1, PCW_NOR_CS1_T_PC=1, PCW_NOR_CS1_T_WP=1, PCW_NOR_CS1_T_CEOE=1, PCW_NOR_CS1_T_WC=2, PCW_NOR_CS1_T_RC=2, PCW_NOR_CS1_WE_TIME=0, PCW_NAND_CYCLES_T_RR=1, PCW_NAND_CYCLES_T_AR=1, PCW_NAND_CYCLES_T_CLR=1, PCW_NAND_CYCLES_T_WP=1, PCW_NAND_CYCLES_T_REA=1, PCW_NAND_CYCLES_T_WC=2, PCW_NAND_CYCLES_T_RC=2 }" *) 
   zynq_bd_processing_system7_v5_5_processing_system7 inst
       (.CAN0_PHY_RX(1'b0),
        .CAN0_PHY_TX(NLW_inst_CAN0_PHY_TX_UNCONNECTED),
        .CAN1_PHY_RX(1'b0),
        .CAN1_PHY_TX(NLW_inst_CAN1_PHY_TX_UNCONNECTED),
        .Core0_nFIQ(1'b0),
        .Core0_nIRQ(1'b0),
        .Core1_nFIQ(1'b0),
        .Core1_nIRQ(1'b0),
        .DDR_ARB({1'b0,1'b0,1'b0,1'b0}),
        .DDR_Addr(DDR_Addr),
        .DDR_BankAddr(DDR_BankAddr),
        .DDR_CAS_n(DDR_CAS_n),
        .DDR_CKE(DDR_CKE),
        .DDR_CS_n(DDR_CS_n),
        .DDR_Clk(DDR_Clk),
        .DDR_Clk_n(DDR_Clk_n),
        .DDR_DM(DDR_DM),
        .DDR_DQ(DDR_DQ),
        .DDR_DQS(DDR_DQS),
        .DDR_DQS_n(DDR_DQS_n),
        .DDR_DRSTB(DDR_DRSTB),
        .DDR_ODT(DDR_ODT),
        .DDR_RAS_n(DDR_RAS_n),
        .DDR_VRN(DDR_VRN),
        .DDR_VRP(DDR_VRP),
        .DDR_WEB(DDR_WEB),
        .DMA0_ACLK(1'b0),
        .DMA0_DAREADY(1'b0),
        .DMA0_DATYPE(NLW_inst_DMA0_DATYPE_UNCONNECTED[1:0]),
        .DMA0_DAVALID(NLW_inst_DMA0_DAVALID_UNCONNECTED),
        .DMA0_DRLAST(1'b0),
        .DMA0_DRREADY(NLW_inst_DMA0_DRREADY_UNCONNECTED),
        .DMA0_DRTYPE({1'b0,1'b0}),
        .DMA0_DRVALID(1'b0),
        .DMA0_RSTN(NLW_inst_DMA0_RSTN_UNCONNECTED),
        .DMA1_ACLK(1'b0),
        .DMA1_DAREADY(1'b0),
        .DMA1_DATYPE(NLW_inst_DMA1_DATYPE_UNCONNECTED[1:0]),
        .DMA1_DAVALID(NLW_inst_DMA1_DAVALID_UNCONNECTED),
        .DMA1_DRLAST(1'b0),
        .DMA1_DRREADY(NLW_inst_DMA1_DRREADY_UNCONNECTED),
        .DMA1_DRTYPE({1'b0,1'b0}),
        .DMA1_DRVALID(1'b0),
        .DMA1_RSTN(NLW_inst_DMA1_RSTN_UNCONNECTED),
        .DMA2_ACLK(1'b0),
        .DMA2_DAREADY(1'b0),
        .DMA2_DATYPE(NLW_inst_DMA2_DATYPE_UNCONNECTED[1:0]),
        .DMA2_DAVALID(NLW_inst_DMA2_DAVALID_UNCONNECTED),
        .DMA2_DRLAST(1'b0),
        .DMA2_DRREADY(NLW_inst_DMA2_DRREADY_UNCONNECTED),
        .DMA2_DRTYPE({1'b0,1'b0}),
        .DMA2_DRVALID(1'b0),
        .DMA2_RSTN(NLW_inst_DMA2_RSTN_UNCONNECTED),
        .DMA3_ACLK(1'b0),
        .DMA3_DAREADY(1'b0),
        .DMA3_DATYPE(NLW_inst_DMA3_DATYPE_UNCONNECTED[1:0]),
        .DMA3_DAVALID(NLW_inst_DMA3_DAVALID_UNCONNECTED),
        .DMA3_DRLAST(1'b0),
        .DMA3_DRREADY(NLW_inst_DMA3_DRREADY_UNCONNECTED),
        .DMA3_DRTYPE({1'b0,1'b0}),
        .DMA3_DRVALID(1'b0),
        .DMA3_RSTN(NLW_inst_DMA3_RSTN_UNCONNECTED),
        .ENET0_EXT_INTIN(1'b0),
        .ENET0_GMII_COL(1'b0),
        .ENET0_GMII_CRS(1'b0),
        .ENET0_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET0_GMII_RX_CLK(1'b0),
        .ENET0_GMII_RX_DV(1'b0),
        .ENET0_GMII_RX_ER(1'b0),
        .ENET0_GMII_TXD(NLW_inst_ENET0_GMII_TXD_UNCONNECTED[7:0]),
        .ENET0_GMII_TX_CLK(1'b0),
        .ENET0_GMII_TX_EN(NLW_inst_ENET0_GMII_TX_EN_UNCONNECTED),
        .ENET0_GMII_TX_ER(NLW_inst_ENET0_GMII_TX_ER_UNCONNECTED),
        .ENET0_MDIO_I(1'b0),
        .ENET0_MDIO_MDC(NLW_inst_ENET0_MDIO_MDC_UNCONNECTED),
        .ENET0_MDIO_O(NLW_inst_ENET0_MDIO_O_UNCONNECTED),
        .ENET0_MDIO_T(NLW_inst_ENET0_MDIO_T_UNCONNECTED),
        .ENET0_PTP_DELAY_REQ_RX(ENET0_PTP_DELAY_REQ_RX),
        .ENET0_PTP_DELAY_REQ_TX(ENET0_PTP_DELAY_REQ_TX),
        .ENET0_PTP_PDELAY_REQ_RX(ENET0_PTP_PDELAY_REQ_RX),
        .ENET0_PTP_PDELAY_REQ_TX(ENET0_PTP_PDELAY_REQ_TX),
        .ENET0_PTP_PDELAY_RESP_RX(ENET0_PTP_PDELAY_RESP_RX),
        .ENET0_PTP_PDELAY_RESP_TX(ENET0_PTP_PDELAY_RESP_TX),
        .ENET0_PTP_SYNC_FRAME_RX(ENET0_PTP_SYNC_FRAME_RX),
        .ENET0_PTP_SYNC_FRAME_TX(ENET0_PTP_SYNC_FRAME_TX),
        .ENET0_SOF_RX(ENET0_SOF_RX),
        .ENET0_SOF_TX(ENET0_SOF_TX),
        .ENET1_EXT_INTIN(1'b0),
        .ENET1_GMII_COL(1'b0),
        .ENET1_GMII_CRS(1'b0),
        .ENET1_GMII_RXD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ENET1_GMII_RX_CLK(1'b0),
        .ENET1_GMII_RX_DV(1'b0),
        .ENET1_GMII_RX_ER(1'b0),
        .ENET1_GMII_TXD(NLW_inst_ENET1_GMII_TXD_UNCONNECTED[7:0]),
        .ENET1_GMII_TX_CLK(1'b0),
        .ENET1_GMII_TX_EN(NLW_inst_ENET1_GMII_TX_EN_UNCONNECTED),
        .ENET1_GMII_TX_ER(NLW_inst_ENET1_GMII_TX_ER_UNCONNECTED),
        .ENET1_MDIO_I(1'b0),
        .ENET1_MDIO_MDC(NLW_inst_ENET1_MDIO_MDC_UNCONNECTED),
        .ENET1_MDIO_O(NLW_inst_ENET1_MDIO_O_UNCONNECTED),
        .ENET1_MDIO_T(NLW_inst_ENET1_MDIO_T_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_RX(NLW_inst_ENET1_PTP_DELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_DELAY_REQ_TX(NLW_inst_ENET1_PTP_DELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_RX(NLW_inst_ENET1_PTP_PDELAY_REQ_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_REQ_TX(NLW_inst_ENET1_PTP_PDELAY_REQ_TX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_RX(NLW_inst_ENET1_PTP_PDELAY_RESP_RX_UNCONNECTED),
        .ENET1_PTP_PDELAY_RESP_TX(NLW_inst_ENET1_PTP_PDELAY_RESP_TX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_RX(NLW_inst_ENET1_PTP_SYNC_FRAME_RX_UNCONNECTED),
        .ENET1_PTP_SYNC_FRAME_TX(NLW_inst_ENET1_PTP_SYNC_FRAME_TX_UNCONNECTED),
        .ENET1_SOF_RX(NLW_inst_ENET1_SOF_RX_UNCONNECTED),
        .ENET1_SOF_TX(NLW_inst_ENET1_SOF_TX_UNCONNECTED),
        .EVENT_EVENTI(1'b0),
        .EVENT_EVENTO(NLW_inst_EVENT_EVENTO_UNCONNECTED),
        .EVENT_STANDBYWFE(NLW_inst_EVENT_STANDBYWFE_UNCONNECTED[1:0]),
        .EVENT_STANDBYWFI(NLW_inst_EVENT_STANDBYWFI_UNCONNECTED[1:0]),
        .FCLK_CLK0(FCLK_CLK0),
        .FCLK_CLK1(NLW_inst_FCLK_CLK1_UNCONNECTED),
        .FCLK_CLK2(NLW_inst_FCLK_CLK2_UNCONNECTED),
        .FCLK_CLK3(NLW_inst_FCLK_CLK3_UNCONNECTED),
        .FCLK_CLKTRIG0_N(1'b0),
        .FCLK_CLKTRIG1_N(1'b0),
        .FCLK_CLKTRIG2_N(1'b0),
        .FCLK_CLKTRIG3_N(1'b0),
        .FCLK_RESET0_N(FCLK_RESET0_N),
        .FCLK_RESET1_N(NLW_inst_FCLK_RESET1_N_UNCONNECTED),
        .FCLK_RESET2_N(NLW_inst_FCLK_RESET2_N_UNCONNECTED),
        .FCLK_RESET3_N(NLW_inst_FCLK_RESET3_N_UNCONNECTED),
        .FPGA_IDLE_N(1'b0),
        .FTMD_TRACEIN_ATID({1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_CLK(1'b0),
        .FTMD_TRACEIN_DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMD_TRACEIN_VALID(1'b0),
        .FTMT_F2P_DEBUG({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .FTMT_F2P_TRIGACK_0(NLW_inst_FTMT_F2P_TRIGACK_0_UNCONNECTED),
        .FTMT_F2P_TRIGACK_1(NLW_inst_FTMT_F2P_TRIGACK_1_UNCONNECTED),
        .FTMT_F2P_TRIGACK_2(NLW_inst_FTMT_F2P_TRIGACK_2_UNCONNECTED),
        .FTMT_F2P_TRIGACK_3(NLW_inst_FTMT_F2P_TRIGACK_3_UNCONNECTED),
        .FTMT_F2P_TRIG_0(1'b0),
        .FTMT_F2P_TRIG_1(1'b0),
        .FTMT_F2P_TRIG_2(1'b0),
        .FTMT_F2P_TRIG_3(1'b0),
        .FTMT_P2F_DEBUG(NLW_inst_FTMT_P2F_DEBUG_UNCONNECTED[31:0]),
        .FTMT_P2F_TRIGACK_0(1'b0),
        .FTMT_P2F_TRIGACK_1(1'b0),
        .FTMT_P2F_TRIGACK_2(1'b0),
        .FTMT_P2F_TRIGACK_3(1'b0),
        .FTMT_P2F_TRIG_0(NLW_inst_FTMT_P2F_TRIG_0_UNCONNECTED),
        .FTMT_P2F_TRIG_1(NLW_inst_FTMT_P2F_TRIG_1_UNCONNECTED),
        .FTMT_P2F_TRIG_2(NLW_inst_FTMT_P2F_TRIG_2_UNCONNECTED),
        .FTMT_P2F_TRIG_3(NLW_inst_FTMT_P2F_TRIG_3_UNCONNECTED),
        .GPIO_I({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GPIO_O(NLW_inst_GPIO_O_UNCONNECTED[63:0]),
        .GPIO_T(NLW_inst_GPIO_T_UNCONNECTED[63:0]),
        .I2C0_SCL_I(1'b0),
        .I2C0_SCL_O(NLW_inst_I2C0_SCL_O_UNCONNECTED),
        .I2C0_SCL_T(NLW_inst_I2C0_SCL_T_UNCONNECTED),
        .I2C0_SDA_I(1'b0),
        .I2C0_SDA_O(NLW_inst_I2C0_SDA_O_UNCONNECTED),
        .I2C0_SDA_T(NLW_inst_I2C0_SDA_T_UNCONNECTED),
        .I2C1_SCL_I(1'b0),
        .I2C1_SCL_O(NLW_inst_I2C1_SCL_O_UNCONNECTED),
        .I2C1_SCL_T(NLW_inst_I2C1_SCL_T_UNCONNECTED),
        .I2C1_SDA_I(1'b0),
        .I2C1_SDA_O(NLW_inst_I2C1_SDA_O_UNCONNECTED),
        .I2C1_SDA_T(NLW_inst_I2C1_SDA_T_UNCONNECTED),
        .IRQ_F2P(1'b0),
        .IRQ_P2F_CAN0(NLW_inst_IRQ_P2F_CAN0_UNCONNECTED),
        .IRQ_P2F_CAN1(NLW_inst_IRQ_P2F_CAN1_UNCONNECTED),
        .IRQ_P2F_CTI(NLW_inst_IRQ_P2F_CTI_UNCONNECTED),
        .IRQ_P2F_DMAC0(NLW_inst_IRQ_P2F_DMAC0_UNCONNECTED),
        .IRQ_P2F_DMAC1(NLW_inst_IRQ_P2F_DMAC1_UNCONNECTED),
        .IRQ_P2F_DMAC2(NLW_inst_IRQ_P2F_DMAC2_UNCONNECTED),
        .IRQ_P2F_DMAC3(NLW_inst_IRQ_P2F_DMAC3_UNCONNECTED),
        .IRQ_P2F_DMAC4(NLW_inst_IRQ_P2F_DMAC4_UNCONNECTED),
        .IRQ_P2F_DMAC5(NLW_inst_IRQ_P2F_DMAC5_UNCONNECTED),
        .IRQ_P2F_DMAC6(NLW_inst_IRQ_P2F_DMAC6_UNCONNECTED),
        .IRQ_P2F_DMAC7(NLW_inst_IRQ_P2F_DMAC7_UNCONNECTED),
        .IRQ_P2F_DMAC_ABORT(NLW_inst_IRQ_P2F_DMAC_ABORT_UNCONNECTED),
        .IRQ_P2F_ENET0(NLW_inst_IRQ_P2F_ENET0_UNCONNECTED),
        .IRQ_P2F_ENET1(NLW_inst_IRQ_P2F_ENET1_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE0(NLW_inst_IRQ_P2F_ENET_WAKE0_UNCONNECTED),
        .IRQ_P2F_ENET_WAKE1(NLW_inst_IRQ_P2F_ENET_WAKE1_UNCONNECTED),
        .IRQ_P2F_GPIO(NLW_inst_IRQ_P2F_GPIO_UNCONNECTED),
        .IRQ_P2F_I2C0(NLW_inst_IRQ_P2F_I2C0_UNCONNECTED),
        .IRQ_P2F_I2C1(NLW_inst_IRQ_P2F_I2C1_UNCONNECTED),
        .IRQ_P2F_QSPI(NLW_inst_IRQ_P2F_QSPI_UNCONNECTED),
        .IRQ_P2F_SDIO0(NLW_inst_IRQ_P2F_SDIO0_UNCONNECTED),
        .IRQ_P2F_SDIO1(NLW_inst_IRQ_P2F_SDIO1_UNCONNECTED),
        .IRQ_P2F_SMC(NLW_inst_IRQ_P2F_SMC_UNCONNECTED),
        .IRQ_P2F_SPI0(NLW_inst_IRQ_P2F_SPI0_UNCONNECTED),
        .IRQ_P2F_SPI1(NLW_inst_IRQ_P2F_SPI1_UNCONNECTED),
        .IRQ_P2F_UART0(NLW_inst_IRQ_P2F_UART0_UNCONNECTED),
        .IRQ_P2F_UART1(NLW_inst_IRQ_P2F_UART1_UNCONNECTED),
        .IRQ_P2F_USB0(NLW_inst_IRQ_P2F_USB0_UNCONNECTED),
        .IRQ_P2F_USB1(NLW_inst_IRQ_P2F_USB1_UNCONNECTED),
        .MIO(MIO),
        .M_AXI_GP0_ACLK(M_AXI_GP0_ACLK),
        .M_AXI_GP0_ARADDR(M_AXI_GP0_ARADDR),
        .M_AXI_GP0_ARBURST(M_AXI_GP0_ARBURST),
        .M_AXI_GP0_ARCACHE(M_AXI_GP0_ARCACHE),
        .M_AXI_GP0_ARESETN(NLW_inst_M_AXI_GP0_ARESETN_UNCONNECTED),
        .M_AXI_GP0_ARID(M_AXI_GP0_ARID),
        .M_AXI_GP0_ARLEN(M_AXI_GP0_ARLEN),
        .M_AXI_GP0_ARLOCK(M_AXI_GP0_ARLOCK),
        .M_AXI_GP0_ARPROT(M_AXI_GP0_ARPROT),
        .M_AXI_GP0_ARQOS(M_AXI_GP0_ARQOS),
        .M_AXI_GP0_ARREADY(M_AXI_GP0_ARREADY),
        .M_AXI_GP0_ARSIZE(M_AXI_GP0_ARSIZE),
        .M_AXI_GP0_ARVALID(M_AXI_GP0_ARVALID),
        .M_AXI_GP0_AWADDR(M_AXI_GP0_AWADDR),
        .M_AXI_GP0_AWBURST(M_AXI_GP0_AWBURST),
        .M_AXI_GP0_AWCACHE(M_AXI_GP0_AWCACHE),
        .M_AXI_GP0_AWID(M_AXI_GP0_AWID),
        .M_AXI_GP0_AWLEN(M_AXI_GP0_AWLEN),
        .M_AXI_GP0_AWLOCK(M_AXI_GP0_AWLOCK),
        .M_AXI_GP0_AWPROT(M_AXI_GP0_AWPROT),
        .M_AXI_GP0_AWQOS(M_AXI_GP0_AWQOS),
        .M_AXI_GP0_AWREADY(M_AXI_GP0_AWREADY),
        .M_AXI_GP0_AWSIZE(M_AXI_GP0_AWSIZE),
        .M_AXI_GP0_AWVALID(M_AXI_GP0_AWVALID),
        .M_AXI_GP0_BID(M_AXI_GP0_BID),
        .M_AXI_GP0_BREADY(M_AXI_GP0_BREADY),
        .M_AXI_GP0_BRESP(M_AXI_GP0_BRESP),
        .M_AXI_GP0_BVALID(M_AXI_GP0_BVALID),
        .M_AXI_GP0_RDATA(M_AXI_GP0_RDATA),
        .M_AXI_GP0_RID(M_AXI_GP0_RID),
        .M_AXI_GP0_RLAST(M_AXI_GP0_RLAST),
        .M_AXI_GP0_RREADY(M_AXI_GP0_RREADY),
        .M_AXI_GP0_RRESP(M_AXI_GP0_RRESP),
        .M_AXI_GP0_RVALID(M_AXI_GP0_RVALID),
        .M_AXI_GP0_WDATA(M_AXI_GP0_WDATA),
        .M_AXI_GP0_WID(M_AXI_GP0_WID),
        .M_AXI_GP0_WLAST(M_AXI_GP0_WLAST),
        .M_AXI_GP0_WREADY(M_AXI_GP0_WREADY),
        .M_AXI_GP0_WSTRB(M_AXI_GP0_WSTRB),
        .M_AXI_GP0_WVALID(M_AXI_GP0_WVALID),
        .M_AXI_GP1_ACLK(1'b0),
        .M_AXI_GP1_ARADDR(NLW_inst_M_AXI_GP1_ARADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_ARBURST(NLW_inst_M_AXI_GP1_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARCACHE(NLW_inst_M_AXI_GP1_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARESETN(NLW_inst_M_AXI_GP1_ARESETN_UNCONNECTED),
        .M_AXI_GP1_ARID(NLW_inst_M_AXI_GP1_ARID_UNCONNECTED[11:0]),
        .M_AXI_GP1_ARLEN(NLW_inst_M_AXI_GP1_ARLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARLOCK(NLW_inst_M_AXI_GP1_ARLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_ARPROT(NLW_inst_M_AXI_GP1_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARQOS(NLW_inst_M_AXI_GP1_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_ARREADY(1'b0),
        .M_AXI_GP1_ARSIZE(NLW_inst_M_AXI_GP1_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_ARVALID(NLW_inst_M_AXI_GP1_ARVALID_UNCONNECTED),
        .M_AXI_GP1_AWADDR(NLW_inst_M_AXI_GP1_AWADDR_UNCONNECTED[31:0]),
        .M_AXI_GP1_AWBURST(NLW_inst_M_AXI_GP1_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWCACHE(NLW_inst_M_AXI_GP1_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWID(NLW_inst_M_AXI_GP1_AWID_UNCONNECTED[11:0]),
        .M_AXI_GP1_AWLEN(NLW_inst_M_AXI_GP1_AWLEN_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWLOCK(NLW_inst_M_AXI_GP1_AWLOCK_UNCONNECTED[1:0]),
        .M_AXI_GP1_AWPROT(NLW_inst_M_AXI_GP1_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWQOS(NLW_inst_M_AXI_GP1_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_GP1_AWREADY(1'b0),
        .M_AXI_GP1_AWSIZE(NLW_inst_M_AXI_GP1_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_GP1_AWVALID(NLW_inst_M_AXI_GP1_AWVALID_UNCONNECTED),
        .M_AXI_GP1_BID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_BREADY(NLW_inst_M_AXI_GP1_BREADY_UNCONNECTED),
        .M_AXI_GP1_BRESP({1'b0,1'b0}),
        .M_AXI_GP1_BVALID(1'b0),
        .M_AXI_GP1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_GP1_RLAST(1'b0),
        .M_AXI_GP1_RREADY(NLW_inst_M_AXI_GP1_RREADY_UNCONNECTED),
        .M_AXI_GP1_RRESP({1'b0,1'b0}),
        .M_AXI_GP1_RVALID(1'b0),
        .M_AXI_GP1_WDATA(NLW_inst_M_AXI_GP1_WDATA_UNCONNECTED[31:0]),
        .M_AXI_GP1_WID(NLW_inst_M_AXI_GP1_WID_UNCONNECTED[11:0]),
        .M_AXI_GP1_WLAST(NLW_inst_M_AXI_GP1_WLAST_UNCONNECTED),
        .M_AXI_GP1_WREADY(1'b0),
        .M_AXI_GP1_WSTRB(NLW_inst_M_AXI_GP1_WSTRB_UNCONNECTED[3:0]),
        .M_AXI_GP1_WVALID(NLW_inst_M_AXI_GP1_WVALID_UNCONNECTED),
        .PJTAG_TCK(1'b0),
        .PJTAG_TDI(1'b0),
        .PJTAG_TDO(NLW_inst_PJTAG_TDO_UNCONNECTED),
        .PJTAG_TMS(1'b0),
        .PS_CLK(PS_CLK),
        .PS_PORB(PS_PORB),
        .PS_SRSTB(PS_SRSTB),
        .SDIO0_BUSPOW(NLW_inst_SDIO0_BUSPOW_UNCONNECTED),
        .SDIO0_BUSVOLT(NLW_inst_SDIO0_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO0_CDN(1'b0),
        .SDIO0_CLK(NLW_inst_SDIO0_CLK_UNCONNECTED),
        .SDIO0_CLK_FB(1'b0),
        .SDIO0_CMD_I(1'b0),
        .SDIO0_CMD_O(NLW_inst_SDIO0_CMD_O_UNCONNECTED),
        .SDIO0_CMD_T(NLW_inst_SDIO0_CMD_T_UNCONNECTED),
        .SDIO0_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO0_DATA_O(NLW_inst_SDIO0_DATA_O_UNCONNECTED[3:0]),
        .SDIO0_DATA_T(NLW_inst_SDIO0_DATA_T_UNCONNECTED[3:0]),
        .SDIO0_LED(NLW_inst_SDIO0_LED_UNCONNECTED),
        .SDIO0_WP(1'b0),
        .SDIO1_BUSPOW(NLW_inst_SDIO1_BUSPOW_UNCONNECTED),
        .SDIO1_BUSVOLT(NLW_inst_SDIO1_BUSVOLT_UNCONNECTED[2:0]),
        .SDIO1_CDN(1'b0),
        .SDIO1_CLK(NLW_inst_SDIO1_CLK_UNCONNECTED),
        .SDIO1_CLK_FB(1'b0),
        .SDIO1_CMD_I(1'b0),
        .SDIO1_CMD_O(NLW_inst_SDIO1_CMD_O_UNCONNECTED),
        .SDIO1_CMD_T(NLW_inst_SDIO1_CMD_T_UNCONNECTED),
        .SDIO1_DATA_I({1'b0,1'b0,1'b0,1'b0}),
        .SDIO1_DATA_O(NLW_inst_SDIO1_DATA_O_UNCONNECTED[3:0]),
        .SDIO1_DATA_T(NLW_inst_SDIO1_DATA_T_UNCONNECTED[3:0]),
        .SDIO1_LED(NLW_inst_SDIO1_LED_UNCONNECTED),
        .SDIO1_WP(1'b0),
        .SPI0_MISO_I(1'b0),
        .SPI0_MISO_O(NLW_inst_SPI0_MISO_O_UNCONNECTED),
        .SPI0_MISO_T(NLW_inst_SPI0_MISO_T_UNCONNECTED),
        .SPI0_MOSI_I(1'b0),
        .SPI0_MOSI_O(NLW_inst_SPI0_MOSI_O_UNCONNECTED),
        .SPI0_MOSI_T(NLW_inst_SPI0_MOSI_T_UNCONNECTED),
        .SPI0_SCLK_I(1'b0),
        .SPI0_SCLK_O(NLW_inst_SPI0_SCLK_O_UNCONNECTED),
        .SPI0_SCLK_T(NLW_inst_SPI0_SCLK_T_UNCONNECTED),
        .SPI0_SS1_O(NLW_inst_SPI0_SS1_O_UNCONNECTED),
        .SPI0_SS2_O(NLW_inst_SPI0_SS2_O_UNCONNECTED),
        .SPI0_SS_I(1'b0),
        .SPI0_SS_O(NLW_inst_SPI0_SS_O_UNCONNECTED),
        .SPI0_SS_T(NLW_inst_SPI0_SS_T_UNCONNECTED),
        .SPI1_MISO_I(1'b0),
        .SPI1_MISO_O(NLW_inst_SPI1_MISO_O_UNCONNECTED),
        .SPI1_MISO_T(NLW_inst_SPI1_MISO_T_UNCONNECTED),
        .SPI1_MOSI_I(1'b0),
        .SPI1_MOSI_O(NLW_inst_SPI1_MOSI_O_UNCONNECTED),
        .SPI1_MOSI_T(NLW_inst_SPI1_MOSI_T_UNCONNECTED),
        .SPI1_SCLK_I(1'b0),
        .SPI1_SCLK_O(NLW_inst_SPI1_SCLK_O_UNCONNECTED),
        .SPI1_SCLK_T(NLW_inst_SPI1_SCLK_T_UNCONNECTED),
        .SPI1_SS1_O(NLW_inst_SPI1_SS1_O_UNCONNECTED),
        .SPI1_SS2_O(NLW_inst_SPI1_SS2_O_UNCONNECTED),
        .SPI1_SS_I(1'b0),
        .SPI1_SS_O(NLW_inst_SPI1_SS_O_UNCONNECTED),
        .SPI1_SS_T(NLW_inst_SPI1_SS_T_UNCONNECTED),
        .SRAM_INTIN(1'b0),
        .S_AXI_ACP_ACLK(1'b0),
        .S_AXI_ACP_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARBURST({1'b0,1'b0}),
        .S_AXI_ACP_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARESETN(NLW_inst_S_AXI_ACP_ARESETN_UNCONNECTED),
        .S_AXI_ACP_ARID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARLOCK({1'b0,1'b0}),
        .S_AXI_ACP_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARREADY(NLW_inst_S_AXI_ACP_ARREADY_UNCONNECTED),
        .S_AXI_ACP_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_ARVALID(1'b0),
        .S_AXI_ACP_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWBURST({1'b0,1'b0}),
        .S_AXI_ACP_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWLOCK({1'b0,1'b0}),
        .S_AXI_ACP_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWREADY(NLW_inst_S_AXI_ACP_AWREADY_UNCONNECTED),
        .S_AXI_ACP_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWUSER({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_AWVALID(1'b0),
        .S_AXI_ACP_BID(NLW_inst_S_AXI_ACP_BID_UNCONNECTED[2:0]),
        .S_AXI_ACP_BREADY(1'b0),
        .S_AXI_ACP_BRESP(NLW_inst_S_AXI_ACP_BRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_BVALID(NLW_inst_S_AXI_ACP_BVALID_UNCONNECTED),
        .S_AXI_ACP_RDATA(NLW_inst_S_AXI_ACP_RDATA_UNCONNECTED[63:0]),
        .S_AXI_ACP_RID(NLW_inst_S_AXI_ACP_RID_UNCONNECTED[2:0]),
        .S_AXI_ACP_RLAST(NLW_inst_S_AXI_ACP_RLAST_UNCONNECTED),
        .S_AXI_ACP_RREADY(1'b0),
        .S_AXI_ACP_RRESP(NLW_inst_S_AXI_ACP_RRESP_UNCONNECTED[1:0]),
        .S_AXI_ACP_RVALID(NLW_inst_S_AXI_ACP_RVALID_UNCONNECTED),
        .S_AXI_ACP_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WID({1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WLAST(1'b0),
        .S_AXI_ACP_WREADY(NLW_inst_S_AXI_ACP_WREADY_UNCONNECTED),
        .S_AXI_ACP_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_ACP_WVALID(1'b0),
        .S_AXI_GP0_ACLK(1'b0),
        .S_AXI_GP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARBURST({1'b0,1'b0}),
        .S_AXI_GP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARESETN(NLW_inst_S_AXI_GP0_ARESETN_UNCONNECTED),
        .S_AXI_GP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARREADY(NLW_inst_S_AXI_GP0_ARREADY_UNCONNECTED),
        .S_AXI_GP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_ARVALID(1'b0),
        .S_AXI_GP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWBURST({1'b0,1'b0}),
        .S_AXI_GP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWREADY(NLW_inst_S_AXI_GP0_AWREADY_UNCONNECTED),
        .S_AXI_GP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP0_AWVALID(1'b0),
        .S_AXI_GP0_BID(NLW_inst_S_AXI_GP0_BID_UNCONNECTED[5:0]),
        .S_AXI_GP0_BREADY(1'b0),
        .S_AXI_GP0_BRESP(NLW_inst_S_AXI_GP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_BVALID(NLW_inst_S_AXI_GP0_BVALID_UNCONNECTED),
        .S_AXI_GP0_RDATA(NLW_inst_S_AXI_GP0_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP0_RID(NLW_inst_S_AXI_GP0_RID_UNCONNECTED[5:0]),
        .S_AXI_GP0_RLAST(NLW_inst_S_AXI_GP0_RLAST_UNCONNECTED),
        .S_AXI_GP0_RREADY(1'b0),
        .S_AXI_GP0_RRESP(NLW_inst_S_AXI_GP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP0_RVALID(NLW_inst_S_AXI_GP0_RVALID_UNCONNECTED),
        .S_AXI_GP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WLAST(1'b0),
        .S_AXI_GP0_WREADY(NLW_inst_S_AXI_GP0_WREADY_UNCONNECTED),
        .S_AXI_GP0_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP0_WVALID(1'b0),
        .S_AXI_GP1_ACLK(1'b0),
        .S_AXI_GP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARBURST({1'b0,1'b0}),
        .S_AXI_GP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARESETN(NLW_inst_S_AXI_GP1_ARESETN_UNCONNECTED),
        .S_AXI_GP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_GP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARREADY(NLW_inst_S_AXI_GP1_ARREADY_UNCONNECTED),
        .S_AXI_GP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_ARVALID(1'b0),
        .S_AXI_GP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWBURST({1'b0,1'b0}),
        .S_AXI_GP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_GP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWREADY(NLW_inst_S_AXI_GP1_AWREADY_UNCONNECTED),
        .S_AXI_GP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_GP1_AWVALID(1'b0),
        .S_AXI_GP1_BID(NLW_inst_S_AXI_GP1_BID_UNCONNECTED[5:0]),
        .S_AXI_GP1_BREADY(1'b0),
        .S_AXI_GP1_BRESP(NLW_inst_S_AXI_GP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_BVALID(NLW_inst_S_AXI_GP1_BVALID_UNCONNECTED),
        .S_AXI_GP1_RDATA(NLW_inst_S_AXI_GP1_RDATA_UNCONNECTED[31:0]),
        .S_AXI_GP1_RID(NLW_inst_S_AXI_GP1_RID_UNCONNECTED[5:0]),
        .S_AXI_GP1_RLAST(NLW_inst_S_AXI_GP1_RLAST_UNCONNECTED),
        .S_AXI_GP1_RREADY(1'b0),
        .S_AXI_GP1_RRESP(NLW_inst_S_AXI_GP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_GP1_RVALID(NLW_inst_S_AXI_GP1_RVALID_UNCONNECTED),
        .S_AXI_GP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WLAST(1'b0),
        .S_AXI_GP1_WREADY(NLW_inst_S_AXI_GP1_WREADY_UNCONNECTED),
        .S_AXI_GP1_WSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_GP1_WVALID(1'b0),
        .S_AXI_HP0_ACLK(1'b0),
        .S_AXI_HP0_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARBURST({1'b0,1'b0}),
        .S_AXI_HP0_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARESETN(NLW_inst_S_AXI_HP0_ARESETN_UNCONNECTED),
        .S_AXI_HP0_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP0_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARREADY(NLW_inst_S_AXI_HP0_ARREADY_UNCONNECTED),
        .S_AXI_HP0_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_ARVALID(1'b0),
        .S_AXI_HP0_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWBURST({1'b0,1'b0}),
        .S_AXI_HP0_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP0_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWREADY(NLW_inst_S_AXI_HP0_AWREADY_UNCONNECTED),
        .S_AXI_HP0_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP0_AWVALID(1'b0),
        .S_AXI_HP0_BID(NLW_inst_S_AXI_HP0_BID_UNCONNECTED[5:0]),
        .S_AXI_HP0_BREADY(1'b0),
        .S_AXI_HP0_BRESP(NLW_inst_S_AXI_HP0_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_BVALID(NLW_inst_S_AXI_HP0_BVALID_UNCONNECTED),
        .S_AXI_HP0_RACOUNT(NLW_inst_S_AXI_HP0_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP0_RCOUNT(NLW_inst_S_AXI_HP0_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_RDATA(NLW_inst_S_AXI_HP0_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP0_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP0_RID(NLW_inst_S_AXI_HP0_RID_UNCONNECTED[5:0]),
        .S_AXI_HP0_RLAST(NLW_inst_S_AXI_HP0_RLAST_UNCONNECTED),
        .S_AXI_HP0_RREADY(1'b0),
        .S_AXI_HP0_RRESP(NLW_inst_S_AXI_HP0_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP0_RVALID(NLW_inst_S_AXI_HP0_RVALID_UNCONNECTED),
        .S_AXI_HP0_WACOUNT(NLW_inst_S_AXI_HP0_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP0_WCOUNT(NLW_inst_S_AXI_HP0_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP0_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WLAST(1'b0),
        .S_AXI_HP0_WREADY(NLW_inst_S_AXI_HP0_WREADY_UNCONNECTED),
        .S_AXI_HP0_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP0_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP0_WVALID(1'b0),
        .S_AXI_HP1_ACLK(1'b0),
        .S_AXI_HP1_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARBURST({1'b0,1'b0}),
        .S_AXI_HP1_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARESETN(NLW_inst_S_AXI_HP1_ARESETN_UNCONNECTED),
        .S_AXI_HP1_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP1_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARREADY(NLW_inst_S_AXI_HP1_ARREADY_UNCONNECTED),
        .S_AXI_HP1_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_ARVALID(1'b0),
        .S_AXI_HP1_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWBURST({1'b0,1'b0}),
        .S_AXI_HP1_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP1_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWREADY(NLW_inst_S_AXI_HP1_AWREADY_UNCONNECTED),
        .S_AXI_HP1_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP1_AWVALID(1'b0),
        .S_AXI_HP1_BID(NLW_inst_S_AXI_HP1_BID_UNCONNECTED[5:0]),
        .S_AXI_HP1_BREADY(1'b0),
        .S_AXI_HP1_BRESP(NLW_inst_S_AXI_HP1_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_BVALID(NLW_inst_S_AXI_HP1_BVALID_UNCONNECTED),
        .S_AXI_HP1_RACOUNT(NLW_inst_S_AXI_HP1_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP1_RCOUNT(NLW_inst_S_AXI_HP1_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_RDATA(NLW_inst_S_AXI_HP1_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP1_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP1_RID(NLW_inst_S_AXI_HP1_RID_UNCONNECTED[5:0]),
        .S_AXI_HP1_RLAST(NLW_inst_S_AXI_HP1_RLAST_UNCONNECTED),
        .S_AXI_HP1_RREADY(1'b0),
        .S_AXI_HP1_RRESP(NLW_inst_S_AXI_HP1_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP1_RVALID(NLW_inst_S_AXI_HP1_RVALID_UNCONNECTED),
        .S_AXI_HP1_WACOUNT(NLW_inst_S_AXI_HP1_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP1_WCOUNT(NLW_inst_S_AXI_HP1_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP1_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WLAST(1'b0),
        .S_AXI_HP1_WREADY(NLW_inst_S_AXI_HP1_WREADY_UNCONNECTED),
        .S_AXI_HP1_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP1_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP1_WVALID(1'b0),
        .S_AXI_HP2_ACLK(1'b0),
        .S_AXI_HP2_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARBURST({1'b0,1'b0}),
        .S_AXI_HP2_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARESETN(NLW_inst_S_AXI_HP2_ARESETN_UNCONNECTED),
        .S_AXI_HP2_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP2_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARREADY(NLW_inst_S_AXI_HP2_ARREADY_UNCONNECTED),
        .S_AXI_HP2_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_ARVALID(1'b0),
        .S_AXI_HP2_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWBURST({1'b0,1'b0}),
        .S_AXI_HP2_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP2_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWREADY(NLW_inst_S_AXI_HP2_AWREADY_UNCONNECTED),
        .S_AXI_HP2_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP2_AWVALID(1'b0),
        .S_AXI_HP2_BID(NLW_inst_S_AXI_HP2_BID_UNCONNECTED[5:0]),
        .S_AXI_HP2_BREADY(1'b0),
        .S_AXI_HP2_BRESP(NLW_inst_S_AXI_HP2_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_BVALID(NLW_inst_S_AXI_HP2_BVALID_UNCONNECTED),
        .S_AXI_HP2_RACOUNT(NLW_inst_S_AXI_HP2_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP2_RCOUNT(NLW_inst_S_AXI_HP2_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_RDATA(NLW_inst_S_AXI_HP2_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP2_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP2_RID(NLW_inst_S_AXI_HP2_RID_UNCONNECTED[5:0]),
        .S_AXI_HP2_RLAST(NLW_inst_S_AXI_HP2_RLAST_UNCONNECTED),
        .S_AXI_HP2_RREADY(1'b0),
        .S_AXI_HP2_RRESP(NLW_inst_S_AXI_HP2_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP2_RVALID(NLW_inst_S_AXI_HP2_RVALID_UNCONNECTED),
        .S_AXI_HP2_WACOUNT(NLW_inst_S_AXI_HP2_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP2_WCOUNT(NLW_inst_S_AXI_HP2_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP2_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WLAST(1'b0),
        .S_AXI_HP2_WREADY(NLW_inst_S_AXI_HP2_WREADY_UNCONNECTED),
        .S_AXI_HP2_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP2_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP2_WVALID(1'b0),
        .S_AXI_HP3_ACLK(1'b0),
        .S_AXI_HP3_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARBURST({1'b0,1'b0}),
        .S_AXI_HP3_ARCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARESETN(NLW_inst_S_AXI_HP3_ARESETN_UNCONNECTED),
        .S_AXI_HP3_ARID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARLOCK({1'b0,1'b0}),
        .S_AXI_HP3_ARPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARREADY(NLW_inst_S_AXI_HP3_ARREADY_UNCONNECTED),
        .S_AXI_HP3_ARSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_ARVALID(1'b0),
        .S_AXI_HP3_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWBURST({1'b0,1'b0}),
        .S_AXI_HP3_AWCACHE({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLEN({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWLOCK({1'b0,1'b0}),
        .S_AXI_HP3_AWPROT({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWQOS({1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWREADY(NLW_inst_S_AXI_HP3_AWREADY_UNCONNECTED),
        .S_AXI_HP3_AWSIZE({1'b0,1'b0,1'b0}),
        .S_AXI_HP3_AWVALID(1'b0),
        .S_AXI_HP3_BID(NLW_inst_S_AXI_HP3_BID_UNCONNECTED[5:0]),
        .S_AXI_HP3_BREADY(1'b0),
        .S_AXI_HP3_BRESP(NLW_inst_S_AXI_HP3_BRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_BVALID(NLW_inst_S_AXI_HP3_BVALID_UNCONNECTED),
        .S_AXI_HP3_RACOUNT(NLW_inst_S_AXI_HP3_RACOUNT_UNCONNECTED[2:0]),
        .S_AXI_HP3_RCOUNT(NLW_inst_S_AXI_HP3_RCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_RDATA(NLW_inst_S_AXI_HP3_RDATA_UNCONNECTED[63:0]),
        .S_AXI_HP3_RDISSUECAP1_EN(1'b0),
        .S_AXI_HP3_RID(NLW_inst_S_AXI_HP3_RID_UNCONNECTED[5:0]),
        .S_AXI_HP3_RLAST(NLW_inst_S_AXI_HP3_RLAST_UNCONNECTED),
        .S_AXI_HP3_RREADY(1'b0),
        .S_AXI_HP3_RRESP(NLW_inst_S_AXI_HP3_RRESP_UNCONNECTED[1:0]),
        .S_AXI_HP3_RVALID(NLW_inst_S_AXI_HP3_RVALID_UNCONNECTED),
        .S_AXI_HP3_WACOUNT(NLW_inst_S_AXI_HP3_WACOUNT_UNCONNECTED[5:0]),
        .S_AXI_HP3_WCOUNT(NLW_inst_S_AXI_HP3_WCOUNT_UNCONNECTED[7:0]),
        .S_AXI_HP3_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WLAST(1'b0),
        .S_AXI_HP3_WREADY(NLW_inst_S_AXI_HP3_WREADY_UNCONNECTED),
        .S_AXI_HP3_WRISSUECAP1_EN(1'b0),
        .S_AXI_HP3_WSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S_AXI_HP3_WVALID(1'b0),
        .TRACE_CLK(1'b0),
        .TRACE_CLK_OUT(NLW_inst_TRACE_CLK_OUT_UNCONNECTED),
        .TRACE_CTL(NLW_inst_TRACE_CTL_UNCONNECTED),
        .TRACE_DATA(NLW_inst_TRACE_DATA_UNCONNECTED[1:0]),
        .TTC0_CLK0_IN(1'b0),
        .TTC0_CLK1_IN(1'b0),
        .TTC0_CLK2_IN(1'b0),
        .TTC0_WAVE0_OUT(TTC0_WAVE0_OUT),
        .TTC0_WAVE1_OUT(TTC0_WAVE1_OUT),
        .TTC0_WAVE2_OUT(TTC0_WAVE2_OUT),
        .TTC1_CLK0_IN(1'b0),
        .TTC1_CLK1_IN(1'b0),
        .TTC1_CLK2_IN(1'b0),
        .TTC1_WAVE0_OUT(NLW_inst_TTC1_WAVE0_OUT_UNCONNECTED),
        .TTC1_WAVE1_OUT(NLW_inst_TTC1_WAVE1_OUT_UNCONNECTED),
        .TTC1_WAVE2_OUT(NLW_inst_TTC1_WAVE2_OUT_UNCONNECTED),
        .UART0_CTSN(1'b0),
        .UART0_DCDN(1'b0),
        .UART0_DSRN(1'b0),
        .UART0_DTRN(NLW_inst_UART0_DTRN_UNCONNECTED),
        .UART0_RIN(1'b0),
        .UART0_RTSN(NLW_inst_UART0_RTSN_UNCONNECTED),
        .UART0_RX(1'b1),
        .UART0_TX(NLW_inst_UART0_TX_UNCONNECTED),
        .UART1_CTSN(1'b0),
        .UART1_DCDN(1'b0),
        .UART1_DSRN(1'b0),
        .UART1_DTRN(NLW_inst_UART1_DTRN_UNCONNECTED),
        .UART1_RIN(1'b0),
        .UART1_RTSN(NLW_inst_UART1_RTSN_UNCONNECTED),
        .UART1_RX(1'b1),
        .UART1_TX(NLW_inst_UART1_TX_UNCONNECTED),
        .USB0_PORT_INDCTL(USB0_PORT_INDCTL),
        .USB0_VBUS_PWRFAULT(USB0_VBUS_PWRFAULT),
        .USB0_VBUS_PWRSELECT(USB0_VBUS_PWRSELECT),
        .USB1_PORT_INDCTL(NLW_inst_USB1_PORT_INDCTL_UNCONNECTED[1:0]),
        .USB1_VBUS_PWRFAULT(1'b0),
        .USB1_VBUS_PWRSELECT(NLW_inst_USB1_VBUS_PWRSELECT_UNCONNECTED),
        .WDT_CLK_IN(1'b0),
        .WDT_RST_OUT(NLW_inst_WDT_RST_OUT_UNCONNECTED));
endmodule

(* x_core_info = "rgb_mux,Vivado 2014.3" *) (* CHECK_LICENSE_TYPE = "zynq_bd_rgb_mux_0_0,rgb_mux,{}" *) (* CORE_GENERATION_INFO = "zynq_bd_rgb_mux_0_0,rgb_mux,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=hls,x_ipName=rgb_mux,x_ipVersion=2.3,x_ipCoreRevision=1408081154,x_ipLanguage=VERILOG}" *) 
(* downgradeipidentifiedwarnings = "yes" *) (* ORIG_REF_NAME = "zynq_bd_rgb_mux_0_0" *) 
module zynq_bd_zynq_bd_rgb_mux_0_0
   (ap_clk,
    ap_rst_n,
    video_in_stream_TVALID,
    video_in_stream_TREADY,
    video_in_stream_TDATA,
    video_in_stream_TLAST,
    video_in_stream_TUSER,
    video_out_stream_TVALID,
    video_out_stream_TREADY,
    video_out_stream_TDATA,
    video_out_stream_TLAST,
    video_out_stream_TUSER,
    mux_V);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in_stream TVALID" *) input video_in_stream_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in_stream TREADY" *) output video_in_stream_TREADY;
  input [23:0]video_in_stream_TDATA;
  input [0:0]video_in_stream_TLAST;
  input [0:0]video_in_stream_TUSER;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out_stream TVALID" *) output video_out_stream_TVALID;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out_stream TREADY" *) input video_out_stream_TREADY;
  output [23:0]video_out_stream_TDATA;
  output [0:0]video_out_stream_TLAST;
  output [0:0]video_out_stream_TUSER;
  input [1:0]mux_V;

  wire ap_clk;
  wire ap_rst_n;
  wire [1:0]mux_V;
  wire [23:0]video_in_stream_TDATA;
  wire [0:0]video_in_stream_TLAST;
  wire video_in_stream_TREADY;
  wire [0:0]video_in_stream_TUSER;
  wire video_in_stream_TVALID;
  wire [23:0]video_out_stream_TDATA;
  wire [0:0]video_out_stream_TLAST;
  wire video_out_stream_TREADY;
  wire [0:0]video_out_stream_TUSER;
  wire video_out_stream_TVALID;

(* core_generation_info = "rgb_mux,hls_ip_2014_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.740000,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *) 
   zynq_bd_rgb_mux inst
       (.E(video_in_stream_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mux_V(mux_V),
        .video_in_stream_TDATA(video_in_stream_TDATA),
        .video_in_stream_TLAST(video_in_stream_TLAST),
        .video_in_stream_TUSER(video_in_stream_TUSER),
        .video_in_stream_TVALID(video_in_stream_TVALID),
        .video_out_stream_TDATA(video_out_stream_TDATA),
        .video_out_stream_TLAST(video_out_stream_TLAST),
        .video_out_stream_TREADY(video_out_stream_TREADY),
        .video_out_stream_TUSER(video_out_stream_TUSER),
        .video_out_stream_TVALID(video_out_stream_TVALID));
endmodule

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "proc_sys_reset,Vivado 2014.3" *) (* CHECK_LICENSE_TYPE = "zynq_bd_rst_processing_system7_0_50M_0,proc_sys_reset,{}" *) 
(* CORE_GENERATION_INFO = "zynq_bd_rst_processing_system7_0_50M_0,proc_sys_reset,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=proc_sys_reset,x_ipVersion=5.0,x_ipCoreRevision=6,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_EXT_RST_WIDTH=4,C_AUX_RST_WIDTH=4,C_EXT_RESET_HIGH=0,C_AUX_RESET_HIGH=0,C_NUM_BUS_RST=1,C_NUM_PERP_RST=1,C_NUM_INTERCONNECT_ARESETN=1,C_NUM_PERP_ARESETN=1}" *) (* ORIG_REF_NAME = "zynq_bd_rst_processing_system7_0_50M_0" *) 
module zynq_bd_zynq_bd_rst_processing_system7_0_50M_0
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clock CLK" *) input slowest_sync_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ext_reset RST" *) input ext_reset_in;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 aux_reset RST" *) input aux_reset_in;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 dbg_reset RST" *) input mb_debug_sys_rst;
  input dcm_locked;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 mb_rst RST" *) output mb_reset;
  output [0:0]bus_struct_reset;
  output [0:0]peripheral_reset;
  output [0:0]interconnect_aresetn;
  output [0:0]peripheral_aresetn;

  wire aux_reset_in;
  wire [0:0]bus_struct_reset;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire mb_debug_sys_rst;
  wire mb_reset;
  wire [0:0]peripheral_aresetn;
  wire [0:0]peripheral_reset;
  wire slowest_sync_clk;

zynq_bd_proc_sys_reset__parameterized0 U0
       (.aux_reset_in(aux_reset_in),
        .bus_struct_reset(bus_struct_reset),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .interconnect_aresetn(interconnect_aresetn),
        .mb_debug_sys_rst(mb_debug_sys_rst),
        .mb_reset(mb_reset),
        .peripheral_aresetn(peripheral_aresetn),
        .peripheral_reset(peripheral_reset),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* x_core_info = "axi_crossbar_v2_1_axi_crossbar,Vivado 2014.3" *) (* CHECK_LICENSE_TYPE = "zynq_bd_xbar_0,axi_crossbar_v2_1_axi_crossbar,{}" *) (* CORE_GENERATION_INFO = "zynq_bd_xbar_0,axi_crossbar_v2_1_axi_crossbar,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_crossbar,x_ipVersion=2.1,x_ipCoreRevision=4,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_NUM_SLAVE_SLOTS=1,C_NUM_MASTER_SLOTS=2,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_PROTOCOL=0,C_NUM_ADDR_RANGES=1,C_M_AXI_BASE_ADDR=0x00000000400000000000000041200000,C_M_AXI_ADDR_WIDTH=0x0000000c00000010,C_S_AXI_BASE_ID=0x00000000,C_S_AXI_THREAD_ID_WIDTH=0x0000000c,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_M_AXI_WRITE_CONNECTIVITY=0xFFFFFFFFFFFFFFFF,C_M_AXI_READ_CONNECTIVITY=0xFFFFFFFFFFFFFFFF,C_R_REGISTER=0,C_S_AXI_SINGLE_THREAD=0x00000000,C_S_AXI_WRITE_ACCEPTANCE=0x00000008,C_S_AXI_READ_ACCEPTANCE=0x00000008,C_M_AXI_WRITE_ISSUING=0x0000000200000002,C_M_AXI_READ_ISSUING=0x0000000200000002,C_S_AXI_ARB_PRIORITY=0x00000000,C_M_AXI_SECURE=0x00000000,C_CONNECTIVITY_MODE=1}" *) 
(* downgradeipidentifiedwarnings = "yes" *) (* ORIG_REF_NAME = "zynq_bd_xbar_0" *) 
module zynq_bd_zynq_bd_xbar_0
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RSTIF RST" *) input aresetn;
  input [11:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awvalid;
  output [0:0]s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wvalid;
  output [0:0]s_axi_wready;
  output [11:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_bvalid;
  input [0:0]s_axi_bready;
  input [11:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_arvalid;
  output [0:0]s_axi_arready;
  output [11:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_rlast;
  output [0:0]s_axi_rvalid;
  input [0:0]s_axi_rready;
  output [23:0]m_axi_awid;
  output [63:0]m_axi_awaddr;
  output [15:0]m_axi_awlen;
  output [5:0]m_axi_awsize;
  output [3:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [7:0]m_axi_awcache;
  output [5:0]m_axi_awprot;
  output [7:0]m_axi_awregion;
  output [7:0]m_axi_awqos;
  output [1:0]m_axi_awvalid;
  input [1:0]m_axi_awready;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output [1:0]m_axi_wlast;
  output [1:0]m_axi_wvalid;
  input [1:0]m_axi_wready;
  input [23:0]m_axi_bid;
  input [3:0]m_axi_bresp;
  input [1:0]m_axi_bvalid;
  output [1:0]m_axi_bready;
  output [23:0]m_axi_arid;
  output [63:0]m_axi_araddr;
  output [15:0]m_axi_arlen;
  output [5:0]m_axi_arsize;
  output [3:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [7:0]m_axi_arcache;
  output [5:0]m_axi_arprot;
  output [7:0]m_axi_arregion;
  output [7:0]m_axi_arqos;
  output [1:0]m_axi_arvalid;
  input [1:0]m_axi_arready;
  input [23:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [3:0]m_axi_rresp;
  input [1:0]m_axi_rlast;
  input [1:0]m_axi_rvalid;
  output [1:0]m_axi_rready;

  wire \<const0> ;
  wire aclk;
  wire aresetn;
  wire [63:32]\^m_axi_araddr ;
  wire [3:2]\^m_axi_arburst ;
  wire [7:4]\^m_axi_arcache ;
  wire [11:0]\^m_axi_arid ;
  wire [7:0]\^m_axi_arlen ;
  wire [1:1]\^m_axi_arlock ;
  wire [5:3]\^m_axi_arprot ;
  wire [7:4]\^m_axi_arqos ;
  wire [1:0]m_axi_arready;
  wire [5:3]\^m_axi_arsize ;
  wire [1:0]m_axi_arvalid;
  wire [63:32]\^m_axi_awaddr ;
  wire [3:2]\^m_axi_awburst ;
  wire [7:4]\^m_axi_awcache ;
  wire [11:0]\^m_axi_awid ;
  wire [15:8]\^m_axi_awlen ;
  wire [1:1]\^m_axi_awlock ;
  wire [5:3]\^m_axi_awprot ;
  wire [7:4]\^m_axi_awqos ;
  wire [1:0]m_axi_awready;
  wire [5:3]\^m_axi_awsize ;
  wire [1:0]m_axi_awvalid;
  wire [23:0]m_axi_bid;
  wire [1:0]m_axi_bready;
  wire [3:0]m_axi_bresp;
  wire [1:0]m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [23:0]m_axi_rid;
  wire [1:0]m_axi_rlast;
  wire [1:0]m_axi_rready;
  wire [3:0]m_axi_rresp;
  wire [1:0]m_axi_rvalid;
  wire [1:0]m_axi_wready;
  wire [1:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [11:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [0:0]s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [11:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [0:0]s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awvalid;
  wire [11:0]s_axi_bid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [11:0]s_axi_rid;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;

  assign m_axi_araddr[63:32] = \^m_axi_araddr [63:32];
  assign m_axi_araddr[31:0] = \^m_axi_araddr [63:32];
  assign m_axi_arburst[3:2] = \^m_axi_arburst [3:2];
  assign m_axi_arburst[1:0] = \^m_axi_arburst [3:2];
  assign m_axi_arcache[7:4] = \^m_axi_arcache [7:4];
  assign m_axi_arcache[3:0] = \^m_axi_arcache [7:4];
  assign m_axi_arid[23:12] = \^m_axi_arid [11:0];
  assign m_axi_arid[11:0] = \^m_axi_arid [11:0];
  assign m_axi_arlen[15:8] = \^m_axi_arlen [7:0];
  assign m_axi_arlen[7:0] = \^m_axi_arlen [7:0];
  assign m_axi_arlock[1] = \^m_axi_arlock [1];
  assign m_axi_arlock[0] = \^m_axi_arlock [1];
  assign m_axi_arprot[5:3] = \^m_axi_arprot [5:3];
  assign m_axi_arprot[2:0] = \^m_axi_arprot [5:3];
  assign m_axi_arqos[7:4] = \^m_axi_arqos [7:4];
  assign m_axi_arqos[3:0] = \^m_axi_arqos [7:4];
  assign m_axi_arregion[7] = \<const0> ;
  assign m_axi_arregion[6] = \<const0> ;
  assign m_axi_arregion[5] = \<const0> ;
  assign m_axi_arregion[4] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[5:3] = \^m_axi_arsize [5:3];
  assign m_axi_arsize[2:0] = \^m_axi_arsize [5:3];
  assign m_axi_awaddr[63:32] = \^m_axi_awaddr [63:32];
  assign m_axi_awaddr[31:0] = \^m_axi_awaddr [63:32];
  assign m_axi_awburst[3:2] = \^m_axi_awburst [3:2];
  assign m_axi_awburst[1:0] = \^m_axi_awburst [3:2];
  assign m_axi_awcache[7:4] = \^m_axi_awcache [7:4];
  assign m_axi_awcache[3:0] = \^m_axi_awcache [7:4];
  assign m_axi_awid[23:12] = \^m_axi_awid [11:0];
  assign m_axi_awid[11:0] = \^m_axi_awid [11:0];
  assign m_axi_awlen[15:8] = \^m_axi_awlen [15:8];
  assign m_axi_awlen[7:0] = \^m_axi_awlen [15:8];
  assign m_axi_awlock[1] = \^m_axi_awlock [1];
  assign m_axi_awlock[0] = \^m_axi_awlock [1];
  assign m_axi_awprot[5:3] = \^m_axi_awprot [5:3];
  assign m_axi_awprot[2:0] = \^m_axi_awprot [5:3];
  assign m_axi_awqos[7:4] = \^m_axi_awqos [7:4];
  assign m_axi_awqos[3:0] = \^m_axi_awqos [7:4];
  assign m_axi_awregion[7] = \<const0> ;
  assign m_axi_awregion[6] = \<const0> ;
  assign m_axi_awregion[5] = \<const0> ;
  assign m_axi_awregion[4] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[5:3] = \^m_axi_awsize [5:3];
  assign m_axi_awsize[2:0] = \^m_axi_awsize [5:3];
  assign m_axi_wdata[63:32] = s_axi_wdata;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wlast[1] = s_axi_wlast;
  assign m_axi_wlast[0] = s_axi_wlast;
  assign m_axi_wstrb[7:4] = s_axi_wstrb;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
GND GND
       (.G(\<const0> ));
zynq_bd_axi_crossbar_v2_1_axi_crossbar inst
       (.D({s_axi_arqos,s_axi_arcache,s_axi_arburst,s_axi_arprot,s_axi_arlock,s_axi_arsize,s_axi_arlen,s_axi_araddr,s_axi_arid}),
        .I1({s_axi_awqos,s_axi_awcache,s_axi_awburst,s_axi_awprot,s_axi_awlock,s_axi_awsize,s_axi_awlen,s_axi_awaddr,s_axi_awid}),
        .O1(m_axi_rready[0]),
        .O10(s_axi_rid[4]),
        .O11(s_axi_rid[6]),
        .O12(s_axi_rid[8]),
        .O13(s_axi_rid[7]),
        .O14(s_axi_rid[9]),
        .O15(s_axi_rid[11]),
        .O16(s_axi_rid[10]),
        .O17(s_axi_bid[0]),
        .O18(s_axi_bid[2]),
        .O19(s_axi_bid[1]),
        .O2(m_axi_rready[1]),
        .O20(s_axi_bid[3]),
        .O21(s_axi_bid[5]),
        .O22(s_axi_bid[4]),
        .O23(s_axi_bid[6]),
        .O24(s_axi_bid[8]),
        .O25(s_axi_bid[7]),
        .O26(s_axi_bid[9]),
        .O27(s_axi_bid[11]),
        .O28(s_axi_bid[10]),
        .O3(s_axi_awready),
        .O4({\^m_axi_awqos ,\^m_axi_awcache ,\^m_axi_awburst ,\^m_axi_awprot ,\^m_axi_awlock ,\^m_axi_awsize ,\^m_axi_awlen ,\^m_axi_awaddr ,\^m_axi_awid }),
        .O5(s_axi_rid[0]),
        .O6(s_axi_rid[2]),
        .O7(s_axi_rid[1]),
        .O8(s_axi_rid[3]),
        .O9(s_axi_rid[5]),
        .Q({\^m_axi_arqos ,\^m_axi_arcache ,\^m_axi_arburst ,\^m_axi_arprot ,\^m_axi_arlock ,\^m_axi_arsize ,\^m_axi_arlen ,\^m_axi_araddr ,\^m_axi_arid }),
        .S_AXI_ARREADY(s_axi_arready),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
