#ifndef __P4_CMC623_TUNE_H__
#define __P4_CMC623_TUNE_H__

#include "cmc623.h"


static const char lcdtype_name[][64] = {
		"SEC_LTN101AL01",
};

unsigned char cmc623_default_plut[NUM_ITEM_POWER_LUT] = {
     0x42, 0x47, 0x3E, 0x52, 0x42, 0x3F, 0x3A, 0x37, 0x3F      	    
};

unsigned char cmc623_video_plut[NUM_ITEM_POWER_LUT] = {
    0x38, 0x3d, 0x34, 0x48, 0x38, 0x35, 0x30, 0x2d, 0x35 
};


static const struct Cmc623RegisterSet cmc623_init2[] = {
	/* select SFR Bank0 */
	{CMC623_REG_SELBANK, 0x0000},

	/* A stage configuration */
#if defined(CONFIG_TARGET_LOCALE_KOR)	
 {0x08, 0x006C},  /*added*/
 #else
	{0x08, 0x0068},  /*added*/
 #endif

	{CMC623_REG_DNRHDTROVE, 0x0020},
	{CMC623_REG_DITHEROFF, 0x0000},
	/*{CMC623_REG_CLKCONT, 0x0012},*/
	{0x0f, 0x0078},
	/*{CMC623_REG_CLKGATINGOFF, 0x0000},*/
	{0x0b, 0x0184},  /*added*/
	{CMC623_REG_INPUTIFCON, 0x0001},
	{CMC623_REG_HDRTCEOFF, 0x0000},
	{CMC623_REG_I2C, 0x1a07},  /*modified*/
	{CMC623_REG_BSTAGE, 0x0708},  /*modified*/
	{CMC623_REG_CABCCTRL, 0x0002},
	{0xB3, 0xFFFF},

	{CMC623_REG_PWMCTRL, 0xC000},


	{CMC623_REG_1280, 0x0500},
	{CMC623_REG_800, 0x0320},

	/* select SFR Bank1 */
	{CMC623_REG_SELBANK, 0x0001},

	/* B stage image size */
	{CMC623_REG_SCALERINPH, 0x0500},
	{CMC623_REG_SCALERINPV, 0x0320},
	{CMC623_REG_SCALEROUTH, 0x0500},
	{CMC623_REG_SCALEROUTV, 0x0320},

	/* EDRAM configuration */
	{CMC623_REG_EDRBFOUT40, 0x0280},
#if defined(CONFIG_TARGET_LOCALE_KOR)	
 	{CMC623_REG_EDRAUTOREF, 0x0090},  
 	{CMC623_REG_EDRACPARAMTIM, 0x3227},  
 #else
	{CMC623_REG_EDRAUTOREF, 0x008B},  /* modified*/
	{CMC623_REG_EDRACPARAMTIM, 0x3226},  /*modified*/
#endif

	/* Vsync Calibartion */
	/*{CMC623_REG_CALVAL10, 0x000a},*/

	/* tcon output polarity */
	{CMC623_REG_TCONOUTPOL, 0x0080},

#if defined(CONFIG_TARGET_LOCALE_KOR)
	/* tcon RGB configuration */
	{CMC623_REG_TCONRGB1, 0x0330},	/* modified*/ /* VLW, HLW*/
	{CMC623_REG_TCONRGB2, 0x2102},	/* modified*/ /* VBP, VFP*/   
	{CMC623_REG_TCONRGB3, 0x5810},	/* modified*/ /* HBP, HFP*/

#else // kyNam_110615_
	/* tcon RGB configuration */
	{CMC623_REG_TCONRGB1, 0x0330},	/* modified*/ /* VLW, HLW*/
	{CMC623_REG_TCONRGB2, 0x0b02},	/* modified*/ /* VBP, VFP*/   
	{CMC623_REG_TCONRGB3, 0x4010},	/* modified*/ /* HBP, HFP*/
#endif 
	/* Reg update */
	{CMC623_REG_SELBANK, 0x0000},  /* select BANK0*/
	{CMC623_REG_REGMASK, 0x0000},
	{CMC623_REG_SWRESET, 0x0000},  /* SW reset*/
	{CMC623_REG_SWRESET, 0xffff},  /* !SW reset,
					(!note: sleep required after this)*/
	{CMC623_REG_RGBIFEN, 0x0001},  /* enable RGB IF*/
    {0xffff, 0xffff},    
};

static const struct Cmc623RegisterSet cmc623f_init2[] = {
	/* select SFR Bank0 */
	{CMC623_REG_SELBANK, 0x0000},

	/* A stage configuration */
#if defined(CONFIG_TARGET_LOCALE_KOR)	
  // {0x08, 0x006C},  /*added*/
 #else
 //{0x08, 0x0068},  /*added*/
 #endif
	{0x0C, 0x001F},  /*added*/ 
	{0x12, 0x0000},  /*added*/ 
	{0x16, 0x0000},  /*added*/ 
	{0x17, 0x0000},  /*added*/ 
	{0x18, 0x0000},  /*added*/ 
	{0x19, 0x0000},  /*added*/

	{CMC623_REG_DNRHDTROVE, 0x0020},
	{CMC623_REG_DITHEROFF, 0x0000},
	{CMC623_REG_CLKCONT, 0x221A},
	{0x0f, 0x0078},
	/*{CMC623_REG_CLKGATINGOFF, 0x0000},*/
	{0x0b, 0x0184},  /*added*/
	{CMC623_REG_INPUTIFCON, 0x0001},
	{CMC623_REG_HDRTCEOFF, 0x0000},
	{CMC623_REG_I2C, 0x1806},  /*modified*/
	{CMC623_REG_BSTAGE, 0x0607},  /*modified*/
	{CMC623_REG_CABCCTRL, 0x0002},
	{0xB3, 0xFFFF},

	{CMC623_REG_PWMCTRL, 0xC000},


	{CMC623_REG_1280, 0x0500},
	{CMC623_REG_800, 0x0320},

	/* select SFR Bank1 */
	{CMC623_REG_SELBANK, 0x0001},

	/* B stage image size */
	{CMC623_REG_SCALERINPH, 0x0500},
	{CMC623_REG_SCALERINPV, 0x0320},
	{CMC623_REG_SCALEROUTH, 0x0500},
	{CMC623_REG_SCALEROUTV, 0x0320},

	/* EDRAM configuration */
	//{CMC623_REG_EDRBFOUT40, 0x0280},
#if defined(CONFIG_TARGET_LOCALE_KOR)	
 	//{CMC623_REG_EDRAUTOREF, 0x0090},  
 	//{CMC623_REG_EDRACPARAMTIM, 0x3227},  
 #else
	//{CMC623_REG_EDRAUTOREF, 0x008B},  /* modified*/
	//{CMC623_REG_EDRACPARAMTIM, 0x3226},  /*modified*/
#endif

	/* Vsync Calibartion */
	/*{CMC623_REG_CALVAL10, 0x000a},*/

	/* tcon output polarity */
	{CMC623_REG_TCONOUTPOL, 0x0080},

#if defined(CONFIG_TARGET_LOCALE_KOR)
	/* tcon RGB configuration */
	{CMC623_REG_TCONRGB1, 0x0330},	/* modified*/ /* VLW, HLW*/
	{CMC623_REG_TCONRGB2, 0x2102},	/* modified*/ /* VBP, VFP*/   
	{CMC623_REG_TCONRGB3, 0x5810},	/* modified*/ /* HBP, HFP*/

#else // kyNam_110615_
	/* tcon RGB configuration */
	{CMC623_REG_TCONRGB1, 0x0330},	/* modified*/ /* VLW, HLW*/
	{CMC623_REG_TCONRGB2, 0x0b02},	/* modified*/ /* VBP, VFP*/   
	{CMC623_REG_TCONRGB3, 0x4010},	/* modified*/ /* HBP, HFP*/
#endif 
	/* Reg update */
	{CMC623_REG_SELBANK, 0x0000},  /* select BANK0*/
	{CMC623_REG_REGMASK, 0x0000},
	{CMC623_REG_SWRESET, 0x0000},  /* SW reset*/
	{CMC623_REG_SWRESET, 0xffff},  /* !SW reset,
					(!note: sleep required after this)*/
	{CMC623_REG_RGBIFEN, 0x0001},  /* enable RGB IF*/
    {0xffff, 0xffff},    
};



static const struct Cmc623RegisterSet cmc623_bypass[] = {
/*** start of tuning **/
	{0x0000, 0x0000},	/*BANK 0*/
	{0x0001, 0x0020},	/*LABC*/
	{0x002c, 0x0fff},	/*DNR bypass 0x003C*/
	{0x002d, 0x1900},	/*DNR bypass 0x0a08*/
	{0x002e, 0x0000},	/*DNR bypass 0x1010*/
	{0x002f, 0x00ff},	/*DNR bypass 0x0400*/
	{0x003a, 0x0000},	/*HDTR off*/
	{0x00B4, 0x4640},	/*Count PWM*/
	{0x0000, 0x0001},	/*BANK 1*/
	{0x0020, 0x0000},	/*GAMMA bypass*/
	{0x0021, 0x2000},
	{0x0022, 0x2000},
	{0x0023, 0x2000},
	{0x0024, 0x2000},
	{0x0025, 0x2000},
	{0x0026, 0x2000},
	{0x0027, 0x2000},
	{0x0028, 0x2000},
	{0x0029, 0x2000},
	{0x002A, 0x2000},
	{0x002B, 0x2000},
	{0x002C, 0x2000},
	{0x002D, 0x2000},
	{0x002E, 0x2000},
	{0x002F, 0x2000},
	{0x0030, 0x2000},
	{0x0031, 0x2000},
	{0x0032, 0x2000},
	{0x0033, 0x2000},
	{0x0034, 0x2000},
	{0x0035, 0x2000},
	{0x0036, 0x2000},
	{0x0037, 0x2000},
	{0x0038, 0xFF00},
	{0x0020, 0x0001},
	{0x0000, 0x0000},	/*BANK 0*/
	{0x0028, 0x0000},
    {0xffff, 0xffff},    
/*** end of tuning **/
};


static const struct Cmc623RegisterSet standard_video_cabcoff[] = {
    //start P4 standard, video, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0060},	//SCR LABC 
    {0x002c,0x0FFF},	//DNR
    {0x002d,0x1905},	//dirnum,decon7
    {0x002e,0x0507},	//decon5,maskth
    {0x002f,0x0000},	//
    {0x003A,0x000D},	//HDTR DE CS
    {0x003B,0x0000},  //DE SHARPNESS
    {0x003C,0x0000},  //NOISE LEVEL
    {0x003F,0x0110},  //CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    //0x00b4,0x4640,	//Count PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xfff8},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00ff},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x2000},	//Gamma p1va+2
    {0x0022,0x2000},
    {0x0023,0x2000},
    {0x0024,0x2000},
    {0x0025,0x2000},
    {0x0026,0x2000},
    {0x0027,0x2000},
    {0x0028,0x2000},
    {0x0029,0x2000},
    {0x002A,0x2000},
    {0x002B,0x2000},
    {0x002C,0x2000},
    {0x002D,0x1c06},
    {0x002E,0x1c06},
    {0x002F,0x1c06},
    {0x0030,0x1c06},
    {0x0031,0x1c06},
    {0x0032,0x1c06},
    {0x0033,0x1c06},
    {0x0034,0xa315},
    {0x0035,0xa315},
    {0x0036,0xa315},
    {0x0037,0xa315},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet standard_dmb_cabcoff[] = {
    //start P4 standard, dmb, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0060},	//SCR LABC 
    {0x002c,0x0FFF},	//DNR
    {0x002d,0x1907},	//dirnum,decon7
    {0x002e,0x0709},	//decon5,maskth
    {0x002f,0x0000},	//
    {0x003a,0x000D},	//HDTR DE CS
    {0x003B,0x03FF},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x00a0},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    //0x00b4,0x4640	//Count PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xd0ff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xffff},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00ff},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x1500},	//Gamma p1va+2
    {0x0022,0x1500},
    {0x0023,0x1500},
    {0x0024,0x1500},
    {0x0025,0x1500},
    {0x0026,0x1500},
    {0x0027,0x1500},
    {0x0028,0x1500},
    {0x0029,0x1500},
    {0x002A,0x1500},
    {0x002B,0x1500},
    {0x002C,0x1500},
    {0x002D,0xa315},
    {0x002E,0xa315},
    {0x002F,0xa315},
    {0x0030,0xa315},
    {0x0031,0xa315},
    {0x0032,0xa315},
    {0x0033,0xa315},
    {0x0034,0xa315},
    {0x0035,0xa315},
    {0x0036,0xa315},
    {0x0037,0xa315},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet standard_ui_cabcoff[] = {
    //start P4 standard, ui, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0060},	//SCR LABC 
    {0x002c,0x0fff},	//DNR bypass 0x003C
    {0x002d,0x1900},	//DNR bypass 0x0a08
    {0x002e,0x0000},	//DNR bypass 0x1010
    {0x002f,0x0fff},	//DNR bypass 0x0400
    {0x003A,0x0009},	//HDTR CS
    {0x003B,0x0000},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0100},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    //0x00b4,0x4640,	//Count PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xfff8},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00ff},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x1500},	//GAMMA p1va-0.5
    {0x0022,0x1500},
    {0x0023,0x1500},
    {0x0024,0x1500},
    {0x0025,0x1500},
    {0x0026,0x1500},
    {0x0027,0x1500},
    {0x0028,0x1500},
    {0x0029,0x1500},
    {0x002A,0x1500},
    {0x002B,0x1500},
    {0x002C,0x1500},
    {0x002D,0xa315},
    {0x002E,0xa315},
    {0x002F,0xa315},
    {0x0030,0xa315},
    {0x0031,0xa315},
    {0x0032,0xa315},
    {0x0033,0xa315},
    {0x0034,0xa315},
    {0x0035,0xa315},
    {0x0036,0xa315},
    {0x0037,0xa315},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet standard_gallery_cabcoff[] = {
    //start P4 standard, gallery, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0060},	//LABC CABC
    {0x002c,0x0fff},	//DNR bypass
    {0x002d,0x1900},	//DNR bypass
    {0x002e,0x0000},	//DNR bypass
    {0x002f,0x0FFF},	//DNR bypass
    {0x003a,0x000D},	//HDTR DE CS
    {0x003B,0x0030},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0100},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    //0x00b4,0x4640,	//CABC PWM set
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xfff8},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00ff},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x1500},	//GAMMA p1va-0.5
    {0x0022,0x1500},
    {0x0023,0x1500},
    {0x0024,0x1500},
    {0x0025,0x1500},
    {0x0026,0x1500},
    {0x0027,0x1500},
    {0x0028,0x1500},
    {0x0029,0x1500},
    {0x002A,0x1500},
    {0x002B,0x1500},
    {0x002C,0x1500},
    {0x002D,0xa315},
    {0x002E,0xa315},
    {0x002F,0xa315},
    {0x0030,0xa315},
    {0x0031,0xa315},
    {0x0032,0xa315},
    {0x0033,0xa315},
    {0x0034,0xa315},
    {0x0035,0xa315},
    {0x0036,0xa315},
    {0x0037,0xa315},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},
    {0xffff,0xffff},    
    //end
};

static const struct Cmc623RegisterSet movie_video_cabcoff[] = {
    //start P4 movie, video, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0060},	//SCR LABC 
    {0x002c,0x0FFF},	//DNR
    {0x002d,0x1905},	//dirnum,decon7
    {0x002e,0x0507},	//decon5,maskth
    {0x002f,0x0000},	//
    {0x003A,0x0009},	//HDTR CS
    {0x003B,0x0000},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0080},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    //0x00b4,0x4640,	//Count PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xffee},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00e9},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x2000},	//Gamma p1va+2
    {0x0022,0x2000},
    {0x0023,0x2000},
    {0x0024,0x2000},
    {0x0025,0x2000},
    {0x0026,0x2000},
    {0x0027,0x2000},
    {0x0028,0x2000},
    {0x0029,0x2000},
    {0x002A,0x2000},
    {0x002B,0x2000},
    {0x002C,0x2000},
    {0x002D,0x1c06},
    {0x002E,0x1c06},
    {0x002F,0x1c06},
    {0x0030,0x1c06},
    {0x0031,0x1c06},
    {0x0032,0x1c06},
    {0x0033,0x1c06},
    {0x0034,0xa315},
    {0x0035,0xa315},
    {0x0036,0xa315},
    {0x0037,0xa315},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet movie_dmb_cabcoff[] = {
    //start P4 movie, dmb, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0060},	//SCR LABC 
    {0x002c,0x0FFF},	//DNR
    {0x002d,0x1908},	//dirnum,decon7
    {0x002e,0x0804},	//decon5,maskth
    {0x002f,0x0000},	//
    {0x003A,0x0009},	//HDTR CS
    {0x003B,0x0000},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0080},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    //0x00b4,0x4640	//Count PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xffee},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00e9},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x1500},	//Gamma p1va+2
    {0x0022,0x1500},
    {0x0023,0x1500},
    {0x0024,0x1500},
    {0x0025,0x1500},
    {0x0026,0x1500},
    {0x0027,0x1500},
    {0x0028,0x1500},
    {0x0029,0x1500},
    {0x002A,0x1500},
    {0x002B,0x1500},
    {0x002C,0x1500},
    {0x002D,0xa315},
    {0x002E,0xa315},
    {0x002F,0xa315},
    {0x0030,0xa315},
    {0x0031,0xa315},
    {0x0032,0xa315},
    {0x0033,0xa315},
    {0x0034,0xa315},
    {0x0035,0xa315},
    {0x0036,0xa315},
    {0x0037,0xa315},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};
static const struct Cmc623RegisterSet movie_ui_cabcoff[] = {
    //start P4 movie, ui, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0060},	//SCR LABC 
    {0x002c,0x0fff},	//DNR bypass 0x003C
    {0x002d,0x1900},	//DNR bypass 0x0a08
    {0x002e,0x0000},	//DNR bypass 0x1010
    {0x002f,0x0fff},	//DNR bypass 0x0400
    {0x003A,0x0009},	//HDTR CS
    {0x003B,0x0000},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0080},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    //0x00b4,0x4640,	//Count PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xffee},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00e9},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x1500},	//GAMMA p1va-0.5
    {0x0022,0x1500},
    {0x0023,0x1500},
    {0x0024,0x1500},
    {0x0025,0x1500},
    {0x0026,0x1500},
    {0x0027,0x1500},
    {0x0028,0x1500},
    {0x0029,0x1500},
    {0x002A,0x1500},
    {0x002B,0x1500},
    {0x002C,0x1500},
    {0x002D,0xa315},
    {0x002E,0xa315},
    {0x002F,0xa315},
    {0x0030,0xa315},
    {0x0031,0xa315},
    {0x0032,0xa315},
    {0x0033,0xa315},
    {0x0034,0xa315},
    {0x0035,0xa315},
    {0x0036,0xa315},
    {0x0037,0xa315},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};


static const struct Cmc623RegisterSet movie_gallery_cabcoff[] = {
    //start P4 movie, gallery, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0060},	//SCR LABC 
    {0x002c,0x0fff},	//DNR bypass 0x003C
    {0x002d,0x1900},	//DNR bypass 0x0a08
    {0x002e,0x0000},	//DNR bypass 0x1010
    {0x002f,0x0fff},	//DNR bypass 0x0400
    {0x003A,0x0009},	//HDTR CS
    {0x003B,0x0000},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0080},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    //0x00b4,0x4640,	//Count PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xffee},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00e9},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x1500},	//GAMMA p1va-0.5
    {0x0022,0x1500},
    {0x0023,0x1500},
    {0x0024,0x1500},
    {0x0025,0x1500},
    {0x0026,0x1500},
    {0x0027,0x1500},
    {0x0028,0x1500},
    {0x0029,0x1500},
    {0x002A,0x1500},
    {0x002B,0x1500},
    {0x002C,0x1500},
    {0x002D,0xa315},
    {0x002E,0xa315},
    {0x002F,0xa315},
    {0x0030,0xa315},
    {0x0031,0xa315},
    {0x0032,0xa315},
    {0x0033,0xa315},
    {0x0034,0xa315},
    {0x0035,0xa315},
    {0x0036,0xa315},
    {0x0037,0xa315},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};


static const struct Cmc623RegisterSet dynamic_video_cabcoff[] = {
    //start P4 dynamic, video, cabcOff
    {0x0000,0x0000},  //BANK 0
    {0x0001,0x0060},  //SCR LABC 
    {0x002c,0x0FFF},  //DNR
    {0x002d,0x1905},  //dirnum,decon7
    {0x002e,0x0507},  //decon5,maskth
    {0x002f,0x0000},  //
    {0x003A,0x000D},  //HDTR DE CS
    {0x003B,0x03ff},  //DE SHARPNESS
    {0x003C,0x0000},  //NOISE LEVEL
    {0x003F,0x01a0},  //CS GAIN
    {0x0042,0x0000},  //DE TH (MAX DIFF)
    //0x00b4,0x4640,    //Count PWM
    {0x00c8,0x0000},  //kb R  SCR
    {0x00c9,0x0000},  //gc R
    {0x00ca,0xffff},  //rm R
    {0x00cb,0xffff},  //yw R
    {0x00cc,0x0000},  //kb G
    {0x00cd,0xffff},  //gc G
    {0x00ce,0x0000},  //rm G
    {0x00cf,0xfff8},  //yw G
    {0x00d0,0x00ff},  //kb B
    {0x00d1,0x00ff},  //gc B
    {0x00d2,0x00ff},  //rm B
    {0x00d3,0x00ff},  //yw B
    {0x0000,0x0001},  //BANK 1
    {0x0021,0x1a00},  //GAMMA n1d 2517
    {0x0022,0x1a00},
    {0x0023,0x1a00},
    {0x0024,0x1a00},
    {0x0025,0x1a00},
    {0x0026,0x1a00},
    {0x0027,0x1a00},
    {0x0028,0x1a00},
    {0x0029,0x1a00},
    {0x002A,0x1a00},
    {0x002B,0xa40c},
    {0x002C,0xa40c},
    {0x002D,0xa40c},
    {0x002E,0xa40c},
    {0x002F,0xa40c},
    {0x0030,0xa40c},
    {0x0031,0xa40c},
    {0x0032,0xa40c},
    {0x0033,0xa40c},
    {0x0034,0xa40c},
    {0x0035,0xa40c},
    {0x0036,0x1c26},
    {0x0037,0x1652},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},  //BANK 0
    {0x0028,0x0000},  //Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet dynamic_dmb_cabcoff[] = {
    //start P4 dynamic, dmb, cabcOff
    {0x0000,0x0000},  //BANK 0
    {0x0001,0x0060},  //SCR LABC 
    {0x002c,0x0FFF},  //DNR
    {0x002d,0x1908},  //dirnum,decon7
    {0x002e,0x0809},  //decon5,maskth
    {0x002f,0x0000},  //
    {0x003A,0x000D},  //HDTR DE CS
    {0x003B,0x03ff},  //DE SHARPNESS
    {0x003C,0x0000},  //NOISE LEVEL
    {0x003F,0x0130},  //CS GAIN
    {0x0042,0x0000},  //DE TH (MAX DIFF)
    //0x00b4,0x4640 //Count PWM
    {0x00c8,0x0000},  //kb R  SCR
    {0x00c9,0x0000},  //gc R
    {0x00ca,0xffff},  //rm R
    {0x00cb,0xd0ff},  //yw R
    {0x00cc,0x0000},  //kb G
    {0x00cd,0xffff},  //gc G
    {0x00ce,0x0000},  //rm G
    {0x00cf,0xFFff},  //yw G
    {0x00d0,0x00ff},  //kb B
    {0x00d1,0x00ff},  //gc B
    {0x00d2,0x00ff},  //rm B
    {0x00d3,0x00ff},  //yw B
    {0x0000,0x0001},  //BANK 1
    {0x0021,0x1a00},  //GAMMA n1d 2517
    {0x0022,0x1a00},
    {0x0023,0x1a00},
    {0x0024,0x1a00},
    {0x0025,0x1a00},
    {0x0026,0x1a00},
    {0x0027,0x1a00},
    {0x0028,0x1a00},
    {0x0029,0x1a00},
    {0x002A,0x1a00},
    {0x002B,0xa40c},
    {0x002C,0xa40c},
    {0x002D,0xa40c},
    {0x002E,0xa40c},
    {0x002F,0xa40c},
    {0x0030,0xa40c},
    {0x0031,0xa40c},
    {0x0032,0xa40c},
    {0x0033,0xa40c},
    {0x0034,0xa40c},
    {0x0035,0xa40c},
    {0x0036,0x1c26},
    {0x0037,0x1652},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},  //BANK 0
    {0x0028,0x0000},  //Register Mask
    {0xffff,0xffff},
    //end
};
static const struct Cmc623RegisterSet dynamic_ui_cabcoff[] = {
    //start P4 dynamic, ui, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0060},	//SCR LABC 
    {0x002c,0x0fff},	//DNR bypass 0x003C
    {0x002d,0x1900},	//DNR bypass 0x0a08
    {0x002e,0x0000},	//DNR bypass 0x1010
    {0x002f,0x0fff},	//DNR bypass 0x0400
    {0x003A,0x0009},	//HDTR CS
    {0x003B,0x0000},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x01a0},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    //0x00b4,0x4640,	//Count PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xFFf8},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00ff},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x1a00},  //GAMMA n1d 2517
    {0x0022,0x1a00},
    {0x0023,0x1a00},
    {0x0024,0x1a00},
    {0x0025,0x1a00},
    {0x0026,0x1a00},
    {0x0027,0x1a00},
    {0x0028,0x1a00},
    {0x0029,0x1a00},
    {0x002A,0x1a00},
    {0x002B,0xa40c},
    {0x002C,0xa40c},
    {0x002D,0xa40c},
    {0x002E,0xa40c},
    {0x002F,0xa40c},
    {0x0030,0xa40c},
    {0x0031,0xa40c},
    {0x0032,0xa40c},
    {0x0033,0xa40c},
    {0x0034,0xa40c},
    {0x0035,0xa40c},
    {0x0036,0x1c26},
    {0x0037,0x1652},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet dynamic_gallery_cabcoff[] = {
    //start P4 dynamic, gallery, cabcOff
    {0x0000,0x0000},  //BANK 0
    {0x0001,0x0060},  //SCR LABC 
    {0x002c,0x0fff},  //DNR bypass 0x003C
    {0x002d,0x1900},  //DNR bypass 0x0a08
    {0x002e,0x0000},  //DNR bypass 0x1010
    {0x002f,0x0fff},  //DNR bypass 0x0400
    {0x003A,0x000D},  //HDTR DE CS
    {0x003B,0x03ff},  //DE SHARPNESS
    {0x003C,0x0000},  //NOISE LEVEL
    {0x003F,0x01a0},  //CS GAIN
    {0x0042,0x0000},  //DE TH (MAX DIFF)
    //0x00b4,0x4640,    //Count PWM
    {0x00c8,0x0000},  //kb R  SCR
    {0x00c9,0x0000},  //gc R
    {0x00ca,0xffff},  //rm R
    {0x00cb,0xffff},  //yw R
    {0x00cc,0x0000},  //kb G
    {0x00cd,0xffff},  //gc G
    {0x00ce,0x0000},  //rm G
    {0x00cf,0xFFf8},  //yw G
    {0x00d0,0x00ff},  //kb B
    {0x00d1,0x00ff},  //gc B
    {0x00d2,0x00ff},  //rm B
    {0x00d3,0x00ff},  //yw B
    {0x0000,0x0001},  //BANK 1
    {0x0021,0x1a00},  //GAMMA n1d 2517
    {0x0022,0x1a00},
    {0x0023,0x1a00},
    {0x0024,0x1a00},
    {0x0025,0x1a00},
    {0x0026,0x1a00},
    {0x0027,0x1a00},
    {0x0028,0x1a00},
    {0x0029,0x1a00},
    {0x002A,0x1a00},
    {0x002B,0xa40c},
    {0x002C,0xa40c},
    {0x002D,0xa40c},
    {0x002E,0xa40c},
    {0x002F,0xa40c},
    {0x0030,0xa40c},
    {0x0031,0xa40c},
    {0x0032,0xa40c},
    {0x0033,0xa40c},
    {0x0034,0xa40c},
    {0x0035,0xa40c},
    {0x0036,0x1c26},
    {0x0037,0x1652},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},  //BANK 0
    {0x0028,0x0000},  //Register Mask
    {0xffff,0xffff},
    //end
};



static const struct Cmc623RegisterSet standard_video_cabcon[] = {
    //start P4 standard, video, cabcOn
    {0x0000,0x0000},  //BANK 0
    {0x0001,0x0070},  //SCR LABC CABC 
    {0x002c,0x0FFF},  //DNR
    {0x002d,0x1905},  //dirnum,decon7
    {0x002e,0x0507},  //decon5,maskth
    {0x002f,0x0000},  //
    {0x003A,0x000D},  //HDTR DE CS
    {0x003B,0x0000},  //DE SHARPNESS
    {0x003C,0x0000},  //NOISE LEVEL
    {0x003F,0x0110},  //CS GAIN
    {0x0042,0x0000},  //DE TH (MAX DIFF)
    {0x0072,0x0000},  //CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,    //PowerLUT 3C50
    //0x0077,0x3442,    //PowerLUT 2D64
    //0x0078,0x3835,    //PowerLUT 3C32
    //0x0079,0x302d,    //PowerLUT 1E00
    //0x007a,0x3500,    //PowerLUT 3200
    {0x007C,0x0002},  //Dynamic LCD
    {0x00b4,0x5640},  //CABC PWM
    {0x00c8,0x0000},  //kb R  SCR
    {0x00c9,0x0000},  //gc R
    {0x00ca,0xffff},  //rm R
    {0x00cb,0xffff},  //yw R
    {0x00cc,0x0000},  //kb G
    {0x00cd,0xffff},  //gc G
    {0x00ce,0x0000},  //rm G
    {0x00cf,0xfff5},  //yw G
    {0x00d0,0x00ff},  //kb B
    {0x00d1,0x00ff},  //gc B
    {0x00d2,0x00ff},  //rm B
    {0x00d3,0x00ff},  //yw B
    {0x0000,0x0001},  //BANK 1
    {0x0021,0x2600},  //GAMMA p5_svc 2013
    {0x0022,0x2600},
    {0x0023,0x2600},
    {0x0024,0x2401},
    {0x0025,0x2401},
    {0x0026,0x2401},
    {0x0027,0x2401},
    {0x0028,0x2401},
    {0x0029,0x2401},
    {0x002A,0x2401},
    {0x002B,0x2401},
    {0x002C,0x2401},
    {0x002D,0x2401},
    {0x002E,0x2401},
    {0x002F,0x2401},
    {0x0030,0x2401},
    {0x0031,0x2401},
    {0x0032,0x2401},
    {0x0033,0x2401},
    {0x0034,0x2401},
    {0x0035,0x2016},
    {0x0036,0x1654},
    {0x0037,0x1179},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},  //BANK 0
    {0x0028,0x0000},  //Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet standard_dmb_cabcon[] = {
    //start P4 standard, video, cabcOn
    {0x0000,0x0000},  //BANK 0
    {0x0001,0x0070},  //SCR LABC CABC 
    {0x002c,0x0FFF},  //DNR
    {0x002d,0x1907},  //dirnum,decon7
    {0x002e,0x0709},  //decon5,maskth
    {0x002f,0x0000},  //
    {0x003A,0x000D},  //HDTR DE CS
    {0x003B,0x0030},  //DE SHARPNESS
    {0x003C,0x0000},  //NOISE LEVEL
    {0x003F,0x00a0},  //CS GAIN
    {0x0042,0x0000},  //DE TH (MAX DIFF)
    {0x0072,0x0000},  //CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,    //PowerLUT 3C50
    //0x0077,0x3442,    //PowerLUT 2D64
    //0x0078,0x3835,    //PowerLUT 3C32
    //0x0079,0x302d,    //PowerLUT 1E00
    //0x007a,0x3500,    //PowerLUT 3200
    {0x007C,0x0002},  //Dynamic LCD
    {0x00b4,0x5640},  //CABC PWM
    {0x00c8,0x0000},  //kb R  SCR
    {0x00c9,0x0000},  //gc R
    {0x00ca,0xffff},  //rm R
    {0x00cb,0xd0ff},  //yw R
    {0x00cc,0x0000},  //kb G
    {0x00cd,0xffff},  //gc G
    {0x00ce,0x0000},  //rm G
    {0x00cf,0xffff},  //yw G
    {0x00d0,0x00ff},  //kb B
    {0x00d1,0x00ff},  //gc B
    {0x00d2,0x00ff},  //rm B
    {0x00d3,0x00ff},  //yw B
    {0x0000,0x0001},  //BANK 1
    {0x0021,0x3f00},  //GAMMA p5_svc 2013
    {0x0022,0x2003},
    {0x0023,0x2003},
    {0x0024,0x2003},
    {0x0025,0x2003},
    {0x0026,0x2003},
    {0x0027,0x2003},
    {0x0028,0x2003},
    {0x0029,0x2003},
    {0x002A,0x2003},
    {0x002B,0x2003},
    {0x002C,0x2003},
    {0x002D,0x2003},
    {0x002E,0x2003},
    {0x002F,0x2003},
    {0x0030,0x2003},
    {0x0031,0x2003},
    {0x0032,0x2003},
    {0x0033,0x2100},
    {0x0034,0xa40c},
    {0x0035,0xa40c},
    {0x0036,0x1c26},
    {0x0037,0x1652},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},  //BANK 0
    {0x0028,0x0000},  //Register Mask
    {0xffff,0xffff},
    //end
};
static const struct Cmc623RegisterSet standard_ui_cabcon[] = {
    //start P4 standard, ui, cabcOn
    {0x0000,0x0000},  //BANK 0
    {0x0001,0x0070},  //SCR LABC CABC 
    {0x002c,0x0fff},  //DNR bypass 0x003C
    {0x002d,0x1900},  //DNR bypass 0x0a08
    {0x002e,0x0000},  //DNR bypass 0x1010
    {0x002f,0x0fff},  //DNR bypass 0x0400
    {0x003A,0x0009},  //HDTR CS
    {0x003B,0x03ff},  //DE SHARPNESS
    {0x003C,0x0000},  //NOISE LEVEL
    {0x003F,0x0100},  //CS GAIN
    {0x0042,0x0000},  //DE TH (MAX DIFF)
    {0x0072,0x0000},  //CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,    //PowerLUT 3C50
    //0x0077,0x3442,    //PowerLUT 2D64
    //0x0078,0x3835,    //PowerLUT 3C32
    //0x0079,0x302d,    //PowerLUT 1E00
    //0x007a,0x3500,    //PowerLUT 3200
    {0x007C,0x0002},  //Dynamic LCD
    {0x00b4,0x5640},  //CABC PWM
    {0x00c8,0x0000},  //kb R  SCR
    {0x00c9,0x0000},  //gc R
    {0x00ca,0xffff},  //rm R
    {0x00cb,0xffff},  //yw R
    {0x00cc,0x0000},  //kb G
    {0x00cd,0xffff},  //gc G
    {0x00ce,0x0000},  //rm G
    {0x00cf,0xfff5},  //yw G
    {0x00d0,0x00ff},  //kb B
    {0x00d1,0x00ff},  //gc B
    {0x00d2,0x00ff},  //rm B
    {0x00d3,0x00ff},  //yw B
    {0x0000,0x0001},  //BANK 1
    {0x0021,0x3f00}, //GAMMA n1sc, 2217
    {0x0022,0x2003},
    {0x0023,0x2003},
    {0x0024,0x2003},
    {0x0025,0x2003},
    {0x0026,0x2003},
    {0x0027,0x2003},
    {0x0028,0x2003},
    {0x0029,0x2003},
    {0x002A,0x2003},
    {0x002B,0x2003},
    {0x002C,0x2003},
    {0x002D,0x2003},
    {0x002E,0x2003},
    {0x002F,0x2003},
    {0x0030,0x2003},
    {0x0031,0x2003},
    {0x0032,0x2003},
    {0x0033,0x2100},
    {0x0034,0xa40c},
    {0x0035,0xa40c},
    {0x0036,0x1c26},
    {0x0037,0x1652},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},  //BANK 0
    {0x0028,0x0000},  //Register Mask
    {0xffff,0xffff},
    //end
};


static const struct Cmc623RegisterSet standard_gallery_cabcon[] = {
    //start P4 standard, gallery, cabcOn
    {0x0000,0x0000},  //BANK 0
    {0x0001,0x0070},  //SCR LABC CABC 
    {0x002c,0x0fff},  //DNR bypass 0x003C
    {0x002d,0x1900},  //DNR bypass 0x0a08
    {0x002e,0x0000},  //DNR bypass 0x1010
    {0x002f,0x0fff},  //DNR bypass 0x0400
    {0x003A,0x000D},  //HDTR DE CS
    {0x003B,0x0030},  //DE SHARPNESS
    {0x003C,0x0000},  //NOISE LEVEL
    {0x003F,0x0100},  //CS GAIN
    {0x0042,0x0000},  //DE TH (MAX DIFF)
    {0x0072,0x0000},  //CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,    //PowerLUT 3C50
    //0x0077,0x3442,    //PowerLUT 2D64
    //0x0078,0x3835,    //PowerLUT 3C32
    //0x0079,0x302d,    //PowerLUT 1E00
    //0x007a,0x3500,    //PowerLUT 3200
    {0x007C,0x0002},  //Dynamic LCD
    {0x00b4,0x5640},  //CABC PWM
    {0x00c8,0x0000},  //kb R  SCR
    {0x00c9,0x0000},  //gc R
    {0x00ca,0xffff},  //rm R
    {0x00cb,0xffff},  //yw R
    {0x00cc,0x0000},  //kb G
    {0x00cd,0xffff},  //gc G
    {0x00ce,0x0000},  //rm G
    {0x00cf,0xfff5},  //yw G
    {0x00d0,0x00ff},  //kb B
    {0x00d1,0x00ff},  //gc B
    {0x00d2,0x00ff},  //rm B
    {0x00d3,0x00ff},  //yw B
    {0x0000,0x0001},  //BANK 1
    {0x0021,0x3f00},  //GAMMA n1sc, 2217
    {0x0022,0x2003},
    {0x0023,0x2003},
    {0x0024,0x2003},
    {0x0025,0x2003},
    {0x0026,0x2003},
    {0x0027,0x2003},
    {0x0028,0x2003},
    {0x0029,0x2003},
    {0x002A,0x2003},
    {0x002B,0x2003},
    {0x002C,0x2003},
    {0x002D,0x2003},
    {0x002E,0x2003},
    {0x002F,0x2003},
    {0x0030,0x2003},
    {0x0031,0x2003},
    {0x0032,0x2003},
    {0x0033,0x2100},
    {0x0034,0xa40c},
    {0x0035,0xa40c},
    {0x0036,0x1c26},
    {0x0037,0x1652},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},  //BANK 0
    {0x0028,0x0000},  //Register Mask
    {0xffff,0xffff},
    //end

};

static const struct Cmc623RegisterSet movie_video_cabcon[] = {
    //start P4 movie, video, cabcOn
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0070},	//SCR LABC CABC 
    {0x002c,0x0FFF},	//DNR
    {0x002d,0x1905},	//dirnum,decon7
    {0x002e,0x0507},	//decon5,maskth
    {0x002f,0x0000},	//
    {0x003A,0x0009},	//HDTR CS
    {0x003B,0x0000},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0080},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    {0x0072,0x0000},	//CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,	//PowerLUT 3C50
    //0x0077,0x3442,	//PowerLUT 2D64
    //0x0078,0x3835,	//PowerLUT 3C32
    //0x0079,0x302d,	//PowerLUT 1E00
    //0x007a,0x3500,	//PowerLUT 3200
    {0x007C,0x0002},	//Dynamic LCD
    {0x00b4,0x5640},	//CABC PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xffee},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00e9},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x6800},	//GAMMA p5_mvc 20
    {0x0022,0x2007},
    {0x0023,0x2007},
    {0x0024,0x2007},
    {0x0025,0x2007},
    {0x0026,0x2007},
    {0x0027,0x2007},
    {0x0028,0x2007},
    {0x0029,0x2007},
    {0x002A,0x2007},
    {0x002B,0x2007},
    {0x002C,0x2007},
    {0x002D,0x2007},
    {0x002E,0x2007},
    {0x002F,0x2007},
    {0x0030,0x2007},
    {0x0031,0x2007},
    {0x0032,0x2007},
    {0x0033,0x2007},
    {0x0034,0x2007},
    {0x0035,0x2007},
    {0x0036,0x2007},
    {0x0037,0x1a33},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end    
};

static const struct Cmc623RegisterSet movie_dmb_cabcon[] = {
    //start P4 movie, dmb, cabcOn
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0070},	//SCR LABC CABC 
    {0x002c,0x0FFF},	//DNR
    {0x002d,0x1908},	//dirnum,decon7
    {0x002e,0x0804},	//decon5,maskth
    {0x002f,0x0000},	//
    {0x003A,0x0009},	//HDTR CS
    {0x003B,0x0000},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0080},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    {0x0072,0x0000},	//CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,	//PowerLUT 3C50
    //0x0077,0x3442,	//PowerLUT 2D64
    //0x0078,0x3835,	//PowerLUT 3C32
    //0x0079,0x302d,	//PowerLUT 1E00
    //0x007a,0x3500,	//PowerLUT 3200
    {0x007C,0x0002},	//Dynamic LCD
    {0x00b4,0x5640},	//CABC PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xffee},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00e9},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x3f00},	//GAMMA p5_mvc 20
    {0x0022,0x2003},
    {0x0023,0x2003},
    {0x0024,0x2003},
    {0x0025,0x2003},
    {0x0026,0x2003},
    {0x0027,0x2003},
    {0x0028,0x2003},
    {0x0029,0x2003},
    {0x002A,0x2003},
    {0x002B,0x2003},
    {0x002C,0x2003},
    {0x002D,0x2003},
    {0x002E,0x2003},
    {0x002F,0x2003},
    {0x0030,0x2003},
    {0x0031,0x2003},
    {0x0032,0x2003},
    {0x0033,0x2003},
    {0x0034,0x2003},
    {0x0035,0x2003},
    {0x0036,0x2003},
    {0x0037,0x2003},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end    
};
static const struct Cmc623RegisterSet movie_ui_cabcon[] = {
    //start P4 movie, ui, cabcOn
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0070},	//SCR LABC CABC 
    {0x002c,0x0fff},	//DNR bypass 0x003C
    {0x002d,0x1900},	//DNR bypass 0x0a08
    {0x002e,0x0000},	//DNR bypass 0x1010
    {0x002f,0x0fff},	//DNR bypass 0x0400
    {0x003A,0x0009},	//HDTR CS
    {0x003B,0x0000},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0080},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    {0x0072,0x0000},	//CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,	//PowerLUT 3C50
    //0x0077,0x3442,	//PowerLUT 2D64
    //0x0078,0x3835,	//PowerLUT 3C32
    //0x0079,0x302d,	//PowerLUT 1E00
    //0x007a,0x3500,	//PowerLUT 3200
    {0x007C,0x0002},	//Dynamic LCD
    {0x00b4,0x5640},	//CABC PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xffee},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00e9},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x3f00},	//GAMMA p5_mc 22
    {0x0022,0x2003},
    {0x0023,0x2003},
    {0x0024,0x2003},
    {0x0025,0x2003},
    {0x0026,0x2003},
    {0x0027,0x2003},
    {0x0028,0x2003},
    {0x0029,0x2003},
    {0x002A,0x2003},
    {0x002B,0x2003},
    {0x002C,0x2003},
    {0x002D,0x2003},
    {0x002E,0x2003},
    {0x002F,0x2003},
    {0x0030,0x2003},
    {0x0031,0x2003},
    {0x0032,0x2003},
    {0x0033,0x2003},
    {0x0034,0x2003},
    {0x0035,0x2003},
    {0x0036,0x2003},
    {0x0037,0x2003},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};


static const struct Cmc623RegisterSet movie_gallery_cabcon[] = {
    //start P4 movie, gallery, cabcOn
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0070},	//SCR LABC CABC 
    {0x002c,0x0fff},	//DNR bypass 0x003C
    {0x002d,0x1900},	//DNR bypass 0x0a08
    {0x002e,0x0000},	//DNR bypass 0x1010
    {0x002f,0x0fff},	//DNR bypass 0x0400
    {0x003A,0x0009},	//HDTR CS
    {0x003B,0x0000},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0080},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    {0x0072,0x0000},	//CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,	//PowerLUT 3C50
    //0x0077,0x3442,	//PowerLUT 2D64
    //0x0078,0x3835,	//PowerLUT 3C32
    //0x0079,0x302d,	//PowerLUT 1E00
    //0x007a,0x3500,	//PowerLUT 3200
    {0x007C,0x0002},	//Dynamic LCD
    {0x00b4,0x5640},	//CABC PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xffee},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00e9},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x3f00},	//GAMMA p5_mc 22 
    {0x0022,0x2003},
    {0x0023,0x2003},
    {0x0024,0x2003},
    {0x0025,0x2003},
    {0x0026,0x2003},
    {0x0027,0x2003},
    {0x0028,0x2003},
    {0x0029,0x2003},
    {0x002A,0x2003},
    {0x002B,0x2003},
    {0x002C,0x2003},
    {0x002D,0x2003},
    {0x002E,0x2003},
    {0x002F,0x2003},
    {0x0030,0x2003},
    {0x0031,0x2003},
    {0x0032,0x2003},
    {0x0033,0x2003},
    {0x0034,0x2003},
    {0x0035,0x2003},
    {0x0036,0x2003},
    {0x0037,0x2003},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};



static const struct Cmc623RegisterSet dynamic_video_cabcon[] = {
    //start P4 dynamic, video, cabcOn
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0070},	//SCR LABC CABC 
    {0x002c,0x0FFF},	//DNR
    {0x002d,0x1905},	//dirnum,decon7
    {0x002e,0x0507},	//decon5,maskth
    {0x002f,0x0000},	//
    {0x003A,0x000D},	//HDTR DE CS
    {0x003B,0x03ff},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x01a0},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    {0x0072,0x0000},	//CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,	//PowerLUT 3C50
    //0x0077,0x3442,	//PowerLUT 2D64
    //0x0078,0x3835,	//PowerLUT 3C32
    //0x0079,0x302d,	//PowerLUT 1E00
    //0x007a,0x3500,	//PowerLUT 3200
    {0x007C,0x0002},	//Dynamic LCD
    {0x00b4,0x5640},	//CABC PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xfff5},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00ff},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x2600},	//GAMMA p5_dvc 2011
    {0x0022,0x2600},
    {0x0023,0x2600},
    {0x0024,0x2600},
    {0x0025,0x2501},
    {0x0026,0x2501},
    {0x0027,0x2501},
    {0x0028,0x2501},
    {0x0029,0x2501},
    {0x002A,0x2501},
    {0x002B,0x2501},
    {0x002C,0x2501},
    {0x002D,0x2501},
    {0x002E,0x2501},
    {0x002F,0x2501},
    {0x0030,0x2501},
    {0x0031,0x2501},
    {0x0032,0x2501},
    {0x0033,0x2501},
    {0x0034,0x2501},
    {0x0035,0x1f20},
    {0x0036,0x136b},
    {0x0037,0x1081},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end    
};

static const struct Cmc623RegisterSet dynamic_dmb_cabcon[] = {
    //start P4 dynamic, dmb, cabcOn
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0070},	//SCR LABC CABC 
    {0x002c,0x0FFF},	//DNR
    {0x002d,0x1908},	//dirnum,decon7
    {0x002e,0x0808},	//decon5,maskth
    {0x002f,0x0000},	//
    {0x003A,0x000D},	//HDTR DE CS
    {0x003B,0x03ff},	//DE SHARPNESS
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0130},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    {0x0072,0x0000},	//CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,	//PowerLUT 3C50
    //0x0077,0x3442,	//PowerLUT 2D64
    //0x0078,0x3835,	//PowerLUT 3C32
    //0x0079,0x302d,	//PowerLUT 1E00
    //0x007a,0x3500,	//PowerLUT 3200
    {0x007C,0x0002},	//Dynamic LCD
    {0x00b4,0x5640},	//CABC PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xd0ff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xffff},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00ff},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x1a00},	//GAMMA p5_dvc 2011
    {0x0022,0x1a00},
    {0x0023,0x1a00},
    {0x0024,0x1a00},
    {0x0025,0x1a00},
    {0x0026,0xa407},
    {0x0027,0xa407},
    {0x0028,0xa407},
    {0x0029,0xa407},
    {0x002A,0xa407},
    {0x002B,0xa407},
    {0x002C,0xa407},
    {0x002D,0xa407},
    {0x002E,0xa407},
    {0x002F,0xa407},
    {0x0030,0xa407},
    {0x0031,0xa407},
    {0x0032,0xa407},
    {0x0033,0xa407},
    {0x0034,0xa407},
    {0x0035,0xa407},
    {0x0036,0x1844},
    {0x0037,0x1461},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end    
};

static const struct Cmc623RegisterSet dynamic_ui_cabcon[] = {
    //start P4 dynamic, ui, cabcOn
    {0x0000,0x0000},  //BANK 0
    {0x0001,0x0070},  //SCR LABC CABC 
    {0x002c,0x0fff},  //DNR bypass 0x003C
    {0x002d,0x1900},  //DNR bypass 0x0a08
    {0x002e,0x0000},  //DNR bypass 0x1010
    {0x002f,0x0fff},  //DNR bypass 0x0400
    {0x003A,0x0009},  //HDTR CS
    {0x003B,0x0000},  //DE SHARPNESS
    {0x003C,0x0000},  //NOISE LEVEL
    {0x003F,0x01a0},  //CS GAIN
    {0x0042,0x0000},  //DE TH (MAX DIFF)
    {0x0072,0x0000},  //CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,    //PowerLUT 3C50
    //0x0077,0x3442,    //PowerLUT 2D64
    //0x0078,0x3835,    //PowerLUT 3C32
    //0x0079,0x302d,    //PowerLUT 1E00
    //0x007a,0x3500,    //PowerLUT 3200
    {0x007C,0x0002},  //Dynamic LCD
    {0x00b4,0x5640},  //CABC PWM
    {0x00c8,0x0000},  //kb R  SCR
    {0x00c9,0x0000},  //gc R
    {0x00ca,0xffff},  //rm R
    {0x00cb,0xffff},  //yw R
    {0x00cc,0x0000},  //kb G
    {0x00cd,0xffff},  //gc G
    {0x00ce,0x0000},  //rm G
    {0x00cf,0xe0f5},  //yw G
    {0x00d0,0x00ff},  //kb B
    {0x00d1,0x00ff},  //gc B
    {0x00d2,0x00ff},  //rm B
    {0x00d3,0x00ff},  //yw B
    {0x0000,0x0001},  //BANK 1
    {0x0021,0x1a00},  //GAMMA n1dc, 2215
    {0x0022,0x1a00},
    {0x0023,0x1a00},
    {0x0024,0x1a00},
    {0x0025,0x1a00},
    {0x0026,0xa407},
    {0x0027,0xa407},
    {0x0028,0xa407},
    {0x0029,0xa407},
    {0x002A,0xa407},
    {0x002B,0xa407},
    {0x002C,0xa407},
    {0x002D,0xa407},
    {0x002E,0xa407},
    {0x002F,0xa407},
    {0x0030,0xa407},
    {0x0031,0xa407},
    {0x0032,0xa407},
    {0x0033,0xa407},
    {0x0034,0xa407},
    {0x0035,0xa407},
    {0x0036,0x1844},
    {0x0037,0x1461},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},  //BANK 0
    {0x0028,0x0000},  //Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet dynamic_gallery_cabcon[] = {
    //start P4 dynamic, gallery, cabcOn
    {0x0000,0x0000},  //BANK 0
    {0x0001,0x0070},  //SCR LABC CABC 
    {0x002c,0x0fff},  //DNR bypass 0x003C
    {0x002d,0x1900},  //DNR bypass 0x0a08
    {0x002e,0x0000},  //DNR bypass 0x1010
    {0x002f,0x0fff},  //DNR bypass 0x0400
    {0x003A,0x000D},  //HDTR DE CS
    {0x003B,0x03ff},  //DE SHARPNESS
    {0x003C,0x0000},  //NOISE LEVEL
    {0x003F,0x01a0},  //CS GAIN
    {0x0042,0x0000},  //DE TH (MAX DIFF)
    {0x0072,0x0000},  //CABC Dgain
    {0x0073,0x0000},
    {0x0074,0x0000},
    {0x0075,0x0000},
    //0x0076,0x383d,    //PowerLUT 3C50
    //0x0077,0x3442,    //PowerLUT 2D64
    //0x0078,0x3835,    //PowerLUT 3C32
    //0x0079,0x302d,    //PowerLUT 1E00
    //0x007a,0x3500,    //PowerLUT 3200
    {0x007C,0x0002},  //Dynamic LCD
    {0x00b4,0x5640},  //CABC PWM
    {0x00c8,0x0000},  //kb R  SCR
    {0x00c9,0x0000},  //gc R
    {0x00ca,0xffff},  //rm R
    {0x00cb,0xffff},  //yw R
    {0x00cc,0x0000},  //kb G
    {0x00cd,0xffff},  //gc G
    {0x00ce,0x0000},  //rm G
    {0x00cf,0xfff5},  //yw G
    {0x00d0,0x00ff},  //kb B
    {0x00d1,0x00ff},  //gc B
    {0x00d2,0x00ff},  //rm B
    {0x00d3,0x00ff},  //yw B
    {0x0000,0x0001},  //BANK 1
    {0x0021,0x1a00},  //GAMMA n1dc, 2215
    {0x0022,0x1a00},
    {0x0023,0x1a00},
    {0x0024,0x1a00},
    {0x0025,0x1a00},
    {0x0026,0xa407},
    {0x0027,0xa407},
    {0x0028,0xa407},
    {0x0029,0xa407},
    {0x002A,0xa407},
    {0x002B,0xa407},
    {0x002C,0xa407},
    {0x002D,0xa407},
    {0x002E,0xa407},
    {0x002F,0xa407},
    {0x0030,0xa407},
    {0x0031,0xa407},
    {0x0032,0xa407},
    {0x0033,0xa407},
    {0x0034,0xa407},
    {0x0035,0xa407},
    {0x0036,0x1844},
    {0x0037,0x1461},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},  //BANK 0
    {0x0028,0x0000},  //Register Mask
    {0xffff,0xffff},
    //end
};


static const struct Cmc623RegisterSet camera[] = {
    //start P4 camera
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0060},	//SCR LABC 
    {0x002c,0x0fff},	//DNR bypass 0x003C
    {0x002d,0x1900},	//DNR bypass 0x0a08
    {0x002e,0x0000},	//DNR bypass 0x1010
    {0x002f,0x0fff},	//DNR bypass 0x0400
    {0x003A,0x0009},	//HDTR DE CS
    {0x003B,0x0000},	//DE SHARPNESS 
    {0x003C,0x0000},	//NOISE LEVEL
    {0x003F,0x0080},	//CS GAIN
    {0x0042,0x0000},	//DE TH (MAX DIFF)
    //0x00b4,0x4640,	//Count PWM
    {0x00c8,0x0000},	//kb R	SCR
    {0x00c9,0x0000},	//gc R
    {0x00ca,0xffff},	//rm R
    {0x00cb,0xffff},	//yw R
    {0x00cc,0x0000},	//kb G
    {0x00cd,0xffff},	//gc G
    {0x00ce,0x0000},	//rm G
    {0x00cf,0xFFf8},	//yw G
    {0x00d0,0x00ff},	//kb B
    {0x00d1,0x00ff},	//gc B
    {0x00d2,0x00ff},	//rm B
    {0x00d3,0x00ff},	//yw B
    {0x0000,0x0001},	//BANK 1
    {0x0021,0x2000},	//GAMMA 2.2
    {0x0022,0x2000},
    {0x0023,0x2000},
    {0x0024,0x2000},
    {0x0025,0x2000},
    {0x0026,0x2000},
    {0x0027,0x2000},
    {0x0028,0x2000},
    {0x0029,0x2000},
    {0x002A,0x2000},
    {0x002B,0x2000},
    {0x002C,0x2000},
    {0x002D,0x2000},
    {0x002E,0x2000},
    {0x002F,0x2000},
    {0x0030,0x2000},
    {0x0031,0x2000},
    {0x0032,0x2000},
    {0x0033,0x2000},
    {0x0034,0x2000},
    {0x0035,0x2000},
    {0x0036,0x2000},
    {0x0037,0x2000},
    {0x0038,0xFF00},
    {0x0020,0x0001},
    {0x0000,0x0000},	//BANK 0
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};




static const struct Cmc623RegisterSet cold_ove_cabcoff[] = {
    //start P4 cold, ove, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0066},	//SCR LABC MCM OVE
    {0x0054,0x6050},	//OVE Lightness Chroma
    {0x005b,0x0064},	//MCM 10000K
    {0x0063,0x8a00},	//cb
    {0x0065,0x0073},	//cr
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet cold_cabcoff[] = {
    //start P4 cold, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0064},	//SCR LABC MCM
    {0x005b,0x0064},	//MCM 10000K
    {0x0063,0x8a00},	//cb
    {0x0065,0x0073},	//cr
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet warm_ove_cabcoff[] = {
    //start P4 warm, ove, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0066},	//SCR LABC MCM OVE
    {0x0054,0x6050},	//OVE Lightness Chroma
    {0x005b,0x0028},	//MCM 4000K
    {0x0061,0x7600},	//cb
    {0x0063,0x008d},	//cr
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet warm_cabcoff[] = {
    //start P4 warm, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0064},	//SCR LABC MCM
    {0x005b,0x0028},	//MCM 4000K
    {0x0061,0x7600},	//cb
    {0x0063,0x008d},	//cr
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet ove_cabcoff[] = {
    //start P4 ove, cabcOff
    {0x0000,0x0000},	//BANK 0
    {0x0001,0x0062},	//SCR LABC OVE
    {0x0054,0x6050},	//OVE Lightness Chroma
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};

static const struct Cmc623RegisterSet ove_cabcon[] = {
    //start P4 ove, cabcOn
    {0x0000,0x0000},	//BANK 0 
    {0x0001,0x0072},	//SCR LABC OVE CABC
    {0x0054,0x6050},	//OVE Lightness Chroma
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end    
};


static const struct Cmc623RegisterSet cold_ove_cabcon[] = {
    //start P4 cold, ove, cabcOn
    {0x0000,0x0000},	//BANK 0 
    {0x0001,0x0076},	//SCR LABC MCM OVE CABC
    {0x0054,0x6050},	//OVE Lightness Chroma
    {0x005b,0x0064},	//MCM 10000K
    {0x0063,0x8a00},	//cb
    {0x0065,0x0073},	//cr
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};


static const struct Cmc623RegisterSet cold_cabcon[] = {
    //start P4 cold, cabcOn
    {0x0000,0x0000},	//BANK 0 
    {0x0001,0x0074},	//SCR LABC MCM CABC
    {0x005b,0x0064},	//MCM 10000K
    {0x0063,0x8a00},	//cb
    {0x0065,0x0073},	//cr
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end    
};

static const struct Cmc623RegisterSet warm_ove_cabcon[] = {
    //start P4 warm, ove, cabcOn
    {0x0000,0x0000},	//BANK 0 
    {0x0001,0x0076},	//SCR LABC MCM OVE CABC
    {0x0054,0x6050},	//OVE Lightness Chroma
    {0x005b,0x0028},	//MCM 4000K
    {0x0061,0x7600},	//cb
    {0x0063,0x008d},	//cr
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};


static const struct Cmc623RegisterSet warm_cabcon[] = {
    //start P4 warm, cabcOn
    {0x0000,0x0000},	//BANK 0 
    {0x0001,0x0074},	//SCR LABC MCM CABC
    {0x005b,0x0028},	//MCM 4000K
    {0x0061,0x7600},	//cb
    {0x0063,0x008d},	//cr
    {0x0028,0x0000},	//Register Mask
    {0xffff,0xffff},
    //end
};
#endif

