# Makefile for 'school' executable

CC=gcc

SRC=main.c school.c

OBJ=$(SRC:.c=.o)

NAME=school

# Rule to build the executable
all: $(NAME)

# Rule to build the executable only if source files are updated
$(NAME): $(OBJ)
	$(CC) $^ -o $@

# Rule to compile individual source files to object files
%.o: %.c
	$(CC) -c $< -o $@

# Clean rule to remove generated files
clean:
	rm -f $(OBJ) $(NAME)
