{
  "Top": "topHW",
  "RtlTop": "topHW",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "resource writePix {{variable positionBooleanTextRequiredglPLSlices} {core RAM_T2P_BRAM}} {}",
      "pipeline writePix {} {}",
      "dependence writePix {{variable glPLSlices} {inter positionBoolean0type} {RAW positionBoolean0direction} {false positionBoolean0dependent}} {}",
      "unroll readPixFromCol\/readWiderBitsLoop {} {}",
      "unroll writePixToCol\/writeWiderBitsLoop {} {}",
      "inline readPixFromCol {} {}",
      "inline writePixToCol {} {}",
      "inline writePix {} {}",
      "array_partition readBlockCols {{partition positionBooleanCmd} {variable positionBooleanTextRequiredrefCol} {complete positionBoolean0type} {dim 0}} {}",
      "inline readPix {{off positionBoolean1}} {}",
      "inline readBlockCols {} {}",
      "unroll readPixFromTwoCols\/readTwoColsWiderBitsLoop {} {}",
      "inline readPixFromTwoCols {} {}",
      "array_partition writePix {{partition positionBooleanCmd} {variable positionBooleanTextRequiredglPLSlices} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition readBlockCols {{partition positionBooleanCmd} {variable positionBooleanTextRequiredtagCol} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition topHW {{partition positionBooleanCmd} {variable positionBooleanTextRequiredrefCol} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition topHW {{partition positionBooleanCmd} {variable positionBooleanTextRequiredtagCol} {complete positionBoolean0type} {dim 0}} {}",
      "pipeline parseEvents\/loop_1 {} {}",
      "interface parseEvents {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireddata}} {}",
      "interface parseEvents {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredeventSlice}} {}",
      "loop_tripcount parseEvents\/loop_1 {{tripcount positionBooleanCmd} {min 1} {max 10000}} {}",
      "pipeline readBlockCols {} {}",
      "inline topHW {} {}",
      "pipeline topHW\/readBlockLoop {} {}",
      "inline sadSum {{off positionBoolean1}} {}",
      "unroll sadSum\/calOFLoop2 {{factor 1}} {}",
      "inline sad {{off positionBoolean1}} {}",
      "pipeline sad {} {}",
      "inline colSADSum {} {}",
      "pipeline colSADSum {} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt1Col} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredretVal} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt2Col} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput1} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition colSADSum\/colSADSumLoop {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput2} {complete positionBoolean0type} {dim 0}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredsumBlock} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt1Block} {complete positionBoolean0type} {dim 1}} {}",
      "array_reshape blockSADSum {{reshape positionBooleanCmd} {variable positionBooleanTextRequiredt2Block} {complete positionBoolean0type} {dim 1}} {}",
      "pipeline blockSADSum {} {}",
      "interface blockSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredt1Block}} {}",
      "interface blockSADSum {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredt2Block}} {}",
      "inline min {{off positionBoolean1}} {}",
      "pipeline min {} {}",
      "pipeline miniSADSum {} {}",
      "array_partition miniSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredlocalSumReg} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition min {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinArr} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition miniSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt1Block} {complete positionBoolean0type} {dim 0}} {}",
      "array_partition miniSADSum {{partition positionBooleanCmd} {variable positionBooleanTextRequiredt2Block} {complete positionBoolean0type} {dim 0}} {}",
      "inline miniSADSum {} {}",
      "pipeline readBlockColsAndMiniSADSum {} {}",
      "inline readBlockColsAndMiniSADSum {{off positionBoolean1}} {}",
      "pipeline topHW\/innerLoop_1 {{enable_flush positionBoolean1} {rewind positionBoolean1}} {}",
      "pipeline topHW {} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "121",
    "Latency": "120",
    "Uncertainty": "0.1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "topHW",
    "Version": "1.0",
    "DisplayName": "Tophw",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/abmofAccel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/min.vhd",
      "impl\/vhdl\/readBlockColsAndMini.vhd",
      "impl\/vhdl\/sad.vhd",
      "impl\/vhdl\/sadSum.vhd",
      "impl\/vhdl\/topHW_glPLSlices_cud.vhd",
      "impl\/vhdl\/topHW_mux_42_128_bkb.vhd",
      "impl\/vhdl\/topHW.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/min.v",
      "impl\/verilog\/readBlockColsAndMini.v",
      "impl\/verilog\/sad.v",
      "impl\/verilog\/sadSum.v",
      "impl\/verilog\/topHW_glPLSlices_cud.v",
      "impl\/verilog\/topHW_glPLSlices_cud_ram.dat",
      "impl\/verilog\/topHW_mux_42_128_bkb.v",
      "impl\/verilog\/topHW.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "idx_V": {
      "type": "data",
      "dir": "in",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }}
    },
    "miniSumRet_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }}
    },
    "x_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "y_V": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "x_V": {
      "dir": "in",
      "width": "8"
    },
    "y_V": {
      "dir": "in",
      "width": "8"
    },
    "idx_V": {
      "dir": "in",
      "width": "2"
    },
    "miniSumRet_V": {
      "dir": "out",
      "width": "16"
    },
    "miniSumRet_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "x_V": {
      "interfaceRef": "x_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "y_V": {
      "interfaceRef": "y_V",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "idx_V": {
      "interfaceRef": "idx_V",
      "dir": "in",
      "dataWidth": "2",
      "handshakeRef": "ap_none"
    },
    "miniSumRet_V": {
      "interfaceRef": "miniSumRet_V",
      "dir": "out",
      "dataWidth": "16",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "120"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "topHW",
      "Instances": [{
          "ModuleName": "readBlockColsAndMini",
          "InstanceName": "grp_readBlockColsAndMini_fu_313",
          "Instances": [
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_330",
              "Instances": [{
                  "ModuleName": "sadSum",
                  "InstanceName": "sadRet_write_assign_sadSum_fu_190"
                }]
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_356",
              "Instances": [{
                  "ModuleName": "sadSum",
                  "InstanceName": "sadRet_write_assign_sadSum_fu_190"
                }]
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_382",
              "Instances": [{
                  "ModuleName": "sadSum",
                  "InstanceName": "sadRet_write_assign_sadSum_fu_190"
                }]
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_408",
              "Instances": [{
                  "ModuleName": "sadSum",
                  "InstanceName": "sadRet_write_assign_sadSum_fu_190"
                }]
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_434",
              "Instances": [{
                  "ModuleName": "sadSum",
                  "InstanceName": "sadRet_write_assign_sadSum_fu_190"
                }]
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_460",
              "Instances": [{
                  "ModuleName": "sadSum",
                  "InstanceName": "sadRet_write_assign_sadSum_fu_190"
                }]
            },
            {
              "ModuleName": "sad",
              "InstanceName": "grp_sad_fu_486",
              "Instances": [{
                  "ModuleName": "sadSum",
                  "InstanceName": "sadRet_write_assign_sadSum_fu_190"
                }]
            },
            {
              "ModuleName": "min",
              "InstanceName": "grp_min_fu_512"
            }
          ]
        }]
    },
    "Metrics": {
      "sadSum": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.95"
        },
        "Area": {
          "FF": "0",
          "LUT": "337",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "sad": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.95"
        },
        "Area": {
          "FF": "55",
          "LUT": "502",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "min": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.70"
        },
        "Area": {
          "FF": "64",
          "LUT": "174",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "readBlockColsAndMini": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "7",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "9.70"
        },
        "Area": {
          "FF": "1189",
          "LUT": "4341",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "topHW": {
        "Latency": {
          "LatencyBest": "120",
          "LatencyAvg": "120",
          "LatencyWorst": "120",
          "PipelineII": "121",
          "PipelineDepth": "121",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "10.20"
        },
        "Area": {
          "BRAM_18K": "60",
          "FF": "1380",
          "LUT": "5496",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-09-23 20:31:05 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
