\section{Experimental Methodology}
\label{sec:methodology}

We evaluate all our experiments using Sniper \cite{sniperpaper}, a next generation parallel, high-speed and accurate x86 simulator. Our simulation runs ten benchmarks from SPEC06 benchmark suite on a single core model. We disable the prefetching of L1 cache to make the access stream to L2 consistent. We use SimPoint sampling methodology. We simulate 250 million instruction on each SimPoint and simulate around 20 SimPoints on each benchmark. We now only simulate degree equals 1 for both ISB and BO. See Table \ref{} for details. 


\begin{table}[ht!]
\centering
\begin{tabular}{cccll}
%{p{0.9\columnwidth}}  
\cline{1-3}
\multicolumn{1}{|c|}{Benchmarks}                     & \multicolumn{1}{c|}{astar, bzip2, gcc, libquantum, mcf, omnetpp, perlbench, soplex, sphinx3, xalancbmk}                       &  \\ \cline{1-2}

\multicolumn{1}{|c|}{L1 Cache}                     & \multicolumn{1}{c|}{size: 64kB, associativity: 8, block size = 64Bytes cache replacement policy: LRU, no prefetching}                       &  \\ \cline{1-2}

\multicolumn{1}{|c|}{L2 Cache}                     & \multicolumn{1}{c|}{size: 2048kB, associativity: 16, block size = 64Bytes cache replacement policy: LRU}                       &  \\ \cline{1-2}

\multicolumn{1}{|c|}{DRAM}                     & \multicolumn{1}{c|}{Latency: 54.4ns, per\ controller\ bandwidth = 6.4GB/s or 12.8GB/s}                       &  \\ \cline{1-2}

\multicolumn{1}{|c|}{Cluster info}                     & \multicolumn{1}{c|}{Narsil 	Dell PowerEdge M710	2x Xeon X5675 (6 core) @ 3.06GHz 	96GB}                       &  \\ \cline{1-2}

\multicolumn{1}{|c|}{Prefetchers}                     & \multicolumn{1}{c|}{ISB (degree = 1), BO (degree = 1)}                       &  \\ \cline{1-2}

\end{tabular}
\caption{Configuration}
\label{table:config}
\end{table}

