0.7
2020.2
May  7 2023
15:24:31
C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v,1691748881,verilog,,C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/DPWM_dead_time_circuit.v,,xadc_wiz_0,,,,,,,,
C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/DPWM_dead_time_circuit.v,1691644186,verilog,,C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/PI_controller.v,,DPWM_dead_time_circuit,,,,,,,,
C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/PI_controller.v,1691644810,verilog,,C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/clock_generator.v,,PI_controller,,,,,,,,
C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/clock_generator.v,1691640850,verilog,,C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v,,clock_generator,,,,,,,,
C:/Users/tyagi/xiling demo MTP/single_loop_pi controller_dutycycle/duty_cycle/duty_cycle.srcs/sources_1/new/main.v,1691650881,verilog,,,,main,,,,,,,,
