#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun May  6 21:11:47 2018
# Process ID: 3612
# Current directory: C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_89/Desktop/Lab3/Lab3/ip_repo/compute_sad_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/shlab_89/Desktop/Lab3/ip_repo/compute_sad_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_compute_sad_0_1/design_1_compute_sad_0_1.dcp' for cell 'design_1_i/compute_sad_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 4782 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_compute_sad_0_1_compute_sad_v1_0_S00_AXI' defined in file 'design_1_compute_sad_0_1.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[4]'. [C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[2]'. [C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[3]'. [C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.srcs/constrs_1/new/Save.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 706.863 ; gain = 407.012
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file design_1_processing_system7_0_0.hwdef does not exist for instance design_1_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 718.625 ; gain = 11.762
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20d3c7075

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1284.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1deca69da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1284.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1830e24de

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1284.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 323 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1830e24de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.289 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1830e24de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1284.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1284.289 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1830e24de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1284.289 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1966e868f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1284.289 ; gain = 0.000
28 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1284.289 ; gain = 577.426
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1284.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1284.289 ; gain = 0.000
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1284.289 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1284.289 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 192cb6c11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1284.289 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1284.289 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d575b521

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1284.289 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16fc7a222

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16fc7a222

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1617.973 ; gain = 333.684
Phase 1 Placer Initialization | Checksum: 16fc7a222

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17b79600a

Time (s): cpu = 00:02:46 ; elapsed = 00:01:59 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17b79600a

Time (s): cpu = 00:02:47 ; elapsed = 00:02:00 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 176e3fe86

Time (s): cpu = 00:03:29 ; elapsed = 00:02:28 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1be92b85f

Time (s): cpu = 00:03:31 ; elapsed = 00:02:31 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1be92b85f

Time (s): cpu = 00:03:31 ; elapsed = 00:02:31 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e90e38eb

Time (s): cpu = 00:03:46 ; elapsed = 00:02:40 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: db1d1fc3

Time (s): cpu = 00:03:52 ; elapsed = 00:02:49 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 2225be7be

Time (s): cpu = 00:04:42 ; elapsed = 00:03:36 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 274436881

Time (s): cpu = 00:04:46 ; elapsed = 00:03:41 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 274436881

Time (s): cpu = 00:04:47 ; elapsed = 00:03:41 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1d6326e72

Time (s): cpu = 00:05:11 ; elapsed = 00:03:58 . Memory (MB): peak = 1617.973 ; gain = 333.684
Phase 3 Detail Placement | Checksum: 1d6326e72

Time (s): cpu = 00:05:11 ; elapsed = 00:03:58 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a56f1c4f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a56f1c4f

Time (s): cpu = 00:05:52 ; elapsed = 00:04:24 . Memory (MB): peak = 1617.973 ; gain = 333.684
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.452. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 530abda3

Time (s): cpu = 00:07:06 ; elapsed = 00:05:22 . Memory (MB): peak = 1617.973 ; gain = 333.684
Phase 4.1 Post Commit Optimization | Checksum: 530abda3

Time (s): cpu = 00:07:06 ; elapsed = 00:05:23 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 530abda3

Time (s): cpu = 00:07:07 ; elapsed = 00:05:24 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 530abda3

Time (s): cpu = 00:07:08 ; elapsed = 00:05:24 . Memory (MB): peak = 1617.973 ; gain = 333.684

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f912312a

Time (s): cpu = 00:07:09 ; elapsed = 00:05:25 . Memory (MB): peak = 1617.973 ; gain = 333.684
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f912312a

Time (s): cpu = 00:07:09 ; elapsed = 00:05:25 . Memory (MB): peak = 1617.973 ; gain = 333.684
Ending Placer Task | Checksum: f1fe2a83

Time (s): cpu = 00:07:09 ; elapsed = 00:05:25 . Memory (MB): peak = 1617.973 ; gain = 333.684
47 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:18 ; elapsed = 00:05:32 . Memory (MB): peak = 1617.973 ; gain = 333.684
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 1617.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 1617.973 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1617.973 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1617.973 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1617.973 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 37bef3ed ConstDB: 0 ShapeSum: ba3f3696 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10a18b7cc

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1617.973 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10a18b7cc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 1617.973 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10a18b7cc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1617.973 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10a18b7cc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1617.973 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 128ab85f0

Time (s): cpu = 00:01:45 ; elapsed = 00:01:05 . Memory (MB): peak = 1739.703 ; gain = 121.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.371 | TNS=-40.359| WHS=-0.145 | THS=-65.319|

Phase 2 Router Initialization | Checksum: 167eb5a4a

Time (s): cpu = 00:01:59 ; elapsed = 00:01:13 . Memory (MB): peak = 1739.703 ; gain = 121.730

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 25a0b132e

Time (s): cpu = 00:03:34 ; elapsed = 00:02:02 . Memory (MB): peak = 1829.605 ; gain = 211.633

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 35825
 Number of Nodes with overlaps = 5334
 Number of Nodes with overlaps = 1195
 Number of Nodes with overlaps = 322
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.211 | TNS=-1613.608| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e483664d

Time (s): cpu = 00:12:14 ; elapsed = 00:07:10 . Memory (MB): peak = 1868.578 ; gain = 250.605

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 522
 Number of Nodes with overlaps = 252
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.889 | TNS=-1491.178| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 27a82eebc

Time (s): cpu = 00:13:56 ; elapsed = 00:08:23 . Memory (MB): peak = 1868.578 ; gain = 250.605

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.692 | TNS=-955.459| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1bc6801cb

Time (s): cpu = 00:15:45 ; elapsed = 00:09:41 . Memory (MB): peak = 1868.578 ; gain = 250.605

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 445
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.684 | TNS=-808.051| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 18bdeacc7

Time (s): cpu = 00:17:23 ; elapsed = 00:10:51 . Memory (MB): peak = 1868.578 ; gain = 250.605
Phase 4 Rip-up And Reroute | Checksum: 18bdeacc7

Time (s): cpu = 00:17:23 ; elapsed = 00:10:51 . Memory (MB): peak = 1868.578 ; gain = 250.605

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1344b0931

Time (s): cpu = 00:17:28 ; elapsed = 00:10:54 . Memory (MB): peak = 1868.578 ; gain = 250.605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.684 | TNS=-739.121| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: fa519a24

Time (s): cpu = 00:17:31 ; elapsed = 00:10:56 . Memory (MB): peak = 1868.578 ; gain = 250.605

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fa519a24

Time (s): cpu = 00:17:32 ; elapsed = 00:10:56 . Memory (MB): peak = 1868.578 ; gain = 250.605
Phase 5 Delay and Skew Optimization | Checksum: fa519a24

Time (s): cpu = 00:17:32 ; elapsed = 00:10:57 . Memory (MB): peak = 1868.578 ; gain = 250.605

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a720e664

Time (s): cpu = 00:17:38 ; elapsed = 00:11:01 . Memory (MB): peak = 1868.578 ; gain = 250.605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.684 | TNS=-728.072| WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11f068058

Time (s): cpu = 00:17:39 ; elapsed = 00:11:01 . Memory (MB): peak = 1868.578 ; gain = 250.605
Phase 6 Post Hold Fix | Checksum: 11f068058

Time (s): cpu = 00:17:39 ; elapsed = 00:11:01 . Memory (MB): peak = 1868.578 ; gain = 250.605

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 54.5996 %
  Global Horizontal Routing Utilization  = 53.5942 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 8x8 Area, Max Cong = 86.4724%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y118 -> INT_R_X39Y125
   INT_L_X32Y110 -> INT_R_X39Y117
   INT_L_X40Y110 -> INT_FEEDTHRU_2_X118Y122
   PCIE_NULL_X45Y107 -> INT_R_X23Y109
   INT_L_X24Y102 -> INT_R_X31Y109
South Dir 4x4 Area, Max Cong = 86.036%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y78 -> INT_R_X31Y81
   INT_L_X28Y66 -> INT_R_X31Y69
   INT_L_X32Y66 -> INT_R_X35Y69
East Dir 8x8 Area, Max Cong = 86.0754%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y54 -> INT_R_X39Y61
West Dir 2x2 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X64Y56 -> INT_R_X65Y57
   INT_L_X18Y48 -> INT_R_X19Y49
   INT_L_X62Y46 -> INT_R_X63Y47
   INT_L_X62Y44 -> INT_R_X63Y45
   INT_L_X54Y32 -> INT_R_X55Y33
Phase 7 Route finalize | Checksum: 10d341f86

Time (s): cpu = 00:17:40 ; elapsed = 00:11:02 . Memory (MB): peak = 1868.578 ; gain = 250.605

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10d341f86

Time (s): cpu = 00:17:40 ; elapsed = 00:11:02 . Memory (MB): peak = 1868.578 ; gain = 250.605

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ad9bb802

Time (s): cpu = 00:17:49 ; elapsed = 00:11:11 . Memory (MB): peak = 1868.578 ; gain = 250.605

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.684 | TNS=-728.072| WHS=0.029  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ad9bb802

Time (s): cpu = 00:17:49 ; elapsed = 00:11:11 . Memory (MB): peak = 1868.578 ; gain = 250.605
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:17:49 ; elapsed = 00:11:11 . Memory (MB): peak = 1868.578 ; gain = 250.605

Routing Is Done.
62 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:02 ; elapsed = 00:11:25 . Memory (MB): peak = 1868.578 ; gain = 250.605
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 1868.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 1868.578 ; gain = 0.000
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1868.578 ; gain = 0.000
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/shlab_89/Desktop/Lab3/Lab3/Lab3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 1898.715 ; gain = 30.137
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 1992.070 ; gain = 93.355
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Sun May  6 21:32:29 2018...
