
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -269.03

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -20.88

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.88

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.59   18.11   36.10   36.10 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.11    0.03   36.12 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.60    8.72    7.22   43.35 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.72    0.01   43.35 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.35   data arrival time
-----------------------------------------------------------------------------
                                 34.95   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.68   29.25   42.45   42.45 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.25    0.11   42.56 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.73   76.07   68.40  110.96 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.07    0.11  111.07 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.17   19.26   42.57  153.63 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.26    0.01  153.65 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.67   21.91  175.56 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.67    0.00  175.56 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.83   11.71   20.19  195.75 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.72    0.21  195.95 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.16   20.34  216.30 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.16    0.04  216.34 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.13   24.17  240.51 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.13    0.02  240.53 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.90    9.41   28.33  268.86 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.41    0.02  268.88 ^ resp_msg[13] (out)
                                268.88   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.88   data arrival time
-----------------------------------------------------------------------------
                                -20.88   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.68   29.25   42.45   42.45 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.25    0.11   42.56 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.73   76.07   68.40  110.96 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.07    0.11  111.07 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.17   19.26   42.57  153.63 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.26    0.01  153.65 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.67   21.91  175.56 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.67    0.00  175.56 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.83   11.71   20.19  195.75 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.72    0.21  195.95 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.16   20.34  216.30 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.16    0.04  216.34 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.13   24.17  240.51 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.13    0.02  240.53 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.90    9.41   28.33  268.86 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.41    0.02  268.88 ^ resp_msg[13] (out)
                                268.88   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.88   data arrival time
-----------------------------------------------------------------------------
                                -20.88   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.1%      31.9%       0.0%
