/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:32.1-391.10" *)
module top(\GPIO_PIN(0) , \GPIO_PIN(1) , \GPIO_PIN(2) , \GPIO_PIN(3) , \GPIO_PIN(4) , \GPIO_PIN(5) , \GPIO_PIN(6) , \GPIO_PIN(7) );
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:92.16-92.24" *)
  inout \GPIO_PIN(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:92.16-92.24" *)
  inout \GPIO_PIN(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:92.16-92.24" *)
  inout \GPIO_PIN(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:92.16-92.24" *)
  inout \GPIO_PIN(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:92.16-92.24" *)
  inout \GPIO_PIN(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:92.16-92.24" *)
  inout \GPIO_PIN(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:92.16-92.24" *)
  inout \GPIO_PIN(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:92.16-92.24" *)
  inout \GPIO_PIN(7) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:156.17-156.31" *)
  (* unused_bits = "0" *)
  wire SDMA_Active_CQ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:159.17-159.34" *)
  (* unused_bits = "0" *)
  wire \SDMA_Active_Extra(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:159.17-159.34" *)
  (* unused_bits = "0" *)
  wire \SDMA_Active_Extra(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:151.17-151.32" *)
  (* unused_bits = "0" *)
  wire SDMA_Active_Sen;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:155.17-155.29" *)
  (* unused_bits = "0" *)
  wire SDMA_Done_CQ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:158.17-158.32" *)
  (* unused_bits = "0" *)
  wire \SDMA_Done_Extra(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:158.17-158.32" *)
  (* unused_bits = "0" *)
  wire \SDMA_Done_Extra(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:150.15-150.28" *)
  (* unused_bits = "0" *)
  wire SDMA_Done_Sen;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:117.17-117.25" *)
  wire Sys_Clk0;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:118.17-118.29" *)
  wire Sys_Clk0_Rst;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:120.17-120.25" *)
  (* unused_bits = "0" *)
  wire Sys_Clk1;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:121.17-121.29" *)
  (* unused_bits = "0" *)
  wire Sys_Clk1_Rst;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:134.17-134.23" *)
  wire WB_RST;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(10) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(11) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(12) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(13) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(14) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(15) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(16) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(7) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(8) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:125.17-125.24" *)
  wire \WBs_ADR(9) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:127.17-127.29" *)
  wire \WBs_BYTE_STB(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:127.17-127.29" *)
  (* unused_bits = "0" *)
  wire \WBs_BYTE_STB(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:127.17-127.29" *)
  (* unused_bits = "0" *)
  wire \WBs_BYTE_STB(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:127.17-127.29" *)
  (* unused_bits = "0" *)
  wire \WBs_BYTE_STB(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(10) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(11) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(12) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(13) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(14) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(15) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(16) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(17) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(18) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(19) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(20) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(21) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(22) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(23) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(24) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(25) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(26) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(27) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(28) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(29) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(30) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(31) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(7) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(8) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:131.17-131.27" *)
  wire \WBs_RD_DAT(9) ;
  wire WBs_RD_DAT_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_I2;
  wire WBs_RD_DAT_LUT4_O_10_I0;
  wire WBs_RD_DAT_LUT4_O_1_I0;
  wire WBs_RD_DAT_LUT4_O_2_I0;
  wire WBs_RD_DAT_LUT4_O_3_I0;
  wire WBs_RD_DAT_LUT4_O_4_I0;
  wire WBs_RD_DAT_LUT4_O_5_I0;
  wire WBs_RD_DAT_LUT4_O_5_I3;
  wire WBs_RD_DAT_LUT4_O_6_I0;
  wire WBs_RD_DAT_LUT4_O_6_I2;
  wire WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0;
  wire WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0;
  wire WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O;
  wire WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3;
  wire WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O;
  wire WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:166.34-166.67|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O;
  wire WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1;
  wire WBs_RD_DAT_LUT4_O_7_I0;
  wire WBs_RD_DAT_LUT4_O_8_I0;
  wire WBs_RD_DAT_LUT4_O_9_I0;
  wire WBs_RD_DAT_LUT4_O_I0;
  wire WBs_RD_DAT_mux4x0_Q_1_A;
  wire WBs_RD_DAT_mux4x0_Q_1_C;
  wire WBs_RD_DAT_mux4x0_Q_2_A;
  wire WBs_RD_DAT_mux4x0_Q_2_C;
  wire WBs_RD_DAT_mux4x0_Q_3_B;
  wire WBs_RD_DAT_mux4x0_Q_3_C;
  wire WBs_RD_DAT_mux4x0_Q_4_B;
  wire WBs_RD_DAT_mux4x0_Q_4_C;
  wire WBs_RD_DAT_mux4x0_Q_5_B;
  wire WBs_RD_DAT_mux4x0_Q_5_C;
  wire WBs_RD_DAT_mux4x0_Q_6_B;
  wire WBs_RD_DAT_mux4x0_Q_6_C;
  wire WBs_RD_DAT_mux4x0_Q_7_B;
  wire WBs_RD_DAT_mux4x0_Q_7_C;
  wire WBs_RD_DAT_mux4x0_Q_8_A;
  wire WBs_RD_DAT_mux4x0_Q_8_B;
  wire WBs_RD_DAT_mux4x0_Q_8_C;
  wire WBs_RD_DAT_mux4x0_Q_9_B;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:226.32-226.117" *)
  wire WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O_I0;
  wire WBs_RD_DAT_mux4x0_Q_9_C;
  wire WBs_RD_DAT_mux4x0_Q_A;
  wire WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0;
  wire WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1;
  wire WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0;
  wire WBs_RD_DAT_mux4x0_Q_C;
  wire WBs_RD_DAT_mux8x0_Q_S0;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(10) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(11) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(12) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(13) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(14) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(15) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(16) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(17) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(18) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(19) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(20) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(21) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(22) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(23) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(24) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(25) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(26) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(27) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(28) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(29) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(30) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(31) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(7) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(8) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:132.17-132.27" *)
  wire \WBs_WR_DAT(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP CLK_1M_CNTL_o" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:142.10-142.23" *)
  wire \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:185.16-185.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_In(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:185.16-185.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_In(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:185.16-185.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_In(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:185.16-185.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_In(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:185.16-185.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_In(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:185.16-185.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_In(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:185.16-185.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_In(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:185.16-185.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_In(7) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:186.16-186.24" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_Out(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:186.16-186.24" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_Out(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:186.16-186.24" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_Out(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:186.16-186.24" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_Out(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:186.16-186.24" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_Out(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:186.16-186.24" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_Out(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:186.16-186.24" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_Out(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:186.16-186.24" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_Out(7) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:187.16-187.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_oe(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:187.16-187.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_oe(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:187.16-187.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_oe(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:187.16-187.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_oe(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:187.16-187.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_oe(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:187.16-187.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_oe(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:187.16-187.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_oe(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:187.16-187.23" *)
  wire \u_AL4S3B_FPGA_IP.GPIO_oe(7) ;
  (* hdlname = "u_AL4S3B_FPGA_IP WB_CLK" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:126.17-126.23" *)
  wire \u_AL4S3B_FPGA_IP.WB_CLK ;
  (* hdlname = "u_AL4S3B_FPGA_IP WB_RST" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:127.17-127.23" *)
  wire \u_AL4S3B_FPGA_IP.WB_RST ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:129.17-129.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_FPGA_Reg" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:194.17-194.33" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_QL_Reserved" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:195.17-195.36" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_RAMs" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:206.17-206.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_RAMs ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_CYC" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:120.17-120.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC ;
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:197.17-197.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:197.17-197.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:197.17-197.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:197.17-197.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:197.17-197.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:197.17-197.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:197.17-197.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:197.17-197.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:197.17-197.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1 ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:197.17-197.35" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3 ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:198.17-198.38" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:198.17-198.38" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:198.17-198.38" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8) ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1 ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2 ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(10) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(11) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(12) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(13) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(14) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(15) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(7) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(8) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:208.17-208.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(9) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(10) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(11) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(12) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(13) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(14) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(15) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(7) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(8) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:209.17-209.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(9) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:210.17-210.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:210.17-210.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:210.17-210.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:210.17-210.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:210.17-210.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:210.17-210.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:210.17-210.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:210.17-210.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(7) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(10) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(11) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(12) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(13) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(14) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(15) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(16) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(17) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(18) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(19) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(20) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(21) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(22) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(23) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(24) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(25) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(26) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(27) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(28) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(29) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(30) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(31) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(7) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(8) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:211.17-211.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(9) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:212.17-212.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:212.17-212.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:212.17-212.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:212.17-212.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:212.17-212.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(4) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:212.17-212.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(5) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:212.17-212.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(6) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:212.17-212.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(7) ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_RD" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:123.17-123.23" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_STB" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:124.17-124.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_STB ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_WE" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:122.17-122.23" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WE ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:119.32-119.45|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State_nxt" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:120.32-120.49|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:125.32-125.51|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:238.34-238.120" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_RAMs FB_RAM0_Wr_Dcd" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:118.26-118.40|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_RAMs FB_RAM1_Wr_Dcd" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:119.26-119.40|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_RAMs FB_RAM2_Wr_Dcd" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:120.26-120.40|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM2_Wr_Dcd ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_RAMs FB_RAM3_Wr_Dcd" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:121.26-121.40|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_RAMs FB_RAM4_Wr_Dcd" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:122.26-122.40|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM4_Wr_Dcd ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:165.16-175.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x16_512x16.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:375.12-375.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST_RD_0(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:165.16-175.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x16_512x16.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:375.12-375.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST_RD_0(1) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_RAMs RAM0_INST RClk_En" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:165.16-175.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x16_512x16.v:6.15-6.22|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:179.18-189.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x16_1024x16.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:578.12-578.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST_RD_0(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:179.18-189.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x16_1024x16.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:578.12-578.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST_RD_0(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:373.13-373.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(10) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:373.13-373.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(11) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:373.13-373.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(12) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:373.13-373.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(13) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:373.13-373.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(14) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:373.13-373.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(15) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:373.13-373.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(8) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:373.13-373.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(9) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:375.12-375.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0_1(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:375.12-375.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0_1(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:229.32-229.117" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:208.16-218.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x32_512x32.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:578.12-578.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:208.16-218.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x32_512x32.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:578.12-578.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:208.16-218.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x32_512x32.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:578.12-578.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(2) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:208.16-218.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x32_512x32.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:578.12-578.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(3) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:576.13-576.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(10) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:576.13-576.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(11) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:576.13-576.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(12) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:576.13-576.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(13) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:576.13-576.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(14) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:576.13-576.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(15) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:576.13-576.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(8) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:576.13-576.21" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(9) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:578.12-578.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0_1(0) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:578.12-578.20" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0_1(1) ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:235.32-235.117" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_RAMs WBs_ACK_o_nxt" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:124.11-124.24|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_ACK_o_nxt" *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:154.11-154.24|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ;
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:174.32-174.53" *)
  wire u_gclkbuff_reset_A;
  logic_1 _0_ (
    .a(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En )
  );
  logic_0 _1_ (
    .a(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) WB_RST_LUT2_I0 (
    .I0(WB_RST),
    .I1(Sys_Clk0_Rst),
    .O(u_gclkbuff_reset_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(24) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(\WBs_RD_DAT(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O ),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(29) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)"),
    .INIT(16'h007e)
  ) WBs_RD_DAT_LUT3_O_I2_LUT4_O (
    .I0(\WBs_ADR(13) ),
    .I1(\WBs_ADR(15) ),
    .I2(\WBs_ADR(14) ),
    .I3(\WBs_ADR(16) ),
    .O(WBs_RD_DAT_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heefe)
  ) WBs_RD_DAT_LUT4_O (
    .I0(WBs_RD_DAT_LUT4_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O ),
    .I3(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heefe)
  ) WBs_RD_DAT_LUT4_O_1 (
    .I0(WBs_RD_DAT_LUT4_O_1_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .I2(WBs_RD_DAT_LUT4_O_6_I2),
    .I3(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O),
    .O(\WBs_RD_DAT(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hefee)
  ) WBs_RD_DAT_LUT4_O_10 (
    .I0(WBs_RD_DAT_LUT4_O_10_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .I3(WBs_RD_DAT_LUT4_O_5_I3),
    .O(\WBs_RD_DAT(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_10_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(16) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT4_O_10_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_1_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(30) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT4_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hefee)
  ) WBs_RD_DAT_LUT4_O_2 (
    .I0(WBs_RD_DAT_LUT4_O_2_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .I3(WBs_RD_DAT_LUT4_O_5_I3),
    .O(\WBs_RD_DAT(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_2_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(28) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT4_O_2_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heefe)
  ) WBs_RD_DAT_LUT4_O_3 (
    .I0(WBs_RD_DAT_LUT4_O_3_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O ),
    .I3(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_3_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(27) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT4_O_3_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hefee)
  ) WBs_RD_DAT_LUT4_O_4 (
    .I0(WBs_RD_DAT_LUT4_O_4_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .I3(WBs_RD_DAT_LUT4_O_5_I3),
    .O(\WBs_RD_DAT(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_4_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(25) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT4_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hefee)
  ) WBs_RD_DAT_LUT4_O_5 (
    .I0(WBs_RD_DAT_LUT4_O_5_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .I3(WBs_RD_DAT_LUT4_O_5_I3),
    .O(\WBs_RD_DAT(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_5_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(23) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT4_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heefe)
  ) WBs_RD_DAT_LUT4_O_6 (
    .I0(WBs_RD_DAT_LUT4_O_6_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .I2(WBs_RD_DAT_LUT4_O_6_I2),
    .I3(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O),
    .O(\WBs_RD_DAT(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_6_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(21) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT4_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) WBs_RD_DAT_LUT4_O_6_I2_LUT2_O (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0),
    .I1(WBs_RD_DAT_mux4x0_Q_1_A),
    .O(WBs_RD_DAT_LUT4_O_6_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1 (
    .I0(\WBs_ADR(3) ),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0),
    .I2(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O (
    .I0(\WBs_ADR(2) ),
    .I1(\WBs_ADR(5) ),
    .I2(\WBs_ADR(4) ),
    .O(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdfdd)
  ) WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2 (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1),
    .I1(WBs_RD_DAT_mux4x0_Q_1_A),
    .I2(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0),
    .I3(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3),
    .O(WBs_RD_DAT_LUT4_O_5_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1 (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3),
    .O(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0),
    .I1(\WBs_ADR(3) ),
    .I2(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0),
    .O(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0 (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1),
    .O(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)"),
    .INIT(16'h0002)
  ) WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O (
    .I0(\WBs_ADR(4) ),
    .I1(\WBs_ADR(5) ),
    .I2(\WBs_ADR(3) ),
    .I3(\WBs_ADR(2) ),
    .O(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O (
    .I0(\WBs_ADR(6) ),
    .I1(\WBs_ADR(8) ),
    .I2(\WBs_ADR(7) ),
    .O(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heefe)
  ) WBs_RD_DAT_LUT4_O_7 (
    .I0(WBs_RD_DAT_LUT4_O_7_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O ),
    .I3(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_7_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(20) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT4_O_7_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heefe)
  ) WBs_RD_DAT_LUT4_O_8 (
    .I0(WBs_RD_DAT_LUT4_O_8_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O ),
    .I3(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_8_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(19) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT4_O_8_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heefe)
  ) WBs_RD_DAT_LUT4_O_9 (
    .I0(WBs_RD_DAT_LUT4_O_9_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O ),
    .I3(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_9_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(18) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT4_O_9_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT4_O_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(31) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q (
    .A(WBs_RD_DAT_mux4x0_Q_A),
    .B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .C(WBs_RD_DAT_mux4x0_Q_C),
    .D(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .Q(\WBs_RD_DAT(26) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q_1 (
    .A(WBs_RD_DAT_mux4x0_Q_1_A),
    .B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .C(WBs_RD_DAT_mux4x0_Q_1_C),
    .D(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .Q(\WBs_RD_DAT(22) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(22) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_mux4x0_Q_1_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q_2 (
    .A(WBs_RD_DAT_mux4x0_Q_2_A),
    .B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .C(WBs_RD_DAT_mux4x0_Q_2_C),
    .D(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .Q(\WBs_RD_DAT(17) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O (
    .I0(WBs_RD_DAT_mux4x0_Q_1_A),
    .I1(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0),
    .O(WBs_RD_DAT_mux4x0_Q_2_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(17) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_mux4x0_Q_2_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q_3 (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O ),
    .B(WBs_RD_DAT_mux4x0_Q_3_B),
    .C(WBs_RD_DAT_mux4x0_Q_3_C),
    .D(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .Q(\WBs_RD_DAT(15) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O (
    .I0(WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(15) ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(15) ),
    .O(WBs_RD_DAT_mux4x0_Q_3_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(15) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_mux4x0_Q_3_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q_4 (
    .A(WBs_RD_DAT_mux4x0_Q_8_A),
    .B(WBs_RD_DAT_mux4x0_Q_4_B),
    .C(WBs_RD_DAT_mux4x0_Q_4_C),
    .D(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Q(\WBs_RD_DAT(14) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O (
    .I0(WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(14) ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(14) ),
    .O(WBs_RD_DAT_mux4x0_Q_4_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(14) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_mux4x0_Q_4_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q_5 (
    .A(WBs_RD_DAT_LUT4_O_5_I3),
    .B(WBs_RD_DAT_mux4x0_Q_5_B),
    .C(WBs_RD_DAT_mux4x0_Q_5_C),
    .D(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .Q(\WBs_RD_DAT(13) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O (
    .I0(WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(13) ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(13) ),
    .O(WBs_RD_DAT_mux4x0_Q_5_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(13) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_mux4x0_Q_5_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q_6 (
    .A(WBs_RD_DAT_mux4x0_Q_A),
    .B(WBs_RD_DAT_mux4x0_Q_6_B),
    .C(WBs_RD_DAT_mux4x0_Q_6_C),
    .D(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Q(\WBs_RD_DAT(12) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O (
    .I0(WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(12) ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(12) ),
    .O(WBs_RD_DAT_mux4x0_Q_6_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(12) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_mux4x0_Q_6_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q_7 (
    .A(WBs_RD_DAT_LUT4_O_5_I3),
    .B(WBs_RD_DAT_mux4x0_Q_7_B),
    .C(WBs_RD_DAT_mux4x0_Q_7_C),
    .D(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .Q(\WBs_RD_DAT(11) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O (
    .I0(WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(11) ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(11) ),
    .O(WBs_RD_DAT_mux4x0_Q_7_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(11) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_mux4x0_Q_7_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q_8 (
    .A(WBs_RD_DAT_mux4x0_Q_8_A),
    .B(WBs_RD_DAT_mux4x0_Q_8_B),
    .C(WBs_RD_DAT_mux4x0_Q_8_C),
    .D(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Q(\WBs_RD_DAT(10) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0),
    .I1(WBs_RD_DAT_mux4x0_Q_1_A),
    .I2(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O),
    .O(WBs_RD_DAT_mux4x0_Q_8_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O (
    .I0(WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(10) ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(10) ),
    .O(WBs_RD_DAT_mux4x0_Q_8_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(10) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_mux4x0_Q_8_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 WBs_RD_DAT_mux4x0_Q_9 (
    .A(WBs_RD_DAT_LUT4_O_5_I3),
    .B(WBs_RD_DAT_mux4x0_Q_9_B),
    .C(WBs_RD_DAT_mux4x0_Q_9_C),
    .D(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O ),
    .Q(\WBs_RD_DAT(9) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O (
    .I0(WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(9) ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(9) ),
    .O(WBs_RD_DAT_mux4x0_Q_9_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(9) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_mux4x0_Q_9_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) WBs_RD_DAT_mux4x0_Q_A_LUT2_O (
    .I0(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0),
    .I1(WBs_RD_DAT_mux4x0_Q_1_A),
    .O(WBs_RD_DAT_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1),
    .I1(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1),
    .O(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O (
    .I0(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0),
    .I1(\WBs_ADR(3) ),
    .I2(\WBs_ADR(2) ),
    .O(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O (
    .I0(\WBs_ADR(5) ),
    .I1(\WBs_ADR(4) ),
    .O(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_mux4x0_Q_C_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(26) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(WBs_RD_DAT_mux4x0_Q_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 WBs_RD_DAT_mux8x0_Q (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) ),
    .B(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .C(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(8) ),
    .D(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(8) ),
    .E(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(8) ),
    .F(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .G(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8) ),
    .H(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Q(\WBs_RD_DAT(8) ),
    .S0(WBs_RD_DAT_mux8x0_Q_S0),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 WBs_RD_DAT_mux8x0_Q_1 (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7) ),
    .B(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .C(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(7) ),
    .D(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(7) ),
    .E(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(7) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(7) ),
    .G(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ),
    .H(\u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(7) ),
    .Q(\WBs_RD_DAT(7) ),
    .S0(WBs_RD_DAT_mux8x0_Q_S0),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 WBs_RD_DAT_mux8x0_Q_2 (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6) ),
    .B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .C(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(6) ),
    .D(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(6) ),
    .E(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(6) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(6) ),
    .G(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .H(\u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(6) ),
    .Q(\WBs_RD_DAT(6) ),
    .S0(WBs_RD_DAT_mux8x0_Q_S0),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 WBs_RD_DAT_mux8x0_Q_3 (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5) ),
    .B(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .C(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(5) ),
    .D(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(5) ),
    .E(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(5) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(5) ),
    .G(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ),
    .H(\u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(5) ),
    .Q(\WBs_RD_DAT(5) ),
    .S0(WBs_RD_DAT_mux8x0_Q_S0),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 WBs_RD_DAT_mux8x0_Q_4 (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4) ),
    .B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .C(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(4) ),
    .D(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(4) ),
    .E(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(4) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(4) ),
    .G(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .H(\u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(4) ),
    .Q(\WBs_RD_DAT(4) ),
    .S0(WBs_RD_DAT_mux8x0_Q_S0),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 WBs_RD_DAT_mux8x0_Q_5 (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3) ),
    .B(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .C(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(3) ),
    .D(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(3) ),
    .E(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(3) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(3) ),
    .G(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ),
    .H(\u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(3) ),
    .Q(\WBs_RD_DAT(3) ),
    .S0(WBs_RD_DAT_mux8x0_Q_S0),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 WBs_RD_DAT_mux8x0_Q_6 (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2) ),
    .B(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .C(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(2) ),
    .D(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(2) ),
    .E(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(2) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(2) ),
    .G(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ),
    .H(\u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(2) ),
    .Q(\WBs_RD_DAT(2) ),
    .S0(WBs_RD_DAT_mux8x0_Q_S0),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 WBs_RD_DAT_mux8x0_Q_7 (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1) ),
    .B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .C(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(1) ),
    .D(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(1) ),
    .E(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(1) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(1) ),
    .G(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .H(\u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(1) ),
    .Q(\WBs_RD_DAT(1) ),
    .S0(WBs_RD_DAT_mux8x0_Q_S0),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 WBs_RD_DAT_mux8x0_Q_8 (
    .A(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) ),
    .B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .C(\u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(0) ),
    .D(\u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(0) ),
    .E(\u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(0) ),
    .F(\u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(0) ),
    .G(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(0) ),
    .H(\u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(0) ),
    .Q(\WBs_RD_DAT(0) ),
    .S0(WBs_RD_DAT_mux8x0_Q_S0),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O ),
    .S2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) WBs_RD_DAT_mux8x0_Q_S0_LUT2_O (
    .I0(\WBs_ADR(16) ),
    .I1(\WBs_ADR(13) ),
    .O(WBs_RD_DAT_mux8x0_Q_S0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_STB ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_CYC ),
    .O(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1 ),
    .I2(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O ),
    .I1(WBs_RD_DAT_mux4x0_Q_1_A),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hfedc)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O  (
    .I0(\WBs_ADR(3) ),
    .I1(\WBs_ADR(5) ),
    .I2(\WBs_ADR(2) ),
    .I3(\WBs_ADR(4) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haaae)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O  (
    .I0(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haaae)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O ),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h0123)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_In(7) ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_Out(7) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_oe(7) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haaae)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2  (
    .I0(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h0123)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_In(6) ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_Out(6) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_oe(6) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haaae)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O ),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h0123)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_In(5) ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_Out(5) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_oe(5) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haaae)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4  (
    .I0(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h0123)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_In(4) ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_Out(4) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_oe(4) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haaae)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O ),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h0123)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_In(3) ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_Out(3) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_oe(3) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h111b)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h0123)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_In(2) ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_Out(2) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_oe(2) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haaae)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7  (
    .I0(WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h0123)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_In(1) ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_Out(1) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_oe(1) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h0123)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_In(0) ),
    .I3(\u_AL4S3B_FPGA_IP.GPIO_Out(0) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.GPIO_oe(0) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O  (
    .I0(\WBs_ADR(2) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O  (
    .I0(\WBs_ADR(7) ),
    .I1(\WBs_ADR(4) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O  (
    .I0(\WBs_ADR(8) ),
    .I1(\WBs_ADR(3) ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2 ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O  (
    .I0(\WBs_ADR(5) ),
    .I1(\WBs_ADR(6) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2  (
    .I0(\WBs_ADR(2) ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11) ),
    .O(\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hddd7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ACK ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ACK_RAMs ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .O(\u_AL4S3B_FPGA_IP.WBs_ACK )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\WBs_ADR(15) ),
    .I1(\WBs_ADR(14) ),
    .I2(WBs_RD_DAT_mux8x0_Q_S0),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1 ),
    .I2(\WBs_ADR(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O  (
    .I0(\WBs_ADR(13) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O  (
    .I0(WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O_I0),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:165.16-175.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x16_512x16.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:468.6-537.19" *)
  ram8k_2x1_cell_macro #(
    .INIT(18432'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff00000221100000b45a000014aa500001feff)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST  (
    .A1_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2)  }),
    .A1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .A2_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2)  }),
    .A2_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .ASYNC_FLUSH_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_S0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_S1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Almost_Empty_0(),
    .Almost_Empty_1(),
    .Almost_Full_0(),
    .Almost_Full_1(),
    .CLK1EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK1EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1S_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1S_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1_0(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK2EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2S_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2S_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2_0(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CONCAT_EN_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CONCAT_EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CS1_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CS1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CS2_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CS2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DIR_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DIR_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DS_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FIFO_EN_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FIFO_EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .LS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .LS_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P1_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P2_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .PIPELINE_RD_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .PIPELINE_RD_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .POP_FLAG_0(),
    .POP_FLAG_1(),
    .PUSH_FLAG_0(),
    .PUSH_FLAG_1(),
    .RD_0({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST_RD_0(1) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(15) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(14) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(13) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(12) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(11) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(10) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(9) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(8) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST_RD_0(0) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(7) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(6) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(5) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(4) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(3) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(2) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(1) , \u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(0)  }),
    .RD_1(),
    .RMA({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .RMB({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .RMEA(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .RMEB(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SD(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SD_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SYNC_FIFO_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SYNC_FIFO_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .TEST1A(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .TEST1B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .WD_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_WR_DAT(15) , \WBs_WR_DAT(14) , \WBs_WR_DAT(13) , \WBs_WR_DAT(12) , \WBs_WR_DAT(11) , \WBs_WR_DAT(10) , \WBs_WR_DAT(9) , \WBs_WR_DAT(8) , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  }),
    .WD_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WEN1_0({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd  }),
    .WEN1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT1_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En  }),
    .WIDTH_SELECT1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT2_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En  }),
    .WIDTH_SELECT2_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:179.18-189.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x16_1024x16.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:671.4-740.5" *)
  ram8k_2x1_cell_macro #(
    .INIT(18432'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb552ed54bb0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd6637598dd)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST  (
    .A1_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2)  }),
    .A1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .A2_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2)  }),
    .A2_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .ASYNC_FLUSH_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_S0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_S1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Almost_Empty_0(),
    .Almost_Empty_1(),
    .Almost_Full_0(),
    .Almost_Full_1(),
    .CLK1EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK1EN_1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK1S_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1S_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1_0(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK1_1(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK2EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK2EN_1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK2S_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2S_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2_0(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK2_1(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CONCAT_EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CONCAT_EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CS1_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CS1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CS2_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CS2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DIR_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DIR_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DS_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FIFO_EN_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FIFO_EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .LS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .LS_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P1_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P2_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .PIPELINE_RD_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .PIPELINE_RD_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .POP_FLAG_0(),
    .POP_FLAG_1(),
    .PUSH_FLAG_0(),
    .PUSH_FLAG_1(),
    .RD_0({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST_RD_0(1) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(15) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(14) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(13) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(12) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(11) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(10) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(9) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(8) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST_RD_0(0) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(7) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(6) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(5) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(4) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(3) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(2) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(1) , \u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(0)  }),
    .RD_1(),
    .RMA({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .RMB({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .RMEA(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .RMEB(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SD(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SD_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SYNC_FIFO_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SYNC_FIFO_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .TEST1A(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .TEST1B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .WD_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_WR_DAT(15) , \WBs_WR_DAT(14) , \WBs_WR_DAT(13) , \WBs_WR_DAT(12) , \WBs_WR_DAT(11) , \WBs_WR_DAT(10) , \WBs_WR_DAT(9) , \WBs_WR_DAT(8) , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  }),
    .WD_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WEN1_0({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd  }),
    .WEN1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT1_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En  }),
    .WIDTH_SELECT1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT2_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En  }),
    .WIDTH_SELECT2_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:468.6-537.19" *)
  ram8k_2x1_cell_macro #(
    .INIT(18432'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff003fc00ff082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255082a80255)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST  (
    .A1_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2)  }),
    .A1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .A2_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2)  }),
    .A2_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .ASYNC_FLUSH_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_S0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_S1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Almost_Empty_0(),
    .Almost_Empty_1(),
    .Almost_Full_0(),
    .Almost_Full_1(),
    .CLK1EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK1EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1S_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1S_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1_0(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK2EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2S_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2S_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2_0(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CONCAT_EN_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CONCAT_EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CS1_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CS1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CS2_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CS2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DIR_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DIR_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DS_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FIFO_EN_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FIFO_EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .LS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .LS_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P1_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P2_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .PIPELINE_RD_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .PIPELINE_RD_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .POP_FLAG_0(),
    .POP_FLAG_1(),
    .PUSH_FLAG_0(),
    .PUSH_FLAG_1(),
    .RD_0({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0_1(1) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(15) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(14) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(13) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(12) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(11) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(10) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(9) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(8) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0_1(0) , \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(7) , \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(6) , \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(5) , \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(4) , \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(3) , \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(2) , \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(1) , \u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(0)  }),
    .RD_1(),
    .RMA({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .RMB({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .RMEA(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .RMEB(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SD(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SD_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SYNC_FIFO_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SYNC_FIFO_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .TEST1A(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .TEST1B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .WD_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  }),
    .WD_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WEN1_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM2_Wr_Dcd  }),
    .WEN1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT1_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT2_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT2_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM2_Wr_Dcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O  (
    .I0(\WBs_ADR(14) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fd)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1 ),
    .I1(\WBs_ADR(14) ),
    .I2(\WBs_ADR(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:208.16-218.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x32_512x32.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:747.4-816.26" *)
  ram8k_2x1_cell_macro #(
    .INIT(18432'h55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd55b3556cd090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434090d02434)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST  (
    .A1_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2)  }),
    .A1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .A2_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2)  }),
    .A2_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .ASYNC_FLUSH_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_S0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_S1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Almost_Empty_0(),
    .Almost_Empty_1(),
    .Almost_Full_0(),
    .Almost_Full_1(),
    .CLK1EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK1EN_1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK1S_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1S_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1_0(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK1_1(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK2EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK2EN_1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK2S_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2S_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2_0(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK2_1(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CONCAT_EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CONCAT_EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CS1_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CS1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CS2_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CS2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DIR_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DIR_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DS_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FIFO_EN_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FIFO_EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .LS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .LS_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P1_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P2_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .PIPELINE_RD_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .PIPELINE_RD_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .POP_FLAG_0(),
    .POP_FLAG_1(),
    .PUSH_FLAG_0(),
    .PUSH_FLAG_1(),
    .RD_0({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(1) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(15) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(14) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(13) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(12) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(11) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(10) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(9) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(8) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(0) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(7) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(6) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(5) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(4) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(3) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(2) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(1) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(0)  }),
    .RD_1({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(3) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(31) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(30) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(29) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(28) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(27) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(26) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(25) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(24) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(2) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(23) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(22) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(21) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(20) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(19) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(18) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(17) , \u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(16)  }),
    .RMA({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .RMB({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .RMEA(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .RMEB(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SD(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SD_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SYNC_FIFO_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SYNC_FIFO_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .TEST1A(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .TEST1B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .WD_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_WR_DAT(15) , \WBs_WR_DAT(14) , \WBs_WR_DAT(13) , \WBs_WR_DAT(12) , \WBs_WR_DAT(11) , \WBs_WR_DAT(10) , \WBs_WR_DAT(9) , \WBs_WR_DAT(8) , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  }),
    .WD_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_WR_DAT(31) , \WBs_WR_DAT(30) , \WBs_WR_DAT(29) , \WBs_WR_DAT(28) , \WBs_WR_DAT(27) , \WBs_WR_DAT(26) , \WBs_WR_DAT(25) , \WBs_WR_DAT(24) , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_WR_DAT(23) , \WBs_WR_DAT(22) , \WBs_WR_DAT(21) , \WBs_WR_DAT(20) , \WBs_WR_DAT(19) , \WBs_WR_DAT(18) , \WBs_WR_DAT(17) , \WBs_WR_DAT(16)  }),
    .WEN1_0({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd  }),
    .WEN1_1({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd  }),
    .WIDTH_SELECT1_0({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT2_0({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT2_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:671.4-740.5" *)
  ram8k_2x1_cell_macro #(
    .INIT(18432'h088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200088002200553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff553fd54ff)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST  (
    .A1_0({ \WBs_ADR(12) , \WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2)  }),
    .A1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .A2_0({ \WBs_ADR(12) , \WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2)  }),
    .A2_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .ASYNC_FLUSH_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_S0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .ASYNC_FLUSH_S1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Almost_Empty_0(),
    .Almost_Empty_1(),
    .Almost_Full_0(),
    .Almost_Full_1(),
    .CLK1EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK1EN_1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK1S_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1S_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK1_0(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK1_1(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK2EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK2EN_1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CLK2S_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2S_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CLK2_0(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLK2_1(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CONCAT_EN_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CONCAT_EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CS1_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CS1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .CS2_0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En ),
    .CS2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DIR_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DIR_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .DS_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FIFO_EN_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FIFO_EN_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .LS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .LS_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P1_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P1_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P2_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .P2_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .PIPELINE_RD_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .PIPELINE_RD_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .POP_FLAG_0(),
    .POP_FLAG_1(),
    .PUSH_FLAG_0(),
    .PUSH_FLAG_1(),
    .RD_0({ \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0_1(1) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(15) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(14) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(13) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(12) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(11) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(10) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(9) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(8) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0_1(0) , \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(7) , \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(6) , \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(5) , \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(4) , \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(3) , \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(2) , \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(1) , \u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(0)  }),
    .RD_1(),
    .RMA({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .RMB({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .RMEA(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .RMEB(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SD(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SD_RB1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SYNC_FIFO_0(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SYNC_FIFO_1(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .TEST1A(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .TEST1B(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .WD_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  }),
    .WD_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WEN1_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM4_Wr_Dcd  }),
    .WEN1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT1_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT1_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT2_0({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .WIDTH_SELECT2_1({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM4_Wr_Dcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\WBs_ADR(15) ),
    .I2(\WBs_ADR(16) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\WBs_ADR(13) ),
    .I1(\WBs_ADR(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ACK_RAMs ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:151.1-161.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_ACK_RAMs )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1115)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1 ),
    .I2(\WBs_ADR(13) ),
    .I3(\WBs_ADR(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1 ),
    .O(WBs_RD_DAT_mux4x0_Q_1_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O  (
    .I0(\WBs_ADR(14) ),
    .I1(\WBs_ADR(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0 ),
    .I1(\WBs_ADR(15) ),
    .I2(\WBs_ADR(16) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O  (
    .I0(\WBs_ADR(16) ),
    .I1(\WBs_ADR(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1  (
    .I0(\WBs_ADR(14) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1 ),
    .I2(\WBs_ADR(13) ),
    .O(WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_WE ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_oe(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_oe(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_oe(6) ),
    .I3(\WBs_WR_DAT(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_oe(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_oe(5) ),
    .I3(\WBs_WR_DAT(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_oe(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_oe(4) ),
    .I3(\WBs_WR_DAT(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_oe(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_oe(3) ),
    .I3(\WBs_WR_DAT(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_oe(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_oe(2) ),
    .I3(\WBs_WR_DAT(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_oe(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_oe(1) ),
    .I3(\WBs_WR_DAT(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_oe(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_oe(0) ),
    .I3(\WBs_WR_DAT(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_oe(7) ),
    .I3(\WBs_WR_DAT(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_Out(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_Out(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_Out(6) ),
    .I3(\WBs_WR_DAT(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_Out(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_Out(5) ),
    .I3(\WBs_WR_DAT(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_Out(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_Out(4) ),
    .I3(\WBs_WR_DAT(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_Out(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_Out(3) ),
    .I3(\WBs_WR_DAT(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_Out(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_Out(2) ),
    .I3(\WBs_WR_DAT(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_Out(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_Out(1) ),
    .I3(\WBs_WR_DAT(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_Out(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_Out(0) ),
    .I3(\WBs_WR_DAT(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf870)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O  (
    .I0(WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.GPIO_Out(7) ),
    .I3(\WBs_WR_DAT(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O_I0 ),
    .I1(WBs_RD_DAT_mux4x0_Q_1_A),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_WE ),
    .I1(\WBs_BYTE_STB(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O_I0 ),
    .I2(WBs_RD_DAT_mux4x0_Q_1_A),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O )
  );
  (* hdlname = "u_AL4S3B_FPGA_IP u_bipad_I0" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:283.7-283.110" *)
  bipad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) \u_AL4S3B_FPGA_IP.u_bipad_I0  (
    .A(\u_AL4S3B_FPGA_IP.GPIO_Out(0) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_oe(0) ),
    .P(\GPIO_PIN(0) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_In(0) )
  );
  (* hdlname = "u_AL4S3B_FPGA_IP u_bipad_I1" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:284.7-284.110" *)
  bipad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) \u_AL4S3B_FPGA_IP.u_bipad_I1  (
    .A(\u_AL4S3B_FPGA_IP.GPIO_Out(1) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_oe(1) ),
    .P(\GPIO_PIN(1) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_In(1) )
  );
  (* hdlname = "u_AL4S3B_FPGA_IP u_bipad_I2" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:285.7-285.110" *)
  bipad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) \u_AL4S3B_FPGA_IP.u_bipad_I2  (
    .A(\u_AL4S3B_FPGA_IP.GPIO_Out(2) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_oe(2) ),
    .P(\GPIO_PIN(2) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_In(2) )
  );
  (* hdlname = "u_AL4S3B_FPGA_IP u_bipad_I3" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:286.7-286.110" *)
  bipad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("63"),
    .IO_TYPE("BIDIR")
  ) \u_AL4S3B_FPGA_IP.u_bipad_I3  (
    .A(\u_AL4S3B_FPGA_IP.GPIO_Out(3) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_oe(3) ),
    .P(\GPIO_PIN(3) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_In(3) )
  );
  (* hdlname = "u_AL4S3B_FPGA_IP u_bipad_I4" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:287.7-287.110" *)
  bipad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) \u_AL4S3B_FPGA_IP.u_bipad_I4  (
    .A(\u_AL4S3B_FPGA_IP.GPIO_Out(4) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_oe(4) ),
    .P(\GPIO_PIN(4) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_In(4) )
  );
  (* hdlname = "u_AL4S3B_FPGA_IP u_bipad_I5" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:288.7-288.110" *)
  bipad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) \u_AL4S3B_FPGA_IP.u_bipad_I5  (
    .A(\u_AL4S3B_FPGA_IP.GPIO_Out(5) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_oe(5) ),
    .P(\GPIO_PIN(5) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_In(5) )
  );
  (* hdlname = "u_AL4S3B_FPGA_IP u_bipad_I6" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:289.7-289.110" *)
  bipad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) \u_AL4S3B_FPGA_IP.u_bipad_I6  (
    .A(\u_AL4S3B_FPGA_IP.GPIO_Out(6) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_oe(6) ),
    .P(\GPIO_PIN(6) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_In(6) )
  );
  (* hdlname = "u_AL4S3B_FPGA_IP u_bipad_I7" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:290.7-290.110" *)
  bipad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) \u_AL4S3B_FPGA_IP.u_bipad_I7  (
    .A(\u_AL4S3B_FPGA_IP.GPIO_Out(7) ),
    .EN(\u_AL4S3B_FPGA_IP.GPIO_oe(7) ),
    .P(\GPIO_PIN(7) ),
    .Q(\u_AL4S3B_FPGA_IP.GPIO_In(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:175.10-175.76" *)
  gclkbuff u_gclkbuff_clock (
    .A(Sys_Clk0),
    .Z(\u_AL4S3B_FPGA_IP.WB_CLK )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:174.10-174.74" *)
  gclkbuff u_gclkbuff_reset (
    .A(u_gclkbuff_reset_A),
    .Z(\u_AL4S3B_FPGA_IP.WB_RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:280.34-386.63" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Device_ID({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En  }),
    .Device_ID_4S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Device_ID_6S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FBIO_In(),
    .FBIO_In_En(),
    .FBIO_Out(),
    .FBIO_Out_En(),
    .FB_Busy(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FB_BusyS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FB_Int_Clr({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .FB_PKfbData({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .FB_PKfbData_19S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FB_PKfbData_21S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FB_PKfbData_31S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FB_PKfbData_6S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FB_PKfbData_9S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FB_PKfbEOF(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FB_PKfbOverflow(),
    .FB_PKfbPush({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .FB_PKfbPush_1S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FB_PKfbSOF(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .FB_Start(),
    .FB_msg_out({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .SDMA_Active({ \SDMA_Active_Extra(1) , \SDMA_Active_Extra(0) , SDMA_Active_CQ, SDMA_Active_Sen }),
    .SDMA_Done({ \SDMA_Done_Extra(1) , \SDMA_Done_Extra(0) , SDMA_Done_CQ, SDMA_Done_Sen }),
    .SDMA_Req({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .SDMA_Sreq({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .SFBIO(),
    .SPIm_PEnable(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SPIm_PReady(),
    .SPIm_PSlvErr(),
    .SPIm_PWdata({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .SPIm_PWdata_0S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SPIm_PWdata_11S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SPIm_PWdata_14S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SPIm_PWdata_24S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SPIm_PWdata_26S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SPIm_PWrite(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SPIm_Paddr({ \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o , \u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o  }),
    .SPIm_Paddr_6S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SPIm_Paddr_8S(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .SPIm_Prdata(),
    .Sensor_Int(),
    .Sys_Clk0(Sys_Clk0),
    .Sys_Clk0_Rst(Sys_Clk0_Rst),
    .Sys_Clk1(Sys_Clk1),
    .Sys_Clk1_Rst(Sys_Clk1_Rst),
    .Sys_PKfb_Clk(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Sys_PKfb_ClkS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Sys_PKfb_Rst(),
    .Sys_PSel(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .Sys_Pclk(),
    .Sys_Pclk_Rst(),
    .TimeStamp(),
    .WB_CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .WB_CLKS(\u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o ),
    .WB_RST(WB_RST),
    .WBs_ACK(\u_AL4S3B_FPGA_IP.WBs_ACK ),
    .WBs_ADR({ \WBs_ADR(16) , \WBs_ADR(15) , \WBs_ADR(14) , \WBs_ADR(13) , \WBs_ADR(12) , \WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2) , \WBs_ADR(1) , \WBs_ADR(0)  }),
    .WBs_BYTE_STB({ \WBs_BYTE_STB(3) , \WBs_BYTE_STB(2) , \WBs_BYTE_STB(1) , \WBs_BYTE_STB(0)  }),
    .WBs_CYC(\u_AL4S3B_FPGA_IP.WBs_CYC ),
    .WBs_RD(\u_AL4S3B_FPGA_IP.WBs_RD ),
    .WBs_RD_DAT({ \WBs_RD_DAT(31) , \WBs_RD_DAT(30) , \WBs_RD_DAT(29) , \WBs_RD_DAT(28) , \WBs_RD_DAT(27) , \WBs_RD_DAT(26) , \WBs_RD_DAT(25) , \WBs_RD_DAT(24) , \WBs_RD_DAT(23) , \WBs_RD_DAT(22) , \WBs_RD_DAT(21) , \WBs_RD_DAT(20) , \WBs_RD_DAT(19) , \WBs_RD_DAT(18) , \WBs_RD_DAT(17) , \WBs_RD_DAT(16) , \WBs_RD_DAT(15) , \WBs_RD_DAT(14) , \WBs_RD_DAT(13) , \WBs_RD_DAT(12) , \WBs_RD_DAT(11) , \WBs_RD_DAT(10) , \WBs_RD_DAT(9) , \WBs_RD_DAT(8) , \WBs_RD_DAT(7) , \WBs_RD_DAT(6) , \WBs_RD_DAT(5) , \WBs_RD_DAT(4) , \WBs_RD_DAT(3) , \WBs_RD_DAT(2) , \WBs_RD_DAT(1) , \WBs_RD_DAT(0)  }),
    .WBs_STB(\u_AL4S3B_FPGA_IP.WBs_STB ),
    .WBs_WE(\u_AL4S3B_FPGA_IP.WBs_WE ),
    .WBs_WR_DAT({ \WBs_WR_DAT(31) , \WBs_WR_DAT(30) , \WBs_WR_DAT(29) , \WBs_WR_DAT(28) , \WBs_WR_DAT(27) , \WBs_WR_DAT(26) , \WBs_WR_DAT(25) , \WBs_WR_DAT(24) , \WBs_WR_DAT(23) , \WBs_WR_DAT(22) , \WBs_WR_DAT(21) , \WBs_WR_DAT(20) , \WBs_WR_DAT(19) , \WBs_WR_DAT(18) , \WBs_WR_DAT(17) , \WBs_WR_DAT(16) , \WBs_WR_DAT(15) , \WBs_WR_DAT(14) , \WBs_WR_DAT(13) , \WBs_WR_DAT(12) , \WBs_WR_DAT(11) , \WBs_WR_DAT(10) , \WBs_WR_DAT(9) , \WBs_WR_DAT(8) , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  })
  );
endmodule
