#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  9 20:54:40 2020
# Process ID: 17256
# Current directory: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.runs/impl_1
# Command line: vivado.exe -log my_DSP_Hardware_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source my_DSP_Hardware_wrapper.tcl -notrace
# Log file: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.runs/impl_1/my_DSP_Hardware_wrapper.vdi
# Journal file: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source my_DSP_Hardware_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Testbench/DSP_Testbench.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/DA_Converter/DA_Converter.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/AD_Converter/AD_Converter.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/Vector_Length_Mod/Vector_Length_Mod.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/DSP_Filter_Testbench/DSP_Filter_Testbench.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 287.344 ; gain = 38.730
Command: link_design -top my_DSP_Hardware_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.srcs/sources_1/bd/my_DSP_Hardware/ip/my_DSP_Hardware_my_AD_Converter_0_0/my_DSP_Hardware_my_AD_Converter_0_0.dcp' for cell 'my_DSP_Hardware_i/my_AD_Converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.srcs/sources_1/bd/my_DSP_Hardware/ip/my_DSP_Hardware_my_DA_Converter_0_0/my_DSP_Hardware_my_DA_Converter_0_0.dcp' for cell 'my_DSP_Hardware_i/my_DA_Converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.srcs/sources_1/bd/my_DSP_Hardware/ip/my_DSP_Hardware_my_Filter_0_0/my_DSP_Hardware_my_Filter_0_0.dcp' for cell 'my_DSP_Hardware_i/my_Filter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.srcs/sources_1/bd/my_DSP_Hardware/ip/my_DSP_Hardware_my_Vector_Length_Mod_0_0/my_DSP_Hardware_my_Vector_Length_Mod_0_0.dcp' for cell 'my_DSP_Hardware_i/my_Vector_Length_Mod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.srcs/sources_1/bd/my_DSP_Hardware/ip/my_DSP_Hardware_processing_system7_0_0/my_DSP_Hardware_processing_system7_0_0.dcp' for cell 'my_DSP_Hardware_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.srcs/sources_1/bd/my_DSP_Hardware/ip/my_DSP_Hardware_processing_system7_0_0/my_DSP_Hardware_processing_system7_0_0.xdc] for cell 'my_DSP_Hardware_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.srcs/sources_1/bd/my_DSP_Hardware/ip/my_DSP_Hardware_processing_system7_0_0/my_DSP_Hardware_processing_system7_0_0.xdc] for cell 'my_DSP_Hardware_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.srcs/constrs_1/new/Red_Pitaya.xdc]
Finished Parsing XDC File [C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.srcs/constrs_1/new/Red_Pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 633.117 ; gain = 345.773
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 641.254 ; gain = 8.137

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 20522cc44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1146.770 ; gain = 505.516

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 27 inverter(s) to 27 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10f6adefb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1146.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10f6adefb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.623 . Memory (MB): peak = 1146.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1897f0963

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1146.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 117 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1897f0963

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1146.770 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c7890e9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1146.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c7890e9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1146.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1146.770 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c7890e9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1146.770 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c7890e9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1146.770 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c7890e9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1146.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1146.770 ; gain = 513.652
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1146.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.runs/impl_1/my_DSP_Hardware_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file my_DSP_Hardware_wrapper_drc_opted.rpt -pb my_DSP_Hardware_wrapper_drc_opted.pb -rpx my_DSP_Hardware_wrapper_drc_opted.rpx
Command: report_drc -file my_DSP_Hardware_wrapper_drc_opted.rpt -pb my_DSP_Hardware_wrapper_drc_opted.pb -rpx my_DSP_Hardware_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.runs/impl_1/my_DSP_Hardware_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1146.770 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1146.770 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1992f2b2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1146.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1146.770 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15d075765

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1149.016 ; gain = 2.246

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18cb20a0f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18cb20a0f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.637 ; gain = 5.867
Phase 1 Placer Initialization | Checksum: 18cb20a0f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b1478062

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1152.637 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: b6d14c23

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1152.637 ; gain = 5.867
Phase 2 Global Placement | Checksum: e664f925

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e664f925

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c8871f3e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f8305fbb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f8305fbb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: f8305fbb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: f8305fbb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1a2bdfbdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a2bdfbdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a2bdfbdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1a2bdfbdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1152.637 ; gain = 5.867
Phase 3 Detail Placement | Checksum: 1a2bdfbdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1152.637 ; gain = 5.867

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20f72da9d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 20f72da9d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1161.801 ; gain = 15.031
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.324. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15ad765c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.801 ; gain = 15.031
Phase 4.1 Post Commit Optimization | Checksum: 15ad765c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.801 ; gain = 15.031

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15ad765c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.801 ; gain = 15.031

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15ad765c4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.801 ; gain = 15.031

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1bfff29c6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.801 ; gain = 15.031
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bfff29c6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.801 ; gain = 15.031
Ending Placer Task | Checksum: d896c343

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.801 ; gain = 15.031
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1161.801 ; gain = 15.031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1172.797 ; gain = 10.996
INFO: [Common 17-1381] The checkpoint 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.runs/impl_1/my_DSP_Hardware_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file my_DSP_Hardware_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1172.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file my_DSP_Hardware_wrapper_utilization_placed.rpt -pb my_DSP_Hardware_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1172.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file my_DSP_Hardware_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1172.797 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ae6d237 ConstDB: 0 ShapeSum: cdaff10c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11af08a4f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1235.680 ; gain = 62.883
Post Restoration Checksum: NetGraph: bb621fdb NumContArr: 5f8e6a74 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11af08a4f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1235.680 ; gain = 62.883

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11af08a4f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1241.680 ; gain = 68.883

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11af08a4f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1241.680 ; gain = 68.883
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fed227f1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1245.645 ; gain = 72.848
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.743 | TNS=-1.127 | WHS=-0.911 | THS=-19.712|

Phase 2 Router Initialization | Checksum: f76677c5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1247.828 ; gain = 75.031

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d6894483

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1247.855 ; gain = 75.059

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.106 | TNS=-3.700 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1df77f504

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1248.215 ; gain = 75.418
Phase 4 Rip-up And Reroute | Checksum: 1df77f504

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1248.215 ; gain = 75.418

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 211165966

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1248.215 ; gain = 75.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.070 | TNS=-3.652 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 211165966

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1248.215 ; gain = 75.418

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 211165966

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1248.215 ; gain = 75.418
Phase 5 Delay and Skew Optimization | Checksum: 211165966

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1248.215 ; gain = 75.418

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e867244

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1248.215 ; gain = 75.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.070 | TNS=-3.652 | WHS=-3.332 | THS=-42.467|

Phase 6.1 Hold Fix Iter | Checksum: 1605b936e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1248.215 ; gain = 75.418
WARNING: [Route 35-468] The router encountered 2 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/R
	my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/R

Phase 6 Post Hold Fix | Checksum: 2085a7cf7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1248.215 ; gain = 75.418

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.377393 %
  Global Horizontal Routing Utilization  = 0.243336 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2085a7cf7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1248.215 ; gain = 75.418

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2085a7cf7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1249.629 ; gain = 76.832

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a738c1ba

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1249.629 ; gain = 76.832
WARNING: [Route 35-426] Router was unable to fix hold violation on unroutable pins. The router cannot add routing detours to improve hold time because the pins are part of one or more of the following unroutable types: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 20045ab2e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1249.629 ; gain = 76.832
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.070 | TNS=-3.652 | WHS=-3.332 | THS=-42.467|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20045ab2e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1249.629 ; gain = 76.832
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1249.629 ; gain = 76.832

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 1249.629 ; gain = 76.832
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1251.496 ; gain = 1.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.runs/impl_1/my_DSP_Hardware_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file my_DSP_Hardware_wrapper_drc_routed.rpt -pb my_DSP_Hardware_wrapper_drc_routed.pb -rpx my_DSP_Hardware_wrapper_drc_routed.rpx
Command: report_drc -file my_DSP_Hardware_wrapper_drc_routed.rpt -pb my_DSP_Hardware_wrapper_drc_routed.pb -rpx my_DSP_Hardware_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.runs/impl_1/my_DSP_Hardware_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1261.113 ; gain = 6.613
INFO: [runtcl-4] Executing : report_methodology -file my_DSP_Hardware_wrapper_methodology_drc_routed.rpt -pb my_DSP_Hardware_wrapper_methodology_drc_routed.pb -rpx my_DSP_Hardware_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file my_DSP_Hardware_wrapper_methodology_drc_routed.rpt -pb my_DSP_Hardware_wrapper_methodology_drc_routed.pb -rpx my_DSP_Hardware_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/kibii/OneDrive/Studienkolleg/Vivado/Filter_Hardware/Filter_Hardware.runs/impl_1/my_DSP_Hardware_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file my_DSP_Hardware_wrapper_power_routed.rpt -pb my_DSP_Hardware_wrapper_power_summary_routed.pb -rpx my_DSP_Hardware_wrapper_power_routed.rpx
Command: report_power -file my_DSP_Hardware_wrapper_power_routed.rpt -pb my_DSP_Hardware_wrapper_power_summary_routed.pb -rpx my_DSP_Hardware_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file my_DSP_Hardware_wrapper_route_status.rpt -pb my_DSP_Hardware_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file my_DSP_Hardware_wrapper_timing_summary_routed.rpt -pb my_DSP_Hardware_wrapper_timing_summary_routed.pb -rpx my_DSP_Hardware_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file my_DSP_Hardware_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file my_DSP_Hardware_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file my_DSP_Hardware_wrapper_bus_skew_routed.rpt -pb my_DSP_Hardware_wrapper_bus_skew_routed.pb -rpx my_DSP_Hardware_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force my_DSP_Hardware_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: my_DSP_Hardware_i/my_Filter_0/inst/dsp0/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: my_DSP_Hardware_i/my_Filter_0/inst/dsp1/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: my_DSP_Hardware_i/my_Filter_0/inst/dsp2/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: my_DSP_Hardware_i/my_Filter_0/inst/dsp3/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: my_DSP_Hardware_i/my_Filter_0/inst/dsp4/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./my_DSP_Hardware_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1675.535 ; gain = 399.719
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 20:58:49 2020...
