Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Apr 10 10:57:31 2019
| Host         : 500235e510a4 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mitx_petalinux_wrapper_timing_summary_routed.rpt -rpx mitx_petalinux_wrapper_timing_summary_routed.rpx
| Design       : mitx_petalinux_wrapper
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.513     -774.771                    148                 8580        0.050        0.000                      0                 8580        1.100        0.000                       0                  4517  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
pl_clk_p                                                                                    {0.000 2.500}        5.000           200.000         
  clk_out1_mitx_petalinux_clk_wiz_0_1                                                       {0.000 40.690}       81.380          12.288          
    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072                                {0.000 162.761}      325.521         3.072           
  clkfbout_mitx_petalinux_clk_wiz_0_1                                                       {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        3.195        0.000                      0                 3798        0.066        0.000                      0                 3798        4.220        0.000                       0                  1942  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.415        0.000                      0                  869        0.063        0.000                      0                  869       15.590        0.000                       0                   457  
pl_clk_p                                                                                                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out1_mitx_petalinux_clk_wiz_0_1                                                            80.136        0.000                      0                    2        0.320        0.000                      0                    2       40.290        0.000                       0                     4  
    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072                                    154.922        0.000                      0                  285        0.101        0.000                      0                  285      162.361        0.000                       0                   161  
  clkfbout_mitx_petalinux_clk_wiz_0_1                                                            36.540        0.000                      0                 3094        0.050        0.000                      0                 3094       21.590        0.000                       0                  1952  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  clk_out1_mitx_petalinux_clk_wiz_0_1                            76.378        0.000                      0                    1        1.554        0.000                      0                    1  
mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  clkfbout_mitx_petalinux_clk_wiz_0_1                            -5.513     -774.771                    148                  148        0.959        0.000                      0                  148  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        6.908        0.000                      0                  175        0.337        0.000                      0                  175  
**async_default**                                                                           clkfbout_mitx_petalinux_clk_wiz_0_1                                                         clkfbout_mitx_petalinux_clk_wiz_0_1                                                              42.645        0.000                      0                   91        0.243        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.630        0.000                      0                  100        0.249        0.000                      0                  100  
**async_default**                                                                           mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072                                    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072                                        323.313        0.000                      0                   34        0.247        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 1.638ns (26.143%)  route 4.628ns (73.857%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 13.173 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[29])
                                                      1.532     5.279 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[29]
                         net (fo=1, routed)           2.132     7.411    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[61]
    SLICE_X21Y249        LUT3 (Prop_lut3_I0_O)        0.053     7.464 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[29]_INST_0/O
                         net (fo=2, routed)           2.046     9.510    mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[11]
    SLICE_X49Y290        LUT4 (Prop_lut4_I3_O)        0.053     9.563 r  mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=2, routed)           0.449    10.013    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/MEM_DECODE_GEN[0].cs_out_i_reg[0][4]
    SLICE_X49Y290        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.630    13.173    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y290        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                         clock pessimism              0.215    13.388    
                         clock uncertainty           -0.154    13.234    
    SLICE_X49Y290        FDRE (Setup_fdre_C_D)       -0.026    13.208    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.638ns (26.134%)  route 4.630ns (73.866%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 13.173 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[29])
                                                      1.532     5.279 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[29]
                         net (fo=1, routed)           2.132     7.411    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[61]
    SLICE_X21Y249        LUT3 (Prop_lut3_I0_O)        0.053     7.464 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[29]_INST_0/O
                         net (fo=2, routed)           2.046     9.510    mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[11]
    SLICE_X49Y290        LUT4 (Prop_lut4_I3_O)        0.053     9.563 r  mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=2, routed)           0.451    10.015    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/MEM_DECODE_GEN[0].cs_out_i_reg[0][4]
    SLICE_X49Y290        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.630    13.173    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y290        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                         clock pessimism              0.215    13.388    
                         clock uncertainty           -0.154    13.234    
    SLICE_X49Y290        FDRE (Setup_fdre_C_D)       -0.022    13.212    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.212    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 1.767ns (28.619%)  route 4.407ns (71.381%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[7])
                                                      1.532     5.279 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[7]
                         net (fo=1, routed)           2.253     7.532    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[39]
    SLICE_X21Y249        LUT3 (Prop_lut3_I0_O)        0.065     7.597 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[7]_INST_0/O
                         net (fo=2, routed)           2.154     9.751    mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X48Y292        LUT4 (Prop_lut4_I0_O)        0.170     9.921 r  mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=1, routed)           0.000     9.921    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/MEM_DECODE_GEN[0].cs_out_i_reg[0][7]
    SLICE_X48Y292        FDSE                                         r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y292        FDSE                                         r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.215    13.389    
                         clock uncertainty           -0.154    13.235    
    SLICE_X48Y292        FDSE (Setup_fdse_C_D)        0.073    13.308    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         13.308    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.769ns (29.378%)  route 4.253ns (70.622%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 13.173 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[25])
                                                      1.532     5.279 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[25]
                         net (fo=1, routed)           2.051     7.330    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[57]
    SLICE_X21Y249        LUT3 (Prop_lut3_I0_O)        0.068     7.398 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[25]_INST_0/O
                         net (fo=2, routed)           1.772     9.170    mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X49Y290        LUT4 (Prop_lut4_I3_O)        0.169     9.339 r  mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[6]_i_1/O
                         net (fo=2, routed)           0.430     9.769    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/MEM_DECODE_GEN[0].cs_out_i_reg[0][0]
    SLICE_X49Y290        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.630    13.173    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y290        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                         clock pessimism              0.215    13.388    
                         clock uncertainty           -0.154    13.234    
    SLICE_X49Y290        FDRE (Setup_fdre_C_D)       -0.018    13.216    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.216    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 1.638ns (27.346%)  route 4.352ns (72.654%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 13.171 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[28])
                                                      1.532     5.279 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[28]
                         net (fo=1, routed)           2.074     7.353    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[60]
    SLICE_X20Y249        LUT3 (Prop_lut3_I0_O)        0.053     7.406 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[28]_INST_0/O
                         net (fo=2, routed)           1.987     9.393    mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[10]
    SLICE_X49Y289        LUT4 (Prop_lut4_I3_O)        0.053     9.446 r  mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           0.291     9.737    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/MEM_DECODE_GEN[0].cs_out_i_reg[0][3]
    SLICE_X50Y289        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.628    13.171    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y289        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                         clock pessimism              0.215    13.386    
                         clock uncertainty           -0.154    13.232    
    SLICE_X50Y289        FDRE (Setup_fdre_C_D)       -0.018    13.214    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.638ns (27.521%)  route 4.314ns (72.479%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 13.173 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[28])
                                                      1.532     5.279 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[28]
                         net (fo=1, routed)           2.074     7.353    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[60]
    SLICE_X20Y249        LUT3 (Prop_lut3_I0_O)        0.053     7.406 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[28]_INST_0/O
                         net (fo=2, routed)           1.987     9.393    mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[10]
    SLICE_X49Y289        LUT4 (Prop_lut4_I3_O)        0.053     9.446 r  mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           0.253     9.699    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/MEM_DECODE_GEN[0].cs_out_i_reg[0][3]
    SLICE_X49Y290        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.630    13.173    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y290        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                         clock pessimism              0.215    13.388    
                         clock uncertainty           -0.154    13.234    
    SLICE_X49Y290        FDRE (Setup_fdre_C_D)       -0.020    13.214    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.597ns (27.363%)  route 4.239ns (72.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[7])
                                                      1.532     5.279 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[7]
                         net (fo=1, routed)           2.253     7.532    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[39]
    SLICE_X21Y249        LUT3 (Prop_lut3_I0_O)        0.065     7.597 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[7]_INST_0/O
                         net (fo=2, routed)           1.986     9.583    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_wdata[7]
    SLICE_X46Y291        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X46Y291        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]/C
                         clock pessimism              0.215    13.389    
                         clock uncertainty           -0.154    13.235    
    SLICE_X46Y291        FDCE (Setup_fdce_C_D)       -0.113    13.122    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 1.769ns (30.096%)  route 4.109ns (69.904%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 13.173 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[25])
                                                      1.532     5.279 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[25]
                         net (fo=1, routed)           2.051     7.330    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[57]
    SLICE_X21Y249        LUT3 (Prop_lut3_I0_O)        0.068     7.398 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[25]_INST_0/O
                         net (fo=2, routed)           1.772     9.170    mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X49Y290        LUT4 (Prop_lut4_I3_O)        0.169     9.339 r  mitx_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[6]_i_1/O
                         net (fo=2, routed)           0.286     9.625    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/MEM_DECODE_GEN[0].cs_out_i_reg[0][0]
    SLICE_X49Y290        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.630    13.173    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y290        FDRE                                         r  mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                         clock pessimism              0.215    13.388    
                         clock uncertainty           -0.154    13.234    
    SLICE_X49Y290        FDRE (Setup_fdre_C_D)       -0.017    13.217    mitx_petalinux_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.217    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.638ns (28.132%)  route 4.185ns (71.868%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[29])
                                                      1.532     5.279 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[29]
                         net (fo=1, routed)           2.132     7.411    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[61]
    SLICE_X21Y249        LUT3 (Prop_lut3_I0_O)        0.053     7.464 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[29]_INST_0/O
                         net (fo=2, routed)           2.052     9.517    mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[13]
    SLICE_X49Y292        LUT4 (Prop_lut4_I3_O)        0.053     9.570 r  mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.570    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/MEM_DECODE_GEN[0].cs_out_i_reg[0][5]
    SLICE_X49Y292        FDSE                                         r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y292        FDSE                                         r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                         clock pessimism              0.215    13.389    
                         clock uncertainty           -0.154    13.235    
    SLICE_X49Y292        FDSE (Setup_fdse_C_D)        0.034    13.269    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.269    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.463ns (25.973%)  route 4.170ns (74.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WSTRB[1])
                                                      1.400     5.147 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WSTRB[1]
                         net (fo=1, routed)           2.460     7.607    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wstrb[5]
    SLICE_X21Y249        LUT3 (Prop_lut3_I0_O)        0.063     7.670 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wstrb[1]_INST_0/O
                         net (fo=1, routed)           1.710     9.380    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_wstrb[1]
    SLICE_X40Y293        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X40Y293        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[1]/C
                         clock pessimism              0.215    13.391    
                         clock uncertainty           -0.154    13.237    
    SLICE_X40Y293        FDCE (Setup_fdce_C_D)       -0.132    13.105    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  3.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.148ns (52.719%)  route 0.133ns (47.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.849     1.638    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y300        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y300        FDRE (Prop_fdre_C_Q)         0.118     1.756 r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[59]/Q
                         net (fo=1, routed)           0.133     1.889    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[59]
    SLICE_X26Y299        LUT3 (Prop_lut3_I2_O)        0.030     1.919 r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[59]_i_1/O
                         net (fo=1, routed)           0.000     1.919    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[59]
    SLICE_X26Y299        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.016     1.854    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y299        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism             -0.097     1.757    
    SLICE_X26Y299        FDRE (Hold_fdre_C_D)         0.096     1.853    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_araddr_reg_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.620%)  route 0.129ns (56.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.829     1.618    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X43Y300        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y300        FDRE (Prop_fdre_C_Q)         0.100     1.718 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=4, routed)           0.129     1.847    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_araddr[2]
    SLICE_X44Y299        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_araddr_reg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.995     1.833    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X44Y299        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_araddr_reg_r_reg[2]/C
                         clock pessimism             -0.097     1.736    
    SLICE_X44Y299        FDCE (Hold_fdce_C_D)         0.040     1.776    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_araddr_reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.004%)  route 0.144ns (58.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.845     1.634    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y313        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y313        FDRE (Prop_fdre_C_Q)         0.100     1.734 r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.144     1.878    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y313        SRL16E                                       r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.111     1.949    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y313        SRL16E                                       r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.302     1.647    
    SLICE_X30Y313        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.801    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/v_rdata_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.748     1.537    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X45Y294        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/v_rdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y294        FDCE (Prop_fdce_C_Q)         0.100     1.637 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/v_rdata_r_reg[13]/Q
                         net (fo=1, routed)           0.055     1.692    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/v_rdata_r_reg_n_0_[13]
    SLICE_X44Y294        LUT2 (Prop_lut2_I0_O)        0.028     1.720 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.720    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r[13]
    SLICE_X44Y294        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.994     1.832    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X44Y294        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[13]/C
                         clock pessimism             -0.284     1.548    
    SLICE_X44Y294        FDCE (Hold_fdce_C_D)         0.087     1.635    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.744     1.533    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y286        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y286        FDRE (Prop_fdre_C_Q)         0.100     1.633 r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/Q
                         net (fo=1, routed)           0.055     1.688    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[9]
    SLICE_X34Y286        LUT5 (Prop_lut5_I2_O)        0.028     1.716 r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.716    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0_n_0
    SLICE_X34Y286        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.990     1.828    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y286        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.284     1.544    
    SLICE_X34Y286        FDRE (Hold_fdre_C_D)         0.087     1.631    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.744     1.533    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y293        FDRE                                         r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y293        FDRE (Prop_fdre_C_Q)         0.100     1.633 r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[5]/Q
                         net (fo=1, routed)           0.056     1.689    mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_In_reg[0][2]
    SLICE_X50Y293        LUT6 (Prop_lut6_I0_O)        0.028     1.717 r  mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.717    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[5]_0
    SLICE_X50Y293        FDRE                                         r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.990     1.828    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y293        FDRE                                         r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/C
                         clock pessimism             -0.284     1.544    
    SLICE_X50Y293        FDRE (Hold_fdre_C_D)         0.087     1.631    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.748     1.537    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y296        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y296        FDRE (Prop_fdre_C_Q)         0.100     1.637 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.056     1.693    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[16]
    SLICE_X42Y296        LUT3 (Prop_lut3_I2_O)        0.028     1.721 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.721    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X42Y296        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.994     1.832    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y296        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                         clock pessimism             -0.284     1.548    
    SLICE_X42Y296        FDRE (Hold_fdre_C_D)         0.087     1.635    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.826     1.615    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X35Y311        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y311        FDRE (Prop_fdre_C_Q)         0.100     1.715 r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.100     1.815    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X34Y310        SRL16E                                       r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.093     1.931    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y310        SRL16E                                       r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.302     1.629    
    SLICE_X34Y310        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.727    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.755%)  route 0.101ns (50.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.845     1.634    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y313        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y313        FDRE (Prop_fdre_C_Q)         0.100     1.734 r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.101     1.835    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y313        SRL16E                                       r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.111     1.949    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y313        SRL16E                                       r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.302     1.647    
    SLICE_X30Y313        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.745    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.826     1.615    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X35Y311        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y311        FDRE (Prop_fdre_C_Q)         0.100     1.715 r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.100     1.815    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X34Y310        SRL16E                                       r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.093     1.931    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y310        SRL16E                                       r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.302     1.629    
    SLICE_X34Y310        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.724    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         10.000      7.817      RAMB18_X5Y102   mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y16  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X28Y309   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X28Y309   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X28Y309   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X33Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X28Y306   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X29Y306   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X30Y309   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X35Y312   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X26Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X26Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X30Y313   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X30Y313   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X30Y313   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X30Y313   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X30Y313   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X30Y313   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X30Y313   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X30Y313   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X34Y300   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X34Y300   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X34Y305   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X34Y305   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X30Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X34Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X30Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X34Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X30Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X30Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.833ns (18.140%)  route 3.759ns (81.860%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 38.387 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.531     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y283        LUT4 (Prop_lut4_I3_O)        0.053     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.534     8.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X80Y286        LUT6 (Prop_lut6_I1_O)        0.053     8.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X80Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     9.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.717     9.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y285        LUT5 (Prop_lut5_I3_O)        0.053     9.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.977    10.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y284        LUT3 (Prop_lut3_I1_O)        0.053    10.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X82Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.547    38.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.893    39.280    
                         clock uncertainty           -0.035    39.244    
    SLICE_X82Y284        FDRE (Setup_fdre_C_D)        0.071    39.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         39.315    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 28.415    

Slack (MET) :             28.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.833ns (19.435%)  route 3.453ns (80.565%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 38.387 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.531     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y283        LUT4 (Prop_lut4_I3_O)        0.053     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.534     8.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X80Y286        LUT6 (Prop_lut6_I1_O)        0.053     8.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X80Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     9.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.598     9.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X83Y285        LUT5 (Prop_lut5_I4_O)        0.053     9.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.790    10.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X84Y286        LUT3 (Prop_lut3_I1_O)        0.053    10.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000    10.595    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X84Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.547    38.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.901    39.288    
                         clock uncertainty           -0.035    39.252    
    SLICE_X84Y286        FDRE (Setup_fdre_C_D)        0.073    39.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         39.325    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                 28.731    

Slack (MET) :             28.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.833ns (19.485%)  route 3.442ns (80.515%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 38.387 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.531     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y283        LUT4 (Prop_lut4_I3_O)        0.053     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.534     8.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X80Y286        LUT6 (Prop_lut6_I1_O)        0.053     8.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X80Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     9.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.598     9.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X83Y285        LUT5 (Prop_lut5_I4_O)        0.053     9.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.779    10.531    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X84Y286        LUT3 (Prop_lut3_I1_O)        0.053    10.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1_n_0
    SLICE_X84Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.547    38.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/C
                         clock pessimism              0.901    39.288    
                         clock uncertainty           -0.035    39.252    
    SLICE_X84Y286        FDRE (Setup_fdre_C_D)        0.073    39.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         39.325    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                 28.742    

Slack (MET) :             28.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.833ns (19.524%)  route 3.433ns (80.476%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 38.385 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.531     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y283        LUT4 (Prop_lut4_I3_O)        0.053     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.534     8.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X80Y286        LUT6 (Prop_lut6_I1_O)        0.053     8.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X80Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     9.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.717     9.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y285        LUT5 (Prop_lut5_I3_O)        0.053     9.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.652    10.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y283        LUT3 (Prop_lut3_I1_O)        0.053    10.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X84Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.545    38.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.901    39.286    
                         clock uncertainty           -0.035    39.250    
    SLICE_X84Y283        FDRE (Setup_fdre_C_D)        0.072    39.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         39.322    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                 28.747    

Slack (MET) :             28.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.833ns (19.709%)  route 3.393ns (80.291%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 38.385 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.531     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y283        LUT4 (Prop_lut4_I3_O)        0.053     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.534     8.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X80Y286        LUT6 (Prop_lut6_I1_O)        0.053     8.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X80Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     9.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.717     9.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y285        LUT5 (Prop_lut5_I3_O)        0.053     9.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.612    10.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y283        LUT3 (Prop_lut3_I1_O)        0.053    10.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X84Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.545    38.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.901    39.286    
                         clock uncertainty           -0.035    39.250    
    SLICE_X84Y283        FDRE (Setup_fdre_C_D)        0.071    39.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         39.321    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 28.786    

Slack (MET) :             28.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.833ns (19.929%)  route 3.347ns (80.071%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 38.386 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.531     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y283        LUT4 (Prop_lut4_I3_O)        0.053     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.534     8.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X80Y286        LUT6 (Prop_lut6_I1_O)        0.053     8.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X80Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     9.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.870     9.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y285        LUT6 (Prop_lut6_I4_O)        0.053    10.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_3/O
                         net (fo=2, routed)           0.412    10.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_3_n_0
    SLICE_X85Y284        LUT6 (Prop_lut6_I5_O)        0.053    10.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.488    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X85Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.546    38.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.901    39.287    
                         clock uncertainty           -0.035    39.251    
    SLICE_X85Y284        FDRE (Setup_fdre_C_D)        0.035    39.286    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         39.286    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 28.798    

Slack (MET) :             28.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.833ns (19.796%)  route 3.375ns (80.204%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 38.385 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.531     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y283        LUT4 (Prop_lut4_I3_O)        0.053     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.534     8.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X80Y286        LUT6 (Prop_lut6_I1_O)        0.053     8.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X80Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     9.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.717     9.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y285        LUT5 (Prop_lut5_I3_O)        0.053     9.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.593    10.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y283        LUT3 (Prop_lut3_I1_O)        0.053    10.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X84Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.545    38.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.901    39.286    
                         clock uncertainty           -0.035    39.250    
    SLICE_X84Y283        FDRE (Setup_fdre_C_D)        0.073    39.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         39.323    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                 28.807    

Slack (MET) :             28.814ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.833ns (19.733%)  route 3.388ns (80.267%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 38.387 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.922ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.531     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y283        LUT4 (Prop_lut4_I3_O)        0.053     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.534     8.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X80Y286        LUT6 (Prop_lut6_I1_O)        0.053     8.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X80Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     9.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.870     9.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y285        LUT6 (Prop_lut6_I4_O)        0.053    10.023 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_3/O
                         net (fo=2, routed)           0.454    10.477    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_3_n_0
    SLICE_X84Y285        LUT6 (Prop_lut6_I5_O)        0.053    10.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.547    38.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.922    39.309    
                         clock uncertainty           -0.035    39.273    
    SLICE_X84Y285        FDRE (Setup_fdre_C_D)        0.071    39.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         39.344    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 28.814    

Slack (MET) :             28.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.833ns (20.253%)  route 3.280ns (79.747%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 38.385 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.531     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y283        LUT4 (Prop_lut4_I3_O)        0.053     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.534     8.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X80Y286        LUT6 (Prop_lut6_I1_O)        0.053     8.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X80Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     9.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.717     9.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y285        LUT5 (Prop_lut5_I3_O)        0.053     9.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.498    10.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y283        LUT3 (Prop_lut3_I1_O)        0.053    10.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X84Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.545    38.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.901    39.286    
                         clock uncertainty           -0.035    39.250    
    SLICE_X84Y283        FDRE (Setup_fdre_C_D)        0.073    39.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         39.323    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                 28.902    

Slack (MET) :             28.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.833ns (20.292%)  route 3.272ns (79.708%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 38.386 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.531     8.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X81Y283        LUT4 (Prop_lut4_I3_O)        0.053     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.534     8.734    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X80Y286        LUT6 (Prop_lut6_I1_O)        0.053     8.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X80Y286        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     9.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.598     9.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X83Y285        LUT5 (Prop_lut5_I4_O)        0.053     9.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.609    10.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X84Y284        LUT3 (Prop_lut3_I1_O)        0.053    10.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1_n_0
    SLICE_X84Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.546    38.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/C
                         clock pessimism              0.901    39.287    
                         clock uncertainty           -0.035    39.251    
    SLICE_X84Y284        FDRE (Setup_fdre_C_D)        0.071    39.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         39.322    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                 28.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.849%)  route 0.109ns (52.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.699     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y259        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y259        FDCE (Prop_fdce_C_Q)         0.100     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.109     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X88Y259        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.944     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X88Y259        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.608     2.772    
    SLICE_X88Y259        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.638%)  route 0.110ns (52.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.699     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y257        FDCE (Prop_fdce_C_Q)         0.100     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.110     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X88Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.944     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X88Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.608     2.772    
    SLICE_X88Y257        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.895%)  route 0.109ns (52.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.699     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y258        FDCE (Prop_fdce_C_Q)         0.100     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.109     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X88Y258        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.944     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X88Y258        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.608     2.772    
    SLICE_X88Y258        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.667%)  route 0.110ns (52.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.699     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y258        FDCE (Prop_fdce_C_Q)         0.100     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.110     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X88Y258        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.944     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X88Y258        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.608     2.772    
    SLICE_X88Y258        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.547%)  route 0.111ns (48.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.699     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X86Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y257        FDCE (Prop_fdce_C_Q)         0.118     2.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.111     2.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X88Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.944     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X88Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.608     2.772    
    SLICE_X88Y257        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.667%)  route 0.110ns (52.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.699     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y257        FDCE (Prop_fdce_C_Q)         0.100     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.110     2.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X88Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.944     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X88Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.608     2.772    
    SLICE_X88Y257        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.690%)  route 0.110ns (48.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.699     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X86Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y257        FDCE (Prop_fdce_C_Q)         0.118     2.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.110     2.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X88Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.944     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X88Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.608     2.772    
    SLICE_X88Y257        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.513%)  route 0.153ns (60.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.699     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y257        FDCE (Prop_fdce_C_Q)         0.100     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.153     3.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X88Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.944     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X88Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.608     2.772    
    SLICE_X88Y257        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.696     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X87Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y265        FDCE (Prop_fdce_C_Q)         0.100     2.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X87Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.939     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X87Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.620     2.755    
    SLICE_X87Y265        FDCE (Hold_fdce_C_D)         0.047     2.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.701     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y259        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.860 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X83Y259        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.946     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y259        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.622     2.760    
    SLICE_X83Y259        FDPE (Hold_fdpe_C_D)         0.047     2.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X82Y272  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X85Y285  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X82Y271  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X81Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y270  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X79Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y272  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X86Y255  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C      n/a            0.750         33.000      32.250     SLICE_X88Y255  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X88Y258  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pl_clk_p
  To Clock:  pl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1
  To Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.136ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@81.380ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.404ns (40.700%)  route 0.589ns (59.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.875ns = ( 79.506 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.246    -2.191 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.589    -1.603    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X104Y245       LUT2 (Prop_lut2_I0_O)        0.158    -1.445 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000    -1.445    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_0
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    H9                                                0.000    81.380 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    81.380    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    82.303 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    83.452    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531    75.921 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065    77.986    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    78.099 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407    79.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism             -0.563    78.943    
                         clock uncertainty           -0.287    78.656    
    SLICE_X104Y245       FDCE (Setup_fdce_C_D)        0.035    78.691    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                         78.691    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                 80.136    

Slack (MET) :             80.153ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@81.380ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.415ns (41.350%)  route 0.589ns (58.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.875ns = ( 79.506 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.437ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.246    -2.191 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.589    -1.603    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X104Y245       LUT1 (Prop_lut1_I0_O)        0.169    -1.434 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_i_1/O
                         net (fo=1, routed)           0.000    -1.434    mitx_petalinux_i/i2s_block/atg_module_0/inst/p_0_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    H9                                                0.000    81.380 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    81.380    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    82.303 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    83.452    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531    75.921 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065    77.986    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    78.099 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407    79.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                         clock pessimism             -0.563    78.943    
                         clock uncertainty           -0.287    78.656    
    SLICE_X104Y245       FDCE (Setup_fdce_C_D)        0.063    78.719    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg
  -------------------------------------------------------------------
                         required time                         78.719    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                 80.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.160ns (40.545%)  route 0.235ns (59.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.091    -0.563 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.235    -0.328    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X104Y245       LUT1 (Prop_lut1_I0_O)        0.069    -0.259 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_i_1/O
                         net (fo=1, routed)           0.000    -0.259    mitx_petalinux_i/i2s_block/atg_module_0/inst/p_0_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                         clock pessimism              0.033    -0.654    
    SLICE_X104Y245       FDCE (Hold_fdce_C_D)         0.075    -0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.157ns (40.089%)  route 0.235ns (59.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.091    -0.563 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.235    -0.328    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X104Y245       LUT2 (Prop_lut2_I0_O)        0.066    -0.262 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000    -0.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_0
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism              0.033    -0.654    
    SLICE_X104Y245       FDCE (Hold_fdce_C_D)         0.060    -0.594    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mitx_petalinux_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         81.380      79.780     BUFGCTRL_X0Y17   mitx_petalinux_i/audio_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         81.380      80.630     SLICE_X104Y245   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         81.380      80.680     SLICE_X104Y245   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         40.690      40.290     SLICE_X104Y245   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         40.690      40.290     SLICE_X104Y245   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X104Y245   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X104Y245   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X104Y245   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X104Y245   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X104Y245   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X104Y245   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072

Setup :            0  Failing Endpoints,  Worst Slack      154.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      162.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             154.922ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[8].sync_reg_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/D
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 0.866ns (11.868%)  route 6.431ns (88.132%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 164.931 - 162.761 ) 
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.746     1.792    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X92Y273        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[8].sync_reg_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y273        FDRE (Prop_fdre_C_Q)         0.308     2.100 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[8].sync_reg_reg[1][8]/Q
                         net (fo=16, routed)          0.850     2.950    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[8].sync_reg_reg[1]
    SLICE_X93Y268        LUT4 (Prop_lut4_I0_O)        0.053     3.003 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_data1_carry_i_8/O
                         net (fo=2, routed)           0.475     3.478    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_data1_carry_i_8_n_0
    SLICE_X92Y268        LUT5 (Prop_lut5_I2_O)        0.053     3.531 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_data1_carry_i_5/O
                         net (fo=1, routed)           0.000     3.531    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/S[2]
    SLICE_X92Y268        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     3.750 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.750    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry_n_0
    SLICE_X92Y269        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.810 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.810    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__0_n_0
    SLICE_X92Y270        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.870 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.870    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__1_n_0
    SLICE_X92Y271        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.930 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__2/CO[3]
                         net (fo=1, routed)           0.828     4.758    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1
    SLICE_X93Y267        LUT6 (Prop_lut6_I0_O)        0.053     4.811 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_2/O
                         net (fo=1, routed)           4.278     9.089    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_2_n_0
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   160.886    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   161.102 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   162.861    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   162.974 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.957   164.931    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C  (IS_INVERTED)
                         clock pessimism             -0.058   164.874    
                         clock uncertainty           -0.287   164.587    
    OLOGIC_X1Y316        FDRE (Setup_fdre_C_D)       -0.576   164.011    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg
  -------------------------------------------------------------------
                         required time                        164.011    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                154.922    

Slack (MET) :             157.643ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.361ns (8.135%)  route 4.076ns (91.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 164.932 - 162.761 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.761     1.807    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X94Y293        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y293        FDRE (Prop_fdre_C_Q)         0.308     2.115 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          0.482     2.597    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X98Y293        LUT1 (Prop_lut1_I0_O)        0.053     2.650 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          3.595     6.245    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    OLOGIC_X1Y313        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   160.886    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   161.102 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   162.861    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   162.974 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.958   164.932    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y313        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.058   164.875    
                         clock uncertainty           -0.287   164.588    
    OLOGIC_X1Y313        FDRE (Setup_fdre_C_R)       -0.700   163.888    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg
  -------------------------------------------------------------------
                         required time                        163.888    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                157.643    

Slack (MET) :             157.973ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/CE
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.361ns (8.271%)  route 4.003ns (91.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns = ( 164.931 - 162.761 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.761     1.807    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X94Y293        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y293        FDRE (Prop_fdre_C_Q)         0.308     2.115 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          0.762     2.877    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/db[12].sync_reg_reg[1][12]
    SLICE_X114Y297       LUT3 (Prop_lut3_I2_O)        0.053     2.930 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_1/O
                         net (fo=1, routed)           3.242     6.172    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_1_n_0
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   160.886    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   161.102 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   162.861    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   162.974 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.957   164.931    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C  (IS_INVERTED)
                         clock pessimism             -0.058   164.874    
                         clock uncertainty           -0.287   164.587    
    OLOGIC_X1Y316        FDRE (Setup_fdre_C_CE)      -0.442   164.145    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg
  -------------------------------------------------------------------
                         required time                        164.145    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                157.973    

Slack (MET) :             159.217ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.361ns (12.621%)  route 2.499ns (87.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 164.515 - 162.761 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.761     1.807    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X94Y293        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y293        FDRE (Prop_fdre_C_Q)         0.308     2.115 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          0.482     2.597    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X98Y293        LUT1 (Prop_lut1_I0_O)        0.053     2.650 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          2.018     4.667    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X91Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   160.886    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   161.102 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   162.861    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   162.974 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.541   164.515    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X91Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.021   164.537    
                         clock uncertainty           -0.287   164.250    
    SLICE_X91Y263        FDRE (Setup_fdre_C_R)       -0.365   163.885    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[9]
  -------------------------------------------------------------------
                         required time                        163.885    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                159.217    

Slack (MET) :             159.259ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.975ns  (logic 0.407ns (13.679%)  route 2.568ns (86.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 327.272 - 325.521 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 164.562 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577   160.323    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269   160.592 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095   162.687    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   162.807 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.755   164.562    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X97Y265        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y265        FDRE (Prop_fdre_C_Q)         0.249   164.811 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=10, routed)          0.971   165.782    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X106Y260       LUT4 (Prop_lut4_I0_O)        0.158   165.940 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.597   167.537    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X94Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.537   327.272    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X94Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
                         clock pessimism              0.030   327.302    
                         clock uncertainty           -0.287   327.015    
    SLICE_X94Y263        FDRE (Setup_fdre_C_CE)      -0.219   326.796    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                        326.796    
                         arrival time                        -167.537    
  -------------------------------------------------------------------
                         slack                                159.259    

Slack (MET) :             159.259ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.975ns  (logic 0.407ns (13.679%)  route 2.568ns (86.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 327.272 - 325.521 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 164.562 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577   160.323    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269   160.592 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095   162.687    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   162.807 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.755   164.562    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X97Y265        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y265        FDRE (Prop_fdre_C_Q)         0.249   164.811 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=10, routed)          0.971   165.782    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X106Y260       LUT4 (Prop_lut4_I0_O)        0.158   165.940 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.597   167.537    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X94Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.537   327.272    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X94Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                         clock pessimism              0.030   327.302    
                         clock uncertainty           -0.287   327.015    
    SLICE_X94Y263        FDRE (Setup_fdre_C_CE)      -0.219   326.796    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                        326.796    
                         arrival time                        -167.537    
  -------------------------------------------------------------------
                         slack                                159.259    

Slack (MET) :             159.327ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.361ns (13.131%)  route 2.388ns (86.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 164.514 - 162.761 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.761     1.807    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X94Y293        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y293        FDRE (Prop_fdre_C_Q)         0.308     2.115 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          0.482     2.597    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X98Y293        LUT1 (Prop_lut1_I0_O)        0.053     2.650 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.907     4.556    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X95Y259        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   160.886    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   161.102 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   162.861    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   162.974 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.540   164.514    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X95Y259        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.021   164.536    
                         clock uncertainty           -0.287   164.249    
    SLICE_X95Y259        FDRE (Setup_fdre_C_R)       -0.365   163.884    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[4]
  -------------------------------------------------------------------
                         required time                        163.884    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                159.327    

Slack (MET) :             159.327ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.361ns (13.131%)  route 2.388ns (86.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 164.514 - 162.761 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.761     1.807    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X94Y293        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y293        FDRE (Prop_fdre_C_Q)         0.308     2.115 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          0.482     2.597    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X98Y293        LUT1 (Prop_lut1_I0_O)        0.053     2.650 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.907     4.556    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X95Y259        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   160.886    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   161.102 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   162.861    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   162.974 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.540   164.514    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X95Y259        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.021   164.536    
                         clock uncertainty           -0.287   164.249    
    SLICE_X95Y259        FDRE (Setup_fdre_C_R)       -0.365   163.884    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[7]
  -------------------------------------------------------------------
                         required time                        163.884    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                159.327    

Slack (MET) :             159.346ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.863ns  (logic 0.407ns (14.213%)  route 2.456ns (85.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 327.272 - 325.521 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 164.562 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577   160.323    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269   160.592 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095   162.687    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   162.807 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.755   164.562    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X97Y265        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y265        FDRE (Prop_fdre_C_Q)         0.249   164.811 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=10, routed)          0.971   165.782    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X106Y260       LUT4 (Prop_lut4_I0_O)        0.158   165.940 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.485   167.425    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X97Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.537   327.272    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X97Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/C
                         clock pessimism              0.030   327.302    
                         clock uncertainty           -0.287   327.015    
    SLICE_X97Y263        FDRE (Setup_fdre_C_CE)      -0.244   326.771    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                        326.771    
                         arrival time                        -167.425    
  -------------------------------------------------------------------
                         slack                                159.346    

Slack (MET) :             159.346ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.863ns  (logic 0.407ns (14.213%)  route 2.456ns (85.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 327.272 - 325.521 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 164.562 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577   160.323    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269   160.592 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095   162.687    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   162.807 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.755   164.562    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X97Y265        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y265        FDRE (Prop_fdre_C_Q)         0.249   164.811 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=10, routed)          0.971   165.782    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X106Y260       LUT4 (Prop_lut4_I0_O)        0.158   165.940 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.485   167.425    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X97Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.537   327.272    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X97Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
                         clock pessimism              0.030   327.302    
                         clock uncertainty           -0.287   327.015    
    SLICE_X97Y263        FDRE (Setup_fdre_C_CE)      -0.244   326.771    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                        326.771    
                         arrival time                        -167.425    
  -------------------------------------------------------------------
                         slack                                159.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.107ns (22.438%)  route 0.370ns (77.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.689     1.051    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X106Y256       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y256       FDRE (Prop_fdre_C_Q)         0.107     1.158 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.370     1.528    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][5]
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.974     1.508    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220     1.287    
    RAMB18_X5Y102        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.139     1.426    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.107ns (21.346%)  route 0.394ns (78.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.689     1.051    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X106Y256       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y256       FDRE (Prop_fdre_C_Q)         0.107     1.158 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.394     1.552    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][3]
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.974     1.508    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220     1.287    
    RAMB18_X5Y102        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.147     1.434    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.118ns (21.156%)  route 0.440ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.689     1.051    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X106Y256       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y256       FDRE (Prop_fdre_C_Q)         0.118     1.169 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.440     1.609    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][4]
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.974     1.508    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220     1.287    
    RAMB18_X5Y102        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.470    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.107ns (19.685%)  route 0.437ns (80.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.689     1.051    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X106Y254       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDRE (Prop_fdre_C_Q)         0.107     1.158 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=4, routed)           0.437     1.594    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][0]
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.974     1.508    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220     1.287    
    RAMB18_X5Y102        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.147     1.434    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.100ns (15.923%)  route 0.528ns (84.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.689     1.051    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X105Y256       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y256       FDRE (Prop_fdre_C_Q)         0.100     1.151 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.528     1.679    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][2]
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.974     1.508    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220     1.287    
    RAMB18_X5Y102        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.470    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.128ns (23.473%)  route 0.417ns (76.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.688     1.050    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X105Y259       FDSE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y259       FDSE (Prop_fdse_C_Q)         0.100     1.150 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/Q
                         net (fo=4, routed)           0.108     1.258    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg
    SLICE_X104Y259       LUT4 (Prop_lut4_I3_O)        0.028     1.286 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.309     1.595    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gpregsm1.curr_fwft_state_reg[0]
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.974     1.508    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X5Y102        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220     1.287    
    RAMB18_X5Y102        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.383    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.171ns (40.036%)  route 0.256ns (59.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.687     1.049    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X106Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y260       FDRE (Prop_fdre_C_Q)         0.107     1.156 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=8, routed)           0.084     1.239    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X106Y260       LUT4 (Prop_lut4_I1_O)        0.064     1.303 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.173     1.476    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X100Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.933     1.467    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X100Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
                         clock pessimism             -0.220     1.247    
    SLICE_X100Y260       FDRE (Hold_fdre_C_CE)        0.010     1.257    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.315%)  route 0.152ns (58.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.689     1.051    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X106Y256       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y256       FDRE (Prop_fdre_C_Q)         0.107     1.158 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.152     1.310    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gc0.count_d1_reg[5][5]
    SLICE_X108Y257       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.936     1.470    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X108Y257       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                         clock pessimism             -0.385     1.085    
    SLICE_X108Y257       FDCE (Hold_fdce_C_D)        -0.004     1.081    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.145ns (41.036%)  route 0.208ns (58.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.689     1.051    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X106Y254       FDSE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y254       FDSE (Prop_fdse_C_Q)         0.118     1.169 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=8, routed)           0.208     1.377    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X106Y256       LUT3 (Prop_lut3_I0_O)        0.027     1.404 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.404    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[2]
    SLICE_X106Y256       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.935     1.469    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X106Y256       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.404     1.065    
    SLICE_X106Y256       FDRE (Hold_fdre_C_D)         0.096     1.161    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.155ns (42.774%)  route 0.207ns (57.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.691     1.053    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X112Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y260       FDRE (Prop_fdre_C_Q)         0.091     1.144 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.207     1.351    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/out
    SLICE_X110Y260       LUT5 (Prop_lut5_I1_O)        0.064     1.415 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1/O
                         net (fo=1, routed)           0.000     1.415    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1_n_0
    SLICE_X110Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.935     1.469    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X110Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                         clock pessimism             -0.385     1.084    
    SLICE_X110Y260       FDRE (Hold_fdre_C_D)         0.087     1.171    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         325.521     323.338    RAMB18_X5Y102   mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         325.521     323.921    BUFGCTRL_X0Y0   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.249         325.521     324.272    OLOGIC_X1Y316   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C
Min Period        n/a     FDRE/C              n/a            1.249         325.521     324.272    OLOGIC_X1Y313   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X108Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X108Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         162.761     162.361    SLICE_X104Y253  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         162.761     162.361    SLICE_X104Y253  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         162.761     162.361    SLICE_X104Y253  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         162.761     162.361    SLICE_X104Y253  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X100Y267  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X100Y267  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X97Y265   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X97Y265   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X93Y263   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X93Y263   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X106Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X108Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         162.761     162.411    SLICE_X108Y255  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1
  To Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.540ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 0.842ns (10.456%)  route 7.211ns (89.544%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 43.285 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.749    -2.265    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X90Y270        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y270        FDRE (Prop_fdre_C_Q)         0.308    -1.957 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=152, routed)         3.991     2.033    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X107Y266       LUT2 (Prop_lut2_I1_O)        0.070     2.103 f  u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_3/O
                         net (fo=2, routed)           0.556     2.660    u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_3_n_0
    SLICE_X107Y267       LUT6 (Prop_lut6_I4_O)        0.169     2.829 f  u_ila_0/inst/ila_core_inst/u_ila_regs/curr_read_block[2]_i_4/O
                         net (fo=1, routed)           0.633     3.462    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[3]_0
    SLICE_X106Y263       LUT6 (Prop_lut6_I1_O)        0.053     3.515 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2/O
                         net (fo=3, routed)           0.656     4.171    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0
    SLICE_X100Y261       LUT5 (Prop_lut5_I3_O)        0.069     4.240 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=3, routed)           0.704     4.944    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X96Y260        LUT4 (Prop_lut4_I1_O)        0.173     5.117 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.670     5.787    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_5
    RAMB36_X5Y53         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.567    43.285    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X5Y53         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.536    42.749    
                         clock uncertainty           -0.116    42.634    
    RAMB36_X5Y53         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.306    42.328    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.328    
                         arrival time                          -5.787    
  -------------------------------------------------------------------
                         slack                                 36.540    

Slack (MET) :             36.621ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.842ns (10.556%)  route 7.134ns (89.444%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns = ( 43.289 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.749    -2.265    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X90Y270        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y270        FDRE (Prop_fdre_C_Q)         0.308    -1.957 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=152, routed)         3.991     2.033    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X107Y266       LUT2 (Prop_lut2_I1_O)        0.070     2.103 f  u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_3/O
                         net (fo=2, routed)           0.556     2.660    u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_3_n_0
    SLICE_X107Y267       LUT6 (Prop_lut6_I4_O)        0.169     2.829 f  u_ila_0/inst/ila_core_inst/u_ila_regs/curr_read_block[2]_i_4/O
                         net (fo=1, routed)           0.633     3.462    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[3]_0
    SLICE_X106Y263       LUT6 (Prop_lut6_I1_O)        0.053     3.515 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2/O
                         net (fo=3, routed)           0.656     4.171    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0
    SLICE_X100Y261       LUT5 (Prop_lut5_I3_O)        0.069     4.240 f  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=3, routed)           0.688     4.928    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X96Y260        LUT3 (Prop_lut3_I1_O)        0.173     5.101 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.610     5.711    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_4
    RAMB36_X5Y52         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.571    43.289    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X5Y52         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.536    42.753    
                         clock uncertainty           -0.116    42.638    
    RAMB36_X5Y52         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.306    42.332    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.332    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 36.621    

Slack (MET) :             37.735ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.520ns (7.560%)  route 6.358ns (92.440%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 43.251 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.749    -2.265    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X90Y270        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y270        FDRE (Prop_fdre_C_Q)         0.308    -1.957 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=152, routed)         4.048     2.091    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X107Y269       LUT6 (Prop_lut6_I0_O)        0.053     2.144 r  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.421     2.565    u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X107Y267       LUT6 (Prop_lut6_I5_O)        0.053     2.618 f  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.508     3.126    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X105Y262       LUT5 (Prop_lut5_I0_O)        0.053     3.179 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__7/O
                         net (fo=12, routed)          0.919     4.099    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X103Y263       LUT2 (Prop_lut2_I1_O)        0.053     4.152 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.461     4.613    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X101Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.533    43.251    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X101Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism             -0.544    42.708    
                         clock uncertainty           -0.116    42.592    
    SLICE_X101Y263       FDRE (Setup_fdre_C_CE)      -0.244    42.348    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         42.348    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                 37.735    

Slack (MET) :             37.735ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.520ns (7.560%)  route 6.358ns (92.440%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 43.251 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.749    -2.265    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X90Y270        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y270        FDRE (Prop_fdre_C_Q)         0.308    -1.957 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=152, routed)         4.048     2.091    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X107Y269       LUT6 (Prop_lut6_I0_O)        0.053     2.144 r  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.421     2.565    u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X107Y267       LUT6 (Prop_lut6_I5_O)        0.053     2.618 f  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.508     3.126    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X105Y262       LUT5 (Prop_lut5_I0_O)        0.053     3.179 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__7/O
                         net (fo=12, routed)          0.919     4.099    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X103Y263       LUT2 (Prop_lut2_I1_O)        0.053     4.152 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.461     4.613    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X101Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.533    43.251    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X101Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism             -0.544    42.708    
                         clock uncertainty           -0.116    42.592    
    SLICE_X101Y263       FDRE (Setup_fdre_C_CE)      -0.244    42.348    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         42.348    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                 37.735    

Slack (MET) :             37.769ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.520ns (7.572%)  route 6.347ns (92.428%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 43.249 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.749    -2.265    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X90Y270        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y270        FDRE (Prop_fdre_C_Q)         0.308    -1.957 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=152, routed)         4.048     2.091    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X107Y269       LUT6 (Prop_lut6_I0_O)        0.053     2.144 r  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.421     2.565    u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X107Y267       LUT6 (Prop_lut6_I5_O)        0.053     2.618 f  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.508     3.126    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X105Y262       LUT5 (Prop_lut5_I0_O)        0.053     3.179 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__7/O
                         net (fo=12, routed)          0.919     4.099    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X103Y263       LUT2 (Prop_lut2_I1_O)        0.053     4.152 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.450     4.602    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X102Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.531    43.249    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X102Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism             -0.544    42.706    
                         clock uncertainty           -0.116    42.590    
    SLICE_X102Y263       FDRE (Setup_fdre_C_CE)      -0.219    42.371    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         42.371    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                 37.769    

Slack (MET) :             37.769ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.520ns (7.572%)  route 6.347ns (92.428%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 43.249 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.749    -2.265    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X90Y270        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y270        FDRE (Prop_fdre_C_Q)         0.308    -1.957 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=152, routed)         4.048     2.091    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X107Y269       LUT6 (Prop_lut6_I0_O)        0.053     2.144 r  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.421     2.565    u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X107Y267       LUT6 (Prop_lut6_I5_O)        0.053     2.618 f  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.508     3.126    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X105Y262       LUT5 (Prop_lut5_I0_O)        0.053     3.179 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__7/O
                         net (fo=12, routed)          0.919     4.099    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X103Y263       LUT2 (Prop_lut2_I1_O)        0.053     4.152 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.450     4.602    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X102Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.531    43.249    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X102Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism             -0.544    42.706    
                         clock uncertainty           -0.116    42.590    
    SLICE_X102Y263       FDRE (Setup_fdre_C_CE)      -0.219    42.371    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         42.371    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                 37.769    

Slack (MET) :             37.769ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.520ns (7.572%)  route 6.347ns (92.428%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 43.249 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.749    -2.265    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X90Y270        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y270        FDRE (Prop_fdre_C_Q)         0.308    -1.957 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=152, routed)         4.048     2.091    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X107Y269       LUT6 (Prop_lut6_I0_O)        0.053     2.144 r  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.421     2.565    u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X107Y267       LUT6 (Prop_lut6_I5_O)        0.053     2.618 f  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.508     3.126    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X105Y262       LUT5 (Prop_lut5_I0_O)        0.053     3.179 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__7/O
                         net (fo=12, routed)          0.919     4.099    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X103Y263       LUT2 (Prop_lut2_I1_O)        0.053     4.152 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.450     4.602    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X102Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.531    43.249    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X102Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.544    42.706    
                         clock uncertainty           -0.116    42.590    
    SLICE_X102Y263       FDRE (Setup_fdre_C_CE)      -0.219    42.371    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         42.371    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                 37.769    

Slack (MET) :             37.769ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.520ns (7.572%)  route 6.347ns (92.428%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 43.249 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.749    -2.265    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X90Y270        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y270        FDRE (Prop_fdre_C_Q)         0.308    -1.957 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=152, routed)         4.048     2.091    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X107Y269       LUT6 (Prop_lut6_I0_O)        0.053     2.144 r  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.421     2.565    u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X107Y267       LUT6 (Prop_lut6_I5_O)        0.053     2.618 f  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.508     3.126    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X105Y262       LUT5 (Prop_lut5_I0_O)        0.053     3.179 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__7/O
                         net (fo=12, routed)          0.919     4.099    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X103Y263       LUT2 (Prop_lut2_I1_O)        0.053     4.152 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.450     4.602    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X102Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.531    43.249    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X102Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism             -0.544    42.706    
                         clock uncertainty           -0.116    42.590    
    SLICE_X102Y263       FDRE (Setup_fdre_C_CE)      -0.219    42.371    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         42.371    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                 37.769    

Slack (MET) :             37.769ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 0.520ns (7.572%)  route 6.347ns (92.428%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 43.249 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.749    -2.265    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X90Y270        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y270        FDRE (Prop_fdre_C_Q)         0.308    -1.957 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=152, routed)         4.048     2.091    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X107Y269       LUT6 (Prop_lut6_I0_O)        0.053     2.144 r  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.421     2.565    u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X107Y267       LUT6 (Prop_lut6_I5_O)        0.053     2.618 f  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.508     3.126    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X105Y262       LUT5 (Prop_lut5_I0_O)        0.053     3.179 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__7/O
                         net (fo=12, routed)          0.919     4.099    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X103Y263       LUT2 (Prop_lut2_I1_O)        0.053     4.152 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.450     4.602    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X102Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.531    43.249    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X102Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism             -0.544    42.706    
                         clock uncertainty           -0.116    42.590    
    SLICE_X102Y263       FDRE (Setup_fdre_C_CE)      -0.219    42.371    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         42.371    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                 37.769    

Slack (MET) :             37.888ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 0.520ns (7.734%)  route 6.204ns (92.266%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 43.249 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.265ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.749    -2.265    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X90Y270        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y270        FDRE (Prop_fdre_C_Q)         0.308    -1.957 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=152, routed)         4.048     2.091    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X107Y269       LUT6 (Prop_lut6_I0_O)        0.053     2.144 r  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.421     2.565    u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X107Y267       LUT6 (Prop_lut6_I5_O)        0.053     2.618 f  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.508     3.126    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[4]
    SLICE_X105Y262       LUT5 (Prop_lut5_I0_O)        0.053     3.179 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__7/O
                         net (fo=12, routed)          0.919     4.099    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X103Y263       LUT2 (Prop_lut2_I1_O)        0.053     4.152 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.307     4.458    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X103Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.531    43.249    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X103Y263       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism             -0.544    42.706    
                         clock uncertainty           -0.116    42.590    
    SLICE_X103Y263       FDRE (Setup_fdre_C_CE)      -0.244    42.346    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         42.346    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 37.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/trace_data_ack_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.796%)  route 0.178ns (58.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.590ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.685    -0.576    u_ila_0/inst/ila_core_inst/s_dclk
    SLICE_X101Y261       FDRE                                         r  u_ila_0/inst/ila_core_inst/trace_data_ack_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y261       FDRE (Prop_fdre_C_Q)         0.100    -0.476 f  u_ila_0/inst/ila_core_inst/trace_data_ack_reg[1]/Q
                         net (fo=2, routed)           0.178    -0.297    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/trace_data_ack_reg[1][0]
    SLICE_X105Y262       LUT5 (Prop_lut5_I4_O)        0.028    -0.269 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[2]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.269    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[2]
    SLICE_X105Y262       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.929    -0.590    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X105Y262       FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]/C
                         clock pessimism              0.211    -0.380    
    SLICE_X105Y262       FDRE (Hold_fdre_C_D)         0.060    -0.320    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][58]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.986%)  route 0.157ns (57.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.687    -0.574    u_ila_0/inst/ila_core_inst/out
    SLICE_X92Y266        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.118    -0.456 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][58]/Q
                         net (fo=1, routed)           0.157    -0.299    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[4]
    RAMB36_X5Y53         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.964    -0.556    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X5Y53         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.046    -0.510    
    RAMB36_X5Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155    -0.355    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.476%)  route 0.166ns (58.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.688    -0.573    u_ila_0/inst/ila_core_inst/out
    SLICE_X96Y258        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y258        FDRE (Prop_fdre_C_Q)         0.118    -0.455 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/Q
                         net (fo=1, routed)           0.166    -0.288    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[10]
    RAMB18_X5Y103        RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.972    -0.548    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB18_X5Y103        RAMB18E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.046    -0.502    
    RAMB18_X5Y103        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.155    -0.347    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.331%)  route 0.167ns (58.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.683    -0.578    u_ila_0/inst/ila_core_inst/out
    SLICE_X96Y267        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y267        FDRE (Prop_fdre_C_Q)         0.118    -0.460 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][64]/Q
                         net (fo=1, routed)           0.167    -0.292    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[10]
    RAMB36_X5Y53         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.964    -0.556    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X5Y53         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.046    -0.510    
    RAMB36_X5Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155    -0.355    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][66]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.118ns (41.187%)  route 0.168ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.683    -0.578    u_ila_0/inst/ila_core_inst/out
    SLICE_X96Y267        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y267        FDRE (Prop_fdre_C_Q)         0.118    -0.460 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][66]/Q
                         net (fo=1, routed)           0.168    -0.291    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[12]
    RAMB36_X5Y53         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.964    -0.556    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X5Y53         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.046    -0.510    
    RAMB36_X5Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155    -0.355    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.118ns (40.144%)  route 0.176ns (59.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.687    -0.574    u_ila_0/inst/ila_core_inst/out
    SLICE_X94Y261        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y261        FDRE (Prop_fdre_C_Q)         0.118    -0.456 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/Q
                         net (fo=1, routed)           0.176    -0.280    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][23]
    RAMB36_X5Y52         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.968    -0.552    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X5Y52         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.046    -0.506    
    RAMB36_X5Y52         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155    -0.351    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.171ns (47.696%)  route 0.188ns (52.304%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.682    -0.579    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X104Y266       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y266       FDRE (Prop_fdre_C_Q)         0.100    -0.479 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.188    -0.291    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout[3]
    SLICE_X102Y266       LUT5 (Prop_lut5_I4_O)        0.028    -0.263 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[3]_i_2_n_0
    SLICE_X102Y266       MUXF7 (Prop_muxf7_I0_O)      0.043    -0.220 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_8
    SLICE_X102Y266       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.924    -0.595    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X102Y266       FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/C
                         clock pessimism              0.211    -0.385    
    SLICE_X102Y266       FDRE (Hold_fdre_C_D)         0.092    -0.293    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][60]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.833%)  route 0.149ns (58.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.687    -0.574    u_ila_0/inst/ila_core_inst/out
    SLICE_X92Y266        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_fdre_C_Q)         0.107    -0.467 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][60]/Q
                         net (fo=1, routed)           0.149    -0.318    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[6]
    RAMB36_X5Y53         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.964    -0.556    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X5Y53         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.046    -0.510    
    RAMB36_X5Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.119    -0.391    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.118ns (40.026%)  route 0.177ns (59.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.691    -0.570    u_ila_0/inst/ila_core_inst/out
    SLICE_X92Y259        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y259        FDRE (Prop_fdre_C_Q)         0.118    -0.452 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/Q
                         net (fo=1, routed)           0.177    -0.275    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][1]
    RAMB36_X5Y52         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.968    -0.552    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X5Y52         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.046    -0.506    
    RAMB36_X5Y52         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.351    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.752%)  route 0.105ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.692    -0.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X87Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y267        FDRE (Prop_fdre_C_Q)         0.100    -0.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.105    -0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X88Y266        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.936    -0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X88Y266        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.028    -0.556    
    SLICE_X88Y266        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mitx_petalinux_clk_wiz_0_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.495         45.000      42.505     RAMB36_X5Y53     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK   n/a            2.495         45.000      42.505     RAMB36_X5Y53     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK   n/a            2.495         45.000      42.505     RAMB18_X5Y103    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK   n/a            2.495         45.000      42.505     RAMB18_X5Y103    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.495         45.000      42.505     RAMB36_X5Y52     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK   n/a            2.495         45.000      42.505     RAMB36_X5Y52     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I               n/a            1.600         45.000      43.400     BUFGCTRL_X0Y18   mitx_petalinux_i/audio_pll/inst/clkf_buf/I
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period        n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBIN
Min Period        n/a     FDRE/C               n/a            0.750         45.000      44.250     SLICE_X82Y273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       45.000      168.360    MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
Low Pulse Width   Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK           n/a            0.910         22.500      21.590     SLICE_X88Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X84Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK           n/a            0.910         22.500      21.590     SLICE_X84Y267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.378ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@244.141ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        4.312ns  (logic 0.173ns (4.012%)  route 4.139ns (95.988%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.875ns = ( 242.266 - 244.141 ) 
    Source Clock Delay      (SCD):    -2.168ns = ( 160.592 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.733ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577   160.323    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269   160.592 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095   162.687    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   162.807 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.044   164.851    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X104Y245       LUT2 (Prop_lut2_I1_O)        0.053   164.904 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000   164.904    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_0
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    244.141   244.141 r  
    H9                                                0.000   244.141 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   244.141    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   245.063 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   246.212    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   238.681 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   240.746    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   240.859 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   242.266    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism             -0.733   241.533    
                         clock uncertainty           -0.287   241.246    
    SLICE_X104Y245       FDCE (Setup_fdce_C_D)        0.035   241.281    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                        241.281    
                         arrival time                        -164.904    
  -------------------------------------------------------------------
                         slack                                 76.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.554ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        1.740ns  (logic 0.054ns (3.104%)  route 1.686ns (96.896%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 162.074 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 162.207 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397   163.158 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   163.661    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189   160.472 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002   161.474    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   161.500 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607   162.107    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100   162.207 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890   163.096    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   163.122 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.796   163.919    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X104Y245       LUT2 (Prop_lut2_I1_O)        0.028   163.947 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000   163.947    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_0
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479   163.239 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   163.792    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658   160.134 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077   161.211    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   161.241 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833   162.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism              0.259   162.333    
    SLICE_X104Y245       FDCE (Hold_fdce_C_D)         0.060   162.393    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                       -162.393    
                         arrival time                         163.947    
  -------------------------------------------------------------------
                         slack                                  1.554    





---------------------------------------------------------------------------------------------------
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1

Setup :          148  Failing Endpoints,  Worst Slack       -5.513ns,  Total Violation     -774.771ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.513ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.134ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@32715.002ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@32714.867ns)
  Data Path Delay:        0.748ns  (logic 0.272ns (36.341%)  route 0.476ns (63.660%))
  Logic Levels:           0  
  Clock Path Skew:        -4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 32713.256 - 32715.002 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 32716.668 - 32714.867 ) 
    Clock Pessimism Removal (CPR):    -0.889ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                  32714.867 32714.867 f  
    H9                                                0.000 32714.867 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32714.867    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041 32715.908 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230 32717.139    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619 32708.520 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214 32710.734    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120 32710.854 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577 32712.430    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269 32712.699 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095 32714.793    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120 32714.912 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.755 32716.668    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X93Y266        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y266        FDRE (Prop_fdre_C_Q)         0.272 32716.939 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[18]/Q
                         net (fo=3, routed)           0.476 32717.416    u_ila_0/inst/ila_core_inst/probe3[18]
    SLICE_X92Y266        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                  32715.002 32715.002 r  
    H9                                                0.000 32715.002 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32715.002    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922 32715.924 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149 32717.072    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531 32709.541 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065 32711.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113 32711.719 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.536 32713.254    u_ila_0/inst/ila_core_inst/out
    SLICE_X92Y266        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/CLK
                         clock pessimism             -0.889 32712.365    
                         clock uncertainty           -0.407 32711.959    
    SLICE_X92Y266        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.056 32711.902    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8
  -------------------------------------------------------------------
                         required time                      32711.904    
                         arrival time                       -32717.416    
  -------------------------------------------------------------------
                         slack                                 -5.513    

Slack (VIOLATED) :        -5.510ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.134ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@32715.002ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@32714.867ns)
  Data Path Delay:        0.754ns  (logic 0.272ns (36.070%)  route 0.482ns (63.931%))
  Logic Levels:           0  
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 32713.254 - 32715.002 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 32716.668 - 32714.867 ) 
    Clock Pessimism Removal (CPR):    -0.889ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                  32714.867 32714.867 f  
    H9                                                0.000 32714.867 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32714.867    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041 32715.908 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230 32717.139    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619 32708.520 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214 32710.734    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120 32710.854 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577 32712.430    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269 32712.699 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095 32714.793    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120 32714.912 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.755 32716.668    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X97Y265        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y265        FDRE (Prop_fdre_C_Q)         0.272 32716.939 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[0]/Q
                         net (fo=15, routed)          0.482 32717.422    u_ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X98Y264        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                  32715.002 32715.002 r  
    H9                                                0.000 32715.002 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32715.002    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922 32715.924 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149 32717.072    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531 32709.541 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065 32711.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113 32711.719 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.533 32713.252    u_ila_0/inst/ila_core_inst/out
    SLICE_X98Y264        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
                         clock pessimism             -0.889 32712.363    
                         clock uncertainty           -0.407 32711.957    
    SLICE_X98Y264        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044 32711.912    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8
  -------------------------------------------------------------------
                         required time                      32711.912    
                         arrival time                       -32717.424    
  -------------------------------------------------------------------
                         slack                                 -5.510    

Slack (VIOLATED) :        -5.509ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][66]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.134ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@32715.002ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@32714.867ns)
  Data Path Delay:        0.744ns  (logic 0.272ns (36.543%)  route 0.472ns (63.458%))
  Logic Levels:           0  
  Clock Path Skew:        -4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 32713.254 - 32715.002 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 32716.666 - 32714.867 ) 
    Clock Pessimism Removal (CPR):    -0.889ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                  32714.867 32714.867 f  
    H9                                                0.000 32714.867 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32714.867    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041 32715.908 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230 32717.139    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619 32708.520 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214 32710.734    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120 32710.854 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577 32712.430    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269 32712.699 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095 32714.793    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120 32714.912 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.752 32716.664    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X97Y267        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y267        FDRE (Prop_fdre_C_Q)         0.272 32716.936 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[26]/Q
                         net (fo=3, routed)           0.472 32717.408    u_ila_0/inst/ila_core_inst/probe3[26]
    SLICE_X96Y267        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][66]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                  32715.002 32715.002 r  
    H9                                                0.000 32715.002 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32715.002    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922 32715.924 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149 32717.072    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531 32709.541 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065 32711.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113 32711.719 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.533 32713.252    u_ila_0/inst/ila_core_inst/out
    SLICE_X96Y267        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][66]_srl8/CLK
                         clock pessimism             -0.889 32712.363    
                         clock uncertainty           -0.407 32711.957    
    SLICE_X96Y267        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.056 32711.900    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][66]_srl8
  -------------------------------------------------------------------
                         required time                      32711.902    
                         arrival time                       -32717.410    
  -------------------------------------------------------------------
                         slack                                 -5.509    

Slack (VIOLATED) :        -5.498ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.134ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@32715.002ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@32714.867ns)
  Data Path Delay:        0.747ns  (logic 0.272ns (36.406%)  route 0.475ns (63.594%))
  Logic Levels:           0  
  Clock Path Skew:        -4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns = ( 32713.258 - 32715.002 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 32716.672 - 32714.867 ) 
    Clock Pessimism Removal (CPR):    -0.889ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                  32714.867 32714.867 f  
    H9                                                0.000 32714.867 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32714.867    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041 32715.908 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230 32717.139    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619 32708.520 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214 32710.734    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120 32710.854 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577 32712.430    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269 32712.699 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095 32714.793    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120 32714.912 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.758 32716.670    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X93Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y263        FDRE (Prop_fdre_C_Q)         0.272 32716.941 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[11]/Q
                         net (fo=3, routed)           0.475 32717.416    u_ila_0/inst/ila_core_inst/probe3[11]
    SLICE_X92Y263        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                  32715.002 32715.002 r  
    H9                                                0.000 32715.002 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32715.002    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922 32715.924 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149 32717.072    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531 32709.541 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065 32711.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113 32711.719 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.538 32713.256    u_ila_0/inst/ila_core_inst/out
    SLICE_X92Y263        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/CLK
                         clock pessimism             -0.889 32712.367    
                         clock uncertainty           -0.407 32711.961    
    SLICE_X92Y263        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.041 32711.920    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8
  -------------------------------------------------------------------
                         required time                      32711.920    
                         arrival time                       -32717.420    
  -------------------------------------------------------------------
                         slack                                 -5.498    

Slack (VIOLATED) :        -5.497ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.134ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@32715.002ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@32714.867ns)
  Data Path Delay:        0.744ns  (logic 0.272ns (36.571%)  route 0.472ns (63.429%))
  Logic Levels:           0  
  Clock Path Skew:        -4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 32713.254 - 32715.002 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 32716.666 - 32714.867 ) 
    Clock Pessimism Removal (CPR):    -0.889ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                  32714.867 32714.867 f  
    H9                                                0.000 32714.867 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32714.867    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041 32715.908 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230 32717.139    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619 32708.520 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214 32710.734    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120 32710.854 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577 32712.430    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269 32712.699 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095 32714.793    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120 32714.912 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.752 32716.664    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X97Y267        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y267        FDRE (Prop_fdre_C_Q)         0.272 32716.936 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[30]/Q
                         net (fo=3, routed)           0.472 32717.408    u_ila_0/inst/ila_core_inst/probe3[30]
    SLICE_X96Y267        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                  32715.002 32715.002 r  
    H9                                                0.000 32715.002 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32715.002    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922 32715.924 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149 32717.072    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531 32709.541 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065 32711.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113 32711.719 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.533 32713.252    u_ila_0/inst/ila_core_inst/out
    SLICE_X96Y267        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8/CLK
                         clock pessimism             -0.889 32712.363    
                         clock uncertainty           -0.407 32711.957    
    SLICE_X96Y267        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044 32711.912    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][70]_srl8
  -------------------------------------------------------------------
                         required time                      32711.912    
                         arrival time                       -32717.410    
  -------------------------------------------------------------------
                         slack                                 -5.497    

Slack (VIOLATED) :        -5.494ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.134ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@32715.002ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@32714.867ns)
  Data Path Delay:        0.747ns  (logic 0.272ns (36.426%)  route 0.475ns (63.573%))
  Logic Levels:           0  
  Clock Path Skew:        -4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 32713.254 - 32715.002 ) 
    Source Clock Delay      (SCD):    1.798ns = ( 32716.666 - 32714.867 ) 
    Clock Pessimism Removal (CPR):    -0.889ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                  32714.867 32714.867 f  
    H9                                                0.000 32714.867 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32714.867    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041 32715.908 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230 32717.139    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619 32708.520 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214 32710.734    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120 32710.854 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577 32712.430    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269 32712.699 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095 32714.793    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120 32714.912 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.752 32716.664    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X97Y267        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y267        FDRE (Prop_fdre_C_Q)         0.272 32716.936 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[24]/Q
                         net (fo=3, routed)           0.475 32717.410    u_ila_0/inst/ila_core_inst/probe3[24]
    SLICE_X96Y267        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                  32715.002 32715.002 r  
    H9                                                0.000 32715.002 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32715.002    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922 32715.924 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149 32717.072    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531 32709.541 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065 32711.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113 32711.719 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.533 32713.252    u_ila_0/inst/ila_core_inst/out
    SLICE_X96Y267        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/CLK
                         clock pessimism             -0.889 32712.363    
                         clock uncertainty           -0.407 32711.957    
    SLICE_X96Y267        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038 32711.920    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8
  -------------------------------------------------------------------
                         required time                      32711.920    
                         arrival time                       -32717.412    
  -------------------------------------------------------------------
                         slack                                 -5.494    

Slack (VIOLATED) :        -5.489ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.134ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@32715.002ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@32714.867ns)
  Data Path Delay:        0.755ns  (logic 0.272ns (36.048%)  route 0.483ns (63.952%))
  Logic Levels:           0  
  Clock Path Skew:        -4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 32713.256 - 32715.002 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 32716.668 - 32714.867 ) 
    Clock Pessimism Removal (CPR):    -0.889ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                  32714.867 32714.867 f  
    H9                                                0.000 32714.867 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32714.867    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041 32715.908 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230 32717.139    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619 32708.520 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214 32710.734    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120 32710.854 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577 32712.430    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269 32712.699 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095 32714.793    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120 32714.912 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.755 32716.668    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X93Y266        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y266        FDRE (Prop_fdre_C_Q)         0.272 32716.939 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[20]/Q
                         net (fo=3, routed)           0.483 32717.422    u_ila_0/inst/ila_core_inst/probe3[20]
    SLICE_X92Y266        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                  32715.002 32715.002 r  
    H9                                                0.000 32715.002 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32715.002    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922 32715.924 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149 32717.072    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531 32709.541 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065 32711.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113 32711.719 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.536 32713.254    u_ila_0/inst/ila_core_inst/out
    SLICE_X92Y266        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
                         clock pessimism             -0.889 32712.365    
                         clock uncertainty           -0.407 32711.959    
    SLICE_X92Y266        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026 32711.934    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8
  -------------------------------------------------------------------
                         required time                      32711.934    
                         arrival time                       -32717.424    
  -------------------------------------------------------------------
                         slack                                 -5.489    

Slack (VIOLATED) :        -5.485ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.134ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@32715.002ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@32714.867ns)
  Data Path Delay:        0.739ns  (logic 0.272ns (36.792%)  route 0.467ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        -4.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 32713.258 - 32715.002 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 32716.672 - 32714.867 ) 
    Clock Pessimism Removal (CPR):    -0.889ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                  32714.867 32714.867 f  
    H9                                                0.000 32714.867 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32714.867    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041 32715.908 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230 32717.139    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619 32708.520 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214 32710.734    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120 32710.854 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577 32712.430    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269 32712.699 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095 32714.793    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120 32714.912 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.758 32716.670    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X95Y261        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y261        FDRE (Prop_fdre_C_Q)         0.272 32716.941 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[1]/Q
                         net (fo=3, routed)           0.467 32717.408    u_ila_0/inst/ila_core_inst/probe3[1]
    SLICE_X94Y261        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                  32715.002 32715.002 r  
    H9                                                0.000 32715.002 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32715.002    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922 32715.924 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149 32717.072    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531 32709.541 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065 32711.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113 32711.719 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.537 32713.256    u_ila_0/inst/ila_core_inst/out
    SLICE_X94Y261        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/CLK
                         clock pessimism             -0.889 32712.367    
                         clock uncertainty           -0.407 32711.961    
    SLICE_X94Y261        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.035 32711.926    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8
  -------------------------------------------------------------------
                         required time                      32711.928    
                         arrival time                       -32717.410    
  -------------------------------------------------------------------
                         slack                                 -5.485    

Slack (VIOLATED) :        -5.457ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.134ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@32715.002ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@32714.867ns)
  Data Path Delay:        0.608ns  (logic 0.249ns (40.969%)  route 0.359ns (59.030%))
  Logic Levels:           0  
  Clock Path Skew:        -4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 32713.252 - 32715.002 ) 
    Source Clock Delay      (SCD):    1.796ns = ( 32716.664 - 32714.867 ) 
    Clock Pessimism Removal (CPR):    -0.889ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                  32714.867 32714.867 f  
    H9                                                0.000 32714.867 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32714.867    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041 32715.908 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230 32717.139    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619 32708.520 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214 32710.734    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120 32710.854 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577 32712.430    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269 32712.699 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095 32714.793    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120 32714.912 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.750 32716.662    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X100Y267       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y267       FDRE (Prop_fdre_C_Q)         0.249 32716.910 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/Q
                         net (fo=17, routed)          0.359 32717.270    u_ila_0/inst/ila_core_inst/probe0[1]
    SLICE_X98Y266        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                  32715.002 32715.002 r  
    H9                                                0.000 32715.002 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32715.002    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922 32715.924 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149 32717.072    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531 32709.541 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065 32711.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113 32711.719 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.531 32713.250    u_ila_0/inst/ila_core_inst/out
    SLICE_X98Y266        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism             -0.889 32712.361    
                         clock uncertainty           -0.407 32711.955    
    SLICE_X98Y266        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.140 32711.814    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                      32711.814    
                         arrival time                       -32717.271    
  -------------------------------------------------------------------
                         slack                                 -5.457    

Slack (VIOLATED) :        -5.449ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.134ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@32715.002ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@32714.867ns)
  Data Path Delay:        0.722ns  (logic 0.315ns (43.627%)  route 0.407ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        -4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 32713.254 - 32715.002 ) 
    Source Clock Delay      (SCD):    1.799ns = ( 32716.666 - 32714.867 ) 
    Clock Pessimism Removal (CPR):    -0.889ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                  32714.867 32714.867 f  
    H9                                                0.000 32714.867 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32714.867    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041 32715.908 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230 32717.139    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619 32708.520 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214 32710.734    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120 32710.854 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577 32712.430    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269 32712.699 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095 32714.793    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120 32714.912 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.753 32716.666    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X96Y266        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y266        FDRE (Prop_fdre_C_Q)         0.315 32716.980 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[28]/Q
                         net (fo=3, routed)           0.407 32717.387    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[28]
    SLICE_X97Y266        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                  32715.002 32715.002 r  
    H9                                                0.000 32715.002 r  pl_clk_p (IN)
                         net (fo=0)                   0.000 32715.002    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922 32715.924 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149 32717.072    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531 32709.541 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065 32711.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113 32711.719 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.533 32713.252    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X97Y266        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]/C
                         clock pessimism             -0.889 32712.363    
                         clock uncertainty           -0.407 32711.957    
    SLICE_X97Y266        FDRE (Setup_fdre_C_D)       -0.017 32711.939    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]
  -------------------------------------------------------------------
                         required time                      32711.941    
                         arrival time                       -32717.387    
  -------------------------------------------------------------------
                         slack                                 -5.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.856%)  route 0.118ns (54.144%))
  Logic Levels:           0  
  Clock Path Skew:        -1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.684     1.046    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X101Y266       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y266       FDRE (Prop_fdre_C_Q)         0.100     1.146 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=3, routed)           0.118     1.264    u_ila_0/inst/ila_core_inst/probe1[1]
    SLICE_X98Y266        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.926    -0.593    u_ila_0/inst/ila_core_inst/out
    SLICE_X98Y266        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.338    -0.256    
                         clock uncertainty            0.407     0.151    
    SLICE_X98Y266        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.305    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.409%)  route 0.160ns (61.591%))
  Logic Levels:           0  
  Clock Path Skew:        -1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.690     1.052    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X97Y258        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y258        FDRE (Prop_fdre_C_Q)         0.100     1.152 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/Q
                         net (fo=3, routed)           0.160     1.312    u_ila_0/inst/ila_core_inst/probe1[9]
    SLICE_X96Y258        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.934    -0.585    u_ila_0/inst/ila_core_inst/out
    SLICE_X96Y258        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.338    -0.248    
                         clock uncertainty            0.407     0.159    
    SLICE_X96Y258        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.313    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.023%)  route 0.127ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        -1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.688     1.050    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X99Y258        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y258        FDRE (Prop_fdre_C_Q)         0.100     1.150 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/Q
                         net (fo=3, routed)           0.127     1.277    u_ila_0/inst/ila_core_inst/probe1[7]
    SLICE_X96Y258        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.934    -0.585    u_ila_0/inst/ila_core_inst/out
    SLICE_X96Y258        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.338    -0.248    
                         clock uncertainty            0.407     0.159    
    SLICE_X96Y258        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.258    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.091ns (36.365%)  route 0.159ns (63.635%))
  Logic Levels:           0  
  Clock Path Skew:        -1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.687     1.049    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X97Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y263        FDRE (Prop_fdre_C_Q)         0.091     1.140 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/Q
                         net (fo=3, routed)           0.159     1.299    u_ila_0/inst/ila_core_inst/probe1[25]
    SLICE_X96Y263        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.930    -0.589    u_ila_0/inst/ila_core_inst/out
    SLICE_X96Y263        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.338    -0.252    
                         clock uncertainty            0.407     0.155    
    SLICE_X96Y263        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.273    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.287%)  route 0.117ns (49.713%))
  Logic Levels:           0  
  Clock Path Skew:        -1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.687     1.049    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X94Y263        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y263        FDRE (Prop_fdre_C_Q)         0.118     1.167 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/Q
                         net (fo=3, routed)           0.117     1.283    u_ila_0/inst/ila_core_inst/probe1[22]
    SLICE_X96Y263        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.930    -0.589    u_ila_0/inst/ila_core_inst/out
    SLICE_X96Y263        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
                         clock pessimism              0.338    -0.252    
                         clock uncertainty            0.407     0.155    
    SLICE_X96Y263        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.257    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.688     1.050    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X99Y258        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y258        FDRE (Prop_fdre_C_Q)         0.100     1.150 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/Q
                         net (fo=3, routed)           0.093     1.243    u_ila_0/inst/ila_core_inst/probe1[7]
    SLICE_X98Y258        LUT3 (Prop_lut3_I1_O)        0.028     1.271 r  u_ila_0/inst/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.271    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X98Y258        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.932    -0.587    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X98Y258        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.338    -0.250    
                         clock uncertainty            0.407     0.157    
    SLICE_X98Y258        FDRE (Hold_fdre_C_D)         0.087     0.244    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.457%)  route 0.095ns (42.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.688     1.050    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X99Y259        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y259        FDRE (Prop_fdre_C_Q)         0.100     1.150 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/Q
                         net (fo=3, routed)           0.095     1.245    u_ila_0/inst/ila_core_inst/probe1[3]
    SLICE_X98Y259        LUT3 (Prop_lut3_I1_O)        0.028     1.273 r  u_ila_0/inst/ila_core_inst/probeDelay1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.273    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X98Y259        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.932    -0.587    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X98Y259        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.338    -0.250    
                         clock uncertainty            0.407     0.157    
    SLICE_X98Y259        FDRE (Hold_fdre_C_D)         0.087     0.244    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.227%)  route 0.117ns (49.773%))
  Logic Levels:           0  
  Clock Path Skew:        -1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.690     1.052    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X94Y258        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y258        FDRE (Prop_fdre_C_Q)         0.118     1.170 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/Q
                         net (fo=3, routed)           0.117     1.287    u_ila_0/inst/ila_core_inst/probe1[8]
    SLICE_X96Y258        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.934    -0.585    u_ila_0/inst/ila_core_inst/out
    SLICE_X96Y258        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.338    -0.248    
                         clock uncertainty            0.407     0.159    
    SLICE_X96Y258        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.253    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         -0.253    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.118ns (49.878%)  route 0.119ns (50.122%))
  Logic Levels:           0  
  Clock Path Skew:        -1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.693     1.055    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X92Y258        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y258        FDRE (Prop_fdre_C_Q)         0.118     1.173 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/Q
                         net (fo=3, routed)           0.119     1.291    u_ila_0/inst/ila_core_inst/probe1[10]
    SLICE_X92Y259        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.937    -0.582    u_ila_0/inst/ila_core_inst/out
    SLICE_X92Y259        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism              0.338    -0.245    
                         clock uncertainty            0.407     0.162    
    SLICE_X92Y259        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.254    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clkfbout_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.146ns (69.268%)  route 0.065ns (30.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.690     1.052    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X94Y258        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y258        FDRE (Prop_fdre_C_Q)         0.118     1.170 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/Q
                         net (fo=3, routed)           0.065     1.235    u_ila_0/inst/ila_core_inst/probe1[8]
    SLICE_X95Y258        LUT3 (Prop_lut3_I1_O)        0.028     1.263 r  u_ila_0/inst/ila_core_inst/probeDelay1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.263    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[8]
    SLICE_X95Y258        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.934    -0.585    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X95Y258        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.338    -0.248    
                         clock uncertainty            0.407     0.159    
    SLICE_X95Y258        FDRE (Hold_fdre_C_D)         0.061     0.220    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.042    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.322ns (11.984%)  route 2.365ns (88.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.843     3.491    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y283        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y283        FDRE (Prop_fdre_C_Q)         0.269     3.760 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.042     4.802    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X44Y299        LUT1 (Prop_lut1_I0_O)        0.053     4.855 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.323     6.178    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X46Y291        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X46Y291        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[4]/C
                         clock pessimism              0.294    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X46Y291        FDCE (Recov_fdce_C_CLR)     -0.228    13.086    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[4]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  6.908    

Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.322ns (11.984%)  route 2.365ns (88.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.843     3.491    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y283        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y283        FDRE (Prop_fdre_C_Q)         0.269     3.760 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.042     4.802    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X44Y299        LUT1 (Prop_lut1_I0_O)        0.053     4.855 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.323     6.178    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X46Y291        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X46Y291        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[5]/C
                         clock pessimism              0.294    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X46Y291        FDCE (Recov_fdce_C_CLR)     -0.228    13.086    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[5]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  6.908    

Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.322ns (11.984%)  route 2.365ns (88.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.843     3.491    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y283        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y283        FDRE (Prop_fdre_C_Q)         0.269     3.760 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.042     4.802    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X44Y299        LUT1 (Prop_lut1_I0_O)        0.053     4.855 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.323     6.178    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X46Y291        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X46Y291        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[6]/C
                         clock pessimism              0.294    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X46Y291        FDCE (Recov_fdce_C_CLR)     -0.228    13.086    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[6]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  6.908    

Slack (MET) :             6.908ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.322ns (11.984%)  route 2.365ns (88.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.843     3.491    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y283        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y283        FDRE (Prop_fdre_C_Q)         0.269     3.760 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.042     4.802    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X44Y299        LUT1 (Prop_lut1_I0_O)        0.053     4.855 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.323     6.178    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X46Y291        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X46Y291        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]/C
                         clock pessimism              0.294    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X46Y291        FDCE (Recov_fdce_C_CLR)     -0.228    13.086    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  6.908    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.322ns (11.984%)  route 2.365ns (88.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.843     3.491    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y283        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y283        FDRE (Prop_fdre_C_Q)         0.269     3.760 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.042     4.802    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X44Y299        LUT1 (Prop_lut1_I0_O)        0.053     4.855 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.323     6.178    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X46Y291        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X46Y291        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]/C
                         clock pessimism              0.294    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X46Y291        FDCE (Recov_fdce_C_CLR)     -0.192    13.122    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.322ns (11.984%)  route 2.365ns (88.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.843     3.491    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y283        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y283        FDRE (Prop_fdre_C_Q)         0.269     3.760 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.042     4.802    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X44Y299        LUT1 (Prop_lut1_I0_O)        0.053     4.855 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.323     6.178    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X46Y291        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X46Y291        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[1]/C
                         clock pessimism              0.294    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X46Y291        FDCE (Recov_fdce_C_CLR)     -0.192    13.122    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.322ns (11.984%)  route 2.365ns (88.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.843     3.491    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y283        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y283        FDRE (Prop_fdre_C_Q)         0.269     3.760 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.042     4.802    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X44Y299        LUT1 (Prop_lut1_I0_O)        0.053     4.855 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.323     6.178    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X46Y291        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X46Y291        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[2]/C
                         clock pessimism              0.294    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X46Y291        FDCE (Recov_fdce_C_CLR)     -0.192    13.122    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.322ns (11.984%)  route 2.365ns (88.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.843     3.491    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y283        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y283        FDRE (Prop_fdre_C_Q)         0.269     3.760 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.042     4.802    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X44Y299        LUT1 (Prop_lut1_I0_O)        0.053     4.855 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.323     6.178    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X46Y291        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X46Y291        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[3]/C
                         clock pessimism              0.294    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X46Y291        FDCE (Recov_fdce_C_CLR)     -0.192    13.122    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -6.178    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.322ns (12.418%)  route 2.271ns (87.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.843     3.491    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y283        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y283        FDRE (Prop_fdre_C_Q)         0.269     3.760 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.042     4.802    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X44Y299        LUT1 (Prop_lut1_I0_O)        0.053     4.855 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.229     6.084    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X47Y292        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X47Y292        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[2]/C
                         clock pessimism              0.294    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X47Y292        FDCE (Recov_fdce_C_CLR)     -0.255    13.059    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[2]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.322ns (12.418%)  route 2.271ns (87.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 13.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.843     3.491    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y283        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y283        FDRE (Prop_fdre_C_Q)         0.269     3.760 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.042     4.802    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X44Y299        LUT1 (Prop_lut1_I0_O)        0.053     4.855 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.229     6.084    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X47Y292        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.631    13.174    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X47Y292        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[3]/C
                         clock pessimism              0.294    13.468    
                         clock uncertainty           -0.154    13.314    
    SLICE_X47Y292        FDCE (Recov_fdce_C_CLR)     -0.255    13.059    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[3]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  6.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.091ns (35.258%)  route 0.167ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.690     1.479    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y259       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y259       FDPE (Prop_fdpe_C_Q)         0.091     1.570 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.167     1.737    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X111Y258       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.934     1.772    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X111Y258       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.262     1.510    
    SLICE_X111Y258       FDPE (Remov_fdpe_C_PRE)     -0.110     1.400    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.900%)  route 0.213ns (68.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.689     1.478    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y260       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y260       FDPE (Prop_fdpe_C_Q)         0.100     1.578 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.213     1.791    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y259       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.936     1.774    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y259       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.281     1.493    
    SLICE_X112Y259       FDPE (Remov_fdpe_C_PRE)     -0.072     1.421    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.900%)  route 0.213ns (68.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.689     1.478    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y260       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y260       FDPE (Prop_fdpe_C_Q)         0.100     1.578 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.213     1.791    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y259       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.936     1.774    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y259       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.281     1.493    
    SLICE_X112Y259       FDPE (Remov_fdpe_C_PRE)     -0.072     1.421    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.900%)  route 0.213ns (68.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.689     1.478    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y260       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y260       FDPE (Prop_fdpe_C_Q)         0.100     1.578 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.213     1.791    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y259       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.936     1.774    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y259       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.281     1.493    
    SLICE_X112Y259       FDPE (Remov_fdpe_C_PRE)     -0.072     1.421    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.900%)  route 0.213ns (68.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.689     1.478    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y260       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y260       FDPE (Prop_fdpe_C_Q)         0.100     1.578 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.213     1.791    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y259       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.936     1.774    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y259       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.281     1.493    
    SLICE_X112Y259       FDPE (Remov_fdpe_C_PRE)     -0.072     1.421    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.692%)  route 0.289ns (74.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.690     1.479    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y259       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y259       FDRE (Prop_fdre_C_Q)         0.100     1.579 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.289     1.868    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X110Y257       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.934     1.772    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X110Y257       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.262     1.510    
    SLICE_X110Y257       FDCE (Remov_fdce_C_CLR)     -0.050     1.460    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.692%)  route 0.289ns (74.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.690     1.479    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y259       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y259       FDRE (Prop_fdre_C_Q)         0.100     1.579 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.289     1.868    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X110Y257       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.934     1.772    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X110Y257       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.262     1.510    
    SLICE_X110Y257       FDCE (Remov_fdce_C_CLR)     -0.050     1.460    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.692%)  route 0.289ns (74.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.690     1.479    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y259       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y259       FDRE (Prop_fdre_C_Q)         0.100     1.579 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.289     1.868    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X110Y257       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.934     1.772    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X110Y257       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism             -0.262     1.510    
    SLICE_X110Y257       FDCE (Remov_fdce_C_CLR)     -0.050     1.460    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.692%)  route 0.289ns (74.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.690     1.479    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y259       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y259       FDRE (Prop_fdre_C_Q)         0.100     1.579 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.289     1.868    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X110Y257       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.934     1.772    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X110Y257       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/C
                         clock pessimism             -0.262     1.510    
    SLICE_X110Y257       FDCE (Remov_fdce_C_CLR)     -0.050     1.460    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.100ns (24.237%)  route 0.313ns (75.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.690     1.479    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y259       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y259       FDRE (Prop_fdre_C_Q)         0.100     1.579 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.313     1.892    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X108Y256       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.935     1.773    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X108Y256       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.262     1.511    
    SLICE_X108Y256       FDCE (Remov_fdce_C_CLR)     -0.069     1.442    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1
  To Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.269ns (13.190%)  route 1.770ns (86.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 43.266 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.753    -2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y272        FDRE (Prop_fdre_C_Q)         0.269    -1.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.770    -0.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.548    43.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.536    42.731    
                         clock uncertainty           -0.116    42.615    
    SLICE_X82Y261        FDCE (Recov_fdce_C_CLR)     -0.192    42.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         42.423    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                 42.645    

Slack (MET) :             42.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.269ns (13.190%)  route 1.770ns (86.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 43.266 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.753    -2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y272        FDRE (Prop_fdre_C_Q)         0.269    -1.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.770    -0.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.548    43.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism             -0.536    42.731    
                         clock uncertainty           -0.116    42.615    
    SLICE_X82Y261        FDCE (Recov_fdce_C_CLR)     -0.192    42.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         42.423    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                 42.645    

Slack (MET) :             42.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.269ns (13.190%)  route 1.770ns (86.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 43.266 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.753    -2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y272        FDRE (Prop_fdre_C_Q)         0.269    -1.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.770    -0.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.548    43.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.536    42.731    
                         clock uncertainty           -0.116    42.615    
    SLICE_X82Y261        FDCE (Recov_fdce_C_CLR)     -0.192    42.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         42.423    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                 42.645    

Slack (MET) :             42.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.269ns (13.190%)  route 1.770ns (86.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 43.266 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.753    -2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y272        FDRE (Prop_fdre_C_Q)         0.269    -1.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.770    -0.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.548    43.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.536    42.731    
                         clock uncertainty           -0.116    42.615    
    SLICE_X82Y261        FDCE (Recov_fdce_C_CLR)     -0.192    42.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         42.423    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                 42.645    

Slack (MET) :             42.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.269ns (13.677%)  route 1.698ns (86.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns = ( 43.265 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.753    -2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y272        FDRE (Prop_fdre_C_Q)         0.269    -1.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.698    -0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X83Y262        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.547    43.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X83Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.536    42.730    
                         clock uncertainty           -0.116    42.614    
    SLICE_X83Y262        FDCE (Recov_fdce_C_CLR)     -0.255    42.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         42.359    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                 42.654    

Slack (MET) :             42.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.269ns (14.366%)  route 1.604ns (85.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 43.266 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.753    -2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y272        FDRE (Prop_fdre_C_Q)         0.269    -1.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.604    -0.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X80Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.548    43.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.536    42.731    
                         clock uncertainty           -0.116    42.615    
    SLICE_X80Y261        FDCE (Recov_fdce_C_CLR)     -0.255    42.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         42.360    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                 42.749    

Slack (MET) :             42.751ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.269ns (14.384%)  route 1.601ns (85.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.734ns = ( 43.266 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.753    -2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y272        FDRE (Prop_fdre_C_Q)         0.269    -1.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.601    -0.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X81Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.548    43.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X81Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.536    42.731    
                         clock uncertainty           -0.116    42.615    
    SLICE_X81Y261        FDCE (Recov_fdce_C_CLR)     -0.255    42.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         42.360    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                 42.751    

Slack (MET) :             42.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.269ns (14.684%)  route 1.563ns (85.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 43.267 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.753    -2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y272        FDRE (Prop_fdre_C_Q)         0.269    -1.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.563    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X79Y261        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.549    43.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y261        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.544    42.724    
                         clock uncertainty           -0.116    42.608    
    SLICE_X79Y261        FDCE (Recov_fdce_C_CLR)     -0.255    42.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         42.353    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                 42.783    

Slack (MET) :             42.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.269ns (14.684%)  route 1.563ns (85.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 43.267 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.753    -2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y272        FDRE (Prop_fdre_C_Q)         0.269    -1.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.563    -0.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X79Y261        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.549    43.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y261        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.544    42.724    
                         clock uncertainty           -0.116    42.608    
    SLICE_X79Y261        FDPE (Recov_fdpe_C_PRE)     -0.217    42.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         42.391    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                 42.821    

Slack (MET) :             42.857ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            45.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@45.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.269ns (14.738%)  route 1.556ns (85.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.736ns = ( 43.264 - 45.000 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.753    -2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y272        FDRE (Prop_fdre_C_Q)         0.269    -1.992 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.556    -0.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X82Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     45.000    45.000 r  
    H9                                                0.000    45.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    45.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    45.922 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    47.071    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.531    39.540 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.065    41.605    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113    41.718 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        1.546    43.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X82Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.536    42.729    
                         clock uncertainty           -0.116    42.613    
    SLICE_X82Y263        FDCE (Recov_fdce_C_CLR)     -0.192    42.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         42.421    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                 42.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.333%)  route 0.126ns (55.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.698    -0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y257        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126    -0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y257        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.944    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X82Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.046    -0.530    
    SLICE_X82Y257        FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.333%)  route 0.126ns (55.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.698    -0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y257        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126    -0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y257        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.944    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X82Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.046    -0.530    
    SLICE_X82Y257        FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.333%)  route 0.126ns (55.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.698    -0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y257        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126    -0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y257        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.944    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X82Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.046    -0.530    
    SLICE_X82Y257        FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.333%)  route 0.126ns (55.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.698    -0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y257        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126    -0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y257        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.944    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X82Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.046    -0.530    
    SLICE_X82Y257        FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.333%)  route 0.126ns (55.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.698    -0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y257        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126    -0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y257        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.944    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X82Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.046    -0.530    
    SLICE_X82Y257        FDCE (Remov_fdce_C_CLR)     -0.050    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.583%)  route 0.119ns (54.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.698    -0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y257        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.945    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X85Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.027    -0.548    
    SLICE_X85Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.583%)  route 0.119ns (54.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.698    -0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y257        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.945    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X85Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.027    -0.548    
    SLICE_X85Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.583%)  route 0.119ns (54.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.698    -0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y257        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.945    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X85Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.027    -0.548    
    SLICE_X85Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.583%)  route 0.119ns (54.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.698    -0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y257        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.119    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.945    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X85Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.027    -0.548    
    SLICE_X85Y256        FDCE (Remov_fdce_C_CLR)     -0.069    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clkfbout_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clkfbout_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.735%)  route 0.158ns (61.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.698    -0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y257        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.158    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X82Y258        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clkfbout_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkf_buf/O
                         net (fo=1950, routed)        0.944    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X82Y258        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.046    -0.530    
    SLICE_X82Y258        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.414ns (13.607%)  route 2.629ns (86.393%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 38.379 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.541     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y281        LUT4 (Prop_lut4_I2_O)        0.053     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.662     8.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y278        LUT1 (Prop_lut1_I0_O)        0.053     8.926 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y276        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.539    38.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.893    39.272    
                         clock uncertainty           -0.035    39.236    
    SLICE_X83Y276        FDCE (Recov_fdce_C_CLR)     -0.255    38.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 29.630    

Slack (MET) :             29.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.414ns (13.607%)  route 2.629ns (86.393%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 38.379 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.541     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y281        LUT4 (Prop_lut4_I2_O)        0.053     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.662     8.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y278        LUT1 (Prop_lut1_I0_O)        0.053     8.926 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y276        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.539    38.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.893    39.272    
                         clock uncertainty           -0.035    39.236    
    SLICE_X83Y276        FDCE (Recov_fdce_C_CLR)     -0.255    38.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 29.630    

Slack (MET) :             29.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.414ns (13.607%)  route 2.629ns (86.393%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 38.379 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.541     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y281        LUT4 (Prop_lut4_I2_O)        0.053     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.662     8.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y278        LUT1 (Prop_lut1_I0_O)        0.053     8.926 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y276        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.539    38.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.893    39.272    
                         clock uncertainty           -0.035    39.236    
    SLICE_X83Y276        FDCE (Recov_fdce_C_CLR)     -0.255    38.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 29.630    

Slack (MET) :             29.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.414ns (13.607%)  route 2.629ns (86.393%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 38.379 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.541     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y281        LUT4 (Prop_lut4_I2_O)        0.053     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.662     8.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y278        LUT1 (Prop_lut1_I0_O)        0.053     8.926 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y276        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.539    38.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.893    39.272    
                         clock uncertainty           -0.035    39.236    
    SLICE_X83Y276        FDCE (Recov_fdce_C_CLR)     -0.255    38.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 29.630    

Slack (MET) :             29.630ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.414ns (13.607%)  route 2.629ns (86.393%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 38.379 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.541     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y281        LUT4 (Prop_lut4_I2_O)        0.053     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.662     8.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y278        LUT1 (Prop_lut1_I0_O)        0.053     8.926 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y276        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.539    38.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.893    39.272    
                         clock uncertainty           -0.035    39.236    
    SLICE_X83Y276        FDCE (Recov_fdce_C_CLR)     -0.255    38.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 29.630    

Slack (MET) :             29.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.414ns (13.607%)  route 2.629ns (86.393%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 38.379 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.541     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y281        LUT4 (Prop_lut4_I2_O)        0.053     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.662     8.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y278        LUT1 (Prop_lut1_I0_O)        0.053     8.926 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y276        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.539    38.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.893    39.272    
                         clock uncertainty           -0.035    39.236    
    SLICE_X82Y276        FDCE (Recov_fdce_C_CLR)     -0.228    39.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         39.008    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 29.657    

Slack (MET) :             29.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.414ns (13.607%)  route 2.629ns (86.393%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 38.379 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.541     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y281        LUT4 (Prop_lut4_I2_O)        0.053     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.662     8.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y278        LUT1 (Prop_lut1_I0_O)        0.053     8.926 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y276        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.539    38.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.893    39.272    
                         clock uncertainty           -0.035    39.236    
    SLICE_X82Y276        FDCE (Recov_fdce_C_CLR)     -0.192    39.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         39.044    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 29.693    

Slack (MET) :             29.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.414ns (13.607%)  route 2.629ns (86.393%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 38.379 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.541     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y281        LUT4 (Prop_lut4_I2_O)        0.053     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.662     8.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y278        LUT1 (Prop_lut1_I0_O)        0.053     8.926 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y276        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.539    38.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.893    39.272    
                         clock uncertainty           -0.035    39.236    
    SLICE_X82Y276        FDCE (Recov_fdce_C_CLR)     -0.192    39.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         39.044    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 29.693    

Slack (MET) :             29.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.414ns (13.607%)  route 2.629ns (86.393%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 38.379 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.541     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y281        LUT4 (Prop_lut4_I2_O)        0.053     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.662     8.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y278        LUT1 (Prop_lut1_I0_O)        0.053     8.926 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y276        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.539    38.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.893    39.272    
                         clock uncertainty           -0.035    39.236    
    SLICE_X82Y276        FDCE (Recov_fdce_C_CLR)     -0.192    39.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         39.044    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 29.693    

Slack (MET) :             29.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.414ns (13.607%)  route 2.629ns (86.393%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 38.379 - 33.000 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.893ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.424     4.424    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.765     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_fdre_C_Q)         0.308     6.617 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.541     8.157    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y281        LUT4 (Prop_lut4_I2_O)        0.053     8.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.662     8.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X83Y278        LUT1 (Prop_lut1_I0_O)        0.053     8.926 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     9.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y276        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.727    36.727    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    36.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.539    38.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y276        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.893    39.272    
                         clock uncertainty           -0.035    39.236    
    SLICE_X82Y276        FDCE (Recov_fdce_C_CLR)     -0.192    39.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         39.044    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 29.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.766%)  route 0.114ns (49.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.701     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y255        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.947     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y255        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.590     2.793    
    SLICE_X82Y255        FDCE (Remov_fdce_C_CLR)     -0.050     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.766%)  route 0.114ns (49.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.701     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y255        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.947     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y255        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.590     2.793    
    SLICE_X82Y255        FDCE (Remov_fdce_C_CLR)     -0.050     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.766%)  route 0.114ns (49.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.701     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y255        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.947     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y255        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.590     2.793    
    SLICE_X82Y255        FDCE (Remov_fdce_C_CLR)     -0.050     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.766%)  route 0.114ns (49.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.701     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y255        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.947     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y255        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.590     2.793    
    SLICE_X82Y255        FDCE (Remov_fdce_C_CLR)     -0.050     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.766%)  route 0.114ns (49.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.701     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y255        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.947     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y255        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.590     2.793    
    SLICE_X82Y255        FDCE (Remov_fdce_C_CLR)     -0.050     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.766%)  route 0.114ns (49.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.701     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y255        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.947     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.590     2.793    
    SLICE_X82Y255        FDPE (Remov_fdpe_C_PRE)     -0.052     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.766%)  route 0.114ns (49.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.701     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.114     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y255        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.947     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.590     2.793    
    SLICE_X82Y255        FDPE (Remov_fdpe_C_PRE)     -0.052     2.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.518%)  route 0.160ns (57.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.701     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.160     3.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.947     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.590     2.793    
    SLICE_X82Y256        FDCE (Remov_fdce_C_CLR)     -0.050     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.518%)  route 0.160ns (57.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.701     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.160     3.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.947     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.590     2.793    
    SLICE_X82Y256        FDCE (Remov_fdce_C_CLR)     -0.050     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.518%)  route 0.160ns (57.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.701     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X84Y255        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.878 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.160     3.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y256        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.406     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.947     3.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X82Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.590     2.793    
    SLICE_X82Y256        FDCE (Remov_fdce_C_CLR)     -0.050     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072

Setup :            0  Failing Endpoints,  Worst Slack      323.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             323.313ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.322ns (19.393%)  route 1.338ns (80.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 327.274 - 325.521 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.761     1.807    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y260       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y260       FDPE (Prop_fdpe_C_Q)         0.269     2.076 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.859     2.935    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/in0[0]
    SLICE_X110Y260       LUT3 (Prop_lut3_I2_O)        0.053     2.988 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.480     3.468    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y261       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.539   327.274    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y261       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.021   327.295    
                         clock uncertainty           -0.287   327.008    
    SLICE_X106Y261       FDPE (Recov_fdpe_C_PRE)     -0.228   326.780    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        326.780    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                323.313    

Slack (MET) :             323.313ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.322ns (19.393%)  route 1.338ns (80.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 327.274 - 325.521 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.761     1.807    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y260       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y260       FDPE (Prop_fdpe_C_Q)         0.269     2.076 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.859     2.935    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/in0[0]
    SLICE_X110Y260       LUT3 (Prop_lut3_I2_O)        0.053     2.988 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.480     3.468    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y261       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.539   327.274    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y261       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.021   327.295    
                         clock uncertainty           -0.287   327.008    
    SLICE_X106Y261       FDPE (Recov_fdpe_C_PRE)     -0.228   326.780    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        326.780    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                323.313    

Slack (MET) :             323.313ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.322ns (19.393%)  route 1.338ns (80.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 327.274 - 325.521 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.761     1.807    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y260       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y260       FDPE (Prop_fdpe_C_Q)         0.269     2.076 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.859     2.935    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/in0[0]
    SLICE_X110Y260       LUT3 (Prop_lut3_I2_O)        0.053     2.988 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.480     3.468    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y261       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.539   327.274    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y261       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.021   327.295    
                         clock uncertainty           -0.287   327.008    
    SLICE_X106Y261       FDPE (Recov_fdpe_C_PRE)     -0.228   326.780    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        326.780    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                323.313    

Slack (MET) :             323.428ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.246ns (17.306%)  route 1.175ns (82.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 327.279 - 325.521 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763     1.809    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X112Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y260       FDRE (Prop_fdre_C_Q)         0.246     2.055 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.175     3.231    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X108Y255       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.544   327.279    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X108Y255       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.021   327.300    
                         clock uncertainty           -0.287   327.013    
    SLICE_X108Y255       FDCE (Recov_fdce_C_CLR)     -0.355   326.658    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        326.658    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                323.428    

Slack (MET) :             323.428ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.246ns (17.306%)  route 1.175ns (82.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 327.279 - 325.521 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763     1.809    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X112Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y260       FDRE (Prop_fdre_C_Q)         0.246     2.055 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.175     3.231    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X108Y255       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.544   327.279    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X108Y255       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.021   327.300    
                         clock uncertainty           -0.287   327.013    
    SLICE_X108Y255       FDCE (Recov_fdce_C_CLR)     -0.355   326.658    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        326.658    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                323.428    

Slack (MET) :             323.428ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.246ns (17.306%)  route 1.175ns (82.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 327.279 - 325.521 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763     1.809    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X112Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y260       FDRE (Prop_fdre_C_Q)         0.246     2.055 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.175     3.231    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X108Y255       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.544   327.279    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X108Y255       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.021   327.300    
                         clock uncertainty           -0.287   327.013    
    SLICE_X108Y255       FDCE (Recov_fdce_C_CLR)     -0.355   326.658    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        326.658    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                323.428    

Slack (MET) :             323.428ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.246ns (17.306%)  route 1.175ns (82.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 327.279 - 325.521 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763     1.809    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X112Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y260       FDRE (Prop_fdre_C_Q)         0.246     2.055 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.175     3.231    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X108Y255       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.544   327.279    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X108Y255       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.021   327.300    
                         clock uncertainty           -0.287   327.013    
    SLICE_X108Y255       FDCE (Recov_fdce_C_CLR)     -0.355   326.658    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        326.658    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                323.428    

Slack (MET) :             323.438ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.246ns (17.137%)  route 1.189ns (82.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 327.276 - 325.521 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763     1.809    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X112Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y260       FDRE (Prop_fdre_C_Q)         0.246     2.055 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.189     3.245    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X106Y255       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.541   327.276    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X106Y255       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.021   327.297    
                         clock uncertainty           -0.287   327.010    
    SLICE_X106Y255       FDCE (Recov_fdce_C_CLR)     -0.328   326.682    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        326.682    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                323.438    

Slack (MET) :             323.438ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.246ns (17.137%)  route 1.189ns (82.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 327.276 - 325.521 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763     1.809    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X112Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y260       FDRE (Prop_fdre_C_Q)         0.246     2.055 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.189     3.245    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X106Y255       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.541   327.276    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X106Y255       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.021   327.297    
                         clock uncertainty           -0.287   327.010    
    SLICE_X106Y255       FDCE (Recov_fdce_C_CLR)     -0.328   326.682    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        326.682    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                323.438    

Slack (MET) :             323.438ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.246ns (17.137%)  route 1.189ns (82.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.755ns = ( 327.276 - 325.521 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.577    -2.437    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.269    -2.168 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.095    -0.074    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.046 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763     1.809    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X112Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y260       FDRE (Prop_fdre_C_Q)         0.246     2.055 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          1.189     3.245    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X106Y255       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.407   323.646    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.216   323.862 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.760   325.622    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   325.735 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.541   327.276    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X106Y255       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.021   327.297    
                         clock uncertainty           -0.287   327.010    
    SLICE_X106Y255       FDCE (Recov_fdce_C_CLR)     -0.328   326.682    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        326.682    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                323.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.118ns (31.979%)  route 0.251ns (68.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.687     1.049    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y261       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y261       FDPE (Prop_fdpe_C_Q)         0.118     1.167 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.251     1.418    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X99Y265        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.929     1.463    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X99Y265        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.220     1.243    
    SLICE_X99Y265        FDPE (Remov_fdpe_C_PRE)     -0.072     1.171    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.871%)  route 0.156ns (63.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.691     1.053    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X115Y260       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y260       FDPE (Prop_fdpe_C_Q)         0.091     1.144 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.156     1.300    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X111Y260       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.935     1.469    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y260       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.385     1.084    
    SLICE_X111Y260       FDPE (Remov_fdpe_C_PRE)     -0.110     0.974    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.212%)  route 0.175ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.687     1.049    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y261       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y261       FDPE (Prop_fdpe_C_Q)         0.118     1.167 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     1.342    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X106Y259       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.934     1.468    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X106Y259       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/C
                         clock pessimism             -0.404     1.064    
    SLICE_X106Y259       FDCE (Remov_fdce_C_CLR)     -0.050     1.014    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.212%)  route 0.175ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.687     1.049    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y261       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y261       FDPE (Prop_fdpe_C_Q)         0.118     1.167 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     1.342    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X106Y259       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.934     1.468    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X106Y259       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.404     1.064    
    SLICE_X106Y259       FDPE (Remov_fdpe_C_PRE)     -0.052     1.012    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.212%)  route 0.175ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.687     1.049    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y261       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y261       FDPE (Prop_fdpe_C_Q)         0.118     1.167 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     1.342    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X106Y259       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.934     1.468    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X106Y259       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.404     1.064    
    SLICE_X106Y259       FDPE (Remov_fdpe_C_PRE)     -0.052     1.012    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.212%)  route 0.175ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.687     1.049    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y261       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y261       FDPE (Prop_fdpe_C_Q)         0.118     1.167 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     1.342    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X106Y259       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.934     1.468    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X106Y259       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.404     1.064    
    SLICE_X106Y259       FDPE (Remov_fdpe_C_PRE)     -0.052     1.012    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.212%)  route 0.175ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.687     1.049    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y261       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y261       FDPE (Prop_fdpe_C_Q)         0.118     1.167 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.175     1.342    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X107Y259       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.934     1.468    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X107Y259       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.404     1.064    
    SLICE_X107Y259       FDPE (Remov_fdpe_C_PRE)     -0.072     0.992    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/CLR
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.091ns (18.935%)  route 0.390ns (81.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.691     1.053    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X112Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y260       FDRE (Prop_fdre_C_Q)         0.091     1.144 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.390     1.533    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X106Y257       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.934     1.468    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X106Y257       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/C
                         clock pessimism             -0.385     1.083    
    SLICE_X106Y257       FDCE (Remov_fdce_C_CLR)     -0.086     0.997    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.146ns (27.871%)  route 0.378ns (72.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.689     1.051    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/m_aclk
    SLICE_X110Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y260       FDRE (Prop_fdre_C_Q)         0.118     1.169 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.187     1.356    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg
    SLICE_X110Y260       LUT3 (Prop_lut3_I1_O)        0.028     1.384 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.191     1.575    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y261       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.933     1.467    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y261       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.385     1.082    
    SLICE_X106Y261       FDPE (Remov_fdpe_C_PRE)     -0.052     1.030    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.146ns (27.871%)  route 0.378ns (72.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.607    -0.654    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.554 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           0.890     0.336    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.362 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.689     1.051    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/m_aclk
    SLICE_X110Y260       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y260       FDRE (Prop_fdre_C_Q)         0.118     1.169 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.187     1.356    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg
    SLICE_X110Y260       LUT3 (Prop_lut3_I1_O)        0.028     1.384 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.191     1.575    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X106Y261       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.833    -0.686    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X104Y245       FDCE (Prop_fdce_C_Q)         0.124    -0.562 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.067     0.504    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.534 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.933     1.467    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y261       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.385     1.082    
    SLICE_X106Y261       FDPE (Remov_fdpe_C_PRE)     -0.052     1.030    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.545    





