
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800200  00001460  000014f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001460  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001d  0080020a  0080020a  000014fe  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000014fe  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001530  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001d0  00000000  00000000  00001570  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001a7e  00000000  00000000  00001740  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001279  00000000  00000000  000031be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000014ae  00000000  00000000  00004437  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000368  00000000  00000000  000058e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008ca  00000000  00000000  00005c50  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a03  00000000  00000000  0000651a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000190  00000000  00000000  00006f1d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 cc 08 	jmp	0x1198	; 0x1198 <__vector_1>
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	b7 c0       	rjmp	.+366    	; 0x1b4 <__bad_interrupt>
      46:	00 00       	nop
      48:	b5 c0       	rjmp	.+362    	; 0x1b4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b3 c0       	rjmp	.+358    	; 0x1b4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	76 c4       	rjmp	.+2284   	; 0x93e <__vector_20>
      52:	00 00       	nop
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	99 c0       	rjmp	.+306    	; 0x1b4 <__bad_interrupt>
      82:	00 00       	nop
      84:	97 c0       	rjmp	.+302    	; 0x1b4 <__bad_interrupt>
      86:	00 00       	nop
      88:	95 c0       	rjmp	.+298    	; 0x1b4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	93 c0       	rjmp	.+294    	; 0x1b4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c0       	rjmp	.+266    	; 0x1b4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	83 c0       	rjmp	.+262    	; 0x1b4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	81 c0       	rjmp	.+258    	; 0x1b4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7f c0       	rjmp	.+254    	; 0x1b4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7b c0       	rjmp	.+246    	; 0x1b4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	79 c0       	rjmp	.+242    	; 0x1b4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	77 c0       	rjmp	.+238    	; 0x1b4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	75 c0       	rjmp	.+234    	; 0x1b4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	d9 02       	muls	r29, r25
      e6:	e5 02       	muls	r30, r21
      e8:	f1 02       	muls	r31, r17
      ea:	fd 02       	muls	r31, r29
      ec:	09 03       	fmul	r16, r17
      ee:	15 03       	mulsu	r17, r21
      f0:	21 03       	mulsu	r18, r17
      f2:	2d 03       	fmul	r18, r21
      f4:	64 03       	mulsu	r22, r20
      f6:	3b 03       	fmul	r19, r19
      f8:	49 03       	fmul	r20, r17
      fa:	57 03       	mulsu	r21, r23
      fc:	75 03       	mulsu	r23, r21
      fe:	8c 03       	fmulsu	r16, r20
     100:	a3 03       	fmuls	r18, r19
     102:	ba 03       	fmulsu	r19, r18
     104:	d1 03       	fmuls	r21, r17
     106:	e8 03       	fmulsu	r22, r16
     108:	ff 03       	fmulsu	r23, r23
     10a:	16 04       	cpc	r1, r6
     10c:	76 04       	cpc	r7, r6
     10e:	2e 04       	cpc	r2, r14
     110:	46 04       	cpc	r4, r6
     112:	5e 04       	cpc	r5, r14
     114:	06 05       	cpc	r16, r6
     116:	12 05       	cpc	r17, r2
     118:	1e 05       	cpc	r17, r14
     11a:	2a 05       	cpc	r18, r10
     11c:	36 05       	cpc	r19, r6
     11e:	42 05       	cpc	r20, r2
     120:	4e 05       	cpc	r20, r14
     122:	5a 05       	cpc	r21, r10
     124:	91 05       	cpc	r25, r1
     126:	68 05       	cpc	r22, r8
     128:	76 05       	cpc	r23, r6
     12a:	84 05       	cpc	r24, r4
     12c:	a2 05       	cpc	r26, r2
     12e:	b9 05       	cpc	r27, r9
     130:	d0 05       	cpc	r29, r0
     132:	e7 05       	cpc	r30, r7
     134:	fe 05       	cpc	r31, r14
     136:	15 06       	cpc	r1, r21
     138:	2c 06       	cpc	r2, r28
     13a:	43 06       	cpc	r4, r19
     13c:	a3 06       	cpc	r10, r19
     13e:	5b 06       	cpc	r5, r27
     140:	73 06       	cpc	r7, r19
     142:	8b 06       	cpc	r8, r27
     144:	cb 06       	cpc	r12, r27
     146:	d8 06       	cpc	r13, r24
     148:	e5 06       	cpc	r14, r21
     14a:	f2 06       	cpc	r15, r18
     14c:	ff 06       	cpc	r15, r31
     14e:	0c 07       	cpc	r16, r28
     150:	19 07       	cpc	r17, r25
     152:	26 07       	cpc	r18, r22
     154:	61 07       	cpc	r22, r17
     156:	35 07       	cpc	r19, r21
     158:	44 07       	cpc	r20, r20
     15a:	53 07       	cpc	r21, r19
     15c:	73 07       	cpc	r23, r19
     15e:	90 07       	cpc	r25, r16
     160:	ad 07       	cpc	r26, r29
     162:	ca 07       	cpc	r28, r26
     164:	e7 07       	cpc	r30, r23
     166:	04 08       	sbc	r0, r4
     168:	21 08       	sbc	r2, r1
     16a:	3e 08       	sbc	r3, r14
     16c:	c1 08       	sbc	r12, r1
     16e:	5f 08       	sbc	r5, r15
     170:	80 08       	sbc	r8, r0
     172:	a1 08       	sbc	r10, r1

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	e0 e6       	ldi	r30, 0x60	; 96
     18c:	f4 e1       	ldi	r31, 0x14	; 20
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	aa 30       	cpi	r26, 0x0A	; 10
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	aa e0       	ldi	r26, 0x0A	; 10
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a7 32       	cpi	r26, 0x27	; 39
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	94 d0       	rcall	.+296    	; 0x2d8 <main>
     1b0:	0c 94 2e 0a 	jmp	0x145c	; 0x145c <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <opdaterKommando>:
 int firstCheck = 1;


 void opdaterKommando()
 {
	 if (lektorOptaget_ == '0' && lektortilStede_ == '0')
     1b6:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     1ba:	80 33       	cpi	r24, 0x30	; 48
     1bc:	99 f4       	brne	.+38     	; 0x1e4 <opdaterKommando+0x2e>
     1be:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     1c2:	80 33       	cpi	r24, 0x30	; 48
     1c4:	79 f4       	brne	.+30     	; 0x1e4 <opdaterKommando+0x2e>
	 {
		 if ((state = 00) && (firstCheck != 1))
     1c6:	10 92 18 02 	sts	0x0218, r1	; 0x800218 <state+0x1>
     1ca:	10 92 17 02 	sts	0x0217, r1	; 0x800217 <state>
		 {
			 aendring_ = 0;
		 }
		 else
		 {
			 aendring_ = 1;
     1ce:	81 e0       	ldi	r24, 0x01	; 1
     1d0:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <aendring_>
			 COMMAND = 'V';		// V indikerer at lektor er væk!
     1d4:	86 e5       	ldi	r24, 0x56	; 86
     1d6:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <COMMAND>
		 }
		 state = 00;
     1da:	10 92 18 02 	sts	0x0218, r1	; 0x800218 <state+0x1>
     1de:	10 92 17 02 	sts	0x0217, r1	; 0x800217 <state>
     1e2:	6f c0       	rjmp	.+222    	; 0x2c2 <opdaterKommando+0x10c>
	 }
	 else if ((lektorOptaget_ == '0') && (lektortilStede_ == '1'))
     1e4:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     1e8:	80 33       	cpi	r24, 0x30	; 48
     1ea:	01 f5       	brne	.+64     	; 0x22c <opdaterKommando+0x76>
     1ec:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     1f0:	81 33       	cpi	r24, 0x31	; 49
     1f2:	e1 f4       	brne	.+56     	; 0x22c <opdaterKommando+0x76>
	 {
		 if ((state = 01) && (firstCheck != 1))
     1f4:	81 e0       	ldi	r24, 0x01	; 1
     1f6:	90 e0       	ldi	r25, 0x00	; 0
     1f8:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     1fc:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     200:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     204:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     208:	01 97       	sbiw	r24, 0x01	; 1
     20a:	19 f0       	breq	.+6      	; 0x212 <opdaterKommando+0x5c>
		 {
			 aendring_ = 0;
     20c:	10 92 1a 02 	sts	0x021A, r1	; 0x80021a <aendring_>
     210:	08 95       	ret
		 }
		 else
		 {
			 aendring_ = 1;
     212:	81 e0       	ldi	r24, 0x01	; 1
     214:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <aendring_>
			 COMMAND = 'T';		// T Indikerer at lektor er tilstede
     218:	84 e5       	ldi	r24, 0x54	; 84
     21a:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <COMMAND>
			 state = 01;
     21e:	81 e0       	ldi	r24, 0x01	; 1
     220:	90 e0       	ldi	r25, 0x00	; 0
     222:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     226:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     22a:	51 c0       	rjmp	.+162    	; 0x2ce <opdaterKommando+0x118>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '0'))
     22c:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     230:	81 33       	cpi	r24, 0x31	; 49
     232:	01 f5       	brne	.+64     	; 0x274 <opdaterKommando+0xbe>
     234:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     238:	80 33       	cpi	r24, 0x30	; 48
     23a:	e1 f4       	brne	.+56     	; 0x274 <opdaterKommando+0xbe>
	 {
		 if ((state = 10) && (firstCheck != 1))
     23c:	8a e0       	ldi	r24, 0x0A	; 10
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     244:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     248:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     24c:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     250:	01 97       	sbiw	r24, 0x01	; 1
     252:	19 f0       	breq	.+6      	; 0x25a <opdaterKommando+0xa4>
		 {
			 aendring_ = 0;
     254:	10 92 1a 02 	sts	0x021A, r1	; 0x80021a <aendring_>
     258:	08 95       	ret
		 }
		 else
		 {
			 aendring_ = 1;
     25a:	81 e0       	ldi	r24, 0x01	; 1
     25c:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     260:	8f e4       	ldi	r24, 0x4F	; 79
     262:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <COMMAND>
			 state = 10;
     266:	8a e0       	ldi	r24, 0x0A	; 10
     268:	90 e0       	ldi	r25, 0x00	; 0
     26a:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     26e:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     272:	2d c0       	rjmp	.+90     	; 0x2ce <opdaterKommando+0x118>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '1'))
     274:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     278:	81 33       	cpi	r24, 0x31	; 49
     27a:	19 f5       	brne	.+70     	; 0x2c2 <opdaterKommando+0x10c>
     27c:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     280:	81 33       	cpi	r24, 0x31	; 49
     282:	f9 f4       	brne	.+62     	; 0x2c2 <opdaterKommando+0x10c>
	 {
		 if ((state = 11) && (firstCheck != 1))
     284:	8b e0       	ldi	r24, 0x0B	; 11
     286:	90 e0       	ldi	r25, 0x00	; 0
     288:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     28c:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
     290:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     294:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     298:	01 97       	sbiw	r24, 0x01	; 1
     29a:	19 f0       	breq	.+6      	; 0x2a2 <opdaterKommando+0xec>
		 {
			 aendring_ = 0;
     29c:	10 92 1a 02 	sts	0x021A, r1	; 0x80021a <aendring_>
		 }
		 else
		 {
			 if (returnerTimerStatus() == 0)
     2a0:	08 95       	ret
     2a2:	26 d3       	rcall	.+1612   	; 0x8f0 <returnerTimerStatus>
			 {
				 setTimer();
     2a4:	89 2b       	or	r24, r25
     2a6:	09 f4       	brne	.+2      	; 0x2aa <opdaterKommando+0xf4>
			 }
			 aendring_ = 1;
     2a8:	33 d3       	rcall	.+1638   	; 0x910 <setTimer>
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     2b0:	8f e4       	ldi	r24, 0x4F	; 79
     2b2:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <COMMAND>
			 state = 11;
     2b6:	8b e0       	ldi	r24, 0x0B	; 11
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	90 93 18 02 	sts	0x0218, r25	; 0x800218 <state+0x1>
     2be:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <state>
		 }
	 }

	 if (firstCheck == 1)
     2c2:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     2c6:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     2ca:	01 97       	sbiw	r24, 0x01	; 1
	 {
		 firstCheck = 0;
     2cc:	21 f4       	brne	.+8      	; 0x2d6 <opdaterKommando+0x120>
     2ce:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <firstCheck+0x1>
     2d2:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <firstCheck>
     2d6:	08 95       	ret

000002d8 <main>:
//				 Functions			  //
//------------------------------------//
*/

int main(void)
{
     2d8:	cf 93       	push	r28
     2da:	df 93       	push	r29
     2dc:	00 d0       	rcall	.+0      	; 0x2de <main+0x6>
     2de:	1f 92       	push	r1
     2e0:	cd b7       	in	r28, 0x3d	; 61
     2e2:	de b7       	in	r29, 0x3e	; 62
	//Initializing
	initSensor('B', 2);
     2e4:	62 e0       	ldi	r22, 0x02	; 2
     2e6:	70 e0       	ldi	r23, 0x00	; 0
     2e8:	82 e4       	ldi	r24, 0x42	; 66
     2ea:	3d d1       	rcall	.+634    	; 0x566 <initSensor>
	initToggleSwitch('B', 3);
     2ec:	63 e0       	ldi	r22, 0x03	; 3
     2ee:	70 e0       	ldi	r23, 0x00	; 0
     2f0:	82 e4       	ldi	r24, 0x42	; 66
     2f2:	66 d3       	rcall	.+1740   	; 0x9c0 <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     2f4:	64 e0       	ldi	r22, 0x04	; 4
     2f6:	70 e0       	ldi	r23, 0x00	; 0
     2f8:	82 e4       	ldi	r24, 0x42	; 66
	initZCDetector();
     2fa:	27 d5       	rcall	.+2638   	; 0xd4a <initToggleSwitchLED>
     2fc:	43 d7       	rcall	.+3718   	; 0x1184 <initZCDetector>
	//Streng med data som skal sendes.
	
	// Global interrupt enable
	sei();
     2fe:	78 94       	sei
				
	unsigned char* konverteretStreng;
	volatile unsigned char karakter = '\0';
     300:	19 82       	std	Y+1, r1	; 0x01
	unsigned char streng[3] = {LEKTORID1, LEKTORID2, COMMAND};
     302:	81 e4       	ldi	r24, 0x41	; 65
     304:	8a 83       	std	Y+2, r24	; 0x02
     306:	8b 83       	std	Y+3, r24	; 0x03

	while(1)
	{
		
		lektorStatus_PaaKontor();
     308:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <COMMAND>
		lektorStatus_Optaget();
     30c:	8c 83       	std	Y+4, r24	; 0x04
     30e:	d9 d0       	rcall	.+434    	; 0x4c2 <lektorStatus_PaaKontor>
		opdaterKommando();
     310:	bf d0       	rcall	.+382    	; 0x490 <lektorStatus_Optaget>
     312:	51 df       	rcall	.-350    	; 0x1b6 <opdaterKommando>

		if (aendring_ == 1)
     314:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <aendring_>
     318:	81 30       	cpi	r24, 0x01	; 1
		{
		streng[2] = COMMAND;
     31a:	c9 f7       	brne	.-14     	; 0x30e <main+0x36>
     31c:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <COMMAND>
		konverteretStreng = stringToManchester(streng);
     320:	8c 83       	std	Y+4, r24	; 0x04
     322:	ce 01       	movw	r24, r28
     324:	02 96       	adiw	r24, 0x02	; 2
     326:	1f d0       	rcall	.+62     	; 0x366 <stringToManchester>
     328:	7c 01       	movw	r14, r24
		for (size_t i = 0; i >= strlen((const char*)konverteretStreng); i++)
     32a:	6c 01       	movw	r12, r24
     32c:	00 e0       	ldi	r16, 0x00	; 0
		{
			karakter = konverteretStreng[i];
     32e:	10 e0       	ldi	r17, 0x00	; 0
     330:	08 c0       	rjmp	.+16     	; 0x342 <main+0x6a>
     332:	f6 01       	movw	r30, r12
     334:	81 91       	ld	r24, Z+
			sendCharSW(karakter);
     336:	6f 01       	movw	r12, r30
     338:	89 83       	std	Y+1, r24	; 0x01
     33a:	89 81       	ldd	r24, Y+1	; 0x01

		if (aendring_ == 1)
		{
		streng[2] = COMMAND;
		konverteretStreng = stringToManchester(streng);
		for (size_t i = 0; i >= strlen((const char*)konverteretStreng); i++)
     33c:	ff d0       	rcall	.+510    	; 0x53c <sendCharSW>
     33e:	0f 5f       	subi	r16, 0xFF	; 255
     340:	1f 4f       	sbci	r17, 0xFF	; 255
     342:	f7 01       	movw	r30, r14
     344:	01 90       	ld	r0, Z+
     346:	00 20       	and	r0, r0
     348:	e9 f7       	brne	.-6      	; 0x344 <main+0x6c>
     34a:	31 97       	sbiw	r30, 0x01	; 1
     34c:	ee 19       	sub	r30, r14
     34e:	ff 09       	sbc	r31, r15
     350:	0e 17       	cp	r16, r30
		{
			karakter = konverteretStreng[i];
			sendCharSW(karakter);
		}
		freePtr();
     352:	1f 07       	cpc	r17, r31
     354:	70 f7       	brcc	.-36     	; 0x332 <main+0x5a>
     356:	01 d0       	rcall	.+2      	; 0x35a <freePtr>
     358:	da cf       	rjmp	.-76     	; 0x30e <main+0x36>

0000035a <freePtr>:
#include "Manchester.h"

static unsigned char * manchesterPtr = 0;

void freePtr(){
	free(manchesterPtr);
     35a:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     35e:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     362:	ec c7       	rjmp	.+4056   	; 0x133c <free>
     364:	08 95       	ret

00000366 <stringToManchester>:
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     366:	8f 92       	push	r8
     368:	9f 92       	push	r9
     36a:	af 92       	push	r10
     36c:	bf 92       	push	r11
     36e:	cf 92       	push	r12
     370:	df 92       	push	r13
     372:	ef 92       	push	r14
     374:	ff 92       	push	r15
     376:	0f 93       	push	r16
     378:	1f 93       	push	r17
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     37e:	22 e0       	ldi	r18, 0x02	; 2
     380:	88 30       	cpi	r24, 0x08	; 8
     382:	92 07       	cpc	r25, r18
     384:	09 f4       	brne	.+2      	; 0x388 <stringToManchester+0x22>
     386:	6c c0       	rjmp	.+216    	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
     388:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
     38a:	fc 01       	movw	r30, r24
     38c:	01 90       	ld	r0, Z+
     38e:	00 20       	and	r0, r0
     390:	e9 f7       	brne	.-6      	; 0x38c <stringToManchester+0x26>
     392:	31 97       	sbiw	r30, 0x01	; 1
     394:	e8 1b       	sub	r30, r24
     396:	f9 0b       	sbc	r31, r25
     398:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
     39a:	cf 01       	movw	r24, r30
     39c:	88 0f       	add	r24, r24
     39e:	99 1f       	adc	r25, r25
     3a0:	61 e0       	ldi	r22, 0x01	; 1
     3a2:	70 e0       	ldi	r23, 0x00	; 0
     3a4:	03 96       	adiw	r24, 0x03	; 3
     3a6:	18 d7       	rcall	.+3632   	; 0x11d8 <calloc>
     3a8:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     3ac:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     3b0:	1a 14       	cp	r1, r10
     3b2:	1b 04       	cpc	r1, r11
     3b4:	0c f0       	brlt	.+2      	; 0x3b8 <stringToManchester+0x52>
     3b6:	56 c0       	rjmp	.+172    	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
     3b8:	7e 01       	movw	r14, r28
     3ba:	a0 e0       	ldi	r26, 0x00	; 0
     3bc:	b0 e0       	ldi	r27, 0x00	; 0
     3be:	60 e0       	ldi	r22, 0x00	; 0
     3c0:	70 e0       	ldi	r23, 0x00	; 0
     3c2:	28 e0       	ldi	r18, 0x08	; 8
     3c4:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     3c6:	01 e0       	ldi	r16, 0x01	; 1
     3c8:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     3ca:	0f 2e       	mov	r0, r31
     3cc:	f7 e0       	ldi	r31, 0x07	; 7
     3ce:	9f 2e       	mov	r9, r31
     3d0:	f0 2d       	mov	r31, r0
     3d2:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     3d4:	f7 01       	movw	r30, r14
     3d6:	c1 91       	ld	r28, Z+
     3d8:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     3da:	47 e0       	ldi	r20, 0x07	; 7
     3dc:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     3de:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     3e0:	21 50       	subi	r18, 0x01	; 1
     3e2:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     3e4:	28 30       	cpi	r18, 0x08	; 8
     3e6:	31 05       	cpc	r19, r1
     3e8:	20 f0       	brcs	.+8      	; 0x3f2 <stringToManchester+0x8c>
			{
				counter = 7;
				++t;
     3ea:	6f 5f       	subi	r22, 0xFF	; 255
     3ec:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     3ee:	29 2d       	mov	r18, r9
     3f0:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     3f2:	fe 01       	movw	r30, r28
     3f4:	04 2e       	mov	r0, r20
     3f6:	02 c0       	rjmp	.+4      	; 0x3fc <stringToManchester+0x96>
     3f8:	f5 95       	asr	r31
     3fa:	e7 95       	ror	r30
     3fc:	0a 94       	dec	r0
     3fe:	e2 f7       	brpl	.-8      	; 0x3f8 <stringToManchester+0x92>
     400:	e0 ff       	sbrs	r30, 0
     402:	12 c0       	rjmp	.+36     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
			{
				manchesterPtr[i + t] |= 1 << counter;
     404:	fb 01       	movw	r30, r22
     406:	ea 0f       	add	r30, r26
     408:	fb 1f       	adc	r31, r27
     40a:	e8 0f       	add	r30, r24
     40c:	f9 1f       	adc	r31, r25
     40e:	68 01       	movw	r12, r16
     410:	02 2e       	mov	r0, r18
     412:	02 c0       	rjmp	.+4      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     414:	cc 0c       	add	r12, r12
     416:	dd 1c       	adc	r13, r13
     418:	0a 94       	dec	r0
     41a:	e2 f7       	brpl	.-8      	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
     41c:	d0 80       	ld	r13, Z
     41e:	cd 28       	or	r12, r13
     420:	c0 82       	st	Z, r12
				--counter;
     422:	21 50       	subi	r18, 0x01	; 1
     424:	31 09       	sbc	r19, r1
     426:	11 c0       	rjmp	.+34     	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     428:	fb 01       	movw	r30, r22
     42a:	ea 0f       	add	r30, r26
     42c:	fb 1f       	adc	r31, r27
     42e:	e8 0f       	add	r30, r24
     430:	f9 1f       	adc	r31, r25
				--counter;
     432:	21 50       	subi	r18, 0x01	; 1
     434:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     436:	68 01       	movw	r12, r16
     438:	02 2e       	mov	r0, r18
     43a:	02 c0       	rjmp	.+4      	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     43c:	cc 0c       	add	r12, r12
     43e:	dd 1c       	adc	r13, r13
     440:	0a 94       	dec	r0
     442:	e2 f7       	brpl	.-8      	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
     444:	d0 80       	ld	r13, Z
     446:	cd 28       	or	r12, r13
     448:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     44a:	41 50       	subi	r20, 0x01	; 1
     44c:	51 09       	sbc	r21, r1
     44e:	40 f6       	brcc	.-112    	; 0x3e0 <stringToManchester+0x7a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     450:	61 50       	subi	r22, 0x01	; 1
     452:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     454:	11 96       	adiw	r26, 0x01	; 1
     456:	aa 16       	cp	r10, r26
     458:	bb 06       	cpc	r11, r27
     45a:	09 f0       	breq	.+2      	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
     45c:	bb cf       	rjmp	.-138    	; 0x3d4 <stringToManchester+0x6e>
     45e:	02 c0       	rjmp	.+4      	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     460:	80 e0       	ldi	r24, 0x00	; 0
     462:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     464:	df 91       	pop	r29
     466:	cf 91       	pop	r28
     468:	1f 91       	pop	r17
     46a:	0f 91       	pop	r16
     46c:	ff 90       	pop	r15
     46e:	ef 90       	pop	r14
     470:	df 90       	pop	r13
     472:	cf 90       	pop	r12
     474:	bf 90       	pop	r11
     476:	af 90       	pop	r10
     478:	9f 90       	pop	r9
     47a:	8f 90       	pop	r8
     47c:	08 95       	ret

0000047e <skiftLEDTilstand_Optaget>:

}

 void skiftLEDTilstand_Optaget()
 {
	 if (lektorOptaget_ == '0')
     47e:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektorOptaget_>
     482:	80 33       	cpi	r24, 0x30	; 48
	 {
		 setToggleSwitchLED('0');
     484:	11 f4       	brne	.+4      	; 0x48a <skiftLEDTilstand_Optaget+0xc>
	 }

	 else
	 {
		 setToggleSwitchLED('1');
     486:	1e c5       	rjmp	.+2620   	; 0xec4 <setToggleSwitchLED>
     488:	08 95       	ret
     48a:	81 e3       	ldi	r24, 0x31	; 49
     48c:	1b c5       	rjmp	.+2614   	; 0xec4 <setToggleSwitchLED>
     48e:	08 95       	ret

00000490 <lektorStatus_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitch.h"
#include "ToggleSwitchLED.h"
 
void lektorStatus_Optaget()
{
     490:	49 d3       	rcall	.+1682   	; 0xb24 <toggleSwitchStatus>
     492:	81 33       	cpi	r24, 0x31	; 49
     494:	21 f4       	brne	.+8      	; 0x49e <lektorStatus_Optaget+0xe>
     496:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektorOptaget_>
     49a:	f1 cf       	rjmp	.-30     	; 0x47e <skiftLEDTilstand_Optaget>
     49c:	08 95       	ret
     49e:	80 e3       	ldi	r24, 0x30	; 48
     4a0:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektorOptaget_>
     4a4:	ec cf       	rjmp	.-40     	; 0x47e <skiftLEDTilstand_Optaget>
     4a6:	08 95       	ret

000004a8 <skiftLEDTilstand_PaaKontor>:
 }


  void skiftLEDTilstand_PaaKontor()
  {
	  if (lektortilStede_ == '1' && returnerTimerStatus() == 0)
     4a8:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <lektortilStede_>
     4ac:	81 33       	cpi	r24, 0x31	; 49
     4ae:	31 f4       	brne	.+12     	; 0x4bc <skiftLEDTilstand_PaaKontor+0x14>
     4b0:	1f d2       	rcall	.+1086   	; 0x8f0 <returnerTimerStatus>
	  {
		  setToggleSwitchLED('0');
     4b2:	89 2b       	or	r24, r25
     4b4:	19 f4       	brne	.+6      	; 0x4bc <skiftLEDTilstand_PaaKontor+0x14>
	  }
	  else
	  {
		  setToggleSwitchLED('1');
     4b6:	80 e3       	ldi	r24, 0x30	; 48
     4b8:	05 c5       	rjmp	.+2570   	; 0xec4 <setToggleSwitchLED>
     4ba:	08 95       	ret
     4bc:	81 e3       	ldi	r24, 0x31	; 49
     4be:	02 c5       	rjmp	.+2564   	; 0xec4 <setToggleSwitchLED>
     4c0:	08 95       	ret

000004c2 <lektorStatus_PaaKontor>:
     4c2:	03 d1       	rcall	.+518    	; 0x6ca <kontorStatus>
     4c4:	81 33       	cpi	r24, 0x31	; 49
     4c6:	21 f4       	brne	.+8      	; 0x4d0 <lektorStatus_PaaKontor+0xe>
     4c8:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <lektortilStede_>
     4cc:	ed cf       	rjmp	.-38     	; 0x4a8 <skiftLEDTilstand_PaaKontor>
     4ce:	08 95       	ret
     4d0:	80 e3       	ldi	r24, 0x30	; 48
     4d2:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <lektortilStede_>
     4d6:	e8 cf       	rjmp	.-48     	; 0x4a8 <skiftLEDTilstand_PaaKontor>
     4d8:	08 95       	ret

000004da <sendBurst>:
}

void sendBurst()
{
		 // Timer3: Normal mode, PS = 0
		 TCCR3A = 0b00000000;
     4da:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
		 TCCR3B = 0b00000001;
     4de:	81 e0       	ldi	r24, 0x01	; 1
     4e0:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
		 // Enable Timer3 overflow interrupt
		 // Overflow hvert MS.
		 //Sæt timerStatus til '1' (=going)
		 //timerStatus_3 = '1';
		 TCNT3 = (0xFFFF-16000);
     4e4:	8f e7       	ldi	r24, 0x7F	; 127
     4e6:	91 ec       	ldi	r25, 0xC1	; 193
     4e8:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     4ec:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
		 while ((TIFR3 & (1<<0)) == 0) 
     4f0:	c0 99       	sbic	0x18, 0	; 24
     4f2:	03 c0       	rjmp	.+6      	; 0x4fa <sendBurst+0x20>
		 {
			PORT |= (1<<PINNR);
     4f4:	28 9a       	sbi	0x05, 0	; 5
		 // Enable Timer3 overflow interrupt
		 // Overflow hvert MS.
		 //Sæt timerStatus til '1' (=going)
		 //timerStatus_3 = '1';
		 TCNT3 = (0xFFFF-16000);
		 while ((TIFR3 & (1<<0)) == 0) 
     4f6:	c0 9b       	sbis	0x18, 0	; 24
     4f8:	fd cf       	rjmp	.-6      	; 0x4f4 <sendBurst+0x1a>
		 {
			PORT |= (1<<PINNR);
		 }
		 TCCR3B = 0;
     4fa:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
		 TIFR3 = 1<<0;
     4fe:	81 e0       	ldi	r24, 0x01	; 1
     500:	88 bb       	out	0x18, r24	; 24
     502:	08 95       	ret

00000504 <sendNothing>:
}

void sendNothing()
{
		// Timer3: Normal mode, PS = 0
		TCCR3A = 0b00000000;
     504:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
		TCCR3B = 0b00000001;
     508:	81 e0       	ldi	r24, 0x01	; 1
     50a:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
		// Enable Timer3 overflow interrupt
		// Overflow hvert MS.
		//Sæt timerStatus til '1' (=going)
		//timerStatus_3 = '1';
		TCNT3 = (0xFFFF-16000);
     50e:	8f e7       	ldi	r24, 0x7F	; 127
     510:	91 ec       	ldi	r25, 0xC1	; 193
     512:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     516:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
		while ((TIFR3 & (1<<0)) == 0)
     51a:	c0 99       	sbic	0x18, 0	; 24
     51c:	03 c0       	rjmp	.+6      	; 0x524 <sendNothing+0x20>
		{
			PORT &= ~(1<<PINNR);
     51e:	28 98       	cbi	0x05, 0	; 5
		// Enable Timer3 overflow interrupt
		// Overflow hvert MS.
		//Sæt timerStatus til '1' (=going)
		//timerStatus_3 = '1';
		TCNT3 = (0xFFFF-16000);
		while ((TIFR3 & (1<<0)) == 0)
     520:	c0 9b       	sbis	0x18, 0	; 24
     522:	fd cf       	rjmp	.-6      	; 0x51e <sendNothing+0x1a>
		{
			PORT &= ~(1<<PINNR);
		}
		TCCR3B = 0;
     524:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
		TIFR3 = 1<<0;
     528:	81 e0       	ldi	r24, 0x01	; 1
     52a:	88 bb       	out	0x18, r24	; 24
     52c:	08 95       	ret

0000052e <ventPaaZC>:
		//timerStatus_3 = '0';
}

void ventPaaZC()
{
	while(ZCDetected_ == 0)	{}
     52e:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <ZCDetected_>
     532:	90 91 1d 02 	lds	r25, 0x021D	; 0x80021d <ZCDetected_+0x1>
     536:	89 2b       	or	r24, r25
     538:	d1 f3       	breq	.-12     	; 0x52e <ventPaaZC>
}
     53a:	08 95       	ret

0000053c <sendCharSW>:
#include "Timer_2.h"
#include "zeroCrossDetector.h"

// 8 data bit, no parity, 1 stop bit
void sendCharSW(char Tegn)
{
     53c:	cf 93       	push	r28
     53e:	df 93       	push	r29
	// Main-loop: Toggle LED7 hvert sekund
	unsigned char i;
	unsigned char x = Tegn;
	// Start bit
	ventPaaZC();
	sendNothing();		//venter 8.3us
     540:	d8 2f       	mov	r29, r24
     542:	f5 df       	rcall	.-22     	; 0x52e <ventPaaZC>
	for (i = 0; i<8; i++)
	{
		if(x & 0b00000001)
		{
			ventPaaZC();
			sendBurst();
     544:	df df       	rcall	.-66     	; 0x504 <sendNothing>
     546:	c8 e0       	ldi	r28, 0x08	; 8
		}
		else
		{
			ventPaaZC();
			sendNothing();
     548:	d0 ff       	sbrs	r29, 0
		}
		x = x>>1;
     54a:	03 c0       	rjmp	.+6      	; 0x552 <sendCharSW+0x16>
     54c:	f0 df       	rcall	.-32     	; 0x52e <ventPaaZC>
	unsigned char x = Tegn;
	// Start bit
	ventPaaZC();
	sendNothing();		//venter 8.3us
	// 8 data bits (LSB first)
	for (i = 0; i<8; i++)
     54e:	c5 df       	rcall	.-118    	; 0x4da <sendBurst>
			ventPaaZC();
			sendNothing();
		}
		x = x>>1;
	}
	ventPaaZC();
     550:	02 c0       	rjmp	.+4      	; 0x556 <sendCharSW+0x1a>
     552:	ed df       	rcall	.-38     	; 0x52e <ventPaaZC>
	sendBurst(); //stopbit
     554:	d7 df       	rcall	.-82     	; 0x504 <sendNothing>
     556:	d6 95       	lsr	r29
	//Test ###DUNNO what the stopbit is###
	//PORT &= ~(1<<PINNR);
}
     558:	c1 50       	subi	r28, 0x01	; 1
     55a:	b1 f7       	brne	.-20     	; 0x548 <sendCharSW+0xc>
     55c:	e8 df       	rcall	.-48     	; 0x52e <ventPaaZC>
     55e:	bd df       	rcall	.-134    	; 0x4da <sendBurst>
     560:	df 91       	pop	r29
     562:	cf 91       	pop	r28
     564:	08 95       	ret

00000566 <initSensor>:
static short int port_;


void initSensor(char register__, short int port)
{
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     566:	9f eb       	ldi	r25, 0xBF	; 191
     568:	98 0f       	add	r25, r24
     56a:	9c 30       	cpi	r25, 0x0C	; 12
     56c:	10 f4       	brcc	.+4      	; 0x572 <initSensor+0xc>
     56e:	89 34       	cpi	r24, 0x49	; 73
     570:	39 f4       	brne	.+14     	; 0x580 <initSensor+0x1a>
	{
		register_ = 'A';
     572:	81 e4       	ldi	r24, 0x41	; 65
     574:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <register_>
	}
	if (port > 7)
     578:	68 30       	cpi	r22, 0x08	; 8
     57a:	71 05       	cpc	r23, r1
     57c:	24 f4       	brge	.+8      	; 0x586 <initSensor+0x20>
     57e:	19 c0       	rjmp	.+50     	; 0x5b2 <initSensor+0x4c>
     580:	68 30       	cpi	r22, 0x08	; 8
     582:	71 05       	cpc	r23, r1
     584:	34 f0       	brlt	.+12     	; 0x592 <initSensor+0x2c>
	{
		port_ = 2;
     586:	82 e0       	ldi	r24, 0x02	; 2
     588:	90 e0       	ldi	r25, 0x00	; 0
     58a:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <port_+0x1>
     58e:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <port_>
	}

	switch (register_)
     592:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     596:	8e 2f       	mov	r24, r30
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	fc 01       	movw	r30, r24
     59c:	e1 54       	subi	r30, 0x41	; 65
     59e:	f1 09       	sbc	r31, r1
     5a0:	ec 30       	cpi	r30, 0x0C	; 12
     5a2:	f1 05       	cpc	r31, r1
     5a4:	08 f0       	brcs	.+2      	; 0x5a8 <initSensor+0x42>
     5a6:	90 c0       	rjmp	.+288    	; 0x6c8 <initSensor+0x162>
     5a8:	88 27       	eor	r24, r24
     5aa:	ee 58       	subi	r30, 0x8E	; 142
     5ac:	ff 4f       	sbci	r31, 0xFF	; 255
     5ae:	8f 4f       	sbci	r24, 0xFF	; 255
     5b0:	0b c6       	rjmp	.+3094   	; 0x11c8 <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << port);
     5b2:	21 b1       	in	r18, 0x01	; 1
     5b4:	81 e0       	ldi	r24, 0x01	; 1
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	02 c0       	rjmp	.+4      	; 0x5be <initSensor+0x58>
     5ba:	88 0f       	add	r24, r24
     5bc:	99 1f       	adc	r25, r25
     5be:	6a 95       	dec	r22
     5c0:	e2 f7       	brpl	.-8      	; 0x5ba <initSensor+0x54>
     5c2:	80 95       	com	r24
     5c4:	82 23       	and	r24, r18
     5c6:	81 b9       	out	0x01, r24	; 1
		break;
     5c8:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << port);
     5ca:	24 b1       	in	r18, 0x04	; 4
     5cc:	81 e0       	ldi	r24, 0x01	; 1
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	02 c0       	rjmp	.+4      	; 0x5d6 <initSensor+0x70>
     5d2:	88 0f       	add	r24, r24
     5d4:	99 1f       	adc	r25, r25
     5d6:	6a 95       	dec	r22
     5d8:	e2 f7       	brpl	.-8      	; 0x5d2 <initSensor+0x6c>
     5da:	80 95       	com	r24
     5dc:	82 23       	and	r24, r18
     5de:	84 b9       	out	0x04, r24	; 4
		break;
     5e0:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << port);
     5e2:	27 b1       	in	r18, 0x07	; 7
     5e4:	81 e0       	ldi	r24, 0x01	; 1
     5e6:	90 e0       	ldi	r25, 0x00	; 0
     5e8:	02 c0       	rjmp	.+4      	; 0x5ee <initSensor+0x88>
     5ea:	88 0f       	add	r24, r24
     5ec:	99 1f       	adc	r25, r25
     5ee:	6a 95       	dec	r22
     5f0:	e2 f7       	brpl	.-8      	; 0x5ea <initSensor+0x84>
     5f2:	80 95       	com	r24
     5f4:	82 23       	and	r24, r18
     5f6:	87 b9       	out	0x07, r24	; 7
		break;
     5f8:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << port);
     5fa:	2a b1       	in	r18, 0x0a	; 10
     5fc:	81 e0       	ldi	r24, 0x01	; 1
     5fe:	90 e0       	ldi	r25, 0x00	; 0
     600:	02 c0       	rjmp	.+4      	; 0x606 <initSensor+0xa0>
     602:	88 0f       	add	r24, r24
     604:	99 1f       	adc	r25, r25
     606:	6a 95       	dec	r22
     608:	e2 f7       	brpl	.-8      	; 0x602 <initSensor+0x9c>
     60a:	80 95       	com	r24
     60c:	82 23       	and	r24, r18
     60e:	8a b9       	out	0x0a, r24	; 10
		break;
     610:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << port);
     612:	2d b1       	in	r18, 0x0d	; 13
     614:	81 e0       	ldi	r24, 0x01	; 1
     616:	90 e0       	ldi	r25, 0x00	; 0
     618:	02 c0       	rjmp	.+4      	; 0x61e <initSensor+0xb8>
     61a:	88 0f       	add	r24, r24
     61c:	99 1f       	adc	r25, r25
     61e:	6a 95       	dec	r22
     620:	e2 f7       	brpl	.-8      	; 0x61a <initSensor+0xb4>
     622:	80 95       	com	r24
     624:	82 23       	and	r24, r18
     626:	8d b9       	out	0x0d, r24	; 13
		break;
     628:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << port);
     62a:	20 b3       	in	r18, 0x10	; 16
     62c:	81 e0       	ldi	r24, 0x01	; 1
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	02 c0       	rjmp	.+4      	; 0x636 <initSensor+0xd0>
     632:	88 0f       	add	r24, r24
     634:	99 1f       	adc	r25, r25
     636:	6a 95       	dec	r22
     638:	e2 f7       	brpl	.-8      	; 0x632 <initSensor+0xcc>
     63a:	80 95       	com	r24
     63c:	82 23       	and	r24, r18
     63e:	80 bb       	out	0x10, r24	; 16
		break;
     640:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << port);
     642:	23 b3       	in	r18, 0x13	; 19
     644:	81 e0       	ldi	r24, 0x01	; 1
     646:	90 e0       	ldi	r25, 0x00	; 0
     648:	02 c0       	rjmp	.+4      	; 0x64e <initSensor+0xe8>
     64a:	88 0f       	add	r24, r24
     64c:	99 1f       	adc	r25, r25
     64e:	6a 95       	dec	r22
     650:	e2 f7       	brpl	.-8      	; 0x64a <initSensor+0xe4>
     652:	80 95       	com	r24
     654:	82 23       	and	r24, r18
     656:	83 bb       	out	0x13, r24	; 19
		break;
     658:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << port);
     65a:	e1 e0       	ldi	r30, 0x01	; 1
     65c:	f1 e0       	ldi	r31, 0x01	; 1
     65e:	20 81       	ld	r18, Z
     660:	81 e0       	ldi	r24, 0x01	; 1
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	02 c0       	rjmp	.+4      	; 0x66a <initSensor+0x104>
     666:	88 0f       	add	r24, r24
     668:	99 1f       	adc	r25, r25
     66a:	6a 95       	dec	r22
     66c:	e2 f7       	brpl	.-8      	; 0x666 <initSensor+0x100>
     66e:	80 95       	com	r24
     670:	82 23       	and	r24, r18
     672:	80 83       	st	Z, r24
		break;
     674:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << port);
     676:	e4 e0       	ldi	r30, 0x04	; 4
     678:	f1 e0       	ldi	r31, 0x01	; 1
     67a:	20 81       	ld	r18, Z
     67c:	81 e0       	ldi	r24, 0x01	; 1
     67e:	90 e0       	ldi	r25, 0x00	; 0
     680:	02 c0       	rjmp	.+4      	; 0x686 <initSensor+0x120>
     682:	88 0f       	add	r24, r24
     684:	99 1f       	adc	r25, r25
     686:	6a 95       	dec	r22
     688:	e2 f7       	brpl	.-8      	; 0x682 <initSensor+0x11c>
     68a:	80 95       	com	r24
     68c:	82 23       	and	r24, r18
     68e:	80 83       	st	Z, r24
		break;
     690:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << port);
     692:	e7 e0       	ldi	r30, 0x07	; 7
     694:	f1 e0       	ldi	r31, 0x01	; 1
     696:	20 81       	ld	r18, Z
     698:	81 e0       	ldi	r24, 0x01	; 1
     69a:	90 e0       	ldi	r25, 0x00	; 0
     69c:	02 c0       	rjmp	.+4      	; 0x6a2 <initSensor+0x13c>
     69e:	88 0f       	add	r24, r24
     6a0:	99 1f       	adc	r25, r25
     6a2:	6a 95       	dec	r22
     6a4:	e2 f7       	brpl	.-8      	; 0x69e <initSensor+0x138>
     6a6:	80 95       	com	r24
     6a8:	82 23       	and	r24, r18
     6aa:	80 83       	st	Z, r24
		break;
     6ac:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << port);
     6ae:	ea e0       	ldi	r30, 0x0A	; 10
     6b0:	f1 e0       	ldi	r31, 0x01	; 1
     6b2:	20 81       	ld	r18, Z
     6b4:	81 e0       	ldi	r24, 0x01	; 1
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	02 c0       	rjmp	.+4      	; 0x6be <initSensor+0x158>
     6ba:	88 0f       	add	r24, r24
     6bc:	99 1f       	adc	r25, r25
     6be:	6a 95       	dec	r22
     6c0:	e2 f7       	brpl	.-8      	; 0x6ba <initSensor+0x154>
     6c2:	80 95       	com	r24
     6c4:	82 23       	and	r24, r18
     6c6:	80 83       	st	Z, r24
     6c8:	08 95       	ret

000006ca <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register_)
     6ca:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     6ce:	8e 2f       	mov	r24, r30
     6d0:	90 e0       	ldi	r25, 0x00	; 0
     6d2:	fc 01       	movw	r30, r24
     6d4:	e1 54       	subi	r30, 0x41	; 65
     6d6:	f1 09       	sbc	r31, r1
     6d8:	ec 30       	cpi	r30, 0x0C	; 12
     6da:	f1 05       	cpc	r31, r1
     6dc:	08 f0       	brcs	.+2      	; 0x6e0 <kontorStatus+0x16>
     6de:	06 c1       	rjmp	.+524    	; 0x8ec <kontorStatus+0x222>
     6e0:	88 27       	eor	r24, r24
     6e2:	e2 58       	subi	r30, 0x82	; 130
     6e4:	ff 4f       	sbci	r31, 0xFF	; 255
     6e6:	8f 4f       	sbci	r24, 0xFF	; 255
     6e8:	6f c5       	rjmp	.+2782   	; 0x11c8 <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << port_))
     6ea:	80 b1       	in	r24, 0x00	; 0
     6ec:	90 e0       	ldi	r25, 0x00	; 0
     6ee:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     6f2:	02 c0       	rjmp	.+4      	; 0x6f8 <kontorStatus+0x2e>
     6f4:	95 95       	asr	r25
     6f6:	87 95       	ror	r24
     6f8:	0a 94       	dec	r0
     6fa:	e2 f7       	brpl	.-8      	; 0x6f4 <kontorStatus+0x2a>
     6fc:	80 ff       	sbrs	r24, 0
     6fe:	06 c0       	rjmp	.+12     	; 0x70c <kontorStatus+0x42>
		{
			lektorDetected_ = '1';
     700:	81 e3       	ldi	r24, 0x31	; 49
     702:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     706:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     70a:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     70c:	80 e3       	ldi	r24, 0x30	; 48
     70e:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     712:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     716:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port_))
     718:	83 b1       	in	r24, 0x03	; 3
     71a:	90 e0       	ldi	r25, 0x00	; 0
     71c:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     720:	02 c0       	rjmp	.+4      	; 0x726 <kontorStatus+0x5c>
     722:	95 95       	asr	r25
     724:	87 95       	ror	r24
     726:	0a 94       	dec	r0
     728:	e2 f7       	brpl	.-8      	; 0x722 <kontorStatus+0x58>
     72a:	80 ff       	sbrs	r24, 0
     72c:	06 c0       	rjmp	.+12     	; 0x73a <kontorStatus+0x70>
		{
			lektorDetected_ = '1';
     72e:	81 e3       	ldi	r24, 0x31	; 49
     730:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     734:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     738:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     73a:	80 e3       	ldi	r24, 0x30	; 48
     73c:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     740:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     744:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port_))
     746:	86 b1       	in	r24, 0x06	; 6
     748:	90 e0       	ldi	r25, 0x00	; 0
     74a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     74e:	02 c0       	rjmp	.+4      	; 0x754 <kontorStatus+0x8a>
     750:	95 95       	asr	r25
     752:	87 95       	ror	r24
     754:	0a 94       	dec	r0
     756:	e2 f7       	brpl	.-8      	; 0x750 <kontorStatus+0x86>
     758:	80 ff       	sbrs	r24, 0
     75a:	06 c0       	rjmp	.+12     	; 0x768 <kontorStatus+0x9e>
		{
			lektorDetected_ = '1';
     75c:	81 e3       	ldi	r24, 0x31	; 49
     75e:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     762:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     766:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     768:	80 e3       	ldi	r24, 0x30	; 48
     76a:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     76e:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     772:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port_))
     774:	89 b1       	in	r24, 0x09	; 9
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     77c:	02 c0       	rjmp	.+4      	; 0x782 <kontorStatus+0xb8>
     77e:	95 95       	asr	r25
     780:	87 95       	ror	r24
     782:	0a 94       	dec	r0
     784:	e2 f7       	brpl	.-8      	; 0x77e <kontorStatus+0xb4>
     786:	80 ff       	sbrs	r24, 0
     788:	06 c0       	rjmp	.+12     	; 0x796 <kontorStatus+0xcc>
		{
			lektorDetected_ = '1';
     78a:	81 e3       	ldi	r24, 0x31	; 49
     78c:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     790:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     794:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     796:	80 e3       	ldi	r24, 0x30	; 48
     798:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     79c:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7a0:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port_))
     7a2:	8c b1       	in	r24, 0x0c	; 12
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     7aa:	02 c0       	rjmp	.+4      	; 0x7b0 <kontorStatus+0xe6>
     7ac:	95 95       	asr	r25
     7ae:	87 95       	ror	r24
     7b0:	0a 94       	dec	r0
     7b2:	e2 f7       	brpl	.-8      	; 0x7ac <kontorStatus+0xe2>
     7b4:	80 ff       	sbrs	r24, 0
     7b6:	06 c0       	rjmp	.+12     	; 0x7c4 <kontorStatus+0xfa>
		{
			lektorDetected_ = '1';
     7b8:	81 e3       	ldi	r24, 0x31	; 49
     7ba:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7be:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7c2:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7c4:	80 e3       	ldi	r24, 0x30	; 48
     7c6:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7ca:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7ce:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port_))
     7d0:	8f b1       	in	r24, 0x0f	; 15
     7d2:	90 e0       	ldi	r25, 0x00	; 0
     7d4:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     7d8:	02 c0       	rjmp	.+4      	; 0x7de <kontorStatus+0x114>
     7da:	95 95       	asr	r25
     7dc:	87 95       	ror	r24
     7de:	0a 94       	dec	r0
     7e0:	e2 f7       	brpl	.-8      	; 0x7da <kontorStatus+0x110>
     7e2:	80 ff       	sbrs	r24, 0
     7e4:	06 c0       	rjmp	.+12     	; 0x7f2 <kontorStatus+0x128>
		{
			lektorDetected_ = '1';
     7e6:	81 e3       	ldi	r24, 0x31	; 49
     7e8:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7ec:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7f0:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7f2:	80 e3       	ldi	r24, 0x30	; 48
     7f4:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     7f8:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     7fc:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port_))
     7fe:	82 b3       	in	r24, 0x12	; 18
     800:	90 e0       	ldi	r25, 0x00	; 0
     802:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     806:	02 c0       	rjmp	.+4      	; 0x80c <kontorStatus+0x142>
     808:	95 95       	asr	r25
     80a:	87 95       	ror	r24
     80c:	0a 94       	dec	r0
     80e:	e2 f7       	brpl	.-8      	; 0x808 <kontorStatus+0x13e>
     810:	80 ff       	sbrs	r24, 0
     812:	06 c0       	rjmp	.+12     	; 0x820 <kontorStatus+0x156>
		{
			lektorDetected_ = '1';
     814:	81 e3       	ldi	r24, 0x31	; 49
     816:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     81a:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     81e:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     820:	80 e3       	ldi	r24, 0x30	; 48
     822:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     826:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     82a:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port_))
     82c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     836:	02 c0       	rjmp	.+4      	; 0x83c <kontorStatus+0x172>
     838:	95 95       	asr	r25
     83a:	87 95       	ror	r24
     83c:	0a 94       	dec	r0
     83e:	e2 f7       	brpl	.-8      	; 0x838 <kontorStatus+0x16e>
     840:	80 ff       	sbrs	r24, 0
     842:	06 c0       	rjmp	.+12     	; 0x850 <kontorStatus+0x186>
		{
			lektorDetected_ = '1';
     844:	81 e3       	ldi	r24, 0x31	; 49
     846:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     84a:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     84e:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     850:	80 e3       	ldi	r24, 0x30	; 48
     852:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     856:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     85a:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port_))
     85c:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     860:	90 e0       	ldi	r25, 0x00	; 0
     862:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     866:	02 c0       	rjmp	.+4      	; 0x86c <kontorStatus+0x1a2>
     868:	95 95       	asr	r25
     86a:	87 95       	ror	r24
     86c:	0a 94       	dec	r0
     86e:	e2 f7       	brpl	.-8      	; 0x868 <kontorStatus+0x19e>
     870:	80 ff       	sbrs	r24, 0
     872:	06 c0       	rjmp	.+12     	; 0x880 <kontorStatus+0x1b6>
		{
			lektorDetected_ = '1';
     874:	81 e3       	ldi	r24, 0x31	; 49
     876:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     87a:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     87e:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     880:	80 e3       	ldi	r24, 0x30	; 48
     882:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     886:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     88a:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port_))
     88c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     890:	90 e0       	ldi	r25, 0x00	; 0
     892:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     896:	02 c0       	rjmp	.+4      	; 0x89c <kontorStatus+0x1d2>
     898:	95 95       	asr	r25
     89a:	87 95       	ror	r24
     89c:	0a 94       	dec	r0
     89e:	e2 f7       	brpl	.-8      	; 0x898 <kontorStatus+0x1ce>
     8a0:	80 ff       	sbrs	r24, 0
     8a2:	06 c0       	rjmp	.+12     	; 0x8b0 <kontorStatus+0x1e6>
		{
			lektorDetected_ = '1';
     8a4:	81 e3       	ldi	r24, 0x31	; 49
     8a6:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     8aa:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     8ae:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     8b0:	80 e3       	ldi	r24, 0x30	; 48
     8b2:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     8b6:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     8ba:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port_))
     8bc:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     8c0:	90 e0       	ldi	r25, 0x00	; 0
     8c2:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <port_>
     8c6:	02 c0       	rjmp	.+4      	; 0x8cc <kontorStatus+0x202>
     8c8:	95 95       	asr	r25
     8ca:	87 95       	ror	r24
     8cc:	0a 94       	dec	r0
     8ce:	e2 f7       	brpl	.-8      	; 0x8c8 <kontorStatus+0x1fe>
     8d0:	80 ff       	sbrs	r24, 0
     8d2:	06 c0       	rjmp	.+12     	; 0x8e0 <kontorStatus+0x216>
		{
			lektorDetected_ = '1';
     8d4:	81 e3       	ldi	r24, 0x31	; 49
     8d6:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     8da:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     8de:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     8e0:	80 e3       	ldi	r24, 0x30	; 48
     8e2:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <lektorDetected_>
			return lektorDetected_;
     8e6:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <lektorDetected_>
     8ea:	08 95       	ret
		}
		break;
		default: return '0';
     8ec:	80 e3       	ldi	r24, 0x30	; 48
	}
     8ee:	08 95       	ret

000008f0 <returnerTimerStatus>:

 #include "Timer_1.h"

 int returnerTimerStatus()
 {
	return timerStatus_;
     8f0:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <timerStatus_>
     8f4:	90 91 10 02 	lds	r25, 0x0210	; 0x800210 <timerStatus_+0x1>
 }
     8f8:	08 95       	ret

000008fa <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     8fa:	80 e3       	ldi	r24, 0x30	; 48
     8fc:	90 e0       	ldi	r25, 0x00	; 0
     8fe:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     902:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	ctr_ = 0;
     906:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <ctr_+0x1>
     90a:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <ctr_>
     90e:	08 95       	ret

00000910 <setTimer>:

 void setTimer()
 {
 
      //Sæt timerStatus til '1' (=going)
	  timerStatus_ = '1';	
     910:	81 e3       	ldi	r24, 0x31	; 49
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     918:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     91c:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     920:	85 e0       	ldi	r24, 0x05	; 5
     922:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     926:	86 ef       	ldi	r24, 0xF6	; 246
     928:	92 ec       	ldi	r25, 0xC2	; 194
     92a:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     92e:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     932:	ef e6       	ldi	r30, 0x6F	; 111
     934:	f0 e0       	ldi	r31, 0x00	; 0
     936:	80 81       	ld	r24, Z
     938:	81 60       	ori	r24, 0x01	; 1
     93a:	80 83       	st	Z, r24
     93c:	08 95       	ret

0000093e <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     93e:	1f 92       	push	r1
     940:	0f 92       	push	r0
     942:	0f b6       	in	r0, 0x3f	; 63
     944:	0f 92       	push	r0
     946:	11 24       	eor	r1, r1
     948:	0b b6       	in	r0, 0x3b	; 59
     94a:	0f 92       	push	r0
     94c:	2f 93       	push	r18
     94e:	3f 93       	push	r19
     950:	4f 93       	push	r20
     952:	5f 93       	push	r21
     954:	6f 93       	push	r22
     956:	7f 93       	push	r23
     958:	8f 93       	push	r24
     95a:	9f 93       	push	r25
     95c:	af 93       	push	r26
     95e:	bf 93       	push	r27
     960:	ef 93       	push	r30
     962:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     964:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     968:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     96c:	01 96       	adiw	r24, 0x01	; 1
     96e:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <ctr_+0x1>
     972:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     976:	86 ef       	ldi	r24, 0xF6	; 246
     978:	92 ec       	ldi	r25, 0xC2	; 194
     97a:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     97e:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     982:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     986:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     98a:	88 35       	cpi	r24, 0x58	; 88
     98c:	92 40       	sbci	r25, 0x02	; 2
	 {
		resetTimer();
     98e:	29 f4       	brne	.+10     	; 0x99a <__vector_20+0x5c>
		TIMSK1 &= 0;
     990:	b4 df       	rcall	.-152    	; 0x8fa <resetTimer>
     992:	ef e6       	ldi	r30, 0x6F	; 111
     994:	f0 e0       	ldi	r31, 0x00	; 0
     996:	80 81       	ld	r24, Z
	 }
     998:	10 82       	st	Z, r1
     99a:	ff 91       	pop	r31
     99c:	ef 91       	pop	r30
     99e:	bf 91       	pop	r27
     9a0:	af 91       	pop	r26
     9a2:	9f 91       	pop	r25
     9a4:	8f 91       	pop	r24
     9a6:	7f 91       	pop	r23
     9a8:	6f 91       	pop	r22
     9aa:	5f 91       	pop	r21
     9ac:	4f 91       	pop	r20
     9ae:	3f 91       	pop	r19
     9b0:	2f 91       	pop	r18
     9b2:	0f 90       	pop	r0
     9b4:	0b be       	out	0x3b, r0	; 59
     9b6:	0f 90       	pop	r0
     9b8:	0f be       	out	0x3f, r0	; 63
     9ba:	0f 90       	pop	r0
     9bc:	1f 90       	pop	r1
     9be:	18 95       	reti

000009c0 <initToggleSwitch>:
short int port_;

void initToggleSwitch(char register__, short int port)

{
 	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     9c0:	9f eb       	ldi	r25, 0xBF	; 191
     9c2:	98 0f       	add	r25, r24
     9c4:	9c 30       	cpi	r25, 0x0C	; 12
     9c6:	10 f4       	brcc	.+4      	; 0x9cc <initToggleSwitch+0xc>
     9c8:	89 34       	cpi	r24, 0x49	; 73
     9ca:	39 f4       	brne	.+14     	; 0x9da <initToggleSwitch+0x1a>
 	{
	 	register_ = 'A';
     9cc:	81 e4       	ldi	r24, 0x41	; 65
     9ce:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <register_>
 	}
 	if (port > 7)
     9d2:	68 30       	cpi	r22, 0x08	; 8
     9d4:	71 05       	cpc	r23, r1
     9d6:	24 f4       	brge	.+8      	; 0x9e0 <initToggleSwitch+0x20>
     9d8:	19 c0       	rjmp	.+50     	; 0xa0c <initToggleSwitch+0x4c>
     9da:	68 30       	cpi	r22, 0x08	; 8
     9dc:	71 05       	cpc	r23, r1
     9de:	34 f0       	brlt	.+12     	; 0x9ec <initToggleSwitch+0x2c>
 	{
	 	port_ = 1;
     9e0:	81 e0       	ldi	r24, 0x01	; 1
     9e2:	90 e0       	ldi	r25, 0x00	; 0
     9e4:	90 93 20 02 	sts	0x0220, r25	; 0x800220 <port_+0x1>
     9e8:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <port_>
 	}
 	
 	switch (register_)
     9ec:	e0 91 21 02 	lds	r30, 0x0221	; 0x800221 <register_>
     9f0:	8e 2f       	mov	r24, r30
     9f2:	90 e0       	ldi	r25, 0x00	; 0
     9f4:	fc 01       	movw	r30, r24
     9f6:	e1 54       	subi	r30, 0x41	; 65
     9f8:	f1 09       	sbc	r31, r1
     9fa:	ec 30       	cpi	r30, 0x0C	; 12
     9fc:	f1 05       	cpc	r31, r1
     9fe:	08 f0       	brcs	.+2      	; 0xa02 <initToggleSwitch+0x42>
     a00:	90 c0       	rjmp	.+288    	; 0xb22 <initToggleSwitch+0x162>
     a02:	88 27       	eor	r24, r24
     a04:	e6 57       	subi	r30, 0x76	; 118
     a06:	ff 4f       	sbci	r31, 0xFF	; 255
     a08:	8f 4f       	sbci	r24, 0xFF	; 255
     a0a:	de c3       	rjmp	.+1980   	; 0x11c8 <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << port);
     a0c:	21 b1       	in	r18, 0x01	; 1
     a0e:	81 e0       	ldi	r24, 0x01	; 1
     a10:	90 e0       	ldi	r25, 0x00	; 0
     a12:	02 c0       	rjmp	.+4      	; 0xa18 <initToggleSwitch+0x58>
     a14:	88 0f       	add	r24, r24
     a16:	99 1f       	adc	r25, r25
     a18:	6a 95       	dec	r22
     a1a:	e2 f7       	brpl	.-8      	; 0xa14 <initToggleSwitch+0x54>
     a1c:	80 95       	com	r24
     a1e:	82 23       	and	r24, r18
     a20:	81 b9       	out	0x01, r24	; 1
	 	break;
     a22:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << port);
     a24:	24 b1       	in	r18, 0x04	; 4
     a26:	81 e0       	ldi	r24, 0x01	; 1
     a28:	90 e0       	ldi	r25, 0x00	; 0
     a2a:	02 c0       	rjmp	.+4      	; 0xa30 <initToggleSwitch+0x70>
     a2c:	88 0f       	add	r24, r24
     a2e:	99 1f       	adc	r25, r25
     a30:	6a 95       	dec	r22
     a32:	e2 f7       	brpl	.-8      	; 0xa2c <initToggleSwitch+0x6c>
     a34:	80 95       	com	r24
     a36:	82 23       	and	r24, r18
     a38:	84 b9       	out	0x04, r24	; 4
	 	break;
     a3a:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << port);
     a3c:	27 b1       	in	r18, 0x07	; 7
     a3e:	81 e0       	ldi	r24, 0x01	; 1
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	02 c0       	rjmp	.+4      	; 0xa48 <initToggleSwitch+0x88>
     a44:	88 0f       	add	r24, r24
     a46:	99 1f       	adc	r25, r25
     a48:	6a 95       	dec	r22
     a4a:	e2 f7       	brpl	.-8      	; 0xa44 <initToggleSwitch+0x84>
     a4c:	80 95       	com	r24
     a4e:	82 23       	and	r24, r18
     a50:	87 b9       	out	0x07, r24	; 7
	 	break;
     a52:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << port);
     a54:	2a b1       	in	r18, 0x0a	; 10
     a56:	81 e0       	ldi	r24, 0x01	; 1
     a58:	90 e0       	ldi	r25, 0x00	; 0
     a5a:	02 c0       	rjmp	.+4      	; 0xa60 <initToggleSwitch+0xa0>
     a5c:	88 0f       	add	r24, r24
     a5e:	99 1f       	adc	r25, r25
     a60:	6a 95       	dec	r22
     a62:	e2 f7       	brpl	.-8      	; 0xa5c <initToggleSwitch+0x9c>
     a64:	80 95       	com	r24
     a66:	82 23       	and	r24, r18
     a68:	8a b9       	out	0x0a, r24	; 10
	 	break;
     a6a:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << port);
     a6c:	2d b1       	in	r18, 0x0d	; 13
     a6e:	81 e0       	ldi	r24, 0x01	; 1
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	02 c0       	rjmp	.+4      	; 0xa78 <initToggleSwitch+0xb8>
     a74:	88 0f       	add	r24, r24
     a76:	99 1f       	adc	r25, r25
     a78:	6a 95       	dec	r22
     a7a:	e2 f7       	brpl	.-8      	; 0xa74 <initToggleSwitch+0xb4>
     a7c:	80 95       	com	r24
     a7e:	82 23       	and	r24, r18
     a80:	8d b9       	out	0x0d, r24	; 13
	 	break;
     a82:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << port);
     a84:	20 b3       	in	r18, 0x10	; 16
     a86:	81 e0       	ldi	r24, 0x01	; 1
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	02 c0       	rjmp	.+4      	; 0xa90 <initToggleSwitch+0xd0>
     a8c:	88 0f       	add	r24, r24
     a8e:	99 1f       	adc	r25, r25
     a90:	6a 95       	dec	r22
     a92:	e2 f7       	brpl	.-8      	; 0xa8c <initToggleSwitch+0xcc>
     a94:	80 95       	com	r24
     a96:	82 23       	and	r24, r18
     a98:	80 bb       	out	0x10, r24	; 16
	 	break;
     a9a:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << port);
     a9c:	23 b3       	in	r18, 0x13	; 19
     a9e:	81 e0       	ldi	r24, 0x01	; 1
     aa0:	90 e0       	ldi	r25, 0x00	; 0
     aa2:	02 c0       	rjmp	.+4      	; 0xaa8 <initToggleSwitch+0xe8>
     aa4:	88 0f       	add	r24, r24
     aa6:	99 1f       	adc	r25, r25
     aa8:	6a 95       	dec	r22
     aaa:	e2 f7       	brpl	.-8      	; 0xaa4 <initToggleSwitch+0xe4>
     aac:	80 95       	com	r24
     aae:	82 23       	and	r24, r18
     ab0:	83 bb       	out	0x13, r24	; 19
	 	break;
     ab2:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << port);
     ab4:	e1 e0       	ldi	r30, 0x01	; 1
     ab6:	f1 e0       	ldi	r31, 0x01	; 1
     ab8:	20 81       	ld	r18, Z
     aba:	81 e0       	ldi	r24, 0x01	; 1
     abc:	90 e0       	ldi	r25, 0x00	; 0
     abe:	02 c0       	rjmp	.+4      	; 0xac4 <initToggleSwitch+0x104>
     ac0:	88 0f       	add	r24, r24
     ac2:	99 1f       	adc	r25, r25
     ac4:	6a 95       	dec	r22
     ac6:	e2 f7       	brpl	.-8      	; 0xac0 <initToggleSwitch+0x100>
     ac8:	80 95       	com	r24
     aca:	82 23       	and	r24, r18
     acc:	80 83       	st	Z, r24
	 	break;
     ace:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << port);
     ad0:	e4 e0       	ldi	r30, 0x04	; 4
     ad2:	f1 e0       	ldi	r31, 0x01	; 1
     ad4:	20 81       	ld	r18, Z
     ad6:	81 e0       	ldi	r24, 0x01	; 1
     ad8:	90 e0       	ldi	r25, 0x00	; 0
     ada:	02 c0       	rjmp	.+4      	; 0xae0 <initToggleSwitch+0x120>
     adc:	88 0f       	add	r24, r24
     ade:	99 1f       	adc	r25, r25
     ae0:	6a 95       	dec	r22
     ae2:	e2 f7       	brpl	.-8      	; 0xadc <initToggleSwitch+0x11c>
     ae4:	80 95       	com	r24
     ae6:	82 23       	and	r24, r18
     ae8:	80 83       	st	Z, r24
	 	break;
     aea:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << port);
     aec:	e7 e0       	ldi	r30, 0x07	; 7
     aee:	f1 e0       	ldi	r31, 0x01	; 1
     af0:	20 81       	ld	r18, Z
     af2:	81 e0       	ldi	r24, 0x01	; 1
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	02 c0       	rjmp	.+4      	; 0xafc <initToggleSwitch+0x13c>
     af8:	88 0f       	add	r24, r24
     afa:	99 1f       	adc	r25, r25
     afc:	6a 95       	dec	r22
     afe:	e2 f7       	brpl	.-8      	; 0xaf8 <initToggleSwitch+0x138>
     b00:	80 95       	com	r24
     b02:	82 23       	and	r24, r18
     b04:	80 83       	st	Z, r24
	 	break;
     b06:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << port);
     b08:	ea e0       	ldi	r30, 0x0A	; 10
     b0a:	f1 e0       	ldi	r31, 0x01	; 1
     b0c:	20 81       	ld	r18, Z
     b0e:	81 e0       	ldi	r24, 0x01	; 1
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	02 c0       	rjmp	.+4      	; 0xb18 <initToggleSwitch+0x158>
     b14:	88 0f       	add	r24, r24
     b16:	99 1f       	adc	r25, r25
     b18:	6a 95       	dec	r22
     b1a:	e2 f7       	brpl	.-8      	; 0xb14 <initToggleSwitch+0x154>
     b1c:	80 95       	com	r24
     b1e:	82 23       	and	r24, r18
     b20:	80 83       	st	Z, r24
     b22:	08 95       	ret

00000b24 <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register_)
     b24:	e0 91 21 02 	lds	r30, 0x0221	; 0x800221 <register_>
     b28:	8e 2f       	mov	r24, r30
     b2a:	90 e0       	ldi	r25, 0x00	; 0
     b2c:	fc 01       	movw	r30, r24
     b2e:	e1 54       	subi	r30, 0x41	; 65
     b30:	f1 09       	sbc	r31, r1
     b32:	ec 30       	cpi	r30, 0x0C	; 12
     b34:	f1 05       	cpc	r31, r1
     b36:	08 f0       	brcs	.+2      	; 0xb3a <toggleSwitchStatus+0x16>
     b38:	06 c1       	rjmp	.+524    	; 0xd46 <toggleSwitchStatus+0x222>
     b3a:	88 27       	eor	r24, r24
     b3c:	ea 56       	subi	r30, 0x6A	; 106
     b3e:	ff 4f       	sbci	r31, 0xFF	; 255
     b40:	8f 4f       	sbci	r24, 0xFF	; 255
     b42:	42 c3       	rjmp	.+1668   	; 0x11c8 <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << port_))
     b44:	80 b1       	in	r24, 0x00	; 0
     b46:	90 e0       	ldi	r25, 0x00	; 0
     b48:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     b4c:	02 c0       	rjmp	.+4      	; 0xb52 <toggleSwitchStatus+0x2e>
     b4e:	95 95       	asr	r25
     b50:	87 95       	ror	r24
     b52:	0a 94       	dec	r0
     b54:	e2 f7       	brpl	.-8      	; 0xb4e <toggleSwitchStatus+0x2a>
     b56:	80 ff       	sbrs	r24, 0
     b58:	06 c0       	rjmp	.+12     	; 0xb66 <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     b5a:	81 e3       	ldi	r24, 0x31	; 49
     b5c:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b60:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b64:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b66:	80 e3       	ldi	r24, 0x30	; 48
     b68:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b6c:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b70:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port_))
     b72:	83 b1       	in	r24, 0x03	; 3
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     b7a:	02 c0       	rjmp	.+4      	; 0xb80 <toggleSwitchStatus+0x5c>
     b7c:	95 95       	asr	r25
     b7e:	87 95       	ror	r24
     b80:	0a 94       	dec	r0
     b82:	e2 f7       	brpl	.-8      	; 0xb7c <toggleSwitchStatus+0x58>
     b84:	80 ff       	sbrs	r24, 0
     b86:	06 c0       	rjmp	.+12     	; 0xb94 <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     b88:	81 e3       	ldi	r24, 0x31	; 49
     b8a:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b8e:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b92:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b94:	80 e3       	ldi	r24, 0x30	; 48
     b96:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     b9a:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     b9e:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port_))
     ba0:	86 b1       	in	r24, 0x06	; 6
     ba2:	90 e0       	ldi	r25, 0x00	; 0
     ba4:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     ba8:	02 c0       	rjmp	.+4      	; 0xbae <toggleSwitchStatus+0x8a>
     baa:	95 95       	asr	r25
     bac:	87 95       	ror	r24
     bae:	0a 94       	dec	r0
     bb0:	e2 f7       	brpl	.-8      	; 0xbaa <toggleSwitchStatus+0x86>
     bb2:	80 ff       	sbrs	r24, 0
     bb4:	06 c0       	rjmp	.+12     	; 0xbc2 <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     bb6:	81 e3       	ldi	r24, 0x31	; 49
     bb8:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     bbc:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     bc0:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bc2:	80 e3       	ldi	r24, 0x30	; 48
     bc4:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     bc8:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     bcc:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port_))
     bce:	89 b1       	in	r24, 0x09	; 9
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     bd6:	02 c0       	rjmp	.+4      	; 0xbdc <toggleSwitchStatus+0xb8>
     bd8:	95 95       	asr	r25
     bda:	87 95       	ror	r24
     bdc:	0a 94       	dec	r0
     bde:	e2 f7       	brpl	.-8      	; 0xbd8 <toggleSwitchStatus+0xb4>
     be0:	80 ff       	sbrs	r24, 0
     be2:	06 c0       	rjmp	.+12     	; 0xbf0 <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     be4:	81 e3       	ldi	r24, 0x31	; 49
     be6:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     bea:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     bee:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bf0:	80 e3       	ldi	r24, 0x30	; 48
     bf2:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     bf6:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     bfa:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port_))
     bfc:	8c b1       	in	r24, 0x0c	; 12
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     c04:	02 c0       	rjmp	.+4      	; 0xc0a <toggleSwitchStatus+0xe6>
     c06:	95 95       	asr	r25
     c08:	87 95       	ror	r24
     c0a:	0a 94       	dec	r0
     c0c:	e2 f7       	brpl	.-8      	; 0xc06 <toggleSwitchStatus+0xe2>
     c0e:	80 ff       	sbrs	r24, 0
     c10:	06 c0       	rjmp	.+12     	; 0xc1e <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     c12:	81 e3       	ldi	r24, 0x31	; 49
     c14:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c18:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c1c:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c1e:	80 e3       	ldi	r24, 0x30	; 48
     c20:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c24:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c28:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port_))
     c2a:	8f b1       	in	r24, 0x0f	; 15
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     c32:	02 c0       	rjmp	.+4      	; 0xc38 <toggleSwitchStatus+0x114>
     c34:	95 95       	asr	r25
     c36:	87 95       	ror	r24
     c38:	0a 94       	dec	r0
     c3a:	e2 f7       	brpl	.-8      	; 0xc34 <toggleSwitchStatus+0x110>
     c3c:	80 ff       	sbrs	r24, 0
     c3e:	06 c0       	rjmp	.+12     	; 0xc4c <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     c40:	81 e3       	ldi	r24, 0x31	; 49
     c42:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c46:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c4a:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c4c:	80 e3       	ldi	r24, 0x30	; 48
     c4e:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c52:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c56:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port_))
     c58:	82 b3       	in	r24, 0x12	; 18
     c5a:	90 e0       	ldi	r25, 0x00	; 0
     c5c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     c60:	02 c0       	rjmp	.+4      	; 0xc66 <toggleSwitchStatus+0x142>
     c62:	95 95       	asr	r25
     c64:	87 95       	ror	r24
     c66:	0a 94       	dec	r0
     c68:	e2 f7       	brpl	.-8      	; 0xc62 <toggleSwitchStatus+0x13e>
     c6a:	80 ff       	sbrs	r24, 0
     c6c:	06 c0       	rjmp	.+12     	; 0xc7a <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     c6e:	81 e3       	ldi	r24, 0x31	; 49
     c70:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c74:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c78:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c7a:	80 e3       	ldi	r24, 0x30	; 48
     c7c:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     c80:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     c84:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port_))
     c86:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     c90:	02 c0       	rjmp	.+4      	; 0xc96 <toggleSwitchStatus+0x172>
     c92:	95 95       	asr	r25
     c94:	87 95       	ror	r24
     c96:	0a 94       	dec	r0
     c98:	e2 f7       	brpl	.-8      	; 0xc92 <toggleSwitchStatus+0x16e>
     c9a:	80 ff       	sbrs	r24, 0
     c9c:	06 c0       	rjmp	.+12     	; 0xcaa <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     c9e:	81 e3       	ldi	r24, 0x31	; 49
     ca0:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     ca4:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     ca8:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     caa:	80 e3       	ldi	r24, 0x30	; 48
     cac:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     cb0:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     cb4:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port_))
     cb6:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     cc0:	02 c0       	rjmp	.+4      	; 0xcc6 <toggleSwitchStatus+0x1a2>
     cc2:	95 95       	asr	r25
     cc4:	87 95       	ror	r24
     cc6:	0a 94       	dec	r0
     cc8:	e2 f7       	brpl	.-8      	; 0xcc2 <toggleSwitchStatus+0x19e>
     cca:	80 ff       	sbrs	r24, 0
     ccc:	06 c0       	rjmp	.+12     	; 0xcda <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     cce:	81 e3       	ldi	r24, 0x31	; 49
     cd0:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     cd4:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     cd8:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cda:	80 e3       	ldi	r24, 0x30	; 48
     cdc:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     ce0:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     ce4:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port_))
     ce6:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     cf0:	02 c0       	rjmp	.+4      	; 0xcf6 <toggleSwitchStatus+0x1d2>
     cf2:	95 95       	asr	r25
     cf4:	87 95       	ror	r24
     cf6:	0a 94       	dec	r0
     cf8:	e2 f7       	brpl	.-8      	; 0xcf2 <toggleSwitchStatus+0x1ce>
     cfa:	80 ff       	sbrs	r24, 0
     cfc:	06 c0       	rjmp	.+12     	; 0xd0a <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     cfe:	81 e3       	ldi	r24, 0x31	; 49
     d00:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     d04:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     d08:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d0a:	80 e3       	ldi	r24, 0x30	; 48
     d0c:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     d10:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     d14:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port_))
     d16:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     d1a:	90 e0       	ldi	r25, 0x00	; 0
     d1c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port_>
     d20:	02 c0       	rjmp	.+4      	; 0xd26 <toggleSwitchStatus+0x202>
     d22:	95 95       	asr	r25
     d24:	87 95       	ror	r24
     d26:	0a 94       	dec	r0
     d28:	e2 f7       	brpl	.-8      	; 0xd22 <toggleSwitchStatus+0x1fe>
     d2a:	80 ff       	sbrs	r24, 0
     d2c:	06 c0       	rjmp	.+12     	; 0xd3a <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     d2e:	81 e3       	ldi	r24, 0x31	; 49
     d30:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     d34:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     d38:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d3a:	80 e3       	ldi	r24, 0x30	; 48
     d3c:	80 93 22 02 	sts	0x0222, r24	; 0x800222 <tilstand_>
			return tilstand_;
     d40:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <tilstand_>
     d44:	08 95       	ret
		}
		break;
		default: return '0';
     d46:	80 e3       	ldi	r24, 0x30	; 48
	}
     d48:	08 95       	ret

00000d4a <initToggleSwitchLED>:
 static char register_;
 static short int port_;

 void initToggleSwitchLED(char register__, short int port)
 {
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     d4a:	9f eb       	ldi	r25, 0xBF	; 191
     d4c:	98 0f       	add	r25, r24
     d4e:	9c 30       	cpi	r25, 0x0C	; 12
     d50:	10 f4       	brcc	.+4      	; 0xd56 <initToggleSwitchLED+0xc>
     d52:	89 34       	cpi	r24, 0x49	; 73
     d54:	39 f4       	brne	.+14     	; 0xd64 <initToggleSwitchLED+0x1a>
	{
		register_ = 'A';
     d56:	81 e4       	ldi	r24, 0x41	; 65
     d58:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <register_>
	}
	if (port > 7 || port < 0)
     d5c:	68 30       	cpi	r22, 0x08	; 8
     d5e:	71 05       	cpc	r23, r1
     d60:	20 f4       	brcc	.+8      	; 0xd6a <initToggleSwitchLED+0x20>
     d62:	19 c0       	rjmp	.+50     	; 0xd96 <initToggleSwitchLED+0x4c>
     d64:	68 30       	cpi	r22, 0x08	; 8
     d66:	71 05       	cpc	r23, r1
     d68:	30 f0       	brcs	.+12     	; 0xd76 <initToggleSwitchLED+0x2c>
	{
		port_ = 1;
     d6a:	81 e0       	ldi	r24, 0x01	; 1
     d6c:	90 e0       	ldi	r25, 0x00	; 0
     d6e:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <port_+0x1>
     d72:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <port_>
	}

	//sæt given pin til output

	switch (register_)
     d76:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     d7a:	8e 2f       	mov	r24, r30
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	fc 01       	movw	r30, r24
     d80:	e1 54       	subi	r30, 0x41	; 65
     d82:	f1 09       	sbc	r31, r1
     d84:	ec 30       	cpi	r30, 0x0C	; 12
     d86:	f1 05       	cpc	r31, r1
     d88:	08 f0       	brcs	.+2      	; 0xd8c <initToggleSwitchLED+0x42>
     d8a:	9b c0       	rjmp	.+310    	; 0xec2 <initToggleSwitchLED+0x178>
     d8c:	88 27       	eor	r24, r24
     d8e:	ee 55       	subi	r30, 0x5E	; 94
     d90:	ff 4f       	sbci	r31, 0xFF	; 255
     d92:	8f 4f       	sbci	r24, 0xFF	; 255
     d94:	19 c2       	rjmp	.+1074   	; 0x11c8 <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << port_);
     d96:	21 b1       	in	r18, 0x01	; 1
     d98:	81 e0       	ldi	r24, 0x01	; 1
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     da0:	02 c0       	rjmp	.+4      	; 0xda6 <initToggleSwitchLED+0x5c>
     da2:	88 0f       	add	r24, r24
     da4:	99 1f       	adc	r25, r25
     da6:	0a 94       	dec	r0
     da8:	e2 f7       	brpl	.-8      	; 0xda2 <initToggleSwitchLED+0x58>
     daa:	82 2b       	or	r24, r18
     dac:	81 b9       	out	0x01, r24	; 1
	break;
     dae:	08 95       	ret
	case 'B':
	DDRB |= (1 << port_);
     db0:	24 b1       	in	r18, 0x04	; 4
     db2:	81 e0       	ldi	r24, 0x01	; 1
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     dba:	02 c0       	rjmp	.+4      	; 0xdc0 <initToggleSwitchLED+0x76>
     dbc:	88 0f       	add	r24, r24
     dbe:	99 1f       	adc	r25, r25
     dc0:	0a 94       	dec	r0
     dc2:	e2 f7       	brpl	.-8      	; 0xdbc <initToggleSwitchLED+0x72>
     dc4:	82 2b       	or	r24, r18
     dc6:	84 b9       	out	0x04, r24	; 4
	break;
     dc8:	08 95       	ret
	case 'C':
	DDRC |= (1 << port_);
     dca:	27 b1       	in	r18, 0x07	; 7
     dcc:	81 e0       	ldi	r24, 0x01	; 1
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     dd4:	02 c0       	rjmp	.+4      	; 0xdda <initToggleSwitchLED+0x90>
     dd6:	88 0f       	add	r24, r24
     dd8:	99 1f       	adc	r25, r25
     dda:	0a 94       	dec	r0
     ddc:	e2 f7       	brpl	.-8      	; 0xdd6 <initToggleSwitchLED+0x8c>
     dde:	82 2b       	or	r24, r18
     de0:	87 b9       	out	0x07, r24	; 7
	break;
     de2:	08 95       	ret
	case 'D':
	DDRD |= (1 << port_);
     de4:	2a b1       	in	r18, 0x0a	; 10
     de6:	81 e0       	ldi	r24, 0x01	; 1
     de8:	90 e0       	ldi	r25, 0x00	; 0
     dea:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     dee:	02 c0       	rjmp	.+4      	; 0xdf4 <initToggleSwitchLED+0xaa>
     df0:	88 0f       	add	r24, r24
     df2:	99 1f       	adc	r25, r25
     df4:	0a 94       	dec	r0
     df6:	e2 f7       	brpl	.-8      	; 0xdf0 <initToggleSwitchLED+0xa6>
     df8:	82 2b       	or	r24, r18
     dfa:	8a b9       	out	0x0a, r24	; 10
	break;
     dfc:	08 95       	ret
	case 'E':
	DDRE |= (1 << port_);
     dfe:	2d b1       	in	r18, 0x0d	; 13
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e08:	02 c0       	rjmp	.+4      	; 0xe0e <initToggleSwitchLED+0xc4>
     e0a:	88 0f       	add	r24, r24
     e0c:	99 1f       	adc	r25, r25
     e0e:	0a 94       	dec	r0
     e10:	e2 f7       	brpl	.-8      	; 0xe0a <initToggleSwitchLED+0xc0>
     e12:	82 2b       	or	r24, r18
     e14:	8d b9       	out	0x0d, r24	; 13
	break;
     e16:	08 95       	ret
	case 'F':
	DDRF |= (1 << port_);
     e18:	20 b3       	in	r18, 0x10	; 16
     e1a:	81 e0       	ldi	r24, 0x01	; 1
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <initToggleSwitchLED+0xde>
     e24:	88 0f       	add	r24, r24
     e26:	99 1f       	adc	r25, r25
     e28:	0a 94       	dec	r0
     e2a:	e2 f7       	brpl	.-8      	; 0xe24 <initToggleSwitchLED+0xda>
     e2c:	82 2b       	or	r24, r18
     e2e:	80 bb       	out	0x10, r24	; 16
	break;
     e30:	08 95       	ret
	case 'G':
	DDRG |= (1 << port_);
     e32:	23 b3       	in	r18, 0x13	; 19
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e3c:	02 c0       	rjmp	.+4      	; 0xe42 <initToggleSwitchLED+0xf8>
     e3e:	88 0f       	add	r24, r24
     e40:	99 1f       	adc	r25, r25
     e42:	0a 94       	dec	r0
     e44:	e2 f7       	brpl	.-8      	; 0xe3e <initToggleSwitchLED+0xf4>
     e46:	82 2b       	or	r24, r18
     e48:	83 bb       	out	0x13, r24	; 19
	break;
     e4a:	08 95       	ret
	case 'H':
	DDRH |= (1 << port_);
     e4c:	e1 e0       	ldi	r30, 0x01	; 1
     e4e:	f1 e0       	ldi	r31, 0x01	; 1
     e50:	20 81       	ld	r18, Z
     e52:	81 e0       	ldi	r24, 0x01	; 1
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e5a:	02 c0       	rjmp	.+4      	; 0xe60 <initToggleSwitchLED+0x116>
     e5c:	88 0f       	add	r24, r24
     e5e:	99 1f       	adc	r25, r25
     e60:	0a 94       	dec	r0
     e62:	e2 f7       	brpl	.-8      	; 0xe5c <initToggleSwitchLED+0x112>
     e64:	82 2b       	or	r24, r18
     e66:	80 83       	st	Z, r24
	break;
     e68:	08 95       	ret
	case 'J':
	DDRJ |= (1 << port_);
     e6a:	e4 e0       	ldi	r30, 0x04	; 4
     e6c:	f1 e0       	ldi	r31, 0x01	; 1
     e6e:	20 81       	ld	r18, Z
     e70:	81 e0       	ldi	r24, 0x01	; 1
     e72:	90 e0       	ldi	r25, 0x00	; 0
     e74:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e78:	02 c0       	rjmp	.+4      	; 0xe7e <initToggleSwitchLED+0x134>
     e7a:	88 0f       	add	r24, r24
     e7c:	99 1f       	adc	r25, r25
     e7e:	0a 94       	dec	r0
     e80:	e2 f7       	brpl	.-8      	; 0xe7a <initToggleSwitchLED+0x130>
     e82:	82 2b       	or	r24, r18
     e84:	80 83       	st	Z, r24
	break;
     e86:	08 95       	ret
	case 'K':
	DDRK |= (1 << port_);
     e88:	e7 e0       	ldi	r30, 0x07	; 7
     e8a:	f1 e0       	ldi	r31, 0x01	; 1
     e8c:	20 81       	ld	r18, Z
     e8e:	81 e0       	ldi	r24, 0x01	; 1
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     e96:	02 c0       	rjmp	.+4      	; 0xe9c <initToggleSwitchLED+0x152>
     e98:	88 0f       	add	r24, r24
     e9a:	99 1f       	adc	r25, r25
     e9c:	0a 94       	dec	r0
     e9e:	e2 f7       	brpl	.-8      	; 0xe98 <initToggleSwitchLED+0x14e>
     ea0:	82 2b       	or	r24, r18
     ea2:	80 83       	st	Z, r24
	break;
     ea4:	08 95       	ret
	case 'L':
	DDRL |= (1 << port_);
     ea6:	ea e0       	ldi	r30, 0x0A	; 10
     ea8:	f1 e0       	ldi	r31, 0x01	; 1
     eaa:	20 81       	ld	r18, Z
     eac:	81 e0       	ldi	r24, 0x01	; 1
     eae:	90 e0       	ldi	r25, 0x00	; 0
     eb0:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     eb4:	02 c0       	rjmp	.+4      	; 0xeba <initToggleSwitchLED+0x170>
     eb6:	88 0f       	add	r24, r24
     eb8:	99 1f       	adc	r25, r25
     eba:	0a 94       	dec	r0
     ebc:	e2 f7       	brpl	.-8      	; 0xeb6 <initToggleSwitchLED+0x16c>
     ebe:	82 2b       	or	r24, r18
     ec0:	80 83       	st	Z, r24
     ec2:	08 95       	ret

00000ec4 <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     ec4:	28 2f       	mov	r18, r24
	switch (register_)
     ec6:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     eca:	8e 2f       	mov	r24, r30
     ecc:	90 e0       	ldi	r25, 0x00	; 0
     ece:	fc 01       	movw	r30, r24
     ed0:	e1 54       	subi	r30, 0x41	; 65
     ed2:	f1 09       	sbc	r31, r1
     ed4:	ec 30       	cpi	r30, 0x0C	; 12
     ed6:	f1 05       	cpc	r31, r1
     ed8:	08 f0       	brcs	.+2      	; 0xedc <setToggleSwitchLED+0x18>
     eda:	53 c1       	rjmp	.+678    	; 0x1182 <setToggleSwitchLED+0x2be>
     edc:	88 27       	eor	r24, r24
     ede:	e2 55       	subi	r30, 0x52	; 82
     ee0:	ff 4f       	sbci	r31, 0xFF	; 255
     ee2:	8f 4f       	sbci	r24, 0xFF	; 255
     ee4:	71 c1       	rjmp	.+738    	; 0x11c8 <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     ee6:	20 33       	cpi	r18, 0x30	; 48
     ee8:	71 f4       	brne	.+28     	; 0xf06 <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << port_);
     eea:	22 b1       	in	r18, 0x02	; 2
     eec:	81 e0       	ldi	r24, 0x01	; 1
     eee:	90 e0       	ldi	r25, 0x00	; 0
     ef0:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     ef4:	02 c0       	rjmp	.+4      	; 0xefa <setToggleSwitchLED+0x36>
     ef6:	88 0f       	add	r24, r24
     ef8:	99 1f       	adc	r25, r25
     efa:	0a 94       	dec	r0
     efc:	e2 f7       	brpl	.-8      	; 0xef6 <setToggleSwitchLED+0x32>
     efe:	80 95       	com	r24
     f00:	82 23       	and	r24, r18
     f02:	82 b9       	out	0x02, r24	; 2
     f04:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << port_);
     f06:	22 b1       	in	r18, 0x02	; 2
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f10:	02 c0       	rjmp	.+4      	; 0xf16 <setToggleSwitchLED+0x52>
     f12:	88 0f       	add	r24, r24
     f14:	99 1f       	adc	r25, r25
     f16:	0a 94       	dec	r0
     f18:	e2 f7       	brpl	.-8      	; 0xf12 <setToggleSwitchLED+0x4e>
     f1a:	82 2b       	or	r24, r18
     f1c:	82 b9       	out	0x02, r24	; 2
     f1e:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     f20:	20 33       	cpi	r18, 0x30	; 48
     f22:	71 f4       	brne	.+28     	; 0xf40 <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << port_);
     f24:	25 b1       	in	r18, 0x05	; 5
     f26:	81 e0       	ldi	r24, 0x01	; 1
     f28:	90 e0       	ldi	r25, 0x00	; 0
     f2a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f2e:	02 c0       	rjmp	.+4      	; 0xf34 <setToggleSwitchLED+0x70>
     f30:	88 0f       	add	r24, r24
     f32:	99 1f       	adc	r25, r25
     f34:	0a 94       	dec	r0
     f36:	e2 f7       	brpl	.-8      	; 0xf30 <setToggleSwitchLED+0x6c>
     f38:	80 95       	com	r24
     f3a:	82 23       	and	r24, r18
     f3c:	85 b9       	out	0x05, r24	; 5
     f3e:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << port_);
     f40:	25 b1       	in	r18, 0x05	; 5
     f42:	81 e0       	ldi	r24, 0x01	; 1
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f4a:	02 c0       	rjmp	.+4      	; 0xf50 <setToggleSwitchLED+0x8c>
     f4c:	88 0f       	add	r24, r24
     f4e:	99 1f       	adc	r25, r25
     f50:	0a 94       	dec	r0
     f52:	e2 f7       	brpl	.-8      	; 0xf4c <setToggleSwitchLED+0x88>
     f54:	82 2b       	or	r24, r18
     f56:	85 b9       	out	0x05, r24	; 5
     f58:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     f5a:	20 33       	cpi	r18, 0x30	; 48
     f5c:	71 f4       	brne	.+28     	; 0xf7a <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << port_);
     f5e:	28 b1       	in	r18, 0x08	; 8
     f60:	81 e0       	ldi	r24, 0x01	; 1
     f62:	90 e0       	ldi	r25, 0x00	; 0
     f64:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f68:	02 c0       	rjmp	.+4      	; 0xf6e <setToggleSwitchLED+0xaa>
     f6a:	88 0f       	add	r24, r24
     f6c:	99 1f       	adc	r25, r25
     f6e:	0a 94       	dec	r0
     f70:	e2 f7       	brpl	.-8      	; 0xf6a <setToggleSwitchLED+0xa6>
     f72:	80 95       	com	r24
     f74:	82 23       	and	r24, r18
     f76:	88 b9       	out	0x08, r24	; 8
     f78:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << port_);
     f7a:	28 b1       	in	r18, 0x08	; 8
     f7c:	81 e0       	ldi	r24, 0x01	; 1
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     f84:	02 c0       	rjmp	.+4      	; 0xf8a <setToggleSwitchLED+0xc6>
     f86:	88 0f       	add	r24, r24
     f88:	99 1f       	adc	r25, r25
     f8a:	0a 94       	dec	r0
     f8c:	e2 f7       	brpl	.-8      	; 0xf86 <setToggleSwitchLED+0xc2>
     f8e:	82 2b       	or	r24, r18
     f90:	88 b9       	out	0x08, r24	; 8
     f92:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     f94:	20 33       	cpi	r18, 0x30	; 48
     f96:	71 f4       	brne	.+28     	; 0xfb4 <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << port_);
     f98:	2b b1       	in	r18, 0x0b	; 11
     f9a:	81 e0       	ldi	r24, 0x01	; 1
     f9c:	90 e0       	ldi	r25, 0x00	; 0
     f9e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     fa2:	02 c0       	rjmp	.+4      	; 0xfa8 <setToggleSwitchLED+0xe4>
     fa4:	88 0f       	add	r24, r24
     fa6:	99 1f       	adc	r25, r25
     fa8:	0a 94       	dec	r0
     faa:	e2 f7       	brpl	.-8      	; 0xfa4 <setToggleSwitchLED+0xe0>
     fac:	80 95       	com	r24
     fae:	82 23       	and	r24, r18
     fb0:	8b b9       	out	0x0b, r24	; 11
     fb2:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << port_);
     fb4:	2b b1       	in	r18, 0x0b	; 11
     fb6:	81 e0       	ldi	r24, 0x01	; 1
     fb8:	90 e0       	ldi	r25, 0x00	; 0
     fba:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     fbe:	02 c0       	rjmp	.+4      	; 0xfc4 <setToggleSwitchLED+0x100>
     fc0:	88 0f       	add	r24, r24
     fc2:	99 1f       	adc	r25, r25
     fc4:	0a 94       	dec	r0
     fc6:	e2 f7       	brpl	.-8      	; 0xfc0 <setToggleSwitchLED+0xfc>
     fc8:	82 2b       	or	r24, r18
     fca:	8b b9       	out	0x0b, r24	; 11
     fcc:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
     fce:	20 33       	cpi	r18, 0x30	; 48
     fd0:	71 f4       	brne	.+28     	; 0xfee <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << port_);
     fd2:	2e b1       	in	r18, 0x0e	; 14
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     fdc:	02 c0       	rjmp	.+4      	; 0xfe2 <setToggleSwitchLED+0x11e>
     fde:	88 0f       	add	r24, r24
     fe0:	99 1f       	adc	r25, r25
     fe2:	0a 94       	dec	r0
     fe4:	e2 f7       	brpl	.-8      	; 0xfde <setToggleSwitchLED+0x11a>
     fe6:	80 95       	com	r24
     fe8:	82 23       	and	r24, r18
     fea:	8e b9       	out	0x0e, r24	; 14
     fec:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << port_);
     fee:	2e b1       	in	r18, 0x0e	; 14
     ff0:	81 e0       	ldi	r24, 0x01	; 1
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
     ff8:	02 c0       	rjmp	.+4      	; 0xffe <setToggleSwitchLED+0x13a>
     ffa:	88 0f       	add	r24, r24
     ffc:	99 1f       	adc	r25, r25
     ffe:	0a 94       	dec	r0
    1000:	e2 f7       	brpl	.-8      	; 0xffa <setToggleSwitchLED+0x136>
    1002:	82 2b       	or	r24, r18
    1004:	8e b9       	out	0x0e, r24	; 14
    1006:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
    1008:	20 33       	cpi	r18, 0x30	; 48
    100a:	71 f4       	brne	.+28     	; 0x1028 <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << port_);
    100c:	21 b3       	in	r18, 0x11	; 17
    100e:	81 e0       	ldi	r24, 0x01	; 1
    1010:	90 e0       	ldi	r25, 0x00	; 0
    1012:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1016:	02 c0       	rjmp	.+4      	; 0x101c <setToggleSwitchLED+0x158>
    1018:	88 0f       	add	r24, r24
    101a:	99 1f       	adc	r25, r25
    101c:	0a 94       	dec	r0
    101e:	e2 f7       	brpl	.-8      	; 0x1018 <setToggleSwitchLED+0x154>
    1020:	80 95       	com	r24
    1022:	82 23       	and	r24, r18
    1024:	81 bb       	out	0x11, r24	; 17
    1026:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << port_);
    1028:	21 b3       	in	r18, 0x11	; 17
    102a:	81 e0       	ldi	r24, 0x01	; 1
    102c:	90 e0       	ldi	r25, 0x00	; 0
    102e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1032:	02 c0       	rjmp	.+4      	; 0x1038 <setToggleSwitchLED+0x174>
    1034:	88 0f       	add	r24, r24
    1036:	99 1f       	adc	r25, r25
    1038:	0a 94       	dec	r0
    103a:	e2 f7       	brpl	.-8      	; 0x1034 <setToggleSwitchLED+0x170>
    103c:	82 2b       	or	r24, r18
    103e:	81 bb       	out	0x11, r24	; 17
    1040:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
    1042:	20 33       	cpi	r18, 0x30	; 48
    1044:	71 f4       	brne	.+28     	; 0x1062 <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << port_);
    1046:	24 b3       	in	r18, 0x14	; 20
    1048:	81 e0       	ldi	r24, 0x01	; 1
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1050:	02 c0       	rjmp	.+4      	; 0x1056 <setToggleSwitchLED+0x192>
    1052:	88 0f       	add	r24, r24
    1054:	99 1f       	adc	r25, r25
    1056:	0a 94       	dec	r0
    1058:	e2 f7       	brpl	.-8      	; 0x1052 <setToggleSwitchLED+0x18e>
    105a:	80 95       	com	r24
    105c:	82 23       	and	r24, r18
    105e:	84 bb       	out	0x14, r24	; 20
    1060:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << port_);
    1062:	24 b3       	in	r18, 0x14	; 20
    1064:	81 e0       	ldi	r24, 0x01	; 1
    1066:	90 e0       	ldi	r25, 0x00	; 0
    1068:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    106c:	02 c0       	rjmp	.+4      	; 0x1072 <setToggleSwitchLED+0x1ae>
    106e:	88 0f       	add	r24, r24
    1070:	99 1f       	adc	r25, r25
    1072:	0a 94       	dec	r0
    1074:	e2 f7       	brpl	.-8      	; 0x106e <setToggleSwitchLED+0x1aa>
    1076:	82 2b       	or	r24, r18
    1078:	84 bb       	out	0x14, r24	; 20
    107a:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
    107c:	20 33       	cpi	r18, 0x30	; 48
    107e:	81 f4       	brne	.+32     	; 0x10a0 <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << port_);
    1080:	e2 e0       	ldi	r30, 0x02	; 2
    1082:	f1 e0       	ldi	r31, 0x01	; 1
    1084:	20 81       	ld	r18, Z
    1086:	81 e0       	ldi	r24, 0x01	; 1
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    108e:	02 c0       	rjmp	.+4      	; 0x1094 <setToggleSwitchLED+0x1d0>
    1090:	88 0f       	add	r24, r24
    1092:	99 1f       	adc	r25, r25
    1094:	0a 94       	dec	r0
    1096:	e2 f7       	brpl	.-8      	; 0x1090 <setToggleSwitchLED+0x1cc>
    1098:	80 95       	com	r24
    109a:	82 23       	and	r24, r18
    109c:	80 83       	st	Z, r24
    109e:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << port_);
    10a0:	e2 e0       	ldi	r30, 0x02	; 2
    10a2:	f1 e0       	ldi	r31, 0x01	; 1
    10a4:	20 81       	ld	r18, Z
    10a6:	81 e0       	ldi	r24, 0x01	; 1
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    10ae:	02 c0       	rjmp	.+4      	; 0x10b4 <setToggleSwitchLED+0x1f0>
    10b0:	88 0f       	add	r24, r24
    10b2:	99 1f       	adc	r25, r25
    10b4:	0a 94       	dec	r0
    10b6:	e2 f7       	brpl	.-8      	; 0x10b0 <setToggleSwitchLED+0x1ec>
    10b8:	82 2b       	or	r24, r18
    10ba:	80 83       	st	Z, r24
    10bc:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
    10be:	20 33       	cpi	r18, 0x30	; 48
    10c0:	81 f4       	brne	.+32     	; 0x10e2 <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << port_);
    10c2:	e5 e0       	ldi	r30, 0x05	; 5
    10c4:	f1 e0       	ldi	r31, 0x01	; 1
    10c6:	20 81       	ld	r18, Z
    10c8:	81 e0       	ldi	r24, 0x01	; 1
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    10d0:	02 c0       	rjmp	.+4      	; 0x10d6 <setToggleSwitchLED+0x212>
    10d2:	88 0f       	add	r24, r24
    10d4:	99 1f       	adc	r25, r25
    10d6:	0a 94       	dec	r0
    10d8:	e2 f7       	brpl	.-8      	; 0x10d2 <setToggleSwitchLED+0x20e>
    10da:	80 95       	com	r24
    10dc:	82 23       	and	r24, r18
    10de:	80 83       	st	Z, r24
    10e0:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << port_);
    10e2:	e5 e0       	ldi	r30, 0x05	; 5
    10e4:	f1 e0       	ldi	r31, 0x01	; 1
    10e6:	20 81       	ld	r18, Z
    10e8:	81 e0       	ldi	r24, 0x01	; 1
    10ea:	90 e0       	ldi	r25, 0x00	; 0
    10ec:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    10f0:	02 c0       	rjmp	.+4      	; 0x10f6 <setToggleSwitchLED+0x232>
    10f2:	88 0f       	add	r24, r24
    10f4:	99 1f       	adc	r25, r25
    10f6:	0a 94       	dec	r0
    10f8:	e2 f7       	brpl	.-8      	; 0x10f2 <setToggleSwitchLED+0x22e>
    10fa:	82 2b       	or	r24, r18
    10fc:	80 83       	st	Z, r24
    10fe:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
    1100:	20 33       	cpi	r18, 0x30	; 48
    1102:	81 f4       	brne	.+32     	; 0x1124 <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << port_);
    1104:	e8 e0       	ldi	r30, 0x08	; 8
    1106:	f1 e0       	ldi	r31, 0x01	; 1
    1108:	20 81       	ld	r18, Z
    110a:	81 e0       	ldi	r24, 0x01	; 1
    110c:	90 e0       	ldi	r25, 0x00	; 0
    110e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1112:	02 c0       	rjmp	.+4      	; 0x1118 <setToggleSwitchLED+0x254>
    1114:	88 0f       	add	r24, r24
    1116:	99 1f       	adc	r25, r25
    1118:	0a 94       	dec	r0
    111a:	e2 f7       	brpl	.-8      	; 0x1114 <setToggleSwitchLED+0x250>
    111c:	80 95       	com	r24
    111e:	82 23       	and	r24, r18
    1120:	80 83       	st	Z, r24
    1122:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << port_);
    1124:	e8 e0       	ldi	r30, 0x08	; 8
    1126:	f1 e0       	ldi	r31, 0x01	; 1
    1128:	20 81       	ld	r18, Z
    112a:	81 e0       	ldi	r24, 0x01	; 1
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1132:	02 c0       	rjmp	.+4      	; 0x1138 <setToggleSwitchLED+0x274>
    1134:	88 0f       	add	r24, r24
    1136:	99 1f       	adc	r25, r25
    1138:	0a 94       	dec	r0
    113a:	e2 f7       	brpl	.-8      	; 0x1134 <setToggleSwitchLED+0x270>
    113c:	82 2b       	or	r24, r18
    113e:	80 83       	st	Z, r24
    1140:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
    1142:	20 33       	cpi	r18, 0x30	; 48
    1144:	81 f4       	brne	.+32     	; 0x1166 <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << port_);
    1146:	eb e0       	ldi	r30, 0x0B	; 11
    1148:	f1 e0       	ldi	r31, 0x01	; 1
    114a:	20 81       	ld	r18, Z
    114c:	81 e0       	ldi	r24, 0x01	; 1
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1154:	02 c0       	rjmp	.+4      	; 0x115a <setToggleSwitchLED+0x296>
    1156:	88 0f       	add	r24, r24
    1158:	99 1f       	adc	r25, r25
    115a:	0a 94       	dec	r0
    115c:	e2 f7       	brpl	.-8      	; 0x1156 <setToggleSwitchLED+0x292>
    115e:	80 95       	com	r24
    1160:	82 23       	and	r24, r18
    1162:	80 83       	st	Z, r24
    1164:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << port_);
    1166:	eb e0       	ldi	r30, 0x0B	; 11
    1168:	f1 e0       	ldi	r31, 0x01	; 1
    116a:	20 81       	ld	r18, Z
    116c:	81 e0       	ldi	r24, 0x01	; 1
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port_>
    1174:	02 c0       	rjmp	.+4      	; 0x117a <setToggleSwitchLED+0x2b6>
    1176:	88 0f       	add	r24, r24
    1178:	99 1f       	adc	r25, r25
    117a:	0a 94       	dec	r0
    117c:	e2 f7       	brpl	.-8      	; 0x1176 <setToggleSwitchLED+0x2b2>
    117e:	82 2b       	or	r24, r18
    1180:	80 83       	st	Z, r24
    1182:	08 95       	ret

00001184 <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
    1184:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
    1186:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
    1188:	83 e0       	ldi	r24, 0x03	; 3
    118a:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    118e:	e8 9a       	sbi	0x1d, 0	; 29
	 //------------------------------------//

	 //Initializing
	 UCSR0B = 0;
    1190:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	 DDRB |= (1 << PINNR);		//OUTPUT
    1194:	20 9a       	sbi	0x04, 0	; 4
    1196:	08 95       	ret

00001198 <__vector_1>:

 }

 // Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
 ISR(INT0_vect)
 {
    1198:	1f 92       	push	r1
    119a:	0f 92       	push	r0
    119c:	0f b6       	in	r0, 0x3f	; 63
    119e:	0f 92       	push	r0
    11a0:	11 24       	eor	r1, r1
    11a2:	8f 93       	push	r24
    11a4:	9f 93       	push	r25
	 ZCDetected_ = 1;
    11a6:	81 e0       	ldi	r24, 0x01	; 1
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	90 93 1d 02 	sts	0x021D, r25	; 0x80021d <ZCDetected_+0x1>
    11ae:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <ZCDetected_>
	 ZCDetected_ = 0;
    11b2:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <ZCDetected_+0x1>
    11b6:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <ZCDetected_>
    11ba:	9f 91       	pop	r25
    11bc:	8f 91       	pop	r24
    11be:	0f 90       	pop	r0
    11c0:	0f be       	out	0x3f, r0	; 63
    11c2:	0f 90       	pop	r0
    11c4:	1f 90       	pop	r1
    11c6:	18 95       	reti

000011c8 <__tablejump2__>:
    11c8:	ee 0f       	add	r30, r30
    11ca:	ff 1f       	adc	r31, r31
    11cc:	88 1f       	adc	r24, r24
    11ce:	8b bf       	out	0x3b, r24	; 59
    11d0:	07 90       	elpm	r0, Z+
    11d2:	f6 91       	elpm	r31, Z
    11d4:	e0 2d       	mov	r30, r0
    11d6:	19 94       	eijmp

000011d8 <calloc>:
    11d8:	0f 93       	push	r16
    11da:	1f 93       	push	r17
    11dc:	cf 93       	push	r28
    11de:	df 93       	push	r29
    11e0:	86 9f       	mul	r24, r22
    11e2:	80 01       	movw	r16, r0
    11e4:	87 9f       	mul	r24, r23
    11e6:	10 0d       	add	r17, r0
    11e8:	96 9f       	mul	r25, r22
    11ea:	10 0d       	add	r17, r0
    11ec:	11 24       	eor	r1, r1
    11ee:	c8 01       	movw	r24, r16
    11f0:	0d d0       	rcall	.+26     	; 0x120c <malloc>
    11f2:	ec 01       	movw	r28, r24
    11f4:	00 97       	sbiw	r24, 0x00	; 0
    11f6:	21 f0       	breq	.+8      	; 0x1200 <calloc+0x28>
    11f8:	a8 01       	movw	r20, r16
    11fa:	60 e0       	ldi	r22, 0x00	; 0
    11fc:	70 e0       	ldi	r23, 0x00	; 0
    11fe:	27 d1       	rcall	.+590    	; 0x144e <memset>
    1200:	ce 01       	movw	r24, r28
    1202:	df 91       	pop	r29
    1204:	cf 91       	pop	r28
    1206:	1f 91       	pop	r17
    1208:	0f 91       	pop	r16
    120a:	08 95       	ret

0000120c <malloc>:
    120c:	0f 93       	push	r16
    120e:	1f 93       	push	r17
    1210:	cf 93       	push	r28
    1212:	df 93       	push	r29
    1214:	82 30       	cpi	r24, 0x02	; 2
    1216:	91 05       	cpc	r25, r1
    1218:	10 f4       	brcc	.+4      	; 0x121e <malloc+0x12>
    121a:	82 e0       	ldi	r24, 0x02	; 2
    121c:	90 e0       	ldi	r25, 0x00	; 0
    121e:	e0 91 25 02 	lds	r30, 0x0225	; 0x800225 <__flp>
    1222:	f0 91 26 02 	lds	r31, 0x0226	; 0x800226 <__flp+0x1>
    1226:	20 e0       	ldi	r18, 0x00	; 0
    1228:	30 e0       	ldi	r19, 0x00	; 0
    122a:	a0 e0       	ldi	r26, 0x00	; 0
    122c:	b0 e0       	ldi	r27, 0x00	; 0
    122e:	30 97       	sbiw	r30, 0x00	; 0
    1230:	19 f1       	breq	.+70     	; 0x1278 <malloc+0x6c>
    1232:	40 81       	ld	r20, Z
    1234:	51 81       	ldd	r21, Z+1	; 0x01
    1236:	02 81       	ldd	r16, Z+2	; 0x02
    1238:	13 81       	ldd	r17, Z+3	; 0x03
    123a:	48 17       	cp	r20, r24
    123c:	59 07       	cpc	r21, r25
    123e:	c8 f0       	brcs	.+50     	; 0x1272 <malloc+0x66>
    1240:	84 17       	cp	r24, r20
    1242:	95 07       	cpc	r25, r21
    1244:	69 f4       	brne	.+26     	; 0x1260 <malloc+0x54>
    1246:	10 97       	sbiw	r26, 0x00	; 0
    1248:	31 f0       	breq	.+12     	; 0x1256 <malloc+0x4a>
    124a:	12 96       	adiw	r26, 0x02	; 2
    124c:	0c 93       	st	X, r16
    124e:	12 97       	sbiw	r26, 0x02	; 2
    1250:	13 96       	adiw	r26, 0x03	; 3
    1252:	1c 93       	st	X, r17
    1254:	27 c0       	rjmp	.+78     	; 0x12a4 <malloc+0x98>
    1256:	00 93 25 02 	sts	0x0225, r16	; 0x800225 <__flp>
    125a:	10 93 26 02 	sts	0x0226, r17	; 0x800226 <__flp+0x1>
    125e:	22 c0       	rjmp	.+68     	; 0x12a4 <malloc+0x98>
    1260:	21 15       	cp	r18, r1
    1262:	31 05       	cpc	r19, r1
    1264:	19 f0       	breq	.+6      	; 0x126c <malloc+0x60>
    1266:	42 17       	cp	r20, r18
    1268:	53 07       	cpc	r21, r19
    126a:	18 f4       	brcc	.+6      	; 0x1272 <malloc+0x66>
    126c:	9a 01       	movw	r18, r20
    126e:	bd 01       	movw	r22, r26
    1270:	ef 01       	movw	r28, r30
    1272:	df 01       	movw	r26, r30
    1274:	f8 01       	movw	r30, r16
    1276:	db cf       	rjmp	.-74     	; 0x122e <malloc+0x22>
    1278:	21 15       	cp	r18, r1
    127a:	31 05       	cpc	r19, r1
    127c:	f9 f0       	breq	.+62     	; 0x12bc <malloc+0xb0>
    127e:	28 1b       	sub	r18, r24
    1280:	39 0b       	sbc	r19, r25
    1282:	24 30       	cpi	r18, 0x04	; 4
    1284:	31 05       	cpc	r19, r1
    1286:	80 f4       	brcc	.+32     	; 0x12a8 <malloc+0x9c>
    1288:	8a 81       	ldd	r24, Y+2	; 0x02
    128a:	9b 81       	ldd	r25, Y+3	; 0x03
    128c:	61 15       	cp	r22, r1
    128e:	71 05       	cpc	r23, r1
    1290:	21 f0       	breq	.+8      	; 0x129a <malloc+0x8e>
    1292:	fb 01       	movw	r30, r22
    1294:	93 83       	std	Z+3, r25	; 0x03
    1296:	82 83       	std	Z+2, r24	; 0x02
    1298:	04 c0       	rjmp	.+8      	; 0x12a2 <malloc+0x96>
    129a:	90 93 26 02 	sts	0x0226, r25	; 0x800226 <__flp+0x1>
    129e:	80 93 25 02 	sts	0x0225, r24	; 0x800225 <__flp>
    12a2:	fe 01       	movw	r30, r28
    12a4:	32 96       	adiw	r30, 0x02	; 2
    12a6:	44 c0       	rjmp	.+136    	; 0x1330 <malloc+0x124>
    12a8:	fe 01       	movw	r30, r28
    12aa:	e2 0f       	add	r30, r18
    12ac:	f3 1f       	adc	r31, r19
    12ae:	81 93       	st	Z+, r24
    12b0:	91 93       	st	Z+, r25
    12b2:	22 50       	subi	r18, 0x02	; 2
    12b4:	31 09       	sbc	r19, r1
    12b6:	39 83       	std	Y+1, r19	; 0x01
    12b8:	28 83       	st	Y, r18
    12ba:	3a c0       	rjmp	.+116    	; 0x1330 <malloc+0x124>
    12bc:	20 91 23 02 	lds	r18, 0x0223	; 0x800223 <__brkval>
    12c0:	30 91 24 02 	lds	r19, 0x0224	; 0x800224 <__brkval+0x1>
    12c4:	23 2b       	or	r18, r19
    12c6:	41 f4       	brne	.+16     	; 0x12d8 <malloc+0xcc>
    12c8:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    12cc:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    12d0:	30 93 24 02 	sts	0x0224, r19	; 0x800224 <__brkval+0x1>
    12d4:	20 93 23 02 	sts	0x0223, r18	; 0x800223 <__brkval>
    12d8:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    12dc:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    12e0:	21 15       	cp	r18, r1
    12e2:	31 05       	cpc	r19, r1
    12e4:	41 f4       	brne	.+16     	; 0x12f6 <malloc+0xea>
    12e6:	2d b7       	in	r18, 0x3d	; 61
    12e8:	3e b7       	in	r19, 0x3e	; 62
    12ea:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    12ee:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    12f2:	24 1b       	sub	r18, r20
    12f4:	35 0b       	sbc	r19, r21
    12f6:	e0 91 23 02 	lds	r30, 0x0223	; 0x800223 <__brkval>
    12fa:	f0 91 24 02 	lds	r31, 0x0224	; 0x800224 <__brkval+0x1>
    12fe:	e2 17       	cp	r30, r18
    1300:	f3 07       	cpc	r31, r19
    1302:	a0 f4       	brcc	.+40     	; 0x132c <malloc+0x120>
    1304:	2e 1b       	sub	r18, r30
    1306:	3f 0b       	sbc	r19, r31
    1308:	28 17       	cp	r18, r24
    130a:	39 07       	cpc	r19, r25
    130c:	78 f0       	brcs	.+30     	; 0x132c <malloc+0x120>
    130e:	ac 01       	movw	r20, r24
    1310:	4e 5f       	subi	r20, 0xFE	; 254
    1312:	5f 4f       	sbci	r21, 0xFF	; 255
    1314:	24 17       	cp	r18, r20
    1316:	35 07       	cpc	r19, r21
    1318:	48 f0       	brcs	.+18     	; 0x132c <malloc+0x120>
    131a:	4e 0f       	add	r20, r30
    131c:	5f 1f       	adc	r21, r31
    131e:	50 93 24 02 	sts	0x0224, r21	; 0x800224 <__brkval+0x1>
    1322:	40 93 23 02 	sts	0x0223, r20	; 0x800223 <__brkval>
    1326:	81 93       	st	Z+, r24
    1328:	91 93       	st	Z+, r25
    132a:	02 c0       	rjmp	.+4      	; 0x1330 <malloc+0x124>
    132c:	e0 e0       	ldi	r30, 0x00	; 0
    132e:	f0 e0       	ldi	r31, 0x00	; 0
    1330:	cf 01       	movw	r24, r30
    1332:	df 91       	pop	r29
    1334:	cf 91       	pop	r28
    1336:	1f 91       	pop	r17
    1338:	0f 91       	pop	r16
    133a:	08 95       	ret

0000133c <free>:
    133c:	cf 93       	push	r28
    133e:	df 93       	push	r29
    1340:	00 97       	sbiw	r24, 0x00	; 0
    1342:	09 f4       	brne	.+2      	; 0x1346 <free+0xa>
    1344:	81 c0       	rjmp	.+258    	; 0x1448 <free+0x10c>
    1346:	fc 01       	movw	r30, r24
    1348:	32 97       	sbiw	r30, 0x02	; 2
    134a:	13 82       	std	Z+3, r1	; 0x03
    134c:	12 82       	std	Z+2, r1	; 0x02
    134e:	a0 91 25 02 	lds	r26, 0x0225	; 0x800225 <__flp>
    1352:	b0 91 26 02 	lds	r27, 0x0226	; 0x800226 <__flp+0x1>
    1356:	10 97       	sbiw	r26, 0x00	; 0
    1358:	81 f4       	brne	.+32     	; 0x137a <free+0x3e>
    135a:	20 81       	ld	r18, Z
    135c:	31 81       	ldd	r19, Z+1	; 0x01
    135e:	82 0f       	add	r24, r18
    1360:	93 1f       	adc	r25, r19
    1362:	20 91 23 02 	lds	r18, 0x0223	; 0x800223 <__brkval>
    1366:	30 91 24 02 	lds	r19, 0x0224	; 0x800224 <__brkval+0x1>
    136a:	28 17       	cp	r18, r24
    136c:	39 07       	cpc	r19, r25
    136e:	51 f5       	brne	.+84     	; 0x13c4 <free+0x88>
    1370:	f0 93 24 02 	sts	0x0224, r31	; 0x800224 <__brkval+0x1>
    1374:	e0 93 23 02 	sts	0x0223, r30	; 0x800223 <__brkval>
    1378:	67 c0       	rjmp	.+206    	; 0x1448 <free+0x10c>
    137a:	ed 01       	movw	r28, r26
    137c:	20 e0       	ldi	r18, 0x00	; 0
    137e:	30 e0       	ldi	r19, 0x00	; 0
    1380:	ce 17       	cp	r28, r30
    1382:	df 07       	cpc	r29, r31
    1384:	40 f4       	brcc	.+16     	; 0x1396 <free+0x5a>
    1386:	4a 81       	ldd	r20, Y+2	; 0x02
    1388:	5b 81       	ldd	r21, Y+3	; 0x03
    138a:	9e 01       	movw	r18, r28
    138c:	41 15       	cp	r20, r1
    138e:	51 05       	cpc	r21, r1
    1390:	f1 f0       	breq	.+60     	; 0x13ce <free+0x92>
    1392:	ea 01       	movw	r28, r20
    1394:	f5 cf       	rjmp	.-22     	; 0x1380 <free+0x44>
    1396:	d3 83       	std	Z+3, r29	; 0x03
    1398:	c2 83       	std	Z+2, r28	; 0x02
    139a:	40 81       	ld	r20, Z
    139c:	51 81       	ldd	r21, Z+1	; 0x01
    139e:	84 0f       	add	r24, r20
    13a0:	95 1f       	adc	r25, r21
    13a2:	c8 17       	cp	r28, r24
    13a4:	d9 07       	cpc	r29, r25
    13a6:	59 f4       	brne	.+22     	; 0x13be <free+0x82>
    13a8:	88 81       	ld	r24, Y
    13aa:	99 81       	ldd	r25, Y+1	; 0x01
    13ac:	84 0f       	add	r24, r20
    13ae:	95 1f       	adc	r25, r21
    13b0:	02 96       	adiw	r24, 0x02	; 2
    13b2:	91 83       	std	Z+1, r25	; 0x01
    13b4:	80 83       	st	Z, r24
    13b6:	8a 81       	ldd	r24, Y+2	; 0x02
    13b8:	9b 81       	ldd	r25, Y+3	; 0x03
    13ba:	93 83       	std	Z+3, r25	; 0x03
    13bc:	82 83       	std	Z+2, r24	; 0x02
    13be:	21 15       	cp	r18, r1
    13c0:	31 05       	cpc	r19, r1
    13c2:	29 f4       	brne	.+10     	; 0x13ce <free+0x92>
    13c4:	f0 93 26 02 	sts	0x0226, r31	; 0x800226 <__flp+0x1>
    13c8:	e0 93 25 02 	sts	0x0225, r30	; 0x800225 <__flp>
    13cc:	3d c0       	rjmp	.+122    	; 0x1448 <free+0x10c>
    13ce:	e9 01       	movw	r28, r18
    13d0:	fb 83       	std	Y+3, r31	; 0x03
    13d2:	ea 83       	std	Y+2, r30	; 0x02
    13d4:	49 91       	ld	r20, Y+
    13d6:	59 91       	ld	r21, Y+
    13d8:	c4 0f       	add	r28, r20
    13da:	d5 1f       	adc	r29, r21
    13dc:	ec 17       	cp	r30, r28
    13de:	fd 07       	cpc	r31, r29
    13e0:	61 f4       	brne	.+24     	; 0x13fa <free+0xbe>
    13e2:	80 81       	ld	r24, Z
    13e4:	91 81       	ldd	r25, Z+1	; 0x01
    13e6:	84 0f       	add	r24, r20
    13e8:	95 1f       	adc	r25, r21
    13ea:	02 96       	adiw	r24, 0x02	; 2
    13ec:	e9 01       	movw	r28, r18
    13ee:	99 83       	std	Y+1, r25	; 0x01
    13f0:	88 83       	st	Y, r24
    13f2:	82 81       	ldd	r24, Z+2	; 0x02
    13f4:	93 81       	ldd	r25, Z+3	; 0x03
    13f6:	9b 83       	std	Y+3, r25	; 0x03
    13f8:	8a 83       	std	Y+2, r24	; 0x02
    13fa:	e0 e0       	ldi	r30, 0x00	; 0
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	12 96       	adiw	r26, 0x02	; 2
    1400:	8d 91       	ld	r24, X+
    1402:	9c 91       	ld	r25, X
    1404:	13 97       	sbiw	r26, 0x03	; 3
    1406:	00 97       	sbiw	r24, 0x00	; 0
    1408:	19 f0       	breq	.+6      	; 0x1410 <free+0xd4>
    140a:	fd 01       	movw	r30, r26
    140c:	dc 01       	movw	r26, r24
    140e:	f7 cf       	rjmp	.-18     	; 0x13fe <free+0xc2>
    1410:	8d 91       	ld	r24, X+
    1412:	9c 91       	ld	r25, X
    1414:	11 97       	sbiw	r26, 0x01	; 1
    1416:	9d 01       	movw	r18, r26
    1418:	2e 5f       	subi	r18, 0xFE	; 254
    141a:	3f 4f       	sbci	r19, 0xFF	; 255
    141c:	82 0f       	add	r24, r18
    141e:	93 1f       	adc	r25, r19
    1420:	20 91 23 02 	lds	r18, 0x0223	; 0x800223 <__brkval>
    1424:	30 91 24 02 	lds	r19, 0x0224	; 0x800224 <__brkval+0x1>
    1428:	28 17       	cp	r18, r24
    142a:	39 07       	cpc	r19, r25
    142c:	69 f4       	brne	.+26     	; 0x1448 <free+0x10c>
    142e:	30 97       	sbiw	r30, 0x00	; 0
    1430:	29 f4       	brne	.+10     	; 0x143c <free+0x100>
    1432:	10 92 26 02 	sts	0x0226, r1	; 0x800226 <__flp+0x1>
    1436:	10 92 25 02 	sts	0x0225, r1	; 0x800225 <__flp>
    143a:	02 c0       	rjmp	.+4      	; 0x1440 <free+0x104>
    143c:	13 82       	std	Z+3, r1	; 0x03
    143e:	12 82       	std	Z+2, r1	; 0x02
    1440:	b0 93 24 02 	sts	0x0224, r27	; 0x800224 <__brkval+0x1>
    1444:	a0 93 23 02 	sts	0x0223, r26	; 0x800223 <__brkval>
    1448:	df 91       	pop	r29
    144a:	cf 91       	pop	r28
    144c:	08 95       	ret

0000144e <memset>:
    144e:	dc 01       	movw	r26, r24
    1450:	01 c0       	rjmp	.+2      	; 0x1454 <memset+0x6>
    1452:	6d 93       	st	X+, r22
    1454:	41 50       	subi	r20, 0x01	; 1
    1456:	50 40       	sbci	r21, 0x00	; 0
    1458:	e0 f7       	brcc	.-8      	; 0x1452 <memset+0x4>
    145a:	08 95       	ret

0000145c <_exit>:
    145c:	f8 94       	cli

0000145e <__stop_program>:
    145e:	ff cf       	rjmp	.-2      	; 0x145e <__stop_program>
