############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle cordic_io "cordiccart2pol" x
set_directive_interface -mode s_axilite -bundle cordic_io "cordiccart2pol" y
set_directive_interface -mode s_axilite -bundle cordic_io "cordiccart2pol" r
set_directive_interface -mode s_axilite -bundle cordic_io "cordiccart2pol" theta
set_directive_interface -mode s_axilite -bundle cordic_io "cordiccart2pol" Kvalues
set_directive_interface -mode s_axilite -bundle cordic_io "cordiccart2pol" angles
