============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 15 2024  11:27:49 pm
  Module:                 RegFile
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Mem_reg[29][29]/CK->SE
          Group: clk
     Startpoint: (R) AddrW[0]
          Clock: (R) clk
       Endpoint: (F) Mem_reg[29][29]/SE
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      95                  
       Uncertainty:-      30                  
     Required Time:=     375                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     175                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             200             alu_conv.sdc_line_7_14_1 

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  AddrW[0]           -       -      R     (arrival)      2  3.2     0     0     200    (-,-) 
  fopt74041/ZN       -       A->ZN  F     INV_X1         1  1.8     3     5     205    (-,-) 
  fopt/ZN            -       A->ZN  R     INV_X1         2  5.7    15    20     224    (-,-) 
  g72357/ZN          -       A2->ZN F     NAND2_X1       5 16.7    33    47     271    (-,-) 
  g72346/ZN          -       A->ZN  R     INV_X2         4 25.6    33    52     324    (-,-) 
  g72240/ZN          -       A2->ZN F     NAND2_X4      32 63.1    32    51     375    (-,-) 
  Mem_reg[29][29]/SE <<<     -      F     SDFF_X1       32    -     -     0     375    (-,-) 
#--------------------------------------------------------------------------------------------

