// Seed: 112552599
module module_0;
  assign id_1 = 1;
  tri0 id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  nor (id_10, id_11, id_12, id_13, id_14, id_15, id_7, id_8, id_9);
  reg id_15;
  module_0();
  initial begin
    #1;
  end
  initial begin
    id_13 = 1;
    id_11 <= "";
    assume ((0 == id_1));
    `define pp_16 0
    id_5 = 1;
    for (id_3 = 1 == ""; id_14; id_3 = id_15) begin
      id_15 <= 1'd0;
    end
    wait (1'b0);
  end
endmodule
