<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p400" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_400{left:400px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_400{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_400{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_400{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_400{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_400{left:359px;bottom:600px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_400{left:69px;bottom:490px;letter-spacing:0.13px;}
#t8_400{left:69px;bottom:468px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_400{left:69px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_400{left:69px;bottom:435px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tb_400{left:69px;bottom:418px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tc_400{left:69px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_400{left:69px;bottom:377px;letter-spacing:-0.35px;}
#te_400{left:69px;bottom:352px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_400{left:69px;bottom:335px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tg_400{left:69px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#th_400{left:69px;bottom:294px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_400{left:69px;bottom:277px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_400{left:69px;bottom:261px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tk_400{left:69px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_400{left:69px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_400{left:69px;bottom:198px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_400{left:69px;bottom:175px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#to_400{left:69px;bottom:158px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_400{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tq_400{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tr_400{left:312px;bottom:1065px;letter-spacing:-0.08px;word-spacing:-0.06px;}
#ts_400{left:312px;bottom:1050px;letter-spacing:-0.18px;}
#tt_400{left:355px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tu_400{left:355px;bottom:1050px;letter-spacing:-0.14px;}
#tv_400{left:355px;bottom:1034px;letter-spacing:-0.14px;}
#tw_400{left:430px;bottom:1065px;letter-spacing:-0.12px;}
#tx_400{left:430px;bottom:1050px;letter-spacing:-0.11px;}
#ty_400{left:430px;bottom:1034px;letter-spacing:-0.12px;}
#tz_400{left:516px;bottom:1065px;letter-spacing:-0.13px;}
#t10_400{left:74px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t11_400{left:74px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t12_400{left:312px;bottom:1011px;}
#t13_400{left:355px;bottom:1011px;letter-spacing:-0.15px;}
#t14_400{left:430px;bottom:1011px;letter-spacing:-0.14px;}
#t15_400{left:516px;bottom:1011px;letter-spacing:-0.11px;}
#t16_400{left:516px;bottom:995px;letter-spacing:-0.13px;}
#t17_400{left:74px;bottom:972px;letter-spacing:-0.12px;}
#t18_400{left:74px;bottom:955px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t19_400{left:312px;bottom:972px;}
#t1a_400{left:355px;bottom:972px;letter-spacing:-0.12px;}
#t1b_400{left:430px;bottom:972px;letter-spacing:-0.13px;}
#t1c_400{left:516px;bottom:972px;letter-spacing:-0.11px;}
#t1d_400{left:516px;bottom:955px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_400{left:516px;bottom:938px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_400{left:74px;bottom:915px;letter-spacing:-0.12px;}
#t1g_400{left:213px;bottom:922px;}
#t1h_400{left:74px;bottom:898px;letter-spacing:-0.14px;}
#t1i_400{left:70px;bottom:717px;letter-spacing:-0.14px;}
#t1j_400{left:69px;bottom:698px;letter-spacing:-0.12px;}
#t1k_400{left:84px;bottom:681px;letter-spacing:-0.11px;}
#t1l_400{left:312px;bottom:915px;}
#t1m_400{left:355px;bottom:915px;letter-spacing:-0.18px;}
#t1n_400{left:430px;bottom:915px;letter-spacing:-0.16px;}
#t1o_400{left:516px;bottom:915px;letter-spacing:-0.11px;}
#t1p_400{left:516px;bottom:898px;letter-spacing:-0.13px;}
#t1q_400{left:74px;bottom:875px;letter-spacing:-0.12px;}
#t1r_400{left:213px;bottom:882px;}
#t1s_400{left:74px;bottom:859px;letter-spacing:-0.14px;}
#t1t_400{left:312px;bottom:875px;}
#t1u_400{left:355px;bottom:875px;letter-spacing:-0.12px;}
#t1v_400{left:390px;bottom:882px;}
#t1w_400{left:430px;bottom:875px;letter-spacing:-0.16px;}
#t1x_400{left:516px;bottom:875px;letter-spacing:-0.11px;}
#t1y_400{left:516px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_400{left:516px;bottom:842px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_400{left:74px;bottom:819px;letter-spacing:-0.12px;}
#t21_400{left:74px;bottom:802px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t22_400{left:312px;bottom:819px;}
#t23_400{left:355px;bottom:819px;letter-spacing:-0.18px;}
#t24_400{left:430px;bottom:819px;letter-spacing:-0.16px;}
#t25_400{left:516px;bottom:819px;letter-spacing:-0.11px;}
#t26_400{left:516px;bottom:802px;letter-spacing:-0.13px;}
#t27_400{left:74px;bottom:779px;letter-spacing:-0.12px;}
#t28_400{left:74px;bottom:762px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t29_400{left:312px;bottom:779px;}
#t2a_400{left:355px;bottom:779px;letter-spacing:-0.12px;}
#t2b_400{left:390px;bottom:786px;}
#t2c_400{left:69px;bottom:661px;letter-spacing:-0.11px;}
#t2d_400{left:430px;bottom:779px;letter-spacing:-0.16px;}
#t2e_400{left:516px;bottom:779px;letter-spacing:-0.11px;}
#t2f_400{left:516px;bottom:762px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2g_400{left:516px;bottom:745px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2h_400{left:88px;bottom:578px;letter-spacing:-0.13px;}
#t2i_400{left:157px;bottom:578px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2j_400{left:283px;bottom:578px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2k_400{left:437px;bottom:578px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2l_400{left:594px;bottom:578px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2m_400{left:746px;bottom:578px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2n_400{left:102px;bottom:554px;}
#t2o_400{left:181px;bottom:554px;letter-spacing:-0.17px;}
#t2p_400{left:272px;bottom:554px;letter-spacing:-0.13px;}
#t2q_400{left:429px;bottom:554px;letter-spacing:-0.12px;}
#t2r_400{left:616px;bottom:554px;letter-spacing:-0.13px;}
#t2s_400{left:768px;bottom:554px;letter-spacing:-0.17px;}
#t2t_400{left:103px;bottom:529px;}
#t2u_400{left:154px;bottom:529px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2v_400{left:272px;bottom:529px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2w_400{left:429px;bottom:529px;letter-spacing:-0.12px;}
#t2x_400{left:616px;bottom:529px;letter-spacing:-0.13px;}
#t2y_400{left:768px;bottom:529px;letter-spacing:-0.17px;}

.s1_400{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_400{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_400{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_400{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_400{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_400{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_400{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_400{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_400{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts400" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg400Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg400" style="-webkit-user-select: none;"><object width="935" height="1210" data="400/400.svg" type="image/svg+xml" id="pdf400" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_400" class="t s1_400">CVTSD2SI—Convert Scalar Double Precision Floating-Point Value to Doubleword Integer </span>
<span id="t2_400" class="t s2_400">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_400" class="t s1_400">3-290 </span><span id="t4_400" class="t s1_400">Vol. 2A </span>
<span id="t5_400" class="t s3_400">CVTSD2SI—Convert Scalar Double Precision Floating-Point Value to Doubleword Integer </span>
<span id="t6_400" class="t s4_400">Instruction Operand Encoding </span>
<span id="t7_400" class="t s4_400">Description </span>
<span id="t8_400" class="t s5_400">Converts a double precision floating-point value in the source operand (the second operand) to a signed double- </span>
<span id="t9_400" class="t s5_400">word integer in the destination operand (first operand). The source operand can be an XMM register or a 64-bit </span>
<span id="ta_400" class="t s5_400">memory location. The destination operand is a general-purpose register. When the source operand is an XMM </span>
<span id="tb_400" class="t s5_400">register, the double precision floating-point value is contained in the low quadword of the register. </span>
<span id="tc_400" class="t s5_400">When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR </span>
<span id="td_400" class="t s5_400">register. </span>
<span id="te_400" class="t s5_400">If a converted result exceeds the range limits of signed doubleword integer (in non-64-bit modes or 64-bit mode </span>
<span id="tf_400" class="t s5_400">with REX.W/VEX.W/EVEX.W=0), the floating-point invalid exception is raised, and if this exception is masked, the </span>
<span id="tg_400" class="t s5_400">indefinite integer value (80000000H) is returned. </span>
<span id="th_400" class="t s5_400">If a converted result exceeds the range limits of signed quadword integer (in 64-bit mode and </span>
<span id="ti_400" class="t s5_400">REX.W/VEX.W/EVEX.W = 1), the floating-point invalid exception is raised, and if this exception is masked, the </span>
<span id="tj_400" class="t s5_400">indefinite integer value (80000000_00000000H) is returned. </span>
<span id="tk_400" class="t s5_400">Legacy SSE instruction: Use of the REX.W prefix promotes the instruction to produce 64-bit data in 64-bit mode. </span>
<span id="tl_400" class="t s5_400">See the summary chart at the beginning of this section for encoding data and limits. </span>
<span id="tm_400" class="t s5_400">Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="tn_400" class="t s5_400">Software should ensure VCVTSD2SI is encoded with VEX.L=0. Encoding VCVTSD2SI with VEX.L=1 may encounter </span>
<span id="to_400" class="t s5_400">unpredictable behavior across different processor generations. </span>
<span id="tp_400" class="t s6_400">Opcode/ </span>
<span id="tq_400" class="t s6_400">Instruction </span>
<span id="tr_400" class="t s6_400">Op / </span>
<span id="ts_400" class="t s6_400">En </span>
<span id="tt_400" class="t s6_400">64/32 bit </span>
<span id="tu_400" class="t s6_400">Mode </span>
<span id="tv_400" class="t s6_400">Support </span>
<span id="tw_400" class="t s6_400">CPUID </span>
<span id="tx_400" class="t s6_400">Feature </span>
<span id="ty_400" class="t s6_400">Flag </span>
<span id="tz_400" class="t s6_400">Description </span>
<span id="t10_400" class="t s7_400">F2 0F 2D /r </span>
<span id="t11_400" class="t s7_400">CVTSD2SI r32, xmm1/m64 </span>
<span id="t12_400" class="t s7_400">A </span><span id="t13_400" class="t s7_400">V/V </span><span id="t14_400" class="t s7_400">SSE2 </span><span id="t15_400" class="t s7_400">Convert one double precision floating-point value from </span>
<span id="t16_400" class="t s7_400">xmm1/m64 to one signed doubleword integer r32. </span>
<span id="t17_400" class="t s7_400">F2 REX.W 0F 2D /r </span>
<span id="t18_400" class="t s7_400">CVTSD2SI r64, xmm1/m64 </span>
<span id="t19_400" class="t s7_400">A </span><span id="t1a_400" class="t s7_400">V/N.E. </span><span id="t1b_400" class="t s7_400">SSE2 </span><span id="t1c_400" class="t s7_400">Convert one double precision floating-point value from </span>
<span id="t1d_400" class="t s7_400">xmm1/m64 to one signed quadword integer sign- </span>
<span id="t1e_400" class="t s7_400">extended into r64. </span>
<span id="t1f_400" class="t s7_400">VEX.LIG.F2.0F.W0 2D /r </span>
<span id="t1g_400" class="t s8_400">1 </span>
<span id="t1h_400" class="t s7_400">VCVTSD2SI r32, xmm1/m64 </span>
<span id="t1i_400" class="t s9_400">NOTES: </span>
<span id="t1j_400" class="t s7_400">1. Software should ensure VCVTSD2SI is encoded with VEX.L=0. Encoding VCVTSD2SI with VEX.L=1 may encounter unpredictable </span>
<span id="t1k_400" class="t s7_400">behavior across different processor generations. </span>
<span id="t1l_400" class="t s7_400">A </span><span id="t1m_400" class="t s7_400">V/V </span><span id="t1n_400" class="t s7_400">AVX </span><span id="t1o_400" class="t s7_400">Convert one double precision floating-point value from </span>
<span id="t1p_400" class="t s7_400">xmm1/m64 to one signed doubleword integer r32. </span>
<span id="t1q_400" class="t s7_400">VEX.LIG.F2.0F.W1 2D /r </span>
<span id="t1r_400" class="t s8_400">1 </span>
<span id="t1s_400" class="t s7_400">VCVTSD2SI r64, xmm1/m64 </span>
<span id="t1t_400" class="t s7_400">A </span><span id="t1u_400" class="t s7_400">V/N.E. </span>
<span id="t1v_400" class="t s8_400">2 </span>
<span id="t1w_400" class="t s7_400">AVX </span><span id="t1x_400" class="t s7_400">Convert one double precision floating-point value from </span>
<span id="t1y_400" class="t s7_400">xmm1/m64 to one signed quadword integer sign- </span>
<span id="t1z_400" class="t s7_400">extended into r64. </span>
<span id="t20_400" class="t s7_400">EVEX.LLIG.F2.0F.W0 2D /r </span>
<span id="t21_400" class="t s7_400">VCVTSD2SI r32, xmm1/m64{er} </span>
<span id="t22_400" class="t s7_400">B </span><span id="t23_400" class="t s7_400">V/V </span><span id="t24_400" class="t s7_400">AVX512F </span><span id="t25_400" class="t s7_400">Convert one double precision floating-point value from </span>
<span id="t26_400" class="t s7_400">xmm1/m64 to one signed doubleword integer r32. </span>
<span id="t27_400" class="t s7_400">EVEX.LLIG.F2.0F.W1 2D /r </span>
<span id="t28_400" class="t s7_400">VCVTSD2SI r64, xmm1/m64{er} </span>
<span id="t29_400" class="t s7_400">B </span><span id="t2a_400" class="t s7_400">V/N.E. </span>
<span id="t2b_400" class="t s8_400">2 </span>
<span id="t2c_400" class="t s7_400">2. VEX.W1/EVEX.W1 in non-64 bit is ignored; the instructions behaves as if the W0 version is used. </span>
<span id="t2d_400" class="t s7_400">AVX512F </span><span id="t2e_400" class="t s7_400">Convert one double precision floating-point value from </span>
<span id="t2f_400" class="t s7_400">xmm1/m64 to one signed quadword integer sign- </span>
<span id="t2g_400" class="t s7_400">extended into r64. </span>
<span id="t2h_400" class="t s6_400">Op/En </span><span id="t2i_400" class="t s6_400">Tuple Type </span><span id="t2j_400" class="t s6_400">Operand 1 </span><span id="t2k_400" class="t s6_400">Operand 2 </span><span id="t2l_400" class="t s6_400">Operand 3 </span><span id="t2m_400" class="t s6_400">Operand 4 </span>
<span id="t2n_400" class="t s7_400">A </span><span id="t2o_400" class="t s7_400">N/A </span><span id="t2p_400" class="t s7_400">ModRM:reg (w) </span><span id="t2q_400" class="t s7_400">ModRM:r/m (r) </span><span id="t2r_400" class="t s7_400">N/A </span><span id="t2s_400" class="t s7_400">N/A </span>
<span id="t2t_400" class="t s7_400">B </span><span id="t2u_400" class="t s7_400">Tuple1 Fixed </span><span id="t2v_400" class="t s7_400">ModRM:reg (w) </span><span id="t2w_400" class="t s7_400">ModRM:r/m (r) </span><span id="t2x_400" class="t s7_400">N/A </span><span id="t2y_400" class="t s7_400">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
