FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 6;
0"NC";
1"S7_7612_P13";
2"S7_7612_P12";
3"S7_7612_P11";
4"S7_7612_P10";
5"GND_SIGNAL\g";
6"S7_7612_P0";
7"S7_7612_P1";
8"S7_7612_P2";
9"S7_7612_P3";
10"S7_7612_P4";
11"S7_7612_P5";
12"S7_7612_P6";
13"S7_7612_P7";
14"S7_7612_P8";
15"S7_7612_P9";
16"S7_7612_P14";
17"S7_7612_P15";
18"S7_7612_P16";
19"S7_7612_P17";
20"S7_7612_P18";
21"S7_7612_P19";
22"S7_7612_P20";
23"S7_7612_P21";
24"S7_7612_P22";
25"S7_7612_P23";
26"S7_7612_P24";
27"S7_7612_P25";
28"S7_7612_P26";
29"S7_7612_P27";
30"S7_7612_P28";
31"S7_7612_P29";
32"S7_7612_P30";
33"S7_7612_P31";
34"S7_7612_P32";
35"S7_7612_P33";
36"S7_7612_P34";
37"S7_7612_P35";
38"S7_7612_LLC";
39"S7_7612_VS";
40"S7_7612_CEC";
41"S7_7612_HS";
%"ADV7612BSWZ"
"2","(-5050,4400)","0","ic","I1";
;
PACK_TYPE""
$LOCATION"?"
VALUE"ADV7612BSWZ"
CDS_LMAN_SYM_OUTLINE"-1200,2000,1200,-1900"
CDS_LIB"ic";
"EP"5;
"NC_2"0;
"NC"0;
"HS"41;
"CEC"40;
"VS/FIELD/ALSB"39;
"LLC"38;
"P35"37;
"P34"36;
"P33"35;
"P32"34;
"P31"33;
"P30"32;
"P29"31;
"P28"30;
"P27"29;
"P26"28;
"P25"27;
"P24"26;
"P23"25;
"P22"24;
"P21"23;
"P20"22;
"P19"21;
"P18"20;
"P17"19;
"P16"18;
"P15"17;
"P14"16;
"P13"1;
"P12"2;
"P11"3;
"P10"4;
"P9"15;
"P8"14;
"P7"13;
"P6"12;
"P5"11;
"P4"10;
"P3"9;
"P2"8;
"P1"7;
"P0"6;
%"GND_SIGNAL"
"1","(-3350,5650)","0","standard","I2";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"5;
END.
