Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/t_counters/t_counters.srcs/sources_1/new/down_ned_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_ned_counter
INFO: [VRFC 10-311] analyzing module t_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/t_counters/t_counters.srcs/sim_1/new/tb_down_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_down_neg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/t_counters/t_counters.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
