<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › cpu › intel.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>intel.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>

<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/thread_info.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/uaccess.h&gt;</span>

<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/msr.h&gt;</span>
<span class="cp">#include &lt;asm/bugs.h&gt;</span>
<span class="cp">#include &lt;asm/cpu.h&gt;</span>

<span class="cp">#ifdef CONFIG_X86_64</span>
<span class="cp">#include &lt;linux/topology.h&gt;</span>
<span class="cp">#include &lt;asm/numa_64.h&gt;</span>
<span class="cp">#endif</span>

<span class="cp">#include &quot;cpu.h&quot;</span>

<span class="cp">#ifdef CONFIG_X86_LOCAL_APIC</span>
<span class="cp">#include &lt;asm/mpspec.h&gt;</span>
<span class="cp">#include &lt;asm/apic.h&gt;</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">early_init_intel</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">misc_enable</span><span class="p">;</span>

	<span class="cm">/* Unmask CPUID levels if masked: */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">&gt;</span> <span class="mi">6</span> <span class="o">||</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">&gt;=</span> <span class="mh">0xd</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MISC_ENABLE</span><span class="p">,</span> <span class="n">misc_enable</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">misc_enable</span> <span class="o">&amp;</span> <span class="n">MSR_IA32_MISC_ENABLE_LIMIT_CPUID</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">misc_enable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSR_IA32_MISC_ENABLE_LIMIT_CPUID</span><span class="p">;</span>
			<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MISC_ENABLE</span><span class="p">,</span> <span class="n">misc_enable</span><span class="p">);</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">cpuid_level</span> <span class="o">=</span> <span class="n">cpuid_eax</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
			<span class="n">get_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0xf</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">&gt;=</span> <span class="mh">0x03</span><span class="p">)</span> <span class="o">||</span>
		<span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0x6</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">&gt;=</span> <span class="mh">0x0e</span><span class="p">))</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_CONSTANT_TSC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">&gt;=</span> <span class="mi">6</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">cpu_has</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_IA64</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="n">lower_word</span><span class="p">;</span>

		<span class="n">wrmsr</span><span class="p">(</span><span class="n">MSR_IA32_UCODE_REV</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="cm">/* Required by the SDM */</span>
		<span class="n">sync_core</span><span class="p">();</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_IA32_UCODE_REV</span><span class="p">,</span> <span class="n">lower_word</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">microcode</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Atom erratum AAE44/AAF40/AAG38/AAH41:</span>
<span class="cm">	 *</span>
<span class="cm">	 * A race condition between speculative fetches and invalidating</span>
<span class="cm">	 * a large page.  This is worked around in microcode, but we</span>
<span class="cm">	 * need the microcode to have already been loaded... so if it is</span>
<span class="cm">	 * not, recommend a BIOS update and disable large pages.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">==</span> <span class="mh">0x1c</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span> <span class="o">&lt;=</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span>
	    <span class="n">c</span><span class="o">-&gt;</span><span class="n">microcode</span> <span class="o">&lt;</span> <span class="mh">0x20e</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Atom PSE erratum detected, BIOS microcode update recommended</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">clear_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_PSE</span><span class="p">);</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_X86_64</span>
	<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_SYSENTER32</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="cm">/* Netburst reports 64 bytes clflush size, but does IO in 128 bytes */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">15</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_cache_alignment</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_cache_alignment</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="cm">/* CPUID workaround for 0F33/0F34 CPU */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0xF</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">==</span> <span class="mh">0x3</span>
	    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span> <span class="o">==</span> <span class="mh">0x3</span> <span class="o">||</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span> <span class="o">==</span> <span class="mh">0x4</span><span class="p">))</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_phys_bits</span> <span class="o">=</span> <span class="mi">36</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * c-&gt;x86_power is 8000_0007 edx. Bit 8 is TSC runs at constant rate</span>
<span class="cm">	 * with P/T states and does not stop in deep C-states.</span>
<span class="cm">	 *</span>
<span class="cm">	 * It is also reliable across cores and sockets. (but not across</span>
<span class="cm">	 * cabinets - we turn it off in that case explicitly.)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_power</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_CONSTANT_TSC</span><span class="p">);</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_NONSTOP_TSC</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">check_tsc_unstable</span><span class="p">())</span>
			<span class="n">sched_clock_stable</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * There is a known erratum on Pentium III and Core Solo</span>
<span class="cm">	 * and Core Duo CPUs.</span>
<span class="cm">	 * &quot; Page with PAT set to WC while associated MTRR is UC</span>
<span class="cm">	 *   may consolidate to UC &quot;</span>
<span class="cm">	 * Because of this erratum, it is better to stick with</span>
<span class="cm">	 * setting WC in MTRR rather than using PAT on these CPUs.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Enable PAT WC only on P4, Core 2 or later CPUs.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">&lt;</span> <span class="mi">15</span><span class="p">)</span>
		<span class="n">clear_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_PAT</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_KMEMCHECK</span>
	<span class="cm">/*</span>
<span class="cm">	 * P4s have a &quot;fast strings&quot; feature which causes single-</span>
<span class="cm">	 * stepping REP instructions to only generate a #DB on</span>
<span class="cm">	 * cache-line boundaries.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Ingo Molnar reported a Pentium D (model 6) and a Xeon</span>
<span class="cm">	 * (model 2) with the same problem.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">15</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MISC_ENABLE</span><span class="p">,</span> <span class="n">misc_enable</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">misc_enable</span> <span class="o">&amp;</span> <span class="n">MSR_IA32_MISC_ENABLE_FAST_STRING</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;kmemcheck: Disabling fast string operations</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

			<span class="n">misc_enable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSR_IA32_MISC_ENABLE_FAST_STRING</span><span class="p">;</span>
			<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MISC_ENABLE</span><span class="p">,</span> <span class="n">misc_enable</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="cm">/*</span>
<span class="cm">	 * If fast string is not enabled in IA32_MISC_ENABLE for any reason,</span>
<span class="cm">	 * clear the fast string and enhanced fast string CPU capabilities.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">&gt;</span> <span class="mi">6</span> <span class="o">||</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">&gt;=</span> <span class="mh">0xd</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_MISC_ENABLE</span><span class="p">,</span> <span class="n">misc_enable</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">misc_enable</span> <span class="o">&amp;</span> <span class="n">MSR_IA32_MISC_ENABLE_FAST_STRING</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Disabled fast string operations</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">setup_clear_cpu_cap</span><span class="p">(</span><span class="n">X86_FEATURE_REP_GOOD</span><span class="p">);</span>
			<span class="n">setup_clear_cpu_cap</span><span class="p">(</span><span class="n">X86_FEATURE_ERMS</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_X86_32</span>
<span class="cm">/*</span>
<span class="cm"> *	Early probe support logic for ppro memory erratum #50</span>
<span class="cm"> *</span>
<span class="cm"> *	This is called before we do cpu ident work</span>
<span class="cm"> */</span>

<span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">ppro_with_ram_bug</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Uses data from early_cpu_detect now */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_vendor</span> <span class="o">==</span> <span class="n">X86_VENDOR_INTEL</span> <span class="o">&amp;&amp;</span>
	    <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span> <span class="o">&amp;&amp;</span>
	    <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_model</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span>
	    <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_mask</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Pentium Pro with Errata#50 detected. Taking evasive action.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_X86_F00F_BUG</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">trap_init_f00f_bug</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__set_fixmap</span><span class="p">(</span><span class="n">FIX_F00F_IDT</span><span class="p">,</span> <span class="n">__pa</span><span class="p">(</span><span class="o">&amp;</span><span class="n">idt_table</span><span class="p">),</span> <span class="n">PAGE_KERNEL_RO</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Update the IDT descriptor and reload the IDT so that</span>
<span class="cm">	 * it uses the read-only mapped virtual address.</span>
<span class="cm">	 */</span>
	<span class="n">idt_descr</span><span class="p">.</span><span class="n">address</span> <span class="o">=</span> <span class="n">fix_to_virt</span><span class="p">(</span><span class="n">FIX_F00F_IDT</span><span class="p">);</span>
	<span class="n">load_idt</span><span class="p">(</span><span class="o">&amp;</span><span class="n">idt_descr</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">intel_smp_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* calling is from identify_secondary_cpu() ? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cpu_index</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Mask B, Pentium, but not Pentium MMX</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">5</span> <span class="o">&amp;&amp;</span>
	    <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span> <span class="o">&gt;=</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span> <span class="o">&lt;=</span> <span class="mi">4</span> <span class="o">&amp;&amp;</span>
	    <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Remember we have B step Pentia with bugs</span>
<span class="cm">		 */</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;WARNING: SMP operation may be unreliable&quot;</span>
				    <span class="s">&quot;with B stepping processors.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">intel_workarounds</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_X86_F00F_BUG</span>
	<span class="cm">/*</span>
<span class="cm">	 * All current models of Pentium and Pentium with MMX technology CPUs</span>
<span class="cm">	 * have the F0 0F bug, which lets nonprivileged users lock up the</span>
<span class="cm">	 * system.</span>
<span class="cm">	 * Note that the workaround only should be initialized once...</span>
<span class="cm">	 */</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">f00f_bug</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">paravirt_enabled</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">static</span> <span class="kt">int</span> <span class="n">f00f_workaround_enabled</span><span class="p">;</span>

		<span class="n">c</span><span class="o">-&gt;</span><span class="n">f00f_bug</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">f00f_workaround_enabled</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">trap_init_f00f_bug</span><span class="p">();</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot;Intel Pentium with F0 0F bug - workaround enabled.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">f00f_workaround_enabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="cm">/*</span>
<span class="cm">	 * SEP CPUID bug: Pentium Pro reports SEP but doesn&#39;t have it until</span>
<span class="cm">	 * model 3 mask 3</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span><span class="o">&lt;&lt;</span><span class="mi">8</span> <span class="o">|</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span><span class="o">&lt;&lt;</span><span class="mi">4</span> <span class="o">|</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x633</span><span class="p">)</span>
		<span class="n">clear_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_SEP</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * P4 Xeon errata 037 workaround.</span>
<span class="cm">	 * Hardware prefetcher may cause stale data to be loaded into the cache.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">15</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span> <span class="o">==</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_IA32_MISC_ENABLE</span><span class="p">,</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span> <span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;CPU: C0 stepping P4 Xeon detected.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">printk</span> <span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;CPU: Disabling hardware prefetching (Errata 037)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">lo</span> <span class="o">|=</span> <span class="n">MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE</span><span class="p">;</span>
			<span class="n">wrmsr</span><span class="p">(</span><span class="n">MSR_IA32_MISC_ENABLE</span><span class="p">,</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * See if we have a good local APIC by checking for buggy Pentia,</span>
<span class="cm">	 * i.e. all B steppings and the C2 stepping of P54C when using their</span>
<span class="cm">	 * integrated APIC (see 11AP erratum in &quot;Pentium Processor</span>
<span class="cm">	 * Specification Update&quot;).</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_apic</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span><span class="o">&lt;&lt;</span><span class="mi">8</span> <span class="o">|</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x520</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span> <span class="o">&lt;</span> <span class="mh">0x6</span> <span class="o">||</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span> <span class="o">==</span> <span class="mh">0xb</span><span class="p">))</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_11AP</span><span class="p">);</span>


<span class="cp">#ifdef CONFIG_X86_INTEL_USERCOPY</span>
	<span class="cm">/*</span>
<span class="cm">	 * Set up the preferred alignment for movsl bulk memory moves</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">4</span>:		<span class="cm">/* 486: untested */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:		<span class="cm">/* Old Pentia: untested */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:		<span class="cm">/* PII/PIII only like movsl with 8-byte alignment */</span>
		<span class="n">movsl_mask</span><span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">15</span>:	<span class="cm">/* P4 is OK down to 8-byte alignment */</span>
		<span class="n">movsl_mask</span><span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_X86_NUMAQ</span>
	<span class="n">numaq_tsc_disable</span><span class="p">();</span>
<span class="cp">#endif</span>

	<span class="n">intel_smp_check</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">intel_workarounds</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">srat_detect_node</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_NUMA</span>
	<span class="kt">unsigned</span> <span class="n">node</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="cm">/* Don&#39;t do the funky fallback heuristics the AMD version employs</span>
<span class="cm">	   for now. */</span>
	<span class="n">node</span> <span class="o">=</span> <span class="n">numa_cpu_node</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">node</span> <span class="o">==</span> <span class="n">NUMA_NO_NODE</span> <span class="o">||</span> <span class="o">!</span><span class="n">node_online</span><span class="p">(</span><span class="n">node</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* reuse the value from init_cpu_to_node() */</span>
		<span class="n">node</span> <span class="o">=</span> <span class="n">cpu_to_node</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">numa_set_node</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * find out the number of processor cores on the die</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">intel_num_cpu_cores</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eax</span><span class="p">,</span> <span class="n">ebx</span><span class="p">,</span> <span class="n">ecx</span><span class="p">,</span> <span class="n">edx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cpuid_level</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Intel has a non-standard dependency on %ecx for this CPUID level. */</span>
	<span class="n">cpuid_count</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">eax</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ebx</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ecx</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">edx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">eax</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">eax</span> <span class="o">&gt;&gt;</span> <span class="mi">26</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">detect_vmx_virtcap</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Intel VMX MSR indicated features */</span>
<span class="cp">#define X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW	0x00200000</span>
<span class="cp">#define X86_VMX_FEATURE_PROC_CTLS_VNMI		0x00400000</span>
<span class="cp">#define X86_VMX_FEATURE_PROC_CTLS_2ND_CTLS	0x80000000</span>
<span class="cp">#define X86_VMX_FEATURE_PROC_CTLS2_VIRT_APIC	0x00000001</span>
<span class="cp">#define X86_VMX_FEATURE_PROC_CTLS2_EPT		0x00000002</span>
<span class="cp">#define X86_VMX_FEATURE_PROC_CTLS2_VPID		0x00000020</span>

	<span class="n">u32</span> <span class="n">vmx_msr_low</span><span class="p">,</span> <span class="n">vmx_msr_high</span><span class="p">,</span> <span class="n">msr_ctl</span><span class="p">,</span> <span class="n">msr_ctl2</span><span class="p">;</span>

	<span class="n">clear_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_TPR_SHADOW</span><span class="p">);</span>
	<span class="n">clear_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_VNMI</span><span class="p">);</span>
	<span class="n">clear_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_FLEXPRIORITY</span><span class="p">);</span>
	<span class="n">clear_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_EPT</span><span class="p">);</span>
	<span class="n">clear_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_VPID</span><span class="p">);</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_IA32_VMX_PROCBASED_CTLS</span><span class="p">,</span> <span class="n">vmx_msr_low</span><span class="p">,</span> <span class="n">vmx_msr_high</span><span class="p">);</span>
	<span class="n">msr_ctl</span> <span class="o">=</span> <span class="n">vmx_msr_high</span> <span class="o">|</span> <span class="n">vmx_msr_low</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">msr_ctl</span> <span class="o">&amp;</span> <span class="n">X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW</span><span class="p">)</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_TPR_SHADOW</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">msr_ctl</span> <span class="o">&amp;</span> <span class="n">X86_VMX_FEATURE_PROC_CTLS_VNMI</span><span class="p">)</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_VNMI</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">msr_ctl</span> <span class="o">&amp;</span> <span class="n">X86_VMX_FEATURE_PROC_CTLS_2ND_CTLS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_IA32_VMX_PROCBASED_CTLS2</span><span class="p">,</span>
		      <span class="n">vmx_msr_low</span><span class="p">,</span> <span class="n">vmx_msr_high</span><span class="p">);</span>
		<span class="n">msr_ctl2</span> <span class="o">=</span> <span class="n">vmx_msr_high</span> <span class="o">|</span> <span class="n">vmx_msr_low</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">msr_ctl2</span> <span class="o">&amp;</span> <span class="n">X86_VMX_FEATURE_PROC_CTLS2_VIRT_APIC</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">msr_ctl</span> <span class="o">&amp;</span> <span class="n">X86_VMX_FEATURE_PROC_CTLS_TPR_SHADOW</span><span class="p">))</span>
			<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_FLEXPRIORITY</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msr_ctl2</span> <span class="o">&amp;</span> <span class="n">X86_VMX_FEATURE_PROC_CTLS2_EPT</span><span class="p">)</span>
			<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_EPT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msr_ctl2</span> <span class="o">&amp;</span> <span class="n">X86_VMX_FEATURE_PROC_CTLS2_VPID</span><span class="p">)</span>
			<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_VPID</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">init_intel</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">l2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">early_init_intel</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>

	<span class="n">intel_workarounds</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Detect the extended topology information if available. This</span>
<span class="cm">	 * will reinitialise the initial_apicid which will be used</span>
<span class="cm">	 * in init_intel_cacheinfo()</span>
<span class="cm">	 */</span>
	<span class="n">detect_extended_topology</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>

	<span class="n">l2</span> <span class="o">=</span> <span class="n">init_intel_cacheinfo</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cpuid_level</span> <span class="o">&gt;</span> <span class="mi">9</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="n">eax</span> <span class="o">=</span> <span class="n">cpuid_eax</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="cm">/* Check for version and the number of counters */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">eax</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(((</span><span class="n">eax</span><span class="o">&gt;&gt;</span><span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">))</span>
			<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_ARCH_PERFMON</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_xmm2</span><span class="p">)</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_LFENCE_RDTSC</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_ds</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">l1</span><span class="p">;</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_IA32_MISC_ENABLE</span><span class="p">,</span> <span class="n">l1</span><span class="p">,</span> <span class="n">l2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">l1</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">)))</span>
			<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_BTS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">l1</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">)))</span>
			<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_PEBS</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span> <span class="o">&amp;&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">==</span> <span class="mi">29</span> <span class="o">&amp;&amp;</span> <span class="n">cpu_has_clflush</span><span class="p">)</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_CLFLUSH_MONITOR</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_X86_64</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">15</span><span class="p">)</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_cache_alignment</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_clflush_size</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_REP_GOOD</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="cm">/*</span>
<span class="cm">	 * Names for the Pentium II/Celeron processors</span>
<span class="cm">	 * detectable only by also checking the cache size.</span>
<span class="cm">	 * Dixon is NOT a Celeron.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">5</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">l2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">p</span> <span class="o">=</span> <span class="s">&quot;Celeron (Covington)&quot;</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">l2</span> <span class="o">==</span> <span class="mi">256</span><span class="p">)</span>
				<span class="n">p</span> <span class="o">=</span> <span class="s">&quot;Mobile Pentium II (Dixon)&quot;</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="mi">6</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">l2</span> <span class="o">==</span> <span class="mi">128</span><span class="p">)</span>
				<span class="n">p</span> <span class="o">=</span> <span class="s">&quot;Celeron (Mendocino)&quot;</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_mask</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span>
				<span class="n">p</span> <span class="o">=</span> <span class="s">&quot;Celeron-A&quot;</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="mi">8</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">l2</span> <span class="o">==</span> <span class="mi">128</span><span class="p">)</span>
				<span class="n">p</span> <span class="o">=</span> <span class="s">&quot;Celeron (Coppermine)&quot;</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span>
			<span class="n">strcpy</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model_id</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">15</span><span class="p">)</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_P4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span>
		<span class="n">set_cpu_cap</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_P3</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_XTOPOLOGY</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * let&#39;s use the legacy cpuid vector 0x1 and 0x4 for topology</span>
<span class="cm">		 * detection.</span>
<span class="cm">		 */</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_max_cores</span> <span class="o">=</span> <span class="n">intel_num_cpu_cores</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_X86_32</span>
		<span class="n">detect_ht</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="cm">/* Work around errata */</span>
	<span class="n">srat_detect_node</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_VMX</span><span class="p">))</span>
		<span class="n">detect_vmx_virtcap</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize MSR_IA32_ENERGY_PERF_BIAS if BIOS did not.</span>
<span class="cm">	 * x86_energy_perf_policy(8) is available to change it at run-time</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">X86_FEATURE_EPB</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">epb</span><span class="p">;</span>

		<span class="n">rdmsrl</span><span class="p">(</span><span class="n">MSR_IA32_ENERGY_PERF_BIAS</span><span class="p">,</span> <span class="n">epb</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">epb</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">==</span> <span class="n">ENERGY_PERF_BIAS_PERFORMANCE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk_once</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;ENERGY_PERF_BIAS:&quot;</span>
				<span class="s">&quot; Set to &#39;normal&#39;, was &#39;performance&#39;</span><span class="se">\n</span><span class="s">&quot;</span>
				<span class="s">&quot;ENERGY_PERF_BIAS: View and update with&quot;</span>
				<span class="s">&quot; x86_energy_perf_policy(8)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">epb</span> <span class="o">=</span> <span class="p">(</span><span class="n">epb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xF</span><span class="p">)</span> <span class="o">|</span> <span class="n">ENERGY_PERF_BIAS_NORMAL</span><span class="p">;</span>
			<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_ENERGY_PERF_BIAS</span><span class="p">,</span> <span class="n">epb</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_X86_32</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">intel_size_cache</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Intel PIII Tualatin. This comes in two flavours.</span>
<span class="cm">	 * One has 256kb of cache, the other 512. We have no way</span>
<span class="cm">	 * to determine which, so we use a boottime override</span>
<span class="cm">	 * for the 512kb model, and assume 256 otherwise.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">x86_model</span> <span class="o">==</span> <span class="mi">11</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span>
		<span class="n">size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">size</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpu_dev</span> <span class="n">__cpuinitconst</span> <span class="n">intel_cpu_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">c_vendor</span>	<span class="o">=</span> <span class="s">&quot;Intel&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">c_ident</span>	<span class="o">=</span> <span class="p">{</span> <span class="s">&quot;GenuineIntel&quot;</span> <span class="p">},</span>
<span class="cp">#ifdef CONFIG_X86_32</span>
	<span class="p">.</span><span class="n">c_models</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">vendor</span> <span class="o">=</span> <span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="p">.</span><span class="n">family</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">model_names</span> <span class="o">=</span>
		  <span class="p">{</span>
			  <span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;486 DX-25/33&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;486 DX-50&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;486 SX&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;486 DX/2&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;486 SL&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;486 SX/2&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;486 DX/2-WB&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;486 DX/4&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">9</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;486 DX/4-WB&quot;</span>
		  <span class="p">}</span>
		<span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">vendor</span> <span class="o">=</span> <span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="p">.</span><span class="n">family</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">model_names</span> <span class="o">=</span>
		  <span class="p">{</span>
			  <span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium 60/66 A-step&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium 60/66&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium 75 - 200&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;OverDrive PODP5V83&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium MMX&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Mobile Pentium 75 - 200&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Mobile Pentium MMX&quot;</span>
		  <span class="p">}</span>
		<span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">vendor</span> <span class="o">=</span> <span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="p">.</span><span class="n">family</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">model_names</span> <span class="o">=</span>
		  <span class="p">{</span>
			  <span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium Pro A-step&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium Pro&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium II (Klamath)&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium II (Deschutes)&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium II (Deschutes)&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Mobile Pentium II&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium III (Katmai)&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium III (Coppermine)&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium III (Cascades)&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">11</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium III (Tualatin)&quot;</span><span class="p">,</span>
		  <span class="p">}</span>
		<span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">vendor</span> <span class="o">=</span> <span class="n">X86_VENDOR_INTEL</span><span class="p">,</span> <span class="p">.</span><span class="n">family</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">model_names</span> <span class="o">=</span>
		  <span class="p">{</span>
			  <span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium 4 (Unknown)&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium 4 (Willamette)&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium 4 (Northwood)&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium 4 (Foster)&quot;</span><span class="p">,</span>
			  <span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Pentium 4 (Foster)&quot;</span><span class="p">,</span>
		  <span class="p">}</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">c_size_cache</span>	<span class="o">=</span> <span class="n">intel_size_cache</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">.</span><span class="n">c_early_init</span>   <span class="o">=</span> <span class="n">early_init_intel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">c_init</span>		<span class="o">=</span> <span class="n">init_intel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">c_x86_vendor</span>	<span class="o">=</span> <span class="n">X86_VENDOR_INTEL</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">cpu_dev_register</span><span class="p">(</span><span class="n">intel_cpu_dev</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
