$date
	Thu May 23 01:22:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_i2c_master $end
$var wire 1 ! sda $end
$var wire 1 " scl $end
$var reg 1 # clk $end
$var reg 1 $ start $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ start $end
$var parameter 2 % IDLE $end
$var parameter 2 & SCL_LOW $end
$var parameter 2 ' SDA_LOW $end
$var reg 1 " scl $end
$var reg 1 ! sda $end
$var reg 2 ( state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 '
b10 &
b0 %
$end
#0
$dumpvars
b0 (
0$
0#
1"
1!
$end
#5
1#
#10
0#
#15
1#
#20
0#
1$
#25
b1 (
1#
#30
0#
0$
#35
b10 (
0!
1#
#40
0#
#45
b0 (
0"
1#
#50
0#
#55
1"
1!
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
