<?xml version="1.0" encoding="utf-8"?>
<search> 
  
  
    
    <entry>
      <title>è®¡ç»„éƒ¨åˆ†æœŸæœ«</title>
      <link href="/2023/01/06/%E6%9C%9F%E6%9C%AB/"/>
      <url>/2023/01/06/%E6%9C%9F%E6%9C%AB/</url>
      
        <content type="html"><![CDATA[<p>[TOC]</p><hr><h1 id="ISA"><a href="#ISA" class="headerlink" title="ISA"></a>ISA</h1><h2 id="How-to-Improve-the-CPU"><a href="#How-to-Improve-the-CPU" class="headerlink" title="How to Improve the CPU"></a>How to Improve the CPU</h2><ul><li>Reduce the number of instructions<ul><li>Make instructions that do more(CSIC)</li><li>Use better compiler</li></ul></li><li>Use less cycles to perform the instruction<ul><li>Simpler instructions(RISC)</li><li>Use multiple units&#x2F;ALUs&#x2F;cores in parallel</li></ul></li><li>Increase the clock frequency<ul><li>Find a newer technology to manufacture</li><li>Redesign time critical components</li><li>Adopt multi-cycle</li></ul></li></ul><h2 id="ISA-Classification-Basis"><a href="#ISA-Classification-Basis" class="headerlink" title="ISA Classification Basis"></a>ISA Classification Basis</h2><h3 id="ISA-Classes"><a href="#ISA-Classes" class="headerlink" title="ISA Classes"></a>ISA Classes</h3><ul><li>æŒ‰ç…§CPU<u>å†…éƒ¨</u>çš„å­˜å‚¨åˆ†ç±»ï¼ŒISAå¯ä»¥åˆ†ä¸ºä¸‰ç§<ol><li>åŸºäºæ ˆï¼ˆæ ˆç»“æ„ | Stack architectureï¼‰</li><li>åŸºäºç´¯åŠ å™¨ï¼ˆç´¯åŠ å™¨ç»“æ„ | Accumulator architectureï¼‰</li><li>åŸºäºå¯„å­˜å™¨ï¼ˆé€šç”¨å¯„å­˜å™¨ | General-purpose register architecture | GPR)</li></ol></li></ul><h3 id="Stack-Architecture"><a href="#Stack-Architecture" class="headerlink" title="Stack Architecture"></a>Stack Architecture</h3><ul><li>Implicit Operandsâ€”â€”On the Top of the Stack(TOS)</li><li>First operand removed from second op replaced by the result</li><li>C &#x3D; A + B(memory locations)<ul><li>Push A    </li><li>Push B    </li><li>Add</li><li>Pop C</li></ul></li></ul><center class="half">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061529786.png" width="200" height="325">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061550302.png" width="200" height="325">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061553982.png" width="200" height="325">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061554793.png" width="200" height="325">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061555028.png" width="200" height="325"></center><h3 id="Accumulator-Architecture"><a href="#Accumulator-Architecture" class="headerlink" title="Accumulator Architecture"></a>Accumulator Architecture</h3><ul><li><p>One implicit operand: the accumulator</p><p>one explicit operand: mem location</p></li><li><p>Accumulator is both an implicit input operand and a result</p></li><li><p>C &#x3D; A + B</p><p>Load A</p><p>Add B</p><p>Store C</p></li></ul><center class="half">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061600349.png" width="200" height="350">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061601619.png" width="200" height="350">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061601884.png" width="200" height="350">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061601545.png" width="200" height="350"></center><h3 id="GPR-Arthitecture"><a href="#GPR-Arthitecture" class="headerlink" title="GPR Arthitecture"></a>GPR Arthitecture</h3><ul><li><p>Only explicit operands</p><ul><li>registers</li><li>memory locations</li></ul></li><li><p>Operand access:</p><ul><li>direct memory access</li><li>loaded into temporary storage first</li></ul></li><li><p>Two Classesï¼š</p><ul><li><p>Register-memory architecture</p><blockquote><p>any instruction can access memory</p></blockquote></li><li><p>Load-store architecture</p><blockquote><p>only load and store instructions can access memory</p></blockquote></li></ul></li></ul><h3 id="GPR-Register-Memory-Arch"><a href="#GPR-Register-Memory-Arch" class="headerlink" title="GPR: Register-Memory Arch"></a>GPR: Register-Memory Arch</h3><ul><li>Register-memory architecture(any instruction can access memory)</li><li>C &#x3D; A + B<ul><li>Load R1, A</li><li>Add R3, R1, B</li><li>Store R3, C</li></ul></li></ul><center class="half">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061654274.png" width="200" height="350">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061655127.png" width="200" height="350">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061655935.png" width="200" height="350"></center><h3 id="GPR-Load-Store-Architecture"><a href="#GPR-Load-Store-Architecture" class="headerlink" title="GPR: Load-Store Architecture"></a>GPR: Load-Store Architecture</h3><ul><li>Load-Store Architecture(only load and store instructions can access memory)</li><li>C &#x3D; A + B<ul><li>Load R1, A</li><li>Load R2, B</li><li>Add R3, R1, R2</li><li>Store R3, C</li></ul></li></ul><center class="half">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061658992.png" width="200" height="325">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061658304.png" width="200" height="325">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061658863.png" width="200" height="325">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061659560.png" width="200" height="325">    <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061659503.png" width="200" height="325"></center><h3 id="Practice"><a href="#Practice" class="headerlink" title="Practice"></a>Practice</h3><blockquote><p>$D &#x3D; A \times B - ( A + C \times B)$</p></blockquote><h4 id="Stack"><a href="#Stack" class="headerlink" title="Stack"></a>Stack</h4><blockquote><p>Instruction set: </p><ul><li>add, sub, mul, div, â€¦</li><li>push A, pop A</li></ul></blockquote><ul><li>Answer<ol><li>push A</li><li>push B</li><li>mul</li><li>push A</li><li>push C</li><li>push B</li><li>mul</li><li>add</li><li>sub</li><li>pop D</li></ol></li></ul><h4 id="Accumulator"><a href="#Accumulator" class="headerlink" title="Accumulator"></a>Accumulator</h4><blockquote><p>Instruction set:</p><ul><li>add A, sub A, mult A, div A, â€¦</li><li>load A, store A</li></ul></blockquote><ul><li>Answer:<ol><li>load C</li><li>mult B</li><li>add A</li><li>store D</li><li>load A</li><li>mult B</li><li>sub D</li><li>store D</li></ol></li></ul><h4 id="Memory-Memory"><a href="#Memory-Memory" class="headerlink" title="Memory-Memory"></a>Memory-Memory</h4><blockquote><p>Instruction set:</p><ul><li>3 operands: add A, B, C; sub A, B, C; mul A, B, C</li><li>2 operands:add A, B; sub A, B; mul A, B; mov A, B</li></ul></blockquote><ul><li>Answer:<ul><li>3 operands:<ul><li>mul D, A, B</li><li>mul E, C, B</li><li>add E, A, E</li><li>sub D, D, E</li></ul></li><li>2 operands:<ul><li>mov D, A</li><li>mul D, B</li><li>mov E, C</li><li>mul E, B</li><li>add E, A</li><li>sub D, E</li></ul></li></ul></li></ul><h4 id="Register-Memory"><a href="#Register-Memory" class="headerlink" title="Register-Memory"></a>Register-Memory</h4><blockquote><p>Instruction set:</p><ul><li>add R1, A; sub R1, A; mul R1, B</li><li>load R1, A; store R1, A</li></ul></blockquote><ul><li>Answer:<ul><li>load R1, A</li><li>mul R1, B</li><li>load R2, C</li><li>mul R2, B</li><li>add R2, A</li><li>store R2, D</li><li>sub R1, D</li><li>store R1, D</li></ul></li></ul><h4 id="Load-Store"><a href="#Load-Store" class="headerlink" title="Load-Store"></a>Load-Store</h4><blockquote><p>Instruction set:</p><ul><li>add R1, R2, R3; sub R1, R2, R3; mul R1, R2, R3</li><li>load R1, &amp;A; store R1, &amp;A</li></ul></blockquote><ul><li>Answer:<ul><li>load R1, &amp;A</li><li>load R2, &amp;B</li><li>load R3, &amp;C</li><li>mul R3, R3, R2 &#x2F;&#x2F; R3 &#x3D; B*C</li><li>add R3, R3, R1 &#x2F;&#x2F; R3 &#x3D; A+B*C</li><li>mul R1, R1, R2 &#x2F;&#x2F;R1 &#x3D; A*B</li><li>sub R1, R1, R3 </li><li>store R1, D</li></ul></li></ul><h2 id="RISC-V-ISA"><a href="#RISC-V-ISA" class="headerlink" title="RISC-V ISA"></a>RISC-V ISA</h2><h3 id="Formats-of-Instruction"><a href="#Formats-of-Instruction" class="headerlink" title="Formats of Instruction"></a>Formats of Instruction</h3><blockquote><p>ä¸éœ€è¦è®°ä½å…·ä½“å“ªä½å¯¹åº”ä»€ä¹ˆï¼Œéœ€è¦è®°ä½Rå‹æŒ‡ä»¤æ˜¯ä»€ä¹ˆï¼ŒIå‹æ˜¯ä»€ä¹ˆâ€¦â€¦</p></blockquote><h3 id="RISC-V-Address-Mode"><a href="#RISC-V-Address-Mode" class="headerlink" title="RISC-V Address Mode"></a>RISC-V Address Mode</h3><p>å››ç§å¯»å€æ–¹å¼</p><ol><li>ç«‹å³æ•°å¯»å€ | Immediate addressing</li><li>å¯„å­˜å™¨å¯»å€ | Register addressing</li><li>åŸºå¯»å€ | Base addressing</li><li>PC-relative addressing</li></ol><h3 id="Register-Operands"><a href="#Register-Operands" class="headerlink" title="Register Operands"></a>Register Operands</h3><ol><li><p>Arithmetic instructions use register operands</p></li><li><p>RISC-V has a 32$\times$32-bit register file</p></li><li><ol><li>Use for frequently accessed data</li><li>Numbered 0 to 31</li><li>32-bit data called a â€œwordâ€</li></ol></li><li><p>Assemble names</p></li><li><ol><li>x0: constant 0</li><li>x1: link register</li><li>x2: stack pointer</li><li>x3: global pointer</li><li>x4: thread pointer</li><li>x5-x7, x28-x31: temporay</li><li>x8-x9, x18-x27: save</li><li>x10-x17: parameter &#x2F; result</li></ol></li></ol><h3 id="Memory-Operands"><a href="#Memory-Operands" class="headerlink" title="Memory Operands"></a>Memory Operands</h3><ul><li>Main memory used for composite data<ul><li>Arrays, structures, dynamic data</li></ul></li><li>To apply arithmetic operations<ul><li>Load values from memory into register</li><li>Store result from register to memory</li></ul></li><li>Memory is byte addressed<ul><li>Each address identifies an 8-bit byte</li></ul></li><li>Words are aligned in memory<ul><li>Address must be a multiple of 4</li></ul></li><li>RISC-V is Little Endian<ul><li>Least-significant byte at least address</li><li>c.f.Big Endian: most-significant byte at least adddress of a word</li></ul></li></ul><h3 id="Register-vs-Memory"><a href="#Register-vs-Memory" class="headerlink" title="Register vs. Memory"></a>Register vs. Memory</h3><ul><li>Register are faster to access than memory</li><li>Operating on memory data requires loads and stores<ul><li>More instructions to be executed</li></ul></li><li>Compiler must use registers for variables as much as possible<ul><li>Only spill to memory for less frequently used variables</li><li>Register optimization is important</li></ul></li></ul><h2 id="The-Four-ISA-Design-Principles"><a href="#The-Four-ISA-Design-Principles" class="headerlink" title="The Four ISA Design Principles"></a>The Four ISA Design Principles</h2><ol><li>Simplicity favors regularity</li><li>Smaller is faster</li><li>Make the common case fast</li></ol><blockquote><p> ä¾‹å¦‚x0æ˜¯ç¡¬ä»¶0ï¼Œæ— æ³•æ”¹å˜</p></blockquote><ol start="4"><li>Good design demands good compromises</li></ol><h1 id="Pipelining"><a href="#Pipelining" class="headerlink" title="Pipelining"></a>Pipelining</h1><h2 id="Different-modes-of-execution"><a href="#Different-modes-of-execution" class="headerlink" title="Different modes of execution"></a>Different modes of execution</h2><ul><li><p>Sequential execution</p><ul><li>Advantages: Simple control, saving equipment.</li></ul></li><li><p>Single&#x2F;Twice overlapping execution</p><ul><li>Advantages: High-usage of functional unit, the utilization rate of functional unit is improved obviously.</li><li>Disadvantages:<ul><li>Much more hardware was needed.</li><li>Single: the control process became complicated.</li><li>Twice: <ul><li>Separate fetch, decode, and execution components are required.</li><li>Conflict in access memory<ul><li>Instruction memory &amp; data memory</li><li>Instruction cache &amp; data cache (same memory): Hardware structure </li><li>Adding instruction buffer between memory and instruction decode unit.</li></ul></li></ul></li></ul></li></ul></li></ul><blockquote><p>é¡ºåºæ‰§è¡Œå’Œé‡å æ‰§è¡Œåœ¨æ—¶é—´ä¸Šçš„å·®å¼‚å’Œè®¡ç®—</p></blockquote><h2 id="What-is-pipelining"><a href="#What-is-pipelining" class="headerlink" title="What is pipelining?"></a>What is pipelining?</h2><ul><li>Pipelining: ä¸€æ¡æŒ‡ä»¤çš„è¿›ç¨‹è¢«åˆ†æˆm(m&gt;2)ä¸ªæ—¶é—´ç›¸åŒçš„å­è¿›ç¨‹ï¼Œä¸”mæ¡ç›¸é‚»æŒ‡ä»¤çš„è¿›ç¨‹åœ¨åŒä¸€æ—¶é—´å†…äº¤é”™é‡å ã€‚</li><li>Pipeliningå¯ä»¥çœ‹ä½œé‡å æ‰§è¡Œ(overlapping execution)çš„æ‰©å±•ï¼›</li><li>æµæ°´çº¿ä¸­çš„æ¯ä¸ªå­è¿›ç¨‹åŠå…¶åŠŸèƒ½ç»„ä»¶å«åšé˜¶æ®µ(stages or segments of the pipeling)</li><li>é˜¶æ®µçš„æ•°é‡å«åšæµæ°´çº¿çš„æ·±åº¦(depth)</li></ul><h2 id="Characteristics-of-pipelining"><a href="#Characteristics-of-pipelining" class="headerlink" title="Characteristics of pipelining"></a>Characteristics of pipelining</h2><ul><li><u>æµæ°´çº¿å¯„å­˜å™¨</u></li><li>é€‚ç”¨åœºæ™¯ï¼š<ul><li>Pipelining technology is suitable for a large number of repetitive sequential processes. Only when tasks are continuously provided at the input, te efficiency of pipelining can be brought into full play.</li></ul></li><li>The pipelining needs the <u>pass time</u> and the <u>empty time</u><ul><li><u>Pass time</u>: the time for the first task from beginning(entering the pipelining) to ending.</li><li><u>Empty time</u>: the time for the last task entering the pipelining to have the result.</li></ul></li></ul><h2 id="Classes-of-pipelining"><a href="#Classes-of-pipelining" class="headerlink" title="Classes of pipelining"></a>Classes of pipelining</h2><ul><li>ç¬¬ä¸€ç±»åˆ†ç±»æ–¹å¼ï¼š<ul><li><u>Single function pipelining | å•åŠŸèƒ½</u>: only one fixed function pipelining.<ul><li><u>Multi function pipelining | å¤šåŠŸèƒ½</u>: each section of the pipelining can be connected differently for several different functions.<ul><li><u>Static pipelining</u>: é™æ€åœ¨åŒä¸€çš„æ—¶é—´æ®µå†…ï¼Œåªèƒ½æŒ‰åŒä¸€åŠŸèƒ½è¿æ¥ï¼ˆå¦‚ï¼šå¿…é¡»å…ˆæŠŠåŠ æ³•åšå®Œï¼Œæ‰å¯ä»¥åšä¹˜æ³•ï¼‰<ul><li>For static pipelining, only the input is a series of teh same operation tasks, the efficiency of pipelining can be brought into full play.</li></ul></li><li><u>Dynamic pipelining</u>: åŠ¨æ€åœ¨åŒä¸€æ—¶é—´æ®µå†…ï¼Œä¸åŒåŠŸèƒ½å¯ä»¥è¿æ¥ï¼ˆå¦‚ï¼šåœ¨åšåŠ æ³•çš„æ—¶å€™å¯ä»¥æ’å…¥ä¹˜æ³•ï¼‰</li></ul></li></ul></li></ul></li></ul><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301052228662.png" alt="img"></p><ul><li>ç¬¬äºŒç±»åˆ†ç±»æ–¹å¼ï¼š<ul><li><u>Component level pipelining(in component-operation pipelining</u>:</li><li><u>Processor level pipelining(inter component-instructino pipelining)</u>:</li><li>Inter processor pipelining(inter processor-macro pipelining):</li></ul></li></ul><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301052228847.png" alt="img"></p><ul><li><p>ç¬¬ä¸‰ç±»åˆ†ç±»æ–¹å¼ï¼šçº¿æ€§å’Œéçº¿æ€§</p><ul><li><p><u>Linear pipelinin</u></p></li><li><p><u>Nonlinear pipelining</u></p><ul><li>å­˜åœ¨ä¸€ç§åŸºäºè¡¨çš„è°ƒåº¦ï¼Œæ»¡è¶³ä¸€å®šé¡ºåºæ‰èƒ½å®ç°æŸç§åŠŸèƒ½</li></ul><blockquote><p>éçº¿æ€§æµæ°´çº¿è°ƒåº¦é—®é¢˜</p></blockquote><ul><li><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301052230432.png" alt="img"></li></ul></li></ul></li></ul><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301052229786.png" alt="img"></p><ul><li>ç¬¬å››ç±»åˆ†ç±»<ul><li><u>Ordered pipelining</u></li><li><u>Disordered pipelining</u></li></ul></li></ul><blockquote></blockquote><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301052231089.png" alt="img"></p><ul><li>ç¬¬äº”ç±»åˆ†ç±»<ul><li><u>Scalar processor</u></li><li><u>Vector pipelining processor</u></li></ul></li></ul><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301052232465.png" alt="img"></p><h2 id="Pipeline-Performance"><a href="#Pipeline-Performance" class="headerlink" title="Pipeline Performance"></a>Pipeline Performance</h2><h3 id="Throughput-TP-ååé‡"><a href="#Throughput-TP-ååé‡" class="headerlink" title="Throughput(TP) | ååé‡"></a>Throughput(TP) | ååé‡</h3><h3 id="Speedup-SP-åŠ é€Ÿæ¯”"><a href="#Speedup-SP-åŠ é€Ÿæ¯”" class="headerlink" title="Speedup(SP) | åŠ é€Ÿæ¯”"></a>Speedup(SP) | åŠ é€Ÿæ¯”</h3><h3 id="Efficiency-eta-æ•ˆç‡"><a href="#Efficiency-eta-æ•ˆç‡" class="headerlink" title="Efficiency($\eta$) | æ•ˆç‡"></a>Efficiency($\eta$) | æ•ˆç‡</h3><h2 id="RISC-V-Pipelining"><a href="#RISC-V-Pipelining" class="headerlink" title="RISC-V Pipelining"></a>RISC-V Pipelining</h2><ul><li>Five stages, one step per stage</li></ul><ol><li>IF: å–æŒ‡ï¼Œå–å‡º I-Mem ä¸­ PC åœ°å€å¤„çš„æŒ‡ä»¤</li><li>ID: è¯‘ç ï¼Œå°†æŒ‡ä»¤è§£ç ä¸ºæ§åˆ¶ä¿¡å·ï¼Œå¹¶è¯»å–å¯„å­˜å™¨å€¼</li><li>EX: æ‰§è¡Œï¼Œæ‰§è¡Œ ALU æ“ä½œ</li><li>MEM: è®¿å­˜ï¼Œè®¿é—® D-Mem è¿›è¡Œå†™å…¥æˆ–è¯»å–</li><li>WB: å†™å›ï¼Œå°†ç»“æœå†™å›å¯„å­˜å™¨æ–‡ä»¶</li></ol><h3 id="Pipelining-and-ISA-Design"><a href="#Pipelining-and-ISA-Design" class="headerlink" title="Pipelining and ISA Design"></a>Pipelining and ISA Design</h3><ul><li><p>RISC-V ISA designed for pipelining</p><ul><li><p>æŒ‡ä»¤é•¿åº¦å›ºå®šä¸º 32 ä½ï¼Œæ˜“äºåœ¨ä¸€ä¸ªå‘¨æœŸå†…è¿›è¡Œå–æŒ‡æˆ–è¯‘ç </p></li><li><p>æŒ‡ä»¤æ ¼å¼å°‘ä¸”è§„æ•´ï¼Œæ˜“äºåœ¨ä¸€ä¸ªå‘¨æœŸå†…è¯‘ç ã€è¯»å–å¯„å­˜å™¨</p></li><li><p>ä½¿ç”¨ load&#x2F;store å¯»å€ç»“æ„ï¼Œä¸€ä¸ªå‘¨æœŸè®¡ç®—åœ°å€ã€ä¸€ä¸ªå‘¨æœŸè®¿å­˜</p></li><li><p>è®¿å­˜æ“ä½œéƒ½æ˜¯å¯¹é½çš„ï¼Œå¯ä»¥åœ¨ä¸€ä¸ªå‘¨æœŸå†…è¿›è¡Œ</p></li></ul></li></ul><h3 id="An-Implementation-of-Pipelining"><a href="#An-Implementation-of-Pipelining" class="headerlink" title="An Implementation of Pipelining"></a>An Implementation of Pipelining</h3><ul><li>æ·»åŠ é˜¶æ®µå¯„å­˜å™¨ï¼ˆpipeline registerï¼‰æ¥åˆ†éš”æ¯ä¸ªé˜¶æ®µï¼šIF&#x2F;IDã€ID&#x2F;EXã€EX&#x2F;MEMã€MEM&#x2F;WB<ul><li>è¿™å››ä¸ªé˜¶æ®µå¯„å­˜å™¨å’Œ PC å¯„å­˜å™¨ä¸€èµ·å°†æµæ°´çº¿åˆ†ä¸ºäº†äº”ä¸ªéƒ¨åˆ†</li><li>å¯ä»¥<strong>çœ‹ä½œ</strong>åªæœ‰è¿™äº”ä¸ªæ—¶åºç”µè·¯ï¼Œå…¶å®ƒå†…éƒ¨æ“ä½œéƒ½æ˜¯ç»„åˆé€»è¾‘ï¼Œåœ¨å†…éƒ¨è¿è¡Œ</li><li>äº”ä¸ªå¯„å­˜å™¨åœ¨ä¸Šå‡æ²¿è¿›è¡Œæ›´æ–°ï¼Œé˜¶æ®µå¯„å­˜å™¨è¿›è¡Œæµè½¬ï¼Œè®°å½•å½“å‰æŒ‡ä»¤éœ€è¦çš„ä¿¡æ¯</li></ul></li><li>æ•°æ®é€šè·¯ä¸­æœ‰ä¸¤ä¸ªå›è·¯<ul><li>MEM é˜¶æ®µè®¡ç®—åˆ†æ”¯ç»“æœï¼Œè¾“å‡ºç»™ PCã€‚å¯èƒ½ä¼šå¼•èµ·æ§åˆ¶å†’é™©</li><li>WB é˜¶æ®µå†™å›å¯„å­˜å™¨ï¼Œå¯èƒ½ä¼šå¼•èµ·æ•°æ®å†’é™©</li></ul></li><li>ID å’Œ WB é˜¶æ®µåŒæ—¶ä½¿ç”¨å¯„å­˜å™¨ç»„æ–‡ä»¶ï¼Œä½†ä¸ä¼šäº§ç”Ÿç»“æ„å†’é™©ï¼Œå› ä¸º ID é˜¶æ®µåªè¯»å–å¯„å­˜å™¨ï¼ŒWB é˜¶æ®µåªå†™å…¥å¯„å­˜å™¨ï¼Œç›¸å½“äºåˆ†ä¸ºäº†ä¸¤ä¸ªéƒ¨åˆ†</li></ul><h2 id="How-Pipelining-Improves-Performance"><a href="#How-Pipelining-Improves-Performance" class="headerlink" title="How Pipelining Improves Performance"></a>How Pipelining Improves Performance</h2><ul><li>Decreasing the execution time of an individual instruction:heavy_multiplication_x:</li><li>Increasing instruction throughput     :heavy_check_mark:</li></ul><h3 id="The-Pipelined-Version-of-the-Datapath"><a href="#The-Pipelined-Version-of-the-Datapath" class="headerlink" title="The Pipelined Version of the Datapath"></a>The Pipelined Version of the Datapath</h3><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301052323066.png" alt="image-20230105232315849"></p><ul><li>å‡ ç§å‘ˆç°æ–¹å¼ï¼š</li></ul><blockquote><p>äº†è§£å³å¯ï¼Œè€ƒè¯•ä¸ä¼šè¦æ±‚ç»˜ç”»</p></blockquote><ul><li>Multiple-Clock-Cycle Pipeline Diagram of five Instructions</li></ul><p>â€‹<img src="https://gitee.com/enl-z/typora_-images/raw/master/202301052324443.png" alt="image-20230105232423375"></p><ul><li>Traditional Multiple-Clock-Cycle Pipeline Diagram</li></ul><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301052326835.png" alt="image-20230105232653764"></p><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301052327819.png" alt="image-20230105232705734"></p><h2 id="Pipeline-Hazards"><a href="#Pipeline-Hazards" class="headerlink" title="Pipeline Hazards"></a>Pipeline Hazards</h2><ul><li><p>Structural Hazard</p><ul><li><p>A required resource is busy</p></li><li><p>Solution:</p><ol><li>Instructions take it in turns use resource, some instruction have to stall</li><li>Add more hardware to machine</li></ol><blockquote><p>Can always solve by adding more hardware</p></blockquote></li></ul></li><li><p>Data Hazards</p><ul><li><p>Data dependency between instructions</p></li><li><p>Need to wait for previous instruction to complete its data read&#x2F;write</p></li><li><p>Solution:</p><ul><li><p><u>Forwarding | å‰é€’</u>: Adding extra hardware to retrieve the missing item early from the internall resources</p><ul><li>Forwarding Conditions:</li></ul><p></p><table><thead><tr><th>Mux Control</th><th>Source</th><th>Explanation</th></tr></thead><tbody><tr><td>ForwardA &#x3D; 00</td><td>ID&#x2F;EX</td><td>The first ALU operand comes from the register</td></tr><tr><td>FA &#x3D; 10</td><td>EX&#x2F;MEM</td><td>~ comes from the prior ALU result</td></tr><tr><td>FA &#x3D; 01</td><td>MEM&#x2F;WB</td><td>~ comes from data memory or an earlier ALU result</td></tr><tr><td>FB &#x3D; 00</td><td>ID&#x2F;EX</td><td>The second ALU operand ~</td></tr><tr><td>FB &#x3D; 10</td><td>EX&#x2F;MEM</td><td>~ ~</td></tr><tr><td>FB &#x3D; 01</td><td>MEM&#x2F;WB</td><td>~ ~</td></tr></tbody></table></li><li><p><u>Stall | æš‚åœ</u>: </p><ul><li>å¯¹äº Load-Use Data Hazard<ul><li>åœ¨ ID é˜¶æ®µå°±è¿›è¡Œæ¢æµ‹ load-use å†’é™©<ul><li>ID&#x2F;EX.MemRead &#x3D;&#x3D; 1 (ID&#x2F;EX.MemWrite &#x3D;&#x3D; 0)</li><li>ID&#x2F;EX.Rd &#x3D;&#x3D; IF&#x2F;ID.Rs1 æˆ– IF&#x2F;ID.Rs2</li></ul></li><li>æš‚åœæµæ°´çº¿ï¼š<ul><li>å¼ºåˆ¶ ID&#x2F;EX é˜¶æ®µå¯„å­˜å™¨ä¸­çš„æ§åˆ¶ä¿¡å·å˜ä¸º 0ï¼ˆç›¸å½“äºæ’å…¥ä¸€æ¡ nopï¼‰</li><li>é˜»æ­¢ PC å¯„å­˜å™¨å’Œ IF&#x2F;ID é˜¶æ®µå¯„å­˜å™¨æ›´æ–°</li></ul></li><li>åœ¨æš‚åœä¸€ä¸ªå‘¨æœŸåå°±å¯ä»¥æŒ‰ç…§ MEM hazard è¿›è¡Œå‰é€’è§£å†³</li></ul></li></ul></li><li><p>DataPath with Hazard Detection</p><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061046617.png" alt="image-20230106104626574"></p></li></ul></li></ul></li><li><p>Control Hazards</p><ul><li>Flow of execution depends on previous instruction</li><li>Branch determines flow of control<ul><li>Fetching next instruction depends on branch outcome</li><li>Pipelining canâ€™t always fetch correct instruction<ul><li>Still working on ID stage of branch</li></ul></li></ul></li><li>In RISC-V pipelining<ul><li>Need to <u>compare registers</u> and <u>compute target</u> early in the pipelining</li><li>Add hardware to do it in ID stage</li></ul></li><li>How to Reduce Branch Delay<ul><li>Key processes in branch instructions<ul><li>Compute the branch target address</li><li>Judge if the branch success</li></ul></li><li>Move hardware to determine outcome to ID stage<ul><li>Target adddress adder</li><li>Register comparator</li></ul></li></ul></li></ul></li></ul><h3 id="Code-Scheduling"><a href="#Code-Scheduling" class="headerlink" title="Code Scheduling"></a>Code Scheduling</h3><blockquote><p>åˆ†æ”¯å»¶è¿Ÿæ§½ï¼Œæ¥é¿å…ä¸€äº›å†²çª(MIPså¸¸ä½¿ç”¨)</p></blockquote><ul><li><p>Scheduling from former</p><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061120227.png" alt="image-20230106112002200"></p></li><li><p>Scheduling from object</p><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061120850.png" alt="image-20230106112015814"></p></li><li><p>Scheduling from failure</p></li></ul><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061120242.png" alt="image-20230106112031206"></p><h3 id="Data-Hazards-for-Branches"><a href="#Data-Hazards-for-Branches" class="headerlink" title="Data Hazards for Branches"></a>Data Hazards for Branches</h3><ul><li><p>If a comparsion register is destination of 2^nd^ or 3^rd^ preceding ALU instruction</p><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061128286.png" alt="image-20230106112850251"></p><ul><li>Can resolve using forwarding</li></ul></li><li><p>If a comparsion register is a destination of preceding ALU instruction or 2^nd^ preceding load instruction</p><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061129264.png" alt="image-20230106112902225"></p><ul><li>Need 1 stall cycle</li></ul></li><li><p>If a comparsion register is a destination of immediately preceding load instruction</p><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061129399.png" alt="image-20230106112912360"></p><ul><li>Need 2 stall cycles</li></ul></li></ul><h3 id="Dynamic-Branch-Prediction"><a href="#Dynamic-Branch-Prediction" class="headerlink" title="Dynamic Branch Prediction"></a>Dynamic Branch Prediction</h3><ul><li><p>In deeper and superscalar pipelines, branch penalty is more significant</p></li><li><p>Use dynamic prediction</p><ul><li><p>Branch prediction buffer (aka branch history table | åˆ†æ”¯å†å²è¡¨)</p></li><li><p>Indexed by recent branch instruction addresses | è¡¨å¤´æ˜¯æœ€è¿‘çš„åˆ†æ”¯æŒ‡ä»¤çš„åœ°å€</p></li><li><p>Stores outcome (taken&#x2F;not taken) | è¡¨çš„å†…å®¹æ˜¯æ˜¯å¦è·³è½¬</p></li><li><p>To execute a branch</p><ul><li><p>Check table, expect the same outcome</p></li><li><p>Start fetching from fall-through or target</p></li><li><p>If wrong, flush pipeline and flip prediction</p></li></ul></li></ul><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061135780.png" alt="image-20230106113510751"></p></li></ul><h4 id="1-Bit-Predictor-Shortcoming"><a href="#1-Bit-Predictor-Shortcoming" class="headerlink" title="1-Bit Predictor: Shortcoming"></a>1-Bit Predictor: Shortcoming</h4><ul><li><p>Inner loop branches mispredicted twice! | å†…å¾ªç¯ç»“æŸå’Œå†æ¬¡è¿›å…¥çš„æ—¶å€™æœ‰ä¸¤ä¸ªè¯¯é¢„åˆ¤</p><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061136163.png" alt="image-20230106113619139"></p><ul><li><p>Mispredict as taken on last iteration of inner loop</p></li><li><p>Then mispredict as not taken on first iteration of inner loop next time around</p><blockquote><p>ä¸ºè§£å†³è¿™ä¸ªé—®é¢˜ï¼Œå¼•å…¥ä¸¤ä½çš„é¢„æµ‹å™¨</p></blockquote></li></ul></li></ul><h4 id="2-Bit-Predictor"><a href="#2-Bit-Predictor" class="headerlink" title="2-Bit Predictor"></a>2-Bit Predictor</h4><ul><li><p>Only change prediction on two successive mispredictions</p><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061139665.png" alt="image-20230106113949627"></p></li></ul><blockquote><p>æœ‰é™çŠ¶æ€æœº</p></blockquote><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061145267.png" alt="image-20230106114527240"></p><h2 id="Instruction-Level-Parallelism-ILP"><a href="#Instruction-Level-Parallelism-ILP" class="headerlink" title="Instruction-Level Parallelism(ILP)"></a>Instruction-Level Parallelism(ILP)</h2><blockquote><p>å¤šå‘å°„,åœ¨ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸå‘å°„å¤šæ¡æŒ‡ä»¤ï¼ŒåŒæ­¥æ‰§è¡Œ</p></blockquote><ul><li>Pipelining: executing multiple instructions in parallel</li><li>To increase ILP<ul><li>Deeper pipeline<ul><li>Less work per stage -&gt; shorter clock cycle</li></ul></li><li>Multiple issue<ul><li>Replicate pipeline stages -&gt; multiple pipelines</li><li>Start multiple instructions per clock cycle</li><li>CPI &lt; 1, so use Instructions Per Cycle(IPC)</li><li>E.g., 4GHz 4-way multiple-issue<ul><li>16 BIPS, peak CPI &#x3D; 0.25, peak IPC &#x3D; 4</li></ul></li><li>But dependencies reduce this in pratice</li></ul></li></ul></li></ul><h2 id="Multiple-Issus"><a href="#Multiple-Issus" class="headerlink" title="Multiple Issus"></a>Multiple Issus</h2><ul><li><p>Static multiple issue | é™æ€å¤šå‘å°„</p><blockquote><p>ç”±è½¯ä»¶ï¼ˆç¼–è¯‘å™¨ï¼‰å†³å®šå“ªäº›æŒ‡ä»¤å‘å°„å‡ºå»</p></blockquote><ul><li>Compiler groups instructions to be issued together</li><li>Packages them into â€œissue slotsï¼ˆå‘å°„æ§½ï¼‰â€</li><li>Compiler detects and avoids hazards</li></ul></li><li><p>Dynamic multiple issue</p><ul><li>CPU examines instruction stream and chooses instructions to issue each cycle</li><li>Compiler can help by recordering instructions</li><li>CPU resolves hazards suing advanced techniques at run time</li></ul></li></ul><h3 id="Two-types-of-multiple-issue-processor"><a href="#Two-types-of-multiple-issue-processor" class="headerlink" title="Two types of multiple-issue processor"></a>Two types of multiple-issue processor</h3><ul><li>å’Œå¤šå‘å°„åŸºæœ¬ç›¸åŒï¼Œä½†æ¯æ¬¡å‘å°„çš„æ¡æ•°æ˜¯ä¸å›ºå®šçš„</li></ul><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061242167.png" alt="image-20230106124205123"></p><ul><li>è¶…é•¿æŒ‡ä»¤å­— | é™å¤šå‘å°„â€”â€”å®šå‘å°„æ¡æ•°ï¼Œç”±CPUç®¡ç†</li></ul><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061242352.png" alt="image-20230106124240304"></p><h2 id="Comparison"><a href="#Comparison" class="headerlink" title="Comparison"></a>Comparison</h2><p> <img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061329959.png" alt="image-20230106132928922"></p><h2 id="Scheduling"><a href="#Scheduling" class="headerlink" title="Scheduling"></a>Scheduling</h2><h3 id="Static-Multiple-Issue"><a href="#Static-Multiple-Issue" class="headerlink" title="Static Multiple Issue"></a>Static Multiple Issue</h3><ul><li>Compiler must remove some&#x2F;all hazards<ul><li>Recorder instructions inti issue packeys</li><li>No dependencies with a packet</li><li>Possibly some dependecies between packets<ul><li>Varies between ISAs; compiler must konw!</li></ul></li><li>Pad with nop if necessary</li></ul></li></ul><h3 id="Dynamic-Multiple-Issue"><a href="#Dynamic-Multiple-Issue" class="headerlink" title="Dynamic Multiple Issue"></a>Dynamic Multiple Issue</h3><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061332877.png" alt="image-20230106133217838"></p><blockquote><p><u>ä¸€äº›æ€§è´¨</u></p></blockquote><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061332809.png" alt="image-20230106133247771"></p><p><img src="https://gitee.com/enl-z/typora_-images/raw/master/202301061333518.png" alt="image-20230106133352475"></p>]]></content>
      
      
      <categories>
          
          <category> Memory </category>
          
          <category> å¤§äºŒç§‹å†¬ </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>æ•°æ®ç»“æ„åŸºç¡€ | FDS</title>
      <link href="/2022/11/03/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E5%9F%BA%E7%A1%80%20_%20FDS/"/>
      <url>/2022/11/03/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84%E5%9F%BA%E7%A1%80%20_%20FDS/</url>
      
        <content type="html"><![CDATA[<p><a name="E9EBH"></a></p><h3 id="Chapter-1"><a href="#Chapter-1" class="headerlink" title="Chapter 1"></a>Chapter 1</h3><ul><li>ğŸ’»<a href="https://www.yuque.com/2002_08_12/ctdxva/rqc25x">ç®—æ³•åˆ†æå’ŒæŠ½è±¡æ•°æ®ç±»å‹</a></li></ul><p><a name="adahc"></a></p><h3 id="Chapter-2"><a href="#Chapter-2" class="headerlink" title="Chapter 2"></a>Chapter 2</h3><ul><li>ğŸ’»<a href="https://www.yuque.com/2002_08_12/ctdxva/dx286d7dw27lenvm">çº¿æ€§ç»“æ„</a></li></ul><hr><blockquote><p>æŒç»­æ›´æ–°ing~</p></blockquote>]]></content>
      
      
      <categories>
          
          <category> Memory </category>
          
          <category> å¤§äºŒç§‹å†¬ </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>å¤§ä¸€ä¸‹</title>
      <link href="/2022/08/02/%E5%A4%A7%E4%B8%80%E4%B8%8B/"/>
      <url>/2022/08/02/%E5%A4%A7%E4%B8%80%E4%B8%8B/</url>
      
        <content type="html"><![CDATA[<h1 id="ä¸­å›½è¿‘ä»£å²çº²è¦"><a href="#ä¸­å›½è¿‘ä»£å²çº²è¦" class="headerlink" title="ä¸­å›½è¿‘ä»£å²çº²è¦"></a>ä¸­å›½è¿‘ä»£å²çº²è¦</h1><p>zhè€å¸ˆè®²çš„çœŸçš„å¾ˆå¥½ï¼Œå¯æƒœæˆ‘å¬çš„æ¬¡æ•°ä¸å¤šğŸ˜“ã€‚<br>çœŸè¯šåŠå¤§å™¶å¥½å¥½å®Œæˆå°ç»„ä½œä¸šï¼Œå¯¹è‡ªå·±è´Ÿè´£ä¹Ÿæ˜¯å¯¹å°ç»„è´Ÿè´£ï¼›<br>æœŸæœ«åªæµ…æµ…åœ°æŠŠè¯¾æœ¬ç¿»äº†ä¸€éï¼ˆæŠŠæ¯ç« æœ‰ä»€ä¹ˆå†…å®¹ç†Ÿæ‚‰ä¸€ä¸‹ï¼‰å°±ä¸Šè€ƒåœºäº†ï¼Œæˆç»©è¿˜è¡Œï¼›<br>ä¸€å¥è¯â€œzhè€å¸ˆçœŸçš„è¶…çº§å¥½ï¼ï¼ï¼â€</p><hr><h1 id="ä½“é€‚èƒ½"><a href="#ä½“é€‚èƒ½" class="headerlink" title="ä½“é€‚èƒ½"></a>ä½“é€‚èƒ½</h1><h2 id="è¯¾ç¨‹ç®€ä»‹ï¼šå¯ä»¥ç†è§£ä¸ºä½“èƒ½ï¼Œè¯¾ç¨‹å†…å®¹å°±æ˜¯é™æ€æ‹‰ä¼¸-åŠ¨æ€æ‹‰ä¼¸-ä½“èƒ½è®­ç»ƒorèº«ä½“åè°ƒ-x2F-å¹³è¡¡æ€§ç»ƒä¹ â€¦â€¦"><a href="#è¯¾ç¨‹ç®€ä»‹ï¼šå¯ä»¥ç†è§£ä¸ºä½“èƒ½ï¼Œè¯¾ç¨‹å†…å®¹å°±æ˜¯é™æ€æ‹‰ä¼¸-åŠ¨æ€æ‹‰ä¼¸-ä½“èƒ½è®­ç»ƒorèº«ä½“åè°ƒ-x2F-å¹³è¡¡æ€§ç»ƒä¹ â€¦â€¦" class="headerlink" title="è¯¾ç¨‹ç®€ä»‹ï¼šå¯ä»¥ç†è§£ä¸ºä½“èƒ½ï¼Œè¯¾ç¨‹å†…å®¹å°±æ˜¯é™æ€æ‹‰ä¼¸+åŠ¨æ€æ‹‰ä¼¸+ä½“èƒ½è®­ç»ƒorèº«ä½“åè°ƒ&#x2F;å¹³è¡¡æ€§ç»ƒä¹ â€¦â€¦"></a>è¯¾ç¨‹ç®€ä»‹ï¼šå¯ä»¥ç†è§£ä¸ºä½“èƒ½ï¼Œè¯¾ç¨‹å†…å®¹å°±æ˜¯é™æ€æ‹‰ä¼¸+åŠ¨æ€æ‹‰ä¼¸+ä½“èƒ½è®­ç»ƒorèº«ä½“åè°ƒ&#x2F;å¹³è¡¡æ€§ç»ƒä¹ â€¦â€¦</h2><p>æ—©å…«çš„ä½“é€‚èƒ½æœ‰æ—¶å€™è›®é¡¶çš„ï¼ˆè‡ªå·±è·‘orèµ°ä¸ƒåœˆï¼‰ï¼›<br>zcxè€å¸ˆçœŸçš„è¶…çº§æ¸©æŸ”ğŸ˜ï¼Œä¼šæ•™ä½ æ— å™¨æ¢°çš„çƒ­èº«å’Œè®­ç»ƒåŠ¨ä½œï¼Œè€Œä¸”å¹¸è¿çš„è¯ä½ å¯ä»¥åœ¨ä½“é€‚èƒ½è¯¾ç¨‹ä¸Šä½“éªŒå…¶ä»–è¯¾ç¨‹çš„å†…å®¹ï¼ˆæ¯”å¦‚ä½“éªŒå®šå‘è¶Šé‡ï¼Œçœ‹ç€å®šå‘è¶Šé‡çš„uuä»¬åœ¨æ ¡å›­å¥”è·‘ï¼Œè€Œæˆ‘ä»¬æ…¢æ…¢æ‚ æ‚ åœ°èµ°ï¼›</p><blockquote><p>åˆ’é‡ç‚¹:ä½“é€‚èƒ½çš„è€ƒæ ¸æ˜¯4 * 10ç±³æŠ˜è¿”è·‘ï¼Œæƒ³è¦æ‹¿æ»¡åˆ†æŒºéš¾çš„ï¼ˆæˆ‘çš„è¯¾ä¸Šåªæœ‰ä¸€åå¥³ç”Ÿæ‹¿äº†æ»¡åˆ†ï¼‰ï¼Œä¸è¿‡å¦‚æœä½ å¯ä»¥æŠŠå…¶ä»–é¡¹æä¸€ä¸‹è¿˜æ˜¯å¯ä»¥æ»¡ç»©çš„ã€‚</p></blockquote><hr><h1 id="å½¢åŠ¿ä¸æ”¿ç­–â… "><a href="#å½¢åŠ¿ä¸æ”¿ç­–â… " class="headerlink" title="å½¢åŠ¿ä¸æ”¿ç­–â… "></a>å½¢åŠ¿ä¸æ”¿ç­–â… </h1><p>è¿™é—¨è¯¾å°±ä¸å¤šè¯´äº†ï¼ŒæœŸæœ«å‡ ä¹å…¨é å…šæ€§è§‰æ‚Ÿï¼ˆæ‡‚å¾—éƒ½æ‡‚ğŸ˜ï¼‰</p><hr><h1 id="å¤§å­¦ç‰©ç†ï¼ˆä¹™ï¼‰â… "><a href="#å¤§å­¦ç‰©ç†ï¼ˆä¹™ï¼‰â… " class="headerlink" title="å¤§å­¦ç‰©ç†ï¼ˆä¹™ï¼‰â… "></a>å¤§å­¦ç‰©ç†ï¼ˆä¹™ï¼‰â… </h1><p>è¿™å­¦æœŸæœ€åæ‚”æ²¡æœ‰å¥½å¥½å­¦çš„ä¸€é—¨è¯¾ã€‚<br>åœ¨æœŸä¸­è€ƒè¯•ä¹‹å‰ï¼Œè§‰å¾—å†…å®¹å¾ˆç®€å•ä¾¿æ‡ˆæ€ äº†ï¼Œæ¯å‘¨åªæœ‰å†™ä½œä¸šçš„æ—¶å€™æ‰å»çœ‹ä¹¦å­¦å¯¼è‡´æœŸä¸­è€ƒè¯•å’Œå…¶å‰çš„å°æµ‹éƒ½ååˆ†æ‹‰è·¨ï¼›<br>æœŸä¸­ä¹‹åé†’æ‚Ÿè¿‡æ¥å¼€å§‹å¥½å¥½å¬è¯¾å­¦ï¼Œè™½ç„¶åé¢çš„å°æµ‹å’ŒæœŸæœ«éƒ½è€ƒå¾—å¥½ä½†æ˜¯è¿˜æ˜¯è¡¥ä¸å›æ¥ï¼ˆå› ä¸ºå¤§å®¶éƒ½è€ƒçš„å¾ˆå¥½</p><hr><h1 id="ä¿¡æ¯å®‰å…¨åŸç†ä¸æ•°å­¦åŸºç¡€"><a href="#ä¿¡æ¯å®‰å…¨åŸç†ä¸æ•°å­¦åŸºç¡€" class="headerlink" title="ä¿¡æ¯å®‰å…¨åŸç†ä¸æ•°å­¦åŸºç¡€"></a>ä¿¡æ¯å®‰å…¨åŸç†ä¸æ•°å­¦åŸºç¡€</h1><h2 id="è¯¾ç¨‹ç®€ä»‹ï¼šè¿™é—¨è¯¾å¯ä»¥è¯´æ˜¯ç¦»æ•£æ•°å­¦å’Œæ¦‚ç‡è®ºåˆåœ¨ä¸€èµ·äº†-ï¼Œä¸è¿‡ç›¸å¯¹äºå•ç‹¬çš„ç¦»æ•£å’Œæ¦‚ç‡è®ºè¯¾ç¨‹ï¼Œä¿¡å®‰åŸç†ä¸æ•°å­¦åŸºç¡€æ•™çš„å†…å®¹è¦æµ…ä¸”è€ƒè¯•éš¾åº¦ä½"><a href="#è¯¾ç¨‹ç®€ä»‹ï¼šè¿™é—¨è¯¾å¯ä»¥è¯´æ˜¯ç¦»æ•£æ•°å­¦å’Œæ¦‚ç‡è®ºåˆåœ¨ä¸€èµ·äº†-ï¼Œä¸è¿‡ç›¸å¯¹äºå•ç‹¬çš„ç¦»æ•£å’Œæ¦‚ç‡è®ºè¯¾ç¨‹ï¼Œä¿¡å®‰åŸç†ä¸æ•°å­¦åŸºç¡€æ•™çš„å†…å®¹è¦æµ…ä¸”è€ƒè¯•éš¾åº¦ä½" class="headerlink" title="è¯¾ç¨‹ç®€ä»‹ï¼šè¿™é—¨è¯¾å¯ä»¥è¯´æ˜¯ç¦»æ•£æ•°å­¦å’Œæ¦‚ç‡è®ºåˆåœ¨ä¸€èµ·äº† ï¼Œä¸è¿‡ç›¸å¯¹äºå•ç‹¬çš„ç¦»æ•£å’Œæ¦‚ç‡è®ºè¯¾ç¨‹ï¼Œä¿¡å®‰åŸç†ä¸æ•°å­¦åŸºç¡€æ•™çš„å†…å®¹è¦æµ…ä¸”è€ƒè¯•éš¾åº¦ä½"></a>è¯¾ç¨‹ç®€ä»‹ï¼šè¿™é—¨è¯¾å¯ä»¥è¯´æ˜¯ç¦»æ•£æ•°å­¦å’Œæ¦‚ç‡è®ºåˆåœ¨ä¸€èµ·äº† ï¼Œä¸è¿‡ç›¸å¯¹äºå•ç‹¬çš„ç¦»æ•£å’Œæ¦‚ç‡è®ºè¯¾ç¨‹ï¼Œä¿¡å®‰åŸç†ä¸æ•°å­¦åŸºç¡€æ•™çš„å†…å®¹è¦æµ…ä¸”è€ƒè¯•éš¾åº¦ä½</h2><p>ç§ä»¥ä¸ºzbså’Œqzè€å¸ˆéƒ½æ•™çš„è¶…çº§å¥½ã€‚<br>å¯¹zbsè€å¸ˆä¸€æ•´ä¸ªçˆ±ä½ï¼Œä»–å¯ä»¥ç”¨è¶…é€šä¿—çš„è¯­è¨€è®©ä½ å­¦ä¼šç¦»æ•£ï¼›<br>è€Œå¯¹qzè€å¸ˆï¼Œæˆ‘å¾ˆå–œæ¬¢ä»–æ•™è¯¾çš„èŠ‚å¥ã€‚<br>æ€»ç»“ä¸‹æ¥ï¼šå¹³æ—¶çš„ç§¯ç´¯å¾ˆé‡è¦ï¼Œåªè¦ä½ æŠŠå¹³æ—¶æ•™çš„å†…å®¹è®°ä½äº†ï¼ˆçŸ¥é“å“ªä¸ªçŸ¥è¯†ç‚¹æ˜¯ä»€ä¹ˆï¼‰ï¼Œå³ä¾¿ä½ ä¸ç²¾é€šä½ ä¹Ÿå¯ä»¥æ‹¿æ»¡ç»©ï¼ˆè‹¯äººç¦»æ»¡ç»©è¿œç€å‘¢â€”â€”å…­å°æ—¶é€Ÿæˆç¦»æ•£+æ¦‚ç‡è®ºå¤±è´¥çš„æ•™è®­ï¼‰</p><hr><h1 id="å¤§å­¦è‹±è¯­â…£"><a href="#å¤§å­¦è‹±è¯­â…£" class="headerlink" title="å¤§å­¦è‹±è¯­â…£"></a>å¤§å­¦è‹±è¯­â…£</h1><p>æœ‰ä¸€è¯´ä¸€ï¼Œxhhè€å¸ˆå¾ˆè´Ÿè´£ï¼Œå¦‚æœä½ çœŸçš„æƒ³æå‡è‡ªå·±çš„æ°´å¹³å¯ä»¥å»å†²ã€‚<br>ä½†æ˜¯ä»æˆ‘çš„è§’åº¦æ¥è¯´ï¼Œå¹³æ—¶ä½œä¸šæœ‰ç‚¹å¤ªå¤šäº†ï¼ˆå®ƒæœ‰ç€è¿™ä¸ªå­¦åˆ†ä¸è¯¥æœ‰çš„ä½œä¸šé‡ï¼‰ğŸ˜¶ã€‚</p><hr><h1 id="å¾®ç§¯åˆ†ï¼ˆç”²ï¼‰â…¡"><a href="#å¾®ç§¯åˆ†ï¼ˆç”²ï¼‰â…¡" class="headerlink" title="å¾®ç§¯åˆ†ï¼ˆç”²ï¼‰â…¡"></a>å¾®ç§¯åˆ†ï¼ˆç”²ï¼‰â…¡</h1><p>bwhè€å¸ˆæ˜¯çœŸçš„è¶…çº§è´Ÿè´£â€”â€”ä¸Šè¯¾ipadæ‰‹å†™+è¯¾åæŠŠç¬”è®°å‘åˆ°é’‰é’‰+å„ç§æé†’ï¼›<br>å¦‚æœä½ å–œæ¬¢è®²è¯¾è¯¦ç»†çš„è€å¸ˆï¼Œbwhè€å¸ˆç»å¯¹æ˜¯é¦–é€‰ï¼›<br>å¯æƒœæˆ‘åœ¨è¿™é—¨è¯¾ä¸Šä»˜å‡ºçš„ç²¾åŠ›ä¸æ˜¯ç‰¹åˆ«å¤šï¼ŒæœŸä¸­ä¹‹å‰æˆ‘è¿˜ä¼šè®¤çœŸå¬è¯¾ã€å†™ä½œä¸šã€‚butæœŸä¸­ä¹‹åï¼Œè¿«äºå…¶ä»–è¯¾ç¨‹ä½œä¸šçš„é€¼è¿«+æˆ‘çš„æ•ˆç‡ä½ï¼Œæˆ‘å¼€å§‹åªçœ‹å¥¹çš„è®²ç¨¿äº†ã€‚æœŸæœ«çš„æ—¶å€™ä¹Ÿæ²¡èƒ½è…¾å‡ºæ—¶é—´å®Œæ•´åœ°å¤ä¹ ä¸€éâ€¦â€¦</p><blockquote><p>å¿ å‘Šï¼šå¾®ï¼ˆç”²ï¼‰â… ä½ è¿˜èƒ½é æœŸæœ«è¡¥å¤©è¡¥å›æ¥ï¼Œå¾®ï¼ˆç”²ï¼‰â…¡æœ€å¥½å¹³å¸¸è¿˜æ˜¯è®¤çœŸåˆ·ä¸€äº›é¢˜çš„å¥½ï¼ŒæŠŠå®šä¹‰éƒ½èƒ½æ¸…æ¥š</p></blockquote><hr><h1 id="æ±‡ç¼–è¯­è¨€"><a href="#æ±‡ç¼–è¯­è¨€" class="headerlink" title="æ±‡ç¼–è¯­è¨€"></a>æ±‡ç¼–è¯­è¨€</h1><p>æ·±æ·±è¢«å°ç™½çš„æŠ€æœ¯æŠ˜æœï¼ˆä»–æ¼«ä¸ç»å¿ƒçš„å‡¡å°”èµ›æˆ‘çœŸçš„çˆ±äº†ï¼‰<br>è™½ç„¶æ˜¯åˆšå¥½æ²¡æŒ‚ã€ç»©ç‚¹æœ€æ‹‰è·¨çš„ä¸€é—¨ä¸“ä¸šè¯¾ï¼Œä½†æ˜¯ï¼ˆæŠ›å»æœŸæœ«ä¸è°ˆï¼‰æˆ‘è§‰å¾—æ˜¯æˆ‘è¿™å­¦å¹´ä¸Šçš„æœ€æœ‰æ„æ€çš„è¯¾ï¼›<br>é‚£ä¸ºä»€ä¹ˆæœ€åçš„ç»©ç‚¹é‚£ä¹ˆæ‹‰è·¨å‘¢ï¼Ÿ<br>æœ¬äººå¤ªè¿‡æ‘†çƒ‚ï¼Œå¥½å¤šæ±‡ç¼–æŒ‡ä»¤å’ŒçŸ¥è¯†å¹¶æ²¡æœ‰ç†Ÿæ‚‰æŒæ¡ï¼Œæ¯æ¬¡åšä½œä¸šåŸºæœ¬è¿˜å¾—å†å¤ä¹ ä¸€éï¼ˆæ±‡ç¼–çš„ä½œä¸šè¿˜æ˜¯è›®æœ‰æ„æ€çš„ï¼‰ã€‚æœŸæœ«å¤ä¹ çš„æ—¶å€™å°±æ˜¯è¯´æ²¡æœ‰å¤ä¹ å…¨é¢å¯¼è‡´å¥½å¤šå¥½å¤šé¢˜åœ¨åŒä¸€ä¸ªæŒ‡ä»¤ä¸Šå¡å£³ã€‚</p><hr><h1 id="ç¨‹åºè®¾è®¡ä¸“é¢˜"><a href="#ç¨‹åºè®¾è®¡ä¸“é¢˜" class="headerlink" title="ç¨‹åºè®¾è®¡ä¸“é¢˜"></a>ç¨‹åºè®¾è®¡ä¸“é¢˜</h1><p>ç›¸å¯¹äºCå°ï¼Œè¿™é—¨è¯¾è¿›æ­¥è›®å¤§çš„ï¼ˆä¹Ÿç®—æ˜¯å¼€å§‹å¯¹ç¼–ç¨‹æœ‰äº†äº›è®¸å¼€çªçš„æ„Ÿè§‰ï¼‰ã€‚<br>åœ¨è¿™é—¨è¯¾ä¸ŠèŠ±è´¹çš„æ—¶é—´è¿˜æ˜¯è›®å¤šçš„ï¼Œå°¤å…¶å¤§ä½œä¸šå å»æˆ‘å¥½å¤šå¤©çš„æ—¶é—´ï¼Œä¸»è¦å‰åæ¢äº†ä¸‰ç§æ€è·¯ï¼Œæ¢ä¸€æ¬¡é‡æ–°å†™ä¸€æ¬¡ã€‚çœŸæ­£æŠŠæ€è·¯å®šä¸‹æ¥åˆ°åˆæ­¥å†™å®Œæ—¶é—´å°±ä¸æ˜¯ç‰¹åˆ«é•¿äº†ï¼Œå”¯ä¸€çš„é—æ†¾å°±æ˜¯æ¸¸æˆç²—ç³™äº†ä¸€ç‚¹ï¼ˆæœ¬æ¥å‡†å¤‡å…ˆæäº¤ï¼Œç­‰ä¹‹åå†æŠŠæˆ‘æƒ³åŠ çš„åŠŸèƒ½å†™ä¸€ä¸‹ï¼Œç„¶åå°±æ²¡æœ‰ç„¶åäº†â€¦â€¦ğŸ˜‚</p><hr><h1 id="è®¡ç®—æœºç³»ç»Ÿâ… "><a href="#è®¡ç®—æœºç³»ç»Ÿâ… " class="headerlink" title="è®¡ç®—æœºç³»ç»Ÿâ… "></a>è®¡ç®—æœºç³»ç»Ÿâ… </h1><h2 id="è¯¾ç¨‹ç®€ä»‹ï¼šæœ¬é—¨è¯¾æœ‰è®¡ç®—æœºç³»ç»Ÿâ… -x2F-â…¡-x2F-â…¢æ˜¯è¿™ä¸¤å¹´ä¿¡æ¯å®‰å…¨ä¸“ä¸šæ–°å¼€çš„è¯¾ç¨‹ï¼ŒåŒ…å«è®¡ç®—æœºé€»è¾‘è®¾è®¡åŸºç¡€å’Œè®¡ç®—æœºç»„æˆä¸è®¾è®¡çš„éƒ¨åˆ†å†…å®¹"><a href="#è¯¾ç¨‹ç®€ä»‹ï¼šæœ¬é—¨è¯¾æœ‰è®¡ç®—æœºç³»ç»Ÿâ… -x2F-â…¡-x2F-â…¢æ˜¯è¿™ä¸¤å¹´ä¿¡æ¯å®‰å…¨ä¸“ä¸šæ–°å¼€çš„è¯¾ç¨‹ï¼ŒåŒ…å«è®¡ç®—æœºé€»è¾‘è®¾è®¡åŸºç¡€å’Œè®¡ç®—æœºç»„æˆä¸è®¾è®¡çš„éƒ¨åˆ†å†…å®¹" class="headerlink" title="è¯¾ç¨‹ç®€ä»‹ï¼šæœ¬é—¨è¯¾æœ‰è®¡ç®—æœºç³»ç»Ÿâ… &#x2F;â…¡&#x2F;â…¢æ˜¯è¿™ä¸¤å¹´ä¿¡æ¯å®‰å…¨ä¸“ä¸šæ–°å¼€çš„è¯¾ç¨‹ï¼ŒåŒ…å«è®¡ç®—æœºé€»è¾‘è®¾è®¡åŸºç¡€å’Œè®¡ç®—æœºç»„æˆä¸è®¾è®¡çš„éƒ¨åˆ†å†…å®¹"></a>è¯¾ç¨‹ç®€ä»‹ï¼šæœ¬é—¨è¯¾æœ‰è®¡ç®—æœºç³»ç»Ÿâ… &#x2F;â…¡&#x2F;â…¢æ˜¯è¿™ä¸¤å¹´ä¿¡æ¯å®‰å…¨ä¸“ä¸šæ–°å¼€çš„è¯¾ç¨‹ï¼ŒåŒ…å«è®¡ç®—æœºé€»è¾‘è®¾è®¡åŸºç¡€å’Œè®¡ç®—æœºç»„æˆä¸è®¾è®¡çš„éƒ¨åˆ†å†…å®¹</h2><p>è¿™é—¨è¯¾æœ‰å¾ˆå¤šæƒ³è¯´çš„ï¼š</p><ul><li><p>ç›¸å¯¹åˆ«çš„è¯¾ç¨‹ï¼Œæˆ‘åœ¨è¿™é—¨è¯¾ä¸ŠæŠ•å…¥æ˜¯æœ€å¤šçš„ï¼ŒåŒæ—¶æ”¶è·ä¹Ÿæ˜¯æœ€å¤šçš„ï¼ˆå¥½å¤šå¥‡å¥‡æ€ªæ€ªçš„ä¸œè¥¿éƒ½æ˜¯åœ¨åšä½œä¸šçš„æ—¶å€™å­¦çš„ï¼‰ï¼›</p></li><li><p>å°è±¡æœ€æ·±çš„ä¾‹å­ï¼šå› ä¸ºé…·çˆ±ä½œæ­»ï¼ŒæŠŠwindowä¸Šå®‰è£…å¥½çš„dockerç©åäº†ï¼Œç„¶åç°æºœæºœåœ°å»æŸ¥baidu,å„ç§å°è¯•å¤±è´¥æˆ‘ä¸€æ°”ä¹‹ä¸‹æŠŠå®‰è£…çš„Ubuntuå¸äº†ç„¶åå‡†å¤‡é‡æ–°è£…ï¼Œä½†æ˜¯è°æ›¾æƒ³è¦æŠŠæ‰€æœ‰æ–‡ä»¶å®Œå…¨æ¸…é™¤å†æ¬¡å®‰è£…åæ‰èƒ½æ­£å¸¸ä½¿ç”¨ã€‚ç”µè„‘å°ç™½çš„æˆ‘å¼€å§‹ç¿»æ–‡ä»¶ã€åˆ æ–‡ä»¶ã€ç¿»æ–‡ä»¶ã€åˆ æ–‡ä»¶â€¦â€¦åæ¥æˆ‘çªç„¶æˆåŠŸäº†ï¼Œå¯ä»¥æ­£å¸¸ä½¿ç”¨äº†ã€‚</p></li><li><p>è¿™ä¸ªæ—¶å€™ï¼Œè®©æˆ‘æ— è¯­çš„äº‹æƒ…å‡ºç°äº†ï¼Œæˆ‘æ±‡ç¼–ç”¨çš„VMwareè™šæ‹Ÿæœºç”¨ä¸äº†äº†ã€‚ç„¶ååˆæ˜¯ä¸€é€šæœç´¢ï¼Œç»ˆäºæˆ‘é€‰æ‹©æŠŠç³»ç»Ÿå‡çº§ä¸€ä¸‹ã€‚æŠŠwin10å‡åˆ°win11åï¼Œååˆ†å¼€å¿ƒï¼Œæˆ‘çš„VMwareè™šæ‹Ÿæœºå¯ä»¥ç”¨äº†ï¼ˆæˆ‘è‡³ä»Šä¹Ÿä¸ç†è§£ä¸ºä»€ä¹ˆå°±èƒ½ç”¨äº†ï¼‰ã€‚butæ— è¯­çš„äº‹æƒ…å†æ¬¡å‡ºç°ï¼Œdockeråˆç”¨ä¸äº†äº†ï¼ˆå½“æ—¶æˆ‘çœŸæƒ³æŠŠç”µè„‘ç ¸äº†ï¼‰ï¼Œç„¶åå®éªŒè¯¾çš„æ—¶å€™æˆ‘å»é—®TAï¼Œä»–ç«Ÿè¿™ä¹ˆè¯´â€œé‚£ç¡®å®å‡ºç°äº†ä¸€äº›é”™è¯¯ï¼Œç”¨ä¸äº†äº†ï¼Œä½ è‡ªå·±å»ºä¸ªè™šæ‹Ÿæœºåœ¨è™šæ‹Ÿæœºé‡Œé¢é…ä¸€ä¸ªdockerå§â€ï¼ˆæˆ‘çœŸçš„æ “Qï¼‰ã€‚<br>å¹¸å¥½æˆ‘åœ¨ç½‘ä¸Šæ‰¾åˆ°äº†æ•™ç¨‹ï¼Œæˆ‘å°±å¼€å§‹åœ¨VMwareé‡Œé¢æ–°å»ºä¸€ä¸ªé•œåƒã€é…dockerã€‚åœ¨æˆ‘çš„æ‘¸ç´¢ä¸‹ï¼Œç»ˆäºæˆåŠŸäº†&#x2F;(ã„’oã„’)&#x2F;~~</p><blockquote><p>ä¸Šè¿°ä¾‹å­å‘Šè¯‰æˆ‘ä»¬ï¼Œä½œæ­»æ˜¯å¥½äº‹ï¼Œä½ å¯ä»¥å­¦åˆ°å¾ˆå¤šçŸ¥è¯†ã€‚åŒæ—¶ä¹Ÿå‘Šè¯‰æˆ‘ä»¬ä½œæ­»è¦åˆ†æ—¶é—´ï¼Œå¦‚æœå†ç»™æˆ‘ä¸€æ¬¡æœºä¼šï¼Œæˆ‘ç»ä¸ä¼šåœ¨å¿«åˆ°ddlçš„æ—¶å€™æ‹¿è‡ªå·±åšä½œä¸šç”¨çš„å®¶ä¼™ä»€å„¿ä½œæ­»ã€‚</p></blockquote></li><li><p>åšå®Œæœ€åçš„å•å‘¨æœŸCPUè¿˜æ˜¯æœ‰ä¸€äº›æ„Ÿæ‚Ÿçš„â€”â€”è™½ç„¶æˆ‘å¾ˆèœï¼Œä½†æ˜¯é™ä¸‹å¿ƒæ¥ä»”ç»†æƒ³æƒ³è¿˜æ˜¯èƒ½æŠŠä½œä¸šåšå¥½çš„ã€‚æœŸå¾…â…¡&#x2F;â…¢  &amp; å¸Œæœ›åˆ«å†æ‘†çƒ‚ã€‚</p></li></ul><hr><h1 id="ä¸€äº›åæ€-amp-æ€»ç»“"><a href="#ä¸€äº›åæ€-amp-æ€»ç»“" class="headerlink" title="ä¸€äº›åæ€&amp;æ€»ç»“"></a>ä¸€äº›åæ€&amp;æ€»ç»“</h1><ol><li>è¿™å­¦å¹´ä¸å…¶è¯´æŠ•å…¥å­¦ä¹ çš„æ—¶é—´å¾ˆå¤šå¾ˆå¤šï¼Œä¸å¦‚è¯´æŠ•å…¥ä½œä¸šçš„æ—¶é—´å¾ˆå¤šå¾ˆå¤šã€‚æœ€å¤§çš„é—®é¢˜åœ¨äºæ•ˆç‡å¤ªä½äº†ï¼Œæˆ‘è‡ªå·±éƒ½èƒ½æ„Ÿè§‰åˆ°çš„ä½ã€‚å¯èƒ½è¿˜æ˜¯æ²¡æœ‰ä»å¤§ä¸€ä¸Šé‚£ç§æ¯”è¾ƒæ‚ é—²çš„èŠ‚å¥ä¸Šè½¬å˜è¿‡æ¥ï¼ˆæˆ–è€…è¯´æ˜¯å†…å¿ƒä¸æƒ³æ¥å—è¿™ä¸ªäº‹å®è€Œè‡ªæ¬ºæ¬ºäººï¼Œæƒ³ç€èººå¹³ï¼‰ï¼›</li><li>é™¤å­¦ä¸šå¤–çš„å·¥ä½œåšçš„è¿˜è¯´çš„è¿‡å»â€”â€”è™½ç„¶æœ‰ä¸€äº›æ´»åŠ¨æˆ‘æ²¡æœ‰å‚åŠ ï¼Œä½†æ˜¯å‚åŠ çš„éƒ½å°½åŠ›äº†ï¼›</li></ol><h2 id="ä¸€äº›flag"><a href="#ä¸€äº›flag" class="headerlink" title="ä¸€äº›flag"></a>ä¸€äº›flag</h2><ol><li>å¸Œæœ›æŠŠè‡ªå·±çš„æ•ˆç‡æèµ·æ¥ã€å°‘æ‹–æ²“ï¼Œçœå‡ºæ—¶é—´å»åšæƒ³åšçš„äº‹æƒ…ï¼›</li><li>ä¸å¾—è¿‡ä¸”è¿‡ã€è‡ªæ¬ºæ¬ºäººï¼Œç”¨å¿ƒå»æŒæ¡çŸ¥è¯†ï¼›</li><li>æŠŠæˆ‘è¿™éš¾çœ‹çš„GPAæä¸€æã€‚</li></ol><blockquote><p>ç›¸å…³å­¦ä¹ èµ„æ–™é“¾æ¥ä¼šåœ¨å¾ˆä¹…å¾ˆä¹…å¾ˆä¹…ä¹‹åå‘å‡ºæ¥ğŸ˜¥</p></blockquote>]]></content>
      
      
      <categories>
          
          <category> Memory </category>
          
          <category> å¤§ä¸€æ˜¥å¤ </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>ä¸ºä»€ä¹ˆå†³å®šåšè¿™ä¸ªç½‘é¡µ</title>
      <link href="/2022/08/02/%E4%B8%BA%E4%BB%80%E4%B9%88%E5%86%B3%E5%AE%9A%E5%81%9A%E8%BF%99%E4%B8%AA%E7%BD%91%E9%A1%B5/"/>
      <url>/2022/08/02/%E4%B8%BA%E4%BB%80%E4%B9%88%E5%86%B3%E5%AE%9A%E5%81%9A%E8%BF%99%E4%B8%AA%E7%BD%91%E9%A1%B5/</url>
      
        <content type="html"><![CDATA[<p>ä¸ºäº†å­¦ä¹  âŒ<br>ä¸ºäº†è£…* âœ”ï¸</p><hr><p>ğŸ’¬è¿‡äº†2022å¹´9æœˆ7æ—¥ï¼Œæˆ‘å°±åŠ å…¥å¥”ä¸‰äººç¾¤å¤§å†›äº†ğŸ˜”ï¼Œæœ‰å¿…è¦ç»™è‡ªå·±çŸ­æš‚çš„é’æ˜¥ç•™ä¸‹ä¸€ç‚¹è®°å½•äº†ï¼›<br>ğŸ’¬ç»è¿‡ä¸€å¹´çš„ZJUç”Ÿæ´»ï¼Œæœ‰ä¸€äº›æƒ³è¯´çš„è¯ï¼ˆè€äººçš„åŠå‘Šå¿ƒç†ğŸ˜¥<br>ğŸ’¬ï¼ˆä¸»è¦åŸå› ï¼‰çœ‹ç€è‡ªå·±éš¾çœ‹çš„GPAå¼€å§‹æ·±æ·±åæ€è‡ªå·±çš„èººå¹³å¤§ä¸€ï¼Œå¹¶ä¸”å‘ç°è¿™ä¹ˆä¸‹å»æˆ‘å°†éš¾ä»¥å®ç°æˆ‘çš„ç›®æ ‡ã€‚å†…å¿ƒçš„ç¾è€»å’Œæƒ­æ„§è®©æˆ‘å†³å®šåšä¸€ä¸ªç½‘é¡µæ¥è®°å½•æˆ‘çš„æ€»ç»“å’Œä¸€äº›äº›åæ€ï¼ˆmaybeå¯¹åˆ«äººæœ‰ä¸€ä¸¢ä¸¢å‚è€ƒä»·å€¼ğŸ‘€</p><blockquote><p>ä¸å»ºè®®æ‰“èµï¼ˆä½†å¦‚æœä½ éå¸¸æ„¿æ„æ‰“èµï¼Œæˆ‘ä¹Ÿæ²¡æœ‰åŠæ³•æ‹’ç»ğŸ‘€</p></blockquote>]]></content>
      
      
      
    </entry>
    
    
  
  
</search>
