{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667507426728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667507426728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 17:30:26 2022 " "Processing started: Thu Nov 03 17:30:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667507426728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507426728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507426728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667507427228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/DesignComputadores/Relogio/divisorGenerico_e_Interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435839 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/DesignComputadores/Relogio/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicLed-logic " "Found design unit 1: LogicLed-logic" {  } { { "LogicLed.vhd" "" { Text "C:/DesignComputadores/Relogio/LogicLed.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435839 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicLed " "Found entity 1: LogicLed" {  } { { "LogicLed.vhd" "" { Text "C:/DesignComputadores/Relogio/LogicLed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesignComputadores/Relogio/ULASomaSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435839 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesignComputadores/Relogio/ULASomaSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesignComputadores/Relogio/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435839 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesignComputadores/Relogio/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesignComputadores/Relogio/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435855 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesignComputadores/Relogio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-arquitetura " "Found design unit 1: Processador-arquitetura" {  } { { "Processador.vhd" "" { Text "C:/DesignComputadores/Relogio/Processador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435855 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/DesignComputadores/Relogio/Processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435855 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435870 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesignComputadores/Relogio/memoriaROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435870 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesignComputadores/Relogio/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesignComputadores/Relogio/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435886 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesignComputadores/Relogio/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/DesignComputadores/Relogio/logicaDesvio.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435886 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/DesignComputadores/Relogio/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "C:/DesignComputadores/Relogio/flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435886 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/DesignComputadores/Relogio/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesignComputadores/Relogio/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435886 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesignComputadores/Relogio/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435886 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesignComputadores/Relogio/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/DesignComputadores/Relogio/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435902 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/DesignComputadores/Relogio/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-comportamento " "Found design unit 1: TopLevel-comportamento" {  } { { "TopLevel.vhd" "" { Text "C:/DesignComputadores/Relogio/TopLevel.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435902 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/DesignComputadores/Relogio/TopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-decoder " "Found design unit 1: decoder3x8-decoder" {  } { { "decoder3x8.vhd" "" { Text "C:/DesignComputadores/Relogio/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435902 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/DesignComputadores/Relogio/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicsevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicsevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicSevenSeg-logic " "Found design unit 1: LogicSevenSeg-logic" {  } { { "LogicSevenSeg.vhd" "" { Text "C:/DesignComputadores/Relogio/LogicSevenSeg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435917 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicSevenSeg " "Found entity 1: LogicSevenSeg" {  } { { "LogicSevenSeg.vhd" "" { Text "C:/DesignComputadores/Relogio/LogicSevenSeg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesignComputadores/Relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435917 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesignComputadores/Relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/DesignComputadores/Relogio/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435917 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/DesignComputadores/Relogio/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logickeyswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logickeyswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicKeySwitch-logic " "Found design unit 1: LogicKeySwitch-logic" {  } { { "LogicKeySwitch.vhd" "" { Text "C:/DesignComputadores/Relogio/LogicKeySwitch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435917 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicKeySwitch " "Found entity 1: LogicKeySwitch" {  } { { "LogicKeySwitch.vhd" "" { Text "C:/DesignComputadores/Relogio/LogicKeySwitch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/DesignComputadores/Relogio/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435933 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/DesignComputadores/Relogio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/DesignComputadores/Relogio/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435933 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/DesignComputadores/Relogio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667507435933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507435933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667507436011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:CPU " "Elaborating entity \"Processador\" for hierarchy \"Processador:CPU\"" {  } { { "TopLevel.vhd" "CPU" { Text "C:/DesignComputadores/Relogio/TopLevel.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador:CPU\|muxGenerico2x1:MUX_item " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador:CPU\|muxGenerico2x1:MUX_item\"" {  } { { "Processador.vhd" "MUX_item" { Text "C:/DesignComputadores/Relogio/Processador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio Processador:CPU\|logicaDesvio:LogicaDesvio_item " "Elaborating entity \"logicaDesvio\" for hierarchy \"Processador:CPU\|logicaDesvio:LogicaDesvio_item\"" {  } { { "Processador.vhd" "LogicaDesvio_item" { Text "C:/DesignComputadores/Relogio/Processador.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 Processador:CPU\|muxGenerico4x1:MUX_JMP " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"Processador:CPU\|muxGenerico4x1:MUX_JMP\"" {  } { { "Processador.vhd" "MUX_JMP" { Text "C:/DesignComputadores/Relogio/Processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru Processador:CPU\|decoderInstru:DECODER_item " "Elaborating entity \"decoderInstru\" for hierarchy \"Processador:CPU\|decoderInstru:DECODER_item\"" {  } { { "Processador.vhd" "DECODER_item" { Text "C:/DesignComputadores/Relogio/Processador.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem Processador:CPU\|bancoRegistradoresArqRegMem:Regs_item " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"Processador:CPU\|bancoRegistradoresArqRegMem:Regs_item\"" {  } { { "Processador.vhd" "Regs_item" { Text "C:/DesignComputadores/Relogio/Processador.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador:CPU\|registradorGenerico:PC_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador:CPU\|registradorGenerico:PC_item\"" {  } { { "Processador.vhd" "PC_item" { Text "C:/DesignComputadores/Relogio/Processador.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Processador:CPU\|somaConstante:incrementaPC_item " "Elaborating entity \"somaConstante\" for hierarchy \"Processador:CPU\|somaConstante:incrementaPC_item\"" {  } { { "Processador.vhd" "incrementaPC_item" { Text "C:/DesignComputadores/Relogio/Processador.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub Processador:CPU\|ULASomaSub:ULA_item " "Elaborating entity \"ULASomaSub\" for hierarchy \"Processador:CPU\|ULASomaSub:ULA_item\"" {  } { { "Processador.vhd" "ULA_item" { Text "C:/DesignComputadores/Relogio/Processador.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop Processador:CPU\|flipflop:FLAG_zero_item " "Elaborating entity \"flipflop\" for hierarchy \"Processador:CPU\|flipflop:FLAG_zero_item\"" {  } { { "Processador.vhd" "FLAG_zero_item" { Text "C:/DesignComputadores/Relogio/Processador.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "TopLevel.vhd" "ROM" { Text "C:/DesignComputadores/Relogio/TopLevel.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DecoderBloco_item " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DecoderBloco_item\"" {  } { { "TopLevel.vhd" "DecoderBloco_item" { Text "C:/DesignComputadores/Relogio/TopLevel.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "TopLevel.vhd" "RAM" { Text "C:/DesignComputadores/Relogio/TopLevel.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicLed LogicLed:LogicLed_item " "Elaborating entity \"LogicLed\" for hierarchy \"LogicLed:LogicLed_item\"" {  } { { "TopLevel.vhd" "LogicLed_item" { Text "C:/DesignComputadores/Relogio/TopLevel.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico LogicLed:LogicLed_item\|registradorGenerico:LEDR_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"LogicLed:LogicLed_item\|registradorGenerico:LEDR_item\"" {  } { { "LogicLed.vhd" "LEDR_item" { Text "C:/DesignComputadores/Relogio/LogicLed.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicSevenSeg LogicSevenSeg:LogicSevenSeg_item " "Elaborating entity \"LogicSevenSeg\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\"" {  } { { "TopLevel.vhd" "LogicSevenSeg_item" { Text "C:/DesignComputadores/Relogio/TopLevel.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico LogicSevenSeg:LogicSevenSeg_item\|registradorGenerico:HEX0_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\|registradorGenerico:HEX0_item\"" {  } { { "LogicSevenSeg.vhd" "HEX0_item" { Text "C:/DesignComputadores/Relogio/LogicSevenSeg.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg LogicSevenSeg:LogicSevenSeg_item\|conversorHex7Seg:HEX0Conversor_item " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\|conversorHex7Seg:HEX0Conversor_item\"" {  } { { "LogicSevenSeg.vhd" "HEX0Conversor_item" { Text "C:/DesignComputadores/Relogio/LogicSevenSeg.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicKeySwitch LogicKeySwitch:LogicKeySwitch_item " "Elaborating entity \"LogicKeySwitch\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\"" {  } { { "TopLevel.vhd" "LogicKeySwitch_item" { Text "C:/DesignComputadores/Relogio/TopLevel.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface LogicKeySwitch:LogicKeySwitch_item\|divisorGenerico_e_Interface:interfaceBaseTempo_item " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\|divisorGenerico_e_Interface:interfaceBaseTempo_item\"" {  } { { "LogicKeySwitch.vhd" "interfaceBaseTempo_item" { Text "C:/DesignComputadores/Relogio/LogicKeySwitch.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico LogicKeySwitch:LogicKeySwitch_item\|divisorGenerico_e_Interface:interfaceBaseTempo_item\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\|divisorGenerico_e_Interface:interfaceBaseTempo_item\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/DesignComputadores/Relogio/divisorGenerico_e_Interface.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas LogicKeySwitch:LogicKeySwitch_item\|buffer_3_state_8portas:Fpga_Reset_item " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\|buffer_3_state_8portas:Fpga_Reset_item\"" {  } { { "LogicKeySwitch.vhd" "Fpga_Reset_item" { Text "C:/DesignComputadores/Relogio/LogicKeySwitch.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector LogicKeySwitch:LogicKeySwitch_item\|edgeDetector:EdgeDetector2_item A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\|edgeDetector:EdgeDetector2_item\"" {  } { { "LogicKeySwitch.vhd" "EdgeDetector2_item" { Text "C:/DesignComputadores/Relogio/LogicKeySwitch.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507436230 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/DesignComputadores/Relogio/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667507436589 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processador:CPU\|bancoRegistradoresArqRegMem:Regs_item\|registrador " "RAM logic \"Processador:CPU\|bancoRegistradoresArqRegMem:Regs_item\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/DesignComputadores/Relogio/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667507436589 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667507436589 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[7\]\" " "Converted tri-state node \"Data_out_MEM\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667507436605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[6\]\" " "Converted tri-state node \"Data_out_MEM\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667507436605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[5\]\" " "Converted tri-state node \"Data_out_MEM\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667507436605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[4\]\" " "Converted tri-state node \"Data_out_MEM\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667507436605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[3\]\" " "Converted tri-state node \"Data_out_MEM\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667507436605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[2\]\" " "Converted tri-state node \"Data_out_MEM\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667507436605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[1\]\" " "Converted tri-state node \"Data_out_MEM\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667507436605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[0\]\" " "Converted tri-state node \"Data_out_MEM\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesignComputadores/Relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1667507436605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LogicKeySwitch:LogicKeySwitch_item\|divisorGenerico_e_Interface:interfaceBaseTempo_item\|leituraUmSegundo " "Converted tri-state buffer \"LogicKeySwitch:LogicKeySwitch_item\|divisorGenerico_e_Interface:interfaceBaseTempo_item\|leituraUmSegundo\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/DesignComputadores/Relogio/divisorGenerico_e_Interface.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1667507436605 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1667507436605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667507437543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667507438465 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667507438465 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesignComputadores/Relogio/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667507438668 "|TopLevel|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667507438668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1415 " "Implemented 1415 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667507438668 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667507438668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1305 " "Implemented 1305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667507438668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667507438668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667507438699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 17:30:38 2022 " "Processing ended: Thu Nov 03 17:30:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667507438699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667507438699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667507438699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667507438699 ""}
