#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-468-g0f57ccee)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f7faf5000a0 .scope module, "tb" "tb" 2 5;
 .timescale 0 0;
v0x7f7faf51a630_0 .var "clk", 0 0;
v0x7f7faf51a6f0_0 .net "read_data_1", 31 0, v0x7f7faf519fc0_0;  1 drivers
v0x7f7faf51a780_0 .net "read_data_2", 31 0, v0x7f7faf51a060_0;  1 drivers
v0x7f7faf51a830_0 .var "read_reg_1", 4 0;
v0x7f7faf51a8e0_0 .var "read_reg_2", 4 0;
v0x7f7faf51a9b0_0 .var "regWrite", 0 0;
v0x7f7faf51aa60_0 .var "write_data", 31 0;
v0x7f7faf51ab10_0 .var "write_reg", 4 0;
S_0x7f7faf50a140 .scope module, "r" "registerFile" 2 12, 3 1 0, S_0x7f7faf5000a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_1"
    .port_info 1 /INPUT 5 "read_reg_2"
    .port_info 2 /INPUT 5 "write_reg"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 1 "regWrite"
    .port_info 5 /OUTPUT 32 "read_data_1"
    .port_info 6 /OUTPUT 32 "read_data_2"
    .port_info 7 /INPUT 1 "clk"
v0x7f7faf50a2b0_0 .net "clk", 0 0, v0x7f7faf51a630_0;  1 drivers
v0x7f7faf519fc0_0 .var "read_data_1", 31 0;
v0x7f7faf51a060_0 .var "read_data_2", 31 0;
v0x7f7faf51a110_0 .net "read_reg_1", 4 0, v0x7f7faf51a830_0;  1 drivers
v0x7f7faf51a1c0_0 .net "read_reg_2", 4 0, v0x7f7faf51a8e0_0;  1 drivers
v0x7f7faf51a2b0_0 .net "regWrite", 0 0, v0x7f7faf51a9b0_0;  1 drivers
v0x7f7faf51a350 .array "registers", 0 31, 31 0;
v0x7f7faf51a3f0_0 .net "write_data", 31 0, v0x7f7faf51aa60_0;  1 drivers
v0x7f7faf51a4a0_0 .net "write_reg", 4 0, v0x7f7faf51ab10_0;  1 drivers
E_0x7f7faf5034a0 .event posedge, v0x7f7faf50a2b0_0;
E_0x7f7faf503290 .event edge, v0x7f7faf51a1c0_0, v0x7f7faf51a110_0;
    .scope S_0x7f7faf50a140;
T_0 ;
    %wait E_0x7f7faf503290;
    %load/vec4 v0x7f7faf51a110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x7f7faf51a110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7faf51a350, 4;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x7f7faf519fc0_0, 0;
    %load/vec4 v0x7f7faf51a1c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x7f7faf51a1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7faf51a350, 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x7f7faf51a060_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f7faf50a140;
T_1 ;
    %wait E_0x7f7faf5034a0;
    %load/vec4 v0x7f7faf51a2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f7faf51a3f0_0;
    %load/vec4 v0x7f7faf51a4a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7faf51a350, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7faf5000a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7faf51a630_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x7f7faf51a630_0;
    %inv;
    %store/vec4 v0x7f7faf51a630_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7f7faf5000a0;
T_3 ;
    %vpi_call 2 24 "$monitor", "%t %b %b %b", $time, v0x7f7faf51a6f0_0, v0x7f7faf51a780_0, v0x7f7faf51a630_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f7faf51a830_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f7faf51ab10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7faf51a9b0_0, 0;
    %pushi/vec4 55, 0, 32;
    %assign/vec4 v0x7f7faf51aa60_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f7faf51a8e0_0, 0;
    %delay 5, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regFile_tb.v";
    "./reg_file.v";
