C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\sccb_design_comp.srs  -top  sccb_design  -hdllog  C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synlog\sccb_design_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram   -I C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\  -I C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib   -sysv  -devicelib  C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v  -encrypt  -pro  -dmgen  C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\sccb_design_comp.srs -top sccb_design -hdllog ..\synlog\sccb_design_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -I ..\ -I ..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib -sysv -devicelib ..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v -lib work ..\..\component\work\FCCC_C0\FCCC_C0.v -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work ..\..\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v -lib work ..\..\component\work\OSC_C0\OSC_C0.v -lib work ..\..\hdl\CoreSCCB.v -lib work ..\..\hdl\config_sccb.v -lib work ..\..\component\work\sccb_design\sccb_design.v -jobname "compiler"
rc:0 success:1 runtime:2
file:..\synwork\sccb_design_comp.srs|io:o|time:1612074779|size:17780|exec:0|csum:
file:..\synlog\sccb_design_compiler.srr|io:o|time:1612074779|size:21289|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v|io:i|time:1562075649|size:16445|exec:0|csum:0C1A855CE2A914A7AF1E723A1690BFF3
file:..\..\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v|io:i|time:1612068217|size:1725|exec:0|csum:1CE948569C9FB154A4291768C6BC192D
file:..\..\component\work\FCCC_C0\FCCC_C0.v|io:i|time:1612068217|size:2269|exec:0|csum:F589D06E656AA4005F77D314D1EF0DE9
file:..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v|io:i|time:1612048708|size:997|exec:0|csum:B158BAA21E4CCFFC21F6ADF478875D5C
file:..\..\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v|io:i|time:1612048708|size:535|exec:0|csum:D0B9ABFCA0EB554204DEE9485E1F62B2
file:..\..\component\work\OSC_C0\OSC_C0.v|io:i|time:1612048708|size:2185|exec:0|csum:FDE509CA464B2E5DDEE350967CB6AB64
file:..\..\hdl\CoreSCCB.v|io:i|time:1612074032|size:5771|exec:0|csum:EFC842064DF819AD4CE55147733CFD21
file:..\..\hdl\config_sccb.v|io:i|time:1612071238|size:4159|exec:0|csum:B8E252E37AFA09235B49CCCADF1A67B3
file:..\..\component\work\sccb_design\sccb_design.v|io:i|time:1612074758|size:3807|exec:0|csum:9FDEB2FEE4DA2155A330A9F12350E767
file:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\c_hdl.exe|io:i|time:1562075633|size:5681152|exec:1|csum:D2A8CE1F5D32BE4D29515E5A625B0E39
