// Targets the Cortex-M33 processor (Armv8-M Mainline architecture profile),
// with the Floating Point extension.

use crate::spec::{
    Abi, Arch, FloatAbi, StandardLibrarySupport, Target, TargetMetadata, TargetOptions,
    TargetStandardLibrarySupport, base,
};

pub(crate) fn target() -> Target {
    Target {
        llvm_target: "thumbv8m.main-none-eabihf".into(),
        metadata: TargetMetadata {
            description: Some("Bare ARMv8-M Mainline, hardfloat".into()),
            tier: Some(2),
            host_tools: Some(false),
            standard_library_support: Some(TargetStandardLibrarySupport::new(
                StandardLibrarySupport::Core,
                StandardLibrarySupport::Core,
            )),
        },
        pointer_width: 32,
        data_layout: "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64".into(),
        arch: Arch::Arm,

        options: TargetOptions {
            abi: Abi::EabiHf,
            llvm_floatabi: Some(FloatAbi::Hard),
            // If the Floating Point extension is implemented in the Cortex-M33
            // processor, the Cortex-M33 Technical Reference Manual states that
            // the FPU uses the FPv5 architecture, single-precision instructions
            // and 16 D registers.
            features: "+fp-armv8d16sp".into(),
            max_atomic_width: Some(32),
            ..base::arm_none::opts()
        },
    }
}
