{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553271633818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553271633820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 17:20:33 2019 " "Processing started: Fri Mar 22 17:20:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553271633820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553271633820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projet -c Projet " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projet -c Projet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553271633821 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553271634063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV1-arch " "Found design unit 1: tri3valV1-arch" {  } { { "tri3valV1.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634524 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV1 " "Found entity 1: tri3valV1" {  } { { "tri3valV1.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271634524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre-arch " "Found design unit 1: registre-arch" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634527 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre " "Found entity 1: registre" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271634527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV1_tb-arch " "Found design unit 1: tri3valV1_tb-arch" {  } { { "tri3valV1_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV1_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634531 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV1_tb " "Found entity 1: tri3valV1_tb" {  } { { "tri3valV1_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV1_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271634531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV2-arch " "Found design unit 1: tri3valV2-arch" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634532 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV2 " "Found entity 1: tri3valV2" {  } { { "tri3valV2.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271634532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV3-arch " "Found design unit 1: tri3valV3-arch" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634532 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV3 " "Found entity 1: tri3valV3" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271634532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV2_tb-arch " "Found design unit 1: tri3valV2_tb-arch" {  } { { "tri3valV2_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634533 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV2_tb " "Found entity 1: tri3valV2_tb" {  } { { "tri3valV2_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV2_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271634533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3valV3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3valV3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3valV3_tb-arch " "Found design unit 1: tri3valV3_tb-arch" {  } { { "tri3valV3_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634534 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3valV3_tb " "Found entity 1: tri3valV3_tb" {  } { { "tri3valV3_tb.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553271634534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553271634534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tri3valV3 " "Elaborating entity \"tri3valV3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553271634619 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AinfB tri3valV3.vhd(50) " "VHDL Process Statement warning at tri3valV3.vhd(50): signal \"AinfB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AinfC tri3valV3.vhd(50) " "VHDL Process Statement warning at tri3valV3.vhd(50): signal \"AinfC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AinfB tri3valV3.vhd(52) " "VHDL Process Statement warning at tri3valV3.vhd(52): signal \"AinfB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AinfC tri3valV3.vhd(52) " "VHDL Process Statement warning at tri3valV3.vhd(52): signal \"AinfC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AinfB tri3valV3.vhd(59) " "VHDL Process Statement warning at tri3valV3.vhd(59): signal \"AinfB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BinfC tri3valV3.vhd(59) " "VHDL Process Statement warning at tri3valV3.vhd(59): signal \"BinfC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AinfB tri3valV3.vhd(61) " "VHDL Process Statement warning at tri3valV3.vhd(61): signal \"AinfB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BinfC tri3valV3.vhd(61) " "VHDL Process Statement warning at tri3valV3.vhd(61): signal \"BinfC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AinfC tri3valV3.vhd(68) " "VHDL Process Statement warning at tri3valV3.vhd(68): signal \"AinfC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BinfC tri3valV3.vhd(68) " "VHDL Process Statement warning at tri3valV3.vhd(68): signal \"BinfC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AinfC tri3valV3.vhd(70) " "VHDL Process Statement warning at tri3valV3.vhd(70): signal \"AinfC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BinfC tri3valV3.vhd(70) " "VHDL Process Statement warning at tri3valV3.vhd(70): signal \"BinfC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sigMin tri3valV3.vhd(42) " "VHDL Process Statement warning at tri3valV3.vhd(42): inferring latch(es) for signal or variable \"sigMin\", which holds its previous value in one or more paths through the process" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sigMax tri3valV3.vhd(42) " "VHDL Process Statement warning at tri3valV3.vhd(42): inferring latch(es) for signal or variable \"sigMax\", which holds its previous value in one or more paths through the process" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553271634626 "|tri3valV3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sigMed tri3valV3.vhd(42) " "VHDL Process Statement warning at tri3valV3.vhd(42): inferring latch(es) for signal or variable \"sigMed\", which holds its previous value in one or more paths through the process" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMed\[0\] tri3valV3.vhd(42) " "Inferred latch for \"sigMed\[0\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMed\[1\] tri3valV3.vhd(42) " "Inferred latch for \"sigMed\[1\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMed\[2\] tri3valV3.vhd(42) " "Inferred latch for \"sigMed\[2\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMed\[3\] tri3valV3.vhd(42) " "Inferred latch for \"sigMed\[3\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMax\[0\] tri3valV3.vhd(42) " "Inferred latch for \"sigMax\[0\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMax\[1\] tri3valV3.vhd(42) " "Inferred latch for \"sigMax\[1\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMax\[2\] tri3valV3.vhd(42) " "Inferred latch for \"sigMax\[2\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMax\[3\] tri3valV3.vhd(42) " "Inferred latch for \"sigMax\[3\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMin\[0\] tri3valV3.vhd(42) " "Inferred latch for \"sigMin\[0\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMin\[1\] tri3valV3.vhd(42) " "Inferred latch for \"sigMin\[1\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMin\[2\] tri3valV3.vhd(42) " "Inferred latch for \"sigMin\[2\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigMin\[3\] tri3valV3.vhd(42) " "Inferred latch for \"sigMin\[3\]\" at tri3valV3.vhd(42)" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553271634627 "|tri3valV3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre registre:reg_A " "Elaborating entity \"registre\" for hierarchy \"registre:reg_A\"" {  } { { "tri3valV3.vhd" "reg_A" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553271634630 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sigMed\[0\] " "LATCH primitive \"sigMed\[0\]\" is permanently enabled" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1553271635007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sigMed\[1\] " "LATCH primitive \"sigMed\[1\]\" is permanently enabled" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1553271635007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sigMed\[2\] " "LATCH primitive \"sigMed\[2\]\" is permanently enabled" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1553271635007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sigMed\[3\] " "LATCH primitive \"sigMed\[3\]\" is permanently enabled" {  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1553271635007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMax\[0\] " "Latch sigMax\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_A\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_A\|q\[3\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271635243 ""}  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271635243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMax\[1\] " "Latch sigMax\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_A\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_A\|q\[3\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271635244 ""}  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271635244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMax\[2\] " "Latch sigMax\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_C\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_C\|q\[2\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271635244 ""}  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271635244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMax\[3\] " "Latch sigMax\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_C\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_C\|q\[3\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271635244 ""}  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271635244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMin\[0\] " "Latch sigMin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_A\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_A\|q\[3\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271635244 ""}  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271635244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMin\[1\] " "Latch sigMin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_A\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_A\|q\[3\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271635244 ""}  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271635244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMin\[2\] " "Latch sigMin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_C\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_C\|q\[2\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271635244 ""}  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271635244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sigMin\[3\] " "Latch sigMin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registre:reg_C\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal registre:reg_C\|q\[3\]" {  } { { "registre.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/registre.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553271635244 ""}  } { { "tri3valV3.vhd" "" { Text "/home/teddy/Documents/TNCY/SCIN/TNCY-2A-Projet-SCIN/tri3valV3.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553271635244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1553271635504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1553271635844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553271635844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1553271635931 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1553271635931 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1553271635931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1553271635931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553271635943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 17:20:35 2019 " "Processing ended: Fri Mar 22 17:20:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553271635943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553271635943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553271635943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553271635943 ""}
