$date
	Sun Feb 09 17:38:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module instruction_memory_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 1 " clk $end
$var reg 32 # pc [31:0] $end
$var reg 1 $ rst $end
$scope module imem $end
$var wire 1 % clk $end
$var wire 32 & pc [31:0] $end
$var wire 1 ' rst $end
$var integer 32 ( i [31:0] $end
$var reg 32 ) instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10011 )
b10000000000 (
1'
b0 &
0%
1$
b0 #
0"
b10011 !
$end
#50
1"
1%
#100
b10100000000000100010011 )
b10100000000000100010011 !
0"
0%
0$
0'
#150
1"
1%
#200
0"
0%
#250
1"
1%
#300
b11000000000000110010011 )
b11000000000000110010011 !
0"
0%
b100 #
b100 &
#350
1"
1%
#400
b1000001000000110110011 )
b1000001000000110110011 !
0"
0%
b1000 #
b1000 &
#450
1"
1%
#500
b10001100010000001001100011 )
b10001100010000001001100011 !
0"
0%
b1100 #
b1100 &
#550
1"
1%
#600
b10011 )
b10011 !
0"
0%
b10 #
b10 &
#650
1"
1%
#700
0"
0%
b1000000000000 #
b1000000000000 &
#750
1"
1%
#800
0"
0%
