[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitFuncArgAndReturn/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<114> s<113> l<3:1> el<1:3>
n<module> u<2> t<Module_keyword> p<6> s<3> l<3:1> el<3:7>
n<sub> u<3> t<StringConst> p<6> s<5> l<3:8> el<3:11>
n<> u<4> t<Port> p<5> l<3:12> el<3:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<3:11> el<3:13>
n<> u<6> t<Module_nonansi_header> p<27> c<2> s<25> l<3:1> el<3:14>
n<> u<7> t<IntegerAtomType_Int> p<8> l<4:14> el<4:17>
n<> u<8> t<Data_type> p<9> c<7> l<4:14> el<4:17>
n<> u<9> t<Data_type_or_implicit> p<19> c<8> s<18> l<4:14> el<4:17>
n<M_SECURE> u<10> t<StringConst> p<17> s<16> l<4:18> el<4:26>
n<1> u<11> t<IntConst> p<12> l<4:29> el<4:30>
n<> u<12> t<Primary_literal> p<13> c<11> l<4:29> el<4:30>
n<> u<13> t<Constant_primary> p<14> c<12> l<4:29> el<4:30>
n<> u<14> t<Constant_expression> p<15> c<13> l<4:29> el<4:30>
n<> u<15> t<Constant_mintypmax_expression> p<16> c<14> l<4:29> el<4:30>
n<> u<16> t<Constant_param_expression> p<17> c<15> l<4:29> el<4:30>
n<> u<17> t<Param_assignment> p<18> c<10> l<4:18> el<4:30>
n<> u<18> t<List_of_param_assignments> p<19> c<17> l<4:18> el<4:30>
n<> u<19> t<Parameter_declaration> p<20> c<9> l<4:4> el<4:30>
n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<4:4> el<4:31>
n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<4:4> el<4:31>
n<> u<22> t<Module_common_item> p<23> c<21> l<4:4> el<4:31>
n<> u<23> t<Module_or_generate_item> p<24> c<22> l<4:4> el<4:31>
n<> u<24> t<Non_port_module_item> p<25> c<23> l<4:4> el<4:31>
n<> u<25> t<Module_item> p<27> c<24> s<26> l<4:4> el<4:31>
n<> u<26> t<ENDMODULE> p<27> l<6:1> el<6:10>
n<> u<27> t<Module_declaration> p<28> c<6> l<3:1> el<6:10>
n<> u<28> t<Description> p<113> c<27> s<112> l<3:1> el<6:10>
n<module> u<29> t<Module_keyword> p<33> s<30> l<9:1> el<9:7>
n<ScratchPad> u<30> t<StringConst> p<33> s<32> l<9:8> el<9:18>
n<> u<31> t<Port> p<32> l<11:1> el<9:23>
n<> u<32> t<List_of_ports> p<33> c<31> l<9:19> el<11:2>
n<> u<33> t<Module_nonansi_header> p<111> c<29> s<50> l<9:1> el<11:3>
n<> u<34> t<Data_type_or_implicit> p<44> s<43> l<12:14> el<12:14>
n<M00_SECURE> u<35> t<StringConst> p<42> s<41> l<12:14> el<12:24>
n<> u<36> t<Number_1Tickb0> p<37> l<12:27> el<12:31>
n<> u<37> t<Primary_literal> p<38> c<36> l<12:27> el<12:31>
n<> u<38> t<Constant_primary> p<39> c<37> l<12:27> el<12:31>
n<> u<39> t<Constant_expression> p<40> c<38> l<12:27> el<12:31>
n<> u<40> t<Constant_mintypmax_expression> p<41> c<39> l<12:27> el<12:31>
n<> u<41> t<Constant_param_expression> p<42> c<40> l<12:27> el<12:31>
n<> u<42> t<Param_assignment> p<43> c<35> l<12:14> el<12:31>
n<> u<43> t<List_of_param_assignments> p<44> c<42> l<12:14> el<12:31>
n<> u<44> t<Parameter_declaration> p<45> c<34> l<12:4> el<12:31>
n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<12:4> el<12:32>
n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<12:4> el<12:32>
n<> u<47> t<Module_common_item> p<48> c<46> l<12:4> el<12:32>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<12:4> el<12:32>
n<> u<49> t<Non_port_module_item> p<50> c<48> l<12:4> el<12:32>
n<> u<50> t<Module_item> p<111> c<49> s<81> l<12:4> el<12:32>
n<> u<51> t<Function_data_type_or_implicit> p<74> s<52> l<15:10> el<15:10>
n<w_1> u<52> t<StringConst> p<74> s<57> l<15:10> el<15:13>
n<> u<53> t<TfPortDir_Inp> p<56> s<54> l<15:14> el<15:19>
n<> u<54> t<Data_type_or_implicit> p<56> s<55> l<15:20> el<15:20>
n<val> u<55> t<StringConst> p<56> l<15:20> el<15:23>
n<> u<56> t<Tf_port_item> p<57> c<53> l<15:14> el<15:23>
n<> u<57> t<Tf_port_list> p<74> c<56> s<72> l<15:14> el<15:23>
n<w_1> u<58> t<StringConst> p<59> l<16:5> el<16:8>
n<> u<59> t<Ps_or_hierarchical_identifier> p<62> c<58> s<61> l<16:5> el<16:8>
n<> u<60> t<Bit_select> p<61> l<16:9> el<16:9>
n<> u<61> t<Select> p<62> c<60> l<16:9> el<16:9>
n<> u<62> t<Variable_lvalue> p<68> c<59> s<63> l<16:5> el<16:8>
n<> u<63> t<AssignOp_Assign> p<68> s<67> l<16:9> el<16:10>
n<val> u<64> t<StringConst> p<65> l<16:11> el<16:14>
n<> u<65> t<Primary_literal> p<66> c<64> l<16:11> el<16:14>
n<> u<66> t<Primary> p<67> c<65> l<16:11> el<16:14>
n<> u<67> t<Expression> p<68> c<66> l<16:11> el<16:14>
n<> u<68> t<Operator_assignment> p<69> c<62> l<16:5> el<16:14>
n<> u<69> t<Blocking_assignment> p<70> c<68> l<16:5> el<16:14>
n<> u<70> t<Statement_item> p<71> c<69> l<16:5> el<16:15>
n<> u<71> t<Statement> p<72> c<70> l<16:5> el<16:15>
n<> u<72> t<Function_statement_or_null> p<74> c<71> s<73> l<16:5> el<16:15>
n<> u<73> t<ENDFUNCTION> p<74> l<17:1> el<17:12>
n<> u<74> t<Function_body_declaration> p<75> c<51> l<15:10> el<17:12>
n<> u<75> t<Function_declaration> p<76> c<74> l<15:1> el<17:12>
n<> u<76> t<Package_or_generate_item_declaration> p<77> c<75> l<15:1> el<17:12>
n<> u<77> t<Module_or_generate_item_declaration> p<78> c<76> l<15:1> el<17:12>
n<> u<78> t<Module_common_item> p<79> c<77> l<15:1> el<17:12>
n<> u<79> t<Module_or_generate_item> p<80> c<78> l<15:1> el<17:12>
n<> u<80> t<Non_port_module_item> p<81> c<79> l<15:1> el<17:12>
n<> u<81> t<Module_item> p<111> c<80> s<109> l<15:1> el<17:12>
n<sub> u<82> t<StringConst> p<106> s<100> l<21:4> el<21:7>
n<M_SECURE> u<83> t<StringConst> p<98> s<97> l<21:12> el<21:20>
n<w_1> u<84> t<StringConst> p<90> s<89> l<21:23> el<21:26>
n<M00_SECURE> u<85> t<StringConst> p<86> l<21:27> el<21:37>
n<> u<86> t<Primary_literal> p<87> c<85> l<21:27> el<21:37>
n<> u<87> t<Primary> p<88> c<86> l<21:27> el<21:37>
n<> u<88> t<Expression> p<89> c<87> l<21:27> el<21:37>
n<> u<89> t<List_of_arguments> p<90> c<88> l<21:27> el<21:37>
n<> u<90> t<Complex_func_call> p<91> c<84> l<21:23> el<21:38>
n<> u<91> t<Primary> p<92> c<90> l<21:23> el<21:38>
n<> u<92> t<Expression> p<93> c<91> l<21:23> el<21:38>
n<> u<93> t<Concatenation> p<94> c<92> l<21:21> el<21:40>
n<> u<94> t<Primary> p<95> c<93> l<21:21> el<21:40>
n<> u<95> t<Expression> p<96> c<94> l<21:21> el<21:40>
n<> u<96> t<Mintypmax_expression> p<97> c<95> l<21:21> el<21:40>
n<> u<97> t<Param_expression> p<98> c<96> l<21:21> el<21:40>
n<> u<98> t<Named_parameter_assignment> p<99> c<83> l<21:11> el<21:41>
n<> u<99> t<List_of_parameter_assignments> p<100> c<98> l<21:11> el<21:41>
n<> u<100> t<Parameter_value_assignment> p<106> c<99> s<105> l<21:8> el<21:42>
n<m1> u<101> t<StringConst> p<102> l<21:43> el<21:45>
n<> u<102> t<Name_of_instance> p<105> c<101> s<104> l<21:43> el<21:45>
n<> u<103> t<Ordered_port_connection> p<104> l<21:46> el<21:46>
n<> u<104> t<List_of_port_connections> p<105> c<103> l<21:46> el<21:46>
n<> u<105> t<Hierarchical_instance> p<106> c<102> l<21:43> el<21:47>
n<> u<106> t<Module_instantiation> p<107> c<82> l<21:4> el<21:48>
n<> u<107> t<Module_or_generate_item> p<108> c<106> l<21:4> el<21:48>
n<> u<108> t<Non_port_module_item> p<109> c<107> l<21:4> el<21:48>
n<> u<109> t<Module_item> p<111> c<108> s<110> l<21:4> el<21:48>
n<> u<110> t<ENDMODULE> p<111> l<24:1> el<24:10>
n<> u<111> t<Module_declaration> p<112> c<33> l<9:1> el<24:10>
n<> u<112> t<Description> p<113> c<111> l<9:1> el<24:10>
n<> u<113> t<Source_text> p<114> c<28> l<3:1> el<24:10>
n<> u<114> t<Top_level_rule> c<1> l<3:1> el<25:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv:3:1: No timescale set for "sub".
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv:9:1: No timescale set for "ScratchPad".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv:9:1: Compile module "work@ScratchPad".
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv:3:1: Compile module "work@sub".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv:9:1: Top level module "work@ScratchPad".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             1
constant                                              10
design                                                 1
func_call                                              1
function                                               1
int_typespec                                           4
io_decl                                                1
logic_typespec                                         2
logic_var                                              3
module_inst                                            8
operation                                              1
param_assign                                           6
parameter                                              6
range                                                  2
ref_module                                             1
ref_obj                                                3
ref_typespec                                          11
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             2
constant                                              10
design                                                 1
func_call                                              1
function                                               2
int_typespec                                           4
io_decl                                                2
logic_typespec                                         2
logic_var                                              3
module_inst                                            8
operation                                              1
param_assign                                           6
parameter                                              6
range                                                  2
ref_module                                             1
ref_obj                                                5
ref_typespec                                          12
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitFuncArgAndReturn/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ImplicitFuncArgAndReturn/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitFuncArgAndReturn/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (work@ScratchPad)
|vpiElaborated:1
|vpiName:work@ScratchPad
|uhdmallModules:
\_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
  |vpiParent:
  \_Design: (work@ScratchPad)
  |vpiFullName:work@ScratchPad
  |vpiParameter:
  \_Parameter: (work@ScratchPad.M00_SECURE), line:12:14, endln:12:24
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |BIN:0
    |vpiTypespec:
    \_RefTypespec: (work@ScratchPad.M00_SECURE)
      |vpiParent:
      \_Parameter: (work@ScratchPad.M00_SECURE), line:12:14, endln:12:24
      |vpiFullName:work@ScratchPad.M00_SECURE
      |vpiActual:
      \_IntTypespec: , line:12:4, endln:12:31
    |vpiName:M00_SECURE
    |vpiFullName:work@ScratchPad.M00_SECURE
  |vpiParamAssign:
  \_ParamAssign: , line:12:14, endln:12:31
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |vpiRhs:
    \_Constant: , line:12:27, endln:12:31
      |vpiParent:
      \_ParamAssign: , line:12:14, endln:12:31
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_RefTypespec: (work@ScratchPad)
        |vpiParent:
        \_Constant: , line:12:27, endln:12:31
        |vpiFullName:work@ScratchPad
        |vpiActual:
        \_IntTypespec: , line:12:4, endln:12:31
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@ScratchPad.M00_SECURE), line:12:14, endln:12:24
  |vpiDefName:work@ScratchPad
  |vpiTaskFunc:
  \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |vpiName:w_1
    |vpiFullName:work@ScratchPad.w_1
    |vpiVisibility:1
    |vpiReturn:
    \_LogicVar: (work@ScratchPad.w_1)
      |vpiParent:
      \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
      |vpiFullName:work@ScratchPad.w_1
    |vpiIODecl:
    \_IODecl: (val), line:15:20, endln:15:23
      |vpiParent:
      \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
      |vpiDirection:1
      |vpiName:val
      |vpiTypedef:
      \_RefTypespec: (work@ScratchPad.w_1.val)
        |vpiParent:
        \_IODecl: (val), line:15:20, endln:15:23
        |vpiFullName:work@ScratchPad.w_1.val
        |vpiActual:
        \_LogicTypespec: 
    |vpiStmt:
    \_Assignment: , line:16:5, endln:16:14
      |vpiParent:
      \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_RefObj: (work@ScratchPad.w_1.val), line:16:11, endln:16:14
        |vpiParent:
        \_Assignment: , line:16:5, endln:16:14
        |vpiName:val
        |vpiFullName:work@ScratchPad.w_1.val
        |vpiActual:
        \_IODecl: (val), line:15:20, endln:15:23
      |vpiLhs:
      \_RefObj: (work@ScratchPad.w_1.w_1), line:16:5, endln:16:8
        |vpiParent:
        \_Assignment: , line:16:5, endln:16:14
        |vpiName:w_1
        |vpiFullName:work@ScratchPad.w_1.w_1
        |vpiActual:
        \_LogicVar: (work@ScratchPad.w_1)
    |vpiInstance:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
  |vpiRefModule:
  \_RefModule: work@sub (m1), line:21:43, endln:21:45
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |vpiName:m1
    |vpiDefName:work@sub
    |vpiActual:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:3:1, endln:6:10
|uhdmallModules:
\_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:3:1, endln:6:10
  |vpiParent:
  \_Design: (work@ScratchPad)
  |vpiFullName:work@sub
  |vpiParameter:
  \_Parameter: (work@sub.M_SECURE), line:4:18, endln:4:26
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:3:1, endln:6:10
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@sub.M_SECURE)
      |vpiParent:
      \_Parameter: (work@sub.M_SECURE), line:4:18, endln:4:26
      |vpiFullName:work@sub.M_SECURE
      |vpiActual:
      \_IntTypespec: , line:4:14, endln:4:17
    |vpiSigned:1
    |vpiName:M_SECURE
    |vpiFullName:work@sub.M_SECURE
  |vpiParamAssign:
  \_ParamAssign: , line:4:18, endln:4:30
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:3:1, endln:6:10
    |vpiRhs:
    \_Constant: , line:4:29, endln:4:30
      |vpiParent:
      \_ParamAssign: , line:4:18, endln:4:30
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_RefTypespec: (work@sub)
        |vpiParent:
        \_Constant: , line:4:29, endln:4:30
        |vpiFullName:work@sub
        |vpiActual:
        \_IntTypespec: , line:4:14, endln:4:17
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@sub.M_SECURE), line:4:18, endln:4:26
  |vpiDefName:work@sub
|uhdmtopModules:
\_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
  |vpiName:work@ScratchPad
  |vpiParameter:
  \_Parameter: (work@ScratchPad.M00_SECURE), line:12:14, endln:12:24
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |BIN:0
    |vpiTypespec:
    \_RefTypespec: (work@ScratchPad.M00_SECURE)
      |vpiParent:
      \_Parameter: (work@ScratchPad.M00_SECURE), line:12:14, endln:12:24
      |vpiFullName:work@ScratchPad.M00_SECURE
      |vpiActual:
      \_IntTypespec: , line:12:4, endln:12:31
    |vpiName:M00_SECURE
    |vpiFullName:work@ScratchPad.M00_SECURE
  |vpiParamAssign:
  \_ParamAssign: , line:12:14, endln:12:31
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |vpiRhs:
    \_Constant: , line:12:27, endln:12:31
      |vpiParent:
      \_ParamAssign: , line:12:14, endln:12:31
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_RefTypespec: (work@ScratchPad)
        |vpiParent:
        \_Constant: , line:12:27, endln:12:31
        |vpiFullName:work@ScratchPad
        |vpiActual:
        \_LogicTypespec: 
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@ScratchPad.M00_SECURE), line:12:14, endln:12:24
  |vpiDefName:work@ScratchPad
  |vpiTop:1
  |vpiTaskFunc:
  \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |vpiName:w_1
    |vpiFullName:work@ScratchPad.w_1
    |vpiVisibility:1
    |vpiReturn:
    \_LogicVar: (work@ScratchPad.w_1)
    |vpiIODecl:
    \_IODecl: (val), line:15:20, endln:15:23
      |vpiParent:
      \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
      |vpiDirection:1
      |vpiName:val
      |vpiTypedef:
      \_RefTypespec: (work@ScratchPad.w_1.val)
        |vpiParent:
        \_IODecl: (val), line:15:20, endln:15:23
        |vpiFullName:work@ScratchPad.w_1.val
        |vpiActual:
        \_LogicTypespec: 
    |vpiStmt:
    \_Assignment: , line:16:5, endln:16:14
      |vpiParent:
      \_Function: (work@ScratchPad.w_1), line:15:1, endln:17:12
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_RefObj: (work@ScratchPad.w_1.val), line:16:11, endln:16:14
        |vpiParent:
        \_Assignment: , line:16:5, endln:16:14
        |vpiName:val
        |vpiFullName:work@ScratchPad.w_1.val
        |vpiActual:
        \_IODecl: (val), line:15:20, endln:15:23
      |vpiLhs:
      \_RefObj: (work@ScratchPad.w_1.w_1), line:16:5, endln:16:8
        |vpiParent:
        \_Assignment: , line:16:5, endln:16:14
        |vpiName:w_1
        |vpiFullName:work@ScratchPad.w_1.w_1
        |vpiActual:
        \_LogicVar: (work@ScratchPad.w_1)
    |vpiInstance:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
  |vpiTopModule:1
  |vpiModule:
  \_Module: work@sub (work@ScratchPad.m1), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:21:4, endln:21:48
    |vpiParent:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
    |vpiName:m1
    |vpiFullName:work@ScratchPad.m1
    |vpiParameter:
    \_Parameter: (work@ScratchPad.m1.M_SECURE), line:4:18, endln:4:26
      |vpiParent:
      \_Module: work@sub (work@ScratchPad.m1), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:21:4, endln:21:48
      |UINT:1
      |vpiTypespec:
      \_RefTypespec: (work@ScratchPad.m1.M_SECURE)
        |vpiParent:
        \_Parameter: (work@ScratchPad.m1.M_SECURE), line:4:18, endln:4:26
        |vpiFullName:work@ScratchPad.m1.M_SECURE
        |vpiActual:
        \_IntTypespec: , line:4:14, endln:4:17
      |vpiSigned:1
      |vpiName:M_SECURE
      |vpiFullName:work@ScratchPad.m1.M_SECURE
    |vpiParamAssign:
    \_ParamAssign: , line:4:18, endln:4:30
      |vpiParent:
      \_Module: work@sub (work@ScratchPad.m1), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:21:4, endln:21:48
      |vpiOverriden:1
      |vpiRhs:
      \_Constant: , line:4:29, endln:4:30
        |vpiParent:
        \_ParamAssign: , line:4:18, endln:4:30
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiTypespec:
        \_RefTypespec: (work@ScratchPad.m1)
          |vpiParent:
          \_Constant: , line:4:29, endln:4:30
          |vpiFullName:work@ScratchPad.m1
          |vpiActual:
          \_IntTypespec: , line:4:14, endln:4:17
        |vpiConstType:3
      |vpiLhs:
      \_Parameter: (work@ScratchPad.m1.M_SECURE), line:4:18, endln:4:26
    |vpiDefName:work@sub
    |vpiDefFile:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv
    |vpiDefLineNo:3
    |vpiInstance:
    \_Module: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv, line:9:1, endln:24:10
\_weaklyReferenced:
\_IntTypespec: , line:12:4, endln:12:31
  |vpiRange:
  \_Range: 
    |vpiParent:
    \_IntTypespec: , line:12:4, endln:12:31
    |vpiLeftRange:
    \_Constant: 
      |INT:0
    |vpiRightRange:
    \_Constant: 
      |INT:0
\_IntTypespec: , line:4:14, endln:4:17
  |vpiParent:
  \_Parameter: (work@sub.M_SECURE), line:4:18, endln:4:26
  |vpiSigned:1
\_LogicTypespec: 
\_IntTypespec: , line:12:4, endln:12:31
  |vpiParent:
  \_RefTypespec: (work@ScratchPad.M00_SECURE)
  |vpiRange:
  \_Range: 
    |vpiParent:
    \_IntTypespec: , line:12:4, endln:12:31
    |vpiLeftRange:
    \_Constant: 
      |vpiParent:
      \_Range: 
      |INT:0
    |vpiRightRange:
    \_Constant: 
      |vpiParent:
      \_Range: 
      |INT:0
\_IntTypespec: , line:4:14, endln:4:17
  |vpiParent:
  \_RefTypespec: (work@ScratchPad.m1.M_SECURE)
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/ImplicitFuncArgAndReturn/dut.sv | ${SURELOG_DIR}/build/regression/ImplicitFuncArgAndReturn/roundtrip/dut_000.sv | 5 | 24 |
============================== End RoundTrip Results ==============================
