// Seed: 2932511712
module module_0 (
    output logic id_0,
    output reg id_1,
    input id_2
);
  assign id_0 = 1;
  always @(negedge id_2 or posedge 1) id_1 <= 1;
  logic id_3;
endmodule
