#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 25 14:32:52 2023
# Process ID: 11402
# Current directory: /home/yosimoto/u-tokyo/hardware-lab/div_archive
# Command line: vivado
# Log file: /home/yosimoto/u-tokyo/hardware-lab/div_archive/vivado.log
# Journal file: /home/yosimoto/u-tokyo/hardware-lab/div_archive/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/yosimoto/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project /home/yosimoto/u-tokyo/hardware-lab/div_archive_ta/div32check_test/div32check.xpr
INFO: [Project 1-313] Project file moved from 'D:/div_archive_ta/div32check' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yosimoto/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 7210.234 ; gain = 90.086 ; free physical = 121 ; free virtual = 18427
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Tue Apr 25 14:39:45 2023] Launched synth_1...
Run output will be captured here: /home/yosimoto/u-tokyo/hardware-lab/div_archive_ta/div32check_test/div32check.runs/synth_1/runme.log
[Tue Apr 25 14:39:45 2023] Launched impl_1...
Run output will be captured here: /home/yosimoto/u-tokyo/hardware-lab/div_archive_ta/div32check_test/div32check.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7252.402 ; gain = 0.000 ; free physical = 1692 ; free virtual = 18964
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 7740.117 ; gain = 0.000 ; free physical = 1158 ; free virtual = 18430
Restored from archive | CPU: 0.210000 secs | Memory: 3.028549 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 7740.117 ; gain = 0.000 ; free physical = 1158 ; free virtual = 18430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7740.117 ; gain = 0.000 ; free physical = 1158 ; free virtual = 18429
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 7860.391 ; gain = 607.988 ; free physical = 1063 ; free virtual = 18339
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 25 15:01:33 2023] Launched impl_1...
Run output will be captured here: /home/yosimoto/u-tokyo/hardware-lab/div_archive_ta/div32check_test/div32check.runs/impl_1/runme.log
close_project
