[#insns-binv,reftext="Single-Bit Invert (Register)"]
=== binv

Synopsis::
Single-Bit Invert (Register)

Mnemonic::
binv _rd_, _rs1_, _rs2_

Encoding::
[wavedrom, , svg]
....
{reg:[
    { bits:  7, name: 0x33, attr: ['OP'] },
    { bits:  5, name: 'rd' },
    { bits:  3, name: 0x1, attr: ['BINV'] },
    { bits:  5, name: 'rs1' },
    { bits:  5, name: 'rs2' },
    { bits:  7, name: 0x34, attr: ['BINV'] },
]}
....

Description::
This instruction returns _rs1_ with a single bit inverted at the index specified in _rs2_.
The index is read from the lower log2(XLEN) bits of _rs2_.

Operation::
[source,sail]
--
let index = X(rs2) & (XLEN - 1);
X(rd) = X(rs1) ^ (1 << index)
--

Included in::
[%header,cols="4,2,2"]
|===
|Extension
|Minimum version
|Lifecycle state

|Zbs (<<#zbs>>)
|v1.0.0
|Frozen
|===

