{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549514086333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549514086341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 23:34:46 2019 " "Processing started: Wed Feb 06 23:34:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549514086341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514086341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prelab -c prelab " "Command: quartus_map --read_settings_files=on --write_settings_files=off prelab -c prelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514086341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549514086896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549514086896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_counter " "Found entity 1: hex_counter" {  } { { "hex_counter.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/hex_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549514096256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514096256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549514096258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514096258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2BCD " "Found entity 1: bin2BCD" {  } { { "bin2BCD.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549514096260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514096260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file num_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_decoder " "Found entity 1: num_decoder" {  } { { "num_decoder.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/num_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549514096263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514096263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random.v(8) " "Verilog HDL information at random.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "random.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/random.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1549514096265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549514096265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514096265 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reaction_game.v(88) " "Verilog HDL information at reaction_game.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1549514096267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 reaction_game.v(4) " "Verilog HDL Declaration information at reaction_game.v(4): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549514096268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 reaction_game.v(5) " "Verilog HDL Declaration information at reaction_game.v(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549514096268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 reaction_game.v(6) " "Verilog HDL Declaration information at reaction_game.v(6): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549514096268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 reaction_game.v(7) " "Verilog HDL Declaration information at reaction_game.v(7): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549514096268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 reaction_game.v(8) " "Verilog HDL Declaration information at reaction_game.v(8): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549514096268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 reaction_game.v(9) " "Verilog HDL Declaration information at reaction_game.v(9): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1549514096268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_game.v 1 1 " "Found 1 design units, including 1 entities, in source file reaction_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 reaction_game " "Found entity 1: reaction_game" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549514096268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514096268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_decoder " "Found entity 1: led_decoder" {  } { { "led_decoder.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/led_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549514096270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514096270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_point.v 1 1 " "Found 1 design units, including 1 entities, in source file add_point.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_point " "Found entity 1: add_point" {  } { { "add_point.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/add_point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549514096272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514096272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reaction_game " "Elaborating entity \"reaction_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549514096303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:msec " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:msec\"" {  } { { "reaction_game.v" "msec" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549514096344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_counter hex_counter:init_delay " "Elaborating entity \"hex_counter\" for hierarchy \"hex_counter:init_delay\"" {  } { { "reaction_game.v" "init_delay" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549514096346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:RNG " "Elaborating entity \"random\" for hierarchy \"random:RNG\"" {  } { { "reaction_game.v" "RNG" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549514096347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2BCD bin2BCD:hexTimer " "Elaborating entity \"bin2BCD\" for hierarchy \"bin2BCD:hexTimer\"" {  } { { "reaction_game.v" "hexTimer" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549514096349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_decoder num_decoder:hex0 " "Elaborating entity \"num_decoder\" for hierarchy \"num_decoder:hex0\"" {  } { { "reaction_game.v" "hex0" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549514096351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_decoder led_decoder:P1_led " "Elaborating entity \"led_decoder\" for hierarchy \"led_decoder:P1_led\"" {  } { { "reaction_game.v" "P1_led" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549514096357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_point add_point:P1 " "Elaborating entity \"add_point\" for hierarchy \"add_point:P1\"" {  } { { "reaction_game.v" "P1" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549514096359 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[0\] GND " "Pin \"divisor\[0\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[1\] GND " "Pin \"divisor\[1\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[2\] VCC " "Pin \"divisor\[2\]\" is stuck at VCC" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[3\] GND " "Pin \"divisor\[3\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[4\] GND " "Pin \"divisor\[4\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[5\] GND " "Pin \"divisor\[5\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[6\] GND " "Pin \"divisor\[6\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[7\] GND " "Pin \"divisor\[7\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[8\] GND " "Pin \"divisor\[8\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[9\] GND " "Pin \"divisor\[9\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[10\] GND " "Pin \"divisor\[10\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[11\] GND " "Pin \"divisor\[11\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[12\] GND " "Pin \"divisor\[12\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[13\] GND " "Pin \"divisor\[13\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[14\] GND " "Pin \"divisor\[14\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[15\] GND " "Pin \"divisor\[15\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[16\] GND " "Pin \"divisor\[16\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[17\] GND " "Pin \"divisor\[17\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[18\] GND " "Pin \"divisor\[18\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "divisor\[19\] GND " "Pin \"divisor\[19\]\" is stuck at GND" {  } { { "reaction_game.v" "" { Text "D:/Documents/School/3TB4/Lab2_hank/actual_lab/reaction_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549514099043 "|reaction_game|divisor[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549514099043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549514099144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/School/3TB4/Lab2_hank/actual_lab/output_files/prelab.map.smsg " "Generated suppressed messages file D:/Documents/School/3TB4/Lab2_hank/actual_lab/output_files/prelab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514101367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549514101556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549514101556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "686 " "Implemented 686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549514101682 ""} { "Info" "ICUT_CUT_TM_OPINS" "232 " "Implemented 232 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549514101682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "449 " "Implemented 449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549514101682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549514101682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549514101731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 23:35:01 2019 " "Processing ended: Wed Feb 06 23:35:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549514101731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549514101731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549514101731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549514101731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1549514103018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549514103029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 23:35:02 2019 " "Processing started: Wed Feb 06 23:35:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549514103029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1549514103029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off prelab -c prelab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off prelab -c prelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1549514103029 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1549514103146 ""}
{ "Info" "0" "" "Project  = prelab" {  } {  } 0 0 "Project  = prelab" 0 0 "Fitter" 0 0 1549514103147 ""}
{ "Info" "0" "" "Revision = prelab" {  } {  } 0 0 "Revision = prelab" 0 0 "Fitter" 0 0 1549514103147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1549514103307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1549514103307 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "prelab 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"prelab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1549514103318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549514103372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549514103372 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1549514103826 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1549514103850 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1549514104065 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "180 237 " "No exact pin location assignment(s) for 180 pins of 237 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1549514104406 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1549514117288 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 86 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 86 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1549514118101 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1549514118101 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549514118102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1549514118109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549514118110 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549514118114 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1549514118116 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1549514118116 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1549514118117 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prelab.sdc " "Synopsys Design Constraints File file not found: 'prelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1549514119454 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1549514119454 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1549514119463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1549514119464 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1549514119464 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1549514119543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1549514119545 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1549514119545 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549514119727 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1549514119727 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549514119736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1549514125320 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1549514126413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549514135373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1549514168381 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1549514182370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549514182370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1549514185251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/Documents/School/3TB4/Lab2_hank/actual_lab/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1549514191584 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1549514191584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1549514203707 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1549514203707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549514203713 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.91 " "Total time spent on timing analysis during the Fitter is 2.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1549514206716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549514206774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549514208013 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549514208014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549514209382 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549514215715 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1549514216219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/School/3TB4/Lab2_hank/actual_lab/output_files/prelab.fit.smsg " "Generated suppressed messages file D:/Documents/School/3TB4/Lab2_hank/actual_lab/output_files/prelab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1549514216417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 208 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7357 " "Peak virtual memory: 7357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549514217361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 23:36:57 2019 " "Processing ended: Wed Feb 06 23:36:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549514217361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549514217361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:00 " "Total CPU time (on all processors): 00:08:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549514217361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1549514217361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1549514218619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549514218625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 23:36:58 2019 " "Processing started: Wed Feb 06 23:36:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549514218625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1549514218625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off prelab -c prelab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off prelab -c prelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1549514218625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1549514219595 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1549514226054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549514226551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 23:37:06 2019 " "Processing ended: Wed Feb 06 23:37:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549514226551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549514226551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549514226551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1549514226551 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1549514227237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1549514227833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549514227839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 23:37:07 2019 " "Processing started: Wed Feb 06 23:37:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549514227839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514227839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta prelab -c prelab " "Command: quartus_sta prelab -c prelab" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514227839 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1549514227944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514228812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514228813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514228874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514228874 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prelab.sdc " "Synopsys Design Constraints File file not found: 'prelab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229547 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229547 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:msec\|cntr\[10\] clock_divider:msec\|cntr\[10\] " "create_clock -period 1.000 -name clock_divider:msec\|cntr\[10\] clock_divider:msec\|cntr\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549514229549 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549514229549 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name P1_addPoint~reg0 P1_addPoint~reg0 " "create_clock -period 1.000 -name P1_addPoint~reg0 P1_addPoint~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549514229549 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name P2_addPoint~reg0 P2_addPoint~reg0 " "create_clock -period 1.000 -name P2_addPoint~reg0 P2_addPoint~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1549514229549 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229549 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229554 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229630 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1549514229632 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549514229645 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1549514229747 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.908 " "Worst-case setup slack is -7.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.908            -383.635 CLOCK_50  " "   -7.908            -383.635 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.206            -429.226 clock_divider:msec\|cntr\[10\]  " "   -4.206            -429.226 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191              -3.549 P1_addPoint~reg0  " "   -1.191              -3.549 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.037              -4.751 P2_addPoint~reg0  " "   -1.037              -4.751 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.084 " "Worst-case hold slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.132 CLOCK_50  " "   -0.084              -0.132 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 P2_addPoint~reg0  " "    0.372               0.000 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 P1_addPoint~reg0  " "    0.597               0.000 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 clock_divider:msec\|cntr\[10\]  " "    0.644               0.000 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.476 " "Worst-case minimum pulse width slack is -0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476             -50.062 CLOCK_50  " "   -0.476             -50.062 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -80.595 clock_divider:msec\|cntr\[10\]  " "   -0.394             -80.595 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.100 P2_addPoint~reg0  " "   -0.394              -3.100 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.112 P1_addPoint~reg0  " "   -0.394              -2.112 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514229799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229799 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549514229821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514229862 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514231740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514231908 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1549514231947 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514231947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.723 " "Worst-case setup slack is -7.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.723            -366.267 CLOCK_50  " "   -7.723            -366.267 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.302            -438.171 clock_divider:msec\|cntr\[10\]  " "   -4.302            -438.171 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202              -3.547 P1_addPoint~reg0  " "   -1.202              -3.547 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.024              -4.634 P2_addPoint~reg0  " "   -1.024              -4.634 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514231955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.399 " "Worst-case hold slack is -0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -1.844 CLOCK_50  " "   -0.399              -1.844 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 P2_addPoint~reg0  " "    0.351               0.000 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 P1_addPoint~reg0  " "    0.579               0.000 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 clock_divider:msec\|cntr\[10\]  " "    0.658               0.000 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514231980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514231980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514231987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514231996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.500 " "Worst-case minimum pulse width slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514232004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514232004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500             -53.810 CLOCK_50  " "   -0.500             -53.810 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514232004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -86.620 clock_divider:msec\|cntr\[10\]  " "   -0.394             -86.620 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514232004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.094 P2_addPoint~reg0  " "   -0.394              -3.094 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514232004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.068 P1_addPoint~reg0  " "   -0.394              -2.068 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514232004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514232004 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549514232027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514232234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514233961 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234122 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1549514234130 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.375 " "Worst-case setup slack is -4.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.375            -204.711 CLOCK_50  " "   -4.375            -204.711 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.368            -214.618 clock_divider:msec\|cntr\[10\]  " "   -2.368            -214.618 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -1.070 P1_addPoint~reg0  " "   -0.419              -1.070 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388              -1.411 P2_addPoint~reg0  " "   -0.388              -1.411 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 P2_addPoint~reg0  " "    0.165               0.000 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 CLOCK_50  " "    0.173               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 clock_divider:msec\|cntr\[10\]  " "    0.291               0.000 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 P1_addPoint~reg0  " "    0.314               0.000 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.498 " "Worst-case minimum pulse width slack is -0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498              -9.235 CLOCK_50  " "   -0.498              -9.235 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.963 clock_divider:msec\|cntr\[10\]  " "   -0.044              -0.963 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 P2_addPoint~reg0  " "    0.101               0.000 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 P1_addPoint~reg0  " "    0.110               0.000 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234182 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1549514234204 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234513 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1549514234524 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.731 " "Worst-case setup slack is -3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.731            -173.577 CLOCK_50  " "   -3.731            -173.577 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.199            -195.844 clock_divider:msec\|cntr\[10\]  " "   -2.199            -195.844 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357              -0.851 P1_addPoint~reg0  " "   -0.357              -0.851 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -1.123 P2_addPoint~reg0  " "   -0.312              -1.123 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.088 " "Worst-case hold slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.142 CLOCK_50  " "   -0.088              -0.142 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 P2_addPoint~reg0  " "    0.137               0.000 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 clock_divider:msec\|cntr\[10\]  " "    0.263               0.000 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 P1_addPoint~reg0  " "    0.280               0.000 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.495 " "Worst-case minimum pulse width slack is -0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495              -9.104 CLOCK_50  " "   -0.495              -9.104 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.946 clock_divider:msec\|cntr\[10\]  " "   -0.036              -0.946 clock_divider:msec\|cntr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 P2_addPoint~reg0  " "    0.115               0.000 P2_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 P1_addPoint~reg0  " "    0.124               0.000 P1_addPoint~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1549514234595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514234595 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514238798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514238803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5274 " "Peak virtual memory: 5274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549514239007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 06 23:37:19 2019 " "Processing ended: Wed Feb 06 23:37:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549514239007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549514239007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549514239007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514239007 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 237 s " "Quartus Prime Full Compilation was successful. 0 errors, 237 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1549514239837 ""}
