#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Oct  8 18:17:13 2024
# Process ID: 2216
# Current directory: E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.runs/synth_1
# Command line: vivado.exe -log i2c_write.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_write.tcl
# Log file: E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.runs/synth_1/i2c_write.vds
# Journal file: E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.runs/synth_1\vivado.jou
# Running On        :Baris
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i7-9700K CPU @ 3.60GHz
# CPU Frequency     :3600 MHz
# CPU Physical cores:8
# CPU Logical cores :8
# Host memory       :17119 MB
# Swap memory       :4520 MB
# Total Virtual     :21639 MB
# Available Virtual :2958 MB
#-----------------------------------------------------------
source i2c_write.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 515.547 ; gain = 201.121
Command: synth_design -top i2c_write -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9208
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 971.379 ; gain = 452.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2c_write' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:14]
INFO: [Synth 8-638] synthesizing module 'clock_divider_by_100' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_divider_by_100.vhd:10]
INFO: [Synth 8-638] synthesizing module 'clock_divider_by_25' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_divider_by_25.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'clock_divider_by_25' (0#1) [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_divider_by_25.vhd:9]
INFO: [Synth 8-638] synthesizing module 'clock_quarter_divider' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_quarter_divider.vhd:10]
INFO: [Synth 8-226] default block is never used [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_quarter_divider.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'clock_quarter_divider' (0#1) [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_quarter_divider.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'clock_divider_by_100' (0#1) [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/clock_divider_by_100.vhd:10]
WARNING: [Synth 8-614] signal 'present_state' is read in the process but is not in the sensitivity list [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:40]
WARNING: [Synth 8-614] signal 'SDA' is read in the process but is not in the sensitivity list [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:40]
WARNING: [Synth 8-614] signal 'DCLK' is read in the process but is not in the sensitivity list [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'data_index' is read in the process but is not in the sensitivity list [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'i2c_write' (0#1) [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:14]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.914 ; gain = 562.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.914 ; gain = 562.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.914 ; gain = 562.418
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'i2c_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                        000000001 |                             0000
               st0_start |                        000000010 |                             0001
       st1_tx_slave_addr |                        000000100 |                             0010
                st2_ack1 |                        000001000 |                             0011
         st3_tx_reg_addr |                        000010000 |                             0100
                st4_ack2 |                        000100000 |                             0101
             st5_tx_data |                        001000000 |                             0110
                st6_ack3 |                        010000000 |                             0111
                st7_stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'i2c_write'
WARNING: [Synth 8-327] inferring latch for variable 'timer_reg' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.914 ; gain = 562.418
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (timer_reg[2]) is unused and will be removed from module i2c_write.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'timer_reg[2]/Q' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:45]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:45]
WARNING: [Synth 8-3332] Sequential element (timer_reg[1]) is unused and will be removed from module i2c_write.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'timer_reg[1]/Q' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:45]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:45]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:45]
WARNING: [Synth 8-3332] Sequential element (timer_reg[0]) is unused and will be removed from module i2c_write.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1268.738 ; gain = 750.242
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1268.738 ; gain = 750.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I3[1] with 1st driver pin 'i_30/O' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I3[1] with 2nd driver pin 'GND' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net I3[1] is connected to at least one constant driver which has been preserved, other driver is ignored [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I3[0] with 1st driver pin 'i_33/O' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin I3[0] with 2nd driver pin 'GND' [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net I3[0] is connected to at least one constant driver which has been preserved, other driver is ignored [E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.srcs/sources_1/new/i2c_fsm.vhd:47]
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_present_state_reg[8]) is unused and will be removed from module i2c_write.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_present_state_reg[7]) is unused and will be removed from module i2c_write.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_present_state_reg[6]) is unused and will be removed from module i2c_write.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_present_state_reg[5]) is unused and will be removed from module i2c_write.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_present_state_reg[4]) is unused and will be removed from module i2c_write.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_present_state_reg[3]) is unused and will be removed from module i2c_write.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_present_state_reg[2]) is unused and will be removed from module i2c_write.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_present_state_reg[1]) is unused and will be removed from module i2c_write.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_present_state_reg[0]) is unused and will be removed from module i2c_write.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1268.738 ; gain = 750.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1268.738 ; gain = 750.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1268.738 ; gain = 750.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1268.738 ; gain = 750.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1268.738 ; gain = 750.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1268.738 ; gain = 750.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1268.738 ; gain = 750.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |OBUF  |     1|
|3     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     3|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1268.738 ; gain = 750.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1268.738 ; gain = 750.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1268.738 ; gain = 750.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1274.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1380.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 21fa9db2
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 18 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1380.582 ; gain = 865.035
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1380.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/dev/FPGA/Xlinx/communication_protocols_implementation/I2C/I2C_implementation/I2C_implementation.runs/synth_1/i2c_write.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file i2c_write_utilization_synth.rpt -pb i2c_write_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 18:17:49 2024...
