# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dzielnikCLK.srcs/sources_1/new/dzielnikclk.vhd" \

# Do not sort compile order
nosort
