<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW5AST-138B" package="PBGA484A" speed="1" partNumber="GW5AST-LV138PG484AES"/>
    <FileList>
        <File path="E:/Design_Tools/FPGA/Gowin/Gowin_V1.9.9.02_x64/IDE/ipcore/SERDES_IP/IPlib/PCIE/data/pcie_controller_encrypt.v" type="verilog"/>
        <File path="E:/Design_Tools/FPGA/Gowin/Gowin_V1.9.9.02_x64/IDE/ipcore/SERDES_IP/IPlib/PCIE/data/pcie_controller_top.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="1"/>
        <Option type="enable_dsrm" value="0"/>
        <Option type="include_path" value="E:/Design_Tools/FPGA/Gowin/Gowin_V1.9.9.02_x64/IDE/ipcore/SERDES_IP/IPlib/PCIE/data"/>
        <Option type="include_path" value="E:/Downloads/PCIe_demo/pcie_dma_demo/src/serdes/pcie_controller/temp/pcie"/>
        <Option type="output_file" value="pcie_controller.vg"/>
        <Option type="output_template" value="pcie_controller_tmp.v"/>
        <Option type="ram_balance" value="1"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="top_module" value="PCIE_Controller_Top"/>
        <Option type="verilog_language" value="sysv-2017"/>
    </OptionList>
</Project>
