\begin{Frame}{Metrics : IPC}
\begin{columns}[t]
\begin{column}{\BW}
\begin{block}{Instruction per Cycle}
\begin{itemize}
\item How many instruction a RISC processor could run cycle ?
\item Depends on what informations ?
  \begin{itemize}
  \item Number of UAL
  \item Complexity of the scheduler / micro architecture
  \end{itemize}
\item Many reasons to lower parallelism:
  \begin{itemize}
  \item Dependency
  \item Not enough UAL
  \end{itemize}
\end{itemize}

\end{block}

\end{column}
\begin{column}{\BW}
\begin{block}{How to mesure}
  \begin{itemize}
  \item HW counters
    \begin{itemize}
    \item Count instructions
    \item Count cycle
    \end{itemize}
  \end{itemize}
\end{block}

\end{column}

\end{columns}

\end{Frame}

%% Local Variables:
%% mode: latex
%% mode: flyspell
%% coding: utf-8
%% ispell-dictionary: "american"
%% TeX-master: "../../main.tex"
%% End:
