PPA Report for multi_cycle_divider
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 147
FF Count: 36
IO Count: 34
Cell Count: 302

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 167.42 MHz
Reg-to-Reg Critical Path Delay: 5.836 ns

POWER METRICS:
-------------
Total Power Consumption: 0.463 W
