# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config -id {Synth 8-256} -limit 10000
set_msg_config -id {Synth 8-638} -limit 10000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.cache/wt [current_project]
set_property parent.project_path /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/partA.bd
set_property used_in_implementation false [get_files -all /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/ip/partA_processing_system7_0_0/partA_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/ip/partA_axi_gpio_0_1/partA_axi_gpio_0_1_board.xdc]
set_property used_in_implementation false [get_files -all /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/ip/partA_axi_gpio_0_1/partA_axi_gpio_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/ip/partA_axi_gpio_0_1/partA_axi_gpio_0_1.xdc]
set_property used_in_implementation false [get_files -all /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/ip/partA_rst_processing_system7_0_100M_1/partA_rst_processing_system7_0_100M_1_board.xdc]
set_property used_in_implementation false [get_files -all /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/ip/partA_rst_processing_system7_0_100M_1/partA_rst_processing_system7_0_100M_1.xdc]
set_property used_in_implementation false [get_files -all /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/ip/partA_rst_processing_system7_0_100M_1/partA_rst_processing_system7_0_100M_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/ip/partA_auto_pc_0/partA_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/partA_ooc.xdc]
set_property is_locked true [get_files /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/partA.bd]

read_verilog -library xil_defaultlib /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/imports/hdl/partA_wrapper.v
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top partA_wrapper -part xc7z020clg484-1
write_checkpoint -noxdef partA_wrapper.dcp
catch { report_utilization -file partA_wrapper_utilization_synth.rpt -pb partA_wrapper_utilization_synth.pb }
