<<<
[#insns-cvl_nr_re_ew,reftext="Vector whole register load (CVL<NR>RE<EW>.V, VL<NR>RE<EW>.V)"]
==== CVL<NR>RE<EW>.V, VL<NR>RE<EW>.V

Synopsis::
Vector whole register load

pass:attributes,quotes[{cheri_cap_mode_name}] Mnemonics::
`...`

pass:attributes,quotes[{cheri_int_mode_name}] Mnemonics::
`...`

Encoding::
--
TBD
--

Description::
...

Prerequisites for pass:attributes,quotes[{cheri_cap_mode_name}]::
V

Prerequisites for pass:attributes,quotes[{cheri_int_mode_name}]::
V

pass:attributes,quotes[{cheri_cap_mode_name}] Operation::
[source,SAIL,subs="verbatim,quotes"]
--
TBD
--

pass:attributes,quotes[{cheri_int_mode_name}] Operation::
--
TBD
--
