<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2268" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2268{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t2_2268{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_2268{left:96px;bottom:68px;letter-spacing:0.1px;}
#t4_2268{left:69px;bottom:605px;}
#t5_2268{left:95px;bottom:608px;letter-spacing:-0.16px;word-spacing:-1.3px;}
#t6_2268{left:95px;bottom:591px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_2268{left:95px;bottom:574px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_2268{left:95px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_2268{left:95px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_2268{left:69px;bottom:514px;}
#tb_2268{left:95px;bottom:518px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tc_2268{left:95px;bottom:501px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#td_2268{left:95px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_2268{left:95px;bottom:467px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_2268{left:69px;bottom:441px;}
#tg_2268{left:95px;bottom:444px;letter-spacing:-0.17px;word-spacing:-0.88px;}
#th_2268{left:95px;bottom:428px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ti_2268{left:95px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_2268{left:69px;bottom:385px;}
#tk_2268{left:95px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_2268{left:95px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tm_2268{left:95px;bottom:354px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tn_2268{left:69px;bottom:328px;}
#to_2268{left:95px;bottom:331px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tp_2268{left:69px;bottom:273px;letter-spacing:0.12px;}
#tq_2268{left:151px;bottom:273px;letter-spacing:0.16px;word-spacing:0.01px;}
#tr_2268{left:69px;bottom:249px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_2268{left:69px;bottom:232px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tt_2268{left:69px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_2268{left:298px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.08px;}
#tv_2268{left:375px;bottom:1086px;letter-spacing:0.15px;word-spacing:0.02px;}
#tw_2268{left:78px;bottom:1054px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tx_2268{left:179px;bottom:1054px;letter-spacing:-0.11px;}
#ty_2268{left:78px;bottom:1025px;}
#tz_2268{left:179px;bottom:1025px;letter-spacing:-0.11px;}
#t10_2268{left:78px;bottom:996px;}
#t11_2268{left:179px;bottom:996px;letter-spacing:-0.12px;}
#t12_2268{left:78px;bottom:967px;}
#t13_2268{left:179px;bottom:967px;letter-spacing:-0.12px;}
#t14_2268{left:78px;bottom:938px;letter-spacing:-0.11px;}
#t15_2268{left:179px;bottom:938px;letter-spacing:-0.14px;}
#t16_2268{left:78px;bottom:909px;letter-spacing:-0.14px;}
#t17_2268{left:179px;bottom:909px;letter-spacing:-0.11px;}
#t18_2268{left:179px;bottom:894px;letter-spacing:-0.12px;}
#t19_2268{left:78px;bottom:865px;letter-spacing:-0.19px;}
#t1a_2268{left:179px;bottom:865px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_2268{left:78px;bottom:836px;letter-spacing:-0.2px;}
#t1c_2268{left:179px;bottom:836px;letter-spacing:-0.14px;}
#t1d_2268{left:78px;bottom:807px;letter-spacing:-0.21px;}
#t1e_2268{left:179px;bottom:807px;letter-spacing:-0.11px;}
#t1f_2268{left:179px;bottom:791px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1g_2268{left:78px;bottom:762px;letter-spacing:-0.21px;}
#t1h_2268{left:179px;bottom:762px;letter-spacing:-0.11px;}
#t1i_2268{left:78px;bottom:733px;letter-spacing:-0.2px;}
#t1j_2268{left:179px;bottom:733px;letter-spacing:-0.14px;}
#t1k_2268{left:78px;bottom:704px;letter-spacing:-0.21px;}
#t1l_2268{left:179px;bottom:704px;letter-spacing:-0.12px;}
#t1m_2268{left:179px;bottom:689px;letter-spacing:-0.11px;}
#t1n_2268{left:78px;bottom:660px;letter-spacing:-0.14px;}
#t1o_2268{left:179px;bottom:660px;letter-spacing:-0.14px;}

.s1_2268{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s2_2268{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s3_2268{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s4_2268{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_2268{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2268{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_2268{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_2268{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2268" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2268Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2268" style="-webkit-user-select: none;"><object width="935" height="1210" data="2268/2268.svg" type="image/svg+xml" id="pdf2268" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2268" class="t s1_2268">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t2_2268" class="t s2_2268">7-2 </span><span id="t3_2268" class="t s2_2268">Vol. 2D </span>
<span id="t4_2268" class="t s3_2268">• </span><span id="t5_2268" class="t s4_2268">Bit 0 is a lock bit. If the lock bit is clear, an attempt to execute VMXON will cause a general-protection exception. </span>
<span id="t6_2268" class="t s4_2268">Attempting to execute GETSEC[SENTER] when the lock bit is clear will also cause a general-protection </span>
<span id="t7_2268" class="t s4_2268">exception. If the lock bit is set, WRMSR to the IA32_FEATURE_CONTROL MSR will cause a general-protection </span>
<span id="t8_2268" class="t s4_2268">exception. Once the lock bit is set, the MSR cannot be modified until a power-on reset. System BIOS can use </span>
<span id="t9_2268" class="t s4_2268">this bit to provide a setup option for BIOS to disable support for VMX, SMX or both VMX and SMX. </span>
<span id="ta_2268" class="t s3_2268">• </span><span id="tb_2268" class="t s4_2268">Bit 1 enables VMX in SMX operation (between executing the SENTER and SEXIT leaves of GETSEC). If this bit is </span>
<span id="tc_2268" class="t s4_2268">clear, an attempt to execute VMXON in SMX will cause a general-protection exception if executed in SMX </span>
<span id="td_2268" class="t s4_2268">operation. Attempts to set this bit on logical processors that do not support both VMX operation (Chapter 7, </span>
<span id="te_2268" class="t s4_2268">“Safer Mode Extensions Reference”) and SMX operation cause general-protection exceptions. </span>
<span id="tf_2268" class="t s3_2268">• </span><span id="tg_2268" class="t s4_2268">Bit 2 enables VMX outside SMX operation. If this bit is clear, an attempt to execute VMXON will cause a general- </span>
<span id="th_2268" class="t s4_2268">protection exception if executed outside SMX operation. Attempts to set this bit on logical processors that do </span>
<span id="ti_2268" class="t s4_2268">not support VMX operation cause general-protection exceptions. </span>
<span id="tj_2268" class="t s3_2268">• </span><span id="tk_2268" class="t s4_2268">Bits 8 through 14 specify enabled functionality of the SENTER leaf function. Each bit in the field represents an </span>
<span id="tl_2268" class="t s4_2268">enable control for a corresponding SENTER function. Only enabled SENTER leaf functionality can be used when </span>
<span id="tm_2268" class="t s4_2268">executing SENTER. </span>
<span id="tn_2268" class="t s3_2268">• </span><span id="to_2268" class="t s4_2268">Bits 15 specify global enable of all SENTER functionalities. </span>
<span id="tp_2268" class="t s5_2268">7.2.2 </span><span id="tq_2268" class="t s5_2268">SMX Instruction Summary </span>
<span id="tr_2268" class="t s4_2268">System software must first query for available GETSEC leaf functions by executing GETSEC[CAPABILITIES]. The </span>
<span id="ts_2268" class="t s4_2268">CAPABILITIES leaf function returns a bit map of available GETSEC leaves. An attempt to execute an unsupported </span>
<span id="tt_2268" class="t s4_2268">leaf index results in an undefined opcode (#UD) exception. </span>
<span id="tu_2268" class="t s6_2268">Table 7-1. </span><span id="tv_2268" class="t s6_2268">Layout of IA32_FEATURE_CONTROL </span>
<span id="tw_2268" class="t s7_2268">Bit Position </span><span id="tx_2268" class="t s7_2268">Description </span>
<span id="ty_2268" class="t s8_2268">0 </span><span id="tz_2268" class="t s8_2268">Lock bit (0 = unlocked, 1 = locked). When set to '1' further writes to this MSR are blocked. </span>
<span id="t10_2268" class="t s8_2268">1 </span><span id="t11_2268" class="t s8_2268">Enable VMX in SMX operation. </span>
<span id="t12_2268" class="t s8_2268">2 </span><span id="t13_2268" class="t s8_2268">Enable VMX outside SMX operation. </span>
<span id="t14_2268" class="t s8_2268">7:3 </span><span id="t15_2268" class="t s8_2268">Reserved </span>
<span id="t16_2268" class="t s8_2268">14:8 </span><span id="t17_2268" class="t s8_2268">SENTER Local Function Enables: When set, each bit in the field represents an enable control for a corresponding </span>
<span id="t18_2268" class="t s8_2268">SENTER function. </span>
<span id="t19_2268" class="t s8_2268">15 </span><span id="t1a_2268" class="t s8_2268">SENTER Global Enable: Must be set to ‘1’ to enable operation of GETSEC[SENTER]. </span>
<span id="t1b_2268" class="t s8_2268">16 </span><span id="t1c_2268" class="t s8_2268">Reserved </span>
<span id="t1d_2268" class="t s8_2268">17 </span><span id="t1e_2268" class="t s8_2268">SGX Launch Control Enable: Must be set to ‘1’ to enable runtime re-configuration of SGX Launch Control via the </span>
<span id="t1f_2268" class="t s8_2268">IA32_SGXLEPUBKEYHASHn MSR. </span>
<span id="t1g_2268" class="t s8_2268">18 </span><span id="t1h_2268" class="t s8_2268">SGX Global Enable: Must be set to ‘1’ to enable Intel SGX leaf functions. </span>
<span id="t1i_2268" class="t s8_2268">19 </span><span id="t1j_2268" class="t s8_2268">Reserved </span>
<span id="t1k_2268" class="t s8_2268">20 </span><span id="t1l_2268" class="t s8_2268">LMCE On: When set, system software can program the MSRs associated with LMCE to configure delivery of some </span>
<span id="t1m_2268" class="t s8_2268">machine check exceptions to a single logical processor. </span>
<span id="t1n_2268" class="t s8_2268">63:21 </span><span id="t1o_2268" class="t s8_2268">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
