-- VHDL for IBM SMS ALD page 12.12.60.1
-- Title: COMPUTE DISABLE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/29/2020 2:21:27 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_60_1_COMPUTE_DISABLE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		PS_I_RING_10_TIME:	 in STD_LOGIC;
		PS_M_OR_L_OP_CODES:	 in STD_LOGIC;
		PS_E_CH_FORMS_CTRL_OP_CODE:	 in STD_LOGIC;
		PS_I_O_PERCENT_OR_LOZENGE:	 in STD_LOGIC;
		PS_I_RING_3_TIME:	 in STD_LOGIC;
		PS_FORMS_OR_1403_PRT_BUFF_BUSY:	 in STD_LOGIC;
		MS_FORMS_STACKER_GO:	 in STD_LOGIC;
		MS_F_CH_TAPE_CALL:	 in STD_LOGIC;
		MS_1401_CARD_PRINT_IN_PROC:	 in STD_LOGIC;
		MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR:	 in STD_LOGIC;
		PS_I_RING_5_TIME:	 in STD_LOGIC;
		PS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_1:	 in STD_LOGIC;
		MS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		MS_F_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_SPECIAL_STOP_LATCH:	 in STD_LOGIC;
		MS_E_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_F_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_E_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_E_CH_TAPE_CALL:	 in STD_LOGIC;
		PS_E_CH_BUSY_BUS:	 in STD_LOGIC;
		MS_UNIT_CONTROL_INST_RO_DELAY:	 in STD_LOGIC;
		MS_E_CYCLE_REQUIRED:	 in STD_LOGIC;
		PS_FILE_OP:	 in STD_LOGIC;
		MS_E_CH_DIGIT_ADVANCE:	 in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA:	 in STD_LOGIC;
		PS_PERCENT_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_1401_UNIT_CTRL_DELAY:	 in STD_LOGIC;
		MS_E2_REG_FULL:	 in STD_LOGIC;
		MS_1401_M_OR_L_TAPE_DELAY:	 in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE_STAR_1412_19:	 in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE_JRJ:	 in STD_LOGIC;
		MS_E_CH_INT_END_OF_XFER_DELAYED:	 in STD_LOGIC;
		PS_E_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_E_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_E1_REG_FULL:	 in STD_LOGIC;
		PS_E_CH_INPUT_MODE:	 in STD_LOGIC;
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH:	 in STD_LOGIC;
		PS_E_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_Q_OR_V_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_COMP_DSBLE_E_CH:	 in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE:	 out STD_LOGIC);
end ALD_12_12_60_1_COMPUTE_DISABLE_ACC;

architecture behavioral of ALD_12_12_60_1_COMPUTE_DISABLE_ACC is 

	signal OUT_4A_C: STD_LOGIC;
	signal OUT_2A_G: STD_LOGIC;
	signal OUT_4B_P: STD_LOGIC;
	signal OUT_3B_E: STD_LOGIC;
	signal OUT_2B_P: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_5D_G: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_3D_E: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_4E_K: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_5F_P: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_3F_R: STD_LOGIC;
	signal OUT_5G_F: STD_LOGIC;
	signal OUT_3G_R: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;
	signal OUT_5H_E: STD_LOGIC;
	signal OUT_4H_B: STD_LOGIC;
	signal OUT_3H_B: STD_LOGIC;
	signal OUT_4I_K: STD_LOGIC;
	signal OUT_3I_D: STD_LOGIC;
	signal OUT_2I_C: STD_LOGIC;
	signal OUT_DOT_5E: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;
	signal OUT_DOT_2G: STD_LOGIC;
	signal OUT_DOT_2B: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;

begin

	OUT_4A_C <= NOT(PS_E_CH_FORMS_CTRL_OP_CODE AND PS_1401_MODE );
	OUT_2A_G <= NOT(PS_M_OR_L_OP_CODES AND PS_I_O_PERCENT_OR_LOZENGE );
	OUT_4B_P <= NOT(PS_FORMS_OR_1403_PRT_BUFF_BUSY AND PS_I_RING_3_TIME );
	OUT_3B_E <= NOT(MS_F_CH_TAPE_CALL AND MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR AND MS_FORMS_STACKER_GO );
	OUT_2B_P <= NOT(PS_I_RING_10_TIME AND OUT_2C_C );
	OUT_4C_C <= NOT(PS_I_RING_5_TIME AND PS_E_CH_IN_PROCESS AND PS_BRANCH_ON_STATUS_CH_1 );
	OUT_3C_E <= NOT(MS_1401_CARD_PRINT_IN_PROC AND OUT_DOT_5E AND OUT_DOT_4B );
	OUT_2C_C <= NOT(MS_E_CH_IN_PROCESS AND MS_F_CH_IN_PROCESS );
	OUT_5D_G <= NOT(MS_E_CH_OVLP_IN_PROCESS AND MS_F_CH_OVLP_IN_PROCESS );
	OUT_4D_C <= NOT(OUT_5D_G AND PS_SPECIAL_STOP_LATCH );
	OUT_3D_E <= NOT(OUT_4C_C AND OUT_4D_C AND MS_E_CH_UNOVLP_IN_PROCESS );
	OUT_5E_C <= NOT(PS_1401_MODE AND PS_E_CH_BUSY_BUS );
	OUT_4E_K <= NOT(PS_1401_MODE AND PS_E_CH_BUSY_BUS );
	OUT_3E_D <= NOT(OUT_DOT_2B AND MS_E_CH_TAPE_CALL AND MS_UNIT_CONTROL_INST_RO_DELAY );
	OUT_5F_P <= NOT(PS_FILE_OP AND MS_E_CH_DIGIT_ADVANCE );
	OUT_4F_C <= NOT(PS_I_RING_5_TIME AND PS_E_CH_SELECT_TAPE_DATA AND PS_PERCENT_TYPE_OP_CODES );
	OUT_3F_R <= NOT MS_E_CYCLE_REQUIRED;
	OUT_5G_F <= NOT MS_E2_REG_FULL;
	OUT_3G_R <= NOT OUT_DOT_5G;
	OUT_2G_D <= NOT(OUT_DOT_4F AND MS_1401_UNIT_CTRL_DELAY AND MS_1401_M_OR_L_TAPE_DELAY );
	OUT_5H_E <= NOT(MS_E_CH_INT_END_OF_XFER_DELAYED AND PS_E_CH_OUTPUT_MODE AND PS_E_CH_OVLP_IN_PROCESS );
	OUT_4H_B <= NOT PS_E1_REG_FULL;
	OUT_3H_B <= NOT OUT_DOT_4H;
	OUT_4I_K <= NOT(PS_E_CH_OVLP_IN_PROCESS AND PS_E_CH_INPUT_MODE );
	OUT_3I_D <= NOT(PS_E_CH_IN_PROCESS AND PS_E_CH_2ND_ADDR_TRF AND PS_Q_OR_V_SYMBOL_OP_MODIFIER );
	OUT_2I_C <= NOT(OUT_3I_D AND MS_COMP_DSBLE_E_CH AND MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH );
	OUT_DOT_5E <= OUT_5E_C OR OUT_5F_P;
	OUT_DOT_4H <= OUT_4H_B OR OUT_4I_K;
	OUT_DOT_5G <= OUT_5G_F OR OUT_5H_E;
	OUT_DOT_4F <= OUT_4E_K OR OUT_4F_C;
	OUT_DOT_2G <= OUT_3B_E OR OUT_3C_E OR OUT_3D_E OR OUT_3E_D OR OUT_3F_R OR OUT_3G_R OR OUT_2G_D OR PS_COMP_DISABLE_CYCLE_STAR_1412_19 OR PS_COMP_DISABLE_CYCLE_JRJ OR OUT_3H_B OR OUT_2I_C;
	OUT_DOT_2B <= OUT_2A_G OR OUT_2B_P;
	OUT_DOT_4B <= OUT_4A_C OR OUT_4B_P;

	PS_COMP_DISABLE_CYCLE <= OUT_DOT_2G;


end;
