Release 12.4 Map M.81d (nt)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -w -pr b -ol high -timing -detail
system.ngd system.pcf 
Target Device  : xc5vfx30t
Target Package : ff665
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.52.76.2 $
Mapped Date    : Thu Feb 24 16:17:51 2011

Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin
   connected to top level port fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin has
   been removed.
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 35 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a0e6a697) REAL time: 38 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a0e6a697) REAL time: 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:43aa089f) REAL time: 38 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:c24ccb4d) REAL time: 38 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:c24ccb4d) REAL time: 1 mins 19 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:c24ccb4d) REAL time: 1 mins 20 secs 

Phase 7.2  Initial Clock and IO Placement

.......


There are 8 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 1 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 1/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 8  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 4 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y7" ;
NET "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by
"BUFIO_X0Y8"
INST "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y8" ;
NET "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y10" ;
NET "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y11" ;
NET "DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM_16Mx32/DDR2_SDRAM_16Mx32/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:73461a42) REAL time: 1 mins 21 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:73461a42) REAL time: 1 mins 21 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:73461a42) REAL time: 1 mins 21 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:73461a42) REAL time: 1 mins 21 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:73461a42) REAL time: 1 mins 21 secs 

Phase 12.8  Global Placement
............................
......................................................................................................................................
.................................................................................
.............................................................................................
..................................................................................
....................................................................
................
Phase 12.8  Global Placement (Checksum:ab581e67) REAL time: 1 mins 50 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:ab581e67) REAL time: 1 mins 50 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:ab581e67) REAL time: 1 mins 50 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:b4707b9d) REAL time: 2 mins 37 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:b4707b9d) REAL time: 2 mins 37 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:b4707b9d) REAL time: 2 mins 38 secs 

Total REAL time to Placer completion: 2 mins 38 secs 
Total CPU  time to Placer completion: 2 mins 31 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:367 - The signal <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    9
Slice Logic Utilization:
  Number of Slice Registers:                 3,734 out of  20,480   18%
    Number used as Flip Flops:               3,734
  Number of Slice LUTs:                      3,361 out of  20,480   16%
    Number used as logic:                    3,201 out of  20,480   15%
      Number using O6 output only:           2,994
      Number using O5 output only:              40
      Number using O5 and O6:                  167
    Number used as Memory:                     153 out of   6,080    2%
      Number used as Dual Port RAM:             14
        Number using O6 output only:             6
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           135
        Number using O6 output only:           135
    Number used as exclusive route-thru:         7
  Number of route-thrus:                        51
    Number using O6 output only:                45
    Number using O5 output only:                 4
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 2,229 out of   5,120   43%
  Number of LUT Flip Flop pairs used:        5,118
    Number with an unused Flip Flop:         1,384 out of   5,118   27%
    Number with an unused LUT:               1,757 out of   5,118   34%
    Number of fully used LUT-FF pairs:       1,977 out of   5,118   38%
    Number of unique control sets:             569
    Number of slice register sites lost
      to control set restrictions:           1,233 out of  20,480    6%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       189 out of     360   52%
    Number of LOCed IOBs:                      189 out of     189  100%
    IOB Flip Flops:                            305

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       7 out of      68   10%
    Number using BlockRAM only:                  6
    Number using FIFO only:                      1
    Total primitives used:
      Number of 36k BlockRAM used:               6
      Number of 36k FIFO used:                   1
    Total Memory used (KB):                    252 out of   2,448   10%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
  Number of IDELAYCTRLs:                         2 out of      12   16%
  Number of BUFIOs:                              4 out of      40   10%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PPC440s:                             1 out of       1  100%

Average Fanout of Non-Clock Nets:                3.37

Peak Memory Usage:  385 MB
Total REAL time to MAP completion:  2 mins 45 secs 
Total CPU time to MAP completion:   2 mins 37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.
