xpm_cdc.sv,systemverilog,xpm,../../../../../../../tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
fifo_generator_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../elec3342_prj_tmpl.srcs/sources_1/ip/fifo_generator_0_1/fifo_generator_0_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
