v 4
file "/users/enseig/owliu/M1SESI/VLSI/PROJET/DEC/" "testbench/REG_tb.vhdl" "feb91167a617733409f3afb9d0f4c4e3c465f6df" "20231115190001.880":
  entity reg_tb at 1( 0) + 0 on 164;
  architecture struct of reg_tb at 8( 100) + 0 on 165;
file "/users/enseig/owliu/M1SESI/VLSI/PROJET/DEC/" "src/DEC.vhdl" "3acd1043695d96ccbf0ad2b17d640594ef0c2326" "20231115190001.707":
  entity dec at 1( 0) + 0 on 161;
file "/users/enseig/owliu/M1SESI/VLSI/PROJET/DEC/" "src/REG.vhdl" "bddd787bb8779ac790f6b3a48b593b932577ae9a" "20231115190001.788":
  entity reg at 1( 0) + 0 on 162;
  architecture behavior of reg at 69( 1727) + 0 on 163;
