###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID smdp-c2sd-08.thapar.edu)
#  Generated on:      Thu Jan 22 18:03:08 2026
#  Design:            asic_top
#  Command:           report_timing -early -path_type full_clock -max_paths 10 -nworst 1 > tempus_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin u_core/mem_16bit_buffer_reg[7]/CK 
Endpoint:   u_core/mem_16bit_buffer_reg[7]/D (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/mem_16bit_buffer_reg[7]/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
+ Hold                         -0.083
+ Phase Shift                   0.000
= Required Time                -0.083
  Arrival Time                  0.211
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      -                               clk ^        -          -      0.000    -0.294  
      u_core/CTS_ccl_a_buf_00068      A ^ -> Y ^   CLKBUFX20  0.000  0.000    -0.294  
      u_core/CTS_ccl_a_buf_00031      A ^ -> Y ^   CLKBUFX12  0.000  0.000    -0.294  
      u_core/mem_16bit_buffer_reg[7]  CK ^ -> Q ^  SDFFHQX1   0.211  0.211    -0.083  
      u_core/mem_16bit_buffer_reg[7]  D ^          SDFFHQX1   0.000  0.211    -0.083  
      --------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------
      Instance                        Arc         Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                               clk ^       -          -      0.000    0.294  
      u_core/CTS_ccl_a_buf_00068      A ^ -> Y ^  CLKBUFX20  0.000  0.000    0.294  
      u_core/CTS_ccl_a_buf_00031      A ^ -> Y ^  CLKBUFX12  0.000  0.000    0.294  
      u_core/mem_16bit_buffer_reg[7]  CK ^        SDFFHQX1   0.000  0.000    0.294  
      -------------------------------------------------------------------------------
Path 2: MET Hold Check with Pin u_core/mem_16bit_buffer_reg[6]/CK 
Endpoint:   u_core/mem_16bit_buffer_reg[6]/D (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/mem_16bit_buffer_reg[6]/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
+ Hold                         -0.083
+ Phase Shift                   0.000
= Required Time                -0.083
  Arrival Time                  0.211
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      -                               clk ^        -          -      0.000    -0.295  
      u_core/CTS_ccl_a_buf_00068      A ^ -> Y ^   CLKBUFX20  0.000  0.000    -0.295  
      u_core/CTS_ccl_a_buf_00031      A ^ -> Y ^   CLKBUFX12  0.000  0.000    -0.295  
      u_core/mem_16bit_buffer_reg[6]  CK ^ -> Q ^  SDFFHQX1   0.211  0.211    -0.083  
      u_core/mem_16bit_buffer_reg[6]  D ^          SDFFHQX1   0.000  0.211    -0.083  
      --------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------
      Instance                        Arc         Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                               clk ^       -          -      0.000    0.295  
      u_core/CTS_ccl_a_buf_00068      A ^ -> Y ^  CLKBUFX20  0.000  0.000    0.295  
      u_core/CTS_ccl_a_buf_00031      A ^ -> Y ^  CLKBUFX12  0.000  0.000    0.295  
      u_core/mem_16bit_buffer_reg[6]  CK ^        SDFFHQX1   0.000  0.000    0.295  
      -------------------------------------------------------------------------------
Path 3: MET Hold Check with Pin u_core/mem_16bit_buffer_reg[12]/CK 
Endpoint:   u_core/mem_16bit_buffer_reg[12]/D (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/mem_16bit_buffer_reg[12]/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
+ Hold                         -0.084
+ Phase Shift                   0.000
= Required Time                -0.084
  Arrival Time                  0.216
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                                clk ^        -          -      0.000    -0.300  
      u_core/CTS_ccl_a_buf_00068       A ^ -> Y ^   CLKBUFX20  0.000  0.000    -0.300  
      u_core/CTS_ccl_a_buf_00031       A ^ -> Y ^   CLKBUFX12  0.000  0.000    -0.300  
      u_core/mem_16bit_buffer_reg[12]  CK ^ -> Q ^  SDFFHQX1   0.216  0.216    -0.084  
      u_core/mem_16bit_buffer_reg[12]  D ^          SDFFHQX1   0.000  0.216    -0.084  
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------
      Instance                         Arc         Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      -                                clk ^       -          -      0.000    0.300  
      u_core/CTS_ccl_a_buf_00068       A ^ -> Y ^  CLKBUFX20  0.000  0.000    0.300  
      u_core/CTS_ccl_a_buf_00031       A ^ -> Y ^  CLKBUFX12  0.000  0.000    0.300  
      u_core/mem_16bit_buffer_reg[12]  CK ^        SDFFHQX1   0.000  0.000    0.300  
      --------------------------------------------------------------------------------
Path 4: MET Hold Check with Pin u_core/mem_16bit_buffer_reg[9]/CK 
Endpoint:   u_core/mem_16bit_buffer_reg[9]/D (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/mem_16bit_buffer_reg[9]/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
+ Hold                         -0.084
+ Phase Shift                   0.000
= Required Time                -0.084
  Arrival Time                  0.218
  Slack Time                    0.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      -                               clk ^        -          -      0.000    -0.302  
      u_core/CTS_ccl_a_buf_00068      A ^ -> Y ^   CLKBUFX20  0.000  0.000    -0.302  
      u_core/CTS_ccl_a_buf_00031      A ^ -> Y ^   CLKBUFX12  0.000  0.000    -0.302  
      u_core/mem_16bit_buffer_reg[9]  CK ^ -> Q ^  SDFFHQX1   0.218  0.218    -0.084  
      u_core/mem_16bit_buffer_reg[9]  D ^          SDFFHQX1   0.000  0.218    -0.084  
      --------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------
      Instance                        Arc         Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                               clk ^       -          -      0.000    0.302  
      u_core/CTS_ccl_a_buf_00068      A ^ -> Y ^  CLKBUFX20  0.000  0.000    0.302  
      u_core/CTS_ccl_a_buf_00031      A ^ -> Y ^  CLKBUFX12  0.000  0.000    0.302  
      u_core/mem_16bit_buffer_reg[9]  CK ^        SDFFHQX1   0.000  0.000    0.302  
      -------------------------------------------------------------------------------
Path 5: MET Hold Check with Pin u_core/clear_prefetched_high_word_q_reg/CK 
Endpoint:   u_core/clear_prefetched_high_word_q_reg/D (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/clear_prefetched_high_word_q_reg/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
+ Hold                         -0.084
+ Phase Shift                   0.000
= Required Time                -0.084
  Arrival Time                  0.220
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------------------
      Instance                                 Arc          Cell       Delay  Arrival  Required  
                                                                              Time     Time  
      -----------------------------------------------------------------------------------------
      -                                        clk ^        -          -      0.000    -0.303  
      u_core/CTS_ccl_a_buf_00068               A ^ -> Y ^   CLKBUFX20  0.000  0.000    -0.303  
      u_core/CTS_ccl_a_buf_00039               A ^ -> Y ^   CLKBUFX12  0.000  0.000    -0.303  
      u_core/clear_prefetched_high_word_q_reg  CK ^ -> Q ^  SDFFHQX1   0.220  0.220    -0.084  
      u_core/clear_prefetched_high_word_q_reg  D ^          SDFFHQX1   0.000  0.220    -0.084  
      -----------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ----------------------------------------------------------------------------------------
      Instance                                 Arc         Cell       Delay  Arrival  Required  
                                                                             Time     Time  
      ----------------------------------------------------------------------------------------
      -                                        clk ^       -          -      0.000    0.303  
      u_core/CTS_ccl_a_buf_00068               A ^ -> Y ^  CLKBUFX20  0.000  0.000    0.303  
      u_core/CTS_ccl_a_buf_00039               A ^ -> Y ^  CLKBUFX12  0.000  0.000    0.303  
      u_core/clear_prefetched_high_word_q_reg  CK ^        SDFFHQX1   0.000  0.000    0.303  
      ----------------------------------------------------------------------------------------
Path 6: MET Hold Check with Pin u_core/count_cycle_reg[0]/CK 
Endpoint:   u_core/count_cycle_reg[0]/RN (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/count_cycle_reg[0]/QN (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
+ Hold                         -0.074
+ Phase Shift                   0.000
= Required Time                -0.074
  Arrival Time                  0.230
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      -----------------------------------------------------------------------------
      Instance                    Arc           Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                           clk ^         -          -      0.000    -0.304  
      u_core/CTS_ccl_a_buf_00068  A ^ -> Y ^    CLKBUFX20  0.000  0.000    -0.304  
      u_core/CTS_ccl_a_buf_00055  A ^ -> Y ^    CLKBUFX12  0.000  0.000    -0.304  
      u_core/count_cycle_reg[0]   CK ^ -> QN ^  DFFTRX1    0.230  0.230    -0.074  
      u_core/count_cycle_reg[0]   RN ^          DFFTRX1    0.000  0.230    -0.074  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           clk ^       -          -      0.000    0.304  
      u_core/CTS_ccl_a_buf_00068  A ^ -> Y ^  CLKBUFX20  0.000  0.000    0.304  
      u_core/CTS_ccl_a_buf_00055  A ^ -> Y ^  CLKBUFX12  0.000  0.000    0.304  
      u_core/count_cycle_reg[0]   CK ^        DFFTRX1    0.000  0.000    0.304  
      ---------------------------------------------------------------------------
Path 7: MET Hold Check with Pin u_core/mem_16bit_buffer_reg[10]/CK 
Endpoint:   u_core/mem_16bit_buffer_reg[10]/D (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/mem_16bit_buffer_reg[10]/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
+ Hold                         -0.084
+ Phase Shift                   0.000
= Required Time                -0.084
  Arrival Time                  0.221
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                                clk ^        -          -      0.000    -0.305  
      u_core/CTS_ccl_a_buf_00068       A ^ -> Y ^   CLKBUFX20  0.000  0.000    -0.305  
      u_core/CTS_ccl_a_buf_00031       A ^ -> Y ^   CLKBUFX12  0.000  0.000    -0.305  
      u_core/mem_16bit_buffer_reg[10]  CK ^ -> Q ^  SDFFHQX1   0.221  0.221    -0.084  
      u_core/mem_16bit_buffer_reg[10]  D ^          SDFFHQX1   0.000  0.221    -0.084  
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------
      Instance                         Arc         Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      -                                clk ^       -          -      0.000    0.305  
      u_core/CTS_ccl_a_buf_00068       A ^ -> Y ^  CLKBUFX20  0.000  0.000    0.305  
      u_core/CTS_ccl_a_buf_00031       A ^ -> Y ^  CLKBUFX12  0.000  0.000    0.305  
      u_core/mem_16bit_buffer_reg[10]  CK ^        SDFFHQX1   0.000  0.000    0.305  
      --------------------------------------------------------------------------------
Path 8: MET Hold Check with Pin u_core/mem_16bit_buffer_reg[11]/CK 
Endpoint:   u_core/mem_16bit_buffer_reg[11]/D (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/mem_16bit_buffer_reg[11]/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
+ Hold                         -0.084
+ Phase Shift                   0.000
= Required Time                -0.084
  Arrival Time                  0.222
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      ---------------------------------------------------------------------------------
      Instance                         Arc          Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                                clk ^        -          -      0.000    -0.305  
      u_core/CTS_ccl_a_buf_00068       A ^ -> Y ^   CLKBUFX20  0.000  0.000    -0.305  
      u_core/CTS_ccl_a_buf_00031       A ^ -> Y ^   CLKBUFX12  0.000  0.000    -0.305  
      u_core/mem_16bit_buffer_reg[11]  CK ^ -> Q ^  SDFFHQX1   0.221  0.221    -0.084  
      u_core/mem_16bit_buffer_reg[11]  D ^          SDFFHQX1   0.000  0.222    -0.084  
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      --------------------------------------------------------------------------------
      Instance                         Arc         Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      -                                clk ^       -          -      0.000    0.305  
      u_core/CTS_ccl_a_buf_00068       A ^ -> Y ^  CLKBUFX20  0.000  0.000    0.305  
      u_core/CTS_ccl_a_buf_00031       A ^ -> Y ^  CLKBUFX12  0.000  0.000    0.305  
      u_core/mem_16bit_buffer_reg[11]  CK ^        SDFFHQX1   0.000  0.000    0.305  
      --------------------------------------------------------------------------------
Path 9: MET Hold Check with Pin u_core/mem_16bit_buffer_reg[3]/CK 
Endpoint:   u_core/mem_16bit_buffer_reg[3]/D (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/mem_16bit_buffer_reg[3]/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
+ Hold                         -0.084
+ Phase Shift                   0.000
= Required Time                -0.084
  Arrival Time                  0.224
  Slack Time                    0.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      -                               clk ^        -          -      0.000    -0.308  
      u_core/CTS_ccl_a_buf_00068      A ^ -> Y ^   CLKBUFX20  0.000  0.000    -0.308  
      u_core/CTS_ccl_a_buf_00031      A ^ -> Y ^   CLKBUFX12  0.000  0.000    -0.308  
      u_core/mem_16bit_buffer_reg[3]  CK ^ -> Q ^  SDFFHQX1   0.224  0.224    -0.084  
      u_core/mem_16bit_buffer_reg[3]  D ^          SDFFHQX1   0.000  0.224    -0.084  
      --------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------
      Instance                        Arc         Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                               clk ^       -          -      0.000    0.308  
      u_core/CTS_ccl_a_buf_00068      A ^ -> Y ^  CLKBUFX20  0.000  0.000    0.308  
      u_core/CTS_ccl_a_buf_00031      A ^ -> Y ^  CLKBUFX12  0.000  0.000    0.308  
      u_core/mem_16bit_buffer_reg[3]  CK ^        SDFFHQX1   0.000  0.000    0.308  
      -------------------------------------------------------------------------------
Path 10: MET Hold Check with Pin u_core/mem_16bit_buffer_reg[1]/CK 
Endpoint:   u_core/mem_16bit_buffer_reg[1]/D (^) checked with  leading edge of 'core_clk'
Beginpoint: u_core/mem_16bit_buffer_reg[1]/Q (^) triggered by  leading edge of 'core_clk'
Path Groups: {core_clk}
Other End Arrival Time          0.000
+ Hold                         -0.084
+ Phase Shift                   0.000
= Required Time                -0.084
  Arrival Time                  0.224
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
      --------------------------------------------------------------------------------
      Instance                        Arc          Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      -                               clk ^        -          -      0.000    -0.309  
      u_core/CTS_ccl_a_buf_00068      A ^ -> Y ^   CLKBUFX20  0.000  0.000    -0.309  
      u_core/CTS_ccl_a_buf_00031      A ^ -> Y ^   CLKBUFX12  0.000  0.000    -0.309  
      u_core/mem_16bit_buffer_reg[1]  CK ^ -> Q ^  SDFFHQX1   0.224  0.224    -0.084  
      u_core/mem_16bit_buffer_reg[1]  D ^          SDFFHQX1   0.000  0.224    -0.084  
      --------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
      -------------------------------------------------------------------------------
      Instance                        Arc         Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      -                               clk ^       -          -      0.000    0.309  
      u_core/CTS_ccl_a_buf_00068      A ^ -> Y ^  CLKBUFX20  0.000  0.000    0.309  
      u_core/CTS_ccl_a_buf_00031      A ^ -> Y ^  CLKBUFX12  0.000  0.000    0.309  
      u_core/mem_16bit_buffer_reg[1]  CK ^        SDFFHQX1   0.000  0.000    0.309  
      -------------------------------------------------------------------------------

