Release 14.7 par P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

localhost.localdomain::  Fri Aug 02 18:32:50 2019

par -w -intstyle ise -ol high -mt off toplevel_map.ncd toplevel.ncd
toplevel.pcf 


Constraints file: toplevel.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "toplevel" is an NCD, version 3.2, device xc6slx16, package csg324, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2016-11-22".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,096 out of  18,224   11%
    Number used as Flip Flops:               2,078
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               17
  Number of Slice LUTs:                      4,179 out of   9,112   45%
    Number used as logic:                    4,059 out of   9,112   44%
      Number using O6 output only:           3,141
      Number using O5 output only:             212
      Number using O5 and O6:                  706
      Number used as ROM:                        0
    Number used as Memory:                      76 out of   2,176    3%
      Number used as Dual Port RAM:             24
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 20
      Number used as Single Port RAM:           16
        Number using O6 output only:            16
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            36
        Number using O6 output only:            17
        Number using O5 output only:             0
        Number using O5 and O6:                 19
    Number used exclusively as route-thrus:     44
      Number with same-slice register load:     19
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,421 out of   2,278   62%
  Number of MUXCYs used:                     1,020 out of   4,556   22%
  Number of LUT Flip Flop pairs used:        4,478
    Number with an unused Flip Flop:         2,532 out of   4,478   56%
    Number with an unused LUT:                 299 out of   4,478    6%
    Number of fully used LUT-FF pairs:       1,647 out of   4,478   36%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       117 out of     232   50%
    Number of LOCed IOBs:                      117 out of     117  100%
    IOB Flip Flops:                              4
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        29 out of      32   90%
  Number of RAMB8BWERs:                          1 out of      64    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             2 out of      32    6%
    Number used as BUFIO2FBs:                    2
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   4 out of     248    1%
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            5 out of      32   15%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal joy1_p7_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal joy1_p9_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal joy2_p2_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal joy2_p3_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal joy2_p6_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal joy2_p7_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal joy2_p9_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal flash_miso_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal sd_cd_n_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal btn_reset_n_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cart_data_i<0>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cart_data_i<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cart_data_i<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cart_data_i<3>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cart_data_i<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cart_data_i<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cart_data_i<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cart_data_i<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Mram_debug_mem3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Mram_debug_mem4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Mram_debug_mem2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Mram_debug_mem1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal Mram_debug_mem5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 27031 unrouted;      REAL time: 11 secs 

Phase  2  : 23044 unrouted;      REAL time: 14 secs 

Phase  3  : 9375 unrouted;      REAL time: 33 secs 

Phase  4  : 10197 unrouted; (Setup:2137152, Hold:106, Component Switching Limit:0)     REAL time: 44 secs 

Updating file: toplevel.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:2452143, Hold:86, Component Switching Limit:0)     REAL time: 2 mins 5 secs 

Phase  6  : 0 unrouted; (Setup:2452143, Hold:86, Component Switching Limit:0)     REAL time: 2 mins 55 secs 

Phase  7  : 0 unrouted; (Setup:2452143, Hold:86, Component Switching Limit:0)     REAL time: 2 mins 55 secs 

Phase  8  : 0 unrouted; (Setup:2452143, Hold:86, Component Switching Limit:0)     REAL time: 2 mins 55 secs 

Phase  9  : 0 unrouted; (Setup:2452143, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase 10  : 0 unrouted; (Setup:2419028, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 58 secs 
Total REAL time to Router completion: 2 mins 58 secs 
Total CPU time to Router completion: 2 mins 54 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             vid_clk |  BUFGMUX_X2Y4| No   |  239 |  0.061     |  1.134      |
+---------------------+--------------+------+------+------------+-------------+
|        hdmi_clk_25M | BUFGMUX_X2Y10| No   |  296 |  0.064     |  1.137      |
+---------------------+--------------+------+------+------------+-------------+
|a2601Instance/ms_A26 |              |      |      |            |             |
|01/tia_inst/phi1_BUF |              |      |      |            |             |
|                   G |  BUFGMUX_X2Y2| No   |   70 |  0.063     |  1.135      |
+---------------------+--------------+------+------+------------+-------------+
|       hdmi_clk_2_5x |  BUFGMUX_X2Y1| No   |   36 |  0.052     |  1.124      |
+---------------------+--------------+------+------+------------+-------------+
|     hdmi_clk_125M_p | BUFGMUX_X2Y12| No   |   15 |  0.608     |  1.690      |
+---------------------+--------------+------+------+------------+-------------+
|     hdmi_clk_125M_n |  BUFGMUX_X3Y8| No   |    4 |  0.031     |  1.751      |
+---------------------+--------------+------+------+------------+-------------+
|a2601Instance/ms_A26 |              |      |      |            |             |
|    01/tia_inst/phi0 |         Local|      |   82 |  2.161     |  2.877      |
+---------------------+--------------+------+------+------------+-------------+
|a2601Instance/ms_A26 |              |      |      |            |             |
|01/tia_inst/vid_clk_ |              |      |      |            |             |
|             dvdr<3> |         Local|      |   88 |  2.757     |  3.581      |
+---------------------+--------------+------+------+------------+-------------+
|host_reset_n_host_de |              |      |      |            |             |
|  bug_arm_AND_1927_o |         Local|      |    1 |  0.000     |  0.602      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 2419028 (Setup: 2419028, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_pll_hdmi_instance_clkout0 = PERIOD TIM | SETUP       |   -32.223ns|   569.357ns|     256|     2257734
  EGRP "pll_hdmi_instance_clkout0"          | HOLD        |     0.365ns|            |       0|           0
  TS_clock_50_i / 0.54 HIGH 50%             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_pll_575_instance_clkfx = PERIOD TIMEGR | SETUP       |    -3.793ns|   222.248ns|      45|       79738
  P "pll_575_instance_clkfx"         TS_clo | HOLD        |     0.302ns|            |       0|           0
  ck_50_i / 1.15 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_pll_hdmi_instance_clkout3 = PERIOD TIM | SETUP       |    -2.697ns|    76.853ns|     102|       81556
  EGRP "pll_hdmi_instance_clkout3"          | HOLD        |     0.327ns|            |       0|           0
  TS_clock_50_i / 1.35 HIGH 50%             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_hdmi_instance_clkout1 = PERIOD TIM | SETUP       |     2.782ns|     4.625ns|       0|           0
  EGRP "pll_hdmi_instance_clkout1"          | HOLD        |     0.119ns|            |       0|           0
  TS_clock_50_i / 2.7 HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_hdmi_instance_clkout2 = PERIOD TIM | MINPERIOD   |     4.741ns|     2.666ns|       0|           0
  EGRP "pll_hdmi_instance_clkout2"          |             |            |            |        |            
  TS_clock_50_i / 2.7 PHASE 3.7037037 ns HI |             |            |            |        |            
  GH 50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_50_i = PERIOD TIMEGRP "clock_50_ | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
  i" 20 ns HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clock_50_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clock_50_i                  |     20.000ns|      8.000ns|    307.453ns|            0|          403|           
0|3097506564524317175557412377906380800|
| TS_pll_575_instance_clkfx     |     17.391ns|    222.248ns|          N/A|           45|            0|      1439726|            0|
| TS_pll_hdmi_instance_clkout3  |     14.815ns|     76.853ns|          N/A|          102|            0|         2555|            0|
| TS_pll_hdmi_instance_clkout1  |      7.407ns|      4.625ns|          N/A|            0|            0|          236|            0|
| TS_pll_hdmi_instance_clkout0  |     37.037ns|    569.357ns|          N/A|          256|           
0|3097506564524317175557412377906380800|            0|
| TS_pll_hdmi_instance_clkout2  |      7.407ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 3 secs 
Total CPU time to PAR completion: 2 mins 58 secs 

Peak Memory Usage:  714 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 403 errors found.

Number of error messages: 0
Number of warning messages: 26
Number of info messages: 0

Writing design to file toplevel.ncd



PAR done!
