# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 222 10/21/2009 SJ Web Edition
# Date created = 19:45:19  March 28, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		small8_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
set_global_assignment -name TOP_LEVEL_ENTITY top_level_s8
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:45:19  MARCH 28, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 9.1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name SEARCH_PATH alu/
set_global_assignment -name SEARCH_PATH controller/
set_global_assignment -name SEARCH_PATH cpu/
set_global_assignment -name SEARCH_PATH ir/
set_global_assignment -name SEARCH_PATH pc_mar_ix/
set_global_assignment -name SEARCH_PATH xdr_ydr/
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name VHDL_FILE alu_s8.vhd
set_global_assignment -name LL_ROOT_REGION ON -entity small8 -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -entity small8 -section_id "Root Region"
set_global_assignment -name VHDL_FILE internalArch_s8.vhd
set_global_assignment -name VHDL_FILE tristate.vhd
set_global_assignment -name VHDL_FILE bus_9source.vhd
set_global_assignment -name VHDL_FILE reg_s8.vhd
set_global_assignment -name VHDL_FILE reg.vhd
set_global_assignment -name LL_ROOT_REGION ON -entity alu_s8 -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -entity alu_s8 -section_id "Root Region"
set_global_assignment -name VHDL_FILE externalArch_s8.vhd
set_global_assignment -name VHDL_FILE bus_10source.vhd
set_global_assignment -name VHDL_FILE bus_16source.vhd
set_global_assignment -name VHDL_FILE mux4x1.vhd
set_global_assignment -name VHDL_FILE inc_decBlk.vhd
set_global_assignment -name QIP_FILE ram.qip
set_global_assignment -name VHDL_FILE mux2x1.vhd
set_global_assignment -name VHDL_FILE constants_lib_s8.vhd
set_global_assignment -name VHDL_FILE regWidth_s8.vhd
set_global_assignment -name VHDL_FILE top_level_s8.vhd
set_global_assignment -name VHDL_FILE decoder7seg.vhd
set_global_assignment -name VHDL_FILE ctrl_s8.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name VHDL_FILE decoder_s8.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top