$date
	Mon Oct 19 03:53:50 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! Q_BAR_3 $end
$var wire 1 " Q_BAR_2 $end
$var wire 1 # Q_BAR_1 $end
$var wire 1 $ Q_3 $end
$var wire 1 % Q_2 $end
$var wire 1 & Q_1 $end
$var reg 1 ' CLK $end
$var reg 1 ( D $end
$var reg 1 ) RST $end
$scope module uut $end
$var wire 1 ' clk $end
$var wire 1 ( d $end
$var wire 1 ) rst $end
$var reg 1 & q_1 $end
$var reg 1 % q_2 $end
$var reg 1 $ q_3 $end
$var reg 1 # q_bar_1 $end
$var reg 1 " q_bar_2 $end
$var reg 1 ! q_bar_3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
x&
x%
x$
x#
x"
x!
$end
#10
1!
0$
1#
0&
1"
0%
1'
#15
1(
#20
0'
#25
0(
#30
1'
#40
0'
#45
1(
#50
0!
1$
0#
1&
0"
1%
1'
#60
0'
#65
0(
#70
1!
0$
1"
0%
1#
0&
1'
#75
1(
#80
0(
0'
#85
1(
#90
0!
1$
0#
1&
0"
1%
1'
#100
0'
#105
1!
0$
1)
#110
1"
0%
1'
#120
0'
#125
0)
#130
0!
1$
0"
1%
1'
#140
0'
#145
