conferences:
     -
        title: "Using Undervolting as an On-Device Defense Against Adversarial Machine Learning Attacks"
        authors: "Saikat Majumdar, Mohammad Hossein Samavatian, Kristin Barber, Radu Teodorescu"
        where: "IEEE International Symposium on Hardware Oriented Security and Trust (HOST), December 2021"
        link: "http://web.cse.ohio-state.edu/~teodorescu.1/resources/IEEE_HOST_2021_paper_74-3.pdf"

     -
        title: "IntroSpectre: A Pre-Silicon Framework for Discovery and Analysis of Transient Execution Vulnerabilities"
        authors: "Moein Ghaniyoun, Kristin Barber, Yinqian Zhang, Radu Teodorescu"
        where: "International Symposium on Computer Architecture (ISCA), June 2021"
        link: "http://web.cse.ohio-state.edu/~teodorescu.1/resources/introspectre-isca2021.pdf"

     -
        title: "Fused DSConv: Optimizing Sparse CNN Inference for Execution on Edge Devices"
        authors: "Jia Guo, Gagan Agrawal, Radu Teodorescu"
        where: "IEEE/ACM International Symposium on Cluster, Cloud and Internet Computing, (CCGrid), May 2021"
        link: ""
        
     -
        title: "RNNFast: An Accelerator for Recurrent Neural Networks Using Domain Wall Memory"
        authors: "Mohammad Samavatian, Anys Bacha, Li Zhou, Radu Teodorescu"
        where: " ACM Journal on Emerging Technologies in Computing Systems, (JETC) 2020"
        link: "https://dl.acm.org/doi/fullHtml/10.1145/3399670"
        
     -
        title: "A Pattern-Based API for Mapping Applications to a Hierarchy of Multi-Core Devices"
        authors: "Jia Guo, Radu Teodorescu, Gagan Agrawal"
        where: "IEEE/ACM International Symposium on Cluster, Cloud and Internet Computing (CCGrid), May 2020"
        link: "https://ieeexplore.ieee.org/document/9139746"
        
     -
        title: "SPEECHMINER: A Framework for Investigating and Measuring Speculative Execution Vulnerabilities"
        authors: "Yuan Xiao, Yinqian Zhang, Radu Teodorescu"
        where: "Network and Distributed System Security Symposium (NDSS), 2020"
        link: "https://www.ndss-symposium.org/ndss-paper/speechminer-a-framework-for-investigating-and-measuring-speculative-execution-vulnerabilities/"
        
     -
        title: "Adaptive parallel execution of deep neural networks on heterogeneous edge devices"
        authors: "Li Zhou, Mohammad Samavatian, Anys Bacha, Saikat Majumdar, Radu Teodorescu"
        where: "ACM/IEEE Symposium on Edge Computing, (SEC), 2019"
        link: "https://dl.acm.org/doi/10.1145/3318216.3363312"
        
     -
        title: "SpecShield: Shielding Speculative Data from Microarchitectural Covert Channels"
        authors: "Kristin Barber, Anys Bacha, Li Zhou, Yinqian Zhang, Radu Teodorescu"
        where: "International Conference on Parallel Architectures and Compilation Techniques (PACT), September 2019"
        link: "http://web.cse.ohio-state.edu/~teodorescu.1/resources/papers/specshield_pact2019.pdf"
        
     -
        title: "Isolating Speculative Data to Prevent Transient Execution Attacks"
        authors: "Kristin Barber, Anys Bacha, Li Zhou, Yinqian Zhang, Radu Teodorescu"
        where: "Computer Architecture Letters (CAL), 2019"
        link: "https://ieeexplore.ieee.org/document/8714070"
        
     -
        title: "C-Graph: A highly efficient concurrent graph reachability query framework"
        authors: "Li Zhou, Ren Chen, Yinglong Xia, Radu Teodorescu"
        where: "International Conference on Parallel Processing (ICPP), 2018"
        link: "https://dl.acm.org/doi/10.1145/3225058.3225136"
        
     -
        title: "NVCool: When Non-Volatile Caches Meet Cold Boot Attacks"
        authors: "Xiang Pan, Anys Bacha, Spencer Rudolph, Li Zhou, Yinqian Zhang, Radu Teodorescu"
        where: "IEEE International Conference on Computer Design (ICCD), 2018"
        link: "https://ieeexplore.ieee.org/document/8615722"
        
     -
        title: "Respin: Rethinking Near-Threshold Multiprocessor Design with Non-Volatile Memory"
        authors: "Xiang Pan, Anys Bacha and Radu Teodorescu"
        where: "IEEE International Parallel and Distributed Processing Symposium (IPDPS), May 2017"
        link: "https://ieeexplore.ieee.org/document/7967116"
        
     -
        title: "On Using the Roofline Model with Lower Bounds on Data Movement"
        authors: "Venmugil Elango, Naser Sedaghati, Fabrice Rastello, Louis-Noel Pouchet, J. Ramanujam, Radu Teodorescu,P. Sadayappan"
        where: "HiPEAC, European Network on High-performance Embedded Architecture and Compilation, 2017"
        link: "https://dl.acm.org/doi/10.1145/2693656"
        
     -
        title: "Opportunistically Reassigning Power Allocation between Processor and Memory in 3D Stacks"
        authors: "Dimitrios Skarlatos, Renji Thomas, Aditya Agrawal, Shibin Qin, Robert Pilawa, Ulya Karpuzcu, Radu Teodorescu, Nam Sung Kim, Josep Torrellas, Snatch"
        where: "International Symposium on Microarchitecture (MICRO), October 2016"
        link: ""
        
     -
        title: "One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation, USENIX Security'16"
        authors: "Yuan Xiao, Xiaokuan Zhang, Yinqian Zhang, Radu Teodorescu"
        where: "USENIX Security'16, August 2016"
        link: "https://www.usenix.org/system/files/conference/usenixsecurity16/sec16_paper_xiao.pdf"
        
     -
        title: "EmerGPU: Understanding and Mitigating Resonance-Induced Voltage Noise in GPU Architectures"
        authors: "Renji Thomas, Naser Sedaghati, Radu Teodorescu"
        where: "International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2016"
        link: "http://ieeexplore.ieee.org/document/7482076/"
        
     -
        title: "Core Tunneling: Variation-Aware Voltage Noise Mitigation in GPUs"
        authors: "Renji Thomas, Kristin Barber, Naser Sedaghati, Li Zhou, Radu Teodorescu"
        where: "International Symposium on High-Performance Computer Architecture (HPCA), March 2016"
        link: "http://www.cse.ohio-state.edu/~teodores/download/papers/thomas_hpca2016.pdf"
        
     -
        title: "Authenticache: Harnessing Cache ECC for System Authentication"
        authors: "Anys Bacha and Radu Teodorescu"
        where: "International Symposium on Microarchitecture (MICRO), December 2015"
        link: "http://www.cse.ohio-state.edu/~teodores/download/papers/bacha-micro15.pdf"
        
     -
        title: "Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors"
        authors: "Anys Bacha and Radu Teodorescu"
        where: "International Symposium on Microarchitecture (MICRO), December 2014"
        link: ""
        
     -
        title: "NVSleep: Using Non-Volatile Memory to Enable Fast Sleep/Wakeup of Idle Cores"
        authors: "Xiang Pan and Radu Teodorescu"
        where: "IEEE International Conference on Computer Design (ICCD), October 2014"
        link: ""
        

     -
        title: "Dynamic Reduction of Voltage Margins by Leveraging On-chip ECC in Itanium II Processors"
        authors: "Anys Bacha and Radu Teodorescu"
        where: "International Symposium on Computer Architecture (ISCA), June 2013"
        link: "http://www.cse.ohio-state.edu/~teodores/download/papers/bacha-isca13.pdf"


     -
        title: "VRSync: Characterizing and Eliminating Synchronization-Induced Voltage Emergencies in Many-core Processors"
        authors: "Timothy N. Miller, Renji Thomas, Xiang Pan, Radu Teodorescu"
        where: "International Symposium on Computer Architecture (ISCA), June 2012"
        link: "http://www.cse.ohio-state.edu/~teodores/download/papers/vrsync-isca12.pdf"


     -
        title: "Runtime failure rate targeting for energy-efficient reliability in chip microprocessors"
        authors: "Timothy Miller, Nagarjuna Surapaneni, Radu Teodorescu"
        where: "Concurrency and Computation: Practice and Experience (CCPE), July 2012"
        link: "http://onlinelibrary.wiley.com/doi/10.1002/cpe.2898/abstract"


     -
        title: "Booster: Reactive Core Acceleration for Mitigating the Effects of Process Variation and Application Imbalance in Low-Voltage Chips"
        authors: "Timothy N. Miller, Xiang Pan, Renji Thomas, Naser Sedaghati, Radu Teodorescu"
        where: "International Symposium on High-Performance Computer Architecture (HPCA), February 2012"
        link: "http://www.cse.ohio-state.edu/~teodores/download/papers/booster-hpca12.pdf"


     -
        title: "Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units"
        authors: "Timothy Miller, Renji Thomas and Radu Teodorescu"
        where: "IEEE Computer Architecture Letters (CAL), 2012"
        link: "http://www.cse.ohio-state.edu/~teodores/download/papers/ntcvar-cal12.pdf"


     -
        title: "StVEC: A Vector Instruction Extension for High Performance Stencil Computation"
        authors: "Naser Sedaghati, Renji Thomas, Louis-Noel Pouchet, Radu Teodorescu, P. Sadayappan"
        where: "International Conference on Parallel Architectures and Compilation Techniques (PACT), October 2011"
        link: "http://www.cse.ohio-state.edu/~sedaghat/download/sedaghati_pact_11.pdf"


     -
        title: "Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches"
        authors: "Timothy Miller, James Dinan, Renji Thomas, Bruce Adcock and Radu Teodorescu"
        where: "International Symposium on Microarchitecture (MICRO), December 2010"
        link: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/parichute-micro2010.pdf"


     -
        title: "Flexible Error Protection for Energy Efficient Reliable Architectures"
        authors: "Timothy Miller, Nagarjuna Surapaneni and Radu Teodorescu"
        where: "International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), Petr√≥polis, Brazil, October 2010"
        link: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/flexarch-sbac10.pdf"


     -
        title: "Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors"
        authors: "Radu Teodorescu and Josep Torrellas"
        where: "35th International Symposium on Computer Architecture (ISCA), June 2008"
        link: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-ISCA08.pdf"


     -
        title: "VARIUS: A Model of Parameter Variation and Resulting Timing Errors for Microarchitects"
        authors: "Smruti R. Sarangi, Brian Greskamp, Radu Teodorescu, Jun Nakano, Abhishek Tiwari and Josep Torrellas"
        where: "IEEE Transactions on Semiconductor Manufacturing (IEEE TSM), February 2008"
        link: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/varius-tsm.pdf"


     -
        title: "Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing"
        authors: "Radu Teodorescu, Jun Nakano, Abhishek Tiwari and Josep Torrellas"
        where: "40th International Symposium on Microarchitecture (MICRO), December 2007"
        link: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/dfgbb-micro07.pdf"


     -
        title: "HARD: Hardware-Assisted Lockset-based Race Detection"
        authors: "Pin Zhou, Radu Teodorescu and Yuanyuan Zhou"
        where: "IEEE International Symposium on High-Performance Computer Architecture (HPCA), February 2007"
        link: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/hard-HPCA07.pdf"


     -
        title: "SWICH: A Prototype for Efficient Cache-Level Checkpointing and Rollback"
        authors: "Radu Teodorescu, Jun Nakano, Josep Torrellas"
        where: "IEEE Micro, vol. 26, Sept/Oct, 2006"
        link: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-SWICH.pdf"


     -
        title: "Prototyping Architectural Support for Program Rollback Using FPGAs"
        authors: "Radu Teodorescu and Josep Torrellas"
        where: "IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), April 2005"
        link: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-FCCM05.pdf"


     -
        title: "Integrated Medical Imaging Environment"
        authors: "Nedevschi, S., Teodorescu, R., Gyongyi, Z., Nedevschi, S., Jr., Leuca, A. and Olinic, D."
        where: "International Conference on Automation, Quality, and Testing, Robotics, May 2002"
        link: ""


     -
        title: "Distributed system for medical image acquisition, processing, storage, and retrieval"
        authors: "Nedevschi, S., Gyongyi, Z., Teodorescu, R., Nedevschi, S., Jr. and Olinic, D."
        where: "First RoEduNet Conference, April 2002"
        link: ""


     -
        title: "Retrieval of DICOM ultrasound images based on structured medical description"
        authors: "Nedevschi, S., Salomie, I., Gyongyi, Z., Teodorescu, R., Nedevschi, S., Jr. and Olinic, D."
        where: "International Conference on Emerging Telecommunications Technologies and Applications, October 2001"
        link: ""


     -
        title: "E-environment for medical image processing"
        authors: "Nedevschi, S., Gyongyi, Z., Teodorescu, R., Nedevschi, S., Jr. and Olinic, D."
        where: "Electronic Business on the Internet, October 2001"
        link: ""


     -
        title: "Feature based retrieval of echocardiographic images using DICOM structured reporting"
        authors: "Nedevschi, S., Olinic, D., Gyongyi, Z., Teodorescu, R. and Nedevschi, S., Jr."
        where: "IEEE Computers in Cardiology, September 2001"
        link: ""
