{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448912600210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448912600242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 11:43:19 2015 " "Processing started: Mon Nov 30 11:43:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448912600242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448912600242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448912600242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1448912604446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/D_FF.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912605834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912605834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4x16.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder4x16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4x16 " "Found entity 1: decoder4x16" {  } { { "decoder4x16.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/decoder4x16.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912605989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912605989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux16_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606153 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux16_1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912606153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5x32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder5x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5x32 " "Found entity 1: decoder5x32" {  } { { "decoder5x32.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/decoder5x32.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606291 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5x32_testbench " "Found entity 2: decoder5x32_testbench" {  } { { "decoder5x32.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/decoder5x32.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912606291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_32 " "Found entity 1: DFF_32" {  } { { "DFF_32.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/DFF_32.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606498 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_32_testbench " "Found entity 2: DFF_32_testbench" {  } { { "DFF_32.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/DFF_32.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912606498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_32 " "Found entity 1: mux32_32" {  } { { "mux32_32.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux32_32.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606649 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_32_testbench " "Found entity 2: mux32_32_testbench" {  } { { "mux32_32.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux32_32.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912606649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/regfile.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606787 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/regfile.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912606787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux32_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606921 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux32_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912606921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912606921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2x4.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder2x4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "decoder2x4.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/decoder2x4.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912607065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroflag.sv 2 2 " "Found 2 design units, including 2 entities, in source file zeroflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroFlag " "Found entity 1: zeroFlag" {  } { { "zeroFlag.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/zeroFlag.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607204 ""} { "Info" "ISGN_ENTITY_NAME" "2 zeroFlag_testbench " "Found entity 2: zeroFlag_testbench" {  } { { "zeroFlag.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/zeroFlag.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912607204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor32Bit " "Found entity 1: nor32Bit" {  } { { "nor32Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/nor32Bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607346 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor32Bit_testbench " "Found entity 2: nor32Bit_testbench" {  } { { "nor32Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/nor32Bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912607346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor32_1 " "Found entity 1: nor32_1" {  } { { "nor32_1.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/nor32_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607475 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor32_1_testbench " "Found entity 2: nor32_1_testbench" {  } { { "nor32_1.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/nor32_1.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912607475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_32Bit " "Found entity 1: mux4_1_32Bit" {  } { { "mux4_1_32Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux4_1_32Bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912607611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux4_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607741 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux4_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912607741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1Bit " "Found entity 1: mux2_1Bit" {  } { { "mux2_1Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux2_1Bit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607868 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1Bit_testbench " "Found entity 2: mux2_1Bit_testbench" {  } { { "mux2_1Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux2_1Bit.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912607868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_32bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_32Bit " "Found entity 1: mux2_1_32Bit" {  } { { "mux2_1_32Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux2_1_32Bit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607997 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_32Bit_testbench " "Found entity 2: mux2_1_32Bit_testbench" {  } { { "mux2_1_32Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux2_1_32Bit.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912607997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912607997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608128 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux2_1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912608128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcsltu.sv 2 2 " "Found 2 design units, including 2 entities, in source file calcsltu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calcSltu " "Found entity 1: calcSltu" {  } { { "calcSltu.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/calcSltu.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608257 ""} { "Info" "ISGN_ENTITY_NAME" "2 calcSltu_testbench " "Found entity 2: calcSltu_testbench" {  } { { "calcSltu.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/calcSltu.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912608257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alubit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alubit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUbit " "Found entity 1: ALUbit" {  } { { "ALUbit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/ALUbit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912608385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/alu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608508 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUStimulus " "Found entity 2: ALUStimulus" {  } { { "alu.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/alu.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912608508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder32Bit " "Found entity 1: adder32Bit" {  } { { "adder32Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/adder32Bit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608635 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder32Bit_testbench " "Found entity 2: adder32Bit_testbench" {  } { { "adder32Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/adder32Bit.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912608635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/adder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608764 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_testbench " "Found entity 2: adder_testbench" {  } { { "adder.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/adder.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912608764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/dataMem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912608892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912608892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/InstructionMem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609027 ""} { "Info" "ISGN_ENTITY_NAME" "2 instrmemstimulus " "Found entity 2: instrmemstimulus" {  } { { "InstructionMem.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/InstructionMem.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912609027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/CPU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609150 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_testbench " "Found entity 2: CPU_testbench" {  } { { "CPU.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/CPU.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912609150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.sv 2 2 " "Found 2 design units, including 2 entities, in source file controls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "controls.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/controls.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609273 ""} { "Info" "ISGN_ENTITY_NAME" "2 controls_testbench " "Found entity 2: controls_testbench" {  } { { "controls.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/controls.sv" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912609273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder30bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder30bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder30Bit " "Found entity 1: adder30Bit" {  } { { "adder30bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/adder30bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609496 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder30Bit_testbench " "Found entity 2: adder30Bit_testbench" {  } { { "adder30bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/adder30bit.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912609496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_30bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_30bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_30Bit " "Found entity 1: mux2_1_30Bit" {  } { { "mux2_1_30Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux2_1_30Bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609729 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_30Bit_testbench " "Found entity 2: mux2_1_30Bit_testbench" {  } { { "mux2_1_30Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux2_1_30Bit.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912609729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_5bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_5bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_5Bit " "Found entity 1: mux2_1_5Bit" {  } { { "mux2_1_5Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux2_1_5Bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609897 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_5Bit_testbench " "Found entity 2: mux2_1_5Bit_testbench" {  } { { "mux2_1_5Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/mux2_1_5Bit.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912609897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912609897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPath " "Found entity 1: dataPath" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/dataPath.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912610034 ""} { "Info" "ISGN_ENTITY_NAME" "2 dataPath_testbench " "Found entity 2: dataPath_testbench" {  } { { "dataPath.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/dataPath.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912610034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912610034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextnd.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextnd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtnd " "Found entity 1: signExtnd" {  } { { "signExtnd.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/signExtnd.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912610172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912610172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathtest.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapathtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataPathTEST " "Found entity 1: dataPathTEST" {  } { { "dataPathTEST.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/dataPathTEST.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912610310 ""} { "Info" "ISGN_ENTITY_NAME" "2 dataPathTEST_testbench " "Found entity 2: dataPathTEST_testbench" {  } { { "dataPathTEST.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/dataPathTEST.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912610310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912610310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912610632 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_testbench " "Found entity 2: PC_testbench" {  } { { "PC.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/PC.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912610632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912610632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrfu.sv 2 2 " "Found 2 design units, including 2 entities, in source file instrfu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrFU " "Found entity 1: instrFU" {  } { { "instrFU.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/instrFU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912610851 ""} { "Info" "ISGN_ENTITY_NAME" "2 instrFU_testbench " "Found entity 2: instrFU_testbench" {  } { { "instrFU.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/instrFU.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912610851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912610851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file register32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register32Bit " "Found entity 1: register32Bit" {  } { { "register32Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/register32Bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912611062 ""} { "Info" "ISGN_ENTITY_NAME" "2 register32Bit_testbench " "Found entity 2: register32Bit_testbench" {  } { { "register32Bit.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/register32Bit.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912611062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912611062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecontrols.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecontrols.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineControls " "Found entity 1: PipelineControls" {  } { { "PipelineControls.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/PipelineControls.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912611195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912611195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rt RT DecodeReg.sv(5) " "Verilog HDL Declaration information at DecodeReg.sv(5): object \"Rt\" differs only in case from object \"RT\" in the same scope" {  } { { "DecodeReg.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/DecodeReg.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448912611452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD DecodeReg.sv(5) " "Verilog HDL Declaration information at DecodeReg.sv(5): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "DecodeReg.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/DecodeReg.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1448912611458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeReg " "Found entity 1: DecodeReg" {  } { { "DecodeReg.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/DecodeReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912611489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912611489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912611837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912611837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912611985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912611985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelineexecute.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipelineexecute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineExecute " "Found entity 1: PipelineExecute" {  } { { "PipelineExecute.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/PipelineExecute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912612131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912612131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipelinemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineMem " "Found entity 1: PipelineMem" {  } { { "PipelineMem.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/PipelineMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912612308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912612308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinedecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipelinedecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineDecode " "Found entity 1: PipelineDecode" {  } { { "PipelineDecode.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/PipelineDecode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448912612532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448912612532 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "writeRegAddr DecodeReg.sv(1) " "Verilog HDL error at DecodeReg.sv(1): object \"writeRegAddr\" is not declared" {  } { { "DecodeReg.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/DecodeReg.sv" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1448912612573 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "WriteRegAddr DecodeReg.sv(5) " "Verilog HDL Module Declaration error at DecodeReg.sv(5): top module port \"WriteRegAddr\" is not found in the port list" {  } { { "DecodeReg.sv" "" { Text "U:/EE471labs/lab4.3/LAB4/DecodeReg.sv" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1448912612573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE471labs/lab4.3/LAB4/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE471labs/lab4.3/LAB4/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1448912613237 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448912613876 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 30 11:43:33 2015 " "Processing ended: Mon Nov 30 11:43:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448912613876 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448912613876 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448912613876 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448912613876 ""}
