/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [22:0] celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(in_data[129] & celloutsig_1_3z);
  assign celloutsig_1_18z = ~(celloutsig_1_16z & celloutsig_1_0z);
  assign celloutsig_1_3z = ~in_data[167];
  assign celloutsig_0_0z = ~((in_data[90] | in_data[45]) & in_data[5]);
  assign celloutsig_1_0z = ~((in_data[179] | in_data[123]) & in_data[168]);
  assign celloutsig_1_13z = ~((celloutsig_1_12z[6] | celloutsig_1_8z[16]) & celloutsig_1_11z);
  assign celloutsig_0_17z = ~((1'h0 | celloutsig_0_10z) & (1'h0 | 1'h0));
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_0z);
  assign celloutsig_0_11z = celloutsig_0_15z[10] | ~(celloutsig_0_5z);
  assign celloutsig_1_2z = celloutsig_1_1z ^ celloutsig_1_0z;
  reg [15:0] _11_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _11_ <= 16'h0000;
    else _11_ <= { 3'h7, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_27z };
  assign out_data[15:0] = _11_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= { in_data[157:154], celloutsig_1_0z, celloutsig_1_0z };
  reg [13:0] _13_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 14'h0000;
    else _13_ <= { celloutsig_1_7z[1:0], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_2z, _00_ };
  assign out_data[109:96] = _13_;
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z } / { 1'h1, in_data[125:109], celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_8z[14:13], celloutsig_0_15z[16] } > { celloutsig_0_5z, 1'h0, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[162:157] || in_data[182:177];
  assign celloutsig_0_13z = celloutsig_0_0z & ~(1'h0);
  assign celloutsig_0_4z = - { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_9z = - celloutsig_0_4z[2:0];
  assign celloutsig_0_27z = - { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[83:81], celloutsig_0_0z } !== { in_data[41], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_14z = { celloutsig_1_8z[9:2], celloutsig_1_11z } !== { _00_[4:1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_7z = { in_data[41:39], celloutsig_0_5z, celloutsig_0_2z } !== { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, 1'h0 };
  assign celloutsig_0_20z = { in_data[62:50], celloutsig_0_17z } !== { celloutsig_0_14z[19:18], 5'h00, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_1_6z = { in_data[179:171], celloutsig_1_1z, celloutsig_1_1z } | { in_data[171:164], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_11z = celloutsig_1_3z & celloutsig_1_4z;
  assign celloutsig_1_16z = celloutsig_1_0z & celloutsig_1_10z;
  assign celloutsig_0_5z = celloutsig_0_3z & celloutsig_0_4z[2];
  assign celloutsig_0_33z = ~^ { celloutsig_0_8z[4:1], 1'h1 };
  assign celloutsig_1_10z = ~^ { celloutsig_1_7z[5:3], celloutsig_1_0z };
  assign celloutsig_1_15z = ~^ { _00_[5:2], _00_, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_18z[2], celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_0_18z = 4'hf >> { celloutsig_0_15z[6:5], 1'h1, celloutsig_0_15z[3] };
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_2z } >>> celloutsig_0_18z[2:0];
  assign celloutsig_0_24z = { celloutsig_0_15z[12:8], celloutsig_0_21z } >>> { celloutsig_0_15z[9], celloutsig_0_8z[4], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_1_7z = { celloutsig_1_6z[2], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z } - { in_data[189], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_6z[10:3], celloutsig_1_0z, celloutsig_1_0z } ^ { in_data[150:147], _00_ };
  assign celloutsig_0_2z = ~((in_data[90] & in_data[35]) | (in_data[36] & in_data[51]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign { celloutsig_0_8z[2:1], celloutsig_0_8z[16:13], celloutsig_0_15z[16:9], celloutsig_0_8z[4:3] } = { celloutsig_0_5z, celloutsig_0_5z, in_data[30:17] } ~^ { in_data[4:3], in_data[18:5] };
  assign celloutsig_0_12z[8:4] = in_data[29:25] ~^ { celloutsig_0_4z[2:1], celloutsig_0_9z };
  assign celloutsig_0_14z[22:18] = { celloutsig_0_10z, celloutsig_0_4z } ^ celloutsig_0_12z[8:4];
  assign { celloutsig_0_15z[6:5], celloutsig_0_15z[20:17], celloutsig_0_15z[8:7], celloutsig_0_15z[3:0] } = { celloutsig_0_8z[2:1], celloutsig_0_8z[16:13], celloutsig_0_8z[4:3], celloutsig_0_4z } | { celloutsig_0_9z[2:1], celloutsig_0_14z[21:18], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_12z[3:0] = 4'hf;
  assign celloutsig_0_14z[17:0] = { 17'h00000, celloutsig_0_13z };
  assign celloutsig_0_15z[4] = 1'h1;
  assign { celloutsig_0_8z[12:5], celloutsig_0_8z[0] } = { celloutsig_0_15z[16:9], 1'h1 };
  assign { out_data[128], out_data[32] } = { celloutsig_1_18z, celloutsig_0_33z };
endmodule
