$date
	Sun Oct 23 08:40:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#679331
b11 !
1"
#679334
b11 &
b11 %
1$
#679335
0"
#679338
b1010 &
b1010 %
#679342
b101 &
b101 %
#679346
b10000 &
b10000 %
#679350
b1000 &
b1000 %
#679354
b100 &
b100 %
#679358
b10 &
b10 %
#679362
b1 &
b1 %
1#
#679366
b0 &
0#
b0 %
0$
#1706712
b1000 !
1"
#1706714
b1000 &
b1000 %
1$
#1706715
0"
#1706718
b100 &
b100 %
#1706722
b10 &
b10 %
#1706726
b1 &
1#
b1 %
#1706730
b0 &
b0 %
0#
0$
#2629891
b11000 !
1"
#2629894
b11000 &
b11000 %
1$
#2629895
0"
#2629898
b1100 &
b1100 %
#2629902
b110 &
b110 %
#2629906
b11 &
b11 %
#2629910
b1010 &
b1010 %
#2629914
b101 &
b101 %
#2629918
b10000 &
b10000 %
#2629922
b1000 &
b1000 %
#2629926
b100 &
b100 %
#2629930
b10 &
b10 %
#2629934
b1 &
1#
b1 %
#2629938
b0 &
b0 %
0#
0$
#4500012
