// Seed: 2473130884
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  assign module_1.id_1 = 0;
  inout tri1 id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1'b0 == id_4;
endmodule
module module_1 ();
  id_1 :
  assert property (@(posedge id_1) (1))
  else $signed(94);
  ;
  logic id_2;
  assign id_2 = id_1 ? 1 : id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1
  );
  generate
    assign id_1 = 1'h0;
  endgenerate
endmodule
