

================================================================
== Vitis HLS Report for 'latnrm_Pipeline_VITIS_LOOP_24_2'
================================================================
* Date:           Mon Jul 28 11:39:42 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        latnrm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.607 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|       23|  35.000 ns|  0.115 us|    7|   23|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_24_2  |        5|       21|         5|          2|          1|  1 ~ 9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 8 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_269 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_55"   --->   Operation 10 'read' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_270 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_54"   --->   Operation 11 'read' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_271 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_53"   --->   Operation 12 'read' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_272 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_52"   --->   Operation 13 'read' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_273 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_51"   --->   Operation 14 'read' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_274 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_50"   --->   Operation 15 'read' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_275 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_49"   --->   Operation 16 'read' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_276 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_48"   --->   Operation 17 'read' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_277 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_47"   --->   Operation 18 'read' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_278 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_46"   --->   Operation 19 'read' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_279 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_45"   --->   Operation 20 'read' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_280 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_44"   --->   Operation 21 'read' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_281 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_43"   --->   Operation 22 'read' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_282 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_42"   --->   Operation 23 'read' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_283 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_41"   --->   Operation 24 'read' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_284 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_40"   --->   Operation 25 'read' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_285 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_39"   --->   Operation 26 'read' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_286 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_38"   --->   Operation 27 'read' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_287 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_37"   --->   Operation 28 'read' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_288 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_36"   --->   Operation 29 'read' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_289 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_35"   --->   Operation 30 'read' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_290 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_34"   --->   Operation 31 'read' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_291 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_33"   --->   Operation 32 'read' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_292 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_32"   --->   Operation 33 'read' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_293 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_31"   --->   Operation 34 'read' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_294 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_30"   --->   Operation 35 'read' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_295 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_29"   --->   Operation 36 'read' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_296 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_28"   --->   Operation 37 'read' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_297 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_27"   --->   Operation 38 'read' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_298 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_26"   --->   Operation 39 'read' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_299 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_25"   --->   Operation 40 'read' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_300 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_24"   --->   Operation 41 'read' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j_1"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22.0"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%j = load i6 %j_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 44 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.61ns)   --->   "%icmp_ln24 = icmp_ult  i6 %j, i6 33" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 46 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_119 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 9, i64 5"   --->   Operation 47 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc22.0.VITIS_LOOP_33_3_crit_edge.exitStub, void %for.inc22.0.split_ifconv" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 48 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.66ns)   --->   "%d_assign_1 = mux i32 @_ssdm_op_Mux.ap_auto.33f32.i6, i32 %tmp_276, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_275, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_274, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_273, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_272, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_271, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_270, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_269, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp, i6 %j" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 49 'mux' 'd_assign_1' <Predicate = (icmp_ln24)> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [2/2] (1.54ns)   --->   "%d_3 = fpext i32 %d_assign_1"   --->   Operation 50 'fpext' 'd_3' <Predicate = (icmp_ln24)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln24 = or i6 %j, i6 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 51 'or' 'or_ln24' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.61ns)   --->   "%icmp_ln24_1 = icmp_ult  i6 %or_ln24, i6 33" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 52 'icmp' 'icmp_ln24_1' <Predicate = (icmp_ln24)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24_1, void %for.inc22.0.VITIS_LOOP_33_3_crit_edge.exitStub, void %for.inc22.1_ifconv" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 53 'br' 'br_ln24' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.81ns)   --->   "%d_assign_3 = mux i32 @_ssdm_op_Mux.ap_auto.29f32.i6, i32 %tmp_300, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_299, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_298, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_297, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_296, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_295, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_294, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_293, i6 %j" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 54 'mux' 'd_assign_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.81> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [2/2] (1.54ns)   --->   "%d = fpext i32 %d_assign_3"   --->   Operation 55 'fpext' 'd' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.81ns)   --->   "%d_assign_6 = mux i32 @_ssdm_op_Mux.ap_auto.29f32.i6, i32 %tmp_292, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_291, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_290, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_289, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_288, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_287, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_286, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_285, i6 %j" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 56 'mux' 'd_assign_6' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.81> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.81ns)   --->   "%d_assign_8 = mux i32 @_ssdm_op_Mux.ap_auto.29f32.i6, i32 %tmp_284, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_283, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_282, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_281, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_280, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_279, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_278, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_277, i6 %j" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 57 'mux' 'd_assign_8' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.81> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 58 [1/2] (1.54ns)   --->   "%d_3 = fpext i32 %d_assign_1"   --->   Operation 58 'fpext' 'd_3' <Predicate = (icmp_ln24)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ireg_3 = bitcast i64 %d_3"   --->   Operation 59 'bitcast' 'ireg_3' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln544 = trunc i64 %ireg_3"   --->   Operation 60 'trunc' 'trunc_ln544' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%neg_src_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 61 'bitselect' 'neg_src_95' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62"   --->   Operation 62 'partselect' 'exp_tmp' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 63 'zext' 'zext_ln455' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln554 = trunc i64 %ireg_3"   --->   Operation 64 'trunc' 'trunc_ln554' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_231 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554"   --->   Operation 65 'bitconcatenate' 'p_Result_231' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i53 %p_Result_231"   --->   Operation 66 'zext' 'zext_ln558' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.99ns)   --->   "%man_V_4 = sub i54 0, i54 %zext_ln558"   --->   Operation 67 'sub' 'man_V_4' <Predicate = (icmp_ln24)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.26ns)   --->   "%man_V_15 = select i1 %neg_src_95, i54 %man_V_4, i54 %zext_ln558"   --->   Operation 68 'select' 'man_V_15' <Predicate = (icmp_ln24)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.05ns)   --->   "%icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0"   --->   Operation 69 'icmp' 'icmp_ln560' <Predicate = (icmp_ln24)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.74ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 70 'sub' 'F2' <Predicate = (icmp_ln24)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.62ns)   --->   "%icmp_ln570_1 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 71 'icmp' 'icmp_ln570_1' <Predicate = (icmp_ln24)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.74ns)   --->   "%add_ln570 = add i12 %F2, i12 4080"   --->   Operation 72 'add' 'add_ln570' <Predicate = (icmp_ln24)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.74ns)   --->   "%sub_ln570 = sub i12 16, i12 %F2"   --->   Operation 73 'sub' 'sub_ln570' <Predicate = (icmp_ln24)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %icmp_ln570_1, i12 %add_ln570, i12 %sub_ln570"   --->   Operation 74 'select' 'sh_amt' <Predicate = (icmp_ln24)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln572 = trunc i54 %man_V_15"   --->   Operation 75 'trunc' 'trunc_ln572' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 76 'partselect' 'tmp_302' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2, i32 4, i32 11"   --->   Operation 77 'partselect' 'tmp_304' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.58ns)   --->   "%icmp_ln570 = icmp_slt  i8 %tmp_304, i8 1"   --->   Operation 78 'icmp' 'icmp_ln570' <Predicate = (icmp_ln24)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.73ns)   --->   "%add_ln601 = add i12 %zext_ln455, i12 3074"   --->   Operation 79 'add' 'add_ln601' <Predicate = (icmp_ln24)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601, i32 4, i32 11"   --->   Operation 80 'partselect' 'tmp_305' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.58ns)   --->   "%icmp_ln600 = icmp_sgt  i8 %tmp_305, i8 0"   --->   Operation 81 'icmp' 'icmp_ln600' <Predicate = (icmp_ln24)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.74ns)   --->   "%pos1 = add i12 %F2, i12 16"   --->   Operation 82 'add' 'pos1' <Predicate = (icmp_ln24)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln607 = sext i12 %pos1"   --->   Operation 83 'sext' 'sext_ln607' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1, i32 11"   --->   Operation 84 'bitselect' 'tmp_307' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%lD = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_15, i32 %sext_ln607"   --->   Operation 85 'bitselect' 'lD' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (1.54ns)   --->   "%d = fpext i32 %d_assign_3"   --->   Operation 86 'fpext' 'd' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 87 'bitcast' 'ireg' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln544_1 = trunc i64 %ireg"   --->   Operation 88 'trunc' 'trunc_ln544_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%neg_src = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 89 'bitselect' 'neg_src' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 90 'partselect' 'exp_tmp_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i11 %exp_tmp_1"   --->   Operation 91 'zext' 'zext_ln455_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln554_1 = trunc i64 %ireg"   --->   Operation 92 'trunc' 'trunc_ln554_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_1"   --->   Operation 93 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln558_1 = zext i53 %p_Result_s"   --->   Operation 94 'zext' 'zext_ln558_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.99ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln558_1"   --->   Operation 95 'sub' 'man_V_7' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.26ns)   --->   "%man_V_13 = select i1 %neg_src, i54 %man_V_7, i54 %zext_ln558_1"   --->   Operation 96 'select' 'man_V_13' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.05ns)   --->   "%icmp_ln560_1 = icmp_eq  i63 %trunc_ln544_1, i63 0"   --->   Operation 97 'icmp' 'icmp_ln560_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.74ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln455_1"   --->   Operation 98 'sub' 'F2_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.62ns)   --->   "%icmp_ln570_2 = icmp_sgt  i12 %F2_1, i12 16"   --->   Operation 99 'icmp' 'icmp_ln570_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.74ns)   --->   "%add_ln570_1 = add i12 %F2_1, i12 4080"   --->   Operation 100 'add' 'add_ln570_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.74ns)   --->   "%sub_ln570_1 = sub i12 16, i12 %F2_1"   --->   Operation 101 'sub' 'sub_ln570_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.29ns)   --->   "%sh_amt_1 = select i1 %icmp_ln570_2, i12 %add_ln570_1, i12 %sub_ln570_1"   --->   Operation 102 'select' 'sh_amt_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln572_1 = trunc i54 %man_V_13"   --->   Operation 103 'trunc' 'trunc_ln572_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11"   --->   Operation 104 'partselect' 'tmp_310' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_1, i32 4, i32 11"   --->   Operation 105 'partselect' 'tmp_312' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.58ns)   --->   "%icmp_ln570_3 = icmp_slt  i8 %tmp_312, i8 1"   --->   Operation 106 'icmp' 'icmp_ln570_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.73ns)   --->   "%add_ln601_1 = add i12 %zext_ln455_1, i12 3074"   --->   Operation 107 'add' 'add_ln601_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_1, i32 4, i32 11"   --->   Operation 108 'partselect' 'tmp_313' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.58ns)   --->   "%icmp_ln600_1 = icmp_sgt  i8 %tmp_313, i8 0"   --->   Operation 109 'icmp' 'icmp_ln600_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.74ns)   --->   "%pos1_1 = add i12 %F2_1, i12 16"   --->   Operation 110 'add' 'pos1_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln607_1 = sext i12 %pos1_1"   --->   Operation 111 'sext' 'sext_ln607_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_1, i32 11"   --->   Operation 112 'bitselect' 'tmp_315' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%lD_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_13, i32 %sext_ln607_1"   --->   Operation 113 'bitselect' 'lD_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (1.54ns)   --->   "%d_1 = fpext i32 %d_assign_6"   --->   Operation 114 'fpext' 'd_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 115 [2/2] (1.54ns)   --->   "%d_2 = fpext i32 %d_assign_8"   --->   Operation 115 'fpext' 'd_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln24 = add i6 %j, i6 4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 116 'add' 'add_ln24' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln24 = store i6 %add_ln24, i6 %j_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 117 'store' 'store_ln24' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.60>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i12 %sh_amt"   --->   Operation 118 'sext' 'sext_ln570' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.62ns)   --->   "%icmp_ln571 = icmp_eq  i12 %F2, i12 16"   --->   Operation 119 'icmp' 'icmp_ln571' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.62ns)   --->   "%icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 120 'icmp' 'icmp_ln574' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.59ns)   --->   "%icmp_ln592 = icmp_eq  i7 %tmp_302, i7 0"   --->   Operation 121 'icmp' 'icmp_ln592' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%zext_ln575 = zext i32 %sext_ln570"   --->   Operation 122 'zext' 'zext_ln575' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%ashr_ln575 = ashr i54 %man_V_15, i54 %zext_ln575"   --->   Operation 123 'ashr' 'ashr_ln575' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%trunc_ln575 = trunc i54 %ashr_ln575"   --->   Operation 124 'trunc' 'trunc_ln575' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%bitcast_ln724 = bitcast i32 %d_assign_1"   --->   Operation 125 'bitcast' 'bitcast_ln724' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724, i32 31"   --->   Operation 126 'bitselect' 'tmp_303' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%select_ln577 = select i1 %tmp_303, i32 4294967295, i32 0"   --->   Operation 127 'select' 'select_ln577' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_199)   --->   "%shl_ln593 = shl i32 %trunc_ln572, i32 %sext_ln570"   --->   Operation 128 'shl' 'shl_ln593' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 %trunc_ln572, i32 0"   --->   Operation 129 'select' 'select_ln571' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln570)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 130 'xor' 'xor_ln571' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570 = and i1 %icmp_ln570_1, i1 %xor_ln571"   --->   Operation 131 'and' 'and_ln570' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln574)   --->   "%and_ln574 = and i1 %and_ln570, i1 %icmp_ln574"   --->   Operation 132 'and' 'and_ln574' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574 = select i1 %and_ln574, i32 %trunc_ln575, i32 %select_ln571"   --->   Operation 133 'select' 'select_ln574' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%xor_ln574 = xor i1 %icmp_ln574, i1 1"   --->   Operation 134 'xor' 'xor_ln574' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_2)   --->   "%and_ln574_2 = and i1 %and_ln570, i1 %xor_ln574"   --->   Operation 135 'and' 'and_ln574_2' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln574_2 = select i1 %and_ln574_2, i32 %select_ln577, i32 %select_ln574"   --->   Operation 136 'select' 'select_ln574_2' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_199)   --->   "%and_ln592 = and i1 %icmp_ln570, i1 %icmp_ln592"   --->   Operation 137 'and' 'and_ln592' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_199 = select i1 %and_ln592, i32 %shl_ln593, i32 %select_ln574_2"   --->   Operation 138 'select' 'p_Val2_199' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.74ns)   --->   "%pos2 = add i12 %F2, i12 17"   --->   Operation 139 'add' 'pos2' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_199, i32 31"   --->   Operation 140 'bitselect' 'p_Result_232' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.62ns)   --->   "%icmp_ln610 = icmp_slt  i12 %pos1, i12 54"   --->   Operation 141 'icmp' 'icmp_ln610' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.12ns)   --->   "%Range1_all_ones_18 = xor i1 %tmp_307, i1 1"   --->   Operation 142 'xor' 'Range1_all_ones_18' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.62ns)   --->   "%icmp_ln610_2 = icmp_ult  i12 %pos1, i12 54"   --->   Operation 143 'icmp' 'icmp_ln610_2' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.12ns)   --->   "%Range1_all_ones_19 = and i1 %icmp_ln610_2, i1 %lD"   --->   Operation 144 'and' 'Range1_all_ones_19' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.62ns)   --->   "%icmp_ln620 = icmp_slt  i12 %pos2, i12 54"   --->   Operation 145 'icmp' 'icmp_ln620' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.62ns)   --->   "%icmp_ln620_2 = icmp_ult  i12 %pos2, i12 54"   --->   Operation 146 'icmp' 'icmp_ln620_2' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln624 = sext i12 %pos2"   --->   Operation 147 'sext' 'sext_ln624' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln624 = zext i32 %sext_ln624"   --->   Operation 148 'zext' 'zext_ln624' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.12ns)   --->   "%Range2_V_2 = lshr i54 %man_V_15, i54 %zext_ln624"   --->   Operation 149 'lshr' 'Range2_V_2' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 18014398509481983, i54 %zext_ln624"   --->   Operation 150 'lshr' 'r_V' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp_eq  i54 %Range2_V_2, i54 %r_V"   --->   Operation 151 'icmp' 'Range2_all_ones' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2, i32 11"   --->   Operation 152 'bitselect' 'tmp_308' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_3 = xor i1 %tmp_308, i1 1"   --->   Operation 153 'xor' 'Range2_all_ones_3' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_4 = select i1 %icmp_ln620_2, i1 %Range2_all_ones, i1 %Range2_all_ones_3"   --->   Operation 154 'select' 'Range2_all_ones_4' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%Range1_all_ones = and i1 %Range2_all_ones_4, i1 %Range1_all_ones_19"   --->   Operation 155 'and' 'Range1_all_ones' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.12ns)   --->   "%Range1_all_zeros_2 = xor i1 %Range1_all_ones_19, i1 1"   --->   Operation 156 'xor' 'Range1_all_zeros_2' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.99ns)   --->   "%icmp_ln630 = icmp_eq  i54 %Range2_V_2, i54 0"   --->   Operation 157 'icmp' 'icmp_ln630' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%and_ln630 = and i1 %icmp_ln630, i1 %Range1_all_zeros_2"   --->   Operation 158 'and' 'and_ln630' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.62ns)   --->   "%icmp_ln631 = icmp_eq  i12 %pos2, i12 54"   --->   Operation 159 'icmp' 'icmp_ln631' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln610)   --->   "%select_ln631 = select i1 %icmp_ln631, i1 %Range1_all_zeros_2, i1 %Range1_all_ones_18"   --->   Operation 160 'select' 'select_ln631' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%select_ln631_2 = select i1 %icmp_ln631, i1 %Range1_all_ones_19, i1 %Range1_all_ones_18"   --->   Operation 161 'select' 'select_ln631_2' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.12ns)   --->   "%xor_ln610 = xor i1 %icmp_ln610, i1 1"   --->   Operation 162 'xor' 'xor_ln610' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln610 = or i1 %select_ln631, i1 %xor_ln610"   --->   Operation 163 'or' 'or_ln610' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln628_2)   --->   "%and_ln628 = and i1 %icmp_ln620, i1 %icmp_ln610"   --->   Operation 164 'and' 'and_ln628' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln628_2 = and i1 %and_ln628, i1 %Range1_all_ones_18"   --->   Operation 165 'and' 'and_ln628_2' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %and_ln628_2, i1 %and_ln630, i1 %or_ln610"   --->   Operation 166 'select' 'deleted_zeros' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones)   --->   "%or_ln610_3 = or i1 %select_ln631_2, i1 %xor_ln610"   --->   Operation 167 'or' 'or_ln610_3' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones = select i1 %and_ln628_2, i1 %Range1_all_ones, i1 %or_ln610_3"   --->   Operation 168 'select' 'deleted_ones' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%or_ln610_4 = or i1 %icmp_ln610, i1 %p_Result_232"   --->   Operation 169 'or' 'or_ln610_4' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln647 = xor i1 %deleted_zeros, i1 1"   --->   Operation 170 'xor' 'xor_ln647' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln647 = or i1 %p_Result_232, i1 %xor_ln647"   --->   Operation 171 'or' 'or_ln647' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln647_2 = xor i1 %neg_src_95, i1 1"   --->   Operation 172 'xor' 'xor_ln647_2' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln647, i1 %xor_ln647_2"   --->   Operation 173 'and' 'overflow' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%and_ln648 = and i1 %p_Result_232, i1 %deleted_ones"   --->   Operation 174 'and' 'and_ln648' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%xor_ln648 = xor i1 %and_ln648, i1 %or_ln610_4"   --->   Operation 175 'xor' 'xor_ln648' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln302)   --->   "%underflow = and i1 %xor_ln648, i1 %neg_src_95"   --->   Operation 176 'and' 'underflow' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln302 = or i1 %underflow, i1 %overflow"   --->   Operation 177 'or' 'or_ln302' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln570_1 = sext i12 %sh_amt_1"   --->   Operation 178 'sext' 'sext_ln570_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.62ns)   --->   "%icmp_ln571_1 = icmp_eq  i12 %F2_1, i12 16"   --->   Operation 179 'icmp' 'icmp_ln571_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.62ns)   --->   "%icmp_ln574_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 180 'icmp' 'icmp_ln574_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.59ns)   --->   "%icmp_ln592_1 = icmp_eq  i7 %tmp_310, i7 0"   --->   Operation 181 'icmp' 'icmp_ln592_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%zext_ln575_1 = zext i32 %sext_ln570_1"   --->   Operation 182 'zext' 'zext_ln575_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%ashr_ln575_1 = ashr i54 %man_V_13, i54 %zext_ln575_1"   --->   Operation 183 'ashr' 'ashr_ln575_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%trunc_ln575_1 = trunc i54 %ashr_ln575_1"   --->   Operation 184 'trunc' 'trunc_ln575_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%bitcast_ln724_2 = bitcast i32 %d_assign_3"   --->   Operation 185 'bitcast' 'bitcast_ln724_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_2, i32 31"   --->   Operation 186 'bitselect' 'tmp_311' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%select_ln577_1 = select i1 %tmp_311, i32 4294967295, i32 0"   --->   Operation 187 'select' 'select_ln577_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_201)   --->   "%shl_ln593_1 = shl i32 %trunc_ln572_1, i32 %sext_ln570_1"   --->   Operation 188 'shl' 'shl_ln593_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%select_ln571_1 = select i1 %icmp_ln571_1, i32 %trunc_ln572_1, i32 0"   --->   Operation 189 'select' 'select_ln571_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_1)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, i1 1"   --->   Operation 190 'xor' 'xor_ln571_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_1 = and i1 %icmp_ln570_2, i1 %xor_ln571_1"   --->   Operation 191 'and' 'and_ln570_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_3)   --->   "%and_ln574_3 = and i1 %and_ln570_1, i1 %icmp_ln574_1"   --->   Operation 192 'and' 'and_ln574_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_3 = select i1 %and_ln574_3, i32 %trunc_ln575_1, i32 %select_ln571_1"   --->   Operation 193 'select' 'select_ln574_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%xor_ln574_1 = xor i1 %icmp_ln574_1, i1 1"   --->   Operation 194 'xor' 'xor_ln574_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_4)   --->   "%and_ln574_4 = and i1 %and_ln570_1, i1 %xor_ln574_1"   --->   Operation 195 'and' 'and_ln574_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln574_4 = select i1 %and_ln574_4, i32 %select_ln577_1, i32 %select_ln574_3"   --->   Operation 196 'select' 'select_ln574_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_201)   --->   "%and_ln592_1 = and i1 %icmp_ln570_3, i1 %icmp_ln592_1"   --->   Operation 197 'and' 'and_ln592_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_201 = select i1 %and_ln592_1, i32 %shl_ln593_1, i32 %select_ln574_4"   --->   Operation 198 'select' 'p_Val2_201' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.74ns)   --->   "%pos2_1 = add i12 %F2_1, i12 17"   --->   Operation 199 'add' 'pos2_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_201, i32 31"   --->   Operation 200 'bitselect' 'p_Result_226' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.62ns)   --->   "%icmp_ln610_3 = icmp_slt  i12 %pos1_1, i12 54"   --->   Operation 201 'icmp' 'icmp_ln610_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.12ns)   --->   "%Range1_all_ones_12 = xor i1 %tmp_315, i1 1"   --->   Operation 202 'xor' 'Range1_all_ones_12' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.62ns)   --->   "%icmp_ln610_4 = icmp_ult  i12 %pos1_1, i12 54"   --->   Operation 203 'icmp' 'icmp_ln610_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.12ns)   --->   "%Range1_all_ones_13 = and i1 %icmp_ln610_4, i1 %lD_3"   --->   Operation 204 'and' 'Range1_all_ones_13' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.62ns)   --->   "%icmp_ln620_3 = icmp_slt  i12 %pos2_1, i12 54"   --->   Operation 205 'icmp' 'icmp_ln620_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.62ns)   --->   "%icmp_ln620_4 = icmp_ult  i12 %pos2_1, i12 54"   --->   Operation 206 'icmp' 'icmp_ln620_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln624_1 = sext i12 %pos2_1"   --->   Operation 207 'sext' 'sext_ln624_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln624_1 = zext i32 %sext_ln624_1"   --->   Operation 208 'zext' 'zext_ln624_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.12ns)   --->   "%Range2_V_4 = lshr i54 %man_V_13, i54 %zext_ln624_1"   --->   Operation 209 'lshr' 'Range2_V_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_5)   --->   "%r_V_371 = lshr i54 18014398509481983, i54 %zext_ln624_1"   --->   Operation 210 'lshr' 'r_V_371' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_5 = icmp_eq  i54 %Range2_V_4, i54 %r_V_371"   --->   Operation 211 'icmp' 'Range2_all_ones_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_5)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_1, i32 11"   --->   Operation 212 'bitselect' 'tmp_316' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_5)   --->   "%Range2_all_ones_6 = xor i1 %tmp_316, i1 1"   --->   Operation 213 'xor' 'Range2_all_ones_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_5)   --->   "%Range2_all_ones_7 = select i1 %icmp_ln620_4, i1 %Range2_all_ones_5, i1 %Range2_all_ones_6"   --->   Operation 214 'select' 'Range2_all_ones_7' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.27ns) (out node of the LUT)   --->   "%Range1_all_ones_5 = and i1 %Range2_all_ones_7, i1 %Range1_all_ones_13"   --->   Operation 215 'and' 'Range1_all_ones_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.12ns)   --->   "%Range1_all_zeros_4 = xor i1 %Range1_all_ones_13, i1 1"   --->   Operation 216 'xor' 'Range1_all_zeros_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.99ns)   --->   "%icmp_ln630_1 = icmp_eq  i54 %Range2_V_4, i54 0"   --->   Operation 217 'icmp' 'icmp_ln630_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%and_ln630_1 = and i1 %icmp_ln630_1, i1 %Range1_all_zeros_4"   --->   Operation 218 'and' 'and_ln630_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.62ns)   --->   "%icmp_ln631_1 = icmp_eq  i12 %pos2_1, i12 54"   --->   Operation 219 'icmp' 'icmp_ln631_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln610_5)   --->   "%select_ln631_3 = select i1 %icmp_ln631_1, i1 %Range1_all_zeros_4, i1 %Range1_all_ones_12"   --->   Operation 220 'select' 'select_ln631_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_1)   --->   "%select_ln631_4 = select i1 %icmp_ln631_1, i1 %Range1_all_ones_13, i1 %Range1_all_ones_12"   --->   Operation 221 'select' 'select_ln631_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.12ns)   --->   "%xor_ln610_2 = xor i1 %icmp_ln610_3, i1 1"   --->   Operation 222 'xor' 'xor_ln610_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln610_5 = or i1 %select_ln631_3, i1 %xor_ln610_2"   --->   Operation 223 'or' 'or_ln610_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln628_4)   --->   "%and_ln628_3 = and i1 %icmp_ln620_3, i1 %icmp_ln610_3"   --->   Operation 224 'and' 'and_ln628_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln628_4 = and i1 %and_ln628_3, i1 %Range1_all_ones_12"   --->   Operation 225 'and' 'and_ln628_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%deleted_zeros_1 = select i1 %and_ln628_4, i1 %and_ln630_1, i1 %or_ln610_5"   --->   Operation 226 'select' 'deleted_zeros_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_1)   --->   "%or_ln610_6 = or i1 %select_ln631_4, i1 %xor_ln610_2"   --->   Operation 227 'or' 'or_ln610_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_1 = select i1 %and_ln628_4, i1 %Range1_all_ones_5, i1 %or_ln610_6"   --->   Operation 228 'select' 'deleted_ones_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_1)   --->   "%or_ln610_7 = or i1 %icmp_ln610_3, i1 %p_Result_226"   --->   Operation 229 'or' 'or_ln610_7' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%xor_ln647_3 = xor i1 %deleted_zeros_1, i1 1"   --->   Operation 230 'xor' 'xor_ln647_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%or_ln647_1 = or i1 %p_Result_226, i1 %xor_ln647_3"   --->   Operation 231 'or' 'or_ln647_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node overflow_93)   --->   "%xor_ln647_4 = xor i1 %neg_src, i1 1"   --->   Operation 232 'xor' 'xor_ln647_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_93 = and i1 %or_ln647_1, i1 %xor_ln647_4"   --->   Operation 233 'and' 'overflow_93' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_1)   --->   "%and_ln648_3 = and i1 %p_Result_226, i1 %deleted_ones_1"   --->   Operation 234 'and' 'and_ln648_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_1)   --->   "%xor_ln648_1 = xor i1 %and_ln648_3, i1 %or_ln610_7"   --->   Operation 235 'xor' 'xor_ln648_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_1)   --->   "%underflow_93 = and i1 %xor_ln648_1, i1 %neg_src"   --->   Operation 236 'and' 'underflow_93' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln302_1 = or i1 %underflow_93, i1 %overflow_93"   --->   Operation 237 'or' 'or_ln302_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/2] (1.54ns)   --->   "%d_1 = fpext i32 %d_assign_6"   --->   Operation 238 'fpext' 'd_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d_1"   --->   Operation 239 'bitcast' 'ireg_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln544_2 = trunc i64 %ireg_1"   --->   Operation 240 'trunc' 'trunc_ln544_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%neg_src_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 241 'bitselect' 'neg_src_93' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 242 'partselect' 'exp_tmp_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln455_2 = zext i11 %exp_tmp_2"   --->   Operation 243 'zext' 'zext_ln455_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln554_2 = trunc i64 %ireg_1"   --->   Operation 244 'trunc' 'trunc_ln554_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_227 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_2"   --->   Operation 245 'bitconcatenate' 'p_Result_227' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln558_2 = zext i53 %p_Result_227"   --->   Operation 246 'zext' 'zext_ln558_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.99ns)   --->   "%man_V_8 = sub i54 0, i54 %zext_ln558_2"   --->   Operation 247 'sub' 'man_V_8' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.26ns)   --->   "%man_V = select i1 %neg_src_93, i54 %man_V_8, i54 %zext_ln558_2"   --->   Operation 248 'select' 'man_V' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (1.05ns)   --->   "%icmp_ln560_2 = icmp_eq  i63 %trunc_ln544_2, i63 0"   --->   Operation 249 'icmp' 'icmp_ln560_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.74ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln455_2"   --->   Operation 250 'sub' 'F2_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.62ns)   --->   "%icmp_ln570_4 = icmp_sgt  i12 %F2_2, i12 16"   --->   Operation 251 'icmp' 'icmp_ln570_4' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.74ns)   --->   "%add_ln570_2 = add i12 %F2_2, i12 4080"   --->   Operation 252 'add' 'add_ln570_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.74ns)   --->   "%sub_ln570_2 = sub i12 16, i12 %F2_2"   --->   Operation 253 'sub' 'sub_ln570_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.29ns)   --->   "%sh_amt_2 = select i1 %icmp_ln570_4, i12 %add_ln570_2, i12 %sub_ln570_2"   --->   Operation 254 'select' 'sh_amt_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln572_2 = trunc i54 %man_V"   --->   Operation 255 'trunc' 'trunc_ln572_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_2, i32 5, i32 11"   --->   Operation 256 'partselect' 'tmp_318' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_2, i32 4, i32 11"   --->   Operation 257 'partselect' 'tmp_320' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.58ns)   --->   "%icmp_ln570_5 = icmp_slt  i8 %tmp_320, i8 1"   --->   Operation 258 'icmp' 'icmp_ln570_5' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.73ns)   --->   "%add_ln601_2 = add i12 %zext_ln455_2, i12 3074"   --->   Operation 259 'add' 'add_ln601_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_2, i32 4, i32 11"   --->   Operation 260 'partselect' 'tmp_321' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.58ns)   --->   "%icmp_ln600_2 = icmp_sgt  i8 %tmp_321, i8 0"   --->   Operation 261 'icmp' 'icmp_ln600_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.74ns)   --->   "%pos1_2 = add i12 %F2_2, i12 16"   --->   Operation 262 'add' 'pos1_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln607_2 = sext i12 %pos1_2"   --->   Operation 263 'sext' 'sext_ln607_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_2, i32 11"   --->   Operation 264 'bitselect' 'tmp_323' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%lD_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %sext_ln607_2"   --->   Operation 265 'bitselect' 'lD_5' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 266 [1/2] (1.54ns)   --->   "%d_2 = fpext i32 %d_assign_8"   --->   Operation 266 'fpext' 'd_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %d_2"   --->   Operation 267 'bitcast' 'ireg_2' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln544_3 = trunc i64 %ireg_2"   --->   Operation 268 'trunc' 'trunc_ln544_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%neg_src_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 269 'bitselect' 'neg_src_94' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 270 'partselect' 'exp_tmp_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln455_3 = zext i11 %exp_tmp_3"   --->   Operation 271 'zext' 'zext_ln455_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln554_3 = trunc i64 %ireg_2"   --->   Operation 272 'trunc' 'trunc_ln554_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%p_Result_229 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_3"   --->   Operation 273 'bitconcatenate' 'p_Result_229' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln558_3 = zext i53 %p_Result_229"   --->   Operation 274 'zext' 'zext_ln558_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.99ns)   --->   "%man_V_11 = sub i54 0, i54 %zext_ln558_3"   --->   Operation 275 'sub' 'man_V_11' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.26ns)   --->   "%man_V_14 = select i1 %neg_src_94, i54 %man_V_11, i54 %zext_ln558_3"   --->   Operation 276 'select' 'man_V_14' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (1.05ns)   --->   "%icmp_ln560_3 = icmp_eq  i63 %trunc_ln544_3, i63 0"   --->   Operation 277 'icmp' 'icmp_ln560_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.74ns)   --->   "%F2_3 = sub i12 1075, i12 %zext_ln455_3"   --->   Operation 278 'sub' 'F2_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.62ns)   --->   "%icmp_ln570_6 = icmp_sgt  i12 %F2_3, i12 16"   --->   Operation 279 'icmp' 'icmp_ln570_6' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.74ns)   --->   "%add_ln570_3 = add i12 %F2_3, i12 4080"   --->   Operation 280 'add' 'add_ln570_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.74ns)   --->   "%sub_ln570_3 = sub i12 16, i12 %F2_3"   --->   Operation 281 'sub' 'sub_ln570_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.29ns)   --->   "%sh_amt_3 = select i1 %icmp_ln570_6, i12 %add_ln570_3, i12 %sub_ln570_3"   --->   Operation 282 'select' 'sh_amt_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln572_3 = trunc i54 %man_V_14"   --->   Operation 283 'trunc' 'trunc_ln572_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_3, i32 5, i32 11"   --->   Operation 284 'partselect' 'tmp_326' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2_3, i32 4, i32 11"   --->   Operation 285 'partselect' 'tmp_328' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.58ns)   --->   "%icmp_ln570_7 = icmp_slt  i8 %tmp_328, i8 1"   --->   Operation 286 'icmp' 'icmp_ln570_7' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.73ns)   --->   "%add_ln601_3 = add i12 %zext_ln455_3, i12 3074"   --->   Operation 287 'add' 'add_ln601_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601_3, i32 4, i32 11"   --->   Operation 288 'partselect' 'tmp_329' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.58ns)   --->   "%icmp_ln600_3 = icmp_sgt  i8 %tmp_329, i8 0"   --->   Operation 289 'icmp' 'icmp_ln600_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.74ns)   --->   "%pos1_3 = add i12 %F2_3, i12 16"   --->   Operation 290 'add' 'pos1_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln607_3 = sext i12 %pos1_3"   --->   Operation 291 'sext' 'sext_ln607_3' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1_3, i32 11"   --->   Operation 292 'bitselect' 'tmp_331' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%lD_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_14, i32 %sext_ln607_3"   --->   Operation 293 'bitselect' 'lD_7' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln26_cast = zext i6 %j" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 294 'zext' 'trunc_ln26_cast' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 295 'specloopname' 'specloopname_ln24' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%select_ln346_1 = select i1 %overflow, i32 2147483647, i32 2147483648"   --->   Operation 296 'select' 'select_ln346_1' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%xor_ln560 = xor i1 %icmp_ln560, i1 1"   --->   Operation 297 'xor' 'xor_ln560' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%and_ln302 = and i1 %or_ln302, i1 %xor_ln560"   --->   Operation 298 'and' 'and_ln302' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%and_ln302_2 = and i1 %and_ln302, i1 %icmp_ln600"   --->   Operation 299 'and' 'and_ln302_2' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln560)   --->   "%select_ln302 = select i1 %and_ln302_2, i32 %select_ln346_1, i32 %p_Val2_199"   --->   Operation 300 'select' 'select_ln302' <Predicate = (icmp_ln24 & !icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln560 = select i1 %icmp_ln560, i32 0, i32 %select_ln302"   --->   Operation 301 'select' 'select_ln560' <Predicate = (icmp_ln24)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%int_state_V_addr = getelementptr i32 %int_state_V, i64 0, i64 %trunc_ln26_cast" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 302 'getelementptr' 'int_state_V_addr' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 %select_ln560, i6 %int_state_V_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 303 'store' 'store_ln26' <Predicate = (icmp_ln24)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %or_ln24" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 304 'zext' 'zext_ln24' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%select_ln346_5 = select i1 %overflow_93, i32 2147483647, i32 2147483648"   --->   Operation 305 'select' 'select_ln346_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%xor_ln560_1 = xor i1 %icmp_ln560_1, i1 1"   --->   Operation 306 'xor' 'xor_ln560_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%and_ln302_3 = and i1 %or_ln302_1, i1 %xor_ln560_1"   --->   Operation 307 'and' 'and_ln302_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%and_ln302_4 = and i1 %and_ln302_3, i1 %icmp_ln600_1"   --->   Operation 308 'and' 'and_ln302_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_1)   --->   "%select_ln302_1 = select i1 %and_ln302_4, i32 %select_ln346_5, i32 %p_Val2_201"   --->   Operation 309 'select' 'select_ln302_1' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln560_1 = select i1 %icmp_ln560_1, i32 0, i32 %select_ln302_1"   --->   Operation 310 'select' 'select_ln560_1' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%int_state_V_addr_4 = getelementptr i32 %int_state_V, i64 0, i64 %zext_ln24" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 311 'getelementptr' 'int_state_V_addr_4' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 %select_ln560_1, i6 %int_state_V_addr_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 312 'store' 'store_ln26' <Predicate = (icmp_ln24 & icmp_ln24_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln570_2 = sext i12 %sh_amt_2"   --->   Operation 313 'sext' 'sext_ln570_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.62ns)   --->   "%icmp_ln571_2 = icmp_eq  i12 %F2_2, i12 16"   --->   Operation 314 'icmp' 'icmp_ln571_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (0.62ns)   --->   "%icmp_ln574_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 315 'icmp' 'icmp_ln574_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.59ns)   --->   "%icmp_ln592_2 = icmp_eq  i7 %tmp_318, i7 0"   --->   Operation 316 'icmp' 'icmp_ln592_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%zext_ln575_2 = zext i32 %sext_ln570_2"   --->   Operation 317 'zext' 'zext_ln575_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%ashr_ln575_2 = ashr i54 %man_V, i54 %zext_ln575_2"   --->   Operation 318 'ashr' 'ashr_ln575_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%trunc_ln575_2 = trunc i54 %ashr_ln575_2"   --->   Operation 319 'trunc' 'trunc_ln575_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%bitcast_ln724_4 = bitcast i32 %d_assign_6"   --->   Operation 320 'bitcast' 'bitcast_ln724_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_4, i32 31"   --->   Operation 321 'bitselect' 'tmp_319' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%select_ln577_2 = select i1 %tmp_319, i32 4294967295, i32 0"   --->   Operation 322 'select' 'select_ln577_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_203)   --->   "%shl_ln593_2 = shl i32 %trunc_ln572_2, i32 %sext_ln570_2"   --->   Operation 323 'shl' 'shl_ln593_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%select_ln571_2 = select i1 %icmp_ln571_2, i32 %trunc_ln572_2, i32 0"   --->   Operation 324 'select' 'select_ln571_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_2)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_2, i1 1"   --->   Operation 325 'xor' 'xor_ln571_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_2 = and i1 %icmp_ln570_4, i1 %xor_ln571_2"   --->   Operation 326 'and' 'and_ln570_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_5)   --->   "%and_ln574_5 = and i1 %and_ln570_2, i1 %icmp_ln574_2"   --->   Operation 327 'and' 'and_ln574_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_5 = select i1 %and_ln574_5, i32 %trunc_ln575_2, i32 %select_ln571_2"   --->   Operation 328 'select' 'select_ln574_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%xor_ln574_2 = xor i1 %icmp_ln574_2, i1 1"   --->   Operation 329 'xor' 'xor_ln574_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_6)   --->   "%and_ln574_6 = and i1 %and_ln570_2, i1 %xor_ln574_2"   --->   Operation 330 'and' 'and_ln574_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln574_6 = select i1 %and_ln574_6, i32 %select_ln577_2, i32 %select_ln574_5"   --->   Operation 331 'select' 'select_ln574_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_203)   --->   "%and_ln592_2 = and i1 %icmp_ln570_5, i1 %icmp_ln592_2"   --->   Operation 332 'and' 'and_ln592_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_203 = select i1 %and_ln592_2, i32 %shl_ln593_2, i32 %select_ln574_6"   --->   Operation 333 'select' 'p_Val2_203' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.74ns)   --->   "%pos2_2 = add i12 %F2_2, i12 17"   --->   Operation 334 'add' 'pos2_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%p_Result_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_203, i32 31"   --->   Operation 335 'bitselect' 'p_Result_228' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.62ns)   --->   "%icmp_ln610_5 = icmp_slt  i12 %pos1_2, i12 54"   --->   Operation 336 'icmp' 'icmp_ln610_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (0.12ns)   --->   "%Range1_all_ones_14 = xor i1 %tmp_323, i1 1"   --->   Operation 337 'xor' 'Range1_all_ones_14' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.62ns)   --->   "%icmp_ln610_6 = icmp_ult  i12 %pos1_2, i12 54"   --->   Operation 338 'icmp' 'icmp_ln610_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.12ns)   --->   "%Range1_all_ones_15 = and i1 %icmp_ln610_6, i1 %lD_5"   --->   Operation 339 'and' 'Range1_all_ones_15' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.62ns)   --->   "%icmp_ln620_5 = icmp_slt  i12 %pos2_2, i12 54"   --->   Operation 340 'icmp' 'icmp_ln620_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.62ns)   --->   "%icmp_ln620_6 = icmp_ult  i12 %pos2_2, i12 54"   --->   Operation 341 'icmp' 'icmp_ln620_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln624_2 = sext i12 %pos2_2"   --->   Operation 342 'sext' 'sext_ln624_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln624_2 = zext i32 %sext_ln624_2"   --->   Operation 343 'zext' 'zext_ln624_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (1.12ns)   --->   "%Range2_V_6 = lshr i54 %man_V, i54 %zext_ln624_2"   --->   Operation 344 'lshr' 'Range2_V_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_8)   --->   "%r_V_372 = lshr i54 18014398509481983, i54 %zext_ln624_2"   --->   Operation 345 'lshr' 'r_V_372' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_8 = icmp_eq  i54 %Range2_V_6, i54 %r_V_372"   --->   Operation 346 'icmp' 'Range2_all_ones_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_8)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_2, i32 11"   --->   Operation 347 'bitselect' 'tmp_324' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_8)   --->   "%Range2_all_ones_9 = xor i1 %tmp_324, i1 1"   --->   Operation 348 'xor' 'Range2_all_ones_9' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_8)   --->   "%Range2_all_ones_10 = select i1 %icmp_ln620_6, i1 %Range2_all_ones_8, i1 %Range2_all_ones_9"   --->   Operation 349 'select' 'Range2_all_ones_10' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.27ns) (out node of the LUT)   --->   "%Range1_all_ones_8 = and i1 %Range2_all_ones_10, i1 %Range1_all_ones_15"   --->   Operation 350 'and' 'Range1_all_ones_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.12ns)   --->   "%Range1_all_zeros_6 = xor i1 %Range1_all_ones_15, i1 1"   --->   Operation 351 'xor' 'Range1_all_zeros_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.99ns)   --->   "%icmp_ln630_2 = icmp_eq  i54 %Range2_V_6, i54 0"   --->   Operation 352 'icmp' 'icmp_ln630_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node overflow_94)   --->   "%and_ln630_2 = and i1 %icmp_ln630_2, i1 %Range1_all_zeros_6"   --->   Operation 353 'and' 'and_ln630_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.62ns)   --->   "%icmp_ln631_2 = icmp_eq  i12 %pos2_2, i12 54"   --->   Operation 354 'icmp' 'icmp_ln631_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln610_8)   --->   "%select_ln631_5 = select i1 %icmp_ln631_2, i1 %Range1_all_zeros_6, i1 %Range1_all_ones_14"   --->   Operation 355 'select' 'select_ln631_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_2)   --->   "%select_ln631_6 = select i1 %icmp_ln631_2, i1 %Range1_all_ones_15, i1 %Range1_all_ones_14"   --->   Operation 356 'select' 'select_ln631_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.12ns)   --->   "%xor_ln610_4 = xor i1 %icmp_ln610_5, i1 1"   --->   Operation 357 'xor' 'xor_ln610_4' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln610_8 = or i1 %select_ln631_5, i1 %xor_ln610_4"   --->   Operation 358 'or' 'or_ln610_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln628_6)   --->   "%and_ln628_5 = and i1 %icmp_ln620_5, i1 %icmp_ln610_5"   --->   Operation 359 'and' 'and_ln628_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln628_6 = and i1 %and_ln628_5, i1 %Range1_all_ones_14"   --->   Operation 360 'and' 'and_ln628_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node overflow_94)   --->   "%deleted_zeros_2 = select i1 %and_ln628_6, i1 %and_ln630_2, i1 %or_ln610_8"   --->   Operation 361 'select' 'deleted_zeros_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_2)   --->   "%or_ln610_9 = or i1 %select_ln631_6, i1 %xor_ln610_4"   --->   Operation 362 'or' 'or_ln610_9' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_2 = select i1 %and_ln628_6, i1 %Range1_all_ones_8, i1 %or_ln610_9"   --->   Operation 363 'select' 'deleted_ones_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_2)   --->   "%or_ln610_10 = or i1 %icmp_ln610_5, i1 %p_Result_228"   --->   Operation 364 'or' 'or_ln610_10' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node overflow_94)   --->   "%xor_ln647_5 = xor i1 %deleted_zeros_2, i1 1"   --->   Operation 365 'xor' 'xor_ln647_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node overflow_94)   --->   "%or_ln647_2 = or i1 %p_Result_228, i1 %xor_ln647_5"   --->   Operation 366 'or' 'or_ln647_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node overflow_94)   --->   "%xor_ln647_6 = xor i1 %neg_src_93, i1 1"   --->   Operation 367 'xor' 'xor_ln647_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_94 = and i1 %or_ln647_2, i1 %xor_ln647_6"   --->   Operation 368 'and' 'overflow_94' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_2)   --->   "%and_ln648_5 = and i1 %p_Result_228, i1 %deleted_ones_2"   --->   Operation 369 'and' 'and_ln648_5' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_2)   --->   "%xor_ln648_2 = xor i1 %and_ln648_5, i1 %or_ln610_10"   --->   Operation 370 'xor' 'xor_ln648_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_2)   --->   "%underflow_94 = and i1 %xor_ln648_2, i1 %neg_src_93"   --->   Operation 371 'and' 'underflow_94' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln302_2 = or i1 %underflow_94, i1 %overflow_94"   --->   Operation 372 'or' 'or_ln302_2' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln570_3 = sext i12 %sh_amt_3"   --->   Operation 373 'sext' 'sext_ln570_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.62ns)   --->   "%icmp_ln571_3 = icmp_eq  i12 %F2_3, i12 16"   --->   Operation 374 'icmp' 'icmp_ln571_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.62ns)   --->   "%icmp_ln574_3 = icmp_ult  i12 %sh_amt_3, i12 54"   --->   Operation 375 'icmp' 'icmp_ln574_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.59ns)   --->   "%icmp_ln592_3 = icmp_eq  i7 %tmp_326, i7 0"   --->   Operation 376 'icmp' 'icmp_ln592_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%zext_ln575_3 = zext i32 %sext_ln570_3"   --->   Operation 377 'zext' 'zext_ln575_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%ashr_ln575_3 = ashr i54 %man_V_14, i54 %zext_ln575_3"   --->   Operation 378 'ashr' 'ashr_ln575_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%trunc_ln575_3 = trunc i54 %ashr_ln575_3"   --->   Operation 379 'trunc' 'trunc_ln575_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_8)   --->   "%bitcast_ln724_6 = bitcast i32 %d_assign_8"   --->   Operation 380 'bitcast' 'bitcast_ln724_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_8)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_6, i32 31"   --->   Operation 381 'bitselect' 'tmp_327' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_8)   --->   "%select_ln577_3 = select i1 %tmp_327, i32 4294967295, i32 0"   --->   Operation 382 'select' 'select_ln577_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_205)   --->   "%shl_ln593_3 = shl i32 %trunc_ln572_3, i32 %sext_ln570_3"   --->   Operation 383 'shl' 'shl_ln593_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%select_ln571_3 = select i1 %icmp_ln571_3, i32 %trunc_ln572_3, i32 0"   --->   Operation 384 'select' 'select_ln571_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_3)   --->   "%xor_ln571_3 = xor i1 %icmp_ln571_3, i1 1"   --->   Operation 385 'xor' 'xor_ln571_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_3 = and i1 %icmp_ln570_6, i1 %xor_ln571_3"   --->   Operation 386 'and' 'and_ln570_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_7)   --->   "%and_ln574_7 = and i1 %and_ln570_3, i1 %icmp_ln574_3"   --->   Operation 387 'and' 'and_ln574_7' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln574_7 = select i1 %and_ln574_7, i32 %trunc_ln575_3, i32 %select_ln571_3"   --->   Operation 388 'select' 'select_ln574_7' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_8)   --->   "%xor_ln574_3 = xor i1 %icmp_ln574_3, i1 1"   --->   Operation 389 'xor' 'xor_ln574_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln574_8)   --->   "%and_ln574_8 = and i1 %and_ln570_3, i1 %xor_ln574_3"   --->   Operation 390 'and' 'and_ln574_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln574_8 = select i1 %and_ln574_8, i32 %select_ln577_3, i32 %select_ln574_7"   --->   Operation 391 'select' 'select_ln574_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_205)   --->   "%and_ln592_3 = and i1 %icmp_ln570_7, i1 %icmp_ln592_3"   --->   Operation 392 'and' 'and_ln592_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_205 = select i1 %and_ln592_3, i32 %shl_ln593_3, i32 %select_ln574_8"   --->   Operation 393 'select' 'p_Val2_205' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.74ns)   --->   "%pos2_3 = add i12 %F2_3, i12 17"   --->   Operation 394 'add' 'pos2_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%p_Result_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_205, i32 31"   --->   Operation 395 'bitselect' 'p_Result_230' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.62ns)   --->   "%icmp_ln610_7 = icmp_slt  i12 %pos1_3, i12 54"   --->   Operation 396 'icmp' 'icmp_ln610_7' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.12ns)   --->   "%Range1_all_ones_16 = xor i1 %tmp_331, i1 1"   --->   Operation 397 'xor' 'Range1_all_ones_16' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.62ns)   --->   "%icmp_ln610_8 = icmp_ult  i12 %pos1_3, i12 54"   --->   Operation 398 'icmp' 'icmp_ln610_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.12ns)   --->   "%Range1_all_ones_17 = and i1 %icmp_ln610_8, i1 %lD_7"   --->   Operation 399 'and' 'Range1_all_ones_17' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.62ns)   --->   "%icmp_ln620_7 = icmp_slt  i12 %pos2_3, i12 54"   --->   Operation 400 'icmp' 'icmp_ln620_7' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.62ns)   --->   "%icmp_ln620_8 = icmp_ult  i12 %pos2_3, i12 54"   --->   Operation 401 'icmp' 'icmp_ln620_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln624_3 = sext i12 %pos2_3"   --->   Operation 402 'sext' 'sext_ln624_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln624_3 = zext i32 %sext_ln624_3"   --->   Operation 403 'zext' 'zext_ln624_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (1.12ns)   --->   "%Range2_V_8 = lshr i54 %man_V_14, i54 %zext_ln624_3"   --->   Operation 404 'lshr' 'Range2_V_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones_11)   --->   "%r_V_373 = lshr i54 18014398509481983, i54 %zext_ln624_3"   --->   Operation 405 'lshr' 'r_V_373' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (1.05ns) (out node of the LUT)   --->   "%Range2_all_ones_11 = icmp_eq  i54 %Range2_V_8, i54 %r_V_373"   --->   Operation 406 'icmp' 'Range2_all_ones_11' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_11)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2_3, i32 11"   --->   Operation 407 'bitselect' 'tmp_332' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_11)   --->   "%Range2_all_ones_12 = xor i1 %tmp_332, i1 1"   --->   Operation 408 'xor' 'Range2_all_ones_12' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_11)   --->   "%Range2_all_ones_13 = select i1 %icmp_ln620_8, i1 %Range2_all_ones_11, i1 %Range2_all_ones_12"   --->   Operation 409 'select' 'Range2_all_ones_13' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.27ns) (out node of the LUT)   --->   "%Range1_all_ones_11 = and i1 %Range2_all_ones_13, i1 %Range1_all_ones_17"   --->   Operation 410 'and' 'Range1_all_ones_11' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.12ns)   --->   "%Range1_all_zeros_8 = xor i1 %Range1_all_ones_17, i1 1"   --->   Operation 411 'xor' 'Range1_all_zeros_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.99ns)   --->   "%icmp_ln630_3 = icmp_eq  i54 %Range2_V_8, i54 0"   --->   Operation 412 'icmp' 'icmp_ln630_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%and_ln630_3 = and i1 %icmp_ln630_3, i1 %Range1_all_zeros_8"   --->   Operation 413 'and' 'and_ln630_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.62ns)   --->   "%icmp_ln631_3 = icmp_eq  i12 %pos2_3, i12 54"   --->   Operation 414 'icmp' 'icmp_ln631_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln610_11)   --->   "%select_ln631_7 = select i1 %icmp_ln631_3, i1 %Range1_all_zeros_8, i1 %Range1_all_ones_16"   --->   Operation 415 'select' 'select_ln631_7' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_3)   --->   "%select_ln631_8 = select i1 %icmp_ln631_3, i1 %Range1_all_ones_17, i1 %Range1_all_ones_16"   --->   Operation 416 'select' 'select_ln631_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.12ns)   --->   "%xor_ln610_6 = xor i1 %icmp_ln610_7, i1 1"   --->   Operation 417 'xor' 'xor_ln610_6' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln610_11 = or i1 %select_ln631_7, i1 %xor_ln610_6"   --->   Operation 418 'or' 'or_ln610_11' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln628_8)   --->   "%and_ln628_7 = and i1 %icmp_ln620_7, i1 %icmp_ln610_7"   --->   Operation 419 'and' 'and_ln628_7' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln628_8 = and i1 %and_ln628_7, i1 %Range1_all_ones_16"   --->   Operation 420 'and' 'and_ln628_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%deleted_zeros_3 = select i1 %and_ln628_8, i1 %and_ln630_3, i1 %or_ln610_11"   --->   Operation 421 'select' 'deleted_zeros_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node deleted_ones_3)   --->   "%or_ln610_12 = or i1 %select_ln631_8, i1 %xor_ln610_6"   --->   Operation 422 'or' 'or_ln610_12' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (0.27ns) (out node of the LUT)   --->   "%deleted_ones_3 = select i1 %and_ln628_8, i1 %Range1_all_ones_11, i1 %or_ln610_12"   --->   Operation 423 'select' 'deleted_ones_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_3)   --->   "%or_ln610_13 = or i1 %icmp_ln610_7, i1 %p_Result_230"   --->   Operation 424 'or' 'or_ln610_13' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%xor_ln647_7 = xor i1 %deleted_zeros_3, i1 1"   --->   Operation 425 'xor' 'xor_ln647_7' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%or_ln647_3 = or i1 %p_Result_230, i1 %xor_ln647_7"   --->   Operation 426 'or' 'or_ln647_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node overflow_95)   --->   "%xor_ln647_8 = xor i1 %neg_src_94, i1 1"   --->   Operation 427 'xor' 'xor_ln647_8' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_95 = and i1 %or_ln647_3, i1 %xor_ln647_8"   --->   Operation 428 'and' 'overflow_95' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_3)   --->   "%and_ln648_7 = and i1 %p_Result_230, i1 %deleted_ones_3"   --->   Operation 429 'and' 'and_ln648_7' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_3)   --->   "%xor_ln648_3 = xor i1 %and_ln648_7, i1 %or_ln610_13"   --->   Operation 430 'xor' 'xor_ln648_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln302_3)   --->   "%underflow_95 = and i1 %xor_ln648_3, i1 %neg_src_94"   --->   Operation 431 'and' 'underflow_95' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln302_3 = or i1 %underflow_95, i1 %overflow_95"   --->   Operation 432 'or' 'or_ln302_3' <Predicate = (icmp_ln24 & icmp_ln24_1 & !icmp_ln560_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 454 'ret' 'ret_ln0' <Predicate = (!icmp_ln24_1) | (!icmp_ln24)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.92>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%or_ln24_1 = or i6 %j, i6 2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 433 'or' 'or_ln24_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %or_ln24_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 434 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%select_ln346_12 = select i1 %overflow_94, i32 2147483647, i32 2147483648"   --->   Operation 435 'select' 'select_ln346_12' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%xor_ln560_2 = xor i1 %icmp_ln560_2, i1 1"   --->   Operation 436 'xor' 'xor_ln560_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%and_ln302_5 = and i1 %or_ln302_2, i1 %xor_ln560_2"   --->   Operation 437 'and' 'and_ln302_5' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%and_ln302_6 = and i1 %and_ln302_5, i1 %icmp_ln600_2"   --->   Operation 438 'and' 'and_ln302_6' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_2)   --->   "%select_ln302_2 = select i1 %and_ln302_6, i32 %select_ln346_12, i32 %p_Val2_203"   --->   Operation 439 'select' 'select_ln302_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln560_2 = select i1 %icmp_ln560_2, i32 0, i32 %select_ln302_2"   --->   Operation 440 'select' 'select_ln560_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%int_state_V_addr_5 = getelementptr i32 %int_state_V, i64 0, i64 %zext_ln26" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 441 'getelementptr' 'int_state_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 %select_ln560_2, i6 %int_state_V_addr_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 442 'store' 'store_ln26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%or_ln24_2 = or i6 %j, i6 3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 443 'or' 'or_ln24_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %or_ln24_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 444 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%select_ln346_14 = select i1 %overflow_95, i32 2147483647, i32 2147483648"   --->   Operation 445 'select' 'select_ln346_14' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%xor_ln560_3 = xor i1 %icmp_ln560_3, i1 1"   --->   Operation 446 'xor' 'xor_ln560_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%and_ln302_7 = and i1 %or_ln302_3, i1 %xor_ln560_3"   --->   Operation 447 'and' 'and_ln302_7' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%and_ln302_8 = and i1 %and_ln302_7, i1 %icmp_ln600_3"   --->   Operation 448 'and' 'and_ln302_8' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln560_3)   --->   "%select_ln302_3 = select i1 %and_ln302_8, i32 %select_ln346_14, i32 %p_Val2_205"   --->   Operation 449 'select' 'select_ln302_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln560_3 = select i1 %icmp_ln560_3, i32 0, i32 %select_ln302_3"   --->   Operation 450 'select' 'select_ln560_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%int_state_V_addr_6 = getelementptr i32 %int_state_V, i64 0, i64 %zext_ln26_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 451 'getelementptr' 'int_state_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 %select_ln560_3, i6 %int_state_V_addr_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26]   --->   Operation 452 'store' 'store_ln26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc22.0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24]   --->   Operation 453 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.36ns
The critical path consists of the following:
	'alloca' operation ('j') [35]  (0 ns)
	'load' operation ('j', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24) on local variable 'j' [72]  (0 ns)
	'mux' operation ('d', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26) [182]  (0.816 ns)
	'fpext' operation ('d') [183]  (1.54 ns)

 <State 2>: 3.33ns
The critical path consists of the following:
	'fpext' operation ('d') [183]  (1.54 ns)
	'sub' operation ('F2') [195]  (0.745 ns)
	'sub' operation ('sub_ln570_1') [198]  (0.745 ns)
	'select' operation ('sh_amt') [199]  (0.299 ns)

 <State 3>: 3.61ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln571_1') [201]  (0.629 ns)
	'xor' operation ('xor_ln571_1') [214]  (0 ns)
	'and' operation ('and_ln570_1') [215]  (0.122 ns)
	'and' operation ('and_ln574_3') [216]  (0 ns)
	'select' operation ('select_ln574_3') [217]  (1.13 ns)
	'select' operation ('select_ln574_4') [220]  (0.278 ns)
	'select' operation ('__Val2__') [224]  (1.05 ns)
	'or' operation ('or_ln647_1') [264]  (0 ns)
	'and' operation ('overflow') [266]  (0.278 ns)
	'or' operation ('or_ln302_1') [270]  (0.122 ns)

 <State 4>: 3.61ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln571_2') [300]  (0.629 ns)
	'xor' operation ('xor_ln571_2') [313]  (0 ns)
	'and' operation ('and_ln570_2') [314]  (0.122 ns)
	'and' operation ('and_ln574_5') [315]  (0 ns)
	'select' operation ('select_ln574_5') [316]  (1.13 ns)
	'select' operation ('select_ln574_6') [319]  (0.278 ns)
	'select' operation ('__Val2__') [323]  (1.05 ns)
	'or' operation ('or_ln647_2') [363]  (0 ns)
	'and' operation ('overflow') [365]  (0.278 ns)
	'or' operation ('or_ln302_2') [369]  (0.122 ns)

 <State 5>: 0.926ns
The critical path consists of the following:
	'select' operation ('select_ln346_12') [370]  (0 ns)
	'select' operation ('select_ln302_2') [374]  (0 ns)
	'select' operation ('select_ln560_2') [375]  (0.227 ns)
	'store' operation ('store_ln26', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26) of variable 'select_ln560_2' on array 'int_state_V' [377]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
