

================================================================
== Vivado HLS Report for 'conv_layer'
================================================================
* Date:           Sun Jun  6 15:18:49 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  18704|  319936|  18704|  319936|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-------+--------+-------+--------+---------+
        |                                   |                        |     Latency    |    Interval    | Pipeline|
        |              Instance             |         Module         |  min  |   max  |  min  |   max  |   Type  |
        +-----------------------------------+------------------------+-------+--------+-------+--------+---------+
        |grp_dataflow_parent_loop_1_fu_112  |dataflow_parent_loop_1  |  17626|  315738|  17626|  315738|   none  |
        |grp_store_output_1_fu_129          |store_output_1          |    797|    3149|    797|    3149|   none  |
        |grp_load_bias_scale_fu_144         |load_bias_scale         |    276|    1044|    276|    1044|   none  |
        +-----------------------------------+------------------------+-------+--------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      0|        0|      88|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        0|   1187|   111526|  178289|    -|
|Memory           |       57|      -|        0|       0|   29|
|Multiplexer      |        -|      -|        -|     401|    -|
|Register         |        -|      -|       94|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       57|   1187|   111620|  178778|   29|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        2|     60|       10|      34|   22|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+
    |grp_dataflow_parent_loop_1_fu_112  |dataflow_parent_loop_1  |        0|   1026|  66049|  119433|    0|
    |grp_load_bias_scale_fu_144         |load_bias_scale         |        0|      0|   4241|     419|    0|
    |grp_store_output_1_fu_129          |store_output_1          |        0|    161|  41236|   58437|    0|
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+
    |Total                              |                        |        0|   1187| 111526|  178289|    0|
    +-----------------------------------+------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+------------------+---------+---+----+-----+------+------+------+-------------+
    |  Memory |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits | Banks| W*Bits*Banks|
    +---------+------------------+---------+---+----+-----+------+------+------+-------------+
    |bias_U   |conv_layer_bias   |        0|  0|   0|   29|    32|  2048|     1|        65536|
    |scale_U  |conv_layer_scale  |       57|  0|   0|    0|    32|  2048|     1|        65536|
    +---------+------------------+---------+---+----+-----+------+------+------+-------------+
    |Total    |                  |       57|  0|   0|   29|    64|  4096|     2|       131072|
    +---------+------------------+---------+---+----+-----+------+------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln170_1_fu_182_p2                               |     *    |      0|  0|   5|          15|           4|
    |mul_ln170_2_fu_196_p2                               |     *    |      0|  0|   6|          19|           4|
    |mul_ln170_fu_168_p2                                 |     *    |      0|  0|  40|           8|           7|
    |add_ln170_fu_214_p2                                 |     +    |      0|  0|  33|          26|          26|
    |ap_sync_grp_dataflow_parent_loop_1_fu_112_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_1_fu_112_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                               |          |      0|  0|  88|          70|          43|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+------+-----------+
    |         Name         | LUT| Input Size| Bits | Total Bits|
    +----------------------+----+-----------+------+-----------+
    |ap_NS_fsm             |  38|          7|     1|          7|
    |bias_address0         |  15|          3|     5|         15|
    |bias_ce0              |  15|          3|     1|          3|
    |bias_we0              |   9|          2|     1|          2|
    |m_axi_ddr_V_ARADDR    |  15|          3|    32|         96|
    |m_axi_ddr_V_ARBURST   |  15|          3|     2|          6|
    |m_axi_ddr_V_ARCACHE   |  15|          3|     4|         12|
    |m_axi_ddr_V_ARID      |  15|          3|     1|          3|
    |m_axi_ddr_V_ARLEN     |  15|          3|    32|         96|
    |m_axi_ddr_V_ARLOCK    |  15|          3|     2|          6|
    |m_axi_ddr_V_ARPROT    |  15|          3|     3|          9|
    |m_axi_ddr_V_ARQOS     |  15|          3|     4|         12|
    |m_axi_ddr_V_ARREGION  |  15|          3|     4|         12|
    |m_axi_ddr_V_ARSIZE    |  15|          3|     3|          9|
    |m_axi_ddr_V_ARUSER    |  15|          3|     1|          3|
    |m_axi_ddr_V_ARVALID   |  15|          3|     1|          3|
    |m_axi_ddr_V_RREADY    |  15|          3|     1|          3|
    |outbuf_V_4_address0   |  15|          3|    11|         33|
    |outbuf_V_4_address1   |  15|          3|    11|         33|
    |outbuf_V_4_ce0        |  15|          3|     1|          3|
    |outbuf_V_4_ce1        |  15|          3|     1|          3|
    |outbuf_V_4_d1         |  15|          3|  1536|       4608|
    |outbuf_V_4_we1        |  15|          3|     1|          3|
    |scale_address0        |  15|          3|     5|         15|
    |scale_ce0             |  15|          3|     1|          3|
    |scale_we0             |   9|          2|     1|          2|
    +----------------------+----+-----------+------+-----------+
    |Total                 | 401|         80|  1666|       5000|
    +----------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   6|   0|    6|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_1_fu_112_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_1_fu_112_ap_ready  |   1|   0|    1|          0|
    |empty_49_reg_265                                        |  23|   0|   23|          0|
    |empty_50_reg_270                                        |   7|   0|    7|          0|
    |empty_51_reg_275                                        |   2|   0|    2|          0|
    |empty_reg_258                                           |   6|   0|    6|          0|
    |grp_dataflow_parent_loop_1_fu_112_ap_start_reg          |   1|   0|    1|          0|
    |grp_load_bias_scale_fu_144_ap_start_reg                 |   1|   0|    1|          0|
    |grp_store_output_1_fu_129_ap_start_reg                  |   1|   0|    1|          0|
    |mul_ln170_2_reg_248                                     |  23|   0|   23|          0|
    |trunc_ln170_1_reg_253                                   |  22|   0|   22|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |  94|   0|   94|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  | Source Object|    C Type    |
+----------------------+-----+------+------------+--------------+--------------+
|ap_clk                |  in |     1| ap_ctrl_hs |  conv_layer  | return value |
|ap_rst                |  in |     1| ap_ctrl_hs |  conv_layer  | return value |
|ap_start              |  in |     1| ap_ctrl_hs |  conv_layer  | return value |
|ap_done               | out |     1| ap_ctrl_hs |  conv_layer  | return value |
|ap_idle               | out |     1| ap_ctrl_hs |  conv_layer  | return value |
|ap_ready              | out |     1| ap_ctrl_hs |  conv_layer  | return value |
|input_V_address0      | out |    12|  ap_memory |    input_V   |     array    |
|input_V_ce0           | out |     1|  ap_memory |    input_V   |     array    |
|input_V_q0            |  in |   288|  ap_memory |    input_V   |     array    |
|output_V_address1     | out |    12|  ap_memory |   output_V   |     array    |
|output_V_ce1          | out |     1|  ap_memory |   output_V   |     array    |
|output_V_we1          | out |     1|  ap_memory |   output_V   |     array    |
|output_V_d1           | out |   288|  ap_memory |   output_V   |     array    |
|outbuf_V_4_address0   | out |    11|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_ce0        | out |     1|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_q0         |  in |  1536|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_address1   | out |    11|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_ce1        | out |     1|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_we1        | out |     1|  ap_memory |  outbuf_V_4  |     array    |
|outbuf_V_4_d1         | out |  1536|  ap_memory |  outbuf_V_4  |     array    |
|m_axi_ddr_V_AWVALID   | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREADY   |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWADDR    | out |    32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWID      | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLEN     | out |    32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWSIZE    | out |     3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWBURST   | out |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWLOCK    | out |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWCACHE   | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWPROT    | out |     3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWQOS     | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWREGION  | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_AWUSER    | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WVALID    | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WREADY    |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WDATA     | out |   128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WSTRB     | out |    16|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WLAST     | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WID       | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_WUSER     | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARVALID   | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREADY   |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARADDR    | out |    32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARID      | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLEN     | out |    32|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARSIZE    | out |     3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARBURST   | out |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARLOCK    | out |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARCACHE   | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARPROT    | out |     3|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARQOS     | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARREGION  | out |     4|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_ARUSER    | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RVALID    |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RREADY    | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RDATA     |  in |   128|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RLAST     |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RID       |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RUSER     |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_RRESP     |  in |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BVALID    |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BREADY    | out |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BRESP     |  in |     2|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BID       |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|m_axi_ddr_V_BUSER     |  in |     1|    m_axi   |     ddr_V    |    pointer   |
|TO_r                  |  in |     7|   ap_none  |     TO_r     |    scalar    |
|TI                    |  in |     8|   ap_none  |      TI      |    scalar    |
|K                     |  in |     4|   ap_none  |       K      |    scalar    |
|P                     |  in |     1|   ap_none  |       P      |    scalar    |
|OFFSET                |  in |    24|   ap_none  |    OFFSET    |    scalar    |
+----------------------+-----+------+------------+--------------+--------------+

