
tiny841_BlueTooth.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000286  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000212  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000005  00800100  00800100  00000286  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000286  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000002b8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000048  00000000  00000000  000002f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000002e7  00000000  00000000  0000033c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000001be  00000000  00000000  00000623  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000001b4  00000000  00000000  000007e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000009c  00000000  00000000  00000998  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000029c  00000000  00000000  00000a34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000010b  00000000  00000000  00000cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000038  00000000  00000000  00000ddb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	1d c0       	rjmp	.+58     	; 0x3c <__ctors_end>
   2:	37 c0       	rjmp	.+110    	; 0x72 <__bad_interrupt>
   4:	36 c0       	rjmp	.+108    	; 0x72 <__bad_interrupt>
   6:	35 c0       	rjmp	.+106    	; 0x72 <__bad_interrupt>
   8:	34 c0       	rjmp	.+104    	; 0x72 <__bad_interrupt>
   a:	33 c0       	rjmp	.+102    	; 0x72 <__bad_interrupt>
   c:	32 c0       	rjmp	.+100    	; 0x72 <__bad_interrupt>
   e:	31 c0       	rjmp	.+98     	; 0x72 <__bad_interrupt>
  10:	30 c0       	rjmp	.+96     	; 0x72 <__bad_interrupt>
  12:	2f c0       	rjmp	.+94     	; 0x72 <__bad_interrupt>
  14:	2e c0       	rjmp	.+92     	; 0x72 <__bad_interrupt>
  16:	2d c0       	rjmp	.+90     	; 0x72 <__bad_interrupt>
  18:	2c c0       	rjmp	.+88     	; 0x72 <__bad_interrupt>
  1a:	2b c0       	rjmp	.+86     	; 0x72 <__bad_interrupt>
  1c:	2a c0       	rjmp	.+84     	; 0x72 <__bad_interrupt>
  1e:	29 c0       	rjmp	.+82     	; 0x72 <__bad_interrupt>
  20:	28 c0       	rjmp	.+80     	; 0x72 <__bad_interrupt>
  22:	27 c0       	rjmp	.+78     	; 0x72 <__bad_interrupt>
  24:	26 c0       	rjmp	.+76     	; 0x72 <__bad_interrupt>
  26:	25 c0       	rjmp	.+74     	; 0x72 <__bad_interrupt>
  28:	24 c0       	rjmp	.+72     	; 0x72 <__bad_interrupt>
  2a:	23 c0       	rjmp	.+70     	; 0x72 <__bad_interrupt>
  2c:	23 c0       	rjmp	.+70     	; 0x74 <__vector_22>
  2e:	21 c0       	rjmp	.+66     	; 0x72 <__bad_interrupt>
  30:	20 c0       	rjmp	.+64     	; 0x72 <__bad_interrupt>
  32:	1f c0       	rjmp	.+62     	; 0x72 <__bad_interrupt>
  34:	1e c0       	rjmp	.+60     	; 0x72 <__bad_interrupt>
  36:	1d c0       	rjmp	.+58     	; 0x72 <__bad_interrupt>
  38:	1c c0       	rjmp	.+56     	; 0x72 <__bad_interrupt>
  3a:	1b c0       	rjmp	.+54     	; 0x72 <__bad_interrupt>

0000003c <__ctors_end>:
  3c:	11 24       	eor	r1, r1
  3e:	1f be       	out	0x3f, r1	; 63
  40:	cf ef       	ldi	r28, 0xFF	; 255
  42:	d2 e0       	ldi	r29, 0x02	; 2
  44:	de bf       	out	0x3e, r29	; 62
  46:	cd bf       	out	0x3d, r28	; 61

00000048 <__do_copy_data>:
  48:	11 e0       	ldi	r17, 0x01	; 1
  4a:	a0 e0       	ldi	r26, 0x00	; 0
  4c:	b1 e0       	ldi	r27, 0x01	; 1
  4e:	e2 e1       	ldi	r30, 0x12	; 18
  50:	f2 e0       	ldi	r31, 0x02	; 2
  52:	02 c0       	rjmp	.+4      	; 0x58 <__do_copy_data+0x10>
  54:	05 90       	lpm	r0, Z+
  56:	0d 92       	st	X+, r0
  58:	a0 30       	cpi	r26, 0x00	; 0
  5a:	b1 07       	cpc	r27, r17
  5c:	d9 f7       	brne	.-10     	; 0x54 <__do_copy_data+0xc>

0000005e <__do_clear_bss>:
  5e:	21 e0       	ldi	r18, 0x01	; 1
  60:	a0 e0       	ldi	r26, 0x00	; 0
  62:	b1 e0       	ldi	r27, 0x01	; 1
  64:	01 c0       	rjmp	.+2      	; 0x68 <.do_clear_bss_start>

00000066 <.do_clear_bss_loop>:
  66:	1d 92       	st	X+, r1

00000068 <.do_clear_bss_start>:
  68:	a5 30       	cpi	r26, 0x05	; 5
  6a:	b2 07       	cpc	r27, r18
  6c:	e1 f7       	brne	.-8      	; 0x66 <.do_clear_bss_loop>
  6e:	af d0       	rcall	.+350    	; 0x1ce <main>
  70:	ce c0       	rjmp	.+412    	; 0x20e <_exit>

00000072 <__bad_interrupt>:
  72:	c6 cf       	rjmp	.-116    	; 0x0 <__vectors>

00000074 <__vector_22>:
		volt_data = 0;
	}
}

//------------------------------Interrupt Service Routine--------------------------------------------------------------
ISR(USART0_RX_vect, ISR_BLOCK){	//USART1 Receive complete interrupt service routine	
  74:	1f 92       	push	r1
  76:	0f 92       	push	r0
  78:	0f b6       	in	r0, 0x3f	; 63
  7a:	0f 92       	push	r0
  7c:	11 24       	eor	r1, r1
  7e:	8f 93       	push	r24
  80:	ef 93       	push	r30
  82:	ff 93       	push	r31
	//send data to digital phase shifter here
	data_in = UDR0;		//receive data from the USART1 receiver buffer; page 180		
  84:	e0 e8       	ldi	r30, 0x80	; 128
  86:	f0 e0       	ldi	r31, 0x00	; 0
  88:	80 81       	ld	r24, Z
  8a:	80 93 03 01 	sts	0x0103, r24
	UDR0 = data_in;		//place data to USART0 data buffer and initiate data transfer; provide feedback to check bluetooth command page 190	
  8e:	80 91 03 01 	lds	r24, 0x0103
  92:	80 83       	st	Z, r24
	PORTA &= ~(1<<PORTA7);	//ss low; start SPI transfer
  94:	df 98       	cbi	0x1b, 7	; 27
	SPDR = data_in;	//place data to SPI data buffer and send to the DAC	
  96:	80 91 03 01 	lds	r24, 0x0103
  9a:	80 93 b0 00 	sts	0x00B0, r24
	while(!(UCSR0A & (1<<TXC0))){	//TXC0 bit is set if USART0 transfer is complete; page 193
  9e:	e6 e8       	ldi	r30, 0x86	; 134
  a0:	f0 e0       	ldi	r31, 0x00	; 0
  a2:	80 81       	ld	r24, Z
  a4:	86 ff       	sbrs	r24, 6
  a6:	fd cf       	rjmp	.-6      	; 0xa2 <__vector_22+0x2e>
		;	// wait until USART0 TX transfer is completed
	}	
	while(!(SPSR & (1<<SPIF))){	//SPIF bit is set if SPI transfer is complete; page 158
  a8:	e1 eb       	ldi	r30, 0xB1	; 177
  aa:	f0 e0       	ldi	r31, 0x00	; 0
  ac:	80 81       	ld	r24, Z
  ae:	88 23       	and	r24, r24
  b0:	ec f7       	brge	.-6      	; 0xac <__vector_22+0x38>
		;	// wait until SPI transfer is completed
	}	
	data_flush = SPDR;		//clear SPI interrupt flag; page 158
  b2:	80 91 b0 00 	lds	r24, 0x00B0
  b6:	80 93 04 01 	sts	0x0104, r24
	UCSR0A |= 1<<TXC0;	//clear USART0 transmit complete signal; page 193		
  ba:	e6 e8       	ldi	r30, 0x86	; 134
  bc:	f0 e0       	ldi	r31, 0x00	; 0
  be:	80 81       	ld	r24, Z
  c0:	80 64       	ori	r24, 0x40	; 64
  c2:	80 83       	st	Z, r24
	PORTA |= (1<<PORTA7);	//ss high; stop SPI transfer
  c4:	df 9a       	sbi	0x1b, 7	; 27
	received_signal = true;	
  c6:	81 e0       	ldi	r24, 0x01	; 1
  c8:	80 93 02 01 	sts	0x0102, r24
}
  cc:	ff 91       	pop	r31
  ce:	ef 91       	pop	r30
  d0:	8f 91       	pop	r24
  d2:	0f 90       	pop	r0
  d4:	0f be       	out	0x3f, r0	; 63
  d6:	0f 90       	pop	r0
  d8:	1f 90       	pop	r1
  da:	18 95       	reti

000000dc <_Z7UART_TXh>:

//---------------------------------------------------------------------------------------------------------------------

//------------------------------User Defined Functions--------------------------------------------------------------
void UART_TX(uint8_t TX_data){	//send data using UART0
	UDR0 = TX_data;	//place data to USART0 data buffer and initiate data transfer; provide feedback to check bluetooth command page 190	
  dc:	80 93 80 00 	sts	0x0080, r24
	while(!(UCSR0A & (1<<TXC0))){	//TXC0 bit is set if USART0 transfer is complete; page 193
  e0:	e6 e8       	ldi	r30, 0x86	; 134
  e2:	f0 e0       	ldi	r31, 0x00	; 0
  e4:	80 81       	ld	r24, Z
  e6:	86 ff       	sbrs	r24, 6
  e8:	fd cf       	rjmp	.-6      	; 0xe4 <_Z7UART_TXh+0x8>
		;	// wait until USART0 TX transfer is completed
	}							
	UCSR0A |= 1<<TXC0;	//clear USART0 transmit complete signal; page 193
  ea:	e6 e8       	ldi	r30, 0x86	; 134
  ec:	f0 e0       	ldi	r31, 0x00	; 0
  ee:	80 81       	ld	r24, Z
  f0:	80 64       	ori	r24, 0x40	; 64
  f2:	80 83       	st	Z, r24
  f4:	08 95       	ret

000000f6 <_Z8SPI_initv>:
}

void SPI_init(){	//initialize SPI module		
	PRR &= ~(1<<PRSPI); //enable SPI module in PRR; page 152; Page 39
  f6:	e0 e7       	ldi	r30, 0x70	; 112
  f8:	f0 e0       	ldi	r31, 0x00	; 0
  fa:	80 81       	ld	r24, Z
  fc:	8f 7e       	andi	r24, 0xEF	; 239
  fe:	80 83       	st	Z, r24
	SPCR &= ~(1<<SPE);	//disable SPI module in SPI control Register in order to make changes; page 157	
 100:	e2 eb       	ldi	r30, 0xB2	; 178
 102:	f0 e0       	ldi	r31, 0x00	; 0
 104:	80 81       	ld	r24, Z
 106:	8f 7b       	andi	r24, 0xBF	; 191
 108:	80 83       	st	Z, r24
	SPCR &= ~(1<<DORD);	//MSB to be transmitted first; page 157
 10a:	80 81       	ld	r24, Z
 10c:	8f 7d       	andi	r24, 0xDF	; 223
 10e:	80 83       	st	Z, r24
	SPCR |= (1<<MSTR);	//enable SPI master mode; page 157
 110:	80 81       	ld	r24, Z
 112:	80 61       	ori	r24, 0x10	; 16
 114:	80 83       	st	Z, r24
	SPCR &= ~(1<CPOL);	//SPI clk is low when idle; page 158
 116:	80 81       	ld	r24, Z
 118:	8e 7f       	andi	r24, 0xFE	; 254
 11a:	80 83       	st	Z, r24
	SPCR &= ~(1<CPHA);	//Data is valid on leading edge; page 158
 11c:	80 81       	ld	r24, Z
 11e:	8e 7f       	andi	r24, 0xFE	; 254
 120:	80 83       	st	Z, r24
	REMAP &= ~(1<SPIMAP);	//use default pin map; page 159		
 122:	a5 e6       	ldi	r26, 0x65	; 101
 124:	b0 e0       	ldi	r27, 0x00	; 0
 126:	8c 91       	ld	r24, X
 128:	8c 93       	st	X, r24
	DDRA |= 1<<DDRA4;	//set PA4 as output to use as SCK
 12a:	d4 9a       	sbi	0x1a, 4	; 26
	DDRA |= 1<<DDRA6;	//set PA6 as output to use as MOSI
 12c:	d6 9a       	sbi	0x1a, 6	; 26
	DDRA |= 1<<DDRA7;	//set PA7 as output to use as SS	
 12e:	d7 9a       	sbi	0x1a, 7	; 26
	SPCR |= 1<<SPE;	//enable SPI module in SPI control Register; page 157	
 130:	80 81       	ld	r24, Z
 132:	80 64       	ori	r24, 0x40	; 64
 134:	80 83       	st	Z, r24
 136:	08 95       	ret

00000138 <_Z11USART0_inith>:
}

void USART0_init(uint8_t baud_rate){	//initialize USART0 to operate in asynchronous mode
 138:	cf 93       	push	r28
 13a:	df 93       	push	r29
	PRR &= ~(1<<PRUSART0);	//enable USART0 module in PRR; page39; page 160
 13c:	e0 e7       	ldi	r30, 0x70	; 112
 13e:	f0 e0       	ldi	r31, 0x00	; 0
 140:	90 81       	ld	r25, Z
 142:	9f 7d       	andi	r25, 0xDF	; 223
 144:	90 83       	st	Z, r25
	UBRR0 = 0;	//set the baud_rate to zero; page 189	
 146:	c1 e8       	ldi	r28, 0x81	; 129
 148:	d0 e0       	ldi	r29, 0x00	; 0
 14a:	19 82       	std	Y+1, r1	; 0x01
 14c:	18 82       	st	Y, r1
	UCSR0C &= ~((1<<UMSEL00) | (1<<UMSEL01));	//enable USART0 in asynchronous mode; page 195
 14e:	e4 e8       	ldi	r30, 0x84	; 132
 150:	f0 e0       	ldi	r31, 0x00	; 0
 152:	90 81       	ld	r25, Z
 154:	9f 73       	andi	r25, 0x3F	; 63
 156:	90 83       	st	Z, r25
	UCSR0C |= (1<<UPM01)|(1<<UPM00);	//enable parity check; odd parity; page 183
 158:	90 81       	ld	r25, Z
 15a:	90 63       	ori	r25, 0x30	; 48
 15c:	90 83       	st	Z, r25
	UCSR0C |= (1<<USBS0);	//select 1 stop bit; page 184
 15e:	90 81       	ld	r25, Z
 160:	98 60       	ori	r25, 0x08	; 8
 162:	90 83       	st	Z, r25
	UCSR0B &= ~(1<<UCSZ02);	//character size; set tp 8 bit; page 184
 164:	a5 e8       	ldi	r26, 0x85	; 133
 166:	b0 e0       	ldi	r27, 0x00	; 0
 168:	9c 91       	ld	r25, X
 16a:	9b 7f       	andi	r25, 0xFB	; 251
 16c:	9c 93       	st	X, r25
	UCSR0C |= (1<<UCSZ01)|(1<<UCSZ00);	//character size; set tp 8 bit; page 184
 16e:	90 81       	ld	r25, Z
 170:	96 60       	ori	r25, 0x06	; 6
 172:	90 83       	st	Z, r25
	UCSR0C &= ~(1<<UCPOL0);	//set to zero when using asynchronous mode; page 184	
 174:	90 81       	ld	r25, Z
 176:	9e 7f       	andi	r25, 0xFE	; 254
 178:	90 83       	st	Z, r25
	UCSR0C |= (1<<UDORD0);	//LSB first; page 195	
 17a:	90 81       	ld	r25, Z
 17c:	94 60       	ori	r25, 0x04	; 4
 17e:	90 83       	st	Z, r25
	UCSR0A &= ~(1<<U2X0);	//do no double transmission speed; page 181	
 180:	e6 e8       	ldi	r30, 0x86	; 134
 182:	f0 e0       	ldi	r31, 0x00	; 0
 184:	90 81       	ld	r25, Z
 186:	9d 7f       	andi	r25, 0xFD	; 253
 188:	90 83       	st	Z, r25
	UBRR0 = baud_rate;	//set the baud_rate; baud_rate = 0 -> 1Mbps; page 180
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	99 83       	std	Y+1, r25	; 0x01
 18e:	88 83       	st	Y, r24
	UCSR0B |= 1<<RXCIE0;	//enable RX complete Interrupt; page 182
 190:	8c 91       	ld	r24, X
 192:	80 68       	ori	r24, 0x80	; 128
 194:	8c 93       	st	X, r24
	//UCSR0D |= 1<<RXSIE0;	//enable RX start interrupt; page 185
	UCSR0B |= (1<<TXEN0);	//enable receiver; page 182
 196:	8c 91       	ld	r24, X
 198:	88 60       	ori	r24, 0x08	; 8
 19a:	8c 93       	st	X, r24
	UCSR0B |= (1<<RXEN0);	//enable receiver; page 182
 19c:	8c 91       	ld	r24, X
 19e:	80 61       	ori	r24, 0x10	; 16
 1a0:	8c 93       	st	X, r24
}
 1a2:	df 91       	pop	r29
 1a4:	cf 91       	pop	r28
 1a6:	08 95       	ret

000001a8 <_Z8ADC_initv>:

void ADC_init(){	//assuming the system clk is 16MHz; otherwise change prescaler; do not go over 200khz; page 135
	PRR &= ~(1<<PRADC);		//write logic 0 to enable ADC module; page38; page134
 1a8:	e0 e7       	ldi	r30, 0x70	; 112
 1aa:	f0 e0       	ldi	r31, 0x00	; 0
 1ac:	80 81       	ld	r24, Z
 1ae:	8e 7f       	andi	r24, 0xFE	; 254
 1b0:	80 83       	st	Z, r24
	ADMUXB &= ~(1<<REFS2 | 1<<REFS1 | 1<<REFS0);	//select Vcc as reference; page 146
 1b2:	88 b1       	in	r24, 0x08	; 8
 1b4:	8f 71       	andi	r24, 0x1F	; 31
 1b6:	88 b9       	out	0x08, r24	; 8
	ADCSRA |= (1<<ADPS2 | 1<<ADPS1 | 1<<ADPS0);		//set ADC prescaler to 128; ADC freq = 16MHz/128=125KHz; page 148
 1b8:	85 b1       	in	r24, 0x05	; 5
 1ba:	87 60       	ori	r24, 0x07	; 7
 1bc:	85 b9       	out	0x05, r24	; 5
	DIDR1 |= 1<<ADC8D;	//disable digital input on PB2; page 150
 1be:	e1 e6       	ldi	r30, 0x61	; 97
 1c0:	f0 e0       	ldi	r31, 0x00	; 0
 1c2:	80 81       	ld	r24, Z
 1c4:	84 60       	ori	r24, 0x04	; 4
 1c6:	80 83       	st	Z, r24
	ADMUXA |= 1<<MUX3;	//select PB2 (ADC8) as ADC input channel; page 134; pgae 144
 1c8:	4b 9a       	sbi	0x09, 3	; 9
	ADCSRA |= 1<<ADEN;	//enable ADC; page 148; page 134
 1ca:	2f 9a       	sbi	0x05, 7	; 5
 1cc:	08 95       	ret

000001ce <main>:
	const uint8_t v_ref = 5;
	double volt = 0;
	uint16_t volt_data = 0;
	// DDRB |= 1<<DDRB2;	//set PB2 as output to flash LED
	
	cli();	//disable global interrupt; atmel built-in function
 1ce:	f8 94       	cli
	USART0_init(103);	//initialize USART0 module; user defined function; set the baud_rate to 9600; page 180		
 1d0:	87 e6       	ldi	r24, 0x67	; 103
 1d2:	b2 df       	rcall	.-156    	; 0x138 <_Z11USART0_inith>
	SPI_init();	//initialize SPI module; user defined function
 1d4:	90 df       	rcall	.-224    	; 0xf6 <_Z8SPI_initv>
	ADC_init(); //initialize ADC module; user defined function
 1d6:	e8 df       	rcall	.-48     	; 0x1a8 <_Z8ADC_initv>
	sei();	//enable global interrupt; atmel built-in function
 1d8:	78 94       	sei
		
		ADCSRA |= 1<<ADSC;	//start ADC conversion; page 148
		while(!(ADCSRA & (1<<ADIF))){	//ADIF is set if conversion is complete, and the data is ready for reading; page 148
			;	//wait until the ADC conversion is done
		}
		ADC_val[0] = ADCL;	//read low bits first
 1da:	c0 e0       	ldi	r28, 0x00	; 0
 1dc:	d1 e0       	ldi	r29, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1de:	2f ef       	ldi	r18, 0xFF	; 255
 1e0:	89 e6       	ldi	r24, 0x69	; 105
 1e2:	98 e1       	ldi	r25, 0x18	; 24
 1e4:	21 50       	subi	r18, 0x01	; 1
 1e6:	80 40       	sbci	r24, 0x00	; 0
 1e8:	90 40       	sbci	r25, 0x00	; 0
 1ea:	e1 f7       	brne	.-8      	; 0x1e4 <main+0x16>
 1ec:	00 c0       	rjmp	.+0      	; 0x1ee <main+0x20>
 1ee:	00 00       	nop
	sei();	//enable global interrupt; atmel built-in function
			 
	while(1){			
		_delay_ms(500);
		
		ADCSRA |= 1<<ADSC;	//start ADC conversion; page 148
 1f0:	2e 9a       	sbi	0x05, 6	; 5
		while(!(ADCSRA & (1<<ADIF))){	//ADIF is set if conversion is complete, and the data is ready for reading; page 148
 1f2:	2c 9b       	sbis	0x05, 4	; 5
 1f4:	fe cf       	rjmp	.-4      	; 0x1f2 <main+0x24>
			;	//wait until the ADC conversion is done
		}
		ADC_val[0] = ADCL;	//read low bits first
 1f6:	86 b1       	in	r24, 0x06	; 6
 1f8:	88 83       	st	Y, r24
		ADC_val[1] = ADCH;		//read high bits
 1fa:	87 b1       	in	r24, 0x07	; 7
 1fc:	89 83       	std	Y+1, r24	; 0x01
		ADCSRA |= (1<<ADIF); //clear ADIF; page 148
 1fe:	2c 9a       	sbi	0x05, 4	; 5
		
		volt_data |= ADC_val[1];	// combine high bits and low bits
 200:	89 81       	ldd	r24, Y+1	; 0x01
		volt_data = volt_data << 8;	// combine high bits and low bits
		volt_data |= ADC_val[0];	// combine high bits and low bits
 202:	88 81       	ld	r24, Y
		
		volt = 	double(v_ref * volt_data) / 1024.0;		// conversion formula; page	143	
						
		UART_TX(ADC_val[1]); //send high bits first
 204:	89 81       	ldd	r24, Y+1	; 0x01
 206:	6a df       	rcall	.-300    	; 0xdc <_Z7UART_TXh>
		UART_TX(ADC_val[0]); //send low bits
 208:	88 81       	ld	r24, Y
 20a:	68 df       	rcall	.-304    	; 0xdc <_Z7UART_TXh>
		
		volt_data = 0;
	}
 20c:	e8 cf       	rjmp	.-48     	; 0x1de <main+0x10>

0000020e <_exit>:
 20e:	f8 94       	cli

00000210 <__stop_program>:
 210:	ff cf       	rjmp	.-2      	; 0x210 <__stop_program>
