$date
	Sat Feb 25 12:07:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sixtb_b $end
$var wire 1 ! q $end
$var reg 1 " clock $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
x#
0"
0!
$end
#5
1$
1"
0#
#10
0$
0"
1#
#15
1$
1"
0#
#20
0$
0"
1#
#25
1!
1$
1"
#30
0!
0$
0"
#35
1!
1$
1"
#40
0!
0$
0"
#45
1!
1$
1"
#50
0!
0$
0"
#55
1!
1$
1"
#60
0!
0$
0"
#65
1!
1$
1"
#70
0!
0$
0"
#75
1!
1$
1"
#80
0!
0$
0"
#85
1!
1$
1"
#90
0!
0$
0"
#95
1!
1$
1"
#100
0!
0$
0"
#105
1!
1$
1"
#110
0!
0$
0"
#115
1!
1$
1"
#120
0!
0$
0"
