/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Mon May 28 13:59:27 KST 2018
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCop.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_condFlag;
  MOD_mkCop INST_cop;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Reg<tUWide> INST_d2e_data_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_rl;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_rl;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Reg<tUWide> INST_e2m_data_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_rl;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_rl;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_0;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_1;
  MOD_Reg<tUInt64> INST_execRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_rl;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_rl;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_rl;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Reg<tUWide> INST_m2w_data_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_rl;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_rl;
  MOD_Reg<tUInt64> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_2;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_3;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_lat_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_2;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_2;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_3;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_lat_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_2;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_rl;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_rl;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpuToHost;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cop_started____d161;
  tUInt8 DEF_x__h44746;
  tUInt8 DEF_SEL_ARR_e2m_data_0_112_BIT_195_127_e2m_data_1__ETC___d3130;
  tUInt8 DEF_x__h40203;
  tUInt8 DEF_x__h29002;
  tUInt8 DEF_x__h27659;
  tUInt8 DEF_x__h34150;
  tUInt8 DEF_ifun__h26374;
  tUInt8 DEF_iCode__h26373;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BIT_4_48_sb_fifoE_d_ETC___d453;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_73_AND_sb_fifoE_e_ETC___d488;
  tUInt8 DEF_NOT_SEL_ARR_sb_fifoE_data_0_66_BIT_5_67_sb_fif_ETC___d381;
  tUInt8 DEF_cnt1__h3845;
  tUInt8 DEF_x__h25538;
  tUWide DEF_e2m_data_1___d3115;
  tUWide DEF_e2m_data_0___d3112;
  tUWide DEF_m2w_data_1___d3428;
  tUWide DEF_m2w_data_0___d3425;
  tUWide DEF_f2d_data_1___d396;
  tUWide DEF_f2d_data_0___d394;
  tUInt8 DEF_sb_fifoM_data_3___d551;
  tUInt8 DEF_sb_fifoM_data_2___d549;
  tUInt8 DEF_sb_fifoM_data_1___d547;
  tUInt8 DEF_sb_fifoM_data_0___d545;
  tUInt8 DEF_sb_fifoE_data_3___d372;
  tUInt8 DEF_sb_fifoE_data_2___d370;
  tUInt8 DEF_sb_fifoE_data_1___d368;
  tUInt8 DEF_sb_fifoE_data_0___d366;
  tUInt8 DEF_upd__h52155;
  tUInt8 DEF_upd__h28345;
  tUInt8 DEF_upd__h28753;
  tUInt8 DEF_upd__h51822;
  tUInt8 DEF_upd__h26109;
  tUInt8 DEF_upd__h27410;
  tUInt8 DEF_upd__h48759;
  tUInt8 DEF_upd__h44675;
  tUInt8 DEF_upd__h44361;
  tUInt8 DEF_upd__h42043;
  tUInt8 DEF_upd__h40132;
  tUInt8 DEF_upd__h39818;
  tUInt8 DEF_upd__h38469;
  tUInt8 DEF_upd__h34079;
  tUInt8 DEF_upd__h33765;
  tUInt8 DEF_upd__h26440;
  tUInt8 DEF_upd__h25467;
  tUInt8 DEF_upd__h25153;
  tUInt8 DEF_upd__h50872;
  tUInt8 DEF_upd__h52510;
  tUInt8 DEF_upd__h52568;
  tUInt8 DEF_upd__h23380;
  tUInt8 DEF_upd__h43805;
  tUInt8 DEF_upd__h23313;
  tUInt8 DEF_sb_fifoM_deqP_dummy2_1__h28313;
  tUInt8 DEF_sb_fifoM_deqP_dummy2_0__h52191;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_2__h28922;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_1__h28907;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_0__h28894;
  tUInt8 DEF_sb_fifoE_deqP_dummy2_1__h26077;
  tUInt8 DEF_sb_fifoE_deqP_dummy2_0__h51858;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_2__h27579;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_1__h27564;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_0__h27551;
  tUInt8 DEF_m2w_deqP_dummy2_1__h44643;
  tUInt8 DEF_m2w_deqP_dummy2_0__h48795;
  tUInt8 DEF_m2w_enqP_dummy2_1__h44481;
  tUInt8 DEF_m2w_enqP_dummy2_0__h44468;
  tUInt8 DEF_e2m_deqP_dummy2_1__h40100;
  tUInt8 DEF_e2m_deqP_dummy2_0__h42079;
  tUInt8 DEF_e2m_enqP_dummy2_1__h39938;
  tUInt8 DEF_e2m_enqP_dummy2_0__h39925;
  tUInt8 DEF_d2e_deqP_dummy2_1__h34047;
  tUInt8 DEF_d2e_deqP_dummy2_0__h38505;
  tUInt8 DEF_d2e_enqP_dummy2_1__h33885;
  tUInt8 DEF_d2e_enqP_dummy2_0__h33872;
  tUInt8 DEF_f2d_deqP_dummy2_1__h25435;
  tUInt8 DEF_f2d_deqP_dummy2_0__h26476;
  tUInt8 DEF_f2d_enqP_dummy2_1__h25273;
  tUInt8 DEF_f2d_enqP_dummy2_0__h25260;
  tUInt8 DEF_statRedirect_deqP_dummy2_1__h50992;
  tUInt8 DEF_statRedirect_deqP_dummy2_0__h50979;
  tUInt8 DEF_statRedirect_enqP_dummy2_1__h52536;
  tUInt8 DEF_statRedirect_enqP_dummy2_0__h50798;
  tUInt8 DEF_execRedirect_deqP_dummy2_1__h23500;
  tUInt8 DEF_execRedirect_deqP_dummy2_0__h23487;
  tUInt8 DEF_execRedirect_enqP_dummy2_1__h23281;
  tUInt8 DEF_execRedirect_enqP_dummy2_0__h43841;
  tUInt8 DEF_eEpoch__h38661;
  tUWide DEF__read_inst__h26610;
  tUWide DEF__read_inst__h26618;
  tUWide DEF_inst__h25879;
  tUInt8 DEF_rA__h26375;
  tUInt8 DEF_rB__h26376;
  tUInt8 DEF_sb_fifoM_data_3_51_BITS_3_TO_0___d572;
  tUInt8 DEF_sb_fifoM_data_2_49_BITS_3_TO_0___d571;
  tUInt8 DEF_sb_fifoM_data_1_47_BITS_3_TO_0___d570;
  tUInt8 DEF_sb_fifoM_data_0_45_BITS_3_TO_0___d569;
  tUInt8 DEF_sb_fifoE_data_3_72_BITS_3_TO_0___d466;
  tUInt8 DEF_sb_fifoE_data_2_70_BITS_3_TO_0___d465;
  tUInt8 DEF_sb_fifoE_data_0_66_BITS_3_TO_0___d463;
  tUInt8 DEF_sb_fifoE_data_1_68_BITS_3_TO_0___d464;
  tUInt8 DEF_n__read__h52154;
  tUInt8 DEF_n__read__h51821;
  tUInt8 DEF_x__h28969;
  tUInt8 DEF_x__h28170;
  tUInt8 DEF_x__h27626;
  tUInt8 DEF_x__h25934;
  tUInt8 DEF_sb_fifoM_data_3_51_BIT_5___d552;
  tUInt8 DEF_sb_fifoM_data_3_51_BIT_4___d565;
  tUInt8 DEF_sb_fifoM_data_2_49_BIT_5___d550;
  tUInt8 DEF_sb_fifoM_data_2_49_BIT_4___d564;
  tUInt8 DEF_sb_fifoM_data_1_47_BIT_5___d548;
  tUInt8 DEF_sb_fifoM_data_1_47_BIT_4___d563;
  tUInt8 DEF_sb_fifoM_data_0_45_BIT_5___d546;
  tUInt8 DEF_sb_fifoM_data_0_45_BIT_4___d562;
  tUInt8 DEF_sb_fifoE_data_3_72_BIT_5___d373;
  tUInt8 DEF_sb_fifoE_data_3_72_BIT_4___d451;
  tUInt8 DEF_sb_fifoE_data_2_70_BIT_5___d371;
  tUInt8 DEF_sb_fifoE_data_2_70_BIT_4___d450;
  tUInt8 DEF_sb_fifoE_data_0_66_BIT_5___d367;
  tUInt8 DEF_sb_fifoE_data_0_66_BIT_4___d448;
  tUInt8 DEF_sb_fifoE_data_1_68_BIT_5___d369;
  tUInt8 DEF_sb_fifoE_data_1_68_BIT_4___d449;
  tUInt8 DEF_n__read__h48758;
  tUInt8 DEF_n__read__h42042;
  tUInt8 DEF_x__h44713;
  tUInt8 DEF_n__read__h38468;
  tUInt8 DEF_x__h40170;
  tUInt8 DEF_x__h34117;
  tUInt8 DEF_n__read__h26439;
  tUInt8 DEF_x__h25505;
  tUInt8 DEF_y__h26549;
  tUInt8 DEF_y__h48868;
  tUInt8 DEF_y__h42152;
  tUInt8 DEF_y__h38578;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BITS_3_TO_0_69_sb_f_ETC___d621;
  tUInt8 DEF_ptr__h29180;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BITS_3_TO_0_69_sb_f_ETC___d605;
  tUInt8 DEF_ptr__h29039;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BITS_3_TO_0_69_sb_f_ETC___d641;
  tUInt8 DEF_y__h29001;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BITS_3_TO_0_69_sb_f_ETC___d574;
  tUInt8 DEF_ptr__h28144;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BITS_3_TO_0_63_sb_f_ETC___d516;
  tUInt8 DEF_ptr__h27837;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BITS_3_TO_0_63_sb_f_ETC___d500;
  tUInt8 DEF_ptr__h27696;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BITS_3_TO_0_63_sb_f_ETC___d534;
  tUInt8 DEF_y__h27658;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BITS_3_TO_0_63_sb_f_ETC___d468;
  tUInt8 DEF_ptr__h25908;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BIT_4_62_sb_fifoM_d_ETC___d619;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BIT_4_62_sb_fifoM_d_ETC___d603;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BIT_4_62_sb_fifoM_d_ETC___d639;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BIT_4_62_sb_fifoM_d_ETC___d567;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BIT_5_46_sb_fifoM_d_ETC___d616;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BIT_5_46_sb_fifoM_d_ETC___d600;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BIT_5_46_sb_fifoM_d_ETC___d629;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_45_BIT_5_46_sb_fifoM_d_ETC___d559;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BIT_4_48_sb_fifoE_d_ETC___d514;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BIT_4_48_sb_fifoE_d_ETC___d498;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BIT_4_48_sb_fifoE_d_ETC___d532;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BIT_5_67_sb_fifoE_d_ETC___d511;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BIT_5_67_sb_fifoE_d_ETC___d495;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BIT_5_67_sb_fifoE_d_ETC___d524;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_66_BIT_5_67_sb_fifoE_d_ETC___d380;
  tUInt8 DEF_SEL_ARR_NOT_m2w_data_0_425_BIT_539_426_427_NOT_ETC___d3432;
  tUInt8 DEF_SEL_ARR_e2m_data_0_112_BIT_0_120_e2m_data_1_11_ETC___d3123;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_112_BIT_540_113_114_NOT_ETC___d3119;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d420;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d419;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d418;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d417;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d413;
  tUInt8 DEF_IF_IF_execRedirect_enqP_dummy2_1_33_THEN_IF_ex_ETC___d142;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d462;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d666;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d757;
  tUInt8 DEF_cnt1__h23064;
  tUInt8 DEF_IF_sb_fifoM_deqP_lat_0_whas__28_THEN_sb_fifoM__ETC___d131;
  tUInt8 DEF_cnt1__h20015;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d459;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d440;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d408;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d411;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d412;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d415;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d416;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d409;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d406;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d401;
  tUInt8 DEF_IF_sb_fifoE_deqP_lat_0_whas__11_THEN_sb_fifoE__ETC___d114;
  tUInt8 DEF_IF_m2w_deqP_lat_0_whas__4_THEN_m2w_deqP_lat_0__ETC___d97;
  tUInt8 DEF_IF_e2m_deqP_lat_0_whas__0_THEN_e2m_deqP_lat_0__ETC___d83;
  tUInt8 DEF_IF_d2e_deqP_lat_0_whas__6_THEN_d2e_deqP_lat_0__ETC___d69;
  tUInt8 DEF_IF_f2d_deqP_lat_0_whas__2_THEN_f2d_deqP_lat_0__ETC___d55;
  tUInt8 DEF_y__h51025;
  tUInt8 DEF_x__h51024;
  tUInt8 DEF_IF_statRedirect_enqP_lat_0_whas__1_THEN_statRe_ETC___d34;
  tUInt8 DEF_n__read__h43804;
  tUInt8 DEF_y__h23533;
  tUInt8 DEF_n__read__h23179;
  tUInt8 DEF_IF_execRedirect_enqP_lat_0_whas__0_THEN_execRe_ETC___d13;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d437;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d436;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d818;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d803;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d797;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d791;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d782;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d771;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d765;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d758;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d727;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d712;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d706;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d700;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d691;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d680;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d674;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d667;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_79_AND_sb_fifoM_e_ETC___d646;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_73_AND_sb_fifoE_e_ETC___d539;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d642;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d622;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d606;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d575;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d535;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d517;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d501;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d469;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d885;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d871;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d866;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d861;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d853;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d843;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d838;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d832;
  tUInt8 DEF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2d_d_ETC___d403;
  tUInt8 DEF_SEL_ARR_e2m_data_0_112_BIT_0_120_e2m_data_1_11_ETC___d3124;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d817;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d752;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d802;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d796;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d790;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d781;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d770;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d764;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d753;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d640;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d447;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d620;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d604;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d568;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d533;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d515;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d499;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d454;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d441;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d432;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d433;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_112_BIT_540_113_114_NOT_ETC___d3126;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_79_AND_sb_fifoM_e_ETC___d626;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_79_AND_sb_fifoM_e_ETC___d610;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_79_AND_sb_fifoM_e_ETC___d594;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_73_AND_sb_fifoE_e_ETC___d521;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_73_AND_sb_fifoE_e_ETC___d505;
  tUInt8 DEF_NOT_SEL_ARR_sb_fifoM_data_0_45_BIT_5_46_sb_fif_ETC___d630;
  tUInt8 DEF_NOT_SEL_ARR_sb_fifoM_data_0_45_BIT_5_46_sb_fif_ETC___d617;
  tUInt8 DEF_NOT_SEL_ARR_sb_fifoM_data_0_45_BIT_5_46_sb_fif_ETC___d601;
  tUInt8 DEF_NOT_SEL_ARR_sb_fifoM_data_0_45_BIT_5_46_sb_fif_ETC___d560;
  tUInt8 DEF_NOT_SEL_ARR_sb_fifoE_data_0_66_BIT_5_67_sb_fif_ETC___d525;
  tUInt8 DEF_NOT_SEL_ARR_sb_fifoE_data_0_66_BIT_5_67_sb_fif_ETC___d512;
  tUInt8 DEF_NOT_SEL_ARR_sb_fifoE_data_0_66_BIT_5_67_sb_fif_ETC___d496;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d435;
  tUInt8 DEF_NOT_IF_IF_execRedirect_enqP_dummy2_1_33_THEN_I_ETC___d143;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d746;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d661;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d431;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d410;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d414;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d434;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d438;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d405;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d404;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d407;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d402;
  tUInt8 DEF_x__h29000;
  tUInt8 DEF_x__h27657;
 
 /* Local definitions */
 private:
  tUWide DEF__dfoo8;
  tUWide DEF__1_CONCAT_SEL_ARR_e2m_data_0_112_BITS_539_TO_53_ETC___d3384;
  tUWide DEF__0_CONCAT_DONTCARE___d3079;
  tUWide DEF__dfoo6;
  tUWide DEF__dfoo4;
  tUWide DEF__1_CONCAT_SEL_ARR_d2e_data_0_834_BITS_422_TO_41_ETC___d3074;
  tUWide DEF__0_CONCAT_DONTCARE_079_CONCAT_SEL_ARR_d2e_data__ETC___d3080;
  tUWide DEF__dfoo2;
  tUWide DEF_d2e_data_1___d2836;
  tUWide DEF_d2e_data_0___d2834;
  tUWide DEF_iMem_req_pc_66___d167;
  tUInt64 DEF_upd__h24836;
  tUInt64 DEF_upd__h24969;
  tUInt8 DEF_statRedirect_data_0_rl__h5011;
  tUInt64 DEF_IF_execRedirect_data_0_lat_0_whas_THEN_execRed_ETC___d6;
  tUInt8 DEF_IF_statRedirect_data_0_lat_0_whas__4_THEN_stat_ETC___d27;
  tUWide DEF_SEL_ARR_d2e_data_0_834_BITS_422_TO_419_848_d2e_ETC___d3073;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_112_BIT_535_25_ETC___d3383;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_834_BIT_342_014_015_ETC___d3072;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_112_BIT_523_29_ETC___d3382;
  tUWide DEF_NOT_SEL_ARR_d2e_data_0_834_BITS_418_TO_416_842_ETC___d3042;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_834_BIT_324_877_878_ETC___d3071;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_112_BIT_458_18_ETC___d3308;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_112_BIT_393_30_ETC___d3381;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_834_BIT_194_892_893_ETC___d3043;
  tUWide DEF_DONTCARE_CONCAT_SEL_ARR_d2e_data_0_834_BITS_41_ETC___d3070;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d2774;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d2765;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_112_BIT_540_113_114__ETC___d3338;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_112_BIT_540_113_114__ETC___d3380;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d2764;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d2763;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_834_BITS_418_TO_416_842__ETC___d3069;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f2_ETC___d2762;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d2743;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d2761;
  tUWide DEF_SEL_ARR_e2m_data_0_112_BIT_196_352_e2m_data_1__ETC___d3379;
  tUWide DEF_iMem_req_pc_66_67_CONCAT_pc_66_CONCAT_pc_66_PL_ETC___d359;
  tUWide DEF_pc_66_PLUS_IF_iMem_req_pc_66_67_BITS_79_TO_76__ETC___d358;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_834_BITS_422_TO_419_848__ETC___d3068;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_112_BIT_540_113_114__ETC___d3378;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_834_BITS_422_TO_419_848__ETC___d3067;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d2757;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_94_BITS_208_TO_129_95_f_ETC___d2760;
  tUWide DEF_IF_IF_SEL_ARR_NOT_e2m_data_0_112_BIT_540_113_1_ETC___d3363;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_112_BIT_65_364_ETC___d3377;
  tUWide DEF_NOT_IF_SEL_ARR_NOT_e2m_data_0_112_BIT_540_113__ETC___d3212;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canon();
  void RL_execRedirect_enqP_canon();
  void RL_execRedirect_deqP_canon();
  void RL_statRedirect_data_0_canon();
  void RL_statRedirect_enqP_canon();
  void RL_statRedirect_deqP_canon();
  void RL_f2d_enqP_canon();
  void RL_f2d_deqP_canon();
  void RL_d2e_enqP_canon();
  void RL_d2e_deqP_canon();
  void RL_e2m_enqP_canon();
  void RL_e2m_deqP_canon();
  void RL_m2w_enqP_canon();
  void RL_m2w_deqP_canon();
  void RL_sb_fifoE_enqP_canon();
  void RL_sb_fifoE_deqP_canon();
  void RL_sb_fifoM_enqP_canon();
  void RL_sb_fifoM_deqP_canon();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExec();
  void RL_doMem();
  void RL_doWrite();
  void RL_upd_Stat();
  void RL_statHLT();
  void RL_statINS();
 
 /* Methods */
 public:
  tUWide METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt64 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
