 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned OFF for design 'counter:counter/clock_opt_cts.design'. (TIM-125)
Information: Design counter has 34 nets, 0 global routed, 2 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'counter'. (NEX-022)
Information: Design Average RC for design counter  (NEX-011)
Information: r = 0.452185 ohm/um, via_r = 1.659292 ohm/cut, c = 0.136947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.925093 ohm/um, via_r = 1.732552 ohm/cut, c = 0.109412 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 32, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 32, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : counter
Version: S-2021.06-SP3
Date   : Wed Sep  6 16:33:09 2023
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

=============================================== Summary Table for Corner mode_norm.fast.RCmin ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D         4      2        0      0.00     25.57      0.00      0.00         0         0     50.50
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.00      0.00         0         0     50.50


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

============================================== Summary Table for Corner mode_norm.fast.RCmin_bc ==============================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D         4      2        0      0.00     25.57      0.09      0.00         0         0     50.50
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.09      0.00         0         0     50.50


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

=============================================== Summary Table for Corner mode_norm.slow.RCmax ================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
----------------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D         4      2        0      0.00     25.57      0.24      0.00         0         0     50.50
----------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                          4      2        0      0.00     25.57      0.24      0.00         0         0     50.50


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
