
*** Running vivado
    with args -log fpga_basicIO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_basicIO.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source fpga_basicIO.tcl -notrace
Command: synth_design -top fpga_basicIO -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 580
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_basicIO' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/fpga_basicIO.vhd:48]
INFO: [Synth 8-3491] module 'disp7' declared at 'C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/disp7.vhd:9' bound to instance 'inst_disp7' of component 'disp7' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/fpga_basicIO.vhd:94]
INFO: [Synth 8-638] synthesizing module 'disp7' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/disp7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7' (1#1) [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/disp7.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/hex2disp.vhd:14' bound to instance 'inst_hex0' of component 'hex2disp' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/fpga_basicIO.vhd:103]
INFO: [Synth 8-638] synthesizing module 'hex2disp' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/hex2disp.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'hex2disp' (2#1) [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/hex2disp.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/hex2disp.vhd:14' bound to instance 'inst_hex1' of component 'hex2disp' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/fpga_basicIO.vhd:104]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/hex2disp.vhd:14' bound to instance 'inst_hex2' of component 'hex2disp' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/fpga_basicIO.vhd:105]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/hex2disp.vhd:14' bound to instance 'inst_hex3' of component 'hex2disp' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/fpga_basicIO.vhd:106]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/clkdiv.vhd:9' bound to instance 'inst_clkdiv' of component 'clkdiv' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/fpga_basicIO.vhd:108]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/clkdiv.vhd:16]
INFO: [Synth 8-113] binding component instance 'BUFG_INST1' to cell 'BUFG' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/clkdiv.vhd:41]
INFO: [Synth 8-113] binding component instance 'BUFG_INST2' to cell 'BUFG' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/clkdiv.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (3#1) [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/clkdiv.vhd:16]
INFO: [Synth 8-3491] module 'circuito' declared at 'C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/lab0Files/circuito.vhd:11' bound to instance 'inst_circuito' of component 'circuito' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/fpga_basicIO.vhd:114]
INFO: [Synth 8-638] synthesizing module 'circuito' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/lab0Files/circuito.vhd:21]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/lab0Files/control.vhd:11' bound to instance 'inst_control' of component 'control' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/lab0Files/circuito.vhd:46]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/lab0Files/control.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/lab0Files/control.vhd:19]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/new/datapath.vhd:5' bound to instance 'inst_datapath' of component 'datapath' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/lab0Files/circuito.vhd:53]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/new/datapath.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'datapath' (5#1) [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/new/datapath.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'circuito' (6#1) [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/lab0Files/circuito.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'fpga_basicIO' (7#1) [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/sources_1/imports/3rd/fpga_basicIO.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1015.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/constrs_1/imports/3rd/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/constrs_1/imports/3rd/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/psd/lab0/lab0.srcs/constrs_1/imports/3rd/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_basicIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_basicIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currstate_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_initial |                              000 |                              000
                   s_add |                              001 |                              001
                   s_sub |                              010 |                              010
                   s_and |                              011 |                              011
                   s_end |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currstate_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:26 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:02:00 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:02:00 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:02:00 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:02:00 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:02:00 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:02:00 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |     2|
|6     |LUT4   |    15|
|7     |LUT5   |    15|
|8     |LUT6   |    22|
|9     |MUXF7  |     7|
|10    |FDCE   |     3|
|11    |FDRE   |    39|
|12    |IBUF   |    22|
|13    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:02:00 . Memory (MB): peak = 1015.711 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:53 . Memory (MB): peak = 1015.711 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:02:01 . Memory (MB): peak = 1015.711 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1015.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1015.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:02:49 . Memory (MB): peak = 1015.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/psd/lab0/lab0.runs/synth_1/fpga_basicIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_basicIO_utilization_synth.rpt -pb fpga_basicIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  2 16:42:22 2020...
