From 87c1575e27c23cd569e1a72185bba9bb4bbc844f Mon Sep 17 00:00:00 2001
From: Steve deRosier <Steve.Derosier@lairdtech.com>
Date: Wed, 15 Apr 2015 10:57:22 -0700
Subject: [PATCH] Laird: WB45: Setup correct configuration for our board

Basic board support for WB45 changes and defconfig
---
 Config.in                                         |    2 +-
 board/at91sam9x5ek/at91sam9x5ek.c                 |   15 +++++----------
 board/at91sam9x5ek/at91sam9x5eknf_uboot_defconfig |    7 ++++++-
 3 files changed, 12 insertions(+), 12 deletions(-)

diff --git a/Config.in b/Config.in
index 786043c..38e4e8e 100644
--- a/Config.in
+++ b/Config.in
@@ -231,7 +231,7 @@ config CONFIG_IMG_SIZE
 config CONFIG_JUMP_ADDR
 	string "The External Ram Address to Load U-Boot Image"
 	default "0x73F00000" if AT91SAM9G45
-	default "0x26F00000" if AT91SAM9X5 || AT91SAM9N12 || SAMA5D3X  || SAMA5D4
+	default "0x23F00000" if AT91SAM9X5 || AT91SAM9N12 || SAMA5D3X  || SAMA5D4
 	default "0x21F00000" if AT91SAM9260 || AT91SAM9261 || AT91SAM9263 || AT91SAM9G10 || AT91SAM9G20 || AT91SAM9RL
 	default "0x23F00000"
 	help
diff --git a/board/at91sam9x5ek/at91sam9x5ek.c b/board/at91sam9x5ek/at91sam9x5ek.c
index baaedce..a026b92 100644
--- a/board/at91sam9x5ek/at91sam9x5ek.c
+++ b/board/at91sam9x5ek/at91sam9x5ek.c
@@ -73,12 +73,12 @@ static void initialize_dbgu(void)
 static void ddramc_reg_config(struct ddramc_register *ddramc_config)
 {
 	ddramc_config->mdr = (AT91C_DDRC2_DBW_16_BITS
-			| AT91C_DDRC2_MD_DDR2_SDRAM);
+			| AT91C_DDRC2_MD_LP_DDR_SDRAM);
 
 	ddramc_config->cr = (AT91C_DDRC2_NC_DDR10_SDR9 /* 10 column bits(1K) */
 			| AT91C_DDRC2_NR_13              /* 13 row bits (8K) */
 			| AT91C_DDRC2_CAS_3              /* CAS Latency 3 */
-			| AT91C_DDRC2_NB_BANKS_8         /* 8 banks */
+			| AT91C_DDRC2_NB_BANKS_4         /* 4 banks */
 			| AT91C_DDRC2_DLL_RESET_DISABLED /* DLL not reset */
 			| AT91C_DDRC2_DECOD_INTERLEAVED);/*Interleaved decode*/
 
@@ -307,15 +307,13 @@ void nandflash_hw_init(void)
 		{"NANDALE",	CONFIG_SYS_NAND_ALE_PIN,	0, PIO_PULLUP, PIO_PERIPH_A},
 		{"NANDCLE",	CONFIG_SYS_NAND_CLE_PIN,	0, PIO_PULLUP, PIO_PERIPH_A},
 		{"NANDCS", 	CONFIG_SYS_NAND_ENABLE_PIN,	1, PIO_PULLUP, PIO_OUTPUT},
+		{"NWP", AT91C_PIN_PD(10), 0, PIO_PULLUP, PIO_OUTPUT},
 		{(char *)0,	0, 0, PIO_DEFAULT, PIO_PERIPH_A},
 	};
 
 	reg = readl(AT91C_BASE_CCFG + CCFG_EBICSA);
 	reg |= AT91C_EBI_CS3A_SM;
-	if (get_cm_rev() == 'A')
-		reg &= ~AT91C_EBI_NFD0_ON_D16;
-	else
-		reg |= (AT91C_EBI_DDR_MP_EN | AT91C_EBI_NFD0_ON_D16);
+	reg &= ~AT91C_EBI_NFD0_ON_D16;
 
 	reg &= ~AT91C_EBI_DRV;
 	writel(reg, AT91C_BASE_CCFG + CCFG_EBICSA);
@@ -345,10 +343,7 @@ void nandflash_hw_init(void)
 		AT91C_BASE_SMC + SMC_CTRL3);
 
 	/* Configure the PIO controller */
-	if (get_cm_rev() == 'A')
-		pio_configure(nand_pins_lo);
-	else
-		pio_configure(nand_pins_hi);
+	pio_configure(nand_pins_lo);
 
 	pmc_enable_periph_clock(AT91C_ID_PIOC_D);
 }
diff --git a/board/at91sam9x5ek/at91sam9x5eknf_uboot_defconfig b/board/at91sam9x5ek/at91sam9x5eknf_uboot_defconfig
index 8bdcb73..c483e7d 100644
--- a/board/at91sam9x5ek/at91sam9x5eknf_uboot_defconfig
+++ b/board/at91sam9x5ek/at91sam9x5eknf_uboot_defconfig
@@ -1,9 +1,14 @@
 CONFIG_AT91SAM9X5EK=y
-CONFIG_RAM_128MB=y
 CONFIG_NANDFLASH=y
 # CONFIG_PMECC_AUTO_DETECT is not set
+CONFIG_PMECC_CORRECT_BITS_4=y
 # CONFIG_NANDFLASH_RECOVERY is not set
+# CONFIG_USE_ON_DIE_ECC_SUPPORT is not set
+CONFIG_IMG_ADDRESS="0x00020000"
+CONFIG_JUMP_ADDR="0x23f00000"
+CONFIG_IMG_SIZE="0x00060000"
 CONFIG_DEBUG=y
+CONFIG_DEBUG_VERY_LOUD=y
 CONFIG_THUMB=y
 CONFIG_SCLK=y
 CONFIG_LOAD_ONE_WIRE=y
-- 
1.7.9.5

