cscope 15 C:\Private\Programing\LPC\CheddarFirmware-feature-gpio"               0001647415
	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\croutine.c

28 
	~"F»eRTOS.h
"

29 
	~"sk.h
"

30 
	~"üoutše.h
"

33 #ifĞ
cÚfigUSE_CO_ROUTINES
 != 0 )

39 #ifdeà
pÜtREMOVE_STATIC_QUALIFIER


40 

	)

45 
Li¡_t
 
	gpxR—dyCoRoutšeLi¡s
[ 
cÚfigMAX_CO_ROUTINE_PRIORITIES
 ];

46 
Li¡_t
 
	gxD–ayedCoRoutšeLi¡1
;

47 
Li¡_t
 
	gxD–ayedCoRoutšeLi¡2
;

48 
Li¡_t
 * 
	gpxD–ayedCoRoutšeLi¡
;

49 
Li¡_t
 * 
	gpxOv”æowD–ayedCoRoutšeLi¡
;

50 
Li¡_t
 
	gxP’dšgR—dyCoRoutšeLi¡
;

53 
CRCB_t
 * 
	gpxCu¼’tCoRoutše
 = 
NULL
;

54 
UBa£Ty³_t
 
	guxTİCoRoutšeR—dyPriÜ™y
 = 0;

55 
TickTy³_t
 
	gxCoRoutšeTickCouÁ
 = 0, 
	gxLa¡TickCouÁ
 = 0, 
	gxPas£dTicks
 = 0;

58 
	#cÜINITIAL_STATE
 ( 0 )

	)

67 
	#´vAddCoRoutšeToR—dyQueue
Ğ
pxCRCB
 ) \

69 ifĞ
pxCRCB
->
uxPriÜ™y
 > 
uxTİCoRoutšeR—dyPriÜ™y
 ) \

71 
uxTİCoRoutšeR—dyPriÜ™y
 = 
pxCRCB
->
uxPriÜ™y
; \

73 
	`vLi¡In£¹End
ĞĞ
Li¡_t
 * ) &Ğ
pxR—dyCoRoutšeLi¡s
[ 
pxCRCB
->
uxPriÜ™y
 ] ), &ĞpxCRCB->
xG’”icLi¡I‹m
 ) ); \

74 }

	)

80 
´vIn™Ÿli£CoRoutšeLi¡s
( );

88 
´vCheckP’dšgR—dyLi¡
( );

98 
´vCheckD–ayedLi¡
( );

102 
Ba£Ty³_t
 
	$xCoRoutšeC»©e
Ğ
üCOROUTINE_CODE
 
pxCoRoutšeCode
, 
UBa£Ty³_t
 
uxPriÜ™y
, UBa£Ty³_ˆ
uxIndex
 )

104 
Ba£Ty³_t
 
xR‘uº
;

105 
CRCB_t
 *
pxCoRoutše
;

108 
pxCoRoutše
 = ( 
CRCB_t
 * ) 
	`pvPÜtM®loc
( ( CRCB_t ) );

109 ifĞ
pxCoRoutše
 )

113 ifĞ
pxCu¼’tCoRoutše
 =ğ
NULL
 )

115 
pxCu¼’tCoRoutše
 = 
pxCoRoutše
;

116 
	`´vIn™Ÿli£CoRoutšeLi¡s
();

120 ifĞ
uxPriÜ™y
 >ğ
cÚfigMAX_CO_ROUTINE_PRIORITIES
 )

122 
uxPriÜ™y
 = 
cÚfigMAX_CO_ROUTINE_PRIORITIES
 - 1;

126 
pxCoRoutše
->
uxS‹
 = 
cÜINITIAL_STATE
;

127 
pxCoRoutše
->
uxPriÜ™y
 = uxPriority;

128 
pxCoRoutše
->
uxIndex
 = uxIndex;

129 
pxCoRoutše
->
pxCoRoutšeFunùiÚ
 = 
pxCoRoutšeCode
;

132 
	`vLi¡In™Ÿli£I‹m
Ğ&Ğ
pxCoRoutše
->
xG’”icLi¡I‹m
 ) );

133 
	`vLi¡In™Ÿli£I‹m
Ğ&Ğ
pxCoRoutše
->
xEv’tLi¡I‹m
 ) );

138 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxCoRoutše
->
xG’”icLi¡I‹m
 ),…xCoRoutine );

139 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxCoRoutše
->
xEv’tLi¡I‹m
 ),…xCoRoutine );

142 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxCoRoutše
->
xEv’tLi¡I‹m
 ), ( ( 
TickTy³_t
 ) 
cÚfigMAX_CO_ROUTINE_PRIORITIES
 - ( TickTy³_ˆè
uxPriÜ™y
 ) );

146 
	`´vAddCoRoutšeToR—dyQueue
Ğ
pxCoRoutše
 );

148 
xR‘uº
 = 
pdPASS
;

152 
xR‘uº
 = 
”rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

155  
xR‘uº
;

156 
	}
}

159 
	$vCoRoutšeAddToD–ayedLi¡
Ğ
TickTy³_t
 
xTicksToD–ay
, 
Li¡_t
 *
pxEv’tLi¡
 )

161 
TickTy³_t
 
xTimeToWake
;

165 
xTimeToWake
 = 
xCoRoutšeTickCouÁ
 + 
xTicksToD–ay
;

170 Ğè
	`uxLi¡Remove
ĞĞ
Li¡I‹m_t
 * ) &Ğ
pxCu¼’tCoRoutše
->
xG’”icLi¡I‹m
 ) );

173 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxCu¼’tCoRoutše
->
xG’”icLi¡I‹m
 ), 
xTimeToWake
 );

175 ifĞ
xTimeToWake
 < 
xCoRoutšeTickCouÁ
 )

179 
	`vLi¡In£¹
ĞĞ
Li¡_t
 * ) 
pxOv”æowD–ayedCoRoutšeLi¡
, ( 
Li¡I‹m_t
 * ) &Ğ
pxCu¼’tCoRoutše
->
xG’”icLi¡I‹m
 ) );

185 
	`vLi¡In£¹
ĞĞ
Li¡_t
 * ) 
pxD–ayedCoRoutšeLi¡
, ( 
Li¡I‹m_t
 * ) &Ğ
pxCu¼’tCoRoutše
->
xG’”icLi¡I‹m
 ) );

188 ifĞ
pxEv’tLi¡
 )

192 
	`vLi¡In£¹
Ğ
pxEv’tLi¡
, &Ğ
pxCu¼’tCoRoutše
->
xEv’tLi¡I‹m
 ) );

194 
	}
}

197 
	$´vCheckP’dšgR—dyLi¡
( )

202  
	`li¡LIST_IS_EMPTY
Ğ&
xP’dšgR—dyCoRoutšeLi¡
 ) =ğ
pdFALSE
 )

204 
CRCB_t
 *
pxUnblockedCRCB
;

207 
	`pÜtDISABLE_INTERRUPTS
();

209 
pxUnblockedCRCB
 = ( 
CRCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ(&
xP’dšgR—dyCoRoutšeLi¡
) );

210 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedCRCB
->
xEv’tLi¡I‹m
 ) );

212 
	`pÜtENABLE_INTERRUPTS
();

214 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedCRCB
->
xG’”icLi¡I‹m
 ) );

215 
	`´vAddCoRoutšeToR—dyQueue
Ğ
pxUnblockedCRCB
 );

217 
	}
}

220 
	$´vCheckD–ayedLi¡
( )

222 
CRCB_t
 *
pxCRCB
;

224 
xPas£dTicks
 = 
	`xTaskG‘TickCouÁ
(è- 
xLa¡TickCouÁ
;

225  
xPas£dTicks
 )

227 
xCoRoutšeTickCouÁ
++;

228 
xPas£dTicks
--;

231 ifĞ
xCoRoutšeTickCouÁ
 == 0 )

233 
Li¡_t
 * 
pxTemp
;

237 
pxTemp
 = 
pxD–ayedCoRoutšeLi¡
;

238 
pxD–ayedCoRoutšeLi¡
 = 
pxOv”æowD–ayedCoRoutšeLi¡
;

239 
pxOv”æowD–ayedCoRoutšeLi¡
 = 
pxTemp
;

243  
	`li¡LIST_IS_EMPTY
Ğ
pxD–ayedCoRoutšeLi¡
 ) =ğ
pdFALSE
 )

245 
pxCRCB
 = ( 
CRCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxD–ayedCoRoutšeLi¡
 );

247 ifĞ
xCoRoutšeTickCouÁ
 < 
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxCRCB
->
xG’”icLi¡I‹m
 ) ) )

253 
	`pÜtDISABLE_INTERRUPTS
();

260 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxCRCB
->
xG’”icLi¡I‹m
 ) );

263 ifĞ
pxCRCB
->
xEv’tLi¡I‹m
.
pvCÚš”
 )

265 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxCRCB
->
xEv’tLi¡I‹m
 ) );

268 
	`pÜtENABLE_INTERRUPTS
();

270 
	`´vAddCoRoutšeToR—dyQueue
Ğ
pxCRCB
 );

274 
xLa¡TickCouÁ
 = 
xCoRoutšeTickCouÁ
;

275 
	}
}

278 
	$vCoRoutšeScheduË
( )

281 
	`´vCheckP’dšgR—dyLi¡
();

284 
	`´vCheckD–ayedLi¡
();

287  
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxR—dyCoRoutšeLi¡s
[ 
uxTİCoRoutšeR—dyPriÜ™y
 ] ) ) )

289 ifĞ
uxTİCoRoutšeR—dyPriÜ™y
 == 0 )

294 --
uxTİCoRoutšeR—dyPriÜ™y
;

299 
	`li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxCu¼’tCoRoutše
, &Ğ
pxR—dyCoRoutšeLi¡s
[ 
uxTİCoRoutšeR—dyPriÜ™y
 ] ) );

302 Ğ
pxCu¼’tCoRoutše
->
pxCoRoutšeFunùiÚ
 )ĞpxCu¼’tCoRoutše,…xCu¼’tCoRoutše->
uxIndex
 );

305 
	}
}

308 
	$´vIn™Ÿli£CoRoutšeLi¡s
( )

310 
UBa£Ty³_t
 
uxPriÜ™y
;

312  
uxPriÜ™y
 = 0; uxPriÜ™y < 
cÚfigMAX_CO_ROUTINE_PRIORITIES
; uxPriority++ )

314 
	`vLi¡In™Ÿli£
ĞĞ
Li¡_t
 * ) &Ğ
pxR—dyCoRoutšeLi¡s
[ 
uxPriÜ™y
 ] ) );

317 
	`vLi¡In™Ÿli£
ĞĞ
Li¡_t
 * ) &
xD–ayedCoRoutšeLi¡1
 );

318 
	`vLi¡In™Ÿli£
ĞĞ
Li¡_t
 * ) &
xD–ayedCoRoutšeLi¡2
 );

319 
	`vLi¡In™Ÿli£
ĞĞ
Li¡_t
 * ) &
xP’dšgR—dyCoRoutšeLi¡
 );

323 
pxD–ayedCoRoutšeLi¡
 = &
xD–ayedCoRoutšeLi¡1
;

324 
pxOv”æowD–ayedCoRoutšeLi¡
 = &
xD–ayedCoRoutšeLi¡2
;

325 
	}
}

328 
Ba£Ty³_t
 
	$xCoRoutšeRemoveFromEv’tLi¡
ĞcÚ¡ 
Li¡_t
 *
pxEv’tLi¡
 )

330 
CRCB_t
 *
pxUnblockedCRCB
;

331 
Ba£Ty³_t
 
xR‘uº
;

336 
pxUnblockedCRCB
 = ( 
CRCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxEv’tLi¡
 );

337 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedCRCB
->
xEv’tLi¡I‹m
 ) );

338 
	`vLi¡In£¹End
ĞĞ
Li¡_t
 * ) &Ğ
xP’dšgR—dyCoRoutšeLi¡
 ), &Ğ
pxUnblockedCRCB
->
xEv’tLi¡I‹m
 ) );

340 ifĞ
pxUnblockedCRCB
->
uxPriÜ™y
 >ğ
pxCu¼’tCoRoutše
->uxPriority )

342 
xR‘uº
 = 
pdTRUE
;

346 
xR‘uº
 = 
pdFALSE
;

349  
xR‘uº
;

350 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\event_groups.c

29 
	~<¡dlib.h
>

34 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

37 
	~"F»eRTOS.h
"

38 
	~"sk.h
"

39 
	~"tim”s.h
"

40 
	~"ev’t_groups.h
"

46 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


51 #ià
cÚfigUSE_16_BIT_TICKS
 == 1

52 
	#ev’tCLEAR_EVENTS_ON_EXIT_BIT
 0x0100U

	)

53 
	#ev’tUNBLOCKED_DUE_TO_BIT_SET
 0x0200U

	)

54 
	#ev’tWAIT_FOR_ALL_BITS
 0x0400U

	)

55 
	#ev’tEVENT_BITS_CONTROL_BYTES
 0xff00U

	)

57 
	#ev’tCLEAR_EVENTS_ON_EXIT_BIT
 0x01000000UL

	)

58 
	#ev’tUNBLOCKED_DUE_TO_BIT_SET
 0x02000000UL

	)

59 
	#ev’tWAIT_FOR_ALL_BITS
 0x04000000UL

	)

60 
	#ev’tEVENT_BITS_CONTROL_BYTES
 0xff000000UL

	)

63 
	sxEv’tGroupDefš™iÚ


65 
Ev’tB™s_t
 
	muxEv’tB™s
;

66 
Li¡_t
 
	mxTasksWa™šgFÜB™s
;

68 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

69 
UBa£Ty³_t
 
	muxEv’tGroupNumb”
;

72 #ifĞĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

73 
ušt8_t
 
	mucStiÿÎyAÎoÿ‹d
;

75 } 
	tEv’tGroup_t
;

87 
Ba£Ty³_t
 
	$´vTe¡Wa™CÚd™iÚ
ĞcÚ¡ 
Ev’tB™s_t
 
uxCu¼’tEv’tB™s
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, cÚ¡ 
Ba£Ty³_t
 
xWa™FÜAÎB™s
 ) 
PRIVILEGED_FUNCTION
;

91 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

93 
Ev’tGroupHªdË_t
 
	$xEv’tGroupC»©eStic
Ğ
SticEv’tGroup_t
 *
pxEv’tGroupBufãr
 )

95 
Ev’tGroup_t
 *
pxEv’tB™s
;

98 
	`cÚfigASSERT
Ğ
pxEv’tGroupBufãr
 );

100 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

105 vŞ©
size_t
 
xSize
 = Ğ
SticEv’tGroup_t
 );

106 
	`cÚfigASSERT
Ğ
xSize
 =ğĞ
Ev’tGroup_t
 ) );

111 
pxEv’tB™s
 = ( 
Ev’tGroup_t
 * ) 
pxEv’tGroupBufãr
;

113 ifĞ
pxEv’tB™s
 !ğ
NULL
 )

115 
pxEv’tB™s
->
uxEv’tB™s
 = 0;

116 
	`vLi¡In™Ÿli£
Ğ&Ğ
pxEv’tB™s
->
xTasksWa™šgFÜB™s
 ) );

118 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

123 
pxEv’tB™s
->
ucStiÿÎyAÎoÿ‹d
 = 
pdTRUE
;

127 
	`ŒaûEVENT_GROUP_CREATE
Ğ
pxEv’tB™s
 );

131 
	`ŒaûEVENT_GROUP_CREATE_FAILED
();

134  ( 
Ev’tGroupHªdË_t
 ) 
pxEv’tB™s
;

135 
	}
}

140 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

142 
Ev’tGroupHªdË_t
 
	$xEv’tGroupC»©e
( )

144 
Ev’tGroup_t
 *
pxEv’tB™s
;

147 
pxEv’tB™s
 = ( 
Ev’tGroup_t
 * ) 
	`pvPÜtM®loc
( ( EventGroup_t ) );

149 ifĞ
pxEv’tB™s
 !ğ
NULL
 )

151 
pxEv’tB™s
->
uxEv’tB™s
 = 0;

152 
	`vLi¡In™Ÿli£
Ğ&Ğ
pxEv’tB™s
->
xTasksWa™šgFÜB™s
 ) );

154 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

159 
pxEv’tB™s
->
ucStiÿÎyAÎoÿ‹d
 = 
pdFALSE
;

163 
	`ŒaûEVENT_GROUP_CREATE
Ğ
pxEv’tB™s
 );

167 
	`ŒaûEVENT_GROUP_CREATE_FAILED
();

170  ( 
Ev’tGroupHªdË_t
 ) 
pxEv’tB™s
;

171 
	}
}

176 
Ev’tB™s_t
 
	$xEv’tGroupSync
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToS‘
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, 
TickTy³_t
 
xTicksToWa™
 )

178 
Ev’tB™s_t
 
uxOrigš®B™V®ue
, 
uxR‘uº
;

179 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

180 
Ba£Ty³_t
 
xAÌ—dyY›lded
;

181 
Ba£Ty³_t
 
xTimeoutOccu¼ed
 = 
pdFALSE
;

183 
	`cÚfigASSERT
ĞĞ
uxB™sToWa™FÜ
 & 
ev’tEVENT_BITS_CONTROL_BYTES
 ) == 0 );

184 
	`cÚfigASSERT
Ğ
uxB™sToWa™FÜ
 != 0 );

185 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

187 
	`cÚfigASSERT
Ğ!ĞĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa™
 != 0 ) ) );

191 
	`vTaskSu¥’dAÎ
();

193 
uxOrigš®B™V®ue
 = 
pxEv’tB™s
->
uxEv’tB™s
;

195 Ğè
	`xEv’tGroupS‘B™s
Ğ
xEv’tGroup
, 
uxB™sToS‘
 );

197 ifĞĞĞ
uxOrigš®B™V®ue
 | 
uxB™sToS‘
 ) & 
uxB™sToWa™FÜ
 ) == uxBitsToWaitFor )

200 
uxR‘uº
 = ( 
uxOrigš®B™V®ue
 | 
uxB™sToS‘
 );

204 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToWa™FÜ
;

206 
xTicksToWa™
 = 0;

210 ifĞ
xTicksToWa™
 !ğĞ
TickTy³_t
 ) 0 )

212 
	`ŒaûEVENT_GROUP_SYNC_BLOCK
Ğ
xEv’tGroup
, 
uxB™sToS‘
, 
uxB™sToWa™FÜ
 );

217 
	`vTaskPÏûOnUnÜd”edEv’tLi¡
Ğ&Ğ
pxEv’tB™s
->
xTasksWa™šgFÜB™s
 ), ( 
uxB™sToWa™FÜ
 | 
ev’tCLEAR_EVENTS_ON_EXIT_BIT
 | 
ev’tWAIT_FOR_ALL_BITS
 ), 
xTicksToWa™
 );

223 
uxR‘uº
 = 0;

229 
uxR‘uº
 = 
pxEv’tB™s
->
uxEv’tB™s
;

230 
xTimeoutOccu¼ed
 = 
pdTRUE
;

234 
xAÌ—dyY›lded
 = 
	`xTaskResumeAÎ
();

236 ifĞ
xTicksToWa™
 !ğĞ
TickTy³_t
 ) 0 )

238 ifĞ
xAÌ—dyY›lded
 =ğ
pdFALSE
 )

240 
	`pÜtYIELD_WITHIN_API
();

244 
	`mtCOVERAGE_TEST_MARKER
();

251 
uxR‘uº
 = 
	`uxTaskRe£tEv’tI‹mV®ue
();

253 ifĞĞ
uxR‘uº
 & 
ev’tUNBLOCKED_DUE_TO_BIT_SET
 ) =ğĞ
Ev’tB™s_t
 ) 0 )

256 
	`skENTER_CRITICAL
();

258 
uxR‘uº
 = 
pxEv’tB™s
->
uxEv’tB™s
;

264 ifĞĞ
uxR‘uº
 & 
uxB™sToWa™FÜ
 ) == uxBitsToWaitFor )

266 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToWa™FÜ
;

270 
	`mtCOVERAGE_TEST_MARKER
();

273 
	`skEXIT_CRITICAL
();

275 
xTimeoutOccu¼ed
 = 
pdTRUE
;

284 
uxR‘uº
 &ğ~
ev’tEVENT_BITS_CONTROL_BYTES
;

287 
	`ŒaûEVENT_GROUP_SYNC_END
Ğ
xEv’tGroup
, 
uxB™sToS‘
, 
uxB™sToWa™FÜ
, 
xTimeoutOccu¼ed
 );

290 Ğè
xTimeoutOccu¼ed
;

292  
uxR‘uº
;

293 
	}
}

296 
Ev’tB™s_t
 
	$xEv’tGroupWa™B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToWa™FÜ
, cÚ¡ 
Ba£Ty³_t
 
xCË¬OnEx™
, cÚ¡ Ba£Ty³_ˆ
xWa™FÜAÎB™s
, 
TickTy³_t
 
xTicksToWa™
 )

298 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

299 
Ev’tB™s_t
 
uxR‘uº
, 
uxCÚŒŞB™s
 = 0;

300 
Ba£Ty³_t
 
xWa™CÚd™iÚM‘
, 
xAÌ—dyY›lded
;

301 
Ba£Ty³_t
 
xTimeoutOccu¼ed
 = 
pdFALSE
;

305 
	`cÚfigASSERT
Ğ
xEv’tGroup
 );

306 
	`cÚfigASSERT
ĞĞ
uxB™sToWa™FÜ
 & 
ev’tEVENT_BITS_CONTROL_BYTES
 ) == 0 );

307 
	`cÚfigASSERT
Ğ
uxB™sToWa™FÜ
 != 0 );

308 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

310 
	`cÚfigASSERT
Ğ!ĞĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa™
 != 0 ) ) );

314 
	`vTaskSu¥’dAÎ
();

316 cÚ¡ 
Ev’tB™s_t
 
uxCu¼’tEv’tB™s
 = 
pxEv’tB™s
->
uxEv’tB™s
;

319 
xWa™CÚd™iÚM‘
 = 
	`´vTe¡Wa™CÚd™iÚ
Ğ
uxCu¼’tEv’tB™s
, 
uxB™sToWa™FÜ
, 
xWa™FÜAÎB™s
 );

321 ifĞ
xWa™CÚd™iÚM‘
 !ğ
pdFALSE
 )

325 
uxR‘uº
 = 
uxCu¼’tEv’tB™s
;

326 
xTicksToWa™
 = ( 
TickTy³_t
 ) 0;

329 ifĞ
xCË¬OnEx™
 !ğ
pdFALSE
 )

331 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToWa™FÜ
;

335 
	`mtCOVERAGE_TEST_MARKER
();

338 ifĞ
xTicksToWa™
 =ğĞ
TickTy³_t
 ) 0 )

342 
uxR‘uº
 = 
uxCu¼’tEv’tB™s
;

343 
xTimeoutOccu¼ed
 = 
pdTRUE
;

351 ifĞ
xCË¬OnEx™
 !ğ
pdFALSE
 )

353 
uxCÚŒŞB™s
 |ğ
ev’tCLEAR_EVENTS_ON_EXIT_BIT
;

357 
	`mtCOVERAGE_TEST_MARKER
();

360 ifĞ
xWa™FÜAÎB™s
 !ğ
pdFALSE
 )

362 
uxCÚŒŞB™s
 |ğ
ev’tWAIT_FOR_ALL_BITS
;

366 
	`mtCOVERAGE_TEST_MARKER
();

372 
	`vTaskPÏûOnUnÜd”edEv’tLi¡
Ğ&Ğ
pxEv’tB™s
->
xTasksWa™šgFÜB™s
 ), ( 
uxB™sToWa™FÜ
 | 
uxCÚŒŞB™s
 ), 
xTicksToWa™
 );

377 
uxR‘uº
 = 0;

379 
	`ŒaûEVENT_GROUP_WAIT_BITS_BLOCK
Ğ
xEv’tGroup
, 
uxB™sToWa™FÜ
 );

382 
xAÌ—dyY›lded
 = 
	`xTaskResumeAÎ
();

384 ifĞ
xTicksToWa™
 !ğĞ
TickTy³_t
 ) 0 )

386 ifĞ
xAÌ—dyY›lded
 =ğ
pdFALSE
 )

388 
	`pÜtYIELD_WITHIN_API
();

392 
	`mtCOVERAGE_TEST_MARKER
();

399 
uxR‘uº
 = 
	`uxTaskRe£tEv’tI‹mV®ue
();

401 ifĞĞ
uxR‘uº
 & 
ev’tUNBLOCKED_DUE_TO_BIT_SET
 ) =ğĞ
Ev’tB™s_t
 ) 0 )

403 
	`skENTER_CRITICAL
();

406 
uxR‘uº
 = 
pxEv’tB™s
->
uxEv’tB™s
;

410 ifĞ
	`´vTe¡Wa™CÚd™iÚ
Ğ
uxR‘uº
, 
uxB™sToWa™FÜ
, 
xWa™FÜAÎB™s
 ) !ğ
pdFALSE
 )

412 ifĞ
xCË¬OnEx™
 !ğ
pdFALSE
 )

414 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToWa™FÜ
;

418 
	`mtCOVERAGE_TEST_MARKER
();

423 
	`mtCOVERAGE_TEST_MARKER
();

425 
xTimeoutOccu¼ed
 = 
pdTRUE
;

427 
	`skEXIT_CRITICAL
();

435 
uxR‘uº
 &ğ~
ev’tEVENT_BITS_CONTROL_BYTES
;

437 
	`ŒaûEVENT_GROUP_WAIT_BITS_END
Ğ
xEv’tGroup
, 
uxB™sToWa™FÜ
, 
xTimeoutOccu¼ed
 );

440 Ğè
xTimeoutOccu¼ed
;

442  
uxR‘uº
;

443 
	}
}

446 
Ev’tB™s_t
 
	$xEv’tGroupCË¬B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToCË¬
 )

448 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

449 
Ev’tB™s_t
 
uxR‘uº
;

453 
	`cÚfigASSERT
Ğ
xEv’tGroup
 );

454 
	`cÚfigASSERT
ĞĞ
uxB™sToCË¬
 & 
ev’tEVENT_BITS_CONTROL_BYTES
 ) == 0 );

456 
	`skENTER_CRITICAL
();

458 
	`ŒaûEVENT_GROUP_CLEAR_BITS
Ğ
xEv’tGroup
, 
uxB™sToCË¬
 );

462 
uxR‘uº
 = 
pxEv’tB™s
->
uxEv’tB™s
;

465 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToCË¬
;

467 
	`skEXIT_CRITICAL
();

469  
uxR‘uº
;

470 
	}
}

473 #iàĞĞ
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) && ( 
INCLUDE_xTim”P’dFunùiÚC®l
 =ğ1 ) && ( 
cÚfigUSE_TIMERS
 == 1 ) )

475 
Ba£Ty³_t
 
	$xEv’tGroupCË¬B™sFromISR
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToCË¬
 )

477 
Ba£Ty³_t
 
xR‘uº
;

479 
	`ŒaûEVENT_GROUP_CLEAR_BITS_FROM_ISR
Ğ
xEv’tGroup
, 
uxB™sToCË¬
 );

480 
xR‘uº
 = 
	`xTim”P’dFunùiÚC®lFromISR
Ğ
vEv’tGroupCË¬B™sC®lback
, ( * ) 
xEv’tGroup
, ( 
ušt32_t
 ) 
uxB™sToCË¬
, 
NULL
 );

482  
xR‘uº
;

483 
	}
}

488 
Ev’tB™s_t
 
	$xEv’tGroupG‘B™sFromISR
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
 )

490 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

491 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

492 
Ev’tB™s_t
 
uxR‘uº
;

494 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

496 
uxR‘uº
 = 
pxEv’tB™s
->
uxEv’tB™s
;

498 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

500  
uxR‘uº
;

501 
	}
}

504 
Ev’tB™s_t
 
	$xEv’tGroupS‘B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToS‘
 )

506 
Li¡I‹m_t
 *
pxLi¡I‹m
, *
pxNext
;

507 
Li¡I‹m_t
 cÚ¡ *
pxLi¡End
;

508 
Li¡_t
 *
pxLi¡
;

509 
Ev’tB™s_t
 
uxB™sToCË¬
 = 0, 
uxB™sWa™edFÜ
, 
uxCÚŒŞB™s
;

510 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

511 
Ba£Ty³_t
 
xM©chFound
 = 
pdFALSE
;

515 
	`cÚfigASSERT
Ğ
xEv’tGroup
 );

516 
	`cÚfigASSERT
ĞĞ
uxB™sToS‘
 & 
ev’tEVENT_BITS_CONTROL_BYTES
 ) == 0 );

518 
pxLi¡
 = &Ğ
pxEv’tB™s
->
xTasksWa™šgFÜB™s
 );

519 
pxLi¡End
 = 
	`li¡GET_END_MARKER
Ğ
pxLi¡
 );

520 
	`vTaskSu¥’dAÎ
();

522 
	`ŒaûEVENT_GROUP_SET_BITS
Ğ
xEv’tGroup
, 
uxB™sToS‘
 );

524 
pxLi¡I‹m
 = 
	`li¡GET_HEAD_ENTRY
Ğ
pxLi¡
 );

527 
pxEv’tB™s
->
uxEv’tB™s
 |ğ
uxB™sToS‘
;

530  
pxLi¡I‹m
 !ğ
pxLi¡End
 )

532 
pxNext
 = 
	`li¡GET_NEXT
Ğ
pxLi¡I‹m
 );

533 
uxB™sWa™edFÜ
 = 
	`li¡GET_LIST_ITEM_VALUE
Ğ
pxLi¡I‹m
 );

534 
xM©chFound
 = 
pdFALSE
;

537 
uxCÚŒŞB™s
 = 
uxB™sWa™edFÜ
 & 
ev’tEVENT_BITS_CONTROL_BYTES
;

538 
uxB™sWa™edFÜ
 &ğ~
ev’tEVENT_BITS_CONTROL_BYTES
;

540 ifĞĞ
uxCÚŒŞB™s
 & 
ev’tWAIT_FOR_ALL_BITS
 ) =ğĞ
Ev’tB™s_t
 ) 0 )

543 ifĞĞ
uxB™sWa™edFÜ
 & 
pxEv’tB™s
->
uxEv’tB™s
 ) !ğĞ
Ev’tB™s_t
 ) 0 )

545 
xM©chFound
 = 
pdTRUE
;

549 
	`mtCOVERAGE_TEST_MARKER
();

552 ifĞĞ
uxB™sWa™edFÜ
 & 
pxEv’tB™s
->
uxEv’tB™s
 ) == uxBitsWaitedFor )

555 
xM©chFound
 = 
pdTRUE
;

562 ifĞ
xM©chFound
 !ğ
pdFALSE
 )

565 ifĞĞ
uxCÚŒŞB™s
 & 
ev’tCLEAR_EVENTS_ON_EXIT_BIT
 ) !ğĞ
Ev’tB™s_t
 ) 0 )

567 
uxB™sToCË¬
 |ğ
uxB™sWa™edFÜ
;

571 
	`mtCOVERAGE_TEST_MARKER
();

579 
	`vTaskRemoveFromUnÜd”edEv’tLi¡
Ğ
pxLi¡I‹m
, 
pxEv’tB™s
->
uxEv’tB™s
 | 
ev’tUNBLOCKED_DUE_TO_BIT_SET
 );

585 
pxLi¡I‹m
 = 
pxNext
;

590 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToCË¬
;

592 Ğè
	`xTaskResumeAÎ
();

594  
pxEv’tB™s
->
uxEv’tB™s
;

595 
	}
}

598 
	$vEv’tGroupD–‘e
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
 )

600 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

601 cÚ¡ 
Li¡_t
 *
pxTasksWa™šgFÜB™s
 = &Ğ
pxEv’tB™s
->
xTasksWa™šgFÜB™s
 );

603 
	`vTaskSu¥’dAÎ
();

605 
	`ŒaûEVENT_GROUP_DELETE
Ğ
xEv’tGroup
 );

607  
	`li¡CURRENT_LIST_LENGTH
Ğ
pxTasksWa™šgFÜB™s
 ) > ( 
UBa£Ty³_t
 ) 0 )

611 
	`cÚfigASSERT
Ğ
pxTasksWa™šgFÜB™s
->
xLi¡End
.
pxNext
 !ğĞcÚ¡ 
Li¡I‹m_t
 * ) &(…xTasksWaitingForBits->xListEnd ) );

612 
	`vTaskRemoveFromUnÜd”edEv’tLi¡
Ğ
pxTasksWa™šgFÜB™s
->
xLi¡End
.
pxNext
, 
ev’tUNBLOCKED_DUE_TO_BIT_SET
 );

615 #ifĞĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 == 0 ) )

619 
	`vPÜtF»e
Ğ
pxEv’tB™s
 );

621 #–ifĞĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

625 ifĞ
pxEv’tB™s
->
ucStiÿÎyAÎoÿ‹d
 =ğĞ
ušt8_t
 ) 
pdFALSE
 )

627 
	`vPÜtF»e
Ğ
pxEv’tB™s
 );

631 
	`mtCOVERAGE_TEST_MARKER
();

636 Ğè
	`xTaskResumeAÎ
();

637 
	}
}

642 
	$vEv’tGroupS‘B™sC®lback
Ğ*
pvEv’tGroup
, cÚ¡ 
ušt32_t
 
ulB™sToS‘
 )

644 Ğè
	`xEv’tGroupS‘B™s
Ğ
pvEv’tGroup
, ( 
Ev’tB™s_t
 ) 
ulB™sToS‘
 );

645 
	}
}

650 
	$vEv’tGroupCË¬B™sC®lback
Ğ*
pvEv’tGroup
, cÚ¡ 
ušt32_t
 
ulB™sToCË¬
 )

652 Ğè
	`xEv’tGroupCË¬B™s
Ğ
pvEv’tGroup
, ( 
Ev’tB™s_t
 ) 
ulB™sToCË¬
 );

653 
	}
}

656 
Ba£Ty³_t
 
	$´vTe¡Wa™CÚd™iÚ
ĞcÚ¡ 
Ev’tB™s_t
 
uxCu¼’tEv’tB™s
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, cÚ¡ 
Ba£Ty³_t
 
xWa™FÜAÎB™s
 )

658 
Ba£Ty³_t
 
xWa™CÚd™iÚM‘
 = 
pdFALSE
;

660 ifĞ
xWa™FÜAÎB™s
 =ğ
pdFALSE
 )

664 ifĞĞ
uxCu¼’tEv’tB™s
 & 
uxB™sToWa™FÜ
 ) !ğĞ
Ev’tB™s_t
 ) 0 )

666 
xWa™CÚd™iÚM‘
 = 
pdTRUE
;

670 
	`mtCOVERAGE_TEST_MARKER
();

677 ifĞĞ
uxCu¼’tEv’tB™s
 & 
uxB™sToWa™FÜ
 ) == uxBitsToWaitFor )

679 
xWa™CÚd™iÚM‘
 = 
pdTRUE
;

683 
	`mtCOVERAGE_TEST_MARKER
();

687  
xWa™CÚd™iÚM‘
;

688 
	}
}

691 #iàĞĞ
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) && ( 
INCLUDE_xTim”P’dFunùiÚC®l
 =ğ1 ) && ( 
cÚfigUSE_TIMERS
 == 1 ) )

693 
Ba£Ty³_t
 
	$xEv’tGroupS‘B™sFromISR
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToS‘
, 
Ba£Ty³_t
 *
pxHigh”PriÜ™yTaskWok’
 )

695 
Ba£Ty³_t
 
xR‘uº
;

697 
	`ŒaûEVENT_GROUP_SET_BITS_FROM_ISR
Ğ
xEv’tGroup
, 
uxB™sToS‘
 );

698 
xR‘uº
 = 
	`xTim”P’dFunùiÚC®lFromISR
Ğ
vEv’tGroupS‘B™sC®lback
, ( * ) 
xEv’tGroup
, ( 
ušt32_t
 ) 
uxB™sToS‘
, 
pxHigh”PriÜ™yTaskWok’
 );

700  
xR‘uº
;

701 
	}
}

706 #ià(
cÚfigUSE_TRACE_FACILITY
 == 1)

708 
UBa£Ty³_t
 
	$uxEv’tGroupG‘Numb”
Ğ* 
xEv’tGroup
 )

710 
UBa£Ty³_t
 
xR‘uº
;

711 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

713 ifĞ
xEv’tGroup
 =ğ
NULL
 )

715 
xR‘uº
 = 0;

719 
xR‘uº
 = 
pxEv’tB™s
->
uxEv’tGroupNumb”
;

722  
xR‘uº
;

723 
	}
}

728 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

730 
	$vEv’tGroupS‘Numb”
Ğ* 
xEv’tGroup
, 
UBa£Ty³_t
 
uxEv’tGroupNumb”
 )

732 ĞĞ
Ev’tGroup_t
 * ) 
xEv’tGroup
 )->
uxEv’tGroupNumb”
 = uxEventGroupNumber;

733 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\FreeRTOS.h

28 #iâdeà
INC_FREERTOS_H


29 
	#INC_FREERTOS_H


	)

34 
	~<¡ddef.h
>

49 
	~<¡dšt.h
>

51 #ifdeà
__ılu¥lus


56 
	~"F»eRTOSCÚfig.h
"

59 
	~"´ojdefs.h
"

62 
	~"pÜbË.h
"

65 #iâdeà
cÚfigUSE_NEWLIB_REENTRANT


66 
	#cÚfigUSE_NEWLIB_REENTRANT
 0

	)

70 #iàĞ
cÚfigUSE_NEWLIB_REENTRANT
 == 1 )

71 
	~<»’t.h
>

79 #iâdeà
cÚfigMINIMAL_STACK_SIZE


80 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigMINIMAL_STACK_SIZE
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
. cÚfigMINIMAL_STACK_SIZE 
defšes
 
the
 
size
 (š 
wÜds
è
of
h
¡ack
 
®loÿ‹d
 
to
h
idË
 
sk
. 
Reãr
Øth
demo
 
´ojeù
 
´ovided
 
your
 
pÜt
 
a
 
su™abË
 
v®ue
.

83 #iâdeà
cÚfigMAX_PRIORITIES


84 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigMAX_PRIORITIES
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

87 #ià
cÚfigMAX_PRIORITIES
 < 1

88 #”rÜ 
cÚfigMAX_PRIORITIES
 
mu¡
 
be
 
defšed
 
to
 b
g»©”
 
thª
 
Ü
 
equ®
o 1.

91 #iâdeà
cÚfigUSE_PREEMPTION


92 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigUSE_PREEMPTION
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

95 #iâdeà
cÚfigUSE_IDLE_HOOK


96 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigUSE_IDLE_HOOK
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

99 #iâdeà
cÚfigUSE_TICK_HOOK


100 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigUSE_TICK_HOOK
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

103 #iâdeà
cÚfigUSE_16_BIT_TICKS


104 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigUSE_16_BIT_TICKS
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

107 #iâdeà
cÚfigUSE_CO_ROUTINES


108 
	#cÚfigUSE_CO_ROUTINES
 0

	)

111 #iâdeà
INCLUDE_vTaskPriÜ™yS‘


112 
	#INCLUDE_vTaskPriÜ™yS‘
 0

	)

115 #iâdeà
INCLUDE_uxTaskPriÜ™yG‘


116 
	#INCLUDE_uxTaskPriÜ™yG‘
 0

	)

119 #iâdeà
INCLUDE_vTaskD–‘e


120 
	#INCLUDE_vTaskD–‘e
 0

	)

123 #iâdeà
INCLUDE_vTaskSu¥’d


124 
	#INCLUDE_vTaskSu¥’d
 0

	)

127 #iâdeà
INCLUDE_vTaskD–ayUÁ


128 
	#INCLUDE_vTaskD–ayUÁ
 0

	)

131 #iâdeà
INCLUDE_vTaskD–ay


132 
	#INCLUDE_vTaskD–ay
 0

	)

135 #iâdeà
INCLUDE_xTaskG‘IdËTaskHªdË


136 
	#INCLUDE_xTaskG‘IdËTaskHªdË
 0

	)

139 #iâdeà
INCLUDE_xTaskAbÜtD–ay


140 
	#INCLUDE_xTaskAbÜtD–ay
 0

	)

143 #iâdeà
INCLUDE_xQueueG‘Mu‹xHŞd”


144 
	#INCLUDE_xQueueG‘Mu‹xHŞd”
 0

	)

147 #iâdeà
INCLUDE_xSem­hÜeG‘Mu‹xHŞd”


148 
	#INCLUDE_xSem­hÜeG‘Mu‹xHŞd”
 
INCLUDE_xQueueG‘Mu‹xHŞd”


	)

151 #iâdeà
INCLUDE_xTaskG‘HªdË


152 
	#INCLUDE_xTaskG‘HªdË
 0

	)

155 #iâdeà
INCLUDE_uxTaskG‘SckHighW©”M¬k


156 
	#INCLUDE_uxTaskG‘SckHighW©”M¬k
 0

	)

159 #iâdeà
INCLUDE_eTaskG‘S‹


160 
	#INCLUDE_eTaskG‘S‹
 0

	)

163 #iâdeà
INCLUDE_xTaskResumeFromISR


164 
	#INCLUDE_xTaskResumeFromISR
 1

	)

167 #iâdeà
INCLUDE_xTim”P’dFunùiÚC®l


168 
	#INCLUDE_xTim”P’dFunùiÚC®l
 0

	)

171 #iâdeà
INCLUDE_xTaskG‘ScheduËrS‹


172 
	#INCLUDE_xTaskG‘ScheduËrS‹
 0

	)

175 #iâdeà
INCLUDE_xTaskG‘Cu¼’tTaskHªdË


176 
	#INCLUDE_xTaskG‘Cu¼’tTaskHªdË
 0

	)

179 #ià
cÚfigUSE_CO_ROUTINES
 != 0

180 #iâdeà
cÚfigMAX_CO_ROUTINE_PRIORITIES


181 #”rÜ 
cÚfigMAX_CO_ROUTINE_PRIORITIES
 
mu¡
 
be
 
g»©”
 
thª
 
Ü
 
equ®
 
to
 1.

185 #iâdeà
cÚfigUSE_DAEMON_TASK_STARTUP_HOOK


186 
	#cÚfigUSE_DAEMON_TASK_STARTUP_HOOK
 0

	)

189 #iâdeà
cÚfigUSE_APPLICATION_TASK_TAG


190 
	#cÚfigUSE_APPLICATION_TASK_TAG
 0

	)

193 #iâdeà
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS


194 
	#cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 0

	)

197 #iâdeà
cÚfigUSE_RECURSIVE_MUTEXES


198 
	#cÚfigUSE_RECURSIVE_MUTEXES
 0

	)

201 #iâdeà
cÚfigUSE_MUTEXES


202 
	#cÚfigUSE_MUTEXES
 0

	)

205 #iâdeà
cÚfigUSE_TIMERS


206 
	#cÚfigUSE_TIMERS
 0

	)

209 #iâdeà
cÚfigUSE_COUNTING_SEMAPHORES


210 
	#cÚfigUSE_COUNTING_SEMAPHORES
 0

	)

213 #iâdeà
cÚfigUSE_ALTERNATIVE_API


214 
	#cÚfigUSE_ALTERNATIVE_API
 0

	)

217 #iâdeà
pÜtCRITICAL_NESTING_IN_TCB


218 
	#pÜtCRITICAL_NESTING_IN_TCB
 0

	)

221 #iâdeà
cÚfigMAX_TASK_NAME_LEN


222 
	#cÚfigMAX_TASK_NAME_LEN
 16

	)

225 #iâdeà
cÚfigIDLE_SHOULD_YIELD


226 
	#cÚfigIDLE_SHOULD_YIELD
 1

	)

229 #ià
cÚfigMAX_TASK_NAME_LEN
 < 1

230 #”rÜ 
cÚfigMAX_TASK_NAME_LEN
 
mu¡
 
be
 
£t
 
to
 
a
 
mšimum
 
of
 1 
š
 
F»eRTOSCÚfig
.
h


233 #iâdeà
cÚfigASSERT


234 
	#cÚfigASSERT
Ğ
x
 )

	)

235 
	#cÚfigASSERT_DEFINED
 0

	)

237 
	#cÚfigASSERT_DEFINED
 1

	)

241 #ià
cÚfigUSE_TIMERS
 == 1

243 #iâdeà
cÚfigTIMER_TASK_PRIORITY


244 #”rÜ 
If
 
cÚfigUSE_TIMERS
 
is
 
£t
 
to
 1 
th’
 
cÚfigTIMER_TASK_PRIORITY
 
mu¡
 
®so
 
be
 
defšed
.

247 #iâdeà
cÚfigTIMER_QUEUE_LENGTH


248 #”rÜ 
If
 
cÚfigUSE_TIMERS
 
is
 
£t
 
to
 1 
th’
 
cÚfigTIMER_QUEUE_LENGTH
 
mu¡
 
®so
 
be
 
defšed
.

251 #iâdeà
cÚfigTIMER_TASK_STACK_DEPTH


252 #”rÜ 
If
 
cÚfigUSE_TIMERS
 
is
 
£t
 
to
 1 
th’
 
cÚfigTIMER_TASK_STACK_DEPTH
 
mu¡
 
®so
 
be
 
defšed
.

257 #iâdeà
pÜtSET_INTERRUPT_MASK_FROM_ISR


258 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è0

	)

261 #iâdeà
pÜtCLEAR_INTERRUPT_MASK_FROM_ISR


262 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedStusV®ue
 ) ( è
	)
uxSavedStatusValue

265 #iâdeà
pÜtCLEAN_UP_TCB


266 
	#pÜtCLEAN_UP_TCB
Ğ
pxTCB
 ) ( è
	)
pxTCB

269 #iâdeà
pÜtPRE_TASK_DELETE_HOOK


270 
	#pÜtPRE_TASK_DELETE_HOOK
Ğ
pvTaskToD–‘e
, 
pxY›ldP’dšg
 )

	)

273 #iâdeà
pÜtSETUP_TCB


274 
	#pÜtSETUP_TCB
Ğ
pxTCB
 ) ( è
	)
pxTCB

277 #iâdeà
cÚfigQUEUE_REGISTRY_SIZE


278 
	#cÚfigQUEUE_REGISTRY_SIZE
 0U

	)

281 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 < 1 )

282 
	#vQueueAddToRegi¡ry
Ğ
xQueue
, 
pcName
 )

	)

283 
	#vQueueUÄegi¡”Queue
Ğ
xQueue
 )

	)

284 
	#pcQueueG‘Name
Ğ
xQueue
 )

	)

287 #iâdeà
pÜtPOINTER_SIZE_TYPE


288 
	#pÜtPOINTER_SIZE_TYPE
 
ušt32_t


	)

292 #iâdeà
ŒaûSTART


295 
	#ŒaûSTART
()

	)

298 #iâdeà
ŒaûEND


301 
	#ŒaûEND
()

	)

304 #iâdeà
ŒaûTASK_SWITCHED_IN


307 
	#ŒaûTASK_SWITCHED_IN
()

	)

310 #iâdeà
ŒaûINCREASE_TICK_COUNT


313 
	#ŒaûINCREASE_TICK_COUNT
Ğ
x
 )

	)

316 #iâdeà
ŒaûLOW_POWER_IDLE_BEGIN


318 
	#ŒaûLOW_POWER_IDLE_BEGIN
()

	)

321 #iâdef 
ŒaûLOW_POWER_IDLE_END


323 
	#ŒaûLOW_POWER_IDLE_END
()

	)

326 #iâdeà
ŒaûTASK_SWITCHED_OUT


329 
	#ŒaûTASK_SWITCHED_OUT
()

	)

332 #iâdeà
ŒaûTASK_PRIORITY_INHERIT


338 
	#ŒaûTASK_PRIORITY_INHERIT
Ğ
pxTCBOfMu‹xHŞd”
, 
uxInh”™edPriÜ™y
 )

	)

341 #iâdeà
ŒaûTASK_PRIORITY_DISINHERIT


346 
	#ŒaûTASK_PRIORITY_DISINHERIT
Ğ
pxTCBOfMu‹xHŞd”
, 
uxOrigš®PriÜ™y
 )

	)

349 #iâdeà
ŒaûBLOCKING_ON_QUEUE_RECEIVE


354 
	#ŒaûBLOCKING_ON_QUEUE_RECEIVE
Ğ
pxQueue
 )

	)

357 #iâdeà
ŒaûBLOCKING_ON_QUEUE_PEEK


362 
	#ŒaûBLOCKING_ON_QUEUE_PEEK
Ğ
pxQueue
 )

	)

365 #iâdeà
ŒaûBLOCKING_ON_QUEUE_SEND


370 
	#ŒaûBLOCKING_ON_QUEUE_SEND
Ğ
pxQueue
 )

	)

373 #iâdeà
cÚfigCHECK_FOR_STACK_OVERFLOW


374 
	#cÚfigCHECK_FOR_STACK_OVERFLOW
 0

	)

377 #iâdeà
cÚfigRECORD_STACK_HIGH_ADDRESS


378 
	#cÚfigRECORD_STACK_HIGH_ADDRESS
 0

	)

381 #iâdeà
cÚfigINCLUDE_FREERTOS_TASK_C_ADDITIONS_H


382 
	#cÚfigINCLUDE_FREERTOS_TASK_C_ADDITIONS_H
 0

	)

387 #iâdeà
ŒaûMOVED_TASK_TO_READY_STATE


388 
	#ŒaûMOVED_TASK_TO_READY_STATE
Ğ
pxTCB
 )

	)

391 #iâdeà
ŒaûPOST_MOVED_TASK_TO_READY_STATE


392 
	#ŒaûPOST_MOVED_TASK_TO_READY_STATE
Ğ
pxTCB
 )

	)

395 #iâdeà
ŒaûQUEUE_CREATE


396 
	#ŒaûQUEUE_CREATE
Ğ
pxNewQueue
 )

	)

399 #iâdeà
ŒaûQUEUE_CREATE_FAILED


400 
	#ŒaûQUEUE_CREATE_FAILED
Ğ
ucQueueTy³
 )

	)

403 #iâdeà
ŒaûCREATE_MUTEX


404 
	#ŒaûCREATE_MUTEX
Ğ
pxNewQueue
 )

	)

407 #iâdeà
ŒaûCREATE_MUTEX_FAILED


408 
	#ŒaûCREATE_MUTEX_FAILED
()

	)

411 #iâdeà
ŒaûGIVE_MUTEX_RECURSIVE


412 
	#ŒaûGIVE_MUTEX_RECURSIVE
Ğ
pxMu‹x
 )

	)

415 #iâdeà
ŒaûGIVE_MUTEX_RECURSIVE_FAILED


416 
	#ŒaûGIVE_MUTEX_RECURSIVE_FAILED
Ğ
pxMu‹x
 )

	)

419 #iâdeà
ŒaûTAKE_MUTEX_RECURSIVE


420 
	#ŒaûTAKE_MUTEX_RECURSIVE
Ğ
pxMu‹x
 )

	)

423 #iâdeà
ŒaûTAKE_MUTEX_RECURSIVE_FAILED


424 
	#ŒaûTAKE_MUTEX_RECURSIVE_FAILED
Ğ
pxMu‹x
 )

	)

427 #iâdeà
ŒaûCREATE_COUNTING_SEMAPHORE


428 
	#ŒaûCREATE_COUNTING_SEMAPHORE
()

	)

431 #iâdeà
ŒaûCREATE_COUNTING_SEMAPHORE_FAILED


432 
	#ŒaûCREATE_COUNTING_SEMAPHORE_FAILED
()

	)

435 #iâdeà
ŒaûQUEUE_SEND


436 
	#ŒaûQUEUE_SEND
Ğ
pxQueue
 )

	)

439 #iâdeà
ŒaûQUEUE_SEND_FAILED


440 
	#ŒaûQUEUE_SEND_FAILED
Ğ
pxQueue
 )

	)

443 #iâdeà
ŒaûQUEUE_RECEIVE


444 
	#ŒaûQUEUE_RECEIVE
Ğ
pxQueue
 )

	)

447 #iâdeà
ŒaûQUEUE_PEEK


448 
	#ŒaûQUEUE_PEEK
Ğ
pxQueue
 )

	)

451 #iâdeà
ŒaûQUEUE_PEEK_FAILED


452 
	#ŒaûQUEUE_PEEK_FAILED
Ğ
pxQueue
 )

	)

455 #iâdeà
ŒaûQUEUE_PEEK_FROM_ISR


456 
	#ŒaûQUEUE_PEEK_FROM_ISR
Ğ
pxQueue
 )

	)

459 #iâdeà
ŒaûQUEUE_RECEIVE_FAILED


460 
	#ŒaûQUEUE_RECEIVE_FAILED
Ğ
pxQueue
 )

	)

463 #iâdeà
ŒaûQUEUE_SEND_FROM_ISR


464 
	#ŒaûQUEUE_SEND_FROM_ISR
Ğ
pxQueue
 )

	)

467 #iâdeà
ŒaûQUEUE_SEND_FROM_ISR_FAILED


468 
	#ŒaûQUEUE_SEND_FROM_ISR_FAILED
Ğ
pxQueue
 )

	)

471 #iâdeà
ŒaûQUEUE_RECEIVE_FROM_ISR


472 
	#ŒaûQUEUE_RECEIVE_FROM_ISR
Ğ
pxQueue
 )

	)

475 #iâdeà
ŒaûQUEUE_RECEIVE_FROM_ISR_FAILED


476 
	#ŒaûQUEUE_RECEIVE_FROM_ISR_FAILED
Ğ
pxQueue
 )

	)

479 #iâdeà
ŒaûQUEUE_PEEK_FROM_ISR_FAILED


480 
	#ŒaûQUEUE_PEEK_FROM_ISR_FAILED
Ğ
pxQueue
 )

	)

483 #iâdeà
ŒaûQUEUE_DELETE


484 
	#ŒaûQUEUE_DELETE
Ğ
pxQueue
 )

	)

487 #iâdeà
ŒaûTASK_CREATE


488 
	#ŒaûTASK_CREATE
Ğ
pxNewTCB
 )

	)

491 #iâdeà
ŒaûTASK_CREATE_FAILED


492 
	#ŒaûTASK_CREATE_FAILED
()

	)

495 #iâdeà
ŒaûTASK_DELETE


496 
	#ŒaûTASK_DELETE
Ğ
pxTaskToD–‘e
 )

	)

499 #iâdeà
ŒaûTASK_DELAY_UNTIL


500 
	#ŒaûTASK_DELAY_UNTIL
Ğ
x
 )

	)

503 #iâdeà
ŒaûTASK_DELAY


504 
	#ŒaûTASK_DELAY
()

	)

507 #iâdeà
ŒaûTASK_PRIORITY_SET


508 
	#ŒaûTASK_PRIORITY_SET
Ğ
pxTask
, 
uxNewPriÜ™y
 )

	)

511 #iâdeà
ŒaûTASK_SUSPEND


512 
	#ŒaûTASK_SUSPEND
Ğ
pxTaskToSu¥’d
 )

	)

515 #iâdeà
ŒaûTASK_RESUME


516 
	#ŒaûTASK_RESUME
Ğ
pxTaskToResume
 )

	)

519 #iâdeà
ŒaûTASK_RESUME_FROM_ISR


520 
	#ŒaûTASK_RESUME_FROM_ISR
Ğ
pxTaskToResume
 )

	)

523 #iâdeà
ŒaûTASK_INCREMENT_TICK


524 
	#ŒaûTASK_INCREMENT_TICK
Ğ
xTickCouÁ
 )

	)

527 #iâdeà
ŒaûTIMER_CREATE


528 
	#ŒaûTIMER_CREATE
Ğ
pxNewTim”
 )

	)

531 #iâdeà
ŒaûTIMER_CREATE_FAILED


532 
	#ŒaûTIMER_CREATE_FAILED
()

	)

535 #iâdeà
ŒaûTIMER_COMMAND_SEND


536 
	#ŒaûTIMER_COMMAND_SEND
Ğ
xTim”
, 
xMes§geID
, 
xMes§geV®ueV®ue
, 
xR‘uº
 )

	)

539 #iâdeà
ŒaûTIMER_EXPIRED


540 
	#ŒaûTIMER_EXPIRED
Ğ
pxTim”
 )

	)

543 #iâdeà
ŒaûTIMER_COMMAND_RECEIVED


544 
	#ŒaûTIMER_COMMAND_RECEIVED
Ğ
pxTim”
, 
xMes§geID
, 
xMes§geV®ue
 )

	)

547 #iâdeà
ŒaûMALLOC


548 
	#ŒaûMALLOC
Ğ
pvAdd»ss
, 
uiSize
 )

	)

551 #iâdeà
ŒaûFREE


552 
	#ŒaûFREE
Ğ
pvAdd»ss
, 
uiSize
 )

	)

555 #iâdeà
ŒaûEVENT_GROUP_CREATE


556 
	#ŒaûEVENT_GROUP_CREATE
Ğ
xEv’tGroup
 )

	)

559 #iâdeà
ŒaûEVENT_GROUP_CREATE_FAILED


560 
	#ŒaûEVENT_GROUP_CREATE_FAILED
()

	)

563 #iâdeà
ŒaûEVENT_GROUP_SYNC_BLOCK


564 
	#ŒaûEVENT_GROUP_SYNC_BLOCK
Ğ
xEv’tGroup
, 
uxB™sToS‘
, 
uxB™sToWa™FÜ
 )

	)

567 #iâdeà
ŒaûEVENT_GROUP_SYNC_END


568 
	#ŒaûEVENT_GROUP_SYNC_END
Ğ
xEv’tGroup
, 
uxB™sToS‘
, 
uxB™sToWa™FÜ
, 
xTimeoutOccu¼ed
 ) ( è
	)
xTimeoutOccurred

571 #iâdeà
ŒaûEVENT_GROUP_WAIT_BITS_BLOCK


572 
	#ŒaûEVENT_GROUP_WAIT_BITS_BLOCK
Ğ
xEv’tGroup
, 
uxB™sToWa™FÜ
 )

	)

575 #iâdeà
ŒaûEVENT_GROUP_WAIT_BITS_END


576 
	#ŒaûEVENT_GROUP_WAIT_BITS_END
Ğ
xEv’tGroup
, 
uxB™sToWa™FÜ
, 
xTimeoutOccu¼ed
 ) ( è
	)
xTimeoutOccurred

579 #iâdeà
ŒaûEVENT_GROUP_CLEAR_BITS


580 
	#ŒaûEVENT_GROUP_CLEAR_BITS
Ğ
xEv’tGroup
, 
uxB™sToCË¬
 )

	)

583 #iâdeà
ŒaûEVENT_GROUP_CLEAR_BITS_FROM_ISR


584 
	#ŒaûEVENT_GROUP_CLEAR_BITS_FROM_ISR
Ğ
xEv’tGroup
, 
uxB™sToCË¬
 )

	)

587 #iâdeà
ŒaûEVENT_GROUP_SET_BITS


588 
	#ŒaûEVENT_GROUP_SET_BITS
Ğ
xEv’tGroup
, 
uxB™sToS‘
 )

	)

591 #iâdeà
ŒaûEVENT_GROUP_SET_BITS_FROM_ISR


592 
	#ŒaûEVENT_GROUP_SET_BITS_FROM_ISR
Ğ
xEv’tGroup
, 
uxB™sToS‘
 )

	)

595 #iâdeà
ŒaûEVENT_GROUP_DELETE


596 
	#ŒaûEVENT_GROUP_DELETE
Ğ
xEv’tGroup
 )

	)

599 #iâdeà
ŒaûPEND_FUNC_CALL


600 
	#ŒaûPEND_FUNC_CALL
(
xFunùiÚToP’d
, 
pvP¬am‘”1
, 
ulP¬am‘”2
, 
»t
)

	)

603 #iâdeà
ŒaûPEND_FUNC_CALL_FROM_ISR


604 
	#ŒaûPEND_FUNC_CALL_FROM_ISR
(
xFunùiÚToP’d
, 
pvP¬am‘”1
, 
ulP¬am‘”2
, 
»t
)

	)

607 #iâdeà
ŒaûQUEUE_REGISTRY_ADD


608 
	#ŒaûQUEUE_REGISTRY_ADD
(
xQueue
, 
pcQueueName
)

	)

611 #iâdeà
ŒaûTASK_NOTIFY_TAKE_BLOCK


612 
	#ŒaûTASK_NOTIFY_TAKE_BLOCK
()

	)

615 #iâdeà
ŒaûTASK_NOTIFY_TAKE


616 
	#ŒaûTASK_NOTIFY_TAKE
()

	)

619 #iâdeà
ŒaûTASK_NOTIFY_WAIT_BLOCK


620 
	#ŒaûTASK_NOTIFY_WAIT_BLOCK
()

	)

623 #iâdeà
ŒaûTASK_NOTIFY_WAIT


624 
	#ŒaûTASK_NOTIFY_WAIT
()

	)

627 #iâdeà
ŒaûTASK_NOTIFY


628 
	#ŒaûTASK_NOTIFY
()

	)

631 #iâdeà
ŒaûTASK_NOTIFY_FROM_ISR


632 
	#ŒaûTASK_NOTIFY_FROM_ISR
()

	)

635 #iâdeà
ŒaûTASK_NOTIFY_GIVE_FROM_ISR


636 
	#ŒaûTASK_NOTIFY_GIVE_FROM_ISR
()

	)

639 #iâdeà
ŒaûSTREAM_BUFFER_CREATE_FAILED


640 
	#ŒaûSTREAM_BUFFER_CREATE_FAILED
Ğ
xIsMes§geBufãr
 )

	)

643 #iâdeà
ŒaûSTREAM_BUFFER_CREATE_STATIC_FAILED


644 
	#ŒaûSTREAM_BUFFER_CREATE_STATIC_FAILED
Ğ
xR‘uº
, 
xIsMes§geBufãr
 )

	)

647 #iâdeà
ŒaûSTREAM_BUFFER_CREATE


648 
	#ŒaûSTREAM_BUFFER_CREATE
Ğ
pxSŒ—mBufãr
, 
xIsMes§geBufãr
 )

	)

651 #iâdeà
ŒaûSTREAM_BUFFER_DELETE


652 
	#ŒaûSTREAM_BUFFER_DELETE
Ğ
xSŒ—mBufãr
 )

	)

655 #iâdeà
ŒaûSTREAM_BUFFER_RESET


656 
	#ŒaûSTREAM_BUFFER_RESET
Ğ
xSŒ—mBufãr
 )

	)

659 #iâdeà
ŒaûBLOCKING_ON_STREAM_BUFFER_SEND


660 
	#ŒaûBLOCKING_ON_STREAM_BUFFER_SEND
Ğ
xSŒ—mBufãr
 )

	)

663 #iâdeà
ŒaûSTREAM_BUFFER_SEND


664 
	#ŒaûSTREAM_BUFFER_SEND
Ğ
xSŒ—mBufãr
, 
xBy‹sS’t
 )

	)

667 #iâdeà
ŒaûSTREAM_BUFFER_SEND_FAILED


668 
	#ŒaûSTREAM_BUFFER_SEND_FAILED
Ğ
xSŒ—mBufãr
 )

	)

671 #iâdeà
ŒaûSTREAM_BUFFER_SEND_FROM_ISR


672 
	#ŒaûSTREAM_BUFFER_SEND_FROM_ISR
Ğ
xSŒ—mBufãr
, 
xBy‹sS’t
 )

	)

675 #iâdeà
ŒaûBLOCKING_ON_STREAM_BUFFER_RECEIVE


676 
	#ŒaûBLOCKING_ON_STREAM_BUFFER_RECEIVE
Ğ
xSŒ—mBufãr
 )

	)

679 #iâdeà
ŒaûSTREAM_BUFFER_RECEIVE


680 
	#ŒaûSTREAM_BUFFER_RECEIVE
Ğ
xSŒ—mBufãr
, 
xReûivedL’gth
 )

	)

683 #iâdeà
ŒaûSTREAM_BUFFER_RECEIVE_FAILED


684 
	#ŒaûSTREAM_BUFFER_RECEIVE_FAILED
Ğ
xSŒ—mBufãr
 )

	)

687 #iâdeà
ŒaûSTREAM_BUFFER_RECEIVE_FROM_ISR


688 
	#ŒaûSTREAM_BUFFER_RECEIVE_FROM_ISR
Ğ
xSŒ—mBufãr
, 
xReûivedL’gth
 )

	)

691 #iâdeà
cÚfigGENERATE_RUN_TIME_STATS


692 
	#cÚfigGENERATE_RUN_TIME_STATS
 0

	)

695 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

697 #iâdeà
pÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS


698 #”rÜ 
If
 
cÚfigGENERATE_RUN_TIME_STATS
 
is
 
defšed
 
th’
 
pÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS
 
mu¡
 
®so
 
be
 defšed.…ÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS 
should
 
ÿÎ
 
a
 
pÜt
 
Ïy”
 
funùiÚ
 
to
 
£tup
‡ 
³rh”®
 
tim”
/
couÁ”
 
th©
 
ÿn
h’ b
u£d
 
as
 
the
 
run
 
time
 couÁ”im
ba£
.

701 #iâdeà
pÜtGET_RUN_TIME_COUNTER_VALUE


702 #iâdeà
pÜtALT_GET_RUN_TIME_COUNTER_VALUE


703 #”rÜ 
If
 
cÚfigGENERATE_RUN_TIME_STATS
 
is
 
defšed
 
th’
 
e™h”
 
pÜtGET_RUN_TIME_COUNTER_VALUE
 
Ü
 
pÜtALT_GET_RUN_TIME_COUNTER_VALUE
 
mu¡
 
®so
 
be
 defšed. 
S“
 
the
 
exam¶es
 
´ovided
 
ªd
h
F»eRTOS
 
web
 
s™e
 
mÜe
 
šfÜm©iÚ
.

709 #iâdeà
pÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS


710 
	#pÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS
()

	)

713 #iâdeà
cÚfigUSE_MALLOC_FAILED_HOOK


714 
	#cÚfigUSE_MALLOC_FAILED_HOOK
 0

	)

717 #iâdeà
pÜtPRIVILEGE_BIT


718 
	#pÜtPRIVILEGE_BIT
 ( ( 
UBa£Ty³_t
 ) 0x00 )

	)

721 #iâdeà
pÜtYIELD_WITHIN_API


722 
	#pÜtYIELD_WITHIN_API
 
pÜtYIELD


	)

725 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


726 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 )

	)

729 #iâdeà
cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP


730 
	#cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 2

	)

733 #ià
cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 < 2

734 #”rÜ 
cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 
mu¡
 
nÙ
 
be
 
Ëss
 
thª
 2

737 #iâdeà
cÚfigUSE_TICKLESS_IDLE


738 
	#cÚfigUSE_TICKLESS_IDLE
 0

	)

741 #iâdeà
cÚfigPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING


742 
	#cÚfigPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING
Ğ
x
 )

	)

745 #iâdeà
cÚfigPRE_SLEEP_PROCESSING


746 
	#cÚfigPRE_SLEEP_PROCESSING
Ğ
x
 )

	)

749 #iâdeà
cÚfigPOST_SLEEP_PROCESSING


750 
	#cÚfigPOST_SLEEP_PROCESSING
Ğ
x
 )

	)

753 #iâdeà
cÚfigUSE_QUEUE_SETS


754 
	#cÚfigUSE_QUEUE_SETS
 0

	)

757 #iâdeà
pÜtTASK_USES_FLOATING_POINT


758 
	#pÜtTASK_USES_FLOATING_POINT
()

	)

761 #iâdeà
pÜtTASK_CALLS_SECURE_FUNCTIONS


762 
	#pÜtTASK_CALLS_SECURE_FUNCTIONS
()

	)

765 #iâdeà
cÚfigUSE_TIME_SLICING


766 
	#cÚfigUSE_TIME_SLICING
 1

	)

769 #iâdeà
cÚfigINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS


770 
	#cÚfigINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS
 0

	)

773 #iâdeà
cÚfigUSE_STATS_FORMATTING_FUNCTIONS


774 
	#cÚfigUSE_STATS_FORMATTING_FUNCTIONS
 0

	)

777 #iâdeà
pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID


778 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
()

	)

781 #iâdeà
cÚfigUSE_TRACE_FACILITY


782 
	#cÚfigUSE_TRACE_FACILITY
 0

	)

785 #iâdeà
mtCOVERAGE_TEST_MARKER


786 
	#mtCOVERAGE_TEST_MARKER
()

	)

789 #iâdeà
mtCOVERAGE_TEST_DELAY


790 
	#mtCOVERAGE_TEST_DELAY
()

	)

793 #iâdeà
pÜtASSERT_IF_IN_ISR


794 
	#pÜtASSERT_IF_IN_ISR
()

	)

797 #iâdeà
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION


798 
	#cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 0

	)

801 #iâdeà
cÚfigAPPLICATION_ALLOCATED_HEAP


802 
	#cÚfigAPPLICATION_ALLOCATED_HEAP
 0

	)

805 #iâdeà
cÚfigUSE_TASK_NOTIFICATIONS


806 
	#cÚfigUSE_TASK_NOTIFICATIONS
 1

	)

809 #iâdeà
pÜtTICK_TYPE_IS_ATOMIC


810 
	#pÜtTICK_TYPE_IS_ATOMIC
 0

	)

813 #iâdeà
cÚfigSUPPORT_STATIC_ALLOCATION


815 
	#cÚfigSUPPORT_STATIC_ALLOCATION
 0

	)

818 #iâdeà
cÚfigSUPPORT_DYNAMIC_ALLOCATION


820 
	#cÚfigSUPPORT_DYNAMIC_ALLOCATION
 1

	)

823 #iâdeà
cÚfigSTACK_DEPTH_TYPE


826 
	#cÚfigSTACK_DEPTH_TYPE
 
ušt16_t


	)

830 #ifĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

831 #ifĞ
INCLUDE_vTaskSu¥’d
 != 1 )

832 #”rÜ 
INCLUDE_vTaskSu¥’d
 
mu¡
 
be
 
£t
 
to
 1 
cÚfigUSE_TICKLESS_IDLE
 
is
 
nÙ
 seto 0

836 #ifĞĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 =ğ0 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 0 ) )

837 #”rÜ 
cÚfigSUPPORT_STATIC_ALLOCATION
 
ªd
 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 
ÿÂÙ
 
bÙh
 
be
 0, 
but
 
ÿn
 both be 1.

840 #ifĞĞ
cÚfigUSE_RECURSIVE_MUTEXES
 =ğ1 ) && ( 
cÚfigUSE_MUTEXES
 != 1 ) )

841 #”rÜ 
cÚfigUSE_MUTEXES
 
mu¡
 
be
 
£t
 
to
 1Ø
u£
 
»cursive
 
mu‹xes


844 #iâdeà
cÚfigINITIAL_TICK_COUNT


845 
	#cÚfigINITIAL_TICK_COUNT
 0

	)

848 #ifĞ
pÜtTICK_TYPE_IS_ATOMIC
 == 0 )

852 
	#pÜtTICK_TYPE_ENTER_CRITICAL
(è
	`pÜtENTER_CRITICAL
()

	)

853 
	#pÜtTICK_TYPE_EXIT_CRITICAL
(è
	`pÜtEXIT_CRITICAL
()

	)

854 
	#pÜtTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR
(è
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
()

	)

855 
	#pÜtTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
x
 ) 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
ĞĞx ) )

	)

859 
	#pÜtTICK_TYPE_ENTER_CRITICAL
()

	)

860 
	#pÜtTICK_TYPE_EXIT_CRITICAL
()

	)

861 
	#pÜtTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR
(è0

	)

862 
	#pÜtTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
x
 ) ( è
	)
x

867 #iâdeà
cÚfigENABLE_BACKWARD_COMPATIBILITY


868 
	#cÚfigENABLE_BACKWARD_COMPATIBILITY
 1

	)

871 #iâdeà
cÚfigPRINTF


882 
	#cÚfigPRINTF
Ğ
X
 )

	)

885 #iâdeà
cÚfigMAX


888 
	#cÚfigMAX
Ğ
a
, 
b
 ) ( ( (‡ ) > ( b ) ) ? (‡ ) : ( b ) )

	)

891 #iâdeà
cÚfigMIN


894 
	#cÚfigMIN
Ğ
a
, 
b
 ) ( ( (‡ ) < ( b ) ) ? (‡ ) : ( b ) )

	)

897 #ià
cÚfigENABLE_BACKWARD_COMPATIBILITY
 == 1

898 
	#eTaskS‹G‘
 
eTaskG‘S‹


	)

899 
	#pÜtTickTy³
 
TickTy³_t


	)

900 
	#xTaskHªdË
 
TaskHªdË_t


	)

901 
	#xQueueHªdË
 
QueueHªdË_t


	)

902 
	#xSem­hÜeHªdË
 
Sem­hÜeHªdË_t


	)

903 
	#xQueueS‘HªdË
 
QueueS‘HªdË_t


	)

904 
	#xQueueS‘Memb”HªdË
 
QueueS‘Memb”HªdË_t


	)

905 
	#xTimeOutTy³
 
TimeOut_t


	)

906 
	#xMemÜyRegiÚ
 
MemÜyRegiÚ_t


	)

907 
	#xTaskP¬am‘”s
 
TaskP¬am‘”s_t


	)

908 
	#xTaskStusTy³
 
TaskStus_t


	)

909 
	#xTim”HªdË
 
Tim”HªdË_t


	)

910 
	#xCoRoutšeHªdË
 
CoRoutšeHªdË_t


	)

911 
	#pdTASK_HOOK_CODE
 
TaskHookFunùiÚ_t


	)

912 
	#pÜtTICK_RATE_MS
 
pÜtTICK_PERIOD_MS


	)

913 
	#pcTaskG‘TaskName
 
pcTaskG‘Name


	)

914 
	#pcTim”G‘Tim”Name
 
pcTim”G‘Name


	)

915 
	#pcQueueG‘QueueName
 
pcQueueG‘Name


	)

916 
	#vTaskG‘TaskInfo
 
vTaskG‘Info


	)

920 
	#tmrTIMER_CALLBACK
 
Tim”C®lbackFunùiÚ_t


	)

921 
	#pdTASK_CODE
 
TaskFunùiÚ_t


	)

922 
	#xLi¡I‹m
 
Li¡I‹m_t


	)

923 
	#xLi¡
 
Li¡_t


	)

926 #ifĞ
cÚfigUSE_ALTERNATIVE_API
 != 0 )

927 #”rÜ 
The
 
®‹º©ive
 
API
 
was
 
d•»ÿ‹d
 
some
 
time
 
ago
, 
ªd
 wa 
»moved
 
š
 
F»eRTOS
 
V9
.0 0

934 #iâdeà
cÚfigUSE_TASK_FPU_SUPPORT


935 
	#cÚfigUSE_TASK_FPU_SUPPORT
 1

	)

948 
	sxSTATIC_LIST_ITEM


950 
TickTy³_t
 
xDummy1
;

951 *
pvDummy2
[ 4 ];

953 
xSTATIC_LIST_ITEM
 
	tSticLi¡I‹m_t
;

956 
	sxSTATIC_MINI_LIST_ITEM


958 
TickTy³_t
 
xDummy1
;

959 *
pvDummy2
[ 2 ];

961 
xSTATIC_MINI_LIST_ITEM
 
	tSticMšiLi¡I‹m_t
;

964 
	sxSTATIC_LIST


966 
UBa£Ty³_t
 
uxDummy1
;

967 *
pvDummy2
;

968 
SticMšiLi¡I‹m_t
 
xDummy3
;

969 } 
	tSticLi¡_t
;

984 
	sxSTATIC_TCB


986 *
pxDummy1
;

987 #iàĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

988 
xMPU_SETTINGS
 
xDummy2
;

990 
SticLi¡I‹m_t
 
xDummy3
[ 2 ];

991 
UBa£Ty³_t
 
uxDummy5
;

992 *
pxDummy6
;

993 
ušt8_t
 
ucDummy7
[ 
cÚfigMAX_TASK_NAME_LEN
 ];

994 #iàĞĞ
pÜtSTACK_GROWTH
 > 0 ) || ( 
cÚfigRECORD_STACK_HIGH_ADDRESS
 == 1 ) )

995 *
pxDummy8
;

997 #iàĞ
pÜtCRITICAL_NESTING_IN_TCB
 == 1 )

998 
UBa£Ty³_t
 
uxDummy9
;

1000 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1001 
UBa£Ty³_t
 
uxDummy10
[ 2 ];

1003 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1004 
UBa£Ty³_t
 
uxDummy12
[ 2 ];

1006 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

1007 *
pxDummy14
;

1009 #ifĞ
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 > 0 )

1010 *
pvDummy15
[ 
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 ];

1012 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

1013 
ušt32_t
 
ulDummy16
;

1015 #iàĞ
cÚfigUSE_NEWLIB_REENTRANT
 == 1 )

1016 
_»’t
 
xDummy17
;

1018 #iàĞ
cÚfigUSE_TASK_NOTIFICATIONS
 == 1 )

1019 
ušt32_t
 
ulDummy18
;

1020 
ušt8_t
 
ucDummy19
;

1022 #ifĞĞĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 =ğ1 ) ) || ( 
pÜtUSING_MPU_WRAPPERS
 == 1 ) )

1023 
ušt8_t
 
uxDummy20
;

1026 #ifĞ
INCLUDE_xTaskAbÜtD–ay
 == 1 )

1027 
ušt8_t
 
ucDummy21
;

1030 } 
	tSticTask_t
;

1046 
	sxSTATIC_QUEUE


1048 *
pvDummy1
[ 3 ];

1052 *
pvDummy2
;

1053 
UBa£Ty³_t
 
uxDummy2
;

1054 } 
u
;

1056 
SticLi¡_t
 
xDummy3
[ 2 ];

1057 
UBa£Ty³_t
 
uxDummy4
[ 3 ];

1058 
ušt8_t
 
ucDummy5
[ 2 ];

1060 #ifĞĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

1061 
ušt8_t
 
ucDummy6
;

1064 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

1065 *
pvDummy7
;

1068 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1069 
UBa£Ty³_t
 
uxDummy8
;

1070 
ušt8_t
 
ucDummy9
;

1073 } 
	tSticQueue_t
;

1074 
SticQueue_t
 
	tSticSem­hÜe_t
;

1090 
	sxSTATIC_EVENT_GROUP


1092 
TickTy³_t
 
xDummy1
;

1093 
SticLi¡_t
 
xDummy2
;

1095 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1096 
UBa£Ty³_t
 
uxDummy3
;

1099 #ifĞĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

1100 
ušt8_t
 
ucDummy4
;

1103 } 
	tSticEv’tGroup_t
;

1119 
	sxSTATIC_TIMER


1121 *
pvDummy1
;

1122 
SticLi¡I‹m_t
 
xDummy2
;

1123 
TickTy³_t
 
xDummy3
;

1124 
UBa£Ty³_t
 
uxDummy4
;

1125 *
pvDummy5
[ 2 ];

1126 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1127 
UBa£Ty³_t
 
uxDummy6
;

1130 #ifĞĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

1131 
ušt8_t
 
ucDummy7
;

1134 } 
	tSticTim”_t
;

1150 
	sxSTATIC_STREAM_BUFFER


1152 
size_t
 
uxDummy1
[ 4 ];

1153 * 
pvDummy2
[ 3 ];

1154 
ušt8_t
 
ucDummy3
;

1155 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1156 
UBa£Ty³_t
 
uxDummy4
;

1158 } 
	tSticSŒ—mBufãr_t
;

1161 
SticSŒ—mBufãr_t
 
	tSticMes§geBufãr_t
;

1163 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\StackMacros.h

28 #iâdeà
STACK_MACROS_H


29 
	#STACK_MACROS_H


	)

31 #iâdeà
_MSC_VER


32 #w¬nšg 
The
 
Çme
 
of
 
this
 
fe
 
has
 
chªged
 
to
 
¡ack_maüos
.
h
. 
PËa£
 
upd©e
 
your
 
code
 
accÜdšgly
. 
This
 
sourû
 f(
which
 ha 
the
 
Üigš®
‚ameè
wl
 
be
 
»moved
 
š
 
futu»
 
»Ëa£d
.

51 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 =ğ1 ) && ( 
pÜtSTACK_GROWTH
 < 0 ) )

54 
	#skCHECK_FOR_STACK_OVERFLOW
() \

57 ifĞ
pxCu¼’tTCB
->
pxTİOfSck
 <ğpxCu¼’tTCB->
pxSck
 ) \

59 
	`vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

61 }

	)

66 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 =ğ1 ) && ( 
pÜtSTACK_GROWTH
 > 0 ) )

69 
	#skCHECK_FOR_STACK_OVERFLOW
() \

73 ifĞ
pxCu¼’tTCB
->
pxTİOfSck
 >ğpxCu¼’tTCB->
pxEndOfSck
 ) \

75 
	`vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

77 }

	)

82 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
pÜtSTACK_GROWTH
 < 0 ) )

84 
	#skCHECK_FOR_STACK_OVERFLOW
() \

86 cÚ¡ 
ušt32_t
 * cÚ¡ 
pulSck
 = ( ušt32_ˆ* ) 
pxCu¼’tTCB
->
pxSck
; \

87 cÚ¡ 
ušt32_t
 
ulCheckV®ue
 = ( uint32_t ) 0xa5a5a5a5; \

89 ifĞĞ
pulSck
[ 0 ] !ğ
ulCheckV®ue
 ) || \

90 Ğ
pulSck
[ 1 ] !ğ
ulCheckV®ue
 ) || \

91 Ğ
pulSck
[ 2 ] !ğ
ulCheckV®ue
 ) || \

92 Ğ
pulSck
[ 3 ] !ğ
ulCheckV®ue
 ) ) \

94 
	`vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

96 }

	)

101 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
pÜtSTACK_GROWTH
 > 0 ) )

103 
	#skCHECK_FOR_STACK_OVERFLOW
() \

105 
št8_t
 *
pcEndOfSck
 = ( iÁ8_ˆ* ) 
pxCu¼’tTCB
->
pxEndOfSck
; \

106 cÚ¡ 
ušt8_t
 
ucEx³ùedSckBy‹s
[] = { 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

107 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

108 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

109 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

110 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE }; \

113 
pcEndOfSck
 -ğĞ
ucEx³ùedSckBy‹s
 ); \

116 ifĞ
	`memcmp
ĞĞ* ) 
pcEndOfSck
, ( * ) 
ucEx³ùedSckBy‹s
, ( ucExpectedStackBytes ) ) != 0 ) \

118 
	`vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

120 }

	)

126 #iâdeà
skCHECK_FOR_STACK_OVERFLOW


127 
	#skCHECK_FOR_STACK_OVERFLOW
()

	)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\croutine.h

28 #iâdeà
CO_ROUTINE_H


29 
	#CO_ROUTINE_H


	)

31 #iâdeà
INC_FREERTOS_H


35 
	~"li¡.h
"

37 #ifdeà
__ılu¥lus


44 * 
	tCoRoutšeHªdË_t
;

47 (*
üCOROUTINE_CODE
)Ğ
	tCoRoutšeHªdË_t
, 
	tUBa£Ty³_t
 );

49 
	scÜCoRoutšeCÚŒŞBlock


51 
üCOROUTINE_CODE
 
pxCoRoutšeFunùiÚ
;

52 
Li¡I‹m_t
 
xG’”icLi¡I‹m
;

53 
Li¡I‹m_t
 
xEv’tLi¡I‹m
;

54 
UBa£Ty³_t
 
uxPriÜ™y
;

55 
UBa£Ty³_t
 
uxIndex
;

56 
ušt16_t
 
uxS‹
;

57 } 
	tCRCB_t
;

131 
Ba£Ty³_t
 
xCoRoutšeC»©e
Ğ
üCOROUTINE_CODE
 
pxCoRoutšeCode
, 
UBa£Ty³_t
 
uxPriÜ™y
, UBa£Ty³_ˆ
uxIndex
 );

173 
vCoRoutšeScheduË
( );

204 
	#üSTART
Ğ
pxCRCB
 )  ( ( 
CRCB_t
 * )ĞpxCRCB ) )->
uxS‹
 ) { 0:

	)

235 
	#üEND
(è}

	)

241 
	#üSET_STATE0
Ğ
xHªdË
 ) ( ( 
CRCB_t
 * )ĞxHªdË ) )->
uxS‹
 = (
__LINE__
 * 2); ; (__LINE__ * 2):

	)

242 
	#üSET_STATE1
Ğ
xHªdË
 ) ( ( 
CRCB_t
 * )ĞxHªdË ) )->
uxS‹
 = ((
__LINE__
 * 2)+1); ; ((__LINE__ * 2)+1):

	)

290 
	#üDELAY
Ğ
xHªdË
, 
xTicksToD–ay
 ) \

291 ifĞĞ
xTicksToD–ay
 ) > 0 ) \

293 
	`vCoRoutšeAddToD–ayedLi¡
ĞĞ
xTicksToD–ay
 ), 
NULL
 ); \

295 
	`üSET_STATE0
ĞĞ
xHªdË
 ) );

	)

380 
	#üQUEUE_SEND
Ğ
xHªdË
, 
pxQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
, 
pxResuÉ
 ) \

382 *Ğ
pxResuÉ
 ) = 
	`xQueueCRS’d
ĞĞ
pxQueue
è, ( 
pvI‹mToQueue
è, ( 
xTicksToWa™
 ) ); \

383 ifĞ*Ğ
pxResuÉ
 ) =ğ
”rQUEUE_BLOCKED
 ) \

385 
	`üSET_STATE0
ĞĞ
xHªdË
 ) ); \

386 *
pxResuÉ
 = 
	`xQueueCRS’d
ĞĞ
pxQueue
 ), ( 
pvI‹mToQueue
 ), 0 ); \

388 ifĞ*
pxResuÉ
 =ğ
”rQUEUE_YIELD
 ) \

390 
	`üSET_STATE1
ĞĞ
xHªdË
 ) ); \

391 *
pxResuÉ
 = 
pdPASS
; \

393 }

	)

472 
	#üQUEUE_RECEIVE
Ğ
xHªdË
, 
pxQueue
, 
pvBufãr
, 
xTicksToWa™
, 
pxResuÉ
 ) \

474 *Ğ
pxResuÉ
 ) = 
	`xQueueCRReûive
ĞĞ
pxQueue
è, ( 
pvBufãr
 ), ( 
xTicksToWa™
 ) ); \

475 ifĞ*Ğ
pxResuÉ
 ) =ğ
”rQUEUE_BLOCKED
 ) \

477 
	`üSET_STATE0
ĞĞ
xHªdË
 ) ); \

478 *Ğ
pxResuÉ
 ) = 
	`xQueueCRReûive
ĞĞ
pxQueue
è, ( 
pvBufãr
 ), 0 ); \

480 ifĞ*Ğ
pxResuÉ
 ) =ğ
”rQUEUE_YIELD
 ) \

482 
	`üSET_STATE1
ĞĞ
xHªdË
 ) ); \

483 *Ğ
pxResuÉ
 ) = 
pdPASS
; \

485 }

	)

581 
	#üQUEUE_SEND_FROM_ISR
Ğ
pxQueue
, 
pvI‹mToQueue
, 
xCoRoutšeP»viou¦yWok’
 ) 
	`xQueueCRS’dFromISR
ĞĞpxQueu), (…vI‹mToQueu), ( xCoRoutšeP»viou¦yWok’ ) )

	)

694 
	#üQUEUE_RECEIVE_FROM_ISR
Ğ
pxQueue
, 
pvBufãr
, 
pxCoRoutšeWok’
 ) 
	`xQueueCRReûiveFromISR
ĞĞpxQueu), (…vBufã¸), (…xCoRoutšeWok’ ) )

	)

705 
vCoRoutšeAddToD–ayedLi¡
Ğ
TickTy³_t
 
xTicksToD–ay
, 
Li¡_t
 *
pxEv’tLi¡
 );

714 
Ba£Ty³_t
 
xCoRoutšeRemoveFromEv’tLi¡
ĞcÚ¡ 
Li¡_t
 *
pxEv’tLi¡
 );

716 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\deprecated_definitions.h

28 #iâdeà
DEPRECATED_DEFINITIONS_H


29 
	#DEPRECATED_DEFINITIONS_H


	)

41 #ifdeà
OPEN_WATCOM_INDUSTRIAL_PC_PORT


42 
	~"..\..\Sourû\pÜbË\ow©com\16b™dos\pc\pÜtmaüo.h
"

43 Ğ
__š‹¼u±
 
	t__çr
 *
	tpxISR
 )();

46 #ifdeà
OPEN_WATCOM_FLASH_LITE_186_PORT


47 
	~"..\..\Sourû\pÜbË\ow©com\16b™dos\æsh186\pÜtmaüo.h
"

48 Ğ
__š‹¼u±
 
	t__çr
 *
	tpxISR
 )();

51 #ifdeà
GCC_MEGA_AVR


52 
	~"../pÜbË/GCC/ATMega323/pÜtmaüo.h
"

55 #ifdeà
IAR_MEGA_AVR


56 
	~"../pÜbË/IAR/ATMega323/pÜtmaüo.h
"

59 #ifdeà
MPLAB_PIC24_PORT


60 
	~"../../Sourû/pÜbË/MPLAB/PIC24_dsPIC/pÜtmaüo.h
"

63 #ifdeà
MPLAB_DSPIC_PORT


64 
	~"../../Sourû/pÜbË/MPLAB/PIC24_dsPIC/pÜtmaüo.h
"

67 #ifdeà
MPLAB_PIC18F_PORT


68 
	~"../../Sourû/pÜbË/MPLAB/PIC18F/pÜtmaüo.h
"

71 #ifdeà
MPLAB_PIC32MX_PORT


72 
	~"../../Sourû/pÜbË/MPLAB/PIC32MX/pÜtmaüo.h
"

75 #ifdeà
_FEDPICC


76 
	~"libF»eRTOS/Inşude/pÜtmaüo.h
"

79 #ifdeà
SDCC_CYGNAL


80 
	~"../../Sourû/pÜbË/SDCC/CygÇl/pÜtmaüo.h
"

83 #ifdeà
GCC_ARM7


84 
	~"../../Sourû/pÜbË/GCC/ARM7_LPC2000/pÜtmaüo.h
"

87 #ifdeà
GCC_ARM7_ECLIPSE


88 
	~"pÜtmaüo.h
"

91 #ifdeà
ROWLEY_LPC23xx


92 
	~"../../Sourû/pÜbË/GCC/ARM7_LPC23xx/pÜtmaüo.h
"

95 #ifdeà
IAR_MSP430


96 
	~"..\..\Sourû\pÜbË\IAR\MSP430\pÜtmaüo.h
"

99 #ifdeà
GCC_MSP430


100 
	~"../../Sourû/pÜbË/GCC/MSP430F449/pÜtmaüo.h
"

103 #ifdeà
ROWLEY_MSP430


104 
	~"../../Sourû/pÜbË/RowËy/MSP430F449/pÜtmaüo.h
"

107 #ifdeà
ARM7_LPC21xx_KEIL_RVDS


108 
	~"..\..\Sourû\pÜbË\RVDS\ARM7_LPC21xx\pÜtmaüo.h
"

111 #ifdeà
SAM7_GCC


112 
	~"../../Sourû/pÜbË/GCC/ARM7_AT91SAM7S/pÜtmaüo.h
"

115 #ifdeà
SAM7_IAR


116 
	~"..\..\Sourû\pÜbË\IAR\Atm–SAM7S64\pÜtmaüo.h
"

119 #ifdeà
SAM9XE_IAR


120 
	~"..\..\Sourû\pÜbË\IAR\Atm–SAM9XE\pÜtmaüo.h
"

123 #ifdeà
LPC2000_IAR


124 
	~"..\..\Sourû\pÜbË\IAR\LPC2000\pÜtmaüo.h
"

127 #ifdeà
STR71X_IAR


128 
	~"..\..\Sourû\pÜbË\IAR\STR71x\pÜtmaüo.h
"

131 #ifdeà
STR75X_IAR


132 
	~"..\..\Sourû\pÜbË\IAR\STR75x\pÜtmaüo.h
"

135 #ifdeà
STR75X_GCC


136 
	~"..\..\Sourû\pÜbË\GCC\STR75x\pÜtmaüo.h
"

139 #ifdeà
STR91X_IAR


140 
	~"..\..\Sourû\pÜbË\IAR\STR91x\pÜtmaüo.h
"

143 #ifdeà
GCC_H8S


144 
	~"../../Sourû/pÜbË/GCC/H8S2329/pÜtmaüo.h
"

147 #ifdeà
GCC_AT91FR40008


148 
	~"../../Sourû/pÜbË/GCC/ARM7_AT91FR40008/pÜtmaüo.h
"

151 #ifdeà
RVDS_ARMCM3_LM3S102


152 
	~"../../Sourû/pÜbË/RVDS/ARM_CM3/pÜtmaüo.h
"

155 #ifdeà
GCC_ARMCM3_LM3S102


156 
	~"../../Sourû/pÜbË/GCC/ARM_CM3/pÜtmaüo.h
"

159 #ifdeà
GCC_ARMCM3


160 
	~"../../Sourû/pÜbË/GCC/ARM_CM3/pÜtmaüo.h
"

163 #ifdeà
IAR_ARM_CM3


164 
	~"../../Sourû/pÜbË/IAR/ARM_CM3/pÜtmaüo.h
"

167 #ifdeà
IAR_ARMCM3_LM


168 
	~"../../Sourû/pÜbË/IAR/ARM_CM3/pÜtmaüo.h
"

171 #ifdeà
HCS12_CODE_WARRIOR


172 
	~"../../Sourû/pÜbË/CodeW¬riÜ/HCS12/pÜtmaüo.h
"

175 #ifdeà
MICROBLAZE_GCC


176 
	~"../../Sourû/pÜbË/GCC/MiüoBÏze/pÜtmaüo.h
"

179 #ifdeà
TERN_EE


180 
	~"..\..\Sourû\pÜbË\P¬adigm\T”n_EE\sm®l\pÜtmaüo.h
"

183 #ifdeà
GCC_HCS12


184 
	~"../../Sourû/pÜbË/GCC/HCS12/pÜtmaüo.h
"

187 #ifdeà
GCC_MCF5235


188 
	~"../../Sourû/pÜbË/GCC/MCF5235/pÜtmaüo.h
"

191 #ifdeà
COLDFIRE_V2_GCC


192 
	~"../../../Sourû/pÜbË/GCC/CŞdFœe_V2/pÜtmaüo.h
"

195 #ifdeà
COLDFIRE_V2_CODEWARRIOR


196 
	~"../../Sourû/pÜbË/CodeW¬riÜ/CŞdFœe_V2/pÜtmaüo.h
"

199 #ifdeà
GCC_PPC405


200 
	~"../../Sourû/pÜbË/GCC/PPC405_Xšx/pÜtmaüo.h
"

203 #ifdeà
GCC_PPC440


204 
	~"../../Sourû/pÜbË/GCC/PPC440_Xšx/pÜtmaüo.h
"

207 #ifdeà
_16FX_SOFTUNE


208 
	~"..\..\Sourû\pÜbË\SoáuÃ\MB96340\pÜtmaüo.h
"

211 #ifdeà
BCC_INDUSTRIAL_PC_PORT


214 
	~"äcÚfig.h
"

215 
	~"..\pÜbË\BCC\16B™DOS\PC\´tmaüo.h
"

216 Ğ
__š‹¼u±
 
	t__çr
 *
	tpxISR
 )();

219 #ifdeà
BCC_FLASH_LITE_186_PORT


222 
	~"äcÚfig.h
"

223 
	~"..\pÜbË\BCC\16B™DOS\æsh186\´tmaüo.h
"

224 Ğ
__š‹¼u±
 
	t__çr
 *
	tpxISR
 )();

227 #ifdeà
__GNUC__


228 #ifdeà
__AVR32_AVR32A__


229 
	~"pÜtmaüo.h
"

233 #ifdeà
__ICCAVR32__


234 #ifdeà
__CORE__


235 #ià
__CORE__
 =ğ
__AVR32A__


236 
	~"pÜtmaüo.h
"

241 #ifdeà
__91467D


242 
	~"pÜtmaüo.h
"

245 #ifdeà
__96340


246 
	~"pÜtmaüo.h
"

250 #ifdeà
__IAR_V850ES_Fx3__


251 
	~"../../Sourû/pÜbË/IAR/V850ES/pÜtmaüo.h
"

254 #ifdeà
__IAR_V850ES_Jx3__


255 
	~"../../Sourû/pÜbË/IAR/V850ES/pÜtmaüo.h
"

258 #ifdeà
__IAR_V850ES_Jx3_L__


259 
	~"../../Sourû/pÜbË/IAR/V850ES/pÜtmaüo.h
"

262 #ifdeà
__IAR_V850ES_Jx2__


263 
	~"../../Sourû/pÜbË/IAR/V850ES/pÜtmaüo.h
"

266 #ifdeà
__IAR_V850ES_Hx2__


267 
	~"../../Sourû/pÜbË/IAR/V850ES/pÜtmaüo.h
"

270 #ifdeà
__IAR_78K0R_Kx3__


271 
	~"../../Sourû/pÜbË/IAR/78K0R/pÜtmaüo.h
"

274 #ifdeà
__IAR_78K0R_Kx3L__


275 
	~"../../Sourû/pÜbË/IAR/78K0R/pÜtmaüo.h
"

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\event_groups.h

28 #iâdeà
EVENT_GROUPS_H


29 
	#EVENT_GROUPS_H


	)

31 #iâdeà
INC_FREERTOS_H


32 #”rÜ "šşudF»eRTOS.h" 
mu¡
 
­³¬
 
š
 
sourû
 
fes
 
befÜe
 "includeƒvent_groups.h"

36 
	~"tim”s.h
"

38 #ifdeà
__ılu¥lus


81 * 
	tEv’tGroupHªdË_t
;

91 
TickTy³_t
 
	tEv’tB™s_t
;

145 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

146 
Ev’tGroupHªdË_t
 
xEv’tGroupC»©e
Ğè
PRIVILEGED_FUNCTION
;

198 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

199 
Ev’tGroupHªdË_t
 
xEv’tGroupC»©eStic
Ğ
SticEv’tGroup_t
 *
pxEv’tGroupBufãr
 ) 
PRIVILEGED_FUNCTION
;

294 
Ev’tB™s_t
 
xEv’tGroupWa™B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, cÚ¡ 
Ba£Ty³_t
 
xCË¬OnEx™
, cÚ¡ Ba£Ty³_ˆ
xWa™FÜAÎB™s
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

351 
Ev’tB™s_t
 
xEv’tGroupCË¬B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToCË¬
 ) 
PRIVILEGED_FUNCTION
;

406 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

407 
Ba£Ty³_t
 
xEv’tGroupCË¬B™sFromISR
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToS‘
 ) 
PRIVILEGED_FUNCTION
;

409 
	#xEv’tGroupCË¬B™sFromISR
Ğ
xEv’tGroup
, 
uxB™sToCË¬
 ) 
	`xTim”P’dFunùiÚC®lFromISR
Ğ
vEv’tGroupCË¬B™sC®lback
, ( * ) xEv’tGroup, ( 
ušt32_t
 ) uxB™sToCË¬, 
NULL
 )

	)

484 
Ev’tB™s_t
 
xEv’tGroupS‘B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToS‘
 ) 
PRIVILEGED_FUNCTION
;

558 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

559 
Ba£Ty³_t
 
xEv’tGroupS‘B™sFromISR
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToS‘
, Ba£Ty³_ˆ*
pxHigh”PriÜ™yTaskWok’
 ) 
PRIVILEGED_FUNCTION
;

561 
	#xEv’tGroupS‘B™sFromISR
Ğ
xEv’tGroup
, 
uxB™sToS‘
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTim”P’dFunùiÚC®lFromISR
Ğ
vEv’tGroupS‘B™sC®lback
, ( * ) xEv’tGroup, ( 
ušt32_t
 ) uxB™sToS‘,…xHigh”PriÜ™yTaskWok’ )

	)

688 
Ev’tB™s_t
 
xEv’tGroupSync
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToS‘
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

707 
	#xEv’tGroupG‘B™s
Ğ
xEv’tGroup
 ) 
	`xEv’tGroupCË¬B™s
ĞxEv’tGroup, 0 )

	)

724 
Ev’tB™s_t
 
xEv’tGroupG‘B™sFromISR
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
 ) 
PRIVILEGED_FUNCTION
;

738 
vEv’tGroupD–‘e
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
 ) 
PRIVILEGED_FUNCTION
;

741 
vEv’tGroupS‘B™sC®lback
Ğ*
pvEv’tGroup
, cÚ¡ 
ušt32_t
 
ulB™sToS‘
 ) 
PRIVILEGED_FUNCTION
;

742 
vEv’tGroupCË¬B™sC®lback
Ğ*
pvEv’tGroup
, cÚ¡ 
ušt32_t
 
ulB™sToCË¬
 ) 
PRIVILEGED_FUNCTION
;

745 #ià(
cÚfigUSE_TRACE_FACILITY
 == 1)

746 
UBa£Ty³_t
 
uxEv’tGroupG‘Numb”
Ğ* 
xEv’tGroup
 ) 
PRIVILEGED_FUNCTION
;

747 
vEv’tGroupS‘Numb”
Ğ* 
xEv’tGroup
, 
UBa£Ty³_t
 
uxEv’tGroupNumb”
 ) 
PRIVILEGED_FUNCTION
;

750 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\list.h

56 #iâdeà
INC_FREERTOS_H


57 #”rÜ 
F»eRTOS
.
h
 
mu¡
 
be
 
šşuded
 
befÜe
 
li¡
.h

60 #iâdeà
LIST_H


61 
	#LIST_H


	)

91 #iâdeà
cÚfigLIST_VOLATILE


92 
	#cÚfigLIST_VOLATILE


	)

95 #ifdeà
__ılu¥lus


104 #ifĞ
cÚfigUSE_LIST_DATA_INTEGRITY_CHECK_BYTES
 == 0 )

106 
	#li¡FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE


	)

107 
	#li¡SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE


	)

108 
	#li¡FIRST_LIST_INTEGRITY_CHECK_VALUE


	)

109 
	#li¡SECOND_LIST_INTEGRITY_CHECK_VALUE


	)

110 
	#li¡SET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE
Ğ
pxI‹m
 )

	)

111 
	#li¡SET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE
Ğ
pxI‹m
 )

	)

112 
	#li¡SET_LIST_INTEGRITY_CHECK_1_VALUE
Ğ
pxLi¡
 )

	)

113 
	#li¡SET_LIST_INTEGRITY_CHECK_2_VALUE
Ğ
pxLi¡
 )

	)

114 
	#li¡TEST_LIST_ITEM_INTEGRITY
Ğ
pxI‹m
 )

	)

115 
	#li¡TEST_LIST_INTEGRITY
Ğ
pxLi¡
 )

	)

118 
	#li¡FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE
 
TickTy³_t
 
xLi¡I‹mIÁegr™yV®ue1
;

	)

119 
	#li¡SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE
 
TickTy³_t
 
xLi¡I‹mIÁegr™yV®ue2
;

	)

120 
	#li¡FIRST_LIST_INTEGRITY_CHECK_VALUE
 
TickTy³_t
 
xLi¡IÁegr™yV®ue1
;

	)

121 
	#li¡SECOND_LIST_INTEGRITY_CHECK_VALUE
 
TickTy³_t
 
xLi¡IÁegr™yV®ue2
;

	)

124 
	#li¡SET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE
Ğ
pxI‹m
 ) (…xI‹m )->
xLi¡I‹mIÁegr™yV®ue1
 = 
pdINTEGRITY_CHECK_VALUE


	)

125 
	#li¡SET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE
Ğ
pxI‹m
 ) (…xI‹m )->
xLi¡I‹mIÁegr™yV®ue2
 = 
pdINTEGRITY_CHECK_VALUE


	)

126 
	#li¡SET_LIST_INTEGRITY_CHECK_1_VALUE
Ğ
pxLi¡
 ) (…xLi¡ )->
xLi¡IÁegr™yV®ue1
 = 
pdINTEGRITY_CHECK_VALUE


	)

127 
	#li¡SET_LIST_INTEGRITY_CHECK_2_VALUE
Ğ
pxLi¡
 ) (…xLi¡ )->
xLi¡IÁegr™yV®ue2
 = 
pdINTEGRITY_CHECK_VALUE


	)

131 
	#li¡TEST_LIST_ITEM_INTEGRITY
Ğ
pxI‹m
 ) 
	`cÚfigASSERT
ĞĞĞpxI‹m )->
xLi¡I‹mIÁegr™yV®ue1
 =ğ
pdINTEGRITY_CHECK_VALUE
 ) && ( (…xI‹m )->
xLi¡I‹mIÁegr™yV®ue2
 =ğpdINTEGRITY_CHECK_VALUE ) )

	)

132 
	#li¡TEST_LIST_INTEGRITY
Ğ
pxLi¡
 ) 
	`cÚfigASSERT
ĞĞĞpxLi¡ )->
xLi¡IÁegr™yV®ue1
 =ğ
pdINTEGRITY_CHECK_VALUE
 ) && ( (…xLi¡ )->
xLi¡IÁegr™yV®ue2
 =ğpdINTEGRITY_CHECK_VALUE ) )

	)

139 
	sxLIST_ITEM


141 
li¡FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE


142 
cÚfigLIST_VOLATILE
 
TickTy³_t
 
	gxI‹mV®ue
;

143 
xLIST_ITEM
 * 
cÚfigLIST_VOLATILE
 
	gpxNext
;

144 
xLIST_ITEM
 * 
cÚfigLIST_VOLATILE
 
	gpxP»vious
;

145 * 
	gpvOwÃr
;

146 * 
cÚfigLIST_VOLATILE
 
	gpvCÚš”
;

147 
	gli¡SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE


149 
xLIST_ITEM
 
	tLi¡I‹m_t
;

151 
	sxMINI_LIST_ITEM


153 
li¡FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE


154 
cÚfigLIST_VOLATILE
 
TickTy³_t
 
	gxI‹mV®ue
;

155 
xLIST_ITEM
 * 
cÚfigLIST_VOLATILE
 
	gpxNext
;

156 
xLIST_ITEM
 * 
cÚfigLIST_VOLATILE
 
	gpxP»vious
;

158 
xMINI_LIST_ITEM
 
	tMšiLi¡I‹m_t
;

163 
	sxLIST


165 
li¡FIRST_LIST_INTEGRITY_CHECK_VALUE


166 vŞ©
UBa£Ty³_t
 
	guxNumb”OfI‹ms
;

167 
Li¡I‹m_t
 * 
cÚfigLIST_VOLATILE
 
	gpxIndex
;

168 
MšiLi¡I‹m_t
 
	gxLi¡End
;

169 
	gli¡SECOND_LIST_INTEGRITY_CHECK_VALUE


170 } 
	tLi¡_t
;

179 
	#li¡SET_LIST_ITEM_OWNER
Ğ
pxLi¡I‹m
, 
pxOwÃr
 ) ( (…xLi¡I‹m )->
pvOwÃr
 = ( * ) (…xOwÃ¸è)

	)

188 
	#li¡GET_LIST_ITEM_OWNER
Ğ
pxLi¡I‹m
 ) ( (…xLi¡I‹m )->
pvOwÃr
 )

	)

197 
	#li¡SET_LIST_ITEM_VALUE
Ğ
pxLi¡I‹m
, 
xV®ue
 ) ( (…xLi¡I‹m )->
xI‹mV®ue
 = ( xV®uè)

	)

207 
	#li¡GET_LIST_ITEM_VALUE
Ğ
pxLi¡I‹m
 ) ( (…xLi¡I‹m )->
xI‹mV®ue
 )

	)

216 
	#li¡GET_ITEM_VALUE_OF_HEAD_ENTRY
Ğ
pxLi¡
 ) ( ( (…xLi¡ )->
xLi¡End
 ).
pxNext
->
xI‹mV®ue
 )

	)

224 
	#li¡GET_HEAD_ENTRY
Ğ
pxLi¡
 ) ( ( (…xLi¡ )->
xLi¡End
 ).
pxNext
 )

	)

232 
	#li¡GET_NEXT
Ğ
pxLi¡I‹m
 ) ( (…xLi¡I‹m )->
pxNext
 )

	)

240 
	#li¡GET_END_MARKER
Ğ
pxLi¡
 ) ( ( 
Li¡I‹m_t
 cÚ¡ * ) ( &ĞĞpxLi¡ )->
xLi¡End
 ) ) )

	)

249 
	#li¡LIST_IS_EMPTY
Ğ
pxLi¡
 ) ( ( 
Ba£Ty³_t
 ) ( (…xLi¡ )->
uxNumb”OfI‹ms
 =ğĞ
UBa£Ty³_t
 ) 0 ) )

	)

254 
	#li¡CURRENT_LIST_LENGTH
Ğ
pxLi¡
 ) ( (…xLi¡ )->
uxNumb”OfI‹ms
 )

	)

276 
	#li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxTCB
, 
pxLi¡
 ) \

278 
Li¡_t
 * cÚ¡ 
pxCÚ¡Li¡
 = ( 
pxLi¡
 ); \

281 Ğ
pxCÚ¡Li¡
 )->
pxIndex
 = (…xCÚ¡Li¡ )->pxIndex->
pxNext
; \

282 ifĞĞ* ) ( 
pxCÚ¡Li¡
 )->
pxIndex
 =ğĞ* ) &ĞĞpxCÚ¡Li¡ )->
xLi¡End
 ) ) \

284 Ğ
pxCÚ¡Li¡
 )->
pxIndex
 = (…xCÚ¡Li¡ )->pxIndex->
pxNext
; \

286 Ğ
pxTCB
 ) = ( 
pxCÚ¡Li¡
 )->
pxIndex
->
pvOwÃr
; \

287 }

	)

306 
	#li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxLi¡
 ) ( (&ĞĞpxLi¡ )->
xLi¡End
 ))->
pxNext
->
pvOwÃr
 )

	)

317 
	#li¡IS_CONTAINED_WITHIN
Ğ
pxLi¡
, 
pxLi¡I‹m
 ) ( ( 
Ba£Ty³_t
 ) ( (…xLi¡I‹m )->
pvCÚš”
 =ğĞ* ) (…xLi¡ ) ) )

	)

325 
	#li¡LIST_ITEM_CONTAINER
Ğ
pxLi¡I‹m
 ) ( (…xLi¡I‹m )->
pvCÚš”
 )

	)

332 
	#li¡LIST_IS_INITIALISED
Ğ
pxLi¡
 ) ( (…xLi¡ )->
xLi¡End
.
xI‹mV®ue
 =ğ
pÜtMAX_DELAY
 )

	)

344 
vLi¡In™Ÿli£
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
 ) 
	gPRIVILEGED_FUNCTION
;

355 
vLi¡In™Ÿli£I‹m
Ğ
Li¡I‹m_t
 * cÚ¡ 
pxI‹m
 ) 
	gPRIVILEGED_FUNCTION
;

368 
vLi¡In£¹
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
, 
Li¡I‹m_t
 * cÚ¡ 
pxNewLi¡I‹m
 ) 
	gPRIVILEGED_FUNCTION
;

389 
vLi¡In£¹End
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
, 
Li¡I‹m_t
 * cÚ¡ 
pxNewLi¡I‹m
 ) 
	gPRIVILEGED_FUNCTION
;

404 
UBa£Ty³_t
 
uxLi¡Remove
Ğ
Li¡I‹m_t
 * cÚ¡ 
pxI‹mToRemove
 ) 
	gPRIVILEGED_FUNCTION
;

406 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\message_buffer.h

62 #iâdeà
FREERTOS_MESSAGE_BUFFER_H


63 
	#FREERTOS_MESSAGE_BUFFER_H


	)

66 
	~"¡»am_bufãr.h
"

68 #ià
defšed
Ğ
__ılu¥lus
 )

78 * 
	tMes§geBufãrHªdË_t
;

138 
	#xMes§geBufãrC»©e
Ğ
xBufãrSizeBy‹s
 ) ( 
Mes§geBufãrHªdË_t
 ) 
	`xSŒ—mBufãrG’”icC»©e
ĞxBufãrSizeBy‹s, ( 
size_t
 ) 0, 
pdTRUE
 )

	)

204 
	#xMes§geBufãrC»©eStic
Ğ
xBufãrSizeBy‹s
, 
pucMes§geBufãrStÜageA»a
, 
pxSticMes§geBufãr
 ) ( 
Mes§geBufãrHªdË_t
 ) 
	`xSŒ—mBufãrG’”icC»©eStic
ĞxBufãrSizeBy‹s, 0, 
pdTRUE
,…ucMes§geBufãrStÜageA»a,…xSticMes§geBufã¸)

	)

303 
	#xMes§geBufãrS’d
Ğ
xMes§geBufãr
, 
pvTxD©a
, 
xD©aL’gthBy‹s
, 
xTicksToWa™
 ) 
	`xSŒ—mBufãrS’d
ĞĞ
SŒ—mBufãrHªdË_t
 ) xMes§geBufãr,…vTxD©a, xD©aL’gthBy‹s, xTicksToWa™ )

	)

407 
	#xMes§geBufãrS’dFromISR
Ğ
xMes§geBufãr
, 
pvTxD©a
, 
xD©aL’gthBy‹s
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xSŒ—mBufãrS’dFromISR
ĞĞ
SŒ—mBufãrHªdË_t
 ) xMes§geBufãr,…vTxD©a, xD©aL’gthBy‹s,…xHigh”PriÜ™yTaskWok’ )

	)

495 
	#xMes§geBufãrReûive
Ğ
xMes§geBufãr
, 
pvRxD©a
, 
xBufãrL’gthBy‹s
, 
xTicksToWa™
 ) 
	`xSŒ—mBufãrReûive
ĞĞ
SŒ—mBufãrHªdË_t
 ) xMes§geBufãr,…vRxD©a, xBufãrL’gthBy‹s, xTicksToWa™ )

	)

596 
	#xMes§geBufãrReûiveFromISR
Ğ
xMes§geBufãr
, 
pvRxD©a
, 
xBufãrL’gthBy‹s
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xSŒ—mBufãrReûiveFromISR
ĞĞ
SŒ—mBufãrHªdË_t
 ) xMes§geBufãr,…vRxD©a, xBufãrL’gthBy‹s,…xHigh”PriÜ™yTaskWok’ )

	)

616 
	#vMes§geBufãrD–‘e
Ğ
xMes§geBufãr
 ) 
	`vSŒ—mBufãrD–‘e
ĞĞ
SŒ—mBufãrHªdË_t
 ) xMes§geBufã¸)

	)

633 
	#xMes§geBufãrIsFuÎ
Ğ
xMes§geBufãr
 ) 
	`xSŒ—mBufãrIsFuÎ
ĞĞ
SŒ—mBufãrHªdË_t
 ) xMes§geBufã¸)

	)

649 
	#xMes§geBufãrIsEm±y
Ğ
xMes§geBufãr
 ) 
	`xSŒ—mBufãrIsEm±y
ĞĞ
SŒ—mBufãrHªdË_t
 ) xMes§geBufã¸)

	)

672 
	#xMes§geBufãrRe£t
Ğ
xMes§geBufãr
 ) 
	`xSŒ—mBufãrRe£t
ĞĞ
SŒ—mBufãrHªdË_t
 ) xMes§geBufã¸)

	)

694 
	#xMes§geBufãrS·ûAvaabË
Ğ
xMes§geBufãr
 ) 
	`xSŒ—mBufãrS·ûsAvaabË
ĞĞ
SŒ—mBufãrHªdË_t
 ) xMes§geBufã¸)

	)

733 
	#xMes§geBufãrS’dCom¶‘edFromISR
Ğ
xMes§geBufãr
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xSŒ—mBufãrS’dCom¶‘edFromISR
ĞĞ
SŒ—mBufãrHªdË_t
 ) xMes§geBufãr,…xHigh”PriÜ™yTaskWok’ )

	)

773 
	#xMes§geBufãrReûiveCom¶‘edFromISR
Ğ
xMes§geBufãr
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xSŒ—mBufãrReûiveCom¶‘edFromISR
ĞĞ
SŒ—mBufãrHªdË_t
 ) xMes§geBufãr,…xHigh”PriÜ™yTaskWok’ )

	)

775 #ià
defšed
Ğ
__ılu¥lus
 )

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\mpu_prototypes.h

37 #iâdeà
MPU_PROTOTYPES_H


38 
	#MPU_PROTOTYPES_H


	)

41 
Ba£Ty³_t
 
MPU_xTaskC»©e
Ğ
TaskFunùiÚ_t
 
pxTaskCode
, cÚ¡ * cÚ¡ 
pcName
, cÚ¡ 
ušt16_t
 
usSckD•th
, * cÚ¡ 
pvP¬am‘”s
, 
UBa£Ty³_t
 
uxPriÜ™y
, 
TaskHªdË_t
 * cÚ¡ 
pxC»©edTask
 );

42 
TaskHªdË_t
 
MPU_xTaskC»©eStic
Ğ
TaskFunùiÚ_t
 
pxTaskCode
, cÚ¡ * cÚ¡ 
pcName
, cÚ¡ 
ušt32_t
 
ulSckD•th
, * cÚ¡ 
pvP¬am‘”s
, 
UBa£Ty³_t
 
uxPriÜ™y
, 
SckTy³_t
 * cÚ¡ 
puxSckBufãr
, 
SticTask_t
 * cÚ¡ 
pxTaskBufãr
 );

43 
Ba£Ty³_t
 
MPU_xTaskC»©eRe¡riùed
ĞcÚ¡ 
TaskP¬am‘”s_t
 * cÚ¡ 
pxTaskDefš™iÚ
, 
TaskHªdË_t
 *
pxC»©edTask
 );

44 
Ba£Ty³_t
 
MPU_xTaskC»©eRe¡riùedStic
ĞcÚ¡ 
TaskP¬am‘”s_t
 * cÚ¡ 
pxTaskDefš™iÚ
, 
TaskHªdË_t
 *
pxC»©edTask
 );

45 
MPU_vTaskAÎoÿ‹MPURegiÚs
Ğ
TaskHªdË_t
 
xTask
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
pxRegiÚs
 );

46 
MPU_vTaskD–‘e
Ğ
TaskHªdË_t
 
xTaskToD–‘e
 );

47 
MPU_vTaskD–ay
ĞcÚ¡ 
TickTy³_t
 
xTicksToD–ay
 );

48 
MPU_vTaskD–ayUÁ
Ğ
TickTy³_t
 * cÚ¡ 
pxP»viousWakeTime
, cÚ¡ TickTy³_ˆ
xTimeInüem’t
 );

49 
Ba£Ty³_t
 
MPU_xTaskAbÜtD–ay
Ğ
TaskHªdË_t
 
xTask
 );

50 
UBa£Ty³_t
 
MPU_uxTaskPriÜ™yG‘
Ğ
TaskHªdË_t
 
xTask
 );

51 
eTaskS‹
 
MPU_eTaskG‘S‹
Ğ
TaskHªdË_t
 
xTask
 );

52 
MPU_vTaskG‘Info
Ğ
TaskHªdË_t
 
xTask
, 
TaskStus_t
 *
pxTaskStus
, 
Ba£Ty³_t
 
xG‘F»eSckS·û
, 
eTaskS‹
 
eS‹
 );

53 
MPU_vTaskPriÜ™yS‘
Ğ
TaskHªdË_t
 
xTask
, 
UBa£Ty³_t
 
uxNewPriÜ™y
 );

54 
MPU_vTaskSu¥’d
Ğ
TaskHªdË_t
 
xTaskToSu¥’d
 );

55 
MPU_vTaskResume
Ğ
TaskHªdË_t
 
xTaskToResume
 );

56 
MPU_vTaskS¹ScheduËr
( );

57 
MPU_vTaskSu¥’dAÎ
( );

58 
Ba£Ty³_t
 
MPU_xTaskResumeAÎ
( );

59 
TickTy³_t
 
MPU_xTaskG‘TickCouÁ
( );

60 
UBa£Ty³_t
 
MPU_uxTaskG‘Numb”OfTasks
( );

61 * 
MPU_pcTaskG‘Name
Ğ
TaskHªdË_t
 
xTaskToQu”y
 );

62 
TaskHªdË_t
 
MPU_xTaskG‘HªdË
ĞcÚ¡ *
pcNameToQu”y
 );

63 
UBa£Ty³_t
 
MPU_uxTaskG‘SckHighW©”M¬k
Ğ
TaskHªdË_t
 
xTask
 );

64 
MPU_vTaskS‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
, 
TaskHookFunùiÚ_t
 
pxHookFunùiÚ
 );

65 
TaskHookFunùiÚ_t
 
MPU_xTaskG‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
 );

66 
MPU_vTaskS‘Th»adLoÿlStÜagePoš‹r
Ğ
TaskHªdË_t
 
xTaskToS‘
, 
Ba£Ty³_t
 
xIndex
, *
pvV®ue
 );

67 * 
MPU_pvTaskG‘Th»adLoÿlStÜagePoš‹r
Ğ
TaskHªdË_t
 
xTaskToQu”y
, 
Ba£Ty³_t
 
xIndex
 );

68 
Ba£Ty³_t
 
MPU_xTaskC®lAµliÿtiÚTaskHook
Ğ
TaskHªdË_t
 
xTask
, *
pvP¬am‘”
 );

69 
TaskHªdË_t
 
MPU_xTaskG‘IdËTaskHªdË
( );

70 
UBa£Ty³_t
 
MPU_uxTaskG‘Sy¡emS‹
Ğ
TaskStus_t
 * cÚ¡ 
pxTaskStusA¼ay
, cÚ¡ UBa£Ty³_ˆ
uxA¼aySize
, 
ušt32_t
 * cÚ¡ 
pulTÙ®RunTime
 );

71 
MPU_vTaskLi¡
Ğ* 
pcWr™eBufãr
 );

72 
MPU_vTaskG‘RunTimeSts
Ğ*
pcWr™eBufãr
 );

73 
Ba£Ty³_t
 
MPU_xTaskG’”icNÙify
Ğ
TaskHªdË_t
 
xTaskToNÙify
, 
ušt32_t
 
ulV®ue
, 
eNÙifyAùiÚ
 
eAùiÚ
, ušt32_ˆ*
pulP»viousNÙifiÿtiÚV®ue
 );

74 
Ba£Ty³_t
 
MPU_xTaskNÙifyWa™
Ğ
ušt32_t
 
ulB™sToCË¬OnEÁry
, ušt32_ˆ
ulB™sToCË¬OnEx™
, ušt32_ˆ*
pulNÙifiÿtiÚV®ue
, 
TickTy³_t
 
xTicksToWa™
 );

75 
ušt32_t
 
MPU_ulTaskNÙifyTake
Ğ
Ba£Ty³_t
 
xCË¬CouÁOnEx™
, 
TickTy³_t
 
xTicksToWa™
 );

76 
Ba£Ty³_t
 
MPU_xTaskNÙifyS‹CË¬
Ğ
TaskHªdË_t
 
xTask
 );

77 
Ba£Ty³_t
 
MPU_xTaskInüem’tTick
( );

78 
TaskHªdË_t
 
MPU_xTaskG‘Cu¼’tTaskHªdË
( );

79 
MPU_vTaskS‘TimeOutS‹
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
 );

80 
Ba£Ty³_t
 
MPU_xTaskCheckFÜTimeOut
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
, 
TickTy³_t
 * cÚ¡ 
pxTicksToWa™
 );

81 
MPU_vTaskMis£dY›ld
( );

82 
Ba£Ty³_t
 
MPU_xTaskG‘ScheduËrS‹
( );

85 
Ba£Ty³_t
 
MPU_xQueueG’”icS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
, cÚ¡ Ba£Ty³_ˆ
xCİyPos™iÚ
 );

86 
Ba£Ty³_t
 
MPU_xQueueReûive
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
 );

87 
Ba£Ty³_t
 
MPU_xQueueP“k
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
 );

88 
Ba£Ty³_t
 
MPU_xQueueSem­hÜeTake
Ğ
QueueHªdË_t
 
xQueue
, 
TickTy³_t
 
xTicksToWa™
 );

89 
UBa£Ty³_t
 
MPU_uxQueueMes§gesWa™šg
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 );

90 
UBa£Ty³_t
 
MPU_uxQueueS·ûsAvaabË
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 );

91 
MPU_vQueueD–‘e
Ğ
QueueHªdË_t
 
xQueue
 );

92 
QueueHªdË_t
 
MPU_xQueueC»©eMu‹x
ĞcÚ¡ 
ušt8_t
 
ucQueueTy³
 );

93 
QueueHªdË_t
 
MPU_xQueueC»©eMu‹xStic
ĞcÚ¡ 
ušt8_t
 
ucQueueTy³
, 
SticQueue_t
 *
pxSticQueue
 );

94 
QueueHªdË_t
 
MPU_xQueueC»©eCouÁšgSem­hÜe
ĞcÚ¡ 
UBa£Ty³_t
 
uxMaxCouÁ
, cÚ¡ UBa£Ty³_ˆ
uxIn™ŸlCouÁ
 );

95 
QueueHªdË_t
 
MPU_xQueueC»©eCouÁšgSem­hÜeStic
ĞcÚ¡ 
UBa£Ty³_t
 
uxMaxCouÁ
, cÚ¡ UBa£Ty³_ˆ
uxIn™ŸlCouÁ
, 
SticQueue_t
 *
pxSticQueue
 );

96 * 
MPU_xQueueG‘Mu‹xHŞd”
Ğ
QueueHªdË_t
 
xSem­hÜe
 );

97 
Ba£Ty³_t
 
MPU_xQueueTakeMu‹xRecursive
Ğ
QueueHªdË_t
 
xMu‹x
, 
TickTy³_t
 
xTicksToWa™
 );

98 
Ba£Ty³_t
 
MPU_xQueueGiveMu‹xRecursive
Ğ
QueueHªdË_t
 
pxMu‹x
 );

99 
MPU_vQueueAddToRegi¡ry
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pcName
 );

100 
MPU_vQueueUÄegi¡”Queue
Ğ
QueueHªdË_t
 
xQueue
 );

101 cÚ¡ * 
MPU_pcQueueG‘Name
Ğ
QueueHªdË_t
 
xQueue
 );

102 
QueueHªdË_t
 
MPU_xQueueG’”icC»©e
ĞcÚ¡ 
UBa£Ty³_t
 
uxQueueL’gth
, cÚ¡ UBa£Ty³_ˆ
uxI‹mSize
, cÚ¡ 
ušt8_t
 
ucQueueTy³
 );

103 
QueueHªdË_t
 
MPU_xQueueG’”icC»©eStic
ĞcÚ¡ 
UBa£Ty³_t
 
uxQueueL’gth
, cÚ¡ UBa£Ty³_ˆ
uxI‹mSize
, 
ušt8_t
 *
pucQueueStÜage
, 
SticQueue_t
 *
pxSticQueue
, cÚ¡ ušt8_ˆ
ucQueueTy³
 );

104 
QueueS‘HªdË_t
 
MPU_xQueueC»©eS‘
ĞcÚ¡ 
UBa£Ty³_t
 
uxEv’tQueueL’gth
 );

105 
Ba£Ty³_t
 
MPU_xQueueAddToS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 );

106 
Ba£Ty³_t
 
MPU_xQueueRemoveFromS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 );

107 
QueueS‘Memb”HªdË_t
 
MPU_xQueueS–eùFromS‘
Ğ
QueueS‘HªdË_t
 
xQueueS‘
, cÚ¡ 
TickTy³_t
 
xTicksToWa™
 );

108 
Ba£Ty³_t
 
MPU_xQueueG’”icRe£t
Ğ
QueueHªdË_t
 
xQueue
, Ba£Ty³_ˆ
xNewQueue
 );

109 
MPU_vQueueS‘QueueNumb”
Ğ
QueueHªdË_t
 
xQueue
, 
UBa£Ty³_t
 
uxQueueNumb”
 );

110 
UBa£Ty³_t
 
MPU_uxQueueG‘QueueNumb”
Ğ
QueueHªdË_t
 
xQueue
 );

111 
ušt8_t
 
MPU_ucQueueG‘QueueTy³
Ğ
QueueHªdË_t
 
xQueue
 );

114 
Tim”HªdË_t
 
MPU_xTim”C»©e
ĞcÚ¡ * cÚ¡ 
pcTim”Name
, cÚ¡ 
TickTy³_t
 
xTim”P”iodInTicks
, cÚ¡ 
UBa£Ty³_t
 
uxAutoR–ßd
, * cÚ¡ 
pvTim”ID
, 
Tim”C®lbackFunùiÚ_t
 
pxC®lbackFunùiÚ
 );

115 
Tim”HªdË_t
 
MPU_xTim”C»©eStic
ĞcÚ¡ * cÚ¡ 
pcTim”Name
, cÚ¡ 
TickTy³_t
 
xTim”P”iodInTicks
, cÚ¡ 
UBa£Ty³_t
 
uxAutoR–ßd
, * cÚ¡ 
pvTim”ID
, 
Tim”C®lbackFunùiÚ_t
 
pxC®lbackFunùiÚ
, 
SticTim”_t
 *
pxTim”Bufãr
 );

116 * 
MPU_pvTim”G‘Tim”ID
ĞcÚ¡ 
Tim”HªdË_t
 
xTim”
 );

117 
MPU_vTim”S‘Tim”ID
Ğ
Tim”HªdË_t
 
xTim”
, *
pvNewID
 );

118 
Ba£Ty³_t
 
MPU_xTim”IsTim”Aùive
Ğ
Tim”HªdË_t
 
xTim”
 );

119 
TaskHªdË_t
 
MPU_xTim”G‘Tim”D«mÚTaskHªdË
( );

120 
Ba£Ty³_t
 
MPU_xTim”P’dFunùiÚC®l
Ğ
P’dedFunùiÚ_t
 
xFunùiÚToP’d
, *
pvP¬am‘”1
, 
ušt32_t
 
ulP¬am‘”2
, 
TickTy³_t
 
xTicksToWa™
 );

121 cÚ¡ * 
MPU_pcTim”G‘Name
Ğ
Tim”HªdË_t
 
xTim”
 );

122 
TickTy³_t
 
MPU_xTim”G‘P”iod
Ğ
Tim”HªdË_t
 
xTim”
 );

123 
TickTy³_t
 
MPU_xTim”G‘ExpœyTime
Ğ
Tim”HªdË_t
 
xTim”
 );

124 
Ba£Ty³_t
 
MPU_xTim”C»©eTim”Task
( );

125 
Ba£Ty³_t
 
MPU_xTim”G’”icCommªd
Ğ
Tim”HªdË_t
 
xTim”
, cÚ¡ Ba£Ty³_ˆ
xCommªdID
, cÚ¡ 
TickTy³_t
 
xO±iÚ®V®ue
, Ba£Ty³_ˆ* cÚ¡ 
pxHigh”PriÜ™yTaskWok’
, cÚ¡ TickTy³_ˆ
xTicksToWa™
 );

128 
Ev’tGroupHªdË_t
 
MPU_xEv’tGroupC»©e
( );

129 
Ev’tGroupHªdË_t
 
MPU_xEv’tGroupC»©eStic
Ğ
SticEv’tGroup_t
 *
pxEv’tGroupBufãr
 );

130 
Ev’tB™s_t
 
MPU_xEv’tGroupWa™B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, cÚ¡ 
Ba£Ty³_t
 
xCË¬OnEx™
, cÚ¡ Ba£Ty³_ˆ
xWa™FÜAÎB™s
, 
TickTy³_t
 
xTicksToWa™
 );

131 
Ev’tB™s_t
 
MPU_xEv’tGroupCË¬B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToCË¬
 );

132 
Ev’tB™s_t
 
MPU_xEv’tGroupS‘B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToS‘
 );

133 
Ev’tB™s_t
 
MPU_xEv’tGroupSync
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToS‘
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, 
TickTy³_t
 
xTicksToWa™
 );

134 
MPU_vEv’tGroupD–‘e
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
 );

135 
UBa£Ty³_t
 
MPU_uxEv’tGroupG‘Numb”
Ğ* 
xEv’tGroup
 );

138 
size_t
 
MPU_xSŒ—mBufãrS’d
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, cÚ¡ *
pvTxD©a
, size_ˆ
xD©aL’gthBy‹s
, 
TickTy³_t
 
xTicksToWa™
 );

139 
size_t
 
MPU_xSŒ—mBufãrS’dFromISR
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, cÚ¡ *
pvTxD©a
, size_ˆ
xD©aL’gthBy‹s
, 
Ba£Ty³_t
 * cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 );

140 
size_t
 
MPU_xSŒ—mBufãrReûive
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, *
pvRxD©a
, size_ˆ
xBufãrL’gthBy‹s
, 
TickTy³_t
 
xTicksToWa™
 );

141 
size_t
 
MPU_xSŒ—mBufãrReûiveFromISR
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, *
pvRxD©a
, size_ˆ
xBufãrL’gthBy‹s
, 
Ba£Ty³_t
 * cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 );

142 
MPU_vSŒ—mBufãrD–‘e
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 );

143 
Ba£Ty³_t
 
MPU_xSŒ—mBufãrIsFuÎ
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 );

144 
Ba£Ty³_t
 
MPU_xSŒ—mBufãrIsEm±y
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 );

145 
Ba£Ty³_t
 
MPU_xSŒ—mBufãrRe£t
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 );

146 
size_t
 
MPU_xSŒ—mBufãrS·ûsAvaabË
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 );

147 
size_t
 
MPU_xSŒ—mBufãrBy‹sAvaabË
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 );

148 
Ba£Ty³_t
 
MPU_xSŒ—mBufãrS‘Trigg”Lev–
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, 
size_t
 
xTrigg”Lev–
 );

149 
SŒ—mBufãrHªdË_t
 
MPU_xSŒ—mBufãrG’”icC»©e
Ğ
size_t
 
xBufãrSizeBy‹s
, size_ˆ
xTrigg”Lev–By‹s
, 
Ba£Ty³_t
 
xIsMes§geBufãr
 );

150 
SŒ—mBufãrHªdË_t
 
MPU_xSŒ—mBufãrG’”icC»©eStic
Ğ
size_t
 
xBufãrSizeBy‹s
, size_ˆ
xTrigg”Lev–By‹s
, 
Ba£Ty³_t
 
xIsMes§geBufãr
, 
ušt8_t
 * cÚ¡ 
pucSŒ—mBufãrStÜageA»a
, 
SticSŒ—mBufãr_t
 * cÚ¡ 
pxSticSŒ—mBufãr
 );

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\mpu_wrappers.h

28 #iâdeà
MPU_WRAPPERS_H


29 
	#MPU_WRAPPERS_H


	)

33 #ifdeà
pÜtUSING_MPU_WRAPPERS


38 #iâdeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


49 
	#xTaskC»©e
 
MPU_xTaskC»©e


	)

50 
	#xTaskC»©eStic
 
MPU_xTaskC»©eStic


	)

51 
	#xTaskC»©eRe¡riùed
 
MPU_xTaskC»©eRe¡riùed


	)

52 
	#vTaskAÎoÿ‹MPURegiÚs
 
MPU_vTaskAÎoÿ‹MPURegiÚs


	)

53 
	#vTaskD–‘e
 
MPU_vTaskD–‘e


	)

54 
	#vTaskD–ay
 
MPU_vTaskD–ay


	)

55 
	#vTaskD–ayUÁ
 
MPU_vTaskD–ayUÁ


	)

56 
	#xTaskAbÜtD–ay
 
MPU_xTaskAbÜtD–ay


	)

57 
	#uxTaskPriÜ™yG‘
 
MPU_uxTaskPriÜ™yG‘


	)

58 
	#eTaskG‘S‹
 
MPU_eTaskG‘S‹


	)

59 
	#vTaskG‘Info
 
MPU_vTaskG‘Info


	)

60 
	#vTaskPriÜ™yS‘
 
MPU_vTaskPriÜ™yS‘


	)

61 
	#vTaskSu¥’d
 
MPU_vTaskSu¥’d


	)

62 
	#vTaskResume
 
MPU_vTaskResume


	)

63 
	#vTaskSu¥’dAÎ
 
MPU_vTaskSu¥’dAÎ


	)

64 
	#xTaskResumeAÎ
 
MPU_xTaskResumeAÎ


	)

65 
	#xTaskG‘TickCouÁ
 
MPU_xTaskG‘TickCouÁ


	)

66 
	#uxTaskG‘Numb”OfTasks
 
MPU_uxTaskG‘Numb”OfTasks


	)

67 
	#pcTaskG‘Name
 
MPU_pcTaskG‘Name


	)

68 
	#xTaskG‘HªdË
 
MPU_xTaskG‘HªdË


	)

69 
	#uxTaskG‘SckHighW©”M¬k
 
MPU_uxTaskG‘SckHighW©”M¬k


	)

70 
	#vTaskS‘AµliÿtiÚTaskTag
 
MPU_vTaskS‘AµliÿtiÚTaskTag


	)

71 
	#xTaskG‘AµliÿtiÚTaskTag
 
MPU_xTaskG‘AµliÿtiÚTaskTag


	)

72 
	#vTaskS‘Th»adLoÿlStÜagePoš‹r
 
MPU_vTaskS‘Th»adLoÿlStÜagePoš‹r


	)

73 
	#pvTaskG‘Th»adLoÿlStÜagePoš‹r
 
MPU_pvTaskG‘Th»adLoÿlStÜagePoš‹r


	)

74 
	#xTaskC®lAµliÿtiÚTaskHook
 
MPU_xTaskC®lAµliÿtiÚTaskHook


	)

75 
	#xTaskG‘IdËTaskHªdË
 
MPU_xTaskG‘IdËTaskHªdË


	)

76 
	#uxTaskG‘Sy¡emS‹
 
MPU_uxTaskG‘Sy¡emS‹


	)

77 
	#vTaskLi¡
 
MPU_vTaskLi¡


	)

78 
	#vTaskG‘RunTimeSts
 
MPU_vTaskG‘RunTimeSts


	)

79 
	#xTaskG’”icNÙify
 
MPU_xTaskG’”icNÙify


	)

80 
	#xTaskNÙifyWa™
 
MPU_xTaskNÙifyWa™


	)

81 
	#ulTaskNÙifyTake
 
MPU_ulTaskNÙifyTake


	)

82 
	#xTaskNÙifyS‹CË¬
 
MPU_xTaskNÙifyS‹CË¬


	)

84 
	#xTaskG‘Cu¼’tTaskHªdË
 
MPU_xTaskG‘Cu¼’tTaskHªdË


	)

85 
	#vTaskS‘TimeOutS‹
 
MPU_vTaskS‘TimeOutS‹


	)

86 
	#xTaskCheckFÜTimeOut
 
MPU_xTaskCheckFÜTimeOut


	)

87 
	#xTaskG‘ScheduËrS‹
 
MPU_xTaskG‘ScheduËrS‹


	)

90 
	#xQueueG’”icS’d
 
MPU_xQueueG’”icS’d


	)

91 
	#xQueueReûive
 
MPU_xQueueReûive


	)

92 
	#xQueueP“k
 
MPU_xQueueP“k


	)

93 
	#xQueueSem­hÜeTake
 
MPU_xQueueSem­hÜeTake


	)

94 
	#uxQueueMes§gesWa™šg
 
MPU_uxQueueMes§gesWa™šg


	)

95 
	#uxQueueS·ûsAvaabË
 
MPU_uxQueueS·ûsAvaabË


	)

96 
	#vQueueD–‘e
 
MPU_vQueueD–‘e


	)

97 
	#xQueueC»©eMu‹x
 
MPU_xQueueC»©eMu‹x


	)

98 
	#xQueueC»©eMu‹xStic
 
MPU_xQueueC»©eMu‹xStic


	)

99 
	#xQueueC»©eCouÁšgSem­hÜe
 
MPU_xQueueC»©eCouÁšgSem­hÜe


	)

100 
	#xQueueC»©eCouÁšgSem­hÜeStic
 
MPU_xQueueC»©eCouÁšgSem­hÜeStic


	)

101 
	#xQueueG‘Mu‹xHŞd”
 
MPU_xQueueG‘Mu‹xHŞd”


	)

102 
	#xQueueTakeMu‹xRecursive
 
MPU_xQueueTakeMu‹xRecursive


	)

103 
	#xQueueGiveMu‹xRecursive
 
MPU_xQueueGiveMu‹xRecursive


	)

104 
	#xQueueG’”icC»©e
 
MPU_xQueueG’”icC»©e


	)

105 
	#xQueueG’”icC»©eStic
 
MPU_xQueueG’”icC»©eStic


	)

106 
	#xQueueC»©eS‘
 
MPU_xQueueC»©eS‘


	)

107 
	#xQueueAddToS‘
 
MPU_xQueueAddToS‘


	)

108 
	#xQueueRemoveFromS‘
 
MPU_xQueueRemoveFromS‘


	)

109 
	#xQueueS–eùFromS‘
 
MPU_xQueueS–eùFromS‘


	)

110 
	#xQueueG’”icRe£t
 
MPU_xQueueG’”icRe£t


	)

112 #ifĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

113 
	#vQueueAddToRegi¡ry
 
MPU_vQueueAddToRegi¡ry


	)

114 
	#vQueueUÄegi¡”Queue
 
MPU_vQueueUÄegi¡”Queue


	)

115 
	#pcQueueG‘Name
 
MPU_pcQueueG‘Name


	)

119 
	#xTim”C»©e
 
MPU_xTim”C»©e


	)

120 
	#xTim”C»©eStic
 
MPU_xTim”C»©eStic


	)

121 
	#pvTim”G‘Tim”ID
 
MPU_pvTim”G‘Tim”ID


	)

122 
	#vTim”S‘Tim”ID
 
MPU_vTim”S‘Tim”ID


	)

123 
	#xTim”IsTim”Aùive
 
MPU_xTim”IsTim”Aùive


	)

124 
	#xTim”G‘Tim”D«mÚTaskHªdË
 
MPU_xTim”G‘Tim”D«mÚTaskHªdË


	)

125 
	#xTim”P’dFunùiÚC®l
 
MPU_xTim”P’dFunùiÚC®l


	)

126 
	#pcTim”G‘Name
 
MPU_pcTim”G‘Name


	)

127 
	#xTim”G‘P”iod
 
MPU_xTim”G‘P”iod


	)

128 
	#xTim”G‘ExpœyTime
 
MPU_xTim”G‘ExpœyTime


	)

129 
	#xTim”G’”icCommªd
 
MPU_xTim”G’”icCommªd


	)

132 
	#xEv’tGroupC»©e
 
MPU_xEv’tGroupC»©e


	)

133 
	#xEv’tGroupC»©eStic
 
MPU_xEv’tGroupC»©eStic


	)

134 
	#xEv’tGroupWa™B™s
 
MPU_xEv’tGroupWa™B™s


	)

135 
	#xEv’tGroupCË¬B™s
 
MPU_xEv’tGroupCË¬B™s


	)

136 
	#xEv’tGroupS‘B™s
 
MPU_xEv’tGroupS‘B™s


	)

137 
	#xEv’tGroupSync
 
MPU_xEv’tGroupSync


	)

138 
	#vEv’tGroupD–‘e
 
MPU_vEv’tGroupD–‘e


	)

142 
	#xSŒ—mBufãrS’d
 
MPU_xSŒ—mBufãrS’d


	)

143 
	#xSŒ—mBufãrS’dFromISR
 
MPU_xSŒ—mBufãrS’dFromISR


	)

144 
	#xSŒ—mBufãrReûive
 
MPU_xSŒ—mBufãrReûive


	)

145 
	#xSŒ—mBufãrReûiveFromISR
 
MPU_xSŒ—mBufãrReûiveFromISR


	)

146 
	#vSŒ—mBufãrD–‘e
 
MPU_vSŒ—mBufãrD–‘e


	)

147 
	#xSŒ—mBufãrIsFuÎ
 
MPU_xSŒ—mBufãrIsFuÎ


	)

148 
	#xSŒ—mBufãrIsEm±y
 
MPU_xSŒ—mBufãrIsEm±y


	)

149 
	#xSŒ—mBufãrRe£t
 
MPU_xSŒ—mBufãrRe£t


	)

150 
	#xSŒ—mBufãrS·ûsAvaabË
 
MPU_xSŒ—mBufãrS·ûsAvaabË


	)

151 
	#xSŒ—mBufãrBy‹sAvaabË
 
MPU_xSŒ—mBufãrBy‹sAvaabË


	)

152 
	#xSŒ—mBufãrS‘Trigg”Lev–
 
MPU_xSŒ—mBufãrS‘Trigg”Lev–


	)

153 
	#xSŒ—mBufãrG’”icC»©e
 
MPU_xSŒ—mBufãrG’”icC»©e


	)

154 
	#xSŒ—mBufãrG’”icC»©eStic
 
MPU_xSŒ—mBufãrG’”icC»©eStic


	)

160 
	#PRIVILEGED_FUNCTION


	)

161 
	#PRIVILEGED_DATA
 
	`__©Œibu‹__
((
	`£ùiÚ
("´iveged_d©a")))

	)

166 
	#PRIVILEGED_FUNCTION
 
	`__©Œibu‹__
((
	`£ùiÚ
("´iveged_funùiÚs")))

	)

167 
	#PRIVILEGED_DATA
 
	`__©Œibu‹__
((
	`£ùiÚ
("´iveged_d©a")))

	)

173 
	#PRIVILEGED_FUNCTION


	)

174 
	#PRIVILEGED_DATA


	)

175 
	#pÜtUSING_MPU_WRAPPERS
 0

	)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\portable.h

32 #iâdeà
PORTABLE_H


33 
	#PORTABLE_H


	)

45 
	~"d•»ÿ‹d_defš™iÚs.h
"

51 #iâdeà
pÜtENTER_CRITICAL


52 
	~"pÜtmaüo.h
"

55 #ià
pÜtBYTE_ALIGNMENT
 == 32

56 
	#pÜtBYTE_ALIGNMENT_MASK
 ( 0x001à)

	)

59 #ià
pÜtBYTE_ALIGNMENT
 == 16

60 
	#pÜtBYTE_ALIGNMENT_MASK
 ( 0x000à)

	)

63 #ià
pÜtBYTE_ALIGNMENT
 == 8

64 
	#pÜtBYTE_ALIGNMENT_MASK
 ( 0x0007 )

	)

67 #ià
pÜtBYTE_ALIGNMENT
 == 4

68 
	#pÜtBYTE_ALIGNMENT_MASK
 ( 0x0003 )

	)

71 #ià
pÜtBYTE_ALIGNMENT
 == 2

72 
	#pÜtBYTE_ALIGNMENT_MASK
 ( 0x0001 )

	)

75 #ià
pÜtBYTE_ALIGNMENT
 == 1

76 
	#pÜtBYTE_ALIGNMENT_MASK
 ( 0x0000 )

	)

79 #iâdeà
pÜtBYTE_ALIGNMENT_MASK


83 #iâdeà
pÜtNUM_CONFIGURABLE_REGIONS


84 
	#pÜtNUM_CONFIGURABLE_REGIONS
 1

	)

87 #ifdeà
__ılu¥lus


91 
	~"mpu_w¿µ”s.h
"

99 #ifĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

100 
SckTy³_t
 *
pxPÜtIn™Ÿli£Sck
ĞSckTy³_ˆ*
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
, 
Ba£Ty³_t
 
xRunPriveged
 ) 
PRIVILEGED_FUNCTION
;

102 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 ) 
PRIVILEGED_FUNCTION
;

106 
	sH—pRegiÚ


108 
ušt8_t
 *
pucS¹Add»ss
;

109 
size_t
 
xSizeInBy‹s
;

110 } 
	tH—pRegiÚ_t
;

123 
	`vPÜtDefšeH—pRegiÚs
ĞcÚ¡ 
H—pRegiÚ_t
 * cÚ¡ 
pxH—pRegiÚs
 ) 
PRIVILEGED_FUNCTION
;

129 *
	`pvPÜtM®loc
Ğ
size_t
 
xSize
 ) 
PRIVILEGED_FUNCTION
;

130 
	`vPÜtF»e
Ğ*
pv
 ) 
PRIVILEGED_FUNCTION
;

131 
	`vPÜtIn™Ÿli£Blocks
Ğè
PRIVILEGED_FUNCTION
;

132 
size_t
 
	`xPÜtG‘F»eH—pSize
Ğè
PRIVILEGED_FUNCTION
;

133 
size_t
 
	`xPÜtG‘MšimumEv”F»eH—pSize
Ğè
PRIVILEGED_FUNCTION
;

139 
Ba£Ty³_t
 
	`xPÜtS¹ScheduËr
Ğè
PRIVILEGED_FUNCTION
;

146 
	`vPÜtEndScheduËr
Ğè
PRIVILEGED_FUNCTION
;

155 #ifĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

156 
xMEMORY_REGION
;

157 
	`vPÜtStÜeTaskMPUS‘tšgs
Ğ
xMPU_SETTINGS
 *
xMPUS‘tšgs
, cÚ¡ 
xMEMORY_REGION
 * cÚ¡ 
xRegiÚs
, 
SckTy³_t
 *
pxBÙtomOfSck
, 
ušt32_t
 
ulSckD•th
 ) 
PRIVILEGED_FUNCTION
;

160 #ifdeà
__ılu¥lus


161 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\projdefs.h

28 #iâdeà
PROJDEFS_H


29 
	#PROJDEFS_H


	)

35 (*
	tTaskFunùiÚ_t
)( * );

40 #iâdeà
pdMS_TO_TICKS


41 
	#pdMS_TO_TICKS
Ğ
xTimeInMs
 ) ( ( 
TickTy³_t
 ) ( ( ( TickTy³_ˆèĞxTimeInM è* ( TickTy³_ˆè
cÚfigTICK_RATE_HZ
 ) / ( TickTy³_ˆè1000 ) )

	)

44 
	#pdFALSE
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

45 
	#pdTRUE
 ( ( 
Ba£Ty³_t
 ) 1 )

	)

47 
	#pdPASS
 ( 
pdTRUE
 )

	)

48 
	#pdFAIL
 ( 
pdFALSE
 )

	)

49 
	#”rQUEUE_EMPTY
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

50 
	#”rQUEUE_FULL
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

53 
	#”rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
 ( -1 )

	)

54 
	#”rQUEUE_BLOCKED
 ( -4 )

	)

55 
	#”rQUEUE_YIELD
 ( -5 )

	)

58 #iâdeà
cÚfigUSE_LIST_DATA_INTEGRITY_CHECK_BYTES


59 
	#cÚfigUSE_LIST_DATA_INTEGRITY_CHECK_BYTES
 0

	)

62 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

63 
	#pdINTEGRITY_CHECK_VALUE
 0x5a5a

	)

65 
	#pdINTEGRITY_CHECK_VALUE
 0x5a5a5a5aUL

	)

70 
	#pdFREERTOS_ERRNO_NONE
 0

	)

71 
	#pdFREERTOS_ERRNO_ENOENT
 2

	)

72 
	#pdFREERTOS_ERRNO_EINTR
 4

	)

73 
	#pdFREERTOS_ERRNO_EIO
 5

	)

74 
	#pdFREERTOS_ERRNO_ENXIO
 6

	)

75 
	#pdFREERTOS_ERRNO_EBADF
 9

	)

76 
	#pdFREERTOS_ERRNO_EAGAIN
 11

	)

77 
	#pdFREERTOS_ERRNO_EWOULDBLOCK
 11

	)

78 
	#pdFREERTOS_ERRNO_ENOMEM
 12

	)

79 
	#pdFREERTOS_ERRNO_EACCES
 13

	)

80 
	#pdFREERTOS_ERRNO_EFAULT
 14

	)

81 
	#pdFREERTOS_ERRNO_EBUSY
 16

	)

82 
	#pdFREERTOS_ERRNO_EEXIST
 17

	)

83 
	#pdFREERTOS_ERRNO_EXDEV
 18

	)

84 
	#pdFREERTOS_ERRNO_ENODEV
 19

	)

85 
	#pdFREERTOS_ERRNO_ENOTDIR
 20

	)

86 
	#pdFREERTOS_ERRNO_EISDIR
 21

	)

87 
	#pdFREERTOS_ERRNO_EINVAL
 22

	)

88 
	#pdFREERTOS_ERRNO_ENOSPC
 28

	)

89 
	#pdFREERTOS_ERRNO_ESPIPE
 29

	)

90 
	#pdFREERTOS_ERRNO_EROFS
 30

	)

91 
	#pdFREERTOS_ERRNO_EUNATCH
 42

	)

92 
	#pdFREERTOS_ERRNO_EBADE
 50

	)

93 
	#pdFREERTOS_ERRNO_EFTYPE
 79

	)

94 
	#pdFREERTOS_ERRNO_ENMFILE
 89

	)

95 
	#pdFREERTOS_ERRNO_ENOTEMPTY
 90

	)

96 
	#pdFREERTOS_ERRNO_ENAMETOOLONG
 91

	)

97 
	#pdFREERTOS_ERRNO_EOPNOTSUPP
 95

	)

98 
	#pdFREERTOS_ERRNO_ENOBUFS
 105

	)

99 
	#pdFREERTOS_ERRNO_ENOPROTOOPT
 109

	)

100 
	#pdFREERTOS_ERRNO_EADDRINUSE
 112

	)

101 
	#pdFREERTOS_ERRNO_ETIMEDOUT
 116

	)

102 
	#pdFREERTOS_ERRNO_EINPROGRESS
 119

	)

103 
	#pdFREERTOS_ERRNO_EALREADY
 120

	)

104 
	#pdFREERTOS_ERRNO_EADDRNOTAVAIL
 125

	)

105 
	#pdFREERTOS_ERRNO_EISCONN
 127

	)

106 
	#pdFREERTOS_ERRNO_ENOTCONN
 128

	)

107 
	#pdFREERTOS_ERRNO_ENOMEDIUM
 135

	)

108 
	#pdFREERTOS_ERRNO_EILSEQ
 138

	)

109 
	#pdFREERTOS_ERRNO_ECANCELED
 140

	)

113 
	#pdFREERTOS_LITTLE_ENDIAN
 0

	)

114 
	#pdFREERTOS_BIG_ENDIAN
 1

	)

117 
	#pdLITTLE_ENDIAN
 
pdFREERTOS_LITTLE_ENDIAN


	)

118 
	#pdBIG_ENDIAN
 
pdFREERTOS_BIG_ENDIAN


	)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\queue.h

29 #iâdeà
QUEUE_H


30 
	#QUEUE_H


	)

32 #iâdeà
INC_FREERTOS_H


33 #”rÜ "šşudF»eRTOS.h" 
mu¡
 
­³¬
 
š
 
sourû
 
fes
 
befÜe
 "include queue.h"

36 #ifdeà
__ılu¥lus


46 * 
	tQueueHªdË_t
;

53 * 
	tQueueS‘HªdË_t
;

60 * 
	tQueueS‘Memb”HªdË_t
;

63 
	#queueSEND_TO_BACK
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

64 
	#queueSEND_TO_FRONT
 ( ( 
Ba£Ty³_t
 ) 1 )

	)

65 
	#queueOVERWRITE
 ( ( 
Ba£Ty³_t
 ) 2 )

	)

68 
	#queueQUEUE_TYPE_BASE
 ( ( 
ušt8_t
 ) 0U )

	)

69 
	#queueQUEUE_TYPE_SET
 ( ( 
ušt8_t
 ) 0U )

	)

70 
	#queueQUEUE_TYPE_MUTEX
 ( ( 
ušt8_t
 ) 1U )

	)

71 
	#queueQUEUE_TYPE_COUNTING_SEMAPHORE
 ( ( 
ušt8_t
 ) 2U )

	)

72 
	#queueQUEUE_TYPE_BINARY_SEMAPHORE
 ( ( 
ušt8_t
 ) 3U )

	)

73 
	#queueQUEUE_TYPE_RECURSIVE_MUTEX
 ( ( 
ušt8_t
 ) 4U )

	)

143 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

144 
	#xQueueC»©e
Ğ
uxQueueL’gth
, 
uxI‹mSize
 ) 
	`xQueueG’”icC»©e
ĞĞuxQueueL’gth ), ( uxI‹mSiz), ( 
queueQUEUE_TYPE_BASE
 ) )

	)

229 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

230 
	#xQueueC»©eStic
Ğ
uxQueueL’gth
, 
uxI‹mSize
, 
pucQueueStÜage
, 
pxQueueBufãr
 ) 
	`xQueueG’”icC»©eStic
ĞĞuxQueueL’gth ), ( uxI‹mSiz), (…ucQueueStÜag), (…xQueueBufã¸), ( 
queueQUEUE_TYPE_BASE
 ) )

	)

311 
	#xQueueS’dToFrÚt
Ğ
xQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
 ) 
	`xQueueG’”icS’d
ĞĞxQueu), (…vI‹mToQueu), ( xTicksToWa™ ), 
queueSEND_TO_FRONT
 )

	)

393 
	#xQueueS’dToBack
Ğ
xQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
 ) 
	`xQueueG’”icS’d
ĞĞxQueu), (…vI‹mToQueu), ( xTicksToWa™ ), 
queueSEND_TO_BACK
 )

	)

477 
	#xQueueS’d
Ğ
xQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
 ) 
	`xQueueG’”icS’d
ĞĞxQueu), (…vI‹mToQueu), ( xTicksToWa™ ), 
queueSEND_TO_BACK
 )

	)

560 
	#xQueueOv”wr™e
Ğ
xQueue
, 
pvI‹mToQueue
 ) 
	`xQueueG’”icS’d
ĞĞxQueu), (…vI‹mToQueu), 0, 
queueOVERWRITE
 )

	)

648 
Ba£Ty³_t
 
xQueueG’”icS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
, cÚ¡ Ba£Ty³_ˆ
xCİyPos™iÚ
 ) 
PRIVILEGED_FUNCTION
;

742 
Ba£Ty³_t
 
xQueueP“k
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

775 
Ba£Ty³_t
 
xQueueP“kFromISR
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
 ) 
PRIVILEGED_FUNCTION
;

866 
Ba£Ty³_t
 
xQueueReûive
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

881 
UBa£Ty³_t
 
uxQueueMes§gesWa™šg
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

898 
UBa£Ty³_t
 
uxQueueS·ûsAvaabË
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

912 
vQueueD–‘e
Ğ
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

982 
	#xQueueS’dToFrÚtFromISR
Ğ
xQueue
, 
pvI‹mToQueue
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueG’”icS’dFromISR
ĞĞxQueu), (…vI‹mToQueu), (…xHigh”PriÜ™yTaskWok’ ), 
queueSEND_TO_FRONT
 )

	)

1053 
	#xQueueS’dToBackFromISR
Ğ
xQueue
, 
pvI‹mToQueue
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueG’”icS’dFromISR
ĞĞxQueu), (…vI‹mToQueu), (…xHigh”PriÜ™yTaskWok’ ), 
queueSEND_TO_BACK
 )

	)

1140 
	#xQueueOv”wr™eFromISR
Ğ
xQueue
, 
pvI‹mToQueue
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueG’”icS’dFromISR
ĞĞxQueu), (…vI‹mToQueu), (…xHigh”PriÜ™yTaskWok’ ), 
queueOVERWRITE
 )

	)

1214 
	#xQueueS’dFromISR
Ğ
xQueue
, 
pvI‹mToQueue
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueG’”icS’dFromISR
ĞĞxQueu), (…vI‹mToQueu), (…xHigh”PriÜ™yTaskWok’ ), 
queueSEND_TO_BACK
 )

	)

1293 
Ba£Ty³_t
 
xQueueG’”icS’dFromISR
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, Ba£Ty³_ˆ* cÚ¡ 
pxHigh”PriÜ™yTaskWok’
, cÚ¡ Ba£Ty³_ˆ
xCİyPos™iÚ
 ) 
PRIVILEGED_FUNCTION
;

1294 
Ba£Ty³_t
 
xQueueGiveFromISR
Ğ
QueueHªdË_t
 
xQueue
, Ba£Ty³_ˆ* cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 ) 
PRIVILEGED_FUNCTION
;

1383 
Ba£Ty³_t
 
xQueueReûiveFromISR
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, Ba£Ty³_ˆ* cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 ) 
PRIVILEGED_FUNCTION
;

1389 
Ba£Ty³_t
 
xQueueIsQueueEm±yFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1390 
Ba£Ty³_t
 
xQueueIsQueueFuÎFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1391 
UBa£Ty³_t
 
uxQueueMes§gesWa™šgFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1402 
Ba£Ty³_t
 
xQueueCRS’dFromISR
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pvI‹mToQueue
, Ba£Ty³_ˆ
xCoRoutšeP»viou¦yWok’
 );

1403 
Ba£Ty³_t
 
xQueueCRReûiveFromISR
Ğ
QueueHªdË_t
 
xQueue
, *
pvBufãr
, Ba£Ty³_ˆ*
pxTaskWok’
 );

1404 
Ba£Ty³_t
 
xQueueCRS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
 );

1405 
Ba£Ty³_t
 
xQueueCRReûive
Ğ
QueueHªdË_t
 
xQueue
, *
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
 );

1412 
QueueHªdË_t
 
xQueueC»©eMu‹x
ĞcÚ¡ 
ušt8_t
 
ucQueueTy³
 ) 
PRIVILEGED_FUNCTION
;

1413 
QueueHªdË_t
 
xQueueC»©eMu‹xStic
ĞcÚ¡ 
ušt8_t
 
ucQueueTy³
, 
SticQueue_t
 *
pxSticQueue
 ) 
PRIVILEGED_FUNCTION
;

1414 
QueueHªdË_t
 
xQueueC»©eCouÁšgSem­hÜe
ĞcÚ¡ 
UBa£Ty³_t
 
uxMaxCouÁ
, cÚ¡ UBa£Ty³_ˆ
uxIn™ŸlCouÁ
 ) 
PRIVILEGED_FUNCTION
;

1415 
QueueHªdË_t
 
xQueueC»©eCouÁšgSem­hÜeStic
ĞcÚ¡ 
UBa£Ty³_t
 
uxMaxCouÁ
, cÚ¡ UBa£Ty³_ˆ
uxIn™ŸlCouÁ
, 
SticQueue_t
 *
pxSticQueue
 ) 
PRIVILEGED_FUNCTION
;

1416 
Ba£Ty³_t
 
xQueueSem­hÜeTake
Ğ
QueueHªdË_t
 
xQueue
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1417 * 
xQueueG‘Mu‹xHŞd”
Ğ
QueueHªdË_t
 
xSem­hÜe
 ) 
PRIVILEGED_FUNCTION
;

1418 * 
xQueueG‘Mu‹xHŞd”FromISR
Ğ
QueueHªdË_t
 
xSem­hÜe
 ) 
PRIVILEGED_FUNCTION
;

1424 
Ba£Ty³_t
 
xQueueTakeMu‹xRecursive
Ğ
QueueHªdË_t
 
xMu‹x
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1425 
Ba£Ty³_t
 
xQueueGiveMu‹xRecursive
Ğ
QueueHªdË_t
 
pxMu‹x
 ) 
PRIVILEGED_FUNCTION
;

1431 
	#xQueueRe£t
Ğ
xQueue
 ) 
	`xQueueG’”icRe£t
ĞxQueue, 
pdFALSE
 )

	)

1455 #ifĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

1456 
vQueueAddToRegi¡ry
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pcName
 ) 
PRIVILEGED_FUNCTION
;

1469 #ifĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

1470 
vQueueUÄegi¡”Queue
Ğ
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1484 #ifĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

1485 cÚ¡ *
pcQueueG‘Name
Ğ
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1493 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

1494 
QueueHªdË_t
 
xQueueG’”icC»©e
ĞcÚ¡ 
UBa£Ty³_t
 
uxQueueL’gth
, cÚ¡ UBa£Ty³_ˆ
uxI‹mSize
, cÚ¡ 
ušt8_t
 
ucQueueTy³
 ) 
PRIVILEGED_FUNCTION
;

1502 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

1503 
QueueHªdË_t
 
xQueueG’”icC»©eStic
ĞcÚ¡ 
UBa£Ty³_t
 
uxQueueL’gth
, cÚ¡ UBa£Ty³_ˆ
uxI‹mSize
, 
ušt8_t
 *
pucQueueStÜage
, 
SticQueue_t
 *
pxSticQueue
, cÚ¡ ušt8_ˆ
ucQueueTy³
 ) 
PRIVILEGED_FUNCTION
;

1554 
QueueS‘HªdË_t
 
xQueueC»©eS‘
ĞcÚ¡ 
UBa£Ty³_t
 
uxEv’tQueueL’gth
 ) 
PRIVILEGED_FUNCTION
;

1578 
Ba£Ty³_t
 
xQueueAddToS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 ) 
PRIVILEGED_FUNCTION
;

1597 
Ba£Ty³_t
 
xQueueRemoveFromS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 ) 
PRIVILEGED_FUNCTION
;

1633 
QueueS‘Memb”HªdË_t
 
xQueueS–eùFromS‘
Ğ
QueueS‘HªdË_t
 
xQueueS‘
, cÚ¡ 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1638 
QueueS‘Memb”HªdË_t
 
xQueueS–eùFromS‘FromISR
Ğ
QueueS‘HªdË_t
 
xQueueS‘
 ) 
PRIVILEGED_FUNCTION
;

1641 
vQueueWa™FÜMes§geRe¡riùed
Ğ
QueueHªdË_t
 
xQueue
, 
TickTy³_t
 
xTicksToWa™
, cÚ¡ 
Ba£Ty³_t
 
xWa™Indefš™–y
 ) 
PRIVILEGED_FUNCTION
;

1642 
Ba£Ty³_t
 
xQueueG’”icRe£t
Ğ
QueueHªdË_t
 
xQueue
, Ba£Ty³_ˆ
xNewQueue
 ) 
PRIVILEGED_FUNCTION
;

1643 
vQueueS‘QueueNumb”
Ğ
QueueHªdË_t
 
xQueue
, 
UBa£Ty³_t
 
uxQueueNumb”
 ) 
PRIVILEGED_FUNCTION
;

1644 
UBa£Ty³_t
 
uxQueueG‘QueueNumb”
Ğ
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1645 
ušt8_t
 
ucQueueG‘QueueTy³
Ğ
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1648 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\semphr.h

28 #iâdeà
SEMAPHORE_H


29 
	#SEMAPHORE_H


	)

31 #iâdeà
INC_FREERTOS_H


32 #”rÜ "šşudF»eRTOS.h" 
mu¡
 
­³¬
 
š
 
sourû
 
fes
 
befÜe
 "include semphr.h"

35 
	~"queue.h
"

37 
QueueHªdË_t
 
	tSem­hÜeHªdË_t
;

39 
	#£mBINARY_SEMAPHORE_QUEUE_LENGTH
 ( ( 
ušt8_t
 ) 1U )

	)

40 
	#£mSEMAPHORE_QUEUE_ITEM_LENGTH
 ( ( 
ušt8_t
 ) 0U )

	)

41 
	#£mGIVE_BLOCK_TIME
 ( ( 
TickTy³_t
 ) 0U )

	)

93 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

94 
	#vSem­hÜeC»©eBš¬y
Ğ
xSem­hÜe
 ) \

96 Ğ
xSem­hÜe
 ) = 
	`xQueueG’”icC»©e
ĞĞ
UBa£Ty³_t
 ) 1, 
£mSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_BINARY_SEMAPHORE
 ); \

97 ifĞĞ
xSem­hÜe
 ) !ğ
NULL
 ) \

99 Ğè
	`xSem­hÜeGive
ĞĞ
xSem­hÜe
 ) ); \

101 }

	)

161 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

162 
	#xSem­hÜeC»©eBš¬y
(è
	`xQueueG’”icC»©e
ĞĞ
UBa£Ty³_t
 ) 1, 
£mSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_BINARY_SEMAPHORE
 )

	)

220 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

221 
	#xSem­hÜeC»©eBš¬yStic
Ğ
pxSticSem­hÜe
 ) 
	`xQueueG’”icC»©eStic
ĞĞ
UBa£Ty³_t
 ) 1, 
£mSEMAPHORE_QUEUE_ITEM_LENGTH
, 
NULL
,…xSticSem­hÜe, 
queueQUEUE_TYPE_BINARY_SEMAPHORE
 )

	)

289 
	#xSem­hÜeTake
Ğ
xSem­hÜe
, 
xBlockTime
 ) 
	`xQueueSem­hÜeTake
ĞĞxSem­hÜ), ( xBlockTimè)

	)

382 #ifĞ
cÚfigUSE_RECURSIVE_MUTEXES
 == 1 )

383 
	#xSem­hÜeTakeRecursive
Ğ
xMu‹x
, 
xBlockTime
 ) 
	`xQueueTakeMu‹xRecursive
ĞĞxMu‹x ), ( xBlockTimè)

	)

447 
	#xSem­hÜeGive
Ğ
xSem­hÜe
 ) 
	`xQueueG’”icS’d
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜ), 
NULL
, 
£mGIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 )

	)

531 #ifĞ
cÚfigUSE_RECURSIVE_MUTEXES
 == 1 )

532 
	#xSem­hÜeGiveRecursive
Ğ
xMu‹x
 ) 
	`xQueueGiveMu‹xRecursive
ĞĞxMu‹x ) )

	)

624 
	#xSem­hÜeGiveFromISR
Ğ
xSem­hÜe
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueGiveFromISR
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜ), (…xHigh”PriÜ™yTaskWok’ ) )

	)

658 
	#xSem­hÜeTakeFromISR
Ğ
xSem­hÜe
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueReûiveFromISR
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜ), 
NULL
, (…xHigh”PriÜ™yTaskWok’ ) )

	)

715 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

716 
	#xSem­hÜeC»©eMu‹x
(è
	`xQueueC»©eMu‹x
Ğ
queueQUEUE_TYPE_MUTEX
 )

	)

776 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

777 
	#xSem­hÜeC»©eMu‹xStic
Ğ
pxMu‹xBufãr
 ) 
	`xQueueC»©eMu‹xStic
Ğ
queueQUEUE_TYPE_MUTEX
, (…xMu‹xBufã¸è)

	)

844 #ifĞĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigUSE_RECURSIVE_MUTEXES
 == 1 ) )

845 
	#xSem­hÜeC»©eRecursiveMu‹x
(è
	`xQueueC»©eMu‹x
Ğ
queueQUEUE_TYPE_RECURSIVE_MUTEX
 )

	)

917 #ifĞĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigUSE_RECURSIVE_MUTEXES
 == 1 ) )

918 
	#xSem­hÜeC»©eRecursiveMu‹xStic
Ğ
pxSticSem­hÜe
 ) 
	`xQueueC»©eMu‹xStic
Ğ
queueQUEUE_TYPE_RECURSIVE_MUTEX
,…xSticSem­hÜ)

	)

997 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

998 
	#xSem­hÜeC»©eCouÁšg
Ğ
uxMaxCouÁ
, 
uxIn™ŸlCouÁ
 ) 
	`xQueueC»©eCouÁšgSem­hÜe
ĞĞuxMaxCouÁ ), ( uxIn™ŸlCouÁ ) )

	)

1082 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

1083 
	#xSem­hÜeC»©eCouÁšgStic
Ğ
uxMaxCouÁ
, 
uxIn™ŸlCouÁ
, 
pxSem­hÜeBufãr
 ) 
	`xQueueC»©eCouÁšgSem­hÜeStic
ĞĞuxMaxCouÁ ), ( uxIn™ŸlCouÁ ), (…xSem­hÜeBufã¸è)

	)

1098 
	#vSem­hÜeD–‘e
Ğ
xSem­hÜe
 ) 
	`vQueueD–‘e
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜè)

	)

1113 
	#xSem­hÜeG‘Mu‹xHŞd”
Ğ
xSem­hÜe
 ) 
	`xQueueG‘Mu‹xHŞd”
ĞĞxSem­hÜè)

	)

1124 
	#xSem­hÜeG‘Mu‹xHŞd”FromISR
Ğ
xSem­hÜe
 ) 
	`xQueueG‘Mu‹xHŞd”FromISR
ĞĞxSem­hÜè)

	)

1136 
	#uxSem­hÜeG‘CouÁ
Ğ
xSem­hÜe
 ) 
	`uxQueueMes§gesWa™šg
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜè)

	)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\stack_macros.h

28 #iâdeà
STACK_MACROS_H


29 
	#STACK_MACROS_H


	)

47 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 =ğ1 ) && ( 
pÜtSTACK_GROWTH
 < 0 ) )

50 
	#skCHECK_FOR_STACK_OVERFLOW
() \

53 ifĞ
pxCu¼’tTCB
->
pxTİOfSck
 <ğpxCu¼’tTCB->
pxSck
 ) \

55 
	`vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

57 }

	)

62 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 =ğ1 ) && ( 
pÜtSTACK_GROWTH
 > 0 ) )

65 
	#skCHECK_FOR_STACK_OVERFLOW
() \

69 ifĞ
pxCu¼’tTCB
->
pxTİOfSck
 >ğpxCu¼’tTCB->
pxEndOfSck
 ) \

71 
	`vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

73 }

	)

78 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
pÜtSTACK_GROWTH
 < 0 ) )

80 
	#skCHECK_FOR_STACK_OVERFLOW
() \

82 cÚ¡ 
ušt32_t
 * cÚ¡ 
pulSck
 = ( ušt32_ˆ* ) 
pxCu¼’tTCB
->
pxSck
; \

83 cÚ¡ 
ušt32_t
 
ulCheckV®ue
 = ( uint32_t ) 0xa5a5a5a5; \

85 ifĞĞ
pulSck
[ 0 ] !ğ
ulCheckV®ue
 ) || \

86 Ğ
pulSck
[ 1 ] !ğ
ulCheckV®ue
 ) || \

87 Ğ
pulSck
[ 2 ] !ğ
ulCheckV®ue
 ) || \

88 Ğ
pulSck
[ 3 ] !ğ
ulCheckV®ue
 ) ) \

90 
	`vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

92 }

	)

97 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
pÜtSTACK_GROWTH
 > 0 ) )

99 
	#skCHECK_FOR_STACK_OVERFLOW
() \

101 
št8_t
 *
pcEndOfSck
 = ( iÁ8_ˆ* ) 
pxCu¼’tTCB
->
pxEndOfSck
; \

102 cÚ¡ 
ušt8_t
 
ucEx³ùedSckBy‹s
[] = { 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

103 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

104 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

105 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

106 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE }; \

109 
pcEndOfSck
 -ğĞ
ucEx³ùedSckBy‹s
 ); \

112 ifĞ
	`memcmp
ĞĞ* ) 
pcEndOfSck
, ( * ) 
ucEx³ùedSckBy‹s
, ( ucExpectedStackBytes ) ) != 0 ) \

114 
	`vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

116 }

	)

122 #iâdeà
skCHECK_FOR_STACK_OVERFLOW


123 
	#skCHECK_FOR_STACK_OVERFLOW
()

	)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\stream_buffer.h

51 #iâdeà
STREAM_BUFFER_H


52 
	#STREAM_BUFFER_H


	)

54 #ià
defšed
Ğ
__ılu¥lus
 )

64 * 
	tSŒ—mBufãrHªdË_t
;

132 
	#xSŒ—mBufãrC»©e
Ğ
xBufãrSizeBy‹s
, 
xTrigg”Lev–By‹s
 ) 
	`xSŒ—mBufãrG’”icC»©e
ĞxBufãrSizeBy‹s, xTrigg”Lev–By‹s, 
pdFALSE
 )

	)

213 
	#xSŒ—mBufãrC»©eStic
Ğ
xBufãrSizeBy‹s
, 
xTrigg”Lev–By‹s
, 
pucSŒ—mBufãrStÜageA»a
, 
pxSticSŒ—mBufãr
 ) 
	`xSŒ—mBufãrG’”icC»©eStic
ĞxBufãrSizeBy‹s, xTrigg”Lev–By‹s, 
pdFALSE
,…ucSŒ—mBufãrStÜageA»a,…xSticSŒ—mBufã¸)

	)

307 
size_t
 
xSŒ—mBufãrS’d
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
,

308 cÚ¡ *
pvTxD©a
,

309 
size_t
 
xD©aL’gthBy‹s
,

310 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

408 
size_t
 
xSŒ—mBufãrS’dFromISR
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
,

409 cÚ¡ *
pvTxD©a
,

410 
size_t
 
xD©aL’gthBy‹s
,

411 
Ba£Ty³_t
 * cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 ) 
PRIVILEGED_FUNCTION
;

497 
size_t
 
xSŒ—mBufãrReûive
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
,

498 *
pvRxD©a
,

499 
size_t
 
xBufãrL’gthBy‹s
,

500 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

583 
size_t
 
xSŒ—mBufãrReûiveFromISR
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
,

584 *
pvRxD©a
,

585 
size_t
 
xBufãrL’gthBy‹s
,

586 
Ba£Ty³_t
 * cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 ) 
PRIVILEGED_FUNCTION
;

608 
vSŒ—mBufãrD–‘e
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 ) 
PRIVILEGED_FUNCTION
;

628 
Ba£Ty³_t
 
xSŒ—mBufãrIsFuÎ
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 ) 
PRIVILEGED_FUNCTION
;

648 
Ba£Ty³_t
 
xSŒ—mBufãrIsEm±y
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 ) 
PRIVILEGED_FUNCTION
;

671 
Ba£Ty³_t
 
xSŒ—mBufãrRe£t
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 ) 
PRIVILEGED_FUNCTION
;

692 
size_t
 
xSŒ—mBufãrS·ûsAvaabË
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 ) 
PRIVILEGED_FUNCTION
;

713 
size_t
 
xSŒ—mBufãrBy‹sAvaabË
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 ) 
PRIVILEGED_FUNCTION
;

750 
Ba£Ty³_t
 
xSŒ—mBufãrS‘Trigg”Lev–
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, 
size_t
 
xTrigg”Lev–
 ) 
PRIVILEGED_FUNCTION
;

789 
Ba£Ty³_t
 
xSŒ—mBufãrS’dCom¶‘edFromISR
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, Ba£Ty³_ˆ*
pxHigh”PriÜ™yTaskWok’
 ) 
PRIVILEGED_FUNCTION
;

829 
Ba£Ty³_t
 
xSŒ—mBufãrReûiveCom¶‘edFromISR
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, Ba£Ty³_ˆ*
pxHigh”PriÜ™yTaskWok’
 ) 
PRIVILEGED_FUNCTION
;

832 
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãrG’”icC»©e
Ğ
size_t
 
xBufãrSizeBy‹s
,

833 
size_t
 
xTrigg”Lev–By‹s
,

834 
Ba£Ty³_t
 
xIsMes§geBufãr
 ) 
PRIVILEGED_FUNCTION
;

836 
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãrG’”icC»©eStic
Ğ
size_t
 
xBufãrSizeBy‹s
,

837 
size_t
 
xTrigg”Lev–By‹s
,

838 
Ba£Ty³_t
 
xIsMes§geBufãr
,

839 
ušt8_t
 * cÚ¡ 
pucSŒ—mBufãrStÜageA»a
,

840 
SticSŒ—mBufãr_t
 * cÚ¡ 
pxSticSŒ—mBufãr
 ) 
PRIVILEGED_FUNCTION
;

842 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

843 
vSŒ—mBufãrS‘SŒ—mBufãrNumb”
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, 
UBa£Ty³_t
 
uxSŒ—mBufãrNumb”
 ) 
PRIVILEGED_FUNCTION
;

844 
UBa£Ty³_t
 
uxSŒ—mBufãrG‘SŒ—mBufãrNumb”
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 ) 
PRIVILEGED_FUNCTION
;

845 
ušt8_t
 
ucSŒ—mBufãrG‘SŒ—mBufãrTy³
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 ) 
PRIVILEGED_FUNCTION
;

848 #ià
defšed
Ğ
__ılu¥lus
 )

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\task.h

29 #iâdeà
INC_TASK_H


30 
	#INC_TASK_H


	)

32 #iâdeà
INC_FREERTOS_H


36 
	~"li¡.h
"

38 #ifdeà
__ılu¥lus


46 
	#tskKERNEL_VERSION_NUMBER
 "V10.0.1"

	)

47 
	#tskKERNEL_VERSION_MAJOR
 10

	)

48 
	#tskKERNEL_VERSION_MINOR
 0

	)

49 
	#tskKERNEL_VERSION_BUILD
 1

	)

61 * 
	tTaskHªdË_t
;

67 
Ba£Ty³_t
 (*
	tTaskHookFunùiÚ_t
)( * );

72 
eRuÂšg
 = 0,

73 
eR—dy
,

74 
eBlocked
,

75 
eSu¥’ded
,

76 
eD–‘ed
,

77 
eInv®id


78 } 
	teTaskS‹
;

83 
eNoAùiÚ
 = 0,

84 
eS‘B™s
,

85 
eInüem’t
,

86 
eS‘V®ueW™hOv”wr™e
,

87 
eS‘V®ueW™houtOv”wr™e


88 } 
	teNÙifyAùiÚ
;

93 
	sxTIME_OUT


95 
Ba£Ty³_t
 
xOv”æowCouÁ
;

96 
TickTy³_t
 
xTimeOnEÁ”šg
;

97 } 
	tTimeOut_t
;

102 
	sxMEMORY_REGION


104 *
pvBa£Add»ss
;

105 
ušt32_t
 
ulL’gthInBy‹s
;

106 
ušt32_t
 
ulP¬am‘”s
;

107 } 
	tMemÜyRegiÚ_t
;

112 
	sxTASK_PARAMETERS


114 
TaskFunùiÚ_t
 
pvTaskCode
;

115 cÚ¡ * cÚ¡ 
pcName
;

116 
ušt16_t
 
usSckD•th
;

117 *
pvP¬am‘”s
;

118 
UBa£Ty³_t
 
uxPriÜ™y
;

119 
SckTy³_t
 *
puxSckBufãr
;

120 
MemÜyRegiÚ_t
 
xRegiÚs
[ 
pÜtNUM_CONFIGURABLE_REGIONS
 ];

121 #iàĞĞ
pÜtUSING_MPU_WRAPPERS
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

122 
SticTask_t
 * cÚ¡ 
pxTaskBufãr
;

124 } 
	tTaskP¬am‘”s_t
;

128 
	sxTASK_STATUS


130 
TaskHªdË_t
 
xHªdË
;

131 cÚ¡ *
pcTaskName
;

132 
UBa£Ty³_t
 
xTaskNumb”
;

133 
eTaskS‹
 
eCu¼’tS‹
;

134 
UBa£Ty³_t
 
uxCu¼’tPriÜ™y
;

135 
UBa£Ty³_t
 
uxBa£PriÜ™y
;

136 
ušt32_t
 
ulRunTimeCouÁ”
;

137 
SckTy³_t
 *
pxSckBa£
;

138 
ušt16_t
 
usSckHighW©”M¬k
;

139 } 
	tTaskStus_t
;

144 
eAbÜtSË•
 = 0,

145 
eSnd¬dSË•
,

146 
eNoTasksWa™šgTimeout


147 } 
	teSË•ModeStus
;

154 
	#tskIDLE_PRIORITY
 ( ( 
UBa£Ty³_t
 ) 0U )

	)

164 
	#skYIELD
(è
	`pÜtYIELD
()

	)

178 
	#skENTER_CRITICAL
(è
	`pÜtENTER_CRITICAL
()

	)

179 
	#skENTER_CRITICAL_FROM_ISR
(è
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
()

	)

193 
	#skEXIT_CRITICAL
(è
	`pÜtEXIT_CRITICAL
()

	)

194 
	#skEXIT_CRITICAL_FROM_ISR
Ğ
x
 ) 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğx )

	)

203 
	#skDISABLE_INTERRUPTS
(è
	`pÜtDISABLE_INTERRUPTS
()

	)

213 
	#skENABLE_INTERRUPTS
(è
	`pÜtENABLE_INTERRUPTS
()

	)

218 
	#skSCHEDULER_SUSPENDED
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

219 
	#skSCHEDULER_NOT_STARTED
 ( ( 
Ba£Ty³_t
 ) 1 )

	)

220 
	#skSCHEDULER_RUNNING
 ( ( 
Ba£Ty³_t
 ) 2 )

	)

320 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

321 
Ba£Ty³_t
 
xTaskC»©e
Ğ
TaskFunùiÚ_t
 
pxTaskCode
,

322 cÚ¡ * cÚ¡ 
pcName
,

323 cÚ¡ 
cÚfigSTACK_DEPTH_TYPE
 
usSckD•th
,

324 * cÚ¡ 
pvP¬am‘”s
,

325 
UBa£Ty³_t
 
uxPriÜ™y
,

326 
TaskHªdË_t
 * cÚ¡ 
pxC»©edTask
 ) 
PRIVILEGED_FUNCTION
;

436 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

437 
TaskHªdË_t
 
xTaskC»©eStic
Ğ
TaskFunùiÚ_t
 
pxTaskCode
,

438 cÚ¡ * cÚ¡ 
pcName
,

439 cÚ¡ 
ušt32_t
 
ulSckD•th
,

440 * cÚ¡ 
pvP¬am‘”s
,

441 
UBa£Ty³_t
 
uxPriÜ™y
,

442 
SckTy³_t
 * cÚ¡ 
puxSckBufãr
,

443 
SticTask_t
 * cÚ¡ 
pxTaskBufãr
 ) 
PRIVILEGED_FUNCTION
;

518 #ifĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

519 
Ba£Ty³_t
 
xTaskC»©eRe¡riùed
ĞcÚ¡ 
TaskP¬am‘”s_t
 * cÚ¡ 
pxTaskDefš™iÚ
, 
TaskHªdË_t
 *
pxC»©edTask
 ) 
PRIVILEGED_FUNCTION
;

606 #ifĞĞ
pÜtUSING_MPU_WRAPPERS
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

607 
Ba£Ty³_t
 
xTaskC»©eRe¡riùedStic
ĞcÚ¡ 
TaskP¬am‘”s_t
 * cÚ¡ 
pxTaskDefš™iÚ
, 
TaskHªdË_t
 *
pxC»©edTask
 ) 
PRIVILEGED_FUNCTION
;

656 
vTaskAÎoÿ‹MPURegiÚs
Ğ
TaskHªdË_t
 
xTask
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
pxRegiÚs
 ) 
PRIVILEGED_FUNCTION
;

697 
vTaskD–‘e
Ğ
TaskHªdË_t
 
xTaskToD–‘e
 ) 
PRIVILEGED_FUNCTION
;

749 
vTaskD–ay
ĞcÚ¡ 
TickTy³_t
 
xTicksToD–ay
 ) 
PRIVILEGED_FUNCTION
;

808 
vTaskD–ayUÁ
Ğ
TickTy³_t
 * cÚ¡ 
pxP»viousWakeTime
, cÚ¡ TickTy³_ˆ
xTimeInüem’t
 ) 
PRIVILEGED_FUNCTION
;

833 
Ba£Ty³_t
 
xTaskAbÜtD–ay
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

880 
UBa£Ty³_t
 
uxTaskPriÜ™yG‘
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

888 
UBa£Ty³_t
 
uxTaskPriÜ™yG‘FromISR
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

906 
eTaskS‹
 
eTaskG‘S‹
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

962 
vTaskG‘Info
Ğ
TaskHªdË_t
 
xTask
, 
TaskStus_t
 *
pxTaskStus
, 
Ba£Ty³_t
 
xG‘F»eSckS·û
, 
eTaskS‹
 
eS‹
 ) 
PRIVILEGED_FUNCTION
;

1004 
vTaskPriÜ™yS‘
Ğ
TaskHªdË_t
 
xTask
, 
UBa£Ty³_t
 
uxNewPriÜ™y
 ) 
PRIVILEGED_FUNCTION
;

1055 
vTaskSu¥’d
Ğ
TaskHªdË_t
 
xTaskToSu¥’d
 ) 
PRIVILEGED_FUNCTION
;

1104 
vTaskResume
Ğ
TaskHªdË_t
 
xTaskToResume
 ) 
PRIVILEGED_FUNCTION
;

1133 
Ba£Ty³_t
 
xTaskResumeFromISR
Ğ
TaskHªdË_t
 
xTaskToResume
 ) 
PRIVILEGED_FUNCTION
;

1166 
vTaskS¹ScheduËr
Ğè
PRIVILEGED_FUNCTION
;

1222 
vTaskEndScheduËr
Ğè
PRIVILEGED_FUNCTION
;

1273 
vTaskSu¥’dAÎ
Ğè
PRIVILEGED_FUNCTION
;

1327 
Ba£Ty³_t
 
xTaskResumeAÎ
Ğè
PRIVILEGED_FUNCTION
;

1342 
TickTy³_t
 
xTaskG‘TickCouÁ
Ğè
PRIVILEGED_FUNCTION
;

1358 
TickTy³_t
 
xTaskG‘TickCouÁFromISR
Ğè
PRIVILEGED_FUNCTION
;

1372 
UBa£Ty³_t
 
uxTaskG‘Numb”OfTasks
Ğè
PRIVILEGED_FUNCTION
;

1385 *
pcTaskG‘Name
Ğ
TaskHªdË_t
 
xTaskToQu”y
 ) 
PRIVILEGED_FUNCTION
;

1401 
TaskHªdË_t
 
xTaskG‘HªdË
ĞcÚ¡ *
pcNameToQu”y
 ) 
PRIVILEGED_FUNCTION
;

1422 
UBa£Ty³_t
 
uxTaskG‘SckHighW©”M¬k
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1430 #ifdeà
cÚfigUSE_APPLICATION_TASK_TAG


1431 #ià
cÚfigUSE_APPLICATION_TASK_TAG
 == 1

1440 
vTaskS‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
, 
TaskHookFunùiÚ_t
 
pxHookFunùiÚ
 ) 
PRIVILEGED_FUNCTION
;

1448 
TaskHookFunùiÚ_t
 
xTaskG‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1452 #ifĞ
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 > 0 )

1459 
vTaskS‘Th»adLoÿlStÜagePoš‹r
Ğ
TaskHªdË_t
 
xTaskToS‘
, 
Ba£Ty³_t
 
xIndex
, *
pvV®ue
 ) 
PRIVILEGED_FUNCTION
;

1460 *
pvTaskG‘Th»adLoÿlStÜagePoš‹r
Ğ
TaskHªdË_t
 
xTaskToQu”y
, 
Ba£Ty³_t
 
xIndex
 ) 
PRIVILEGED_FUNCTION
;

1475 
Ba£Ty³_t
 
xTaskC®lAµliÿtiÚTaskHook
Ğ
TaskHªdË_t
 
xTask
, *
pvP¬am‘”
 ) 
PRIVILEGED_FUNCTION
;

1484 
TaskHªdË_t
 
xTaskG‘IdËTaskHªdË
Ğè
PRIVILEGED_FUNCTION
;

1583 
UBa£Ty³_t
 
uxTaskG‘Sy¡emS‹
Ğ
TaskStus_t
 * cÚ¡ 
pxTaskStusA¼ay
, cÚ¡ UBa£Ty³_ˆ
uxA¼aySize
, 
ušt32_t
 * cÚ¡ 
pulTÙ®RunTime
 ) 
PRIVILEGED_FUNCTION
;

1630 
vTaskLi¡
Ğ* 
pcWr™eBufãr
 ) 
PRIVILEGED_FUNCTION
;

1684 
vTaskG‘RunTimeSts
Ğ*
pcWr™eBufãr
 ) 
PRIVILEGED_FUNCTION
;

1765 
Ba£Ty³_t
 
xTaskG’”icNÙify
Ğ
TaskHªdË_t
 
xTaskToNÙify
, 
ušt32_t
 
ulV®ue
, 
eNÙifyAùiÚ
 
eAùiÚ
, ušt32_ˆ*
pulP»viousNÙifiÿtiÚV®ue
 ) 
PRIVILEGED_FUNCTION
;

1766 
	#xTaskNÙify
Ğ
xTaskToNÙify
, 
ulV®ue
, 
eAùiÚ
 ) 
	`xTaskG’”icNÙify
ĞĞxTaskToNÙify ), ( ulV®u), (ƒAùiÚ ), 
NULL
 )

	)

1767 
	#xTaskNÙifyAndQu”y
Ğ
xTaskToNÙify
, 
ulV®ue
, 
eAùiÚ
, 
pulP»viousNÙifyV®ue
 ) 
	`xTaskG’”icNÙify
ĞĞxTaskToNÙify ), ( ulV®u), (ƒAùiÚ ), (…ulP»viousNÙifyV®uè)

	)

1856 
Ba£Ty³_t
 
xTaskG’”icNÙifyFromISR
Ğ
TaskHªdË_t
 
xTaskToNÙify
, 
ušt32_t
 
ulV®ue
, 
eNÙifyAùiÚ
 
eAùiÚ
, ušt32_ˆ*
pulP»viousNÙifiÿtiÚV®ue
, Ba£Ty³_ˆ*
pxHigh”PriÜ™yTaskWok’
 ) 
PRIVILEGED_FUNCTION
;

1857 
	#xTaskNÙifyFromISR
Ğ
xTaskToNÙify
, 
ulV®ue
, 
eAùiÚ
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTaskG’”icNÙifyFromISR
ĞĞxTaskToNÙify ), ( ulV®u), (ƒAùiÚ ), 
NULL
, (…xHigh”PriÜ™yTaskWok’ ) )

	)

1858 
	#xTaskNÙifyAndQu”yFromISR
Ğ
xTaskToNÙify
, 
ulV®ue
, 
eAùiÚ
, 
pulP»viousNÙifiÿtiÚV®ue
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTaskG’”icNÙifyFromISR
ĞĞxTaskToNÙify ), ( ulV®u), (ƒAùiÚ ), (…ulP»viousNÙifiÿtiÚV®u), (…xHigh”PriÜ™yTaskWok’ ) )

	)

1933 
Ba£Ty³_t
 
xTaskNÙifyWa™
Ğ
ušt32_t
 
ulB™sToCË¬OnEÁry
, ušt32_ˆ
ulB™sToCË¬OnEx™
, ušt32_ˆ*
pulNÙifiÿtiÚV®ue
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1979 
	#xTaskNÙifyGive
Ğ
xTaskToNÙify
 ) 
	`xTaskG’”icNÙify
ĞĞxTaskToNÙify ), ( 0 ), 
eInüem’t
, 
NULL
 )

	)

2034 
vTaskNÙifyGiveFromISR
Ğ
TaskHªdË_t
 
xTaskToNÙify
, 
Ba£Ty³_t
 *
pxHigh”PriÜ™yTaskWok’
 ) 
PRIVILEGED_FUNCTION
;

2103 
ušt32_t
 
ulTaskNÙifyTake
Ğ
Ba£Ty³_t
 
xCË¬CouÁOnEx™
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

2119 
Ba£Ty³_t
 
xTaskNÙifyS‹CË¬
Ğ
TaskHªdË_t
 
xTask
 );

2140 
Ba£Ty³_t
 
xTaskInüem’tTick
Ğè
PRIVILEGED_FUNCTION
;

2173 
vTaskPÏûOnEv’tLi¡
Ğ
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
, cÚ¡ 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

2174 
vTaskPÏûOnUnÜd”edEv’tLi¡
Ğ
Li¡_t
 * 
pxEv’tLi¡
, cÚ¡ 
TickTy³_t
 
xI‹mV®ue
, cÚ¡ TickTy³_ˆ
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

2187 
vTaskPÏûOnEv’tLi¡Re¡riùed
Ğ
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
, 
TickTy³_t
 
xTicksToWa™
, cÚ¡ 
Ba£Ty³_t
 
xWa™Indefš™–y
 ) 
PRIVILEGED_FUNCTION
;

2213 
Ba£Ty³_t
 
xTaskRemoveFromEv’tLi¡
ĞcÚ¡ 
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
 ) 
PRIVILEGED_FUNCTION
;

2214 
vTaskRemoveFromUnÜd”edEv’tLi¡
Ğ
Li¡I‹m_t
 * 
pxEv’tLi¡I‹m
, cÚ¡ 
TickTy³_t
 
xI‹mV®ue
 ) 
PRIVILEGED_FUNCTION
;

2224 
vTaskSw™chCÚ‹xt
Ğè
PRIVILEGED_FUNCTION
;

2230 
TickTy³_t
 
uxTaskRe£tEv’tI‹mV®ue
Ğè
PRIVILEGED_FUNCTION
;

2235 
TaskHªdË_t
 
xTaskG‘Cu¼’tTaskHªdË
Ğè
PRIVILEGED_FUNCTION
;

2240 
vTaskS‘TimeOutS‹
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
 ) 
PRIVILEGED_FUNCTION
;

2246 
Ba£Ty³_t
 
xTaskCheckFÜTimeOut
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
, 
TickTy³_t
 * cÚ¡ 
pxTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

2252 
vTaskMis£dY›ld
Ğè
PRIVILEGED_FUNCTION
;

2258 
Ba£Ty³_t
 
xTaskG‘ScheduËrS‹
Ğè
PRIVILEGED_FUNCTION
;

2264 
Ba£Ty³_t
 
xTaskPriÜ™yInh”™
Ğ
TaskHªdË_t
 cÚ¡ 
pxMu‹xHŞd”
 ) 
PRIVILEGED_FUNCTION
;

2270 
Ba£Ty³_t
 
xTaskPriÜ™yDisšh”™
Ğ
TaskHªdË_t
 cÚ¡ 
pxMu‹xHŞd”
 ) 
PRIVILEGED_FUNCTION
;

2280 
vTaskPriÜ™yDisšh”™Aá”Timeout
Ğ
TaskHªdË_t
 cÚ¡ 
pxMu‹xHŞd”
, 
UBa£Ty³_t
 
uxHighe¡PriÜ™yWa™šgTask
 ) 
PRIVILEGED_FUNCTION
;

2285 
UBa£Ty³_t
 
uxTaskG‘TaskNumb”
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

2291 
vTaskS‘TaskNumb”
Ğ
TaskHªdË_t
 
xTask
, cÚ¡ 
UBa£Ty³_t
 
uxHªdË
 ) 
PRIVILEGED_FUNCTION
;

2301 
vTaskS‹pTick
ĞcÚ¡ 
TickTy³_t
 
xTicksToJump
 ) 
PRIVILEGED_FUNCTION
;

2317 
eSË•ModeStus
 
eTaskCÚfœmSË•ModeStus
Ğè
PRIVILEGED_FUNCTION
;

2323 *
pvTaskInüem’tMu‹xH–dCouÁ
Ğè
PRIVILEGED_FUNCTION
;

2329 
vTaskIÁ”ÇlS‘TimeOutS‹
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
 ) 
PRIVILEGED_FUNCTION
;

2332 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\timers.h

29 #iâdeà
TIMERS_H


30 
	#TIMERS_H


	)

32 #iâdeà
INC_FREERTOS_H


38 
	~"sk.h
"

41 #ifdeà
__ılu¥lus


54 
	#tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR
 ( ( 
Ba£Ty³_t
 ) -2 )

	)

55 
	#tmrCOMMAND_EXECUTE_CALLBACK
 ( ( 
Ba£Ty³_t
 ) -1 )

	)

56 
	#tmrCOMMAND_START_DONT_TRACE
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

57 
	#tmrCOMMAND_START
 ( ( 
Ba£Ty³_t
 ) 1 )

	)

58 
	#tmrCOMMAND_RESET
 ( ( 
Ba£Ty³_t
 ) 2 )

	)

59 
	#tmrCOMMAND_STOP
 ( ( 
Ba£Ty³_t
 ) 3 )

	)

60 
	#tmrCOMMAND_CHANGE_PERIOD
 ( ( 
Ba£Ty³_t
 ) 4 )

	)

61 
	#tmrCOMMAND_DELETE
 ( ( 
Ba£Ty³_t
 ) 5 )

	)

63 
	#tmrFIRST_FROM_ISR_COMMAND
 ( ( 
Ba£Ty³_t
 ) 6 )

	)

64 
	#tmrCOMMAND_START_FROM_ISR
 ( ( 
Ba£Ty³_t
 ) 6 )

	)

65 
	#tmrCOMMAND_RESET_FROM_ISR
 ( ( 
Ba£Ty³_t
 ) 7 )

	)

66 
	#tmrCOMMAND_STOP_FROM_ISR
 ( ( 
Ba£Ty³_t
 ) 8 )

	)

67 
	#tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
 ( ( 
Ba£Ty³_t
 ) 9 )

	)

76 * 
	tTim”HªdË_t
;

81 (*
Tim”C®lbackFunùiÚ_t
)Ğ
	tTim”HªdË_t
 
	txTim”
 );

87 (*
P’dedFunùiÚ_t
)Ğ*, 
	tušt32_t
 );

226 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

227 
Tim”HªdË_t
 
xTim”C»©e
ĞcÚ¡ * cÚ¡ 
pcTim”Name
,

228 cÚ¡ 
TickTy³_t
 
xTim”P”iodInTicks
,

229 cÚ¡ 
UBa£Ty³_t
 
uxAutoR–ßd
,

230 * cÚ¡ 
pvTim”ID
,

231 
Tim”C®lbackFunùiÚ_t
 
pxC®lbackFunùiÚ
 ) 
PRIVILEGED_FUNCTION
;

356 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

357 
Tim”HªdË_t
 
xTim”C»©eStic
ĞcÚ¡ * cÚ¡ 
pcTim”Name
,

358 cÚ¡ 
TickTy³_t
 
xTim”P”iodInTicks
,

359 cÚ¡ 
UBa£Ty³_t
 
uxAutoR–ßd
,

360 * cÚ¡ 
pvTim”ID
,

361 
Tim”C®lbackFunùiÚ_t
 
pxC®lbackFunùiÚ
,

362 
SticTim”_t
 *
pxTim”Bufãr
 ) 
PRIVILEGED_FUNCTION
;

385 *
pvTim”G‘Tim”ID
ĞcÚ¡ 
Tim”HªdË_t
 
xTim”
 ) 
PRIVILEGED_FUNCTION
;

406 
vTim”S‘Tim”ID
Ğ
Tim”HªdË_t
 
xTim”
, *
pvNewID
 ) 
PRIVILEGED_FUNCTION
;

443 
Ba£Ty³_t
 
xTim”IsTim”Aùive
Ğ
Tim”HªdË_t
 
xTim”
 ) 
PRIVILEGED_FUNCTION
;

451 
TaskHªdË_t
 
xTim”G‘Tim”D«mÚTaskHªdË
Ğè
PRIVILEGED_FUNCTION
;

503 
	#xTim”S¹
Ğ
xTim”
, 
xTicksToWa™
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_START
, ( 
	`xTaskG‘TickCouÁ
(è), 
NULL
, ( xTicksToWa™ ) )

	)

545 
	#xTim”Stİ
Ğ
xTim”
, 
xTicksToWa™
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_STOP
, 0U, 
NULL
, ( xTicksToWa™ ) )

	)

625 
	#xTim”ChªgeP”iod
Ğ
xTim”
, 
xNewP”iod
, 
xTicksToWa™
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_CHANGE_PERIOD
, ( xNewP”iod ), 
NULL
, ( xTicksToWa™ ) )

	)

663 
	#xTim”D–‘e
Ğ
xTim”
, 
xTicksToWa™
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_DELETE
, 0U, 
NULL
, ( xTicksToWa™ ) )

	)

787 
	#xTim”Re£t
Ğ
xTim”
, 
xTicksToWa™
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_RESET
, ( 
	`xTaskG‘TickCouÁ
(è), 
NULL
, ( xTicksToWa™ ) )

	)

873 
	#xTim”S¹FromISR
Ğ
xTim”
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_START_FROM_ISR
, ( 
	`xTaskG‘TickCouÁFromISR
(è), (…xHigh”PriÜ™yTaskWok’ ), 0U )

	)

936 
	#xTim”StİFromISR
Ğ
xTim”
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_STOP_FROM_ISR
, 0, (…xHigh”PriÜ™yTaskWok’ ), 0U )

	)

1009 
	#xTim”ChªgeP”iodFromISR
Ğ
xTim”
, 
xNewP”iod
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
, ( xNewP”iod ), (…xHigh”PriÜ™yTaskWok’ ), 0U )

	)

1095 
	#xTim”Re£tFromISR
Ğ
xTim”
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_RESET_FROM_ISR
, ( 
	`xTaskG‘TickCouÁFromISR
(è), (…xHigh”PriÜ™yTaskWok’ ), 0U )

	)

1186 
Ba£Ty³_t
 
xTim”P’dFunùiÚC®lFromISR
Ğ
P’dedFunùiÚ_t
 
xFunùiÚToP’d
, *
pvP¬am‘”1
, 
ušt32_t
 
ulP¬am‘”2
, Ba£Ty³_ˆ*
pxHigh”PriÜ™yTaskWok’
 ) 
PRIVILEGED_FUNCTION
;

1220 
Ba£Ty³_t
 
xTim”P’dFunùiÚC®l
Ğ
P’dedFunùiÚ_t
 
xFunùiÚToP’d
, *
pvP¬am‘”1
, 
ušt32_t
 
ulP¬am‘”2
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1231 cÚ¡ * 
pcTim”G‘Name
Ğ
Tim”HªdË_t
 
xTim”
 ) 
PRIVILEGED_FUNCTION
;

1242 
TickTy³_t
 
xTim”G‘P”iod
Ğ
Tim”HªdË_t
 
xTim”
 ) 
PRIVILEGED_FUNCTION
;

1257 
TickTy³_t
 
xTim”G‘ExpœyTime
Ğ
Tim”HªdË_t
 
xTim”
 ) 
PRIVILEGED_FUNCTION
;

1263 
Ba£Ty³_t
 
xTim”C»©eTim”Task
Ğè
PRIVILEGED_FUNCTION
;

1264 
Ba£Ty³_t
 
xTim”G’”icCommªd
Ğ
Tim”HªdË_t
 
xTim”
, cÚ¡ Ba£Ty³_ˆ
xCommªdID
, cÚ¡ 
TickTy³_t
 
xO±iÚ®V®ue
, Ba£Ty³_ˆ* cÚ¡ 
pxHigh”PriÜ™yTaskWok’
, cÚ¡ TickTy³_ˆ
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1266 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1267 
vTim”S‘Tim”Numb”
Ğ
Tim”HªdË_t
 
xTim”
, 
UBa£Ty³_t
 
uxTim”Numb”
 ) 
PRIVILEGED_FUNCTION
;

1268 
UBa£Ty³_t
 
uxTim”G‘Tim”Numb”
Ğ
Tim”HªdË_t
 
xTim”
 ) 
PRIVILEGED_FUNCTION
;

1271 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\list.c

29 
	~<¡dlib.h
>

30 
	~"F»eRTOS.h
"

31 
	~"li¡.h
"

37 
	$vLi¡In™Ÿli£
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
 )

42 
pxLi¡
->
pxIndex
 = ( 
Li¡I‹m_t
 * ) &ĞpxLi¡->
xLi¡End
 );

46 
pxLi¡
->
xLi¡End
.
xI‹mV®ue
 = 
pÜtMAX_DELAY
;

50 
pxLi¡
->
xLi¡End
.
pxNext
 = ( 
Li¡I‹m_t
 * ) &(…xList->xListEnd );

51 
pxLi¡
->
xLi¡End
.
pxP»vious
 = ( 
Li¡I‹m_t
 * ) &(…xList->xListEnd );

53 
pxLi¡
->
uxNumb”OfI‹ms
 = ( 
UBa£Ty³_t
 ) 0U;

57 
	`li¡SET_LIST_INTEGRITY_CHECK_1_VALUE
Ğ
pxLi¡
 );

58 
	`li¡SET_LIST_INTEGRITY_CHECK_2_VALUE
Ğ
pxLi¡
 );

59 
	}
}

62 
	$vLi¡In™Ÿli£I‹m
Ğ
Li¡I‹m_t
 * cÚ¡ 
pxI‹m
 )

65 
pxI‹m
->
pvCÚš”
 = 
NULL
;

69 
	`li¡SET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE
Ğ
pxI‹m
 );

70 
	`li¡SET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE
Ğ
pxI‹m
 );

71 
	}
}

74 
	$vLi¡In£¹End
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
, 
Li¡I‹m_t
 * cÚ¡ 
pxNewLi¡I‹m
 )

76 
Li¡I‹m_t
 * cÚ¡ 
pxIndex
 = 
pxLi¡
->pxIndex;

81 
	`li¡TEST_LIST_INTEGRITY
Ğ
pxLi¡
 );

82 
	`li¡TEST_LIST_ITEM_INTEGRITY
Ğ
pxNewLi¡I‹m
 );

87 
pxNewLi¡I‹m
->
pxNext
 = 
pxIndex
;

88 
pxNewLi¡I‹m
->
pxP»vious
 = 
pxIndex
->pxPrevious;

91 
	`mtCOVERAGE_TEST_DELAY
();

93 
pxIndex
->
pxP»vious
->
pxNext
 = 
pxNewLi¡I‹m
;

94 
pxIndex
->
pxP»vious
 = 
pxNewLi¡I‹m
;

97 
pxNewLi¡I‹m
->
pvCÚš”
 = ( * ) 
pxLi¡
;

99 Ğ
pxLi¡
->
uxNumb”OfI‹ms
 )++;

100 
	}
}

103 
	$vLi¡In£¹
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
, 
Li¡I‹m_t
 * cÚ¡ 
pxNewLi¡I‹m
 )

105 
Li¡I‹m_t
 *
pxI‹¿tÜ
;

106 cÚ¡ 
TickTy³_t
 
xV®ueOfIn£¹iÚ
 = 
pxNewLi¡I‹m
->
xI‹mV®ue
;

111 
	`li¡TEST_LIST_INTEGRITY
Ğ
pxLi¡
 );

112 
	`li¡TEST_LIST_ITEM_INTEGRITY
Ğ
pxNewLi¡I‹m
 );

122 ifĞ
xV®ueOfIn£¹iÚ
 =ğ
pÜtMAX_DELAY
 )

124 
pxI‹¿tÜ
 = 
pxLi¡
->
xLi¡End
.
pxP»vious
;

150  
pxI‹¿tÜ
 = ( 
Li¡I‹m_t
 * ) &Ğ
pxLi¡
->
xLi¡End
 );…xI‹¿tÜ->
pxNext
->
xI‹mV®ue
 <ğ
xV®ueOfIn£¹iÚ
;…xIterator =…xIterator->pxNext )

157 
pxNewLi¡I‹m
->
pxNext
 = 
pxI‹¿tÜ
->pxNext;

158 
pxNewLi¡I‹m
->
pxNext
->
pxP»vious
 =…xNewListItem;

159 
pxNewLi¡I‹m
->
pxP»vious
 = 
pxI‹¿tÜ
;

160 
pxI‹¿tÜ
->
pxNext
 = 
pxNewLi¡I‹m
;

164 
pxNewLi¡I‹m
->
pvCÚš”
 = ( * ) 
pxLi¡
;

166 Ğ
pxLi¡
->
uxNumb”OfI‹ms
 )++;

167 
	}
}

170 
UBa£Ty³_t
 
	$uxLi¡Remove
Ğ
Li¡I‹m_t
 * cÚ¡ 
pxI‹mToRemove
 )

174 
Li¡_t
 * cÚ¡ 
pxLi¡
 = ( Li¡_ˆ* ) 
pxI‹mToRemove
->
pvCÚš”
;

176 
pxI‹mToRemove
->
pxNext
->
pxP»vious
 =…xItemToRemove->pxPrevious;

177 
pxI‹mToRemove
->
pxP»vious
->
pxNext
 =…xItemToRemove->pxNext;

180 
	`mtCOVERAGE_TEST_DELAY
();

183 ifĞ
pxLi¡
->
pxIndex
 =ğ
pxI‹mToRemove
 )

185 
pxLi¡
->
pxIndex
 = 
pxI‹mToRemove
->
pxP»vious
;

189 
	`mtCOVERAGE_TEST_MARKER
();

192 
pxI‹mToRemove
->
pvCÚš”
 = 
NULL
;

193 Ğ
pxLi¡
->
uxNumb”OfI‹ms
 )--;

195  
pxLi¡
->
uxNumb”OfI‹ms
;

196 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\portable\GCC\ARM_CM4F\port.c

33 
	~"F»eRTOS.h
"

34 
	~"sk.h
"

36 #iâdeà
__VFP_FP__


37 #”rÜ 
This
 
pÜt
 
ÿn
 
Úly
 
be
 
u£d
 
wh’
 
the
 
´ojeù
 
İtiÚs
 
¬e
 
cÚfigu»d
 
to
 
’abË
 
h¬dw¬e
 
æßtšg
 
pošt
 
suµÜt
.

40 #iâdeà
cÚfigSYSTICK_CLOCK_HZ


41 
	#cÚfigSYSTICK_CLOCK_HZ
 
cÚfigCPU_CLOCK_HZ


	)

43 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

47 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

51 
	#pÜtNVIC_SYSTICK_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e010 ) )

	)

52 
	#pÜtNVIC_SYSTICK_LOAD_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e014 ) )

	)

53 
	#pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e018 ) )

	)

54 
	#pÜtNVIC_SYSPRI2_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed20 ) )

	)

56 
	#pÜtNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

57 
	#pÜtNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

58 
	#pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

59 
	#pÜtNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

60 
	#pÜtNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

64 
	#pÜtCPUID
 ( * ( ( vŞ©
ušt32_t
 * ) 0xE000ed00 ) )

	)

65 
	#pÜtCORTEX_M7_r0p1_ID
 ( 0x410FC271UL )

	)

66 
	#pÜtCORTEX_M7_r0p0_ID
 ( 0x410FC270UL )

	)

68 
	#pÜtNVIC_PENDSV_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

69 
	#pÜtNVIC_SYSTICK_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

72 
	#pÜtFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

73 
	#pÜtNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

74 
	#pÜtAIRCR_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xE000ED0C ) )

	)

75 
	#pÜtMAX_8_BIT_VALUE
 ( ( 
ušt8_t
 ) 0xfà)

	)

76 
	#pÜtTOP_BIT_OF_BYTE
 ( ( 
ušt8_t
 ) 0x80 )

	)

77 
	#pÜtMAX_PRIGROUP_BITS
 ( ( 
ušt8_t
 ) 7 )

	)

78 
	#pÜtPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

79 
	#pÜtPRIGROUP_SHIFT
 ( 8UL )

	)

82 
	#pÜtVECTACTIVE_MASK
 ( 0xFFUL )

	)

85 
	#pÜtFPCCR
 ( ( vŞ©
ušt32_t
 * ) 0xe000ef34 )

	)

86 
	#pÜtASPEN_AND_LSPEN_BITS
 ( 0x3UL << 30UL )

	)

89 
	#pÜtINITIAL_XPSR
 ( 0x01000000 )

	)

90 
	#pÜtINITIAL_EXC_RETURN
 ( 0xfffffffd )

	)

93 
	#pÜtMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

97 
	#pÜtSTART_ADDRESS_MASK
 ( ( 
SckTy³_t
 ) 0xffffffãUL )

	)

102 
	#pÜtMISSED_COUNTS_FACTOR
 ( 45UL )

	)

107 #ifdeà
cÚfigTASK_RETURN_ADDRESS


108 
	#pÜtTASK_RETURN_ADDRESS
 
cÚfigTASK_RETURN_ADDRESS


	)

110 
	#pÜtTASK_RETURN_ADDRESS
 
´vTaskEx™E¼Ü


	)

118 
vPÜtS‘upTim”IÁ”ru±
( );

123 
	$xPÜtP’dSVHªdËr
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

124 
	`xPÜtSysTickHªdËr
( );

125 
	$vPÜtSVCHªdËr
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

130 
	$´vPÜtS¹Fœ¡Task
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

135 
	$vPÜtEÇbËVFP
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

140 
	`´vTaskEx™E¼Ü
( );

146 
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
 = 0xaaaaaaaa;

151 #ifĞ
cÚfigUSE_TICKLESS_IDLE
 == 1 )

152 
ušt32_t
 
ulTim”CouÁsFÜOÃTick
 = 0;

159 #ifĞ
cÚfigUSE_TICKLESS_IDLE
 == 1 )

160 
ušt32_t
 
xMaximumPossibËSuµ»s£dTicks
 = 0;

167 #ifĞ
cÚfigUSE_TICKLESS_IDLE
 == 1 )

168 
ušt32_t
 
ulStİ³dTim”Com³n§tiÚ
 = 0;

176 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

177 
ušt8_t
 
ucMaxSysC®lPriÜ™y
 = 0;

178 
ušt32_t
 
ulMaxPRIGROUPV®ue
 = 0;

179 cÚ¡ vŞ©
ušt8_t
 * cÚ¡ 
pcIÁ”ru±PriÜ™yRegi¡”s
 = ( cÚ¡ vŞ©ušt8_ˆ* cÚ¡ ) 
pÜtNVIC_IP_REGISTERS_OFFSET_16
;

187 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

194 
pxTİOfSck
--;

196 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

197 
pxTİOfSck
--;

198 *
pxTİOfSck
 = ( ( 
SckTy³_t
 ) 
pxCode
 ) & 
pÜtSTART_ADDRESS_MASK
;

199 
pxTİOfSck
--;

200 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtTASK_RETURN_ADDRESS
;

203 
pxTİOfSck
 -= 5;

204 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

208 
pxTİOfSck
--;

209 *
pxTİOfSck
 = 
pÜtINITIAL_EXC_RETURN
;

211 
pxTİOfSck
 -= 8;

213  
pxTİOfSck
;

214 
	}
}

217 
	$´vTaskEx™E¼Ü
( )

219 vŞ©
ušt32_t
 
ulDummy
 = 0;

227 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == ~0UL );

228 
	`pÜtDISABLE_INTERRUPTS
();

229  
ulDummy
 == 0 )

239 
	}
}

242 
	$vPÜtSVCHªdËr
( )

244 
__asm
 volatile (

258 
	}
}

261 
	$´vPÜtS¹Fœ¡Task
( )

267 
__asm
 volatile(

281 
	}
}

287 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

291 
	`cÚfigASSERT
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 );

296 
	`cÚfigASSERT
Ğ
pÜtCPUID
 !ğ
pÜtCORTEX_M7_r0p1_ID
 );

297 
	`cÚfigASSERT
Ğ
pÜtCPUID
 !ğ
pÜtCORTEX_M7_r0p0_ID
 );

299 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

301 vŞ©
ušt32_t
 
ulOrigš®PriÜ™y
;

302 vŞ©
ušt8_t
 * cÚ¡ 
pucFœ¡U£rPriÜ™yRegi¡”
 = ( vŞ©ušt8_ˆ* cÚ¡ ) ( 
pÜtNVIC_IP_REGISTERS_OFFSET_16
 + 
pÜtFIRST_USER_INTERRUPT_NUMBER
 );

303 vŞ©
ušt8_t
 
ucMaxPriÜ™yV®ue
;

311 
ulOrigš®PriÜ™y
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

315 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
pÜtMAX_8_BIT_VALUE
;

318 
ucMaxPriÜ™yV®ue
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

321 
ucMaxSysC®lPriÜ™y
 = 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPriÜ™yV®ue
;

325 
ulMaxPRIGROUPV®ue
 = 
pÜtMAX_PRIGROUP_BITS
;

326  ( 
ucMaxPriÜ™yV®ue
 & 
pÜtTOP_BIT_OF_BYTE
 ) ==…ortTOP_BIT_OF_BYTE )

328 
ulMaxPRIGROUPV®ue
--;

329 
ucMaxPriÜ™yV®ue
 <<ğĞ
ušt8_t
 ) 0x01;

332 #ifdeà
__NVIC_PRIO_BITS


337 
	`cÚfigASSERT
ĞĞ
pÜtMAX_PRIGROUP_BITS
 - 
ulMaxPRIGROUPV®ue
 ) =ğ
__NVIC_PRIO_BITS
 );

341 #ifdeà
cÚfigPRIO_BITS


346 
	`cÚfigASSERT
ĞĞ
pÜtMAX_PRIGROUP_BITS
 - 
ulMaxPRIGROUPV®ue
 ) =ğ
cÚfigPRIO_BITS
 );

352 
ulMaxPRIGROUPV®ue
 <<ğ
pÜtPRIGROUP_SHIFT
;

353 
ulMaxPRIGROUPV®ue
 &ğ
pÜtPRIORITY_GROUP_MASK
;

357 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
ulOrigš®PriÜ™y
;

362 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_PENDSV_PRI
;

363 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_SYSTICK_PRI
;

367 
	`vPÜtS‘upTim”IÁ”ru±
();

370 
uxCr™iÿlNe¡šg
 = 0;

373 
	`vPÜtEÇbËVFP
();

376 *Ğ
pÜtFPCCR
 ) |ğ
pÜtASPEN_AND_LSPEN_BITS
;

379 
	`´vPÜtS¹Fœ¡Task
();

387 
	`vTaskSw™chCÚ‹xt
();

388 
	`´vTaskEx™E¼Ü
();

392 
	}
}

395 
	$vPÜtEndScheduËr
( )

399 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

400 
	}
}

403 
	$vPÜtEÁ”Cr™iÿl
( )

405 
	`pÜtDISABLE_INTERRUPTS
();

406 
uxCr™iÿlNe¡šg
++;

413 ifĞ
uxCr™iÿlNe¡šg
 == 1 )

415 
	`cÚfigASSERT
ĞĞ
pÜtNVIC_INT_CTRL_REG
 & 
pÜtVECTACTIVE_MASK
 ) == 0 );

417 
	}
}

420 
	$vPÜtEx™Cr™iÿl
( )

422 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

423 
uxCr™iÿlNe¡šg
--;

424 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

426 
	`pÜtENABLE_INTERRUPTS
();

428 
	}
}

431 
	$xPÜtP’dSVHªdËr
( )

435 
__asm
 volatile

472 #ifdeà
WORKAROUND_PMU_CM001


473 #ià
WORKAROUND_PMU_CM001
 == 1

483 ::"i"(
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
)

485 
	}
}

488 
	$xPÜtSysTickHªdËr
( )

494 
	`pÜtDISABLE_INTERRUPTS
();

497 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

501 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

504 
	`pÜtENABLE_INTERRUPTS
();

505 
	}
}

508 #ifĞ
cÚfigUSE_TICKLESS_IDLE
 == 1 )

510 
__©Œibu‹__
((
w—k
)è
	$vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

512 
ušt32_t
 
ulR–ßdV®ue
, 
ulCom¶‘eTickP”iods
, 
ulCom¶‘edSysTickDeüem’ts
;

513 
TickTy³_t
 
xModifŸbËIdËTime
;

516 ifĞ
xEx³ùedIdËTime
 > 
xMaximumPossibËSuµ»s£dTicks
 )

518 
xEx³ùedIdËTime
 = 
xMaximumPossibËSuµ»s£dTicks
;

525 
pÜtNVIC_SYSTICK_CTRL_REG
 &ğ~
pÜtNVIC_SYSTICK_ENABLE_BIT
;

530 
ulR–ßdV®ue
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTim”CouÁsFÜOÃTick
 * ( 
xEx³ùedIdËTime
 - 1UL ) );

531 ifĞ
ulR–ßdV®ue
 > 
ulStİ³dTim”Com³n§tiÚ
 )

533 
ulR–ßdV®ue
 -ğ
ulStİ³dTim”Com³n§tiÚ
;

538 
__asm
 volatile( "cpsid i" ::: "memory" );

539 
__asm
 volatile( "dsb" );

540 
__asm
 volatile( "isb" );

544 ifĞ
	`eTaskCÚfœmSË•ModeStus
(è=ğ
eAbÜtSË•
 )

548 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

551 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

555 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

559 
__asm
 volatile( "cpsie i" ::: "memory" );

564 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulR–ßdV®ue
;

568 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

571 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

578 
xModifŸbËIdËTime
 = 
xEx³ùedIdËTime
;

579 
	`cÚfigPRE_SLEEP_PROCESSING
Ğ
xModifŸbËIdËTime
 );

580 ifĞ
xModifŸbËIdËTime
 > 0 )

582 
__asm
 volatile( "dsb" ::: "memory" );

583 
__asm
 volatile( "wfi" );

584 
__asm
 volatile( "isb" );

586 
	`cÚfigPOST_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

591 
__asm
 volatile( "cpsie i" ::: "memory" );

592 
__asm
 volatile( "dsb" );

593 
__asm
 volatile( "isb" );

599 
__asm
 volatile( "cpsid i" ::: "memory" );

600 
__asm
 volatile( "dsb" );

601 
__asm
 volatile( "isb" );

610 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
pÜtNVIC_SYSTICK_CLK_BIT
 | 
pÜtNVIC_SYSTICK_INT_BIT
 );

617 ifĞĞ
pÜtNVIC_SYSTICK_CTRL_REG
 & 
pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

619 
ušt32_t
 
ulC®cuÏ‹dLßdV®ue
;

625 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL ) - ( 
ulR–ßdV®ue
 - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 );

630 ifĞĞ
ulC®cuÏ‹dLßdV®ue
 < 
ulStİ³dTim”Com³n§tiÚ
 ) || ( ulC®cuÏ‹dLßdV®u> 
ulTim”CouÁsFÜOÃTick
 ) )

632 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL );

635 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulC®cuÏ‹dLßdV®ue
;

640 
ulCom¶‘eTickP”iods
 = 
xEx³ùedIdËTime
 - 1UL;

648 
ulCom¶‘edSysTickDeüem’ts
 = ( 
xEx³ùedIdËTime
 * 
ulTim”CouÁsFÜOÃTick
 ) - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

652 
ulCom¶‘eTickP”iods
 = 
ulCom¶‘edSysTickDeüem’ts
 / 
ulTim”CouÁsFÜOÃTick
;

656 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom¶‘eTickP”iods
 + 1UL ) * 
ulTim”CouÁsFÜOÃTick
 ) - 
ulCom¶‘edSysTickDeüem’ts
;

662 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

663 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

664 
	`vTaskS‹pTick
Ğ
ulCom¶‘eTickP”iods
 );

665 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

668 
__asm
 volatile( "cpsie i" ::: "memory" );

670 
	}
}

679 
__©Œibu‹__
(Ğ
w—k
 )è
	$vPÜtS‘upTim”IÁ”ru±
( )

682 #ifĞ
cÚfigUSE_TICKLESS_IDLE
 == 1 )

684 
ulTim”CouÁsFÜOÃTick
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 );

685 
xMaximumPossibËSuµ»s£dTicks
 = 
pÜtMAX_24_BIT_NUMBER
 / 
ulTim”CouÁsFÜOÃTick
;

686 
ulStİ³dTim”Com³n§tiÚ
 = 
pÜtMISSED_COUNTS_FACTOR
 / ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigSYSTICK_CLOCK_HZ
 );

691 
pÜtNVIC_SYSTICK_CTRL_REG
 = 0UL;

692 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

695 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

696 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
pÜtNVIC_SYSTICK_CLK_BIT
 | 
pÜtNVIC_SYSTICK_INT_BIT
 | 
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

697 
	}
}

701 
	$vPÜtEÇbËVFP
( )

703 
__asm
 volatile

712 
	}
}

715 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

717 
	$vPÜtV®id©eIÁ”ru±PriÜ™y
( )

719 
ušt32_t
 
ulCu¼’tIÁ”ru±
;

720 
ušt8_t
 
ucCu¼’tPriÜ™y
;

723 
__asm
 vŞ©eĞ"mr %0, ip¤" : "ô"Ğ
ulCu¼’tIÁ”ru±
 ) :: "memory" );

726 ifĞ
ulCu¼’tIÁ”ru±
 >ğ
pÜtFIRST_USER_INTERRUPT_NUMBER
 )

729 
ucCu¼’tPriÜ™y
 = 
pcIÁ”ru±PriÜ™yRegi¡”s
[ 
ulCu¼’tIÁ”ru±
 ];

754 
	`cÚfigASSERT
Ğ
ucCu¼’tPriÜ™y
 >ğ
ucMaxSysC®lPriÜ™y
 );

770 
	`cÚfigASSERT
ĞĞ
pÜtAIRCR_REG
 & 
pÜtPRIORITY_GROUP_MASK
 ) <ğ
ulMaxPRIGROUPV®ue
 );

771 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\portable\GCC\ARM_CM4F\portmacro.h

29 #iâdeà
PORTMACRO_H


30 
	#PORTMACRO_H


	)

32 #ifdeà
__ılu¥lus


47 
	#pÜtCHAR
 

	)

48 
	#pÜtFLOAT
 

	)

49 
	#pÜtDOUBLE
 

	)

50 
	#pÜtLONG
 

	)

51 
	#pÜtSHORT
 

	)

52 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

53 
	#pÜtBASE_TYPE
 

	)

55 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

56 
	tBa£Ty³_t
;

57 
	tUBa£Ty³_t
;

59 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

60 
ušt16_t
 
	tTickTy³_t
;

61 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

63 
ušt32_t
 
	tTickTy³_t
;

64 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

68 
	#pÜtTICK_TYPE_IS_ATOMIC
 1

	)

73 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

74 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

75 
	#pÜtBYTE_ALIGNMENT
 8

	)

79 
	#pÜtYIELD
() \

82 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
; \

86 
__asm
 volatile( "dsb" ::: "memory" ); \

87 
__asm
 volatile( "isb" ); \

88 }

	)

90 
	#pÜtNVIC_INT_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed04 ) )

	)

91 
	#pÜtNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

92 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed !ğ
pdFALSE
 ) 
	`pÜtYIELD
()

	)

93 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

97 
vPÜtEÁ”Cr™iÿl
( );

98 
vPÜtEx™Cr™iÿl
( );

99 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtRai£BASEPRI
()

	)

100 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vPÜtS‘BASEPRI
(x)

	)

101 
	#pÜtDISABLE_INTERRUPTS
(è
	`vPÜtRai£BASEPRI
()

	)

102 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtS‘BASEPRI
(0)

	)

103 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

104 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

111 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

112 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

116 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


117 
vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

118 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 ) 
	`vPÜtSuµ»ssTicksAndSË•
ĞxEx³ùedIdËTim)

	)

123 #iâdeà
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION


124 
	#cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 1

	)

127 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

130 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
šlše
 
ušt8_t
 
ucPÜtCouÁL—dšgZ”os
Ğ
ušt32_t
 
ulB™m­
 )

132 
ušt8_t
 
	gucR‘uº
;

134 
__asm
 vŞ©Ğ"şz %0, %1" : "ô" ( 
ucR‘uº
 ) : "r" ( 
ulB™m­
 ) : "memory" );

135  
	gucR‘uº
;

139 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

140 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

144 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

145 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

149 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31UL - ( 
ušt32_t
 ) 
	`ucPÜtCouÁL—dšgZ”os
ĞĞuxR—dyPriÜ™› èè)

	)

155 #ifdeà
cÚfigASSERT


156 
vPÜtV®id©eIÁ”ru±PriÜ™y
( );

157 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`vPÜtV®id©eIÁ”ru±PriÜ™y
()

	)

161 
	#pÜtNOP
()

	)

163 
	#pÜtINLINE
 
__šlše


	)

165 #iâdeà
pÜtFORCE_INLINE


166 
	#pÜtFORCE_INLINE
 
šlše
 
	`__©Œibu‹__
(Ğ
®ways_šlše
))

	)

169 
pÜtFORCE_INLINE
 
Ba£Ty³_t
 
xPÜtIsInsideIÁ”ru±
( )

171 
ušt32_t
 
	gulCu¼’tIÁ”ru±
;

172 
Ba£Ty³_t
 
	gxR‘uº
;

175 
__asm
 vŞ©eĞ"mr %0, ip¤" : "ô"Ğ
ulCu¼’tIÁ”ru±
 ) :: "memory" );

177 ifĞ
	gulCu¼’tIÁ”ru±
 == 0 )

179 
xR‘uº
 = 
pdFALSE
;

183 
	gxR‘uº
 = 
pdTRUE
;

186  
	gxR‘uº
;

191 
pÜtFORCE_INLINE
 
vPÜtRai£BASEPRI
( )

193 
ušt32_t
 
	gulNewBASEPRI
;

195 
__asm
 volatile

201 :"ô" (
ulNewBASEPRI
è: "i" ( 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) : "memory"

207 
pÜtFORCE_INLINE
 
ušt32_t
 
ulPÜtRai£BASEPRI
( )

209 
ušt32_t
 
	gulOrigš®BASEPRI
, 
	gulNewBASEPRI
;

211 
__asm
 volatile

218 :"ô" (
ulOrigš®BASEPRI
), "ô" (
	gulNewBASEPRI
è: "i" ( 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) : "memory"

223  
	gulOrigš®BASEPRI
;

227 
pÜtFORCE_INLINE
 
vPÜtS‘BASEPRI
Ğ
ušt32_t
 
ulNewMaskV®ue
 )

229 
__asm
 volatile

231 " m¤ ba£´i, %0 " :: "r" ( 
ulNewMaskV®ue
 ) : "memory"

237 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\portable\MemMang\heap_4.c

36 
	~<¡dlib.h
>

41 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

43 
	~"F»eRTOS.h
"

44 
	~"sk.h
"

46 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


48 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 0 )

49 #”rÜ 
This
 
fe
 
mu¡
 
nÙ
 
be
 
u£d
 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 
is
 0

53 
	#h—pMINIMUM_BLOCK_SIZE
 ( ( 
size_t
 ) ( 
xH—pSŒuùSize
 << 1 ) )

	)

56 
	#h—pBITS_PER_BYTE
 ( ( 
size_t
 ) 8 )

	)

59 #ifĞ
cÚfigAPPLICATION_ALLOCATED_HEAP
 == 1 )

62 
ušt8_t
 
ucH—p
[ 
cÚfigTOTAL_HEAP_SIZE
 ];

64 
ušt8_t
 
	gucH—p
[ 
cÚfigTOTAL_HEAP_SIZE
 ];

69 
	sA_BLOCK_LINK


71 
A_BLOCK_LINK
 *
	mpxNextF»eBlock
;

72 
size_t
 
	mxBlockSize
;

73 } 
	tBlockLšk_t
;

83 
´vIn£¹BlockIÁoF»eLi¡
Ğ
BlockLšk_t
 *
pxBlockToIn£¹
 );

89 
´vH—pIn™
( );

95 cÚ¡ 
size_t
 
	gxH—pSŒuùSize
 = ( Ğ
BlockLšk_t
 ) + ( ( size_ˆèĞ
pÜtBYTE_ALIGNMENT
 - 1 ) ) ) & ~ĞĞsize_ˆè
pÜtBYTE_ALIGNMENT_MASK
 );

98 
BlockLšk_t
 
	gxS¹
, *
	gpxEnd
 = 
NULL
;

102 
size_t
 
	gxF»eBy‹sRemaššg
 = 0U;

103 
size_t
 
	gxMšimumEv”F»eBy‹sRemaššg
 = 0U;

109 
size_t
 
	gxBlockAÎoÿ‹dB™
 = 0;

113 *
	$pvPÜtM®loc
Ğ
size_t
 
xWª‹dSize
 )

115 
BlockLšk_t
 *
pxBlock
, *
pxP»viousBlock
, *
pxNewBlockLšk
;

116 *
pvR‘uº
 = 
NULL
;

118 
	`vTaskSu¥’dAÎ
();

122 ifĞ
pxEnd
 =ğ
NULL
 )

124 
	`´vH—pIn™
();

128 
	`mtCOVERAGE_TEST_MARKER
();

135 ifĞĞ
xWª‹dSize
 & 
xBlockAÎoÿ‹dB™
 ) == 0 )

139 ifĞ
xWª‹dSize
 > 0 )

141 
xWª‹dSize
 +ğ
xH—pSŒuùSize
;

145 ifĞĞ
xWª‹dSize
 & 
pÜtBYTE_ALIGNMENT_MASK
 ) != 0x00 )

148 
xWª‹dSize
 +ğĞ
pÜtBYTE_ALIGNMENT
 - ( xWª‹dSiz& 
pÜtBYTE_ALIGNMENT_MASK
 ) );

149 
	`cÚfigASSERT
ĞĞ
xWª‹dSize
 & 
pÜtBYTE_ALIGNMENT_MASK
 ) == 0 );

153 
	`mtCOVERAGE_TEST_MARKER
();

158 
	`mtCOVERAGE_TEST_MARKER
();

161 ifĞĞ
xWª‹dSize
 > 0 ) && ( xWª‹dSiz<ğ
xF»eBy‹sRemaššg
 ) )

165 
pxP»viousBlock
 = &
xS¹
;

166 
pxBlock
 = 
xS¹
.
pxNextF»eBlock
;

167  ( 
pxBlock
->
xBlockSize
 < 
xWª‹dSize
 ) && (…xBlock->
pxNextF»eBlock
 !ğ
NULL
 ) )

169 
pxP»viousBlock
 = 
pxBlock
;

170 
pxBlock
 =…xBlock->
pxNextF»eBlock
;

175 ifĞ
pxBlock
 !ğ
pxEnd
 )

179 
pvR‘uº
 = ( * ) ( ( ( 
ušt8_t
 * ) 
pxP»viousBlock
->
pxNextF»eBlock
 ) + 
xH—pSŒuùSize
 );

183 
pxP»viousBlock
->
pxNextF»eBlock
 = 
pxBlock
->pxNextFreeBlock;

187 ifĞĞ
pxBlock
->
xBlockSize
 - 
xWª‹dSize
 ) > 
h—pMINIMUM_BLOCK_SIZE
 )

193 
pxNewBlockLšk
 = ( * ) ( ( ( 
ušt8_t
 * ) 
pxBlock
 ) + 
xWª‹dSize
 );

194 
	`cÚfigASSERT
ĞĞĞĞ
size_t
 ) 
pxNewBlockLšk
 ) & 
pÜtBYTE_ALIGNMENT_MASK
 ) == 0 );

198 
pxNewBlockLšk
->
xBlockSize
 = 
pxBlock
->xBlockSiz- 
xWª‹dSize
;

199 
pxBlock
->
xBlockSize
 = 
xWª‹dSize
;

202 
	`´vIn£¹BlockIÁoF»eLi¡
Ğ
pxNewBlockLšk
 );

206 
	`mtCOVERAGE_TEST_MARKER
();

209 
xF»eBy‹sRemaššg
 -ğ
pxBlock
->
xBlockSize
;

211 ifĞ
xF»eBy‹sRemaššg
 < 
xMšimumEv”F»eBy‹sRemaššg
 )

213 
xMšimumEv”F»eBy‹sRemaššg
 = 
xF»eBy‹sRemaššg
;

217 
	`mtCOVERAGE_TEST_MARKER
();

222 
pxBlock
->
xBlockSize
 |ğ
xBlockAÎoÿ‹dB™
;

223 
pxBlock
->
pxNextF»eBlock
 = 
NULL
;

227 
	`mtCOVERAGE_TEST_MARKER
();

232 
	`mtCOVERAGE_TEST_MARKER
();

237 
	`mtCOVERAGE_TEST_MARKER
();

240 
	`ŒaûMALLOC
Ğ
pvR‘uº
, 
xWª‹dSize
 );

242 Ğè
	`xTaskResumeAÎ
();

244 #ifĞ
cÚfigUSE_MALLOC_FAILED_HOOK
 == 1 )

246 ifĞ
pvR‘uº
 =ğ
NULL
 )

248 
	`vAµliÿtiÚM®locFaedHook
( );

249 
	`vAµliÿtiÚM®locFaedHook
();

253 
	`mtCOVERAGE_TEST_MARKER
();

258 
	`cÚfigASSERT
ĞĞĞĞ
size_t
 ) 
pvR‘uº
 ) & ( size_ˆè
pÜtBYTE_ALIGNMENT_MASK
 ) == 0 );

259  
pvR‘uº
;

260 
	}
}

263 
	$vPÜtF»e
Ğ*
pv
 )

265 
ušt8_t
 *
puc
 = ( ušt8_ˆ* ) 
pv
;

266 
BlockLšk_t
 *
pxLšk
;

268 ifĞ
pv
 !ğ
NULL
 )

272 
puc
 -ğ
xH—pSŒuùSize
;

275 
pxLšk
 = ( * ) 
puc
;

278 
	`cÚfigASSERT
ĞĞ
pxLšk
->
xBlockSize
 & 
xBlockAÎoÿ‹dB™
 ) != 0 );

279 
	`cÚfigASSERT
Ğ
pxLšk
->
pxNextF»eBlock
 =ğ
NULL
 );

281 ifĞĞ
pxLšk
->
xBlockSize
 & 
xBlockAÎoÿ‹dB™
 ) != 0 )

283 ifĞ
pxLšk
->
pxNextF»eBlock
 =ğ
NULL
 )

287 
pxLšk
->
xBlockSize
 &ğ~
xBlockAÎoÿ‹dB™
;

289 
	`vTaskSu¥’dAÎ
();

292 
xF»eBy‹sRemaššg
 +ğ
pxLšk
->
xBlockSize
;

293 
	`ŒaûFREE
Ğ
pv
, 
pxLšk
->
xBlockSize
 );

294 
	`´vIn£¹BlockIÁoF»eLi¡
ĞĞĞ
BlockLšk_t
 * ) 
pxLšk
 ) );

296 Ğè
	`xTaskResumeAÎ
();

300 
	`mtCOVERAGE_TEST_MARKER
();

305 
	`mtCOVERAGE_TEST_MARKER
();

308 
	}
}

311 
size_t
 
	$xPÜtG‘F»eH—pSize
( )

313  
xF»eBy‹sRemaššg
;

314 
	}
}

317 
size_t
 
	$xPÜtG‘MšimumEv”F»eH—pSize
( )

319  
xMšimumEv”F»eBy‹sRemaššg
;

320 
	}
}

323 
	$vPÜtIn™Ÿli£Blocks
( )

326 
	}
}

329 
	$´vH—pIn™
( )

331 
BlockLšk_t
 *
pxFœ¡F»eBlock
;

332 
ušt8_t
 *
pucAligÃdH—p
;

333 
size_t
 
uxAdd»ss
;

334 
size_t
 
xTÙ®H—pSize
 = 
cÚfigTOTAL_HEAP_SIZE
;

337 
uxAdd»ss
 = ( 
size_t
 ) 
ucH—p
;

339 ifĞĞ
uxAdd»ss
 & 
pÜtBYTE_ALIGNMENT_MASK
 ) != 0 )

341 
uxAdd»ss
 +ğĞ
pÜtBYTE_ALIGNMENT
 - 1 );

342 
uxAdd»ss
 &ğ~ĞĞ
size_t
 ) 
pÜtBYTE_ALIGNMENT_MASK
 );

343 
xTÙ®H—pSize
 -ğ
uxAdd»ss
 - ( 
size_t
 ) 
ucH—p
;

346 
pucAligÃdH—p
 = ( 
ušt8_t
 * ) 
uxAdd»ss
;

350 
xS¹
.
pxNextF»eBlock
 = ( * ) 
pucAligÃdH—p
;

351 
xS¹
.
xBlockSize
 = ( 
size_t
 ) 0;

355 
uxAdd»ss
 = ( ( 
size_t
 ) 
pucAligÃdH—p
 ) + 
xTÙ®H—pSize
;

356 
uxAdd»ss
 -ğ
xH—pSŒuùSize
;

357 
uxAdd»ss
 &ğ~ĞĞ
size_t
 ) 
pÜtBYTE_ALIGNMENT_MASK
 );

358 
pxEnd
 = ( * ) 
uxAdd»ss
;

359 
pxEnd
->
xBlockSize
 = 0;

360 
pxEnd
->
pxNextF»eBlock
 = 
NULL
;

364 
pxFœ¡F»eBlock
 = ( * ) 
pucAligÃdH—p
;

365 
pxFœ¡F»eBlock
->
xBlockSize
 = 
uxAdd»ss
 - ( 
size_t
 )…xFirstFreeBlock;

366 
pxFœ¡F»eBlock
->
pxNextF»eBlock
 = 
pxEnd
;

369 
xMšimumEv”F»eBy‹sRemaššg
 = 
pxFœ¡F»eBlock
->
xBlockSize
;

370 
xF»eBy‹sRemaššg
 = 
pxFœ¡F»eBlock
->
xBlockSize
;

373 
xBlockAÎoÿ‹dB™
 = ( ( 
size_t
 ) 1 ) << ( ( Ğsize_ˆè* 
h—pBITS_PER_BYTE
 ) - 1 );

374 
	}
}

377 
	$´vIn£¹BlockIÁoF»eLi¡
Ğ
BlockLšk_t
 *
pxBlockToIn£¹
 )

379 
BlockLšk_t
 *
pxI‹¿tÜ
;

380 
ušt8_t
 *
puc
;

384  
pxI‹¿tÜ
 = &
xS¹
;…xI‹¿tÜ->
pxNextF»eBlock
 < 
pxBlockToIn£¹
;…xIterator =…xIterator->pxNextFreeBlock )

391 
puc
 = ( 
ušt8_t
 * ) 
pxI‹¿tÜ
;

392 ifĞĞ
puc
 + 
pxI‹¿tÜ
->
xBlockSize
 ) =ğĞ
ušt8_t
 * ) 
pxBlockToIn£¹
 )

394 
pxI‹¿tÜ
->
xBlockSize
 +ğ
pxBlockToIn£¹
->xBlockSize;

395 
pxBlockToIn£¹
 = 
pxI‹¿tÜ
;

399 
	`mtCOVERAGE_TEST_MARKER
();

404 
puc
 = ( 
ušt8_t
 * ) 
pxBlockToIn£¹
;

405 ifĞĞ
puc
 + 
pxBlockToIn£¹
->
xBlockSize
 ) =ğĞ
ušt8_t
 * ) 
pxI‹¿tÜ
->
pxNextF»eBlock
 )

407 ifĞ
pxI‹¿tÜ
->
pxNextF»eBlock
 !ğ
pxEnd
 )

410 
pxBlockToIn£¹
->
xBlockSize
 +ğ
pxI‹¿tÜ
->
pxNextF»eBlock
->xBlockSize;

411 
pxBlockToIn£¹
->
pxNextF»eBlock
 = 
pxI‹¿tÜ
->pxNextFreeBlock->pxNextFreeBlock;

415 
pxBlockToIn£¹
->
pxNextF»eBlock
 = 
pxEnd
;

420 
pxBlockToIn£¹
->
pxNextF»eBlock
 = 
pxI‹¿tÜ
->pxNextFreeBlock;

427 ifĞ
pxI‹¿tÜ
 !ğ
pxBlockToIn£¹
 )

429 
pxI‹¿tÜ
->
pxNextF»eBlock
 = 
pxBlockToIn£¹
;

433 
	`mtCOVERAGE_TEST_MARKER
();

435 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\queue.c

28 
	~<¡dlib.h
>

29 
	~<¡ršg.h
>

34 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

36 
	~"F»eRTOS.h
"

37 
	~"sk.h
"

38 
	~"queue.h
"

40 #iàĞ
cÚfigUSE_CO_ROUTINES
 == 1 )

41 
	~"üoutše.h
"

48 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


52 
	#queueUNLOCKED
 ( ( 
št8_t
 ) -1 )

	)

53 
	#queueLOCKED_UNMODIFIED
 ( ( 
št8_t
 ) 0 )

	)

66 
	#pxMu‹xHŞd”
 
pcTa


	)

67 
	#uxQueueTy³
 
pcH—d


	)

68 
	#queueQUEUE_IS_MUTEX
 
NULL


	)

72 
	#queueSEMAPHORE_QUEUE_ITEM_LENGTH
 ( ( 
UBa£Ty³_t
 ) 0 )

	)

73 
	#queueMUTEX_GIVE_BLOCK_TIME
 ( ( 
TickTy³_t
 ) 0U )

	)

75 #ifĞ
cÚfigUSE_PREEMPTION
 == 0 )

78 
	#queueYIELD_IF_USING_PREEMPTION
()

	)

80 
	#queueYIELD_IF_USING_PREEMPTION
(è
	`pÜtYIELD_WITHIN_API
()

	)

88 
	sQueueDefš™iÚ


90 
št8_t
 *
	mpcH—d
;

91 
št8_t
 *
	mpcTa
;

92 
št8_t
 *
	mpcWr™eTo
;

96 
št8_t
 *
	mpcR—dFrom
;

97 
UBa£Ty³_t
 
	muxRecursiveC®lCouÁ
;

98 } 
	mu
;

100 
Li¡_t
 
	mxTasksWa™šgToS’d
;

101 
Li¡_t
 
	mxTasksWa™šgToReûive
;

103 vŞ©
UBa£Ty³_t
 
	muxMes§gesWa™šg
;

104 
UBa£Ty³_t
 
	muxL’gth
;

105 
UBa£Ty³_t
 
	muxI‹mSize
;

107 vŞ©
št8_t
 
	mcRxLock
;

108 vŞ©
št8_t
 
	mcTxLock
;

110 #ifĞĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

111 
ušt8_t
 
	mucStiÿÎyAÎoÿ‹d
;

114 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

115 
QueueDefš™iÚ
 *
	mpxQueueS‘CÚš”
;

118 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

119 
UBa£Ty³_t
 
	muxQueueNumb”
;

120 
ušt8_t
 
	mucQueueTy³
;

123 } 
	txQUEUE
;

127 
xQUEUE
 
	tQueue_t
;

135 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

140 
	sQUEUE_REGISTRY_ITEM


142 cÚ¡ *
	mpcQueueName
;

143 
QueueHªdË_t
 
	mxHªdË
;

144 } 
	txQueueRegi¡ryI‹m
;

149 
xQueueRegi¡ryI‹m
 
	tQueueRegi¡ryI‹m_t
;

154 
PRIVILEGED_DATA
 
QueueRegi¡ryI‹m_t
 
	gxQueueRegi¡ry
[ 
cÚfigQUEUE_REGISTRY_SIZE
 ];

166 
	$´vUÆockQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

173 
Ba£Ty³_t
 
	$´vIsQueueEm±y
ĞcÚ¡ 
Queue_t
 *
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

180 
Ba£Ty³_t
 
	$´vIsQueueFuÎ
ĞcÚ¡ 
Queue_t
 *
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

186 
Ba£Ty³_t
 
	$´vCİyD©aToQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
, cÚ¡ *
pvI‹mToQueue
, cÚ¡ 
Ba£Ty³_t
 
xPos™iÚ
 ) 
PRIVILEGED_FUNCTION
;

191 
	$´vCİyD©aFromQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
, * cÚ¡ 
pvBufãr
 ) 
PRIVILEGED_FUNCTION
;

193 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

198 
Ba£Ty³_t
 
	$´vNÙifyQueueS‘CÚš”
ĞcÚ¡ 
Queue_t
 * cÚ¡ 
pxQueue
, cÚ¡ 
Ba£Ty³_t
 
xCİyPos™iÚ
 ) 
PRIVILEGED_FUNCTION
;

205 
	$´vIn™Ÿli£NewQueue
ĞcÚ¡ 
UBa£Ty³_t
 
uxQueueL’gth
, cÚ¡ UBa£Ty³_ˆ
uxI‹mSize
, 
ušt8_t
 *
pucQueueStÜage
, cÚ¡ ušt8_ˆ
ucQueueTy³
, 
Queue_t
 *
pxNewQueue
 ) 
PRIVILEGED_FUNCTION
;

212 #ifĞ
cÚfigUSE_MUTEXES
 == 1 )

213 
	$´vIn™Ÿli£Mu‹x
Ğ
Queue_t
 *
pxNewQueue
 ) 
PRIVILEGED_FUNCTION
;

216 #ifĞ
cÚfigUSE_MUTEXES
 == 1 )

224 
UBa£Ty³_t
 
	$´vG‘Disšh”™PriÜ™yAá”Timeout
ĞcÚ¡ 
Queue_t
 * cÚ¡ 
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

232 
	#´vLockQueue
Ğ
pxQueue
 ) \

233 
	`skENTER_CRITICAL
(); \

235 ifĞĞ
pxQueue
 )->
cRxLock
 =ğ
queueUNLOCKED
 ) \

237 Ğ
pxQueue
 )->
cRxLock
 = 
queueLOCKED_UNMODIFIED
; \

239 ifĞĞ
pxQueue
 )->
cTxLock
 =ğ
queueUNLOCKED
 ) \

241 Ğ
pxQueue
 )->
cTxLock
 = 
queueLOCKED_UNMODIFIED
; \

243 
	}
} \

244 
	`skEXIT_CRITICAL
()

	)

247 
Ba£Ty³_t
 
	$xQueueG’”icRe£t
Ğ
QueueHªdË_t
 
xQueue
, 
Ba£Ty³_t
 
xNewQueue
 )

249 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

251 
	`cÚfigASSERT
Ğ
pxQueue
 );

253 
	`skENTER_CRITICAL
();

255 
pxQueue
->
pcTa
 =…xQueue->
pcH—d
 + (…xQueue->
uxL’gth
 *…xQueue->
uxI‹mSize
 );

256 
pxQueue
->
uxMes§gesWa™šg
 = ( 
UBa£Ty³_t
 ) 0U;

257 
pxQueue
->
pcWr™eTo
 =…xQueue->
pcH—d
;

258 
pxQueue
->
u
.
pcR—dFrom
 =…xQueue->
pcH—d
 + ( (…xQueue->
uxL’gth
 - ( 
UBa£Ty³_t
 ) 1U ) *…xQueue->
uxI‹mSize
 );

259 
pxQueue
->
cRxLock
 = 
queueUNLOCKED
;

260 
pxQueue
->
cTxLock
 = 
queueUNLOCKED
;

262 ifĞ
xNewQueue
 =ğ
pdFALSE
 )

269 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

271 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) !ğ
pdFALSE
 )

273 
	`queueYIELD_IF_USING_PREEMPTION
();

277 
	`mtCOVERAGE_TEST_MARKER
();

282 
	`mtCOVERAGE_TEST_MARKER
();

288 
	`vLi¡In™Ÿli£
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) );

289 
	`vLi¡In™Ÿli£
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) );

292 
	`skEXIT_CRITICAL
();

296  
pdPASS
;

297 
	}
}

300 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

302 
QueueHªdË_t
 
	$xQueueG’”icC»©eStic
ĞcÚ¡ 
UBa£Ty³_t
 
uxQueueL’gth
, cÚ¡ UBa£Ty³_ˆ
uxI‹mSize
, 
ušt8_t
 *
pucQueueStÜage
, 
SticQueue_t
 *
pxSticQueue
, cÚ¡ ušt8_ˆ
ucQueueTy³
 )

304 
Queue_t
 *
pxNewQueue
;

306 
	`cÚfigASSERT
Ğ
uxQueueL’gth
 > ( 
UBa£Ty³_t
 ) 0 );

310 
	`cÚfigASSERT
Ğ
pxSticQueue
 !ğ
NULL
 );

314 
	`cÚfigASSERT
Ğ!ĞĞ
pucQueueStÜage
 !ğ
NULL
 ) && ( 
uxI‹mSize
 == 0 ) ) );

315 
	`cÚfigASSERT
Ğ!ĞĞ
pucQueueStÜage
 =ğ
NULL
 ) && ( 
uxI‹mSize
 != 0 ) ) );

317 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

322 vŞ©
size_t
 
xSize
 = Ğ
SticQueue_t
 );

323 
	`cÚfigASSERT
Ğ
xSize
 =ğĞ
Queue_t
 ) );

330 
pxNewQueue
 = ( 
Queue_t
 * ) 
pxSticQueue
;

332 ifĞ
pxNewQueue
 !ğ
NULL
 )

334 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

339 
pxNewQueue
->
ucStiÿÎyAÎoÿ‹d
 = 
pdTRUE
;

343 
	`´vIn™Ÿli£NewQueue
Ğ
uxQueueL’gth
, 
uxI‹mSize
, 
pucQueueStÜage
, 
ucQueueTy³
, 
pxNewQueue
 );

347 
	`ŒaûQUEUE_CREATE_FAILED
Ğ
ucQueueTy³
 );

350  
pxNewQueue
;

351 
	}
}

356 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

358 
QueueHªdË_t
 
	$xQueueG’”icC»©e
ĞcÚ¡ 
UBa£Ty³_t
 
uxQueueL’gth
, cÚ¡ UBa£Ty³_ˆ
uxI‹mSize
, cÚ¡ 
ušt8_t
 
ucQueueTy³
 )

360 
Queue_t
 *
pxNewQueue
;

361 
size_t
 
xQueueSizeInBy‹s
;

362 
ušt8_t
 *
pucQueueStÜage
;

364 
	`cÚfigASSERT
Ğ
uxQueueL’gth
 > ( 
UBa£Ty³_t
 ) 0 );

366 ifĞ
uxI‹mSize
 =ğĞ
UBa£Ty³_t
 ) 0 )

369 
xQueueSizeInBy‹s
 = ( 
size_t
 ) 0;

375 
xQueueSizeInBy‹s
 = ( 
size_t
 ) ( 
uxQueueL’gth
 * 
uxI‹mSize
 );

378 
pxNewQueue
 = ( 
Queue_t
 * ) 
	`pvPÜtM®loc
ĞĞQueue_ˆè+ 
xQueueSizeInBy‹s
 );

380 ifĞ
pxNewQueue
 !ğ
NULL
 )

384 
pucQueueStÜage
 = ( ( 
ušt8_t
 * ) 
pxNewQueue
 ) + Ğ
Queue_t
 );

386 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

391 
pxNewQueue
->
ucStiÿÎyAÎoÿ‹d
 = 
pdFALSE
;

395 
	`´vIn™Ÿli£NewQueue
Ğ
uxQueueL’gth
, 
uxI‹mSize
, 
pucQueueStÜage
, 
ucQueueTy³
, 
pxNewQueue
 );

399 
	`ŒaûQUEUE_CREATE_FAILED
Ğ
ucQueueTy³
 );

402  
pxNewQueue
;

403 
	}
}

408 
	$´vIn™Ÿli£NewQueue
ĞcÚ¡ 
UBa£Ty³_t
 
uxQueueL’gth
, cÚ¡ UBa£Ty³_ˆ
uxI‹mSize
, 
ušt8_t
 *
pucQueueStÜage
, cÚ¡ ušt8_ˆ
ucQueueTy³
, 
Queue_t
 *
pxNewQueue
 )

412 Ğè
ucQueueTy³
;

414 ifĞ
uxI‹mSize
 =ğĞ
UBa£Ty³_t
 ) 0 )

420 
pxNewQueue
->
pcH—d
 = ( 
št8_t
 * )…xNewQueue;

425 
pxNewQueue
->
pcH—d
 = ( 
št8_t
 * ) 
pucQueueStÜage
;

430 
pxNewQueue
->
uxL’gth
 = 
uxQueueL’gth
;

431 
pxNewQueue
->
uxI‹mSize
 = uxItemSize;

432 Ğè
	`xQueueG’”icRe£t
Ğ
pxNewQueue
, 
pdTRUE
 );

434 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

436 
pxNewQueue
->
ucQueueTy³
 = ucQueueType;

440 #ifĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

442 
pxNewQueue
->
pxQueueS‘CÚš”
 = 
NULL
;

446 
	`ŒaûQUEUE_CREATE
Ğ
pxNewQueue
 );

447 
	}
}

450 #ifĞ
cÚfigUSE_MUTEXES
 == 1 )

452 
	$´vIn™Ÿli£Mu‹x
Ğ
Queue_t
 *
pxNewQueue
 )

454 ifĞ
pxNewQueue
 !ğ
NULL
 )

460 
pxNewQueue
->
pxMu‹xHŞd”
 = 
NULL
;

461 
pxNewQueue
->
uxQueueTy³
 = 
queueQUEUE_IS_MUTEX
;

464 
pxNewQueue
->
u
.
uxRecursiveC®lCouÁ
 = 0;

466 
	`ŒaûCREATE_MUTEX
Ğ
pxNewQueue
 );

469 Ğè
	`xQueueG’”icS’d
Ğ
pxNewQueue
, 
NULL
, ( 
TickTy³_t
 ) 0U, 
queueSEND_TO_BACK
 );

473 
	`ŒaûCREATE_MUTEX_FAILED
();

475 
	}
}

480 #ifĞĞ
cÚfigUSE_MUTEXES
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

482 
QueueHªdË_t
 
	$xQueueC»©eMu‹x
ĞcÚ¡ 
ušt8_t
 
ucQueueTy³
 )

484 
Queue_t
 *
pxNewQueue
;

485 cÚ¡ 
UBa£Ty³_t
 
uxMu‹xL’gth
 = ( UBa£Ty³_ˆè1, 
uxMu‹xSize
 = ( UBaseType_t ) 0;

487 
pxNewQueue
 = ( 
Queue_t
 * ) 
	`xQueueG’”icC»©e
Ğ
uxMu‹xL’gth
, 
uxMu‹xSize
, 
ucQueueTy³
 );

488 
	`´vIn™Ÿli£Mu‹x
Ğ
pxNewQueue
 );

490  
pxNewQueue
;

491 
	}
}

496 #ifĞĞ
cÚfigUSE_MUTEXES
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

498 
QueueHªdË_t
 
	$xQueueC»©eMu‹xStic
ĞcÚ¡ 
ušt8_t
 
ucQueueTy³
, 
SticQueue_t
 *
pxSticQueue
 )

500 
Queue_t
 *
pxNewQueue
;

501 cÚ¡ 
UBa£Ty³_t
 
uxMu‹xL’gth
 = ( UBa£Ty³_ˆè1, 
uxMu‹xSize
 = ( UBaseType_t ) 0;

505 Ğè
ucQueueTy³
;

507 
pxNewQueue
 = ( 
Queue_t
 * ) 
	`xQueueG’”icC»©eStic
Ğ
uxMu‹xL’gth
, 
uxMu‹xSize
, 
NULL
, 
pxSticQueue
, 
ucQueueTy³
 );

508 
	`´vIn™Ÿli£Mu‹x
Ğ
pxNewQueue
 );

510  
pxNewQueue
;

511 
	}
}

516 #iàĞĞ
cÚfigUSE_MUTEXES
 =ğ1 ) && ( 
INCLUDE_xSem­hÜeG‘Mu‹xHŞd”
 == 1 ) )

518 * 
	$xQueueG‘Mu‹xHŞd”
Ğ
QueueHªdË_t
 
xSem­hÜe
 )

520 *
pxR‘uº
;

527 
	`skENTER_CRITICAL
();

529 ifĞĞĞ
Queue_t
 * ) 
xSem­hÜe
 )->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 )

531 
pxR‘uº
 = ( * ) ( ( 
Queue_t
 * ) 
xSem­hÜe
 )->
pxMu‹xHŞd”
;

535 
pxR‘uº
 = 
NULL
;

538 
	`skEXIT_CRITICAL
();

540  
pxR‘uº
;

541 
	}
}

546 #iàĞĞ
cÚfigUSE_MUTEXES
 =ğ1 ) && ( 
INCLUDE_xSem­hÜeG‘Mu‹xHŞd”
 == 1 ) )

548 * 
	$xQueueG‘Mu‹xHŞd”FromISR
Ğ
QueueHªdË_t
 
xSem­hÜe
 )

550 *
pxR‘uº
;

552 
	`cÚfigASSERT
Ğ
xSem­hÜe
 );

557 ifĞĞĞ
Queue_t
 * ) 
xSem­hÜe
 )->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 )

559 
pxR‘uº
 = ( * ) ( ( 
Queue_t
 * ) 
xSem­hÜe
 )->
pxMu‹xHŞd”
;

563 
pxR‘uº
 = 
NULL
;

566  
pxR‘uº
;

567 
	}
}

572 #iàĞ
cÚfigUSE_RECURSIVE_MUTEXES
 == 1 )

574 
Ba£Ty³_t
 
	$xQueueGiveMu‹xRecursive
Ğ
QueueHªdË_t
 
xMu‹x
 )

576 
Ba£Ty³_t
 
xR‘uº
;

577 
Queue_t
 * cÚ¡ 
pxMu‹x
 = ( Queue_ˆ* ) 
xMu‹x
;

579 
	`cÚfigASSERT
Ğ
pxMu‹x
 );

587 ifĞ
pxMu‹x
->
pxMu‹xHŞd”
 =ğĞ* ) 
	`xTaskG‘Cu¼’tTaskHªdË
() )

589 
	`ŒaûGIVE_MUTEX_RECURSIVE
Ğ
pxMu‹x
 );

596 Ğ
pxMu‹x
->
u
.
uxRecursiveC®lCouÁ
 )--;

599 ifĞ
pxMu‹x
->
u
.
uxRecursiveC®lCouÁ
 =ğĞ
UBa£Ty³_t
 ) 0 )

603 Ğè
	`xQueueG’”icS’d
Ğ
pxMu‹x
, 
NULL
, 
queueMUTEX_GIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 );

607 
	`mtCOVERAGE_TEST_MARKER
();

610 
xR‘uº
 = 
pdPASS
;

616 
xR‘uº
 = 
pdFAIL
;

618 
	`ŒaûGIVE_MUTEX_RECURSIVE_FAILED
Ğ
pxMu‹x
 );

621  
xR‘uº
;

622 
	}
}

627 #iàĞ
cÚfigUSE_RECURSIVE_MUTEXES
 == 1 )

629 
Ba£Ty³_t
 
	$xQueueTakeMu‹xRecursive
Ğ
QueueHªdË_t
 
xMu‹x
, 
TickTy³_t
 
xTicksToWa™
 )

631 
Ba£Ty³_t
 
xR‘uº
;

632 
Queue_t
 * cÚ¡ 
pxMu‹x
 = ( Queue_ˆ* ) 
xMu‹x
;

634 
	`cÚfigASSERT
Ğ
pxMu‹x
 );

639 
	`ŒaûTAKE_MUTEX_RECURSIVE
Ğ
pxMu‹x
 );

641 ifĞ
pxMu‹x
->
pxMu‹xHŞd”
 =ğĞ* ) 
	`xTaskG‘Cu¼’tTaskHªdË
() )

643 Ğ
pxMu‹x
->
u
.
uxRecursiveC®lCouÁ
 )++;

644 
xR‘uº
 = 
pdPASS
;

648 
xR‘uº
 = 
	`xQueueSem­hÜeTake
Ğ
pxMu‹x
, 
xTicksToWa™
 );

653 ifĞ
xR‘uº
 !ğ
pdFAIL
 )

655 Ğ
pxMu‹x
->
u
.
uxRecursiveC®lCouÁ
 )++;

659 
	`ŒaûTAKE_MUTEX_RECURSIVE_FAILED
Ğ
pxMu‹x
 );

663  
xR‘uº
;

664 
	}
}

669 #ifĞĞ
cÚfigUSE_COUNTING_SEMAPHORES
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

671 
QueueHªdË_t
 
	$xQueueC»©eCouÁšgSem­hÜeStic
ĞcÚ¡ 
UBa£Ty³_t
 
uxMaxCouÁ
, cÚ¡ UBa£Ty³_ˆ
uxIn™ŸlCouÁ
, 
SticQueue_t
 *
pxSticQueue
 )

673 
QueueHªdË_t
 
xHªdË
;

675 
	`cÚfigASSERT
Ğ
uxMaxCouÁ
 != 0 );

676 
	`cÚfigASSERT
Ğ
uxIn™ŸlCouÁ
 <ğ
uxMaxCouÁ
 );

678 
xHªdË
 = 
	`xQueueG’”icC»©eStic
Ğ
uxMaxCouÁ
, 
queueSEMAPHORE_QUEUE_ITEM_LENGTH
, 
NULL
, 
pxSticQueue
, 
queueQUEUE_TYPE_COUNTING_SEMAPHORE
 );

680 ifĞ
xHªdË
 !ğ
NULL
 )

682 ĞĞ
Queue_t
 * ) 
xHªdË
 )->
uxMes§gesWa™šg
 = 
uxIn™ŸlCouÁ
;

684 
	`ŒaûCREATE_COUNTING_SEMAPHORE
();

688 
	`ŒaûCREATE_COUNTING_SEMAPHORE_FAILED
();

691  
xHªdË
;

692 
	}
}

697 #ifĞĞ
cÚfigUSE_COUNTING_SEMAPHORES
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

699 
QueueHªdË_t
 
	$xQueueC»©eCouÁšgSem­hÜe
ĞcÚ¡ 
UBa£Ty³_t
 
uxMaxCouÁ
, cÚ¡ UBa£Ty³_ˆ
uxIn™ŸlCouÁ
 )

701 
QueueHªdË_t
 
xHªdË
;

703 
	`cÚfigASSERT
Ğ
uxMaxCouÁ
 != 0 );

704 
	`cÚfigASSERT
Ğ
uxIn™ŸlCouÁ
 <ğ
uxMaxCouÁ
 );

706 
xHªdË
 = 
	`xQueueG’”icC»©e
Ğ
uxMaxCouÁ
, 
queueSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_COUNTING_SEMAPHORE
 );

708 ifĞ
xHªdË
 !ğ
NULL
 )

710 ĞĞ
Queue_t
 * ) 
xHªdË
 )->
uxMes§gesWa™šg
 = 
uxIn™ŸlCouÁ
;

712 
	`ŒaûCREATE_COUNTING_SEMAPHORE
();

716 
	`ŒaûCREATE_COUNTING_SEMAPHORE_FAILED
();

719  
xHªdË
;

720 
	}
}

725 
Ba£Ty³_t
 
	$xQueueG’”icS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
, cÚ¡ 
Ba£Ty³_t
 
xCİyPos™iÚ
 )

727 
Ba£Ty³_t
 
xEÁryTimeS‘
 = 
pdFALSE
, 
xY›ldRequœed
;

728 
TimeOut_t
 
xTimeOut
;

729 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

731 
	`cÚfigASSERT
Ğ
pxQueue
 );

732 
	`cÚfigASSERT
Ğ!ĞĞ
pvI‹mToQueue
 =ğ
NULL
 ) && ( 
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

733 
	`cÚfigASSERT
Ğ!ĞĞ
xCİyPos™iÚ
 =ğ
queueOVERWRITE
 ) && ( 
pxQueue
->
uxL’gth
 != 1 ) ) );

734 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

736 
	`cÚfigASSERT
Ğ!ĞĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa™
 != 0 ) ) );

746 
	`skENTER_CRITICAL
();

752 ifĞĞ
pxQueue
->
uxMes§gesWa™šg
 <…xQueue->
uxL’gth
 ) || ( 
xCİyPos™iÚ
 =ğ
queueOVERWRITE
 ) )

754 
	`ŒaûQUEUE_SEND
Ğ
pxQueue
 );

755 
xY›ldRequœed
 = 
	`´vCİyD©aToQueue
Ğ
pxQueue
, 
pvI‹mToQueue
, 
xCİyPos™iÚ
 );

757 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

759 ifĞ
pxQueue
->
pxQueueS‘CÚš”
 !ğ
NULL
 )

761 ifĞ
	`´vNÙifyQueueS‘CÚš”
Ğ
pxQueue
, 
xCİyPos™iÚ
 ) !ğ
pdFALSE
 )

766 
	`queueYIELD_IF_USING_PREEMPTION
();

770 
	`mtCOVERAGE_TEST_MARKER
();

777 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

779 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

785 
	`queueYIELD_IF_USING_PREEMPTION
();

789 
	`mtCOVERAGE_TEST_MARKER
();

792 ifĞ
xY›ldRequœed
 !ğ
pdFALSE
 )

798 
	`queueYIELD_IF_USING_PREEMPTION
();

802 
	`mtCOVERAGE_TEST_MARKER
();

810 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

812 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

818 
	`queueYIELD_IF_USING_PREEMPTION
();

822 
	`mtCOVERAGE_TEST_MARKER
();

825 ifĞ
xY›ldRequœed
 !ğ
pdFALSE
 )

831 
	`queueYIELD_IF_USING_PREEMPTION
();

835 
	`mtCOVERAGE_TEST_MARKER
();

840 
	`skEXIT_CRITICAL
();

841  
pdPASS
;

845 ifĞ
xTicksToWa™
 =ğĞ
TickTy³_t
 ) 0 )

849 
	`skEXIT_CRITICAL
();

853 
	`ŒaûQUEUE_SEND_FAILED
Ğ
pxQueue
 );

854  
”rQUEUE_FULL
;

856 ifĞ
xEÁryTimeS‘
 =ğ
pdFALSE
 )

860 
	`vTaskIÁ”ÇlS‘TimeOutS‹
Ğ&
xTimeOut
 );

861 
xEÁryTimeS‘
 = 
pdTRUE
;

866 
	`mtCOVERAGE_TEST_MARKER
();

870 
	`skEXIT_CRITICAL
();

875 
	`vTaskSu¥’dAÎ
();

876 
	`´vLockQueue
Ğ
pxQueue
 );

879 ifĞ
	`xTaskCheckFÜTimeOut
Ğ&
xTimeOut
, &
xTicksToWa™
 ) =ğ
pdFALSE
 )

881 ifĞ
	`´vIsQueueFuÎ
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

883 
	`ŒaûBLOCKING_ON_QUEUE_SEND
Ğ
pxQueue
 );

884 
	`vTaskPÏûOnEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ), 
xTicksToWa™
 );

891 
	`´vUÆockQueue
Ğ
pxQueue
 );

898 ifĞ
	`xTaskResumeAÎ
(è=ğ
pdFALSE
 )

900 
	`pÜtYIELD_WITHIN_API
();

906 
	`´vUÆockQueue
Ğ
pxQueue
 );

907 Ğè
	`xTaskResumeAÎ
();

913 
	`´vUÆockQueue
Ğ
pxQueue
 );

914 Ğè
	`xTaskResumeAÎ
();

916 
	`ŒaûQUEUE_SEND_FAILED
Ğ
pxQueue
 );

917  
”rQUEUE_FULL
;

920 
	}
}

923 
Ba£Ty³_t
 
	$xQueueG’”icS’dFromISR
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
Ba£Ty³_t
 * cÚ¡ 
pxHigh”PriÜ™yTaskWok’
, cÚ¡ Ba£Ty³_ˆ
xCİyPos™iÚ
 )

925 
Ba£Ty³_t
 
xR‘uº
;

926 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

927 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

929 
	`cÚfigASSERT
Ğ
pxQueue
 );

930 
	`cÚfigASSERT
Ğ!ĞĞ
pvI‹mToQueue
 =ğ
NULL
 ) && ( 
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

931 
	`cÚfigASSERT
Ğ!ĞĞ
xCİyPos™iÚ
 =ğ
queueOVERWRITE
 ) && ( 
pxQueue
->
uxL’gth
 != 1 ) ) );

947 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

954 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

956 ifĞĞ
pxQueue
->
uxMes§gesWa™šg
 <…xQueue->
uxL’gth
 ) || ( 
xCİyPos™iÚ
 =ğ
queueOVERWRITE
 ) )

958 cÚ¡ 
št8_t
 
cTxLock
 = 
pxQueue
->cTxLock;

960 
	`ŒaûQUEUE_SEND_FROM_ISR
Ğ
pxQueue
 );

967 Ğè
	`´vCİyD©aToQueue
Ğ
pxQueue
, 
pvI‹mToQueue
, 
xCİyPos™iÚ
 );

971 ifĞ
cTxLock
 =ğ
queueUNLOCKED
 )

973 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

975 ifĞ
pxQueue
->
pxQueueS‘CÚš”
 !ğ
NULL
 )

977 ifĞ
	`´vNÙifyQueueS‘CÚš”
Ğ
pxQueue
, 
xCİyPos™iÚ
 ) !ğ
pdFALSE
 )

982 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

984 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

988 
	`mtCOVERAGE_TEST_MARKER
();

993 
	`mtCOVERAGE_TEST_MARKER
();

998 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

1000 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

1004 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

1006 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

1010 
	`mtCOVERAGE_TEST_MARKER
();

1015 
	`mtCOVERAGE_TEST_MARKER
();

1020 
	`mtCOVERAGE_TEST_MARKER
();

1026 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

1028 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

1032 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

1034 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

1038 
	`mtCOVERAGE_TEST_MARKER
();

1043 
	`mtCOVERAGE_TEST_MARKER
();

1048 
	`mtCOVERAGE_TEST_MARKER
();

1057 
pxQueue
->
cTxLock
 = ( 
št8_t
 ) ( cTxLock + 1 );

1060 
xR‘uº
 = 
pdPASS
;

1064 
	`ŒaûQUEUE_SEND_FROM_ISR_FAILED
Ğ
pxQueue
 );

1065 
xR‘uº
 = 
”rQUEUE_FULL
;

1068 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

1070  
xR‘uº
;

1071 
	}
}

1074 
Ba£Ty³_t
 
	$xQueueGiveFromISR
Ğ
QueueHªdË_t
 
xQueue
, 
Ba£Ty³_t
 * cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 )

1076 
Ba£Ty³_t
 
xR‘uº
;

1077 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

1078 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1086 
	`cÚfigASSERT
Ğ
pxQueue
 );

1090 
	`cÚfigASSERT
Ğ
pxQueue
->
uxI‹mSize
 == 0 );

1095 
	`cÚfigASSERT
Ğ!ĞĞ
pxQueue
->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 ) && (…xQueue->
pxMu‹xHŞd”
 !ğ
NULL
 ) ) );

1111 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1113 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

1115 cÚ¡ 
UBa£Ty³_t
 
uxMes§gesWa™šg
 = 
pxQueue
->uxMessagesWaiting;

1120 ifĞ
uxMes§gesWa™šg
 < 
pxQueue
->
uxL’gth
 )

1122 cÚ¡ 
št8_t
 
cTxLock
 = 
pxQueue
->cTxLock;

1124 
	`ŒaûQUEUE_SEND_FROM_ISR
Ğ
pxQueue
 );

1132 
pxQueue
->
uxMes§gesWa™šg
 = uxMes§gesWa™šg + ( 
UBa£Ty³_t
 ) 1;

1136 ifĞ
cTxLock
 =ğ
queueUNLOCKED
 )

1138 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

1140 ifĞ
pxQueue
->
pxQueueS‘CÚš”
 !ğ
NULL
 )

1142 ifĞ
	`´vNÙifyQueueS‘CÚš”
Ğ
pxQueue
, 
queueSEND_TO_BACK
 ) !ğ
pdFALSE
 )

1147 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

1149 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

1153 
	`mtCOVERAGE_TEST_MARKER
();

1158 
	`mtCOVERAGE_TEST_MARKER
();

1163 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

1165 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

1169 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

1171 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

1175 
	`mtCOVERAGE_TEST_MARKER
();

1180 
	`mtCOVERAGE_TEST_MARKER
();

1185 
	`mtCOVERAGE_TEST_MARKER
();

1191 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

1193 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

1197 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

1199 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

1203 
	`mtCOVERAGE_TEST_MARKER
();

1208 
	`mtCOVERAGE_TEST_MARKER
();

1213 
	`mtCOVERAGE_TEST_MARKER
();

1222 
pxQueue
->
cTxLock
 = ( 
št8_t
 ) ( cTxLock + 1 );

1225 
xR‘uº
 = 
pdPASS
;

1229 
	`ŒaûQUEUE_SEND_FROM_ISR_FAILED
Ğ
pxQueue
 );

1230 
xR‘uº
 = 
”rQUEUE_FULL
;

1233 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

1235  
xR‘uº
;

1236 
	}
}

1239 
Ba£Ty³_t
 
	$xQueueReûive
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
 )

1241 
Ba£Ty³_t
 
xEÁryTimeS‘
 = 
pdFALSE
;

1242 
TimeOut_t
 
xTimeOut
;

1243 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1246 
	`cÚfigASSERT
ĞĞ
pxQueue
 ) );

1250 
	`cÚfigASSERT
Ğ!ĞĞĞ
pvBufãr
 ) =ğ
NULL
 ) && ( ( 
pxQueue
 )->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

1253 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

1255 
	`cÚfigASSERT
Ğ!ĞĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa™
 != 0 ) ) );

1266 
	`skENTER_CRITICAL
();

1268 cÚ¡ 
UBa£Ty³_t
 
uxMes§gesWa™šg
 = 
pxQueue
->uxMessagesWaiting;

1272 ifĞ
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

1275 
	`´vCİyD©aFromQueue
Ğ
pxQueue
, 
pvBufãr
 );

1276 
	`ŒaûQUEUE_RECEIVE
Ğ
pxQueue
 );

1277 
pxQueue
->
uxMes§gesWa™šg
 = uxMes§gesWa™šg - ( 
UBa£Ty³_t
 ) 1;

1282 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

1284 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) !ğ
pdFALSE
 )

1286 
	`queueYIELD_IF_USING_PREEMPTION
();

1290 
	`mtCOVERAGE_TEST_MARKER
();

1295 
	`mtCOVERAGE_TEST_MARKER
();

1298 
	`skEXIT_CRITICAL
();

1299  
pdPASS
;

1303 ifĞ
xTicksToWa™
 =ğĞ
TickTy³_t
 ) 0 )

1307 
	`skEXIT_CRITICAL
();

1308 
	`ŒaûQUEUE_RECEIVE_FAILED
Ğ
pxQueue
 );

1309  
”rQUEUE_EMPTY
;

1311 ifĞ
xEÁryTimeS‘
 =ğ
pdFALSE
 )

1315 
	`vTaskIÁ”ÇlS‘TimeOutS‹
Ğ&
xTimeOut
 );

1316 
xEÁryTimeS‘
 = 
pdTRUE
;

1321 
	`mtCOVERAGE_TEST_MARKER
();

1325 
	`skEXIT_CRITICAL
();

1330 
	`vTaskSu¥’dAÎ
();

1331 
	`´vLockQueue
Ğ
pxQueue
 );

1334 ifĞ
	`xTaskCheckFÜTimeOut
Ğ&
xTimeOut
, &
xTicksToWa™
 ) =ğ
pdFALSE
 )

1338 ifĞ
	`´vIsQueueEm±y
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

1340 
	`ŒaûBLOCKING_ON_QUEUE_RECEIVE
Ğ
pxQueue
 );

1341 
	`vTaskPÏûOnEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ), 
xTicksToWa™
 );

1342 
	`´vUÆockQueue
Ğ
pxQueue
 );

1343 ifĞ
	`xTaskResumeAÎ
(è=ğ
pdFALSE
 )

1345 
	`pÜtYIELD_WITHIN_API
();

1349 
	`mtCOVERAGE_TEST_MARKER
();

1356 
	`´vUÆockQueue
Ğ
pxQueue
 );

1357 Ğè
	`xTaskResumeAÎ
();

1364 
	`´vUÆockQueue
Ğ
pxQueue
 );

1365 Ğè
	`xTaskResumeAÎ
();

1367 ifĞ
	`´vIsQueueEm±y
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

1369 
	`ŒaûQUEUE_RECEIVE_FAILED
Ğ
pxQueue
 );

1370  
”rQUEUE_EMPTY
;

1374 
	`mtCOVERAGE_TEST_MARKER
();

1378 
	}
}

1381 
Ba£Ty³_t
 
	$xQueueSem­hÜeTake
Ğ
QueueHªdË_t
 
xQueue
, 
TickTy³_t
 
xTicksToWa™
 )

1383 
Ba£Ty³_t
 
xEÁryTimeS‘
 = 
pdFALSE
;

1384 
TimeOut_t
 
xTimeOut
;

1385 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1387 #ifĞ
cÚfigUSE_MUTEXES
 == 1 )

1388 
Ba£Ty³_t
 
xInh”™ªûOccu¼ed
 = 
pdFALSE
;

1392 
	`cÚfigASSERT
ĞĞ
pxQueue
 ) );

1396 
	`cÚfigASSERT
Ğ
pxQueue
->
uxI‹mSize
 == 0 );

1399 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

1401 
	`cÚfigASSERT
Ğ!ĞĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa™
 != 0 ) ) );

1412 
	`skENTER_CRITICAL
();

1416 cÚ¡ 
UBa£Ty³_t
 
uxSem­hÜeCouÁ
 = 
pxQueue
->
uxMes§gesWa™šg
;

1420 ifĞ
uxSem­hÜeCouÁ
 > ( 
UBa£Ty³_t
 ) 0 )

1422 
	`ŒaûQUEUE_RECEIVE
Ğ
pxQueue
 );

1426 
pxQueue
->
uxMes§gesWa™šg
 = 
uxSem­hÜeCouÁ
 - ( 
UBa£Ty³_t
 ) 1;

1428 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1430 ifĞ
pxQueue
->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 )

1434 
pxQueue
->
pxMu‹xHŞd”
 = ( 
št8_t
 * ) 
	`pvTaskInüem’tMu‹xH–dCouÁ
();

1438 
	`mtCOVERAGE_TEST_MARKER
();

1445 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

1447 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) !ğ
pdFALSE
 )

1449 
	`queueYIELD_IF_USING_PREEMPTION
();

1453 
	`mtCOVERAGE_TEST_MARKER
();

1458 
	`mtCOVERAGE_TEST_MARKER
();

1461 
	`skEXIT_CRITICAL
();

1462  
pdPASS
;

1466 ifĞ
xTicksToWa™
 =ğĞ
TickTy³_t
 ) 0 )

1471 #ifĞ
cÚfigUSE_MUTEXES
 == 1 )

1473 
	`cÚfigASSERT
Ğ
xInh”™ªûOccu¼ed
 =ğ
pdFALSE
 );

1479 
	`skEXIT_CRITICAL
();

1480 
	`ŒaûQUEUE_RECEIVE_FAILED
Ğ
pxQueue
 );

1481  
”rQUEUE_EMPTY
;

1483 ifĞ
xEÁryTimeS‘
 =ğ
pdFALSE
 )

1487 
	`vTaskIÁ”ÇlS‘TimeOutS‹
Ğ&
xTimeOut
 );

1488 
xEÁryTimeS‘
 = 
pdTRUE
;

1493 
	`mtCOVERAGE_TEST_MARKER
();

1497 
	`skEXIT_CRITICAL
();

1502 
	`vTaskSu¥’dAÎ
();

1503 
	`´vLockQueue
Ğ
pxQueue
 );

1506 ifĞ
	`xTaskCheckFÜTimeOut
Ğ&
xTimeOut
, &
xTicksToWa™
 ) =ğ
pdFALSE
 )

1512 ifĞ
	`´vIsQueueEm±y
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

1514 
	`ŒaûBLOCKING_ON_QUEUE_RECEIVE
Ğ
pxQueue
 );

1516 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1518 ifĞ
pxQueue
->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 )

1520 
	`skENTER_CRITICAL
();

1522 
xInh”™ªûOccu¼ed
 = 
	`xTaskPriÜ™yInh”™
ĞĞ* ) 
pxQueue
->
pxMu‹xHŞd”
 );

1524 
	`skEXIT_CRITICAL
();

1528 
	`mtCOVERAGE_TEST_MARKER
();

1533 
	`vTaskPÏûOnEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ), 
xTicksToWa™
 );

1534 
	`´vUÆockQueue
Ğ
pxQueue
 );

1535 ifĞ
	`xTaskResumeAÎ
(è=ğ
pdFALSE
 )

1537 
	`pÜtYIELD_WITHIN_API
();

1541 
	`mtCOVERAGE_TEST_MARKER
();

1548 
	`´vUÆockQueue
Ğ
pxQueue
 );

1549 Ğè
	`xTaskResumeAÎ
();

1555 
	`´vUÆockQueue
Ğ
pxQueue
 );

1556 Ğè
	`xTaskResumeAÎ
();

1562 ifĞ
	`´vIsQueueEm±y
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

1564 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1569 ifĞ
xInh”™ªûOccu¼ed
 !ğ
pdFALSE
 )

1571 
	`skENTER_CRITICAL
();

1573 
UBa£Ty³_t
 
uxHighe¡Wa™šgPriÜ™y
;

1580 
uxHighe¡Wa™šgPriÜ™y
 = 
	`´vG‘Disšh”™PriÜ™yAá”Timeout
Ğ
pxQueue
 );

1581 
	`vTaskPriÜ™yDisšh”™Aá”Timeout
ĞĞ* ) 
pxQueue
->
pxMu‹xHŞd”
, 
uxHighe¡Wa™šgPriÜ™y
 );

1583 
	`skEXIT_CRITICAL
();

1588 
	`ŒaûQUEUE_RECEIVE_FAILED
Ğ
pxQueue
 );

1589  
”rQUEUE_EMPTY
;

1593 
	`mtCOVERAGE_TEST_MARKER
();

1597 
	}
}

1600 
Ba£Ty³_t
 
	$xQueueP“k
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
 )

1602 
Ba£Ty³_t
 
xEÁryTimeS‘
 = 
pdFALSE
;

1603 
TimeOut_t
 
xTimeOut
;

1604 
št8_t
 *
pcOrigš®R—dPos™iÚ
;

1605 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1608 
	`cÚfigASSERT
ĞĞ
pxQueue
 ) );

1612 
	`cÚfigASSERT
Ğ!ĞĞĞ
pvBufãr
 ) =ğ
NULL
 ) && ( ( 
pxQueue
 )->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

1615 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

1617 
	`cÚfigASSERT
Ğ!ĞĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa™
 != 0 ) ) );

1628 
	`skENTER_CRITICAL
();

1630 cÚ¡ 
UBa£Ty³_t
 
uxMes§gesWa™šg
 = 
pxQueue
->uxMessagesWaiting;

1634 ifĞ
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

1639 
pcOrigš®R—dPos™iÚ
 = 
pxQueue
->
u
.
pcR—dFrom
;

1641 
	`´vCİyD©aFromQueue
Ğ
pxQueue
, 
pvBufãr
 );

1642 
	`ŒaûQUEUE_PEEK
Ğ
pxQueue
 );

1645 
pxQueue
->
u
.
pcR—dFrom
 = 
pcOrigš®R—dPos™iÚ
;

1649 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

1651 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

1654 
	`queueYIELD_IF_USING_PREEMPTION
();

1658 
	`mtCOVERAGE_TEST_MARKER
();

1663 
	`mtCOVERAGE_TEST_MARKER
();

1666 
	`skEXIT_CRITICAL
();

1667  
pdPASS
;

1671 ifĞ
xTicksToWa™
 =ğĞ
TickTy³_t
 ) 0 )

1675 
	`skEXIT_CRITICAL
();

1676 
	`ŒaûQUEUE_PEEK_FAILED
Ğ
pxQueue
 );

1677  
”rQUEUE_EMPTY
;

1679 ifĞ
xEÁryTimeS‘
 =ğ
pdFALSE
 )

1684 
	`vTaskIÁ”ÇlS‘TimeOutS‹
Ğ&
xTimeOut
 );

1685 
xEÁryTimeS‘
 = 
pdTRUE
;

1690 
	`mtCOVERAGE_TEST_MARKER
();

1694 
	`skEXIT_CRITICAL
();

1699 
	`vTaskSu¥’dAÎ
();

1700 
	`´vLockQueue
Ğ
pxQueue
 );

1703 ifĞ
	`xTaskCheckFÜTimeOut
Ğ&
xTimeOut
, &
xTicksToWa™
 ) =ğ
pdFALSE
 )

1707 ifĞ
	`´vIsQueueEm±y
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

1709 
	`ŒaûBLOCKING_ON_QUEUE_PEEK
Ğ
pxQueue
 );

1710 
	`vTaskPÏûOnEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ), 
xTicksToWa™
 );

1711 
	`´vUÆockQueue
Ğ
pxQueue
 );

1712 ifĞ
	`xTaskResumeAÎ
(è=ğ
pdFALSE
 )

1714 
	`pÜtYIELD_WITHIN_API
();

1718 
	`mtCOVERAGE_TEST_MARKER
();

1725 
	`´vUÆockQueue
Ğ
pxQueue
 );

1726 Ğè
	`xTaskResumeAÎ
();

1733 
	`´vUÆockQueue
Ğ
pxQueue
 );

1734 Ğè
	`xTaskResumeAÎ
();

1736 ifĞ
	`´vIsQueueEm±y
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

1738 
	`ŒaûQUEUE_PEEK_FAILED
Ğ
pxQueue
 );

1739  
”rQUEUE_EMPTY
;

1743 
	`mtCOVERAGE_TEST_MARKER
();

1747 
	}
}

1750 
Ba£Ty³_t
 
	$xQueueReûiveFromISR
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
Ba£Ty³_t
 * cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 )

1752 
Ba£Ty³_t
 
xR‘uº
;

1753 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

1754 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1756 
	`cÚfigASSERT
Ğ
pxQueue
 );

1757 
	`cÚfigASSERT
Ğ!ĞĞ
pvBufãr
 =ğ
NULL
 ) && ( 
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

1773 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1775 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

1777 cÚ¡ 
UBa£Ty³_t
 
uxMes§gesWa™šg
 = 
pxQueue
->uxMessagesWaiting;

1780 ifĞ
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

1782 cÚ¡ 
št8_t
 
cRxLock
 = 
pxQueue
->cRxLock;

1784 
	`ŒaûQUEUE_RECEIVE_FROM_ISR
Ğ
pxQueue
 );

1786 
	`´vCİyD©aFromQueue
Ğ
pxQueue
, 
pvBufãr
 );

1787 
pxQueue
->
uxMes§gesWa™šg
 = uxMes§gesWa™šg - ( 
UBa£Ty³_t
 ) 1;

1793 ifĞ
cRxLock
 =ğ
queueUNLOCKED
 )

1795 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

1797 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) !ğ
pdFALSE
 )

1801 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

1803 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

1807 
	`mtCOVERAGE_TEST_MARKER
();

1812 
	`mtCOVERAGE_TEST_MARKER
();

1817 
	`mtCOVERAGE_TEST_MARKER
();

1824 
pxQueue
->
cRxLock
 = ( 
št8_t
 ) ( cRxLock + 1 );

1827 
xR‘uº
 = 
pdPASS
;

1831 
xR‘uº
 = 
pdFAIL
;

1832 
	`ŒaûQUEUE_RECEIVE_FROM_ISR_FAILED
Ğ
pxQueue
 );

1835 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

1837  
xR‘uº
;

1838 
	}
}

1841 
Ba£Ty³_t
 
	$xQueueP“kFromISR
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
 )

1843 
Ba£Ty³_t
 
xR‘uº
;

1844 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

1845 
št8_t
 *
pcOrigš®R—dPos™iÚ
;

1846 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1848 
	`cÚfigASSERT
Ğ
pxQueue
 );

1849 
	`cÚfigASSERT
Ğ!ĞĞ
pvBufãr
 =ğ
NULL
 ) && ( 
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

1850 
	`cÚfigASSERT
Ğ
pxQueue
->
uxI‹mSize
 != 0 );

1866 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1868 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

1871 ifĞ
pxQueue
->
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

1873 
	`ŒaûQUEUE_PEEK_FROM_ISR
Ğ
pxQueue
 );

1877 
pcOrigš®R—dPos™iÚ
 = 
pxQueue
->
u
.
pcR—dFrom
;

1878 
	`´vCİyD©aFromQueue
Ğ
pxQueue
, 
pvBufãr
 );

1879 
pxQueue
->
u
.
pcR—dFrom
 = 
pcOrigš®R—dPos™iÚ
;

1881 
xR‘uº
 = 
pdPASS
;

1885 
xR‘uº
 = 
pdFAIL
;

1886 
	`ŒaûQUEUE_PEEK_FROM_ISR_FAILED
Ğ
pxQueue
 );

1889 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

1891  
xR‘uº
;

1892 
	}
}

1895 
UBa£Ty³_t
 
	$uxQueueMes§gesWa™šg
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 )

1897 
UBa£Ty³_t
 
uxR‘uº
;

1899 
	`cÚfigASSERT
Ğ
xQueue
 );

1901 
	`skENTER_CRITICAL
();

1903 
uxR‘uº
 = ( ( 
Queue_t
 * ) 
xQueue
 )->
uxMes§gesWa™šg
;

1905 
	`skEXIT_CRITICAL
();

1907  
uxR‘uº
;

1908 
	}
}

1911 
UBa£Ty³_t
 
	$uxQueueS·ûsAvaabË
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 )

1913 
UBa£Ty³_t
 
uxR‘uº
;

1914 
Queue_t
 *
pxQueue
;

1916 
pxQueue
 = ( 
Queue_t
 * ) 
xQueue
;

1917 
	`cÚfigASSERT
Ğ
pxQueue
 );

1919 
	`skENTER_CRITICAL
();

1921 
uxR‘uº
 = 
pxQueue
->
uxL’gth
 -…xQueue->
uxMes§gesWa™šg
;

1923 
	`skEXIT_CRITICAL
();

1925  
uxR‘uº
;

1926 
	}
}

1929 
UBa£Ty³_t
 
	$uxQueueMes§gesWa™šgFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 )

1931 
UBa£Ty³_t
 
uxR‘uº
;

1933 
	`cÚfigASSERT
Ğ
xQueue
 );

1935 
uxR‘uº
 = ( ( 
Queue_t
 * ) 
xQueue
 )->
uxMes§gesWa™šg
;

1937  
uxR‘uº
;

1938 
	}
}

1941 
	$vQueueD–‘e
Ğ
QueueHªdË_t
 
xQueue
 )

1943 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1945 
	`cÚfigASSERT
Ğ
pxQueue
 );

1946 
	`ŒaûQUEUE_DELETE
Ğ
pxQueue
 );

1948 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

1950 
	`vQueueUÄegi¡”Queue
Ğ
pxQueue
 );

1954 #ifĞĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 == 0 ) )

1958 
	`vPÜtF»e
Ğ
pxQueue
 );

1960 #–ifĞĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

1964 ifĞ
pxQueue
->
ucStiÿÎyAÎoÿ‹d
 =ğĞ
ušt8_t
 ) 
pdFALSE
 )

1966 
	`vPÜtF»e
Ğ
pxQueue
 );

1970 
	`mtCOVERAGE_TEST_MARKER
();

1977 Ğè
pxQueue
;

1980 
	}
}

1983 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1985 
UBa£Ty³_t
 
	$uxQueueG‘QueueNumb”
Ğ
QueueHªdË_t
 
xQueue
 )

1987  ( ( 
Queue_t
 * ) 
xQueue
 )->
uxQueueNumb”
;

1988 
	}
}

1993 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1995 
	$vQueueS‘QueueNumb”
Ğ
QueueHªdË_t
 
xQueue
, 
UBa£Ty³_t
 
uxQueueNumb”
 )

1997 ĞĞ
Queue_t
 * ) 
xQueue
 )->
uxQueueNumb”
 = uxQueueNumber;

1998 
	}
}

2003 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

2005 
ušt8_t
 
	$ucQueueG‘QueueTy³
Ğ
QueueHªdË_t
 
xQueue
 )

2007  ( ( 
Queue_t
 * ) 
xQueue
 )->
ucQueueTy³
;

2008 
	}
}

2013 #ifĞ
cÚfigUSE_MUTEXES
 == 1 )

2015 
UBa£Ty³_t
 
	$´vG‘Disšh”™PriÜ™yAá”Timeout
ĞcÚ¡ 
Queue_t
 * cÚ¡ 
pxQueue
 )

2017 
UBa£Ty³_t
 
uxHighe¡PriÜ™yOfWa™šgTasks
;

2025 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) > 0 )

2027 
uxHighe¡PriÜ™yOfWa™šgTasks
 = 
cÚfigMAX_PRIORITIES
 - 
	`li¡GET_ITEM_VALUE_OF_HEAD_ENTRY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) );

2031 
uxHighe¡PriÜ™yOfWa™šgTasks
 = 
tskIDLE_PRIORITY
;

2034  
uxHighe¡PriÜ™yOfWa™šgTasks
;

2035 
	}
}

2040 
Ba£Ty³_t
 
	$´vCİyD©aToQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
, cÚ¡ *
pvI‹mToQueue
, cÚ¡ 
Ba£Ty³_t
 
xPos™iÚ
 )

2042 
Ba£Ty³_t
 
xR‘uº
 = 
pdFALSE
;

2043 
UBa£Ty³_t
 
uxMes§gesWa™šg
;

2047 
uxMes§gesWa™šg
 = 
pxQueue
->uxMessagesWaiting;

2049 ifĞ
pxQueue
->
uxI‹mSize
 =ğĞ
UBa£Ty³_t
 ) 0 )

2051 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

2053 ifĞ
pxQueue
->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 )

2056 
xR‘uº
 = 
	`xTaskPriÜ™yDisšh”™
ĞĞ* ) 
pxQueue
->
pxMu‹xHŞd”
 );

2057 
pxQueue
->
pxMu‹xHŞd”
 = 
NULL
;

2061 
	`mtCOVERAGE_TEST_MARKER
();

2066 ifĞ
xPos™iÚ
 =ğ
queueSEND_TO_BACK
 )

2068 Ğè
	`memıy
ĞĞ* ) 
pxQueue
->
pcWr™eTo
, 
pvI‹mToQueue
, ( 
size_t
 )…xQueue->
uxI‹mSize
 );

2069 
pxQueue
->
pcWr™eTo
 +ğpxQueue->
uxI‹mSize
;

2070 ifĞ
pxQueue
->
pcWr™eTo
 >ğpxQueue->
pcTa
 )

2072 
pxQueue
->
pcWr™eTo
 =…xQueue->
pcH—d
;

2076 
	`mtCOVERAGE_TEST_MARKER
();

2081 Ğè
	`memıy
ĞĞ* ) 
pxQueue
->
u
.
pcR—dFrom
, 
pvI‹mToQueue
, ( 
size_t
 )…xQueue->
uxI‹mSize
 );

2082 
pxQueue
->
u
.
pcR—dFrom
 -ğpxQueue->
uxI‹mSize
;

2083 ifĞ
pxQueue
->
u
.
pcR—dFrom
 <…xQueue->
pcH—d
 )

2085 
pxQueue
->
u
.
pcR—dFrom
 = (…xQueue->
pcTa
 -…xQueue->
uxI‹mSize
 );

2089 
	`mtCOVERAGE_TEST_MARKER
();

2092 ifĞ
xPos™iÚ
 =ğ
queueOVERWRITE
 )

2094 ifĞ
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

2100 --
uxMes§gesWa™šg
;

2104 
	`mtCOVERAGE_TEST_MARKER
();

2109 
	`mtCOVERAGE_TEST_MARKER
();

2113 
pxQueue
->
uxMes§gesWa™šg
 = uxMes§gesWa™šg + ( 
UBa£Ty³_t
 ) 1;

2115  
xR‘uº
;

2116 
	}
}

2119 
	$´vCİyD©aFromQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
, * cÚ¡ 
pvBufãr
 )

2121 ifĞ
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0 )

2123 
pxQueue
->
u
.
pcR—dFrom
 +ğpxQueue->
uxI‹mSize
;

2124 ifĞ
pxQueue
->
u
.
pcR—dFrom
 >ğpxQueue->
pcTa
 )

2126 
pxQueue
->
u
.
pcR—dFrom
 =…xQueue->
pcH—d
;

2130 
	`mtCOVERAGE_TEST_MARKER
();

2132 Ğè
	`memıy
ĞĞ* ) 
pvBufãr
, ( * ) 
pxQueue
->
u
.
pcR—dFrom
, ( 
size_t
 )…xQueue->
uxI‹mSize
 );

2134 
	}
}

2137 
	$´vUÆockQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
 )

2145 
	`skENTER_CRITICAL
();

2147 
št8_t
 
cTxLock
 = 
pxQueue
->cTxLock;

2150  
cTxLock
 > 
queueLOCKED_UNMODIFIED
 )

2154 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2156 ifĞ
pxQueue
->
pxQueueS‘CÚš”
 !ğ
NULL
 )

2158 ifĞ
	`´vNÙifyQueueS‘CÚš”
Ğ
pxQueue
, 
queueSEND_TO_BACK
 ) !ğ
pdFALSE
 )

2163 
	`vTaskMis£dY›ld
();

2167 
	`mtCOVERAGE_TEST_MARKER
();

2175 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

2177 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

2181 
	`vTaskMis£dY›ld
();

2185 
	`mtCOVERAGE_TEST_MARKER
();

2198 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

2200 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

2204 
	`vTaskMis£dY›ld
();

2208 
	`mtCOVERAGE_TEST_MARKER
();

2218 --
cTxLock
;

2221 
pxQueue
->
cTxLock
 = 
queueUNLOCKED
;

2223 
	`skEXIT_CRITICAL
();

2226 
	`skENTER_CRITICAL
();

2228 
št8_t
 
cRxLock
 = 
pxQueue
->cRxLock;

2230  
cRxLock
 > 
queueLOCKED_UNMODIFIED
 )

2232 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

2234 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) !ğ
pdFALSE
 )

2236 
	`vTaskMis£dY›ld
();

2240 
	`mtCOVERAGE_TEST_MARKER
();

2243 --
cRxLock
;

2251 
pxQueue
->
cRxLock
 = 
queueUNLOCKED
;

2253 
	`skEXIT_CRITICAL
();

2254 
	}
}

2257 
Ba£Ty³_t
 
	$´vIsQueueEm±y
ĞcÚ¡ 
Queue_t
 *
pxQueue
 )

2259 
Ba£Ty³_t
 
xR‘uº
;

2261 
	`skENTER_CRITICAL
();

2263 ifĞ
pxQueue
->
uxMes§gesWa™šg
 =ğĞ
UBa£Ty³_t
 ) 0 )

2265 
xR‘uº
 = 
pdTRUE
;

2269 
xR‘uº
 = 
pdFALSE
;

2272 
	`skEXIT_CRITICAL
();

2274  
xR‘uº
;

2275 
	}
}

2278 
Ba£Ty³_t
 
	$xQueueIsQueueEm±yFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 )

2280 
Ba£Ty³_t
 
xR‘uº
;

2282 
	`cÚfigASSERT
Ğ
xQueue
 );

2283 ifĞĞĞ
Queue_t
 * ) 
xQueue
 )->
uxMes§gesWa™šg
 =ğĞ
UBa£Ty³_t
 ) 0 )

2285 
xR‘uº
 = 
pdTRUE
;

2289 
xR‘uº
 = 
pdFALSE
;

2292  
xR‘uº
;

2293 
	}
}

2296 
Ba£Ty³_t
 
	$´vIsQueueFuÎ
ĞcÚ¡ 
Queue_t
 *
pxQueue
 )

2298 
Ba£Ty³_t
 
xR‘uº
;

2300 
	`skENTER_CRITICAL
();

2302 ifĞ
pxQueue
->
uxMes§gesWa™šg
 =ğpxQueue->
uxL’gth
 )

2304 
xR‘uº
 = 
pdTRUE
;

2308 
xR‘uº
 = 
pdFALSE
;

2311 
	`skEXIT_CRITICAL
();

2313  
xR‘uº
;

2314 
	}
}

2317 
Ba£Ty³_t
 
	$xQueueIsQueueFuÎFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 )

2319 
Ba£Ty³_t
 
xR‘uº
;

2321 
	`cÚfigASSERT
Ğ
xQueue
 );

2322 ifĞĞĞ
Queue_t
 * ) 
xQueue
 )->
uxMes§gesWa™šg
 =ğĞĞQueue_ˆ* ) xQueu)->
uxL’gth
 )

2324 
xR‘uº
 = 
pdTRUE
;

2328 
xR‘uº
 = 
pdFALSE
;

2331  
xR‘uº
;

2332 
	}
}

2335 #iàĞ
cÚfigUSE_CO_ROUTINES
 == 1 )

2337 
Ba£Ty³_t
 
	$xQueueCRS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
 )

2339 
Ba£Ty³_t
 
xR‘uº
;

2340 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

2345 
	`pÜtDISABLE_INTERRUPTS
();

2347 ifĞ
	`´vIsQueueFuÎ
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

2351 ifĞ
xTicksToWa™
 > ( 
TickTy³_t
 ) 0 )

2355 
	`vCoRoutšeAddToD–ayedLi¡
Ğ
xTicksToWa™
, &Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) );

2356 
	`pÜtENABLE_INTERRUPTS
();

2357  
”rQUEUE_BLOCKED
;

2361 
	`pÜtENABLE_INTERRUPTS
();

2362  
”rQUEUE_FULL
;

2366 
	`pÜtENABLE_INTERRUPTS
();

2368 
	`pÜtDISABLE_INTERRUPTS
();

2370 ifĞ
pxQueue
->
uxMes§gesWa™šg
 <…xQueue->
uxL’gth
 )

2373 
	`´vCİyD©aToQueue
Ğ
pxQueue
, 
pvI‹mToQueue
, 
queueSEND_TO_BACK
 );

2374 
xR‘uº
 = 
pdPASS
;

2377 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

2383 ifĞ
	`xCoRoutšeRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

2387 
xR‘uº
 = 
”rQUEUE_YIELD
;

2391 
	`mtCOVERAGE_TEST_MARKER
();

2396 
	`mtCOVERAGE_TEST_MARKER
();

2401 
xR‘uº
 = 
”rQUEUE_FULL
;

2404 
	`pÜtENABLE_INTERRUPTS
();

2406  
xR‘uº
;

2407 
	}
}

2412 #iàĞ
cÚfigUSE_CO_ROUTINES
 == 1 )

2414 
Ba£Ty³_t
 
	$xQueueCRReûive
Ğ
QueueHªdË_t
 
xQueue
, *
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
 )

2416 
Ba£Ty³_t
 
xR‘uº
;

2417 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

2422 
	`pÜtDISABLE_INTERRUPTS
();

2424 ifĞ
pxQueue
->
uxMes§gesWa™šg
 =ğĞ
UBa£Ty³_t
 ) 0 )

2428 ifĞ
xTicksToWa™
 > ( 
TickTy³_t
 ) 0 )

2432 
	`vCoRoutšeAddToD–ayedLi¡
Ğ
xTicksToWa™
, &Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) );

2433 
	`pÜtENABLE_INTERRUPTS
();

2434  
”rQUEUE_BLOCKED
;

2438 
	`pÜtENABLE_INTERRUPTS
();

2439  
”rQUEUE_FULL
;

2444 
	`mtCOVERAGE_TEST_MARKER
();

2447 
	`pÜtENABLE_INTERRUPTS
();

2449 
	`pÜtDISABLE_INTERRUPTS
();

2451 ifĞ
pxQueue
->
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

2454 
pxQueue
->
u
.
pcR—dFrom
 +ğpxQueue->
uxI‹mSize
;

2455 ifĞ
pxQueue
->
u
.
pcR—dFrom
 >ğpxQueue->
pcTa
 )

2457 
pxQueue
->
u
.
pcR—dFrom
 =…xQueue->
pcH—d
;

2461 
	`mtCOVERAGE_TEST_MARKER
();

2463 --Ğ
pxQueue
->
uxMes§gesWa™šg
 );

2464 Ğè
	`memıy
ĞĞ* ) 
pvBufãr
, ( * ) 
pxQueue
->
u
.
pcR—dFrom
, ( èpxQueue->
uxI‹mSize
 );

2466 
xR‘uº
 = 
pdPASS
;

2469 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

2475 ifĞ
	`xCoRoutšeRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) !ğ
pdFALSE
 )

2477 
xR‘uº
 = 
”rQUEUE_YIELD
;

2481 
	`mtCOVERAGE_TEST_MARKER
();

2486 
	`mtCOVERAGE_TEST_MARKER
();

2491 
xR‘uº
 = 
pdFAIL
;

2494 
	`pÜtENABLE_INTERRUPTS
();

2496  
xR‘uº
;

2497 
	}
}

2502 #iàĞ
cÚfigUSE_CO_ROUTINES
 == 1 )

2504 
Ba£Ty³_t
 
	$xQueueCRS’dFromISR
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pvI‹mToQueue
, 
Ba£Ty³_t
 
xCoRoutšeP»viou¦yWok’
 )

2506 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

2510 ifĞ
pxQueue
->
uxMes§gesWa™šg
 <…xQueue->
uxL’gth
 )

2512 
	`´vCİyD©aToQueue
Ğ
pxQueue
, 
pvI‹mToQueue
, 
queueSEND_TO_BACK
 );

2516 ifĞ
xCoRoutšeP»viou¦yWok’
 =ğ
pdFALSE
 )

2518 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

2520 ifĞ
	`xCoRoutšeRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

2522  
pdTRUE
;

2526 
	`mtCOVERAGE_TEST_MARKER
();

2531 
	`mtCOVERAGE_TEST_MARKER
();

2536 
	`mtCOVERAGE_TEST_MARKER
();

2541 
	`mtCOVERAGE_TEST_MARKER
();

2544  
xCoRoutšeP»viou¦yWok’
;

2545 
	}
}

2550 #iàĞ
cÚfigUSE_CO_ROUTINES
 == 1 )

2552 
Ba£Ty³_t
 
	$xQueueCRReûiveFromISR
Ğ
QueueHªdË_t
 
xQueue
, *
pvBufãr
, 
Ba£Ty³_t
 *
pxCoRoutšeWok’
 )

2554 
Ba£Ty³_t
 
xR‘uº
;

2555 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

2559 ifĞ
pxQueue
->
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

2562 
pxQueue
->
u
.
pcR—dFrom
 +ğpxQueue->
uxI‹mSize
;

2563 ifĞ
pxQueue
->
u
.
pcR—dFrom
 >ğpxQueue->
pcTa
 )

2565 
pxQueue
->
u
.
pcR—dFrom
 =…xQueue->
pcH—d
;

2569 
	`mtCOVERAGE_TEST_MARKER
();

2571 --Ğ
pxQueue
->
uxMes§gesWa™šg
 );

2572 Ğè
	`memıy
ĞĞ* ) 
pvBufãr
, ( * ) 
pxQueue
->
u
.
pcR—dFrom
, ( èpxQueue->
uxI‹mSize
 );

2574 ifĞĞ*
pxCoRoutšeWok’
 ) =ğ
pdFALSE
 )

2576 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

2578 ifĞ
	`xCoRoutšeRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) !ğ
pdFALSE
 )

2580 *
pxCoRoutšeWok’
 = 
pdTRUE
;

2584 
	`mtCOVERAGE_TEST_MARKER
();

2589 
	`mtCOVERAGE_TEST_MARKER
();

2594 
	`mtCOVERAGE_TEST_MARKER
();

2597 
xR‘uº
 = 
pdPASS
;

2601 
xR‘uº
 = 
pdFAIL
;

2604  
xR‘uº
;

2605 
	}
}

2610 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

2612 
	$vQueueAddToRegi¡ry
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pcQueueName
 )

2614 
UBa£Ty³_t
 
ux
;

2618  
ux
 = ( 
UBa£Ty³_t
 ) 0U; ux < ( UBa£Ty³_ˆè
cÚfigQUEUE_REGISTRY_SIZE
; ux++ )

2620 ifĞ
xQueueRegi¡ry
[ 
ux
 ].
pcQueueName
 =ğ
NULL
 )

2623 
xQueueRegi¡ry
[ 
ux
 ].
pcQueueName
 =…cQueueName;

2624 
xQueueRegi¡ry
[ 
ux
 ].
xHªdË
 = 
xQueue
;

2626 
	`ŒaûQUEUE_REGISTRY_ADD
Ğ
xQueue
, 
pcQueueName
 );

2631 
	`mtCOVERAGE_TEST_MARKER
();

2634 
	}
}

2639 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

2641 cÚ¡ *
	$pcQueueG‘Name
Ğ
QueueHªdË_t
 
xQueue
 )

2643 
UBa£Ty³_t
 
ux
;

2644 cÚ¡ *
pcR‘uº
 = 
NULL
;

2648  
ux
 = ( 
UBa£Ty³_t
 ) 0U; ux < ( UBa£Ty³_ˆè
cÚfigQUEUE_REGISTRY_SIZE
; ux++ )

2650 ifĞ
xQueueRegi¡ry
[ 
ux
 ].
xHªdË
 =ğ
xQueue
 )

2652 
pcR‘uº
 = 
xQueueRegi¡ry
[ 
ux
 ].
pcQueueName
;

2657 
	`mtCOVERAGE_TEST_MARKER
();

2661  
pcR‘uº
;

2662 
	}
}

2667 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

2669 
	$vQueueUÄegi¡”Queue
Ğ
QueueHªdË_t
 
xQueue
 )

2671 
UBa£Ty³_t
 
ux
;

2675  
ux
 = ( 
UBa£Ty³_t
 ) 0U; ux < ( UBa£Ty³_ˆè
cÚfigQUEUE_REGISTRY_SIZE
; ux++ )

2677 ifĞ
xQueueRegi¡ry
[ 
ux
 ].
xHªdË
 =ğ
xQueue
 )

2680 
xQueueRegi¡ry
[ 
ux
 ].
pcQueueName
 = 
NULL
;

2685 
xQueueRegi¡ry
[ 
ux
 ].
xHªdË
 = ( 
QueueHªdË_t
 ) 0;

2690 
	`mtCOVERAGE_TEST_MARKER
();

2694 
	}
}

2699 #iàĞ
cÚfigUSE_TIMERS
 == 1 )

2701 
	$vQueueWa™FÜMes§geRe¡riùed
Ğ
QueueHªdË_t
 
xQueue
, 
TickTy³_t
 
xTicksToWa™
, cÚ¡ 
Ba£Ty³_t
 
xWa™Indefš™–y
 )

2703 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

2719 
	`´vLockQueue
Ğ
pxQueue
 );

2720 ifĞ
pxQueue
->
uxMes§gesWa™šg
 =ğĞ
UBa£Ty³_t
 ) 0U )

2723 
	`vTaskPÏûOnEv’tLi¡Re¡riùed
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ), 
xTicksToWa™
, 
xWa™Indefš™–y
 );

2727 
	`mtCOVERAGE_TEST_MARKER
();

2729 
	`´vUÆockQueue
Ğ
pxQueue
 );

2730 
	}
}

2735 #ifĞĞ
cÚfigUSE_QUEUE_SETS
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

2737 
QueueS‘HªdË_t
 
	$xQueueC»©eS‘
ĞcÚ¡ 
UBa£Ty³_t
 
uxEv’tQueueL’gth
 )

2739 
QueueS‘HªdË_t
 
pxQueue
;

2741 
pxQueue
 = 
	`xQueueG’”icC»©e
Ğ
uxEv’tQueueL’gth
, ( 
UBa£Ty³_t
 ) Ğ
Queue_t
 * ), 
queueQUEUE_TYPE_SET
 );

2743  
pxQueue
;

2744 
	}
}

2749 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2751 
Ba£Ty³_t
 
	$xQueueAddToS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 )

2753 
Ba£Ty³_t
 
xR‘uº
;

2755 
	`skENTER_CRITICAL
();

2757 ifĞĞĞ
Queue_t
 * ) 
xQueueOrSem­hÜe
 )->
pxQueueS‘CÚš”
 !ğ
NULL
 )

2760 
xR‘uº
 = 
pdFAIL
;

2762 ifĞĞĞ
Queue_t
 * ) 
xQueueOrSem­hÜe
 )->
uxMes§gesWa™šg
 !ğĞ
UBa£Ty³_t
 ) 0 )

2766 
xR‘uº
 = 
pdFAIL
;

2770 ĞĞ
Queue_t
 * ) 
xQueueOrSem­hÜe
 )->
pxQueueS‘CÚš”
 = 
xQueueS‘
;

2771 
xR‘uº
 = 
pdPASS
;

2774 
	`skEXIT_CRITICAL
();

2776  
xR‘uº
;

2777 
	}
}

2782 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2784 
Ba£Ty³_t
 
	$xQueueRemoveFromS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 )

2786 
Ba£Ty³_t
 
xR‘uº
;

2787 
Queue_t
 * cÚ¡ 
pxQueueOrSem­hÜe
 = ( Queue_ˆ* ) 
xQueueOrSem­hÜe
;

2789 ifĞ
pxQueueOrSem­hÜe
->
pxQueueS‘CÚš”
 !ğ
xQueueS‘
 )

2792 
xR‘uº
 = 
pdFAIL
;

2794 ifĞ
pxQueueOrSem­hÜe
->
uxMes§gesWa™šg
 !ğĞ
UBa£Ty³_t
 ) 0 )

2799 
xR‘uº
 = 
pdFAIL
;

2803 
	`skENTER_CRITICAL
();

2806 
pxQueueOrSem­hÜe
->
pxQueueS‘CÚš”
 = 
NULL
;

2808 
	`skEXIT_CRITICAL
();

2809 
xR‘uº
 = 
pdPASS
;

2812  
xR‘uº
;

2813 
	}
}

2818 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2820 
QueueS‘Memb”HªdË_t
 
	$xQueueS–eùFromS‘
Ğ
QueueS‘HªdË_t
 
xQueueS‘
, 
TickTy³_t
 cÚ¡ 
xTicksToWa™
 )

2822 
QueueS‘Memb”HªdË_t
 
xR‘uº
 = 
NULL
;

2824 Ğè
	`xQueueReûive
ĞĞ
QueueHªdË_t
 ) 
xQueueS‘
, &
xR‘uº
, 
xTicksToWa™
 );

2825  
xR‘uº
;

2826 
	}
}

2831 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2833 
QueueS‘Memb”HªdË_t
 
	$xQueueS–eùFromS‘FromISR
Ğ
QueueS‘HªdË_t
 
xQueueS‘
 )

2835 
QueueS‘Memb”HªdË_t
 
xR‘uº
 = 
NULL
;

2837 Ğè
	`xQueueReûiveFromISR
ĞĞ
QueueHªdË_t
 ) 
xQueueS‘
, &
xR‘uº
, 
NULL
 );

2838  
xR‘uº
;

2839 
	}
}

2844 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2846 
Ba£Ty³_t
 
	$´vNÙifyQueueS‘CÚš”
ĞcÚ¡ 
Queue_t
 * cÚ¡ 
pxQueue
, cÚ¡ 
Ba£Ty³_t
 
xCİyPos™iÚ
 )

2848 
Queue_t
 *
pxQueueS‘CÚš”
 = 
pxQueue
->pxQueueSetContainer;

2849 
Ba£Ty³_t
 
xR‘uº
 = 
pdFALSE
;

2853 
	`cÚfigASSERT
Ğ
pxQueueS‘CÚš”
 );

2854 
	`cÚfigASSERT
Ğ
pxQueueS‘CÚš”
->
uxMes§gesWa™šg
 <…xQueueS‘CÚš”->
uxL’gth
 );

2856 ifĞ
pxQueueS‘CÚš”
->
uxMes§gesWa™šg
 <…xQueueS‘CÚš”->
uxL’gth
 )

2858 cÚ¡ 
št8_t
 
cTxLock
 = 
pxQueueS‘CÚš”
->cTxLock;

2860 
	`ŒaûQUEUE_SEND
Ğ
pxQueueS‘CÚš”
 );

2863 
xR‘uº
 = 
	`´vCİyD©aToQueue
Ğ
pxQueueS‘CÚš”
, &
pxQueue
, 
xCİyPos™iÚ
 );

2865 ifĞ
cTxLock
 =ğ
queueUNLOCKED
 )

2867 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueueS‘CÚš”
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

2869 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueueS‘CÚš”
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

2872 
xR‘uº
 = 
pdTRUE
;

2876 
	`mtCOVERAGE_TEST_MARKER
();

2881 
	`mtCOVERAGE_TEST_MARKER
();

2886 
pxQueueS‘CÚš”
->
cTxLock
 = ( 
št8_t
 ) ( cTxLock + 1 );

2891 
	`mtCOVERAGE_TEST_MARKER
();

2894  
xR‘uº
;

2895 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\stream_buffer.c

29 
	~<¡dšt.h
>

30 
	~<¡ršg.h
>

35 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

38 
	~"F»eRTOS.h
"

39 
	~"sk.h
"

40 
	~"¡»am_bufãr.h
"

42 #ifĞ
cÚfigUSE_TASK_NOTIFICATIONS
 != 1 )

43 #”rÜ 
cÚfigUSE_TASK_NOTIFICATIONS
 
mu¡
 
be
 
£t
 
to
 1Ø
bud
 
¡»am_bufãr
.
c


50 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


56 #iâdeà
sbRECEIVE_COMPLETED


57 
	#sbRECEIVE_COMPLETED
Ğ
pxSŒ—mBufãr
 ) \

58 
	`vTaskSu¥’dAÎ
(); \

60 ifĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToS’d
 !ğ
NULL
 ) \

62 Ğè
	`xTaskNÙify
ĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToS’d
, \

63 Ğ
ušt32_t
 ) 0, \

64 
eNoAùiÚ
 ); \

65 Ğ
pxSŒ—mBufãr
 )->
xTaskWa™šgToS’d
 = 
NULL
; \

68 Ğè
	`xTaskResumeAÎ
();

	)

71 #iâdeà
sbRECEIVE_COMPLETED_FROM_ISR


72 
	#sbRECEIVE_COMPLETED_FROM_ISR
Ğ
pxSŒ—mBufãr
, \

73 
pxHigh”PriÜ™yTaskWok’
 ) \

75 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
; \

77 
uxSavedIÁ”ru±Stus
 = ( 
UBa£Ty³_t
 ) 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
(); \

79 ifĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToS’d
 !ğ
NULL
 ) \

81 Ğè
	`xTaskNÙifyFromISR
ĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToS’d
, \

82 Ğ
ušt32_t
 ) 0, \

83 
eNoAùiÚ
, \

84 
pxHigh”PriÜ™yTaskWok’
 ); \

85 Ğ
pxSŒ—mBufãr
 )->
xTaskWa™šgToS’d
 = 
NULL
; \

88 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 ); \

89 }

	)

95 #iâdeà
sbSEND_COMPLETED


96 
	#sbSEND_COMPLETED
Ğ
pxSŒ—mBufãr
 ) \

97 
	`vTaskSu¥’dAÎ
(); \

99 ifĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToReûive
 !ğ
NULL
 ) \

101 Ğè
	`xTaskNÙify
ĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToReûive
, \

102 Ğ
ušt32_t
 ) 0, \

103 
eNoAùiÚ
 ); \

104 Ğ
pxSŒ—mBufãr
 )->
xTaskWa™šgToReûive
 = 
NULL
; \

107 Ğè
	`xTaskResumeAÎ
();

	)

110 #iâdeà
sbSEND_COMPLETE_FROM_ISR


111 
	#sbSEND_COMPLETE_FROM_ISR
Ğ
pxSŒ—mBufãr
, 
pxHigh”PriÜ™yTaskWok’
 ) \

113 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
; \

115 
uxSavedIÁ”ru±Stus
 = ( 
UBa£Ty³_t
 ) 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
(); \

117 ifĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToReûive
 !ğ
NULL
 ) \

119 Ğè
	`xTaskNÙifyFromISR
ĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToReûive
, \

120 Ğ
ušt32_t
 ) 0, \

121 
eNoAùiÚ
, \

122 
pxHigh”PriÜ™yTaskWok’
 ); \

123 Ğ
pxSŒ—mBufãr
 )->
xTaskWa™šgToReûive
 = 
NULL
; \

126 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 ); \

127 }

	)

132 
	#sbBYTES_TO_STORE_MESSAGE_LENGTH
 ( Ğ
size_t
 ) )

	)

135 
	#sbFLAGS_IS_MESSAGE_BUFFER
 ( ( 
ušt8_t
 ) 1 )

	)

136 
	#sbFLAGS_IS_STATICALLY_ALLOCATED
 ( ( 
ušt8_t
 ) 2 )

	)

141 
	sxSTREAM_BUFFER


143 vŞ©
size_t
 
	mxTa
;

144 vŞ©
size_t
 
	mxH—d
;

145 
size_t
 
	mxL’gth
;

146 
size_t
 
	mxTrigg”Lev–By‹s
;

147 vŞ©
TaskHªdË_t
 
	mxTaskWa™šgToReûive
;

148 vŞ©
TaskHªdË_t
 
	mxTaskWa™šgToS’d
;

149 
ušt8_t
 *
	mpucBufãr
;

150 
ušt8_t
 
	mucFÏgs
;

152 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

153 
UBa£Ty³_t
 
	muxSŒ—mBufãrNumb”
;

155 } 
	tSŒ—mBufãr_t
;

160 
size_t
 
	$´vBy‹sInBufãr
ĞcÚ¡ 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 ) 
PRIVILEGED_FUNCTION
;

168 
size_t
 
	$´vWr™eBy‹sToBufãr
Ğ
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
, cÚ¡ 
ušt8_t
 *
pucD©a
, 
size_t
 
xCouÁ
 ) 
PRIVILEGED_FUNCTION
;

177 
size_t
 
	$´vR—dMes§geFromBufãr
Ğ
SŒ—mBufãr_t
 *
pxSŒ—mBufãr
,

178 *
pvRxD©a
,

179 
size_t
 
xBufãrL’gthBy‹s
,

180 
size_t
 
xBy‹sAvaabË
,

181 
size_t
 
xBy‹sToStÜeMes§geL’gth
 ) 
PRIVILEGED_FUNCTION
;

190 
size_t
 
	$´vWr™eMes§geToBufãr
Ğ
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
,

191 cÚ¡ * 
pvTxD©a
,

192 
size_t
 
xD©aL’gthBy‹s
,

193 
size_t
 
xS·û
,

194 
size_t
 
xRequœedS·û
 ) 
PRIVILEGED_FUNCTION
;

200 
size_t
 
	`´vR—dBy‹sFromBufãr
Ğ
SŒ—mBufãr_t
 *
pxSŒ—mBufãr
,

201 
ušt8_t
 *
pucD©a
,

202 
size_t
 
xMaxCouÁ
,

203 
size_t
 
xBy‹sAvaabË
 ); 
PRIVILEGED_FUNCTION


209 
	$´vIn™Ÿli£NewSŒ—mBufãr
Ğ
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
,

210 
ušt8_t
 * cÚ¡ 
pucBufãr
,

211 
size_t
 
xBufãrSizeBy‹s
,

212 
size_t
 
xTrigg”Lev–By‹s
,

213 
Ba£Ty³_t
 
xIsMes§geBufãr
 ) 
PRIVILEGED_FUNCTION
;

217 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

219 
SŒ—mBufãrHªdË_t
 
	$xSŒ—mBufãrG’”icC»©e
Ğ
size_t
 
xBufãrSizeBy‹s
, size_ˆ
xTrigg”Lev–By‹s
, 
Ba£Ty³_t
 
xIsMes§geBufãr
 )

221 
ušt8_t
 *
pucAÎoÿ‹dMemÜy
;

227 
	`cÚfigASSERT
Ğ
xBufãrSizeBy‹s
 > 
sbBYTES_TO_STORE_MESSAGE_LENGTH
 );

228 
	`cÚfigASSERT
Ğ
xTrigg”Lev–By‹s
 <ğ
xBufãrSizeBy‹s
 );

232 ifĞ
xTrigg”Lev–By‹s
 =ğĞ
size_t
 ) 0 )

234 
xTrigg”Lev–By‹s
 = ( 
size_t
 ) 1;

245 
xBufãrSizeBy‹s
++;

246 
pucAÎoÿ‹dMemÜy
 = ( 
ušt8_t
 * ) 
	`pvPÜtM®loc
Ğ
xBufãrSizeBy‹s
 + Ğ
SŒ—mBufãr_t
 ) );

248 ifĞ
pucAÎoÿ‹dMemÜy
 !ğ
NULL
 )

250 
	`´vIn™Ÿli£NewSŒ—mBufãr
ĞĞ
SŒ—mBufãr_t
 * ) 
pucAÎoÿ‹dMemÜy
,

251 
pucAÎoÿ‹dMemÜy
 + Ğ
SŒ—mBufãr_t
 ),

252 
xBufãrSizeBy‹s
,

253 
xTrigg”Lev–By‹s
,

254 
xIsMes§geBufãr
 );

256 
	`ŒaûSTREAM_BUFFER_CREATE
ĞĞĞ
SŒ—mBufãr_t
 * ) 
pucAÎoÿ‹dMemÜy
 ), 
xIsMes§geBufãr
 );

260 
	`ŒaûSTREAM_BUFFER_CREATE_FAILED
Ğ
xIsMes§geBufãr
 );

263  ( 
SŒ—mBufãrHªdË_t
 * ) 
pucAÎoÿ‹dMemÜy
;

264 
	}
}

269 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

271 
SŒ—mBufãrHªdË_t
 
	$xSŒ—mBufãrG’”icC»©eStic
Ğ
size_t
 
xBufãrSizeBy‹s
,

272 
size_t
 
xTrigg”Lev–By‹s
,

273 
Ba£Ty³_t
 
xIsMes§geBufãr
,

274 
ušt8_t
 * cÚ¡ 
pucSŒ—mBufãrStÜageA»a
,

275 
SticSŒ—mBufãr_t
 * cÚ¡ 
pxSticSŒ—mBufãr
 )

277 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
pxSticSŒ—mBufãr
;

278 
SŒ—mBufãrHªdË_t
 
xR‘uº
;

280 
	`cÚfigASSERT
Ğ
pucSŒ—mBufãrStÜageA»a
 );

281 
	`cÚfigASSERT
Ğ
pxSticSŒ—mBufãr
 );

282 
	`cÚfigASSERT
Ğ
xTrigg”Lev–By‹s
 <ğ
xBufãrSizeBy‹s
 );

286 ifĞ
xTrigg”Lev–By‹s
 =ğĞ
size_t
 ) 0 )

288 
xTrigg”Lev–By‹s
 = ( 
size_t
 ) 1;

295 
	`cÚfigASSERT
Ğ
xBufãrSizeBy‹s
 > 
sbBYTES_TO_STORE_MESSAGE_LENGTH
 );

297 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

302 vŞ©
size_t
 
xSize
 = Ğ
SticSŒ—mBufãr_t
 );

303 
	`cÚfigASSERT
Ğ
xSize
 =ğĞ
SŒ—mBufãr_t
 ) );

307 ifĞĞ
pucSŒ—mBufãrStÜageA»a
 !ğ
NULL
 ) && ( 
pxSticSŒ—mBufãr
 != NULL ) )

309 
	`´vIn™Ÿli£NewSŒ—mBufãr
Ğ
pxSŒ—mBufãr
,

310 
pucSŒ—mBufãrStÜageA»a
,

311 
xBufãrSizeBy‹s
,

312 
xTrigg”Lev–By‹s
,

313 
xIsMes§geBufãr
 );

317 
pxSŒ—mBufãr
->
ucFÏgs
 |ğ
sbFLAGS_IS_STATICALLY_ALLOCATED
;

319 
	`ŒaûSTREAM_BUFFER_CREATE
Ğ
pxSŒ—mBufãr
, 
xIsMes§geBufãr
 );

321 
xR‘uº
 = ( 
SŒ—mBufãrHªdË_t
 ) 
pxSticSŒ—mBufãr
;

325 
xR‘uº
 = 
NULL
;

326 
	`ŒaûSTREAM_BUFFER_CREATE_STATIC_FAILED
Ğ
xR‘uº
, 
xIsMes§geBufãr
 );

329  
xR‘uº
;

330 
	}
}

335 
	$vSŒ—mBufãrD–‘e
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 )

337 
SŒ—mBufãr_t
 * 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

339 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

341 
	`ŒaûSTREAM_BUFFER_DELETE
Ğ
xSŒ—mBufãr
 );

343 ifĞĞ
pxSŒ—mBufãr
->
ucFÏgs
 & 
sbFLAGS_IS_STATICALLY_ALLOCATED
 ) =ğĞ
ušt8_t
 ) 
pdFALSE
 )

345 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

349 
	`vPÜtF»e
ĞĞ* ) 
pxSŒ—mBufãr
 );

355 
	`cÚfigASSERT
Ğ
xSŒ—mBufãr
 =ğĞ
SŒ—mBufãrHªdË_t
 ) ~0 );

363 
	`mem£t
Ğ
pxSŒ—mBufãr
, 0x00, Ğ
SŒ—mBufãr_t
 ) );

365 
	}
}

368 
Ba£Ty³_t
 
	$xSŒ—mBufãrRe£t
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 )

370 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

371 
Ba£Ty³_t
 
xR‘uº
 = 
pdFAIL
, 
xIsMes§geBufãr
;

373 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

374 
UBa£Ty³_t
 
uxSŒ—mBufãrNumb”
;

377 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

379 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

383 
uxSŒ—mBufãrNumb”
 = 
pxSŒ—mBufãr
->uxStreamBufferNumber;

388 ifĞ
pxSŒ—mBufãr
->
xTaskWa™šgToReûive
 =ğ
NULL
 )

390 ifĞ
pxSŒ—mBufãr
->
xTaskWa™šgToS’d
 =ğ
NULL
 )

392 ifĞĞ
pxSŒ—mBufãr
->
ucFÏgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !ğĞ
ušt8_t
 ) 0 )

394 
xIsMes§geBufãr
 = 
pdTRUE
;

398 
xIsMes§geBufãr
 = 
pdFALSE
;

401 
	`´vIn™Ÿli£NewSŒ—mBufãr
Ğ
pxSŒ—mBufãr
,

402 
pxSŒ—mBufãr
->
pucBufãr
,

403 
pxSŒ—mBufãr
->
xL’gth
,

404 
pxSŒ—mBufãr
->
xTrigg”Lev–By‹s
,

405 
xIsMes§geBufãr
 );

406 
xR‘uº
 = 
pdPASS
;

408 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

410 
pxSŒ—mBufãr
->
uxSŒ—mBufãrNumb”
 = uxStreamBufferNumber;

414 
	`ŒaûSTREAM_BUFFER_RESET
Ğ
xSŒ—mBufãr
 );

418  
xR‘uº
;

419 
	}
}

422 
Ba£Ty³_t
 
	$xSŒ—mBufãrS‘Trigg”Lev–
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, 
size_t
 
xTrigg”Lev–
 )

424 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

425 
Ba£Ty³_t
 
xR‘uº
;

427 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

430 ifĞ
xTrigg”Lev–
 =ğĞ
size_t
 ) 0 )

432 
xTrigg”Lev–
 = ( 
size_t
 ) 1;

437 ifĞ
xTrigg”Lev–
 <ğ
pxSŒ—mBufãr
->
xL’gth
 )

439 
pxSŒ—mBufãr
->
xTrigg”Lev–By‹s
 = 
xTrigg”Lev–
;

440 
xR‘uº
 = 
pdPASS
;

444 
xR‘uº
 = 
pdFALSE
;

447  
xR‘uº
;

448 
	}
}

451 
size_t
 
	$xSŒ—mBufãrS·ûsAvaabË
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 )

453 cÚ¡ 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

454 
size_t
 
xS·û
;

456 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

458 
xS·û
 = 
pxSŒ—mBufãr
->
xL’gth
 +…xSŒ—mBufãr->
xTa
;

459 
xS·û
 -ğ
pxSŒ—mBufãr
->
xH—d
;

460 
xS·û
 -ğĞ
size_t
 ) 1;

462 ifĞ
xS·û
 >ğ
pxSŒ—mBufãr
->
xL’gth
 )

464 
xS·û
 -ğ
pxSŒ—mBufãr
->
xL’gth
;

468 
	`mtCOVERAGE_TEST_MARKER
();

471  
xS·û
;

472 
	}
}

475 
size_t
 
	$xSŒ—mBufãrBy‹sAvaabË
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 )

477 cÚ¡ 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

478 
size_t
 
xR‘uº
;

480 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

482 
xR‘uº
 = 
	`´vBy‹sInBufãr
Ğ
pxSŒ—mBufãr
 );

483  
xR‘uº
;

484 
	}
}

487 
size_t
 
	$xSŒ—mBufãrS’d
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
,

488 cÚ¡ *
pvTxD©a
,

489 
size_t
 
xD©aL’gthBy‹s
,

490 
TickTy³_t
 
xTicksToWa™
 )

492 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

493 
size_t
 
xR‘uº
, 
xS·û
 = 0;

494 
size_t
 
xRequœedS·û
 = 
xD©aL’gthBy‹s
;

495 
TimeOut_t
 
xTimeOut
;

497 
	`cÚfigASSERT
Ğ
pvTxD©a
 );

498 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

504 ifĞĞ
pxSŒ—mBufãr
->
ucFÏgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !ğĞ
ušt8_t
 ) 0 )

506 
xRequœedS·û
 +ğ
sbBYTES_TO_STORE_MESSAGE_LENGTH
;

510 
	`mtCOVERAGE_TEST_MARKER
();

513 ifĞ
xTicksToWa™
 !ğĞ
TickTy³_t
 ) 0 )

515 
	`vTaskS‘TimeOutS‹
Ğ&
xTimeOut
 );

521 
	`skENTER_CRITICAL
();

523 
xS·û
 = 
	`xSŒ—mBufãrS·ûsAvaabË
Ğ
pxSŒ—mBufãr
 );

525 ifĞ
xS·û
 < 
xRequœedS·û
 )

528 Ğè
	`xTaskNÙifyS‹CË¬
Ğ
NULL
 );

531 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
->
xTaskWa™šgToS’d
 =ğ
NULL
 );

532 
pxSŒ—mBufãr
->
xTaskWa™šgToS’d
 = 
	`xTaskG‘Cu¼’tTaskHªdË
();

536 
	`skEXIT_CRITICAL
();

540 
	`skEXIT_CRITICAL
();

542 
	`ŒaûBLOCKING_ON_STREAM_BUFFER_SEND
Ğ
xSŒ—mBufãr
 );

543 Ğè
	`xTaskNÙifyWa™
ĞĞ
ušt32_t
 ) 0, 
UINT32_MAX
, 
NULL
, 
xTicksToWa™
 );

544 
pxSŒ—mBufãr
->
xTaskWa™šgToS’d
 = 
NULL
;

546 }  
	`xTaskCheckFÜTimeOut
Ğ&
xTimeOut
, &
xTicksToWa™
 ) =ğ
pdFALSE
 );

550 
	`mtCOVERAGE_TEST_MARKER
();

553 ifĞ
xS·û
 =ğĞ
size_t
 ) 0 )

555 
xS·û
 = 
	`xSŒ—mBufãrS·ûsAvaabË
Ğ
pxSŒ—mBufãr
 );

559 
	`mtCOVERAGE_TEST_MARKER
();

562 
xR‘uº
 = 
	`´vWr™eMes§geToBufãr
Ğ
pxSŒ—mBufãr
, 
pvTxD©a
, 
xD©aL’gthBy‹s
, 
xS·û
, 
xRequœedS·û
 );

564 ifĞ
xR‘uº
 > ( 
size_t
 ) 0 )

566 
	`ŒaûSTREAM_BUFFER_SEND
Ğ
xSŒ—mBufãr
, 
xR‘uº
 );

569 ifĞ
	`´vBy‹sInBufãr
Ğ
pxSŒ—mBufãr
 ) >ğpxSŒ—mBufãr->
xTrigg”Lev–By‹s
 )

571 
	`sbSEND_COMPLETED
Ğ
pxSŒ—mBufãr
 );

575 
	`mtCOVERAGE_TEST_MARKER
();

580 
	`mtCOVERAGE_TEST_MARKER
();

581 
	`ŒaûSTREAM_BUFFER_SEND_FAILED
Ğ
xSŒ—mBufãr
 );

584  
xR‘uº
;

585 
	}
}

588 
size_t
 
	$xSŒ—mBufãrS’dFromISR
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
,

589 cÚ¡ *
pvTxD©a
,

590 
size_t
 
xD©aL’gthBy‹s
,

591 
Ba£Ty³_t
 * cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 )

593 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

594 
size_t
 
xR‘uº
, 
xS·û
;

595 
size_t
 
xRequœedS·û
 = 
xD©aL’gthBy‹s
;

597 
	`cÚfigASSERT
Ğ
pvTxD©a
 );

598 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

604 ifĞĞ
pxSŒ—mBufãr
->
ucFÏgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !ğĞ
ušt8_t
 ) 0 )

606 
xRequœedS·û
 +ğ
sbBYTES_TO_STORE_MESSAGE_LENGTH
;

610 
	`mtCOVERAGE_TEST_MARKER
();

613 
xS·û
 = 
	`xSŒ—mBufãrS·ûsAvaabË
Ğ
pxSŒ—mBufãr
 );

614 
xR‘uº
 = 
	`´vWr™eMes§geToBufãr
Ğ
pxSŒ—mBufãr
, 
pvTxD©a
, 
xD©aL’gthBy‹s
, 
xS·û
, 
xRequœedS·û
 );

616 ifĞ
xR‘uº
 > ( 
size_t
 ) 0 )

619 ifĞ
	`´vBy‹sInBufãr
Ğ
pxSŒ—mBufãr
 ) >ğpxSŒ—mBufãr->
xTrigg”Lev–By‹s
 )

621 
	`sbSEND_COMPLETE_FROM_ISR
Ğ
pxSŒ—mBufãr
, 
pxHigh”PriÜ™yTaskWok’
 );

625 
	`mtCOVERAGE_TEST_MARKER
();

630 
	`mtCOVERAGE_TEST_MARKER
();

633 
	`ŒaûSTREAM_BUFFER_SEND_FROM_ISR
Ğ
xSŒ—mBufãr
, 
xR‘uº
 );

635  
xR‘uº
;

636 
	}
}

639 
size_t
 
	$´vWr™eMes§geToBufãr
Ğ
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
,

640 cÚ¡ * 
pvTxD©a
,

641 
size_t
 
xD©aL’gthBy‹s
,

642 
size_t
 
xS·û
,

643 
size_t
 
xRequœedS·û
 )

645 
Ba£Ty³_t
 
xShouldWr™e
;

646 
size_t
 
xR‘uº
;

648 ifĞ
xS·û
 =ğĞ
size_t
 ) 0 )

652 
xShouldWr™e
 = 
pdFALSE
;

654 ifĞĞ
pxSŒ—mBufãr
->
ucFÏgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) =ğĞ
ušt8_t
 ) 0 )

659 
xShouldWr™e
 = 
pdTRUE
;

660 
xD©aL’gthBy‹s
 = 
	`cÚfigMIN
ĞxD©aL’gthBy‹s, 
xS·û
 );

662 ifĞ
xS·û
 >ğ
xRequœedS·û
 )

668 
xShouldWr™e
 = 
pdTRUE
;

669 Ğè
	`´vWr™eBy‹sToBufãr
Ğ
pxSŒ—mBufãr
, ( cÚ¡ 
ušt8_t
 * ) &Ğ
xD©aL’gthBy‹s
 ), 
sbBYTES_TO_STORE_MESSAGE_LENGTH
 );

674 
xShouldWr™e
 = 
pdFALSE
;

677 ifĞ
xShouldWr™e
 !ğ
pdFALSE
 )

680 
xR‘uº
 = 
	`´vWr™eBy‹sToBufãr
Ğ
pxSŒ—mBufãr
, ( cÚ¡ 
ušt8_t
 * ) 
pvTxD©a
, 
xD©aL’gthBy‹s
 );

684 
xR‘uº
 = 0;

687  
xR‘uº
;

688 
	}
}

691 
size_t
 
	$xSŒ—mBufãrReûive
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
,

692 *
pvRxD©a
,

693 
size_t
 
xBufãrL’gthBy‹s
,

694 
TickTy³_t
 
xTicksToWa™
 )

696 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

697 
size_t
 
xReûivedL’gth
 = 0, 
xBy‹sAvaabË
, 
xBy‹sToStÜeMes§geL’gth
;

699 
	`cÚfigASSERT
Ğ
pvRxD©a
 );

700 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

707 ifĞĞ
pxSŒ—mBufãr
->
ucFÏgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !ğĞ
ušt8_t
 ) 0 )

709 
xBy‹sToStÜeMes§geL’gth
 = 
sbBYTES_TO_STORE_MESSAGE_LENGTH
;

713 
xBy‹sToStÜeMes§geL’gth
 = 0;

716 ifĞ
xTicksToWa™
 !ğĞ
TickTy³_t
 ) 0 )

720 
	`skENTER_CRITICAL
();

722 
xBy‹sAvaabË
 = 
	`´vBy‹sInBufãr
Ğ
pxSŒ—mBufãr
 );

729 ifĞ
xBy‹sAvaabË
 <ğ
xBy‹sToStÜeMes§geL’gth
 )

732 Ğè
	`xTaskNÙifyS‹CË¬
Ğ
NULL
 );

735 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
->
xTaskWa™šgToReûive
 =ğ
NULL
 );

736 
pxSŒ—mBufãr
->
xTaskWa™šgToReûive
 = 
	`xTaskG‘Cu¼’tTaskHªdË
();

740 
	`mtCOVERAGE_TEST_MARKER
();

743 
	`skEXIT_CRITICAL
();

745 ifĞ
xBy‹sAvaabË
 <ğ
xBy‹sToStÜeMes§geL’gth
 )

748 
	`ŒaûBLOCKING_ON_STREAM_BUFFER_RECEIVE
Ğ
xSŒ—mBufãr
 );

749 Ğè
	`xTaskNÙifyWa™
ĞĞ
ušt32_t
 ) 0, 
UINT32_MAX
, 
NULL
, 
xTicksToWa™
 );

750 
pxSŒ—mBufãr
->
xTaskWa™šgToReûive
 = 
NULL
;

753 
xBy‹sAvaabË
 = 
	`´vBy‹sInBufãr
Ğ
pxSŒ—mBufãr
 );

757 
	`mtCOVERAGE_TEST_MARKER
();

762 
xBy‹sAvaabË
 = 
	`´vBy‹sInBufãr
Ğ
pxSŒ—mBufãr
 );

770 ifĞ
xBy‹sAvaabË
 > 
xBy‹sToStÜeMes§geL’gth
 )

772 
xReûivedL’gth
 = 
	`´vR—dMes§geFromBufãr
Ğ
pxSŒ—mBufãr
, 
pvRxD©a
, 
xBufãrL’gthBy‹s
, 
xBy‹sAvaabË
, 
xBy‹sToStÜeMes§geL’gth
 );

775 ifĞ
xReûivedL’gth
 !ğĞ
size_t
 ) 0 )

777 
	`ŒaûSTREAM_BUFFER_RECEIVE
Ğ
xSŒ—mBufãr
, 
xReûivedL’gth
 );

778 
	`sbRECEIVE_COMPLETED
Ğ
pxSŒ—mBufãr
 );

782 
	`mtCOVERAGE_TEST_MARKER
();

787 
	`ŒaûSTREAM_BUFFER_RECEIVE_FAILED
Ğ
xSŒ—mBufãr
 );

788 
	`mtCOVERAGE_TEST_MARKER
();

791  
xReûivedL’gth
;

792 
	}
}

795 
size_t
 
	$xSŒ—mBufãrReûiveFromISR
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
,

796 *
pvRxD©a
,

797 
size_t
 
xBufãrL’gthBy‹s
,

798 
Ba£Ty³_t
 * cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 )

800 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

801 
size_t
 
xReûivedL’gth
 = 0, 
xBy‹sAvaabË
, 
xBy‹sToStÜeMes§geL’gth
;

803 
	`cÚfigASSERT
Ğ
pvRxD©a
 );

804 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

811 ifĞĞ
pxSŒ—mBufãr
->
ucFÏgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !ğĞ
ušt8_t
 ) 0 )

813 
xBy‹sToStÜeMes§geL’gth
 = 
sbBYTES_TO_STORE_MESSAGE_LENGTH
;

817 
xBy‹sToStÜeMes§geL’gth
 = 0;

820 
xBy‹sAvaabË
 = 
	`´vBy‹sInBufãr
Ğ
pxSŒ—mBufãr
 );

827 ifĞ
xBy‹sAvaabË
 > 
xBy‹sToStÜeMes§geL’gth
 )

829 
xReûivedL’gth
 = 
	`´vR—dMes§geFromBufãr
Ğ
pxSŒ—mBufãr
, 
pvRxD©a
, 
xBufãrL’gthBy‹s
, 
xBy‹sAvaabË
, 
xBy‹sToStÜeMes§geL’gth
 );

832 ifĞ
xReûivedL’gth
 !ğĞ
size_t
 ) 0 )

834 
	`sbRECEIVE_COMPLETED_FROM_ISR
Ğ
pxSŒ—mBufãr
, 
pxHigh”PriÜ™yTaskWok’
 );

838 
	`mtCOVERAGE_TEST_MARKER
();

843 
	`mtCOVERAGE_TEST_MARKER
();

846 
	`ŒaûSTREAM_BUFFER_RECEIVE_FROM_ISR
Ğ
xSŒ—mBufãr
, 
xReûivedL’gth
 );

848  
xReûivedL’gth
;

849 
	}
}

852 
size_t
 
	$´vR—dMes§geFromBufãr
Ğ
SŒ—mBufãr_t
 *
pxSŒ—mBufãr
,

853 *
pvRxD©a
,

854 
size_t
 
xBufãrL’gthBy‹s
,

855 
size_t
 
xBy‹sAvaabË
,

856 
size_t
 
xBy‹sToStÜeMes§geL’gth
 )

858 
size_t
 
xOrigš®Ta
, 
xReûivedL’gth
, 
xNextMes§geL’gth
;

860 ifĞ
xBy‹sToStÜeMes§geL’gth
 !ğĞ
size_t
 ) 0 )

866 
xOrigš®Ta
 = 
pxSŒ—mBufãr
->
xTa
;

867 Ğè
	`´vR—dBy‹sFromBufãr
Ğ
pxSŒ—mBufãr
, ( 
ušt8_t
 * ) &
xNextMes§geL’gth
, 
xBy‹sToStÜeMes§geL’gth
, 
xBy‹sAvaabË
 );

871 
xBy‹sAvaabË
 -ğ
xBy‹sToStÜeMes§geL’gth
;

875 ifĞ
xNextMes§geL’gth
 > 
xBufãrL’gthBy‹s
 )

880 
pxSŒ—mBufãr
->
xTa
 = 
xOrigš®Ta
;

881 
xNextMes§geL’gth
 = 0;

885 
	`mtCOVERAGE_TEST_MARKER
();

892 
xNextMes§geL’gth
 = 
xBufãrL’gthBy‹s
;

896 
xReûivedL’gth
 = 
	`´vR—dBy‹sFromBufãr
Ğ
pxSŒ—mBufãr
, ( 
ušt8_t
 * ) 
pvRxD©a
, 
xNextMes§geL’gth
, 
xBy‹sAvaabË
 );

898  
xReûivedL’gth
;

899 
	}
}

902 
Ba£Ty³_t
 
	$xSŒ—mBufãrIsEm±y
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 )

904 cÚ¡ 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

905 
Ba£Ty³_t
 
xR‘uº
;

906 
size_t
 
xTa
;

908 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

911 
xTa
 = 
pxSŒ—mBufãr
->xTail;

912 ifĞ
pxSŒ—mBufãr
->
xH—d
 =ğ
xTa
 )

914 
xR‘uº
 = 
pdTRUE
;

918 
xR‘uº
 = 
pdFALSE
;

921  
xR‘uº
;

922 
	}
}

925 
Ba£Ty³_t
 
	$xSŒ—mBufãrIsFuÎ
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 )

927 
Ba£Ty³_t
 
xR‘uº
;

928 
size_t
 
xBy‹sToStÜeMes§geL’gth
;

929 cÚ¡ 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

931 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

937 ifĞĞ
pxSŒ—mBufãr
->
ucFÏgs
 & 
sbFLAGS_IS_MESSAGE_BUFFER
 ) !ğĞ
ušt8_t
 ) 0 )

939 
xBy‹sToStÜeMes§geL’gth
 = 
sbBYTES_TO_STORE_MESSAGE_LENGTH
;

943 
xBy‹sToStÜeMes§geL’gth
 = 0;

947 ifĞ
	`xSŒ—mBufãrS·ûsAvaabË
Ğ
xSŒ—mBufãr
 ) <ğ
xBy‹sToStÜeMes§geL’gth
 )

949 
xR‘uº
 = 
pdTRUE
;

953 
xR‘uº
 = 
pdFALSE
;

956  
xR‘uº
;

957 
	}
}

960 
Ba£Ty³_t
 
	$xSŒ—mBufãrS’dCom¶‘edFromISR
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, 
Ba£Ty³_t
 *
pxHigh”PriÜ™yTaskWok’
 )

962 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

963 
Ba£Ty³_t
 
xR‘uº
;

964 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

966 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

968 
uxSavedIÁ”ru±Stus
 = ( 
UBa£Ty³_t
 ) 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

970 ifĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToReûive
 !ğ
NULL
 )

972 Ğè
	`xTaskNÙifyFromISR
ĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToReûive
,

973 Ğ
ušt32_t
 ) 0,

974 
eNoAùiÚ
,

975 
pxHigh”PriÜ™yTaskWok’
 );

976 Ğ
pxSŒ—mBufãr
 )->
xTaskWa™šgToReûive
 = 
NULL
;

977 
xR‘uº
 = 
pdTRUE
;

981 
xR‘uº
 = 
pdFALSE
;

984 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

986  
xR‘uº
;

987 
	}
}

990 
Ba£Ty³_t
 
	$xSŒ—mBufãrReûiveCom¶‘edFromISR
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, 
Ba£Ty³_t
 *
pxHigh”PriÜ™yTaskWok’
 )

992 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 = ( SŒ—mBufãr_ˆ* ) 
xSŒ—mBufãr
;

993 
Ba£Ty³_t
 
xR‘uº
;

994 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

996 
	`cÚfigASSERT
Ğ
pxSŒ—mBufãr
 );

998 
uxSavedIÁ”ru±Stus
 = ( 
UBa£Ty³_t
 ) 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

1000 ifĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToS’d
 !ğ
NULL
 )

1002 Ğè
	`xTaskNÙifyFromISR
ĞĞ
pxSŒ—mBufãr
 )->
xTaskWa™šgToS’d
,

1003 Ğ
ušt32_t
 ) 0,

1004 
eNoAùiÚ
,

1005 
pxHigh”PriÜ™yTaskWok’
 );

1006 Ğ
pxSŒ—mBufãr
 )->
xTaskWa™šgToS’d
 = 
NULL
;

1007 
xR‘uº
 = 
pdTRUE
;

1011 
xR‘uº
 = 
pdFALSE
;

1014 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

1016  
xR‘uº
;

1017 
	}
}

1020 
size_t
 
	$´vWr™eBy‹sToBufãr
Ğ
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
, cÚ¡ 
ušt8_t
 *
pucD©a
, 
size_t
 
xCouÁ
 )

1022 
size_t
 
xNextH—d
, 
xFœ¡L’gth
;

1024 
	`cÚfigASSERT
Ğ
xCouÁ
 > ( 
size_t
 ) 0 );

1026 
xNextH—d
 = 
pxSŒ—mBufãr
->
xH—d
;

1031 
xFœ¡L’gth
 = 
	`cÚfigMIN
Ğ
pxSŒ—mBufãr
->
xL’gth
 - 
xNextH—d
, 
xCouÁ
 );

1034 
	`cÚfigASSERT
ĞĞ
xNextH—d
 + 
xFœ¡L’gth
 ) <ğ
pxSŒ—mBufãr
->
xL’gth
 );

1035 
	`memıy
ĞĞ* ) ( &Ğ
pxSŒ—mBufãr
->
pucBufãr
[ 
xNextH—d
 ] ) ), ( cÚ¡ * ) 
pucD©a
, 
xFœ¡L’gth
 );

1039 ifĞ
xCouÁ
 > 
xFœ¡L’gth
 )

1042 
	`cÚfigASSERT
ĞĞ
xCouÁ
 - 
xFœ¡L’gth
 ) <ğ
pxSŒ—mBufãr
->
xL’gth
 );

1043 
	`memıy
ĞĞ* ) 
pxSŒ—mBufãr
->
pucBufãr
, ( cÚ¡ * ) &Ğ
pucD©a
[ 
xFœ¡L’gth
 ] ), 
xCouÁ
 - xFirstLength );

1047 
	`mtCOVERAGE_TEST_MARKER
();

1050 
xNextH—d
 +ğ
xCouÁ
;

1051 ifĞ
xNextH—d
 >ğ
pxSŒ—mBufãr
->
xL’gth
 )

1053 
xNextH—d
 -ğ
pxSŒ—mBufãr
->
xL’gth
;

1057 
	`mtCOVERAGE_TEST_MARKER
();

1060 
pxSŒ—mBufãr
->
xH—d
 = 
xNextH—d
;

1062  
xCouÁ
;

1063 
	}
}

1066 
size_t
 
	$´vR—dBy‹sFromBufãr
Ğ
SŒ—mBufãr_t
 *
pxSŒ—mBufãr
, 
ušt8_t
 *
pucD©a
, 
size_t
 
xMaxCouÁ
, size_ˆ
xBy‹sAvaabË
 )

1068 
size_t
 
xCouÁ
, 
xFœ¡L’gth
, 
xNextTa
;

1071 
xCouÁ
 = 
	`cÚfigMIN
Ğ
xBy‹sAvaabË
, 
xMaxCouÁ
 );

1073 ifĞ
xCouÁ
 > ( 
size_t
 ) 0 )

1075 
xNextTa
 = 
pxSŒ—mBufãr
->
xTa
;

1080 
xFœ¡L’gth
 = 
	`cÚfigMIN
Ğ
pxSŒ—mBufãr
->
xL’gth
 - 
xNextTa
, 
xCouÁ
 );

1084 
	`cÚfigASSERT
Ğ
xFœ¡L’gth
 <ğ
xMaxCouÁ
 );

1085 
	`cÚfigASSERT
ĞĞ
xNextTa
 + 
xFœ¡L’gth
 ) <ğ
pxSŒ—mBufãr
->
xL’gth
 );

1086 
	`memıy
ĞĞ* ) 
pucD©a
, ( cÚ¡ * ) &Ğ
pxSŒ—mBufãr
->
pucBufãr
[ 
xNextTa
 ] ), 
xFœ¡L’gth
 );

1090 ifĞ
xCouÁ
 > 
xFœ¡L’gth
 )

1093 
	`cÚfigASSERT
Ğ
xCouÁ
 <ğ
xMaxCouÁ
 );

1094 
	`memıy
ĞĞ* ) &Ğ
pucD©a
[ 
xFœ¡L’gth
 ] ), ( * ) ( 
pxSŒ—mBufãr
->
pucBufãr
 ), 
xCouÁ
 - xFirstLength );

1098 
	`mtCOVERAGE_TEST_MARKER
();

1103 
xNextTa
 +ğ
xCouÁ
;

1105 ifĞ
xNextTa
 >ğ
pxSŒ—mBufãr
->
xL’gth
 )

1107 
xNextTa
 -ğ
pxSŒ—mBufãr
->
xL’gth
;

1110 
pxSŒ—mBufãr
->
xTa
 = 
xNextTa
;

1114 
	`mtCOVERAGE_TEST_MARKER
();

1117  
xCouÁ
;

1118 
	}
}

1121 
size_t
 
	$´vBy‹sInBufãr
ĞcÚ¡ 
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
 )

1124 
size_t
 
xCouÁ
;

1126 
xCouÁ
 = 
pxSŒ—mBufãr
->
xL’gth
 +…xSŒ—mBufãr->
xH—d
;

1127 
xCouÁ
 -ğ
pxSŒ—mBufãr
->
xTa
;

1128 iàĞ
xCouÁ
 >ğ
pxSŒ—mBufãr
->
xL’gth
 )

1130 
xCouÁ
 -ğ
pxSŒ—mBufãr
->
xL’gth
;

1134 
	`mtCOVERAGE_TEST_MARKER
();

1137  
xCouÁ
;

1138 
	}
}

1141 
	$´vIn™Ÿli£NewSŒ—mBufãr
Ğ
SŒ—mBufãr_t
 * cÚ¡ 
pxSŒ—mBufãr
,

1142 
ušt8_t
 * cÚ¡ 
pucBufãr
,

1143 
size_t
 
xBufãrSizeBy‹s
,

1144 
size_t
 
xTrigg”Lev–By‹s
,

1145 
Ba£Ty³_t
 
xIsMes§geBufãr
 )

1150 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

1155 cÚ¡ 
Ba£Ty³_t
 
xWr™eV®ue
 = 0x55;

1156 
	`cÚfigASSERT
Ğ
	`mem£t
Ğ
pucBufãr
, ( è
xWr™eV®ue
, 
xBufãrSizeBy‹s
 ) ==…ucBuffer );

1160 
	`mem£t
ĞĞ* ) 
pxSŒ—mBufãr
, 0x00, Ğ
SŒ—mBufãr_t
 ) );

1161 
pxSŒ—mBufãr
->
pucBufãr
 =…ucBuffer;

1162 
pxSŒ—mBufãr
->
xL’gth
 = 
xBufãrSizeBy‹s
;

1163 
pxSŒ—mBufãr
->
xTrigg”Lev–By‹s
 = xTriggerLevelBytes;

1165 ifĞ
xIsMes§geBufãr
 !ğ
pdFALSE
 )

1167 
pxSŒ—mBufãr
->
ucFÏgs
 |ğ
sbFLAGS_IS_MESSAGE_BUFFER
;

1169 
	}
}

1171 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1173 
UBa£Ty³_t
 
	$uxSŒ—mBufãrG‘SŒ—mBufãrNumb”
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 )

1175  ( ( 
SŒ—mBufãr_t
 * ) 
xSŒ—mBufãr
 )->
uxSŒ—mBufãrNumb”
;

1176 
	}
}

1181 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1183 
	$vSŒ—mBufãrS‘SŒ—mBufãrNumb”
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
, 
UBa£Ty³_t
 
uxSŒ—mBufãrNumb”
 )

1185 ĞĞ
SŒ—mBufãr_t
 * ) 
xSŒ—mBufãr
 )->
uxSŒ—mBufãrNumb”
 = uxStreamBufferNumber;

1186 
	}
}

1191 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1193 
ušt8_t
 
	$ucSŒ—mBufãrG‘SŒ—mBufãrTy³
Ğ
SŒ—mBufãrHªdË_t
 
xSŒ—mBufãr
 )

1195  ( ( 
SŒ—mBufãr_t
 * )
xSŒ—mBufãr
 )->
ucFÏgs
 | 
sbFLAGS_IS_MESSAGE_BUFFER
;

1196 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\tasks.c

29 
	~<¡dlib.h
>

30 
	~<¡ršg.h
>

35 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

38 
	~"F»eRTOS.h
"

39 
	~"sk.h
"

40 
	~"tim”s.h
"

41 
	~"¡ack_maüos.h
"

47 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


51 #iàĞ
cÚfigUSE_STATS_FORMATTING_FUNCTIONS
 == 1 )

56 
	~<¡dio.h
>

59 #ifĞ
cÚfigUSE_PREEMPTION
 == 0 )

62 
	#skYIELD_IF_USING_PREEMPTION
()

	)

64 
	#skYIELD_IF_USING_PREEMPTION
(è
	`pÜtYIELD_WITHIN_API
()

	)

68 
	#skNOT_WAITING_NOTIFICATION
 ( ( 
ušt8_t
 ) 0 )

	)

69 
	#skWAITING_NOTIFICATION
 ( ( 
ušt8_t
 ) 1 )

	)

70 
	#skNOTIFICATION_RECEIVED
 ( ( 
ušt8_t
 ) 2 )

	)

76 
	#tskSTACK_FILL_BYTE
 ( 0xa5U )

	)

95 
	#tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 ( ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 =ğ1 ) )

	)

96 
	#tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB
 ( ( 
ušt8_t
 ) 0 )

	)

97 
	#tskSTATICALLY_ALLOCATED_STACK_ONLY
 ( ( 
ušt8_t
 ) 1 )

	)

98 
	#tskSTATICALLY_ALLOCATED_STACK_AND_TCB
 ( ( 
ušt8_t
 ) 2 )

	)

103 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 1 ) || ( 
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) || ( 
INCLUDE_uxTaskG‘SckHighW©”M¬k
 == 1 ) )

104 
	#tskSET_NEW_STACKS_TO_KNOWN_VALUE
 1

	)

106 
	#tskSET_NEW_STACKS_TO_KNOWN_VALUE
 0

	)

112 
	#tskRUNNING_CHAR
 ( 'X' )

	)

113 
	#tskBLOCKED_CHAR
 ( 'B' )

	)

114 
	#tskREADY_CHAR
 ( 'R' )

	)

115 
	#tskDELETED_CHAR
 ( 'D' )

	)

116 
	#tskSUSPENDED_CHAR
 ( 'S' )

	)

122 #ifdeà
pÜtREMOVE_STATIC_QUALIFIER


123 

	)

128 #iâdeà
cÚfigIDLE_TASK_NAME


129 
	#cÚfigIDLE_TASK_NAME
 "IDLE"

	)

132 #iàĞ
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 0 )

140 
	#skRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
 ) \

142 ifĞĞ
uxPriÜ™y
 ) > 
uxTİR—dyPriÜ™y
 ) \

144 
uxTİR—dyPriÜ™y
 = ( 
uxPriÜ™y
 ); \

146 }

	)

150 
	#skSELECT_HIGHEST_PRIORITY_TASK
() \

152 
UBa£Ty³_t
 
uxTİPriÜ™y
 = 
uxTİR—dyPriÜ™y
; \

155  
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
uxTİPriÜ™y
 ] ) ) ) \

157 
	`cÚfigASSERT
Ğ
uxTİPriÜ™y
 ); \

158 --
uxTİPriÜ™y
; \

163 
	`li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxCu¼’tTCB
, &Ğ
pxR—dyTasksLi¡s
[ 
uxTİPriÜ™y
 ] ) ); \

164 
uxTİR—dyPriÜ™y
 = 
uxTİPriÜ™y
; \

165 }

	)

172 
	#skRESET_READY_PRIORITY
Ğ
uxPriÜ™y
 )

	)

173 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxTİR—dyPriÜ™y
 )

	)

182 
	#skRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
 ) 
	`pÜtRECORD_READY_PRIORITY
ĞuxPriÜ™y, 
uxTİR—dyPriÜ™y
 )

	)

186 
	#skSELECT_HIGHEST_PRIORITY_TASK
() \

188 
UBa£Ty³_t
 
uxTİPriÜ™y
; \

191 
	`pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxTİR—dyPriÜ™y
 ); \

192 
	`cÚfigASSERT
Ğ
	`li¡CURRENT_LIST_LENGTH
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
uxTİPriÜ™y
 ] ) ) > 0 ); \

193 
	`li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxCu¼’tTCB
, &Ğ
pxR—dyTasksLi¡s
[ 
uxTİPriÜ™y
 ] ) ); \

194 }

	)

201 
	#skRESET_READY_PRIORITY
Ğ
uxPriÜ™y
 ) \

203 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&Ğ
pxR—dyTasksLi¡s
[ ( 
uxPriÜ™y
 ) ] ) ) =ğĞ
UBa£Ty³_t
 ) 0 ) \

205 
	`pÜtRESET_READY_PRIORITY
ĞĞ
uxPriÜ™y
 ), ( 
uxTİR—dyPriÜ™y
 ) ); \

207 }

	)

215 
	#skSWITCH_DELAYED_LISTS
() \

217 
Li¡_t
 *
pxTemp
; \

220 
	`cÚfigASSERT
ĞĞ
	`li¡LIST_IS_EMPTY
Ğ
pxD–ayedTaskLi¡
 ) ) ); \

222 
pxTemp
 = 
pxD–ayedTaskLi¡
; \

223 
pxD–ayedTaskLi¡
 = 
pxOv”æowD–ayedTaskLi¡
; \

224 
pxOv”æowD–ayedTaskLi¡
 = 
pxTemp
; \

225 
xNumOfOv”æows
++; \

226 
	`´vRe£tNextTaskUnblockTime
(); \

227 }

	)

235 
	#´vAddTaskToR—dyLi¡
Ğ
pxTCB
 ) \

236 
	`ŒaûMOVED_TASK_TO_READY_STATE
Ğ
pxTCB
 ); \

237 
	`skRECORD_READY_PRIORITY
ĞĞ
pxTCB
 )->
uxPriÜ™y
 ); \

238 
	`vLi¡In£¹End
Ğ&Ğ
pxR—dyTasksLi¡s
[ ( 
pxTCB
 )->
uxPriÜ™y
 ] ), &ĞĞpxTCB )->
xS‹Li¡I‹m
 ) ); \

239 
	`ŒaûPOST_MOVED_TASK_TO_READY_STATE
Ğ
pxTCB
 )

	)

248 
	#´vG‘TCBFromHªdË
Ğ
pxHªdË
 ) ( ( (…xHªdË ) =ğ
NULL
 ) ? ( 
TCB_t
 * ) 
pxCu¼’tTCB
 : ( TCB_ˆ* ) (…xHªdË ) )

	)

258 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

259 
	#skEVENT_LIST_ITEM_VALUE_IN_USE
 0x8000U

	)

261 
	#skEVENT_LIST_ITEM_VALUE_IN_USE
 0x80000000UL

	)

269 
	stskTaskCÚŒŞBlock


271 vŞ©
SckTy³_t
 *
	mpxTİOfSck
;

273 #iàĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

274 
xMPU_SETTINGS
 
	mxMPUS‘tšgs
;

277 
Li¡I‹m_t
 
	mxS‹Li¡I‹m
;

278 
Li¡I‹m_t
 
	mxEv’tLi¡I‹m
;

279 
UBa£Ty³_t
 
	muxPriÜ™y
;

280 
SckTy³_t
 *
	mpxSck
;

281 
	mpcTaskName
[ 
cÚfigMAX_TASK_NAME_LEN
 ];

283 #iàĞĞ
pÜtSTACK_GROWTH
 > 0 ) || ( 
cÚfigRECORD_STACK_HIGH_ADDRESS
 == 1 ) )

284 
SckTy³_t
 *
	mpxEndOfSck
;

287 #iàĞ
pÜtCRITICAL_NESTING_IN_TCB
 == 1 )

288 
UBa£Ty³_t
 
	muxCr™iÿlNe¡šg
;

291 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

292 
UBa£Ty³_t
 
	muxTCBNumb”
;

293 
UBa£Ty³_t
 
	muxTaskNumb”
;

296 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

297 
UBa£Ty³_t
 
	muxBa£PriÜ™y
;

298 
UBa£Ty³_t
 
	muxMu‹xesH–d
;

301 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

302 
TaskHookFunùiÚ_t
 
	mpxTaskTag
;

305 #ifĞ
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 > 0 )

306 *
	mpvTh»adLoÿlStÜagePoš‹rs
[ 
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 ];

309 #ifĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

310 
ušt32_t
 
	mulRunTimeCouÁ”
;

313 #iàĞ
cÚfigUSE_NEWLIB_REENTRANT
 == 1 )

321 
_»’t
 
	mxNewLib_»’t
;

324 #ifĞ
cÚfigUSE_TASK_NOTIFICATIONS
 == 1 )

325 vŞ©
ušt32_t
 
	mulNÙif›dV®ue
;

326 vŞ©
ušt8_t
 
	mucNÙifyS‹
;

331 #ifĞ
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

332 
ušt8_t
 
	mucStiÿÎyAÎoÿ‹d
;

335 #ifĞ
INCLUDE_xTaskAbÜtD–ay
 == 1 )

336 
ušt8_t
 
	mucD–ayAbÜ‹d
;

339 } 
	ttskTCB
;

343 
tskTCB
 
	tTCB_t
;

348 
PRIVILEGED_DATA
 
TCB_t
 * vŞ©
	gpxCu¼’tTCB
 = 
NULL
;

351 
PRIVILEGED_DATA
 
Li¡_t
 
	gpxR—dyTasksLi¡s
[ 
cÚfigMAX_PRIORITIES
 ];

352 
PRIVILEGED_DATA
 
Li¡_t
 
	gxD–ayedTaskLi¡1
;

353 
PRIVILEGED_DATA
 
Li¡_t
 
	gxD–ayedTaskLi¡2
;

354 
PRIVILEGED_DATA
 
Li¡_t
 * vŞ©
	gpxD–ayedTaskLi¡
;

355 
PRIVILEGED_DATA
 
Li¡_t
 * vŞ©
	gpxOv”æowD–ayedTaskLi¡
;

356 
PRIVILEGED_DATA
 
Li¡_t
 
	gxP’dšgR—dyLi¡
;

358 #ifĞ
INCLUDE_vTaskD–‘e
 == 1 )

360 
PRIVILEGED_DATA
 
Li¡_t
 
	gxTasksWa™šgT”mš©iÚ
;

361 
PRIVILEGED_DATA
 vŞ©
UBa£Ty³_t
 
	guxD–‘edTasksWa™šgCËªUp
 = ( UBaseType_t ) 0U;

365 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

367 
PRIVILEGED_DATA
 
Li¡_t
 
	gxSu¥’dedTaskLi¡
;

372 
PRIVILEGED_DATA
 vŞ©
UBa£Ty³_t
 
	guxCu¼’tNumb”OfTasks
 = ( UBaseType_t ) 0U;

373 
PRIVILEGED_DATA
 vŞ©
TickTy³_t
 
	gxTickCouÁ
 = ( TickTy³_ˆè
cÚfigINITIAL_TICK_COUNT
;

374 
PRIVILEGED_DATA
 vŞ©
UBa£Ty³_t
 
	guxTİR—dyPriÜ™y
 = 
tskIDLE_PRIORITY
;

375 
PRIVILEGED_DATA
 vŞ©
Ba£Ty³_t
 
	gxScheduËrRuÂšg
 = 
pdFALSE
;

376 
PRIVILEGED_DATA
 vŞ©
UBa£Ty³_t
 
	guxP’dedTicks
 = ( UBaseType_t ) 0U;

377 
PRIVILEGED_DATA
 vŞ©
Ba£Ty³_t
 
	gxY›ldP’dšg
 = 
pdFALSE
;

378 
PRIVILEGED_DATA
 vŞ©
Ba£Ty³_t
 
	gxNumOfOv”æows
 = ( BaseType_t ) 0;

379 
PRIVILEGED_DATA
 
UBa£Ty³_t
 
	guxTaskNumb”
 = ( UBaseType_t ) 0U;

380 
PRIVILEGED_DATA
 vŞ©
TickTy³_t
 
	gxNextTaskUnblockTime
 = ( TickType_t ) 0U;

381 
PRIVILEGED_DATA
 
TaskHªdË_t
 
	gxIdËTaskHªdË
 = 
NULL
;

391 
PRIVILEGED_DATA
 vŞ©
UBa£Ty³_t
 
	guxScheduËrSu¥’ded
 = ( UBa£Ty³_ˆè
pdFALSE
;

393 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

395 
PRIVILEGED_DATA
 
ušt32_t
 
	gulTaskSw™chedInTime
 = 0UL;

396 
PRIVILEGED_DATA
 
ušt32_t
 
	gulTÙ®RunTime
 = 0UL;

405 #ifĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 0 )

407 
vAµliÿtiÚSckOv”æowHook
Ğ
TaskHªdË_t
 
xTask
, *
pcTaskName
 );

411 #ifĞ
cÚfigUSE_TICK_HOOK
 > 0 )

413 
vAµliÿtiÚTickHook
( );

417 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

419 
vAµliÿtiÚG‘IdËTaskMemÜy
Ğ
SticTask_t
 **
µxIdËTaskTCBBufãr
, 
SckTy³_t
 **
µxIdËTaskSckBufãr
, 
ušt32_t
 *
pulIdËTaskSckSize
 );

430 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

432 
Ba£Ty³_t
 
	$´vTaskIsTaskSu¥’ded
ĞcÚ¡ 
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

440 
	$´vIn™Ÿli£TaskLi¡s
Ğè
PRIVILEGED_FUNCTION
;

453 
	`pÜtTASK_FUNCTION_PROTO
Ğ
´vIdËTask
, 
pvP¬am‘”s
 );

462 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

464 
	$´vD–‘eTCB
Ğ
TCB_t
 *
pxTCB
 ) 
PRIVILEGED_FUNCTION
;

473 
	$´vCheckTasksWa™šgT”mš©iÚ
Ğè
PRIVILEGED_FUNCTION
;

479 
	$´vAddCu¼’tTaskToD–ayedLi¡
Ğ
TickTy³_t
 
xTicksToWa™
, cÚ¡ 
Ba£Ty³_t
 
xCªBlockIndefš™–y
 ) 
PRIVILEGED_FUNCTION
;

489 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

491 
UBa£Ty³_t
 
	$´vLi¡TasksW™hšSšgËLi¡
Ğ
TaskStus_t
 *
pxTaskStusA¼ay
, 
Li¡_t
 *
pxLi¡
, 
eTaskS‹
 
eS‹
 ) 
PRIVILEGED_FUNCTION
;

499 #iàĞ
INCLUDE_xTaskG‘HªdË
 == 1 )

501 
TCB_t
 *
	$´vS—rchFÜNameW™hšSšgËLi¡
Ğ
Li¡_t
 *
pxLi¡
, cÚ¡ 
pcNameToQu”y
[] ) 
PRIVILEGED_FUNCTION
;

510 #iàĞĞ
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) || ( 
INCLUDE_uxTaskG‘SckHighW©”M¬k
 == 1 ) )

512 
ušt16_t
 
	$´vTaskCheckF»eSckS·û
ĞcÚ¡ 
ušt8_t
 * 
pucSckBy‹
 ) 
PRIVILEGED_FUNCTION
;

525 #iàĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

527 
TickTy³_t
 
	$´vG‘Ex³ùedIdËTime
Ğè
PRIVILEGED_FUNCTION
;

535 
	`´vRe£tNextTaskUnblockTime
( );

537 #iàĞĞ
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) && ( 
cÚfigUSE_STATS_FORMATTING_FUNCTIONS
 > 0 ) )

543 *
	$´vWr™eNameToBufãr
Ğ*
pcBufãr
, cÚ¡ *
pcTaskName
 ) 
PRIVILEGED_FUNCTION
;

551 
	$´vIn™Ÿli£NewTask
Ğ
TaskFunùiÚ_t
 
pxTaskCode
,

552 cÚ¡ * cÚ¡ 
pcName
,

553 cÚ¡ 
ušt32_t
 
ulSckD•th
,

554 * cÚ¡ 
pvP¬am‘”s
,

555 
UBa£Ty³_t
 
uxPriÜ™y
,

556 
TaskHªdË_t
 * cÚ¡ 
pxC»©edTask
,

557 
TCB_t
 *
pxNewTCB
,

558 cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
 ) 
PRIVILEGED_FUNCTION
;

564 
	$´vAddNewTaskToR—dyLi¡
Ğ
TCB_t
 *
pxNewTCB
 ) 
PRIVILEGED_FUNCTION
;

571 #ifdeà
FREERTOS_TASKS_C_ADDITIONS_INIT


573 
	$ä“¹os_sks_c_add™iÚs_š™
Ğè
PRIVILEGED_FUNCTION
;

579 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

581 
TaskHªdË_t
 
	$xTaskC»©eStic
Ğ
TaskFunùiÚ_t
 
pxTaskCode
,

582 cÚ¡ * cÚ¡ 
pcName
,

583 cÚ¡ 
ušt32_t
 
ulSckD•th
,

584 * cÚ¡ 
pvP¬am‘”s
,

585 
UBa£Ty³_t
 
uxPriÜ™y
,

586 
SckTy³_t
 * cÚ¡ 
puxSckBufãr
,

587 
SticTask_t
 * cÚ¡ 
pxTaskBufãr
 )

589 
TCB_t
 *
pxNewTCB
;

590 
TaskHªdË_t
 
xR‘uº
;

592 
	`cÚfigASSERT
Ğ
puxSckBufãr
 !ğ
NULL
 );

593 
	`cÚfigASSERT
Ğ
pxTaskBufãr
 !ğ
NULL
 );

595 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

600 vŞ©
size_t
 
xSize
 = Ğ
SticTask_t
 );

601 
	`cÚfigASSERT
Ğ
xSize
 =ğĞ
TCB_t
 ) );

606 ifĞĞ
pxTaskBufãr
 !ğ
NULL
 ) && ( 
puxSckBufãr
 != NULL ) )

610 
pxNewTCB
 = ( 
TCB_t
 * ) 
pxTaskBufãr
;

611 
pxNewTCB
->
pxSck
 = ( 
SckTy³_t
 * ) 
puxSckBufãr
;

613 #ifĞ
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

617 
pxNewTCB
->
ucStiÿÎyAÎoÿ‹d
 = 
tskSTATICALLY_ALLOCATED_STACK_AND_TCB
;

621 
	`´vIn™Ÿli£NewTask
Ğ
pxTaskCode
, 
pcName
, 
ulSckD•th
, 
pvP¬am‘”s
, 
uxPriÜ™y
, &
xR‘uº
, 
pxNewTCB
, 
NULL
 );

622 
	`´vAddNewTaskToR—dyLi¡
Ğ
pxNewTCB
 );

626 
xR‘uº
 = 
NULL
;

629  
xR‘uº
;

630 
	}
}

635 #ifĞĞ
pÜtUSING_MPU_WRAPPERS
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

637 
Ba£Ty³_t
 
	$xTaskC»©eRe¡riùedStic
ĞcÚ¡ 
TaskP¬am‘”s_t
 * cÚ¡ 
pxTaskDefš™iÚ
, 
TaskHªdË_t
 *
pxC»©edTask
 )

639 
TCB_t
 *
pxNewTCB
;

640 
Ba£Ty³_t
 
xR‘uº
 = 
”rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

642 
	`cÚfigASSERT
Ğ
pxTaskDefš™iÚ
->
puxSckBufãr
 !ğ
NULL
 );

643 
	`cÚfigASSERT
Ğ
pxTaskDefš™iÚ
->
pxTaskBufãr
 !ğ
NULL
 );

645 ifĞĞ
pxTaskDefš™iÚ
->
puxSckBufãr
 !ğ
NULL
 ) && (…xTaskDefš™iÚ->
pxTaskBufãr
 != NULL ) )

650 
pxNewTCB
 = ( 
TCB_t
 * ) 
pxTaskDefš™iÚ
->
pxTaskBufãr
;

653 
pxNewTCB
->
pxSck
 = 
pxTaskDefš™iÚ
->
puxSckBufãr
;

655 #ifĞ
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

659 
pxNewTCB
->
ucStiÿÎyAÎoÿ‹d
 = 
tskSTATICALLY_ALLOCATED_STACK_AND_TCB
;

663 
	`´vIn™Ÿli£NewTask
Ğ
pxTaskDefš™iÚ
->
pvTaskCode
,

664 
pxTaskDefš™iÚ
->
pcName
,

665 Ğ
ušt32_t
 ) 
pxTaskDefš™iÚ
->
usSckD•th
,

666 
pxTaskDefš™iÚ
->
pvP¬am‘”s
,

667 
pxTaskDefš™iÚ
->
uxPriÜ™y
,

668 
pxC»©edTask
, 
pxNewTCB
,

669 
pxTaskDefš™iÚ
->
xRegiÚs
 );

671 
	`´vAddNewTaskToR—dyLi¡
Ğ
pxNewTCB
 );

672 
xR‘uº
 = 
pdPASS
;

675  
xR‘uº
;

676 
	}
}

681 #ifĞĞ
pÜtUSING_MPU_WRAPPERS
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

683 
Ba£Ty³_t
 
	$xTaskC»©eRe¡riùed
ĞcÚ¡ 
TaskP¬am‘”s_t
 * cÚ¡ 
pxTaskDefš™iÚ
, 
TaskHªdË_t
 *
pxC»©edTask
 )

685 
TCB_t
 *
pxNewTCB
;

686 
Ba£Ty³_t
 
xR‘uº
 = 
”rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

688 
	`cÚfigASSERT
Ğ
pxTaskDefš™iÚ
->
puxSckBufãr
 );

690 ifĞ
pxTaskDefš™iÚ
->
puxSckBufãr
 !ğ
NULL
 )

695 
pxNewTCB
 = ( 
TCB_t
 * ) 
	`pvPÜtM®loc
( ( TCB_t ) );

697 ifĞ
pxNewTCB
 !ğ
NULL
 )

700 
pxNewTCB
->
pxSck
 = 
pxTaskDefš™iÚ
->
puxSckBufãr
;

702 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

707 
pxNewTCB
->
ucStiÿÎyAÎoÿ‹d
 = 
tskSTATICALLY_ALLOCATED_STACK_ONLY
;

711 
	`´vIn™Ÿli£NewTask
Ğ
pxTaskDefš™iÚ
->
pvTaskCode
,

712 
pxTaskDefš™iÚ
->
pcName
,

713 Ğ
ušt32_t
 ) 
pxTaskDefš™iÚ
->
usSckD•th
,

714 
pxTaskDefš™iÚ
->
pvP¬am‘”s
,

715 
pxTaskDefš™iÚ
->
uxPriÜ™y
,

716 
pxC»©edTask
, 
pxNewTCB
,

717 
pxTaskDefš™iÚ
->
xRegiÚs
 );

719 
	`´vAddNewTaskToR—dyLi¡
Ğ
pxNewTCB
 );

720 
xR‘uº
 = 
pdPASS
;

724  
xR‘uº
;

725 
	}
}

730 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

732 
Ba£Ty³_t
 
	$xTaskC»©e
Ğ
TaskFunùiÚ_t
 
pxTaskCode
,

733 cÚ¡ * cÚ¡ 
pcName
,

734 cÚ¡ 
cÚfigSTACK_DEPTH_TYPE
 
usSckD•th
,

735 * cÚ¡ 
pvP¬am‘”s
,

736 
UBa£Ty³_t
 
uxPriÜ™y
,

737 
TaskHªdË_t
 * cÚ¡ 
pxC»©edTask
 )

739 
TCB_t
 *
pxNewTCB
;

740 
Ba£Ty³_t
 
xR‘uº
;

745 #ifĞ
pÜtSTACK_GROWTH
 > 0 )

750 
pxNewTCB
 = ( 
TCB_t
 * ) 
	`pvPÜtM®loc
( ( TCB_t ) );

752 ifĞ
pxNewTCB
 !ğ
NULL
 )

757 
pxNewTCB
->
pxSck
 = ( 
SckTy³_t
 * ) 
	`pvPÜtM®loc
ĞĞĞĞ
size_t
 ) 
usSckD•th
 ) * ( StackType_t ) ) );

759 ifĞ
pxNewTCB
->
pxSck
 =ğ
NULL
 )

762 
	`vPÜtF»e
Ğ
pxNewTCB
 );

763 
pxNewTCB
 = 
NULL
;

769 
SckTy³_t
 *
pxSck
;

772 
pxSck
 = ( 
SckTy³_t
 * ) 
	`pvPÜtM®loc
ĞĞĞĞ
size_t
 ) 
usSckD•th
 ) * ( StackType_t ) ) );

774 ifĞ
pxSck
 !ğ
NULL
 )

777 
pxNewTCB
 = ( 
TCB_t
 * ) 
	`pvPÜtM®loc
( ( TCB_t ) );

779 ifĞ
pxNewTCB
 !ğ
NULL
 )

782 
pxNewTCB
->
pxSck
 =…xStack;

788 
	`vPÜtF»e
Ğ
pxSck
 );

793 
pxNewTCB
 = 
NULL
;

798 ifĞ
pxNewTCB
 !ğ
NULL
 )

800 #ifĞ
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

804 
pxNewTCB
->
ucStiÿÎyAÎoÿ‹d
 = 
tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB
;

808 
	`´vIn™Ÿli£NewTask
Ğ
pxTaskCode
, 
pcName
, ( 
ušt32_t
 ) 
usSckD•th
, 
pvP¬am‘”s
, 
uxPriÜ™y
, 
pxC»©edTask
, 
pxNewTCB
, 
NULL
 );

809 
	`´vAddNewTaskToR—dyLi¡
Ğ
pxNewTCB
 );

810 
xR‘uº
 = 
pdPASS
;

814 
xR‘uº
 = 
”rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

817  
xR‘uº
;

818 
	}
}

823 
	$´vIn™Ÿli£NewTask
Ğ
TaskFunùiÚ_t
 
pxTaskCode
,

824 cÚ¡ * cÚ¡ 
pcName
,

825 cÚ¡ 
ušt32_t
 
ulSckD•th
,

826 * cÚ¡ 
pvP¬am‘”s
,

827 
UBa£Ty³_t
 
uxPriÜ™y
,

828 
TaskHªdË_t
 * cÚ¡ 
pxC»©edTask
,

829 
TCB_t
 *
pxNewTCB
,

830 cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
 )

832 
SckTy³_t
 *
pxTİOfSck
;

833 
UBa£Ty³_t
 
x
;

835 #ifĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

837 
Ba£Ty³_t
 
xRunPriveged
;

838 ifĞĞ
uxPriÜ™y
 & 
pÜtPRIVILEGE_BIT
 ) != 0U )

840 
xRunPriveged
 = 
pdTRUE
;

844 
xRunPriveged
 = 
pdFALSE
;

846 
uxPriÜ™y
 &ğ~
pÜtPRIVILEGE_BIT
;

850 #ifĞ
tskSET_NEW_STACKS_TO_KNOWN_VALUE
 == 1 )

853 Ğè
	`mem£t
Ğ
pxNewTCB
->
pxSck
, ( è
tskSTACK_FILL_BYTE
, ( 
size_t
 ) 
ulSckD•th
 * Ğ
SckTy³_t
 ) );

861 #ifĞ
pÜtSTACK_GROWTH
 < 0 )

863 
pxTİOfSck
 = 
pxNewTCB
->
pxSck
 + ( 
ulSckD•th
 - ( 
ušt32_t
 ) 1 );

864 
pxTİOfSck
 = ( 
SckTy³_t
 * ) ( ( ( 
pÜtPOINTER_SIZE_TYPE
 )…xTİOfSck ) & ( ~ĞĞpÜtPOINTER_SIZE_TYPE ) 
pÜtBYTE_ALIGNMENT_MASK
 ) ) );

867 
	`cÚfigASSERT
ĞĞĞĞ
pÜtPOINTER_SIZE_TYPE
 ) 
pxTİOfSck
 & (…ÜtPOINTER_SIZE_TYPE ) 
pÜtBYTE_ALIGNMENT_MASK
 ) == 0UL ) );

869 #ifĞ
cÚfigRECORD_STACK_HIGH_ADDRESS
 == 1 )

873 
pxNewTCB
->
pxEndOfSck
 = 
pxTİOfSck
;

879 
pxTİOfSck
 = 
pxNewTCB
->
pxSck
;

882 
	`cÚfigASSERT
ĞĞĞĞ
pÜtPOINTER_SIZE_TYPE
 ) 
pxNewTCB
->
pxSck
 & (…ÜtPOINTER_SIZE_TYPE ) 
pÜtBYTE_ALIGNMENT_MASK
 ) == 0UL ) );

886 
pxNewTCB
->
pxEndOfSck
 =…xNewTCB->
pxSck
 + ( 
ulSckD•th
 - ( 
ušt32_t
 ) 1 );

891  
x
 = ( 
UBa£Ty³_t
 ) 0; x < ( UBa£Ty³_ˆè
cÚfigMAX_TASK_NAME_LEN
; x++ )

893 
pxNewTCB
->
pcTaskName
[ 
x
 ] = 
pcName
[ x ];

898 ifĞ
pcName
[ 
x
 ] == 0x00 )

904 
	`mtCOVERAGE_TEST_MARKER
();

910 
pxNewTCB
->
pcTaskName
[ 
cÚfigMAX_TASK_NAME_LEN
 - 1 ] = '\0';

914 ifĞ
uxPriÜ™y
 >ğĞ
UBa£Ty³_t
 ) 
cÚfigMAX_PRIORITIES
 )

916 
uxPriÜ™y
 = ( 
UBa£Ty³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( UBaseType_t ) 1U;

920 
	`mtCOVERAGE_TEST_MARKER
();

923 
pxNewTCB
->
uxPriÜ™y
 = uxPriority;

924 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

926 
pxNewTCB
->
uxBa£PriÜ™y
 = 
uxPriÜ™y
;

927 
pxNewTCB
->
uxMu‹xesH–d
 = 0;

931 
	`vLi¡In™Ÿli£I‹m
Ğ&Ğ
pxNewTCB
->
xS‹Li¡I‹m
 ) );

932 
	`vLi¡In™Ÿli£I‹m
Ğ&Ğ
pxNewTCB
->
xEv’tLi¡I‹m
 ) );

936 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxNewTCB
->
xS‹Li¡I‹m
 ),…xNewTCB );

939 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxNewTCB
->
xEv’tLi¡I‹m
 ), ( 
TickTy³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( TickTy³_ˆè
uxPriÜ™y
 );

940 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxNewTCB
->
xEv’tLi¡I‹m
 ),…xNewTCB );

942 #iàĞ
pÜtCRITICAL_NESTING_IN_TCB
 == 1 )

944 
pxNewTCB
->
uxCr™iÿlNe¡šg
 = ( 
UBa£Ty³_t
 ) 0U;

948 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

950 
pxNewTCB
->
pxTaskTag
 = 
NULL
;

954 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

956 
pxNewTCB
->
ulRunTimeCouÁ”
 = 0UL;

960 #iàĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

962 
	`vPÜtStÜeTaskMPUS‘tšgs
Ğ&Ğ
pxNewTCB
->
xMPUS‘tšgs
 ), 
xRegiÚs
,…xNewTCB->
pxSck
, 
ulSckD•th
 );

967 Ğè
xRegiÚs
;

971 #ifĞ
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 != 0 )

973  
x
 = 0; x < ( 
UBa£Ty³_t
 ) 
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
; x++ )

975 
pxNewTCB
->
pvTh»adLoÿlStÜagePoš‹rs
[ 
x
 ] = 
NULL
;

980 #iàĞ
cÚfigUSE_TASK_NOTIFICATIONS
 == 1 )

982 
pxNewTCB
->
ulNÙif›dV®ue
 = 0;

983 
pxNewTCB
->
ucNÙifyS‹
 = 
skNOT_WAITING_NOTIFICATION
;

987 #iàĞ
cÚfigUSE_NEWLIB_REENTRANT
 == 1 )

990 
	`_REENT_INIT_PTR
ĞĞ&Ğ
pxNewTCB
->
xNewLib_»’t
 ) ) );

994 #ifĞ
INCLUDE_xTaskAbÜtD–ay
 == 1 )

996 
pxNewTCB
->
ucD–ayAbÜ‹d
 = 
pdFALSE
;

1004 #ifĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

1006 
pxNewTCB
->
pxTİOfSck
 = 
	`pxPÜtIn™Ÿli£Sck
ĞpxTİOfSck, 
pxTaskCode
, 
pvP¬am‘”s
, 
xRunPriveged
 );

1010 
pxNewTCB
->
pxTİOfSck
 = 
	`pxPÜtIn™Ÿli£Sck
ĞpxTİOfSck, 
pxTaskCode
, 
pvP¬am‘”s
 );

1014 ifĞĞ* ) 
pxC»©edTask
 !ğ
NULL
 )

1018 *
pxC»©edTask
 = ( 
TaskHªdË_t
 ) 
pxNewTCB
;

1022 
	`mtCOVERAGE_TEST_MARKER
();

1024 
	}
}

1027 
	$´vAddNewTaskToR—dyLi¡
Ğ
TCB_t
 *
pxNewTCB
 )

1031 
	`skENTER_CRITICAL
();

1033 
uxCu¼’tNumb”OfTasks
++;

1034 ifĞ
pxCu¼’tTCB
 =ğ
NULL
 )

1038 
pxCu¼’tTCB
 = 
pxNewTCB
;

1040 ifĞ
uxCu¼’tNumb”OfTasks
 =ğĞ
UBa£Ty³_t
 ) 1 )

1045 
	`´vIn™Ÿli£TaskLi¡s
();

1049 
	`mtCOVERAGE_TEST_MARKER
();

1057 ifĞ
xScheduËrRuÂšg
 =ğ
pdFALSE
 )

1059 ifĞ
pxCu¼’tTCB
->
uxPriÜ™y
 <ğ
pxNewTCB
->uxPriority )

1061 
pxCu¼’tTCB
 = 
pxNewTCB
;

1065 
	`mtCOVERAGE_TEST_MARKER
();

1070 
	`mtCOVERAGE_TEST_MARKER
();

1074 
uxTaskNumb”
++;

1076 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1079 
pxNewTCB
->
uxTCBNumb”
 = 
uxTaskNumb”
;

1082 
	`ŒaûTASK_CREATE
Ğ
pxNewTCB
 );

1084 
	`´vAddTaskToR—dyLi¡
Ğ
pxNewTCB
 );

1086 
	`pÜtSETUP_TCB
Ğ
pxNewTCB
 );

1088 
	`skEXIT_CRITICAL
();

1090 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

1094 ifĞ
pxCu¼’tTCB
->
uxPriÜ™y
 < 
pxNewTCB
->uxPriority )

1096 
	`skYIELD_IF_USING_PREEMPTION
();

1100 
	`mtCOVERAGE_TEST_MARKER
();

1105 
	`mtCOVERAGE_TEST_MARKER
();

1107 
	}
}

1110 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

1112 
	$vTaskD–‘e
Ğ
TaskHªdË_t
 
xTaskToD–‘e
 )

1114 
TCB_t
 *
pxTCB
;

1116 
	`skENTER_CRITICAL
();

1120 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTaskToD–‘e
 );

1123 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

1125 
	`skRESET_READY_PRIORITY
Ğ
pxTCB
->
uxPriÜ™y
 );

1129 
	`mtCOVERAGE_TEST_MARKER
();

1133 ifĞ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) !ğ
NULL
 )

1135 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

1139 
	`mtCOVERAGE_TEST_MARKER
();

1146 
uxTaskNumb”
++;

1148 ifĞ
pxTCB
 =ğ
pxCu¼’tTCB
 )

1155 
	`vLi¡In£¹End
Ğ&
xTasksWa™šgT”mš©iÚ
, &Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

1160 ++
uxD–‘edTasksWa™šgCËªUp
;

1167 
	`pÜtPRE_TASK_DELETE_HOOK
Ğ
pxTCB
, &
xY›ldP’dšg
 );

1171 --
uxCu¼’tNumb”OfTasks
;

1172 
	`´vD–‘eTCB
Ğ
pxTCB
 );

1176 
	`´vRe£tNextTaskUnblockTime
();

1179 
	`ŒaûTASK_DELETE
Ğ
pxTCB
 );

1181 
	`skEXIT_CRITICAL
();

1185 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

1187 ifĞ
pxTCB
 =ğ
pxCu¼’tTCB
 )

1189 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 == 0 );

1190 
	`pÜtYIELD_WITHIN_API
();

1194 
	`mtCOVERAGE_TEST_MARKER
();

1197 
	}
}

1202 #iàĞ
INCLUDE_vTaskD–ayUÁ
 == 1 )

1204 
	$vTaskD–ayUÁ
Ğ
TickTy³_t
 * cÚ¡ 
pxP»viousWakeTime
, cÚ¡ TickTy³_ˆ
xTimeInüem’t
 )

1206 
TickTy³_t
 
xTimeToWake
;

1207 
Ba£Ty³_t
 
xAÌ—dyY›lded
, 
xShouldD–ay
 = 
pdFALSE
;

1209 
	`cÚfigASSERT
Ğ
pxP»viousWakeTime
 );

1210 
	`cÚfigASSERT
ĞĞ
xTimeInüem’t
 > 0U ) );

1211 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 == 0 );

1213 
	`vTaskSu¥’dAÎ
();

1217 cÚ¡ 
TickTy³_t
 
xCÚ¡TickCouÁ
 = 
xTickCouÁ
;

1220 
xTimeToWake
 = *
pxP»viousWakeTime
 + 
xTimeInüem’t
;

1222 ifĞ
xCÚ¡TickCouÁ
 < *
pxP»viousWakeTime
 )

1229 ifĞĞ
xTimeToWake
 < *
pxP»viousWakeTime
 ) && ( xTimeToWak> 
xCÚ¡TickCouÁ
 ) )

1231 
xShouldD–ay
 = 
pdTRUE
;

1235 
	`mtCOVERAGE_TEST_MARKER
();

1243 ifĞĞ
xTimeToWake
 < *
pxP»viousWakeTime
 ) || ( xTimeToWak> 
xCÚ¡TickCouÁ
 ) )

1245 
xShouldD–ay
 = 
pdTRUE
;

1249 
	`mtCOVERAGE_TEST_MARKER
();

1254 *
pxP»viousWakeTime
 = 
xTimeToWake
;

1256 ifĞ
xShouldD–ay
 !ğ
pdFALSE
 )

1258 
	`ŒaûTASK_DELAY_UNTIL
Ğ
xTimeToWake
 );

1262 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTimeToWake
 - 
xCÚ¡TickCouÁ
, 
pdFALSE
 );

1266 
	`mtCOVERAGE_TEST_MARKER
();

1269 
xAÌ—dyY›lded
 = 
	`xTaskResumeAÎ
();

1273 ifĞ
xAÌ—dyY›lded
 =ğ
pdFALSE
 )

1275 
	`pÜtYIELD_WITHIN_API
();

1279 
	`mtCOVERAGE_TEST_MARKER
();

1281 
	}
}

1286 #iàĞ
INCLUDE_vTaskD–ay
 == 1 )

1288 
	$vTaskD–ay
ĞcÚ¡ 
TickTy³_t
 
xTicksToD–ay
 )

1290 
Ba£Ty³_t
 
xAÌ—dyY›lded
 = 
pdFALSE
;

1293 ifĞ
xTicksToD–ay
 > ( 
TickTy³_t
 ) 0U )

1295 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 == 0 );

1296 
	`vTaskSu¥’dAÎ
();

1298 
	`ŒaûTASK_DELAY
();

1307 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTicksToD–ay
, 
pdFALSE
 );

1309 
xAÌ—dyY›lded
 = 
	`xTaskResumeAÎ
();

1313 
	`mtCOVERAGE_TEST_MARKER
();

1318 ifĞ
xAÌ—dyY›lded
 =ğ
pdFALSE
 )

1320 
	`pÜtYIELD_WITHIN_API
();

1324 
	`mtCOVERAGE_TEST_MARKER
();

1326 
	}
}

1331 #ifĞĞ
INCLUDE_eTaskG‘S‹
 =ğ1 ) || ( 
cÚfigUSE_TRACE_FACILITY
 == 1 ) )

1333 
eTaskS‹
 
	$eTaskG‘S‹
Ğ
TaskHªdË_t
 
xTask
 )

1335 
eTaskS‹
 
eR‘uº
;

1336 
Li¡_t
 *
pxS‹Li¡
;

1337 cÚ¡ 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
xTask
;

1339 
	`cÚfigASSERT
Ğ
pxTCB
 );

1341 ifĞ
pxTCB
 =ğ
pxCu¼’tTCB
 )

1344 
eR‘uº
 = 
eRuÂšg
;

1348 
	`skENTER_CRITICAL
();

1350 
pxS‹Li¡
 = ( 
Li¡_t
 * ) 
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

1352 
	`skEXIT_CRITICAL
();

1354 ifĞĞ
pxS‹Li¡
 =ğ
pxD–ayedTaskLi¡
 ) || (…xS‹Li¡ =ğ
pxOv”æowD–ayedTaskLi¡
 ) )

1358 
eR‘uº
 = 
eBlocked
;

1361 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

1362 ifĞ
pxS‹Li¡
 =ğ&
xSu¥’dedTaskLi¡
 )

1367 ifĞ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) =ğ
NULL
 )

1369 
eR‘uº
 = 
eSu¥’ded
;

1373 
eR‘uº
 = 
eBlocked
;

1378 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

1379 ifĞĞ
pxS‹Li¡
 =ğ&
xTasksWa™šgT”mš©iÚ
 ) || (…xS‹Li¡ =ğ
NULL
 ) )

1384 
eR‘uº
 = 
eD–‘ed
;

1392 
eR‘uº
 = 
eR—dy
;

1396  
eR‘uº
;

1397 
	}
}

1402 #iàĞ
INCLUDE_uxTaskPriÜ™yG‘
 == 1 )

1404 
UBa£Ty³_t
 
	$uxTaskPriÜ™yG‘
Ğ
TaskHªdË_t
 
xTask
 )

1406 
TCB_t
 *
pxTCB
;

1407 
UBa£Ty³_t
 
uxR‘uº
;

1409 
	`skENTER_CRITICAL
();

1413 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTask
 );

1414 
uxR‘uº
 = 
pxTCB
->
uxPriÜ™y
;

1416 
	`skEXIT_CRITICAL
();

1418  
uxR‘uº
;

1419 
	}
}

1424 #iàĞ
INCLUDE_uxTaskPriÜ™yG‘
 == 1 )

1426 
UBa£Ty³_t
 
	$uxTaskPriÜ™yG‘FromISR
Ğ
TaskHªdË_t
 
xTask
 )

1428 
TCB_t
 *
pxTCB
;

1429 
UBa£Ty³_t
 
uxR‘uº
, 
uxSavedIÁ”ru±S‹
;

1447 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1449 
uxSavedIÁ”ru±S‹
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

1453 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTask
 );

1454 
uxR‘uº
 = 
pxTCB
->
uxPriÜ™y
;

1456 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±S‹
 );

1458  
uxR‘uº
;

1459 
	}
}

1464 #iàĞ
INCLUDE_vTaskPriÜ™yS‘
 == 1 )

1466 
	$vTaskPriÜ™yS‘
Ğ
TaskHªdË_t
 
xTask
, 
UBa£Ty³_t
 
uxNewPriÜ™y
 )

1468 
TCB_t
 *
pxTCB
;

1469 
UBa£Ty³_t
 
uxCu¼’tBa£PriÜ™y
, 
uxPriÜ™yU£dOnEÁry
;

1470 
Ba£Ty³_t
 
xY›ldRequœed
 = 
pdFALSE
;

1472 
	`cÚfigASSERT
ĞĞ
uxNewPriÜ™y
 < 
cÚfigMAX_PRIORITIES
 ) );

1475 ifĞ
uxNewPriÜ™y
 >ğĞ
UBa£Ty³_t
 ) 
cÚfigMAX_PRIORITIES
 )

1477 
uxNewPriÜ™y
 = ( 
UBa£Ty³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( UBaseType_t ) 1U;

1481 
	`mtCOVERAGE_TEST_MARKER
();

1484 
	`skENTER_CRITICAL
();

1488 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTask
 );

1490 
	`ŒaûTASK_PRIORITY_SET
Ğ
pxTCB
, 
uxNewPriÜ™y
 );

1492 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1494 
uxCu¼’tBa£PriÜ™y
 = 
pxTCB
->
uxBa£PriÜ™y
;

1498 
uxCu¼’tBa£PriÜ™y
 = 
pxTCB
->
uxPriÜ™y
;

1502 ifĞ
uxCu¼’tBa£PriÜ™y
 !ğ
uxNewPriÜ™y
 )

1506 ifĞ
uxNewPriÜ™y
 > 
uxCu¼’tBa£PriÜ™y
 )

1508 ifĞ
pxTCB
 !ğ
pxCu¼’tTCB
 )

1513 ifĞ
uxNewPriÜ™y
 >ğ
pxCu¼’tTCB
->
uxPriÜ™y
 )

1515 
xY›ldRequœed
 = 
pdTRUE
;

1519 
	`mtCOVERAGE_TEST_MARKER
();

1529 ifĞ
pxTCB
 =ğ
pxCu¼’tTCB
 )

1534 
xY›ldRequœed
 = 
pdTRUE
;

1546 
uxPriÜ™yU£dOnEÁry
 = 
pxTCB
->
uxPriÜ™y
;

1548 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1552 ifĞ
pxTCB
->
uxBa£PriÜ™y
 =ğpxTCB->
uxPriÜ™y
 )

1554 
pxTCB
->
uxPriÜ™y
 = 
uxNewPriÜ™y
;

1558 
	`mtCOVERAGE_TEST_MARKER
();

1562 
pxTCB
->
uxBa£PriÜ™y
 = 
uxNewPriÜ™y
;

1566 
pxTCB
->
uxPriÜ™y
 = 
uxNewPriÜ™y
;

1572 ifĞĞ
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) & 
skEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

1574 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ), ( ( 
TickTy³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( TickTy³_ˆè
uxNewPriÜ™y
 ) );

1578 
	`mtCOVERAGE_TEST_MARKER
();

1585 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
uxPriÜ™yU£dOnEÁry
 ] ), &Ğ
pxTCB
->
xS‹Li¡I‹m
 ) ) !ğ
pdFALSE
 )

1590 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

1595 
	`pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™yU£dOnEÁry
, 
uxTİR—dyPriÜ™y
 );

1599 
	`mtCOVERAGE_TEST_MARKER
();

1601 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

1605 
	`mtCOVERAGE_TEST_MARKER
();

1608 ifĞ
xY›ldRequœed
 !ğ
pdFALSE
 )

1610 
	`skYIELD_IF_USING_PREEMPTION
();

1614 
	`mtCOVERAGE_TEST_MARKER
();

1619 Ğè
uxPriÜ™yU£dOnEÁry
;

1622 
	`skEXIT_CRITICAL
();

1623 
	}
}

1628 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

1630 
	$vTaskSu¥’d
Ğ
TaskHªdË_t
 
xTaskToSu¥’d
 )

1632 
TCB_t
 *
pxTCB
;

1634 
	`skENTER_CRITICAL
();

1638 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTaskToSu¥’d
 );

1640 
	`ŒaûTASK_SUSPEND
Ğ
pxTCB
 );

1644 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

1646 
	`skRESET_READY_PRIORITY
Ğ
pxTCB
->
uxPriÜ™y
 );

1650 
	`mtCOVERAGE_TEST_MARKER
();

1654 ifĞ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) !ğ
NULL
 )

1656 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

1660 
	`mtCOVERAGE_TEST_MARKER
();

1663 
	`vLi¡In£¹End
Ğ&
xSu¥’dedTaskLi¡
, &Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

1665 #ifĞ
cÚfigUSE_TASK_NOTIFICATIONS
 == 1 )

1667 ifĞ
pxTCB
->
ucNÙifyS‹
 =ğ
skWAITING_NOTIFICATION
 )

1671 
pxTCB
->
ucNÙifyS‹
 = 
skNOT_WAITING_NOTIFICATION
;

1676 
	`skEXIT_CRITICAL
();

1678 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

1682 
	`skENTER_CRITICAL
();

1684 
	`´vRe£tNextTaskUnblockTime
();

1686 
	`skEXIT_CRITICAL
();

1690 
	`mtCOVERAGE_TEST_MARKER
();

1693 ifĞ
pxTCB
 =ğ
pxCu¼’tTCB
 )

1695 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

1698 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 == 0 );

1699 
	`pÜtYIELD_WITHIN_API
();

1706 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&
xSu¥’dedTaskLi¡
 ) =ğ
uxCu¼’tNumb”OfTasks
 )

1712 
pxCu¼’tTCB
 = 
NULL
;

1716 
	`vTaskSw™chCÚ‹xt
();

1722 
	`mtCOVERAGE_TEST_MARKER
();

1724 
	}
}

1729 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

1731 
Ba£Ty³_t
 
	$´vTaskIsTaskSu¥’ded
ĞcÚ¡ 
TaskHªdË_t
 
xTask
 )

1733 
Ba£Ty³_t
 
xR‘uº
 = 
pdFALSE
;

1734 cÚ¡ 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
xTask
;

1740 
	`cÚfigASSERT
Ğ
xTask
 );

1743 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ&
xSu¥’dedTaskLi¡
, &Ğ
pxTCB
->
xS‹Li¡I‹m
 ) ) !ğ
pdFALSE
 )

1746 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ&
xP’dšgR—dyLi¡
, &Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) =ğ
pdFALSE
 )

1750 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ
NULL
, &Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) !ğ
pdFALSE
 )

1752 
xR‘uº
 = 
pdTRUE
;

1756 
	`mtCOVERAGE_TEST_MARKER
();

1761 
	`mtCOVERAGE_TEST_MARKER
();

1766 
	`mtCOVERAGE_TEST_MARKER
();

1769  
xR‘uº
;

1770 
	}
}

1775 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

1777 
	$vTaskResume
Ğ
TaskHªdË_t
 
xTaskToResume
 )

1779 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
xTaskToResume
;

1782 
	`cÚfigASSERT
Ğ
xTaskToResume
 );

1786 ifĞĞ
pxTCB
 !ğ
NULL
 ) && (…xTCB !ğ
pxCu¼’tTCB
 ) )

1788 
	`skENTER_CRITICAL
();

1790 ifĞ
	`´vTaskIsTaskSu¥’ded
Ğ
pxTCB
 ) !ğ
pdFALSE
 )

1792 
	`ŒaûTASK_RESUME
Ğ
pxTCB
 );

1796 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

1797 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

1800 ifĞ
pxTCB
->
uxPriÜ™y
 >ğ
pxCu¼’tTCB
->uxPriority )

1805 
	`skYIELD_IF_USING_PREEMPTION
();

1809 
	`mtCOVERAGE_TEST_MARKER
();

1814 
	`mtCOVERAGE_TEST_MARKER
();

1817 
	`skEXIT_CRITICAL
();

1821 
	`mtCOVERAGE_TEST_MARKER
();

1823 
	}
}

1829 #iàĞĞ
INCLUDE_xTaskResumeFromISR
 =ğ1 ) && ( 
INCLUDE_vTaskSu¥’d
 == 1 ) )

1831 
Ba£Ty³_t
 
	$xTaskResumeFromISR
Ğ
TaskHªdË_t
 
xTaskToResume
 )

1833 
Ba£Ty³_t
 
xY›ldRequœed
 = 
pdFALSE
;

1834 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
xTaskToResume
;

1835 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

1837 
	`cÚfigASSERT
Ğ
xTaskToResume
 );

1855 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1857 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

1859 ifĞ
	`´vTaskIsTaskSu¥’ded
Ğ
pxTCB
 ) !ğ
pdFALSE
 )

1861 
	`ŒaûTASK_RESUME_FROM_ISR
Ğ
pxTCB
 );

1864 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

1868 ifĞ
pxTCB
->
uxPriÜ™y
 >ğ
pxCu¼’tTCB
->uxPriority )

1870 
xY›ldRequœed
 = 
pdTRUE
;

1874 
	`mtCOVERAGE_TEST_MARKER
();

1877 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

1878 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

1885 
	`vLi¡In£¹End
Ğ&Ğ
xP’dšgR—dyLi¡
 ), &Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

1890 
	`mtCOVERAGE_TEST_MARKER
();

1893 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

1895  
xY›ldRequœed
;

1896 
	}
}

1901 
	$vTaskS¹ScheduËr
( )

1903 
Ba£Ty³_t
 
xR‘uº
;

1906 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

1908 
SticTask_t
 *
pxIdËTaskTCBBufãr
 = 
NULL
;

1909 
SckTy³_t
 *
pxIdËTaskSckBufãr
 = 
NULL
;

1910 
ušt32_t
 
ulIdËTaskSckSize
;

1914 
	`vAµliÿtiÚG‘IdËTaskMemÜy
Ğ&
pxIdËTaskTCBBufãr
, &
pxIdËTaskSckBufãr
, &
ulIdËTaskSckSize
 );

1915 
xIdËTaskHªdË
 = 
	`xTaskC»©eStic
Ğ
´vIdËTask
,

1916 
cÚfigIDLE_TASK_NAME
,

1917 
ulIdËTaskSckSize
,

1918 Ğ* ) 
NULL
,

1919 Ğ
tskIDLE_PRIORITY
 | 
pÜtPRIVILEGE_BIT
 ),

1920 
pxIdËTaskSckBufãr
,

1921 
pxIdËTaskTCBBufãr
 );

1923 ifĞ
xIdËTaskHªdË
 !ğ
NULL
 )

1925 
xR‘uº
 = 
pdPASS
;

1929 
xR‘uº
 = 
pdFAIL
;

1935 
xR‘uº
 = 
	`xTaskC»©e
Ğ
´vIdËTask
,

1936 
cÚfigIDLE_TASK_NAME
,

1937 
cÚfigMINIMAL_STACK_SIZE
,

1938 Ğ* ) 
NULL
,

1939 Ğ
tskIDLE_PRIORITY
 | 
pÜtPRIVILEGE_BIT
 ),

1940 &
xIdËTaskHªdË
 );

1944 #iàĞ
cÚfigUSE_TIMERS
 == 1 )

1946 ifĞ
xR‘uº
 =ğ
pdPASS
 )

1948 
xR‘uº
 = 
	`xTim”C»©eTim”Task
();

1952 
	`mtCOVERAGE_TEST_MARKER
();

1957 ifĞ
xR‘uº
 =ğ
pdPASS
 )

1962 #ifdeà
FREERTOS_TASKS_C_ADDITIONS_INIT


1964 
	`ä“¹os_sks_c_add™iÚs_š™
();

1973 
	`pÜtDISABLE_INTERRUPTS
();

1975 #iàĞ
cÚfigUSE_NEWLIB_REENTRANT
 == 1 )

1979 
_impu»_±r
 = &Ğ
pxCu¼’tTCB
->
xNewLib_»’t
 );

1983 
xNextTaskUnblockTime
 = 
pÜtMAX_DELAY
;

1984 
xScheduËrRuÂšg
 = 
pdTRUE
;

1985 
xTickCouÁ
 = ( 
TickTy³_t
 ) 0U;

1993 
	`pÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS
();

1997 ifĞ
	`xPÜtS¹ScheduËr
(è!ğ
pdFALSE
 )

2012 
	`cÚfigASSERT
Ğ
xR‘uº
 !ğ
”rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
 );

2017 Ğè
xIdËTaskHªdË
;

2018 
	}
}

2021 
	$vTaskEndScheduËr
( )

2026 
	`pÜtDISABLE_INTERRUPTS
();

2027 
xScheduËrRuÂšg
 = 
pdFALSE
;

2028 
	`vPÜtEndScheduËr
();

2029 
	}
}

2032 
	$vTaskSu¥’dAÎ
( )

2038 ++
uxScheduËrSu¥’ded
;

2039 
	}
}

2042 #iàĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

2044 
TickTy³_t
 
	$´vG‘Ex³ùedIdËTime
( )

2046 
TickTy³_t
 
xR‘uº
;

2047 
UBa£Ty³_t
 
uxHigh”PriÜ™yR—dyTasks
 = 
pdFALSE
;

2053 #ifĞ
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 0 )

2055 ifĞ
uxTİR—dyPriÜ™y
 > 
tskIDLE_PRIORITY
 )

2057 
uxHigh”PriÜ™yR—dyTasks
 = 
pdTRUE
;

2062 cÚ¡ 
UBa£Ty³_t
 
uxL—¡SignifiÿÁB™
 = ( UBaseType_t ) 0x01;

2069 ifĞ
uxTİR—dyPriÜ™y
 > 
uxL—¡SignifiÿÁB™
 )

2071 
uxHigh”PriÜ™yR—dyTasks
 = 
pdTRUE
;

2073 
	}
}

2076 ifĞ
	gpxCu¼’tTCB
->
	guxPriÜ™y
 > 
	gtskIDLE_PRIORITY
 )

2078 
	gxR‘uº
 = 0;

2080 ifĞ
li¡CURRENT_LIST_LENGTH
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
tskIDLE_PRIORITY
 ] ) ) > 1 )

2085 
	gxR‘uº
 = 0;

2087 ifĞ
	guxHigh”PriÜ™yR—dyTasks
 !ğ
pdFALSE
 )

2092 
xR‘uº
 = 0;

2096 
	gxR‘uº
 = 
xNextTaskUnblockTime
 - 
xTickCouÁ
;

2099  
	gxR‘uº
;

2105 
Ba£Ty³_t
 
	$xTaskResumeAÎ
( )

2107 
TCB_t
 *
pxTCB
 = 
NULL
;

2108 
Ba£Ty³_t
 
xAÌ—dyY›lded
 = 
pdFALSE
;

2112 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 );

2119 
	`skENTER_CRITICAL
();

2121 --
uxScheduËrSu¥’ded
;

2123 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

2125 ifĞ
uxCu¼’tNumb”OfTasks
 > ( 
UBa£Ty³_t
 ) 0U )

2129  
	`li¡LIST_IS_EMPTY
Ğ&
xP’dšgR—dyLi¡
 ) =ğ
pdFALSE
 )

2131 
pxTCB
 = ( 
TCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
ĞĞ&
xP’dšgR—dyLi¡
 ) );

2132 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

2133 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

2134 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

2138 ifĞ
pxTCB
->
uxPriÜ™y
 >ğ
pxCu¼’tTCB
->uxPriority )

2140 
xY›ldP’dšg
 = 
pdTRUE
;

2144 
	`mtCOVERAGE_TEST_MARKER
();

2148 ifĞ
pxTCB
 !ğ
NULL
 )

2156 
	`´vRe£tNextTaskUnblockTime
();

2164 
UBa£Ty³_t
 
uxP’dedCouÁs
 = 
uxP’dedTicks
;

2166 ifĞ
uxP’dedCouÁs
 > ( 
UBa£Ty³_t
 ) 0U )

2170 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

2172 
xY›ldP’dšg
 = 
pdTRUE
;

2176 
	`mtCOVERAGE_TEST_MARKER
();

2178 --
uxP’dedCouÁs
;

2179 }  
uxP’dedCouÁs
 > ( 
UBa£Ty³_t
 ) 0U );

2181 
uxP’dedTicks
 = 0;

2185 
	`mtCOVERAGE_TEST_MARKER
();

2189 ifĞ
xY›ldP’dšg
 !ğ
pdFALSE
 )

2191 #ifĞ
cÚfigUSE_PREEMPTION
 != 0 )

2193 
xAÌ—dyY›lded
 = 
pdTRUE
;

2196 
	`skYIELD_IF_USING_PREEMPTION
();

2200 
	`mtCOVERAGE_TEST_MARKER
();

2206 
	`mtCOVERAGE_TEST_MARKER
();

2209 
	`skEXIT_CRITICAL
();

2211  
xAÌ—dyY›lded
;

2212 
	}
}

2215 
TickTy³_t
 
	$xTaskG‘TickCouÁ
( )

2217 
TickTy³_t
 
xTicks
;

2220 
	`pÜtTICK_TYPE_ENTER_CRITICAL
();

2222 
xTicks
 = 
xTickCouÁ
;

2224 
	`pÜtTICK_TYPE_EXIT_CRITICAL
();

2226  
xTicks
;

2227 
	}
}

2230 
TickTy³_t
 
	$xTaskG‘TickCouÁFromISR
( )

2232 
TickTy³_t
 
xR‘uº
;

2233 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

2249 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

2251 
uxSavedIÁ”ru±Stus
 = 
	`pÜtTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR
();

2253 
xR‘uº
 = 
xTickCouÁ
;

2255 
	`pÜtTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

2257  
xR‘uº
;

2258 
	}
}

2261 
UBa£Ty³_t
 
	$uxTaskG‘Numb”OfTasks
( )

2265  
uxCu¼’tNumb”OfTasks
;

2266 
	}
}

2269 *
	$pcTaskG‘Name
Ğ
TaskHªdË_t
 
xTaskToQu”y
 )

2271 
TCB_t
 *
pxTCB
;

2275 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTaskToQu”y
 );

2276 
	`cÚfigASSERT
Ğ
pxTCB
 );

2277  &Ğ
pxTCB
->
pcTaskName
[ 0 ] );

2278 
	}
}

2281 #iàĞ
INCLUDE_xTaskG‘HªdË
 == 1 )

2283 
TCB_t
 *
	$´vS—rchFÜNameW™hšSšgËLi¡
Ğ
Li¡_t
 *
pxLi¡
, cÚ¡ 
pcNameToQu”y
[] )

2285 
TCB_t
 *
pxNextTCB
, *
pxFœ¡TCB
, *
pxR‘uº
 = 
NULL
;

2286 
UBa£Ty³_t
 
x
;

2287 
cNextCh¬
;

2291 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ
pxLi¡
 ) > ( 
UBa£Ty³_t
 ) 0 )

2293 
	`li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxFœ¡TCB
, 
pxLi¡
 );

2297 
	`li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxNextTCB
, 
pxLi¡
 );

2301  
x
 = ( 
UBa£Ty³_t
 ) 0; x < ( UBa£Ty³_ˆè
cÚfigMAX_TASK_NAME_LEN
; x++ )

2303 
cNextCh¬
 = 
pxNextTCB
->
pcTaskName
[ 
x
 ];

2305 ifĞ
cNextCh¬
 !ğ
pcNameToQu”y
[ 
x
 ] )

2310 ifĞ
cNextCh¬
 == 0x00 )

2314 
pxR‘uº
 = 
pxNextTCB
;

2319 
	`mtCOVERAGE_TEST_MARKER
();

2323 ifĞ
pxR‘uº
 !ğ
NULL
 )

2329 }  
pxNextTCB
 !ğ
pxFœ¡TCB
 );

2333 
	`mtCOVERAGE_TEST_MARKER
();

2336  
pxR‘uº
;

2337 
	}
}

2342 #iàĞ
INCLUDE_xTaskG‘HªdË
 == 1 )

2344 
TaskHªdË_t
 
	$xTaskG‘HªdË
ĞcÚ¡ *
pcNameToQu”y
 )

2346 
UBa£Ty³_t
 
uxQueue
 = 
cÚfigMAX_PRIORITIES
;

2347 
TCB_t
* 
pxTCB
;

2350 
	`cÚfigASSERT
Ğ
	`¡¾’
Ğ
pcNameToQu”y
 ) < 
cÚfigMAX_TASK_NAME_LEN
 );

2352 
	`vTaskSu¥’dAÎ
();

2357 
uxQueue
--;

2358 
pxTCB
 = 
	`´vS—rchFÜNameW™hšSšgËLi¡
ĞĞ
Li¡_t
 * ) &Ğ
pxR—dyTasksLi¡s
[ 
uxQueue
 ] ), 
pcNameToQu”y
 );

2360 ifĞ
pxTCB
 !ğ
NULL
 )

2366 }  
uxQueue
 > ( 
UBa£Ty³_t
 ) 
tskIDLE_PRIORITY
 );

2369 ifĞ
pxTCB
 =ğ
NULL
 )

2371 
pxTCB
 = 
	`´vS—rchFÜNameW™hšSšgËLi¡
ĞĞ
Li¡_t
 * ) 
pxD–ayedTaskLi¡
, 
pcNameToQu”y
 );

2374 ifĞ
pxTCB
 =ğ
NULL
 )

2376 
pxTCB
 = 
	`´vS—rchFÜNameW™hšSšgËLi¡
ĞĞ
Li¡_t
 * ) 
pxOv”æowD–ayedTaskLi¡
, 
pcNameToQu”y
 );

2379 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

2381 ifĞ
pxTCB
 =ğ
NULL
 )

2384 
pxTCB
 = 
	`´vS—rchFÜNameW™hšSšgËLi¡
Ğ&
xSu¥’dedTaskLi¡
, 
pcNameToQu”y
 );

2389 #ifĞ
INCLUDE_vTaskD–‘e
 == 1 )

2391 ifĞ
pxTCB
 =ğ
NULL
 )

2394 
pxTCB
 = 
	`´vS—rchFÜNameW™hšSšgËLi¡
Ğ&
xTasksWa™šgT”mš©iÚ
, 
pcNameToQu”y
 );

2399 Ğè
	`xTaskResumeAÎ
();

2401  ( 
TaskHªdË_t
 ) 
pxTCB
;

2402 
	}
}

2407 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

2409 
UBa£Ty³_t
 
	$uxTaskG‘Sy¡emS‹
Ğ
TaskStus_t
 * cÚ¡ 
pxTaskStusA¼ay
, cÚ¡ 
UBa£Ty³_t
 
uxA¼aySize
, 
ušt32_t
 * cÚ¡ 
pulTÙ®RunTime
 )

2411 
UBa£Ty³_t
 
uxTask
 = 0, 
uxQueue
 = 
cÚfigMAX_PRIORITIES
;

2413 
	`vTaskSu¥’dAÎ
();

2416 ifĞ
uxA¼aySize
 >ğ
uxCu¼’tNumb”OfTasks
 )

2422 
uxQueue
--;

2423 
uxTask
 +ğ
	`´vLi¡TasksW™hšSšgËLi¡
Ğ&Ğ
pxTaskStusA¼ay
[ uxTask ] ), &Ğ
pxR—dyTasksLi¡s
[ 
uxQueue
 ] ), 
eR—dy
 );

2425 }  
uxQueue
 > ( 
UBa£Ty³_t
 ) 
tskIDLE_PRIORITY
 );

2429 
uxTask
 +ğ
	`´vLi¡TasksW™hšSšgËLi¡
Ğ&Ğ
pxTaskStusA¼ay
[ uxTask ] ), ( 
Li¡_t
 * ) 
pxD–ayedTaskLi¡
, 
eBlocked
 );

2430 
uxTask
 +ğ
	`´vLi¡TasksW™hšSšgËLi¡
Ğ&Ğ
pxTaskStusA¼ay
[ uxTask ] ), ( 
Li¡_t
 * ) 
pxOv”æowD–ayedTaskLi¡
, 
eBlocked
 );

2432 #ifĞ
INCLUDE_vTaskD–‘e
 == 1 )

2436 
uxTask
 +ğ
	`´vLi¡TasksW™hšSšgËLi¡
Ğ&Ğ
pxTaskStusA¼ay
[ uxTask ] ), &
xTasksWa™šgT”mš©iÚ
, 
eD–‘ed
 );

2440 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

2444 
uxTask
 +ğ
	`´vLi¡TasksW™hšSšgËLi¡
Ğ&Ğ
pxTaskStusA¼ay
[ uxTask ] ), &
xSu¥’dedTaskLi¡
, 
eSu¥’ded
 );

2448 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1)

2450 ifĞ
pulTÙ®RunTime
 !ğ
NULL
 )

2452 #ifdeà
pÜtALT_GET_RUN_TIME_COUNTER_VALUE


2453 
	`pÜtALT_GET_RUN_TIME_COUNTER_VALUE
ĞĞ*
pulTÙ®RunTime
 ) );

2455 *
pulTÙ®RunTime
 = 
	`pÜtGET_RUN_TIME_COUNTER_VALUE
();

2461 ifĞ
pulTÙ®RunTime
 !ğ
NULL
 )

2463 *
pulTÙ®RunTime
 = 0;

2470 
	`mtCOVERAGE_TEST_MARKER
();

2473 Ğè
	`xTaskResumeAÎ
();

2475  
uxTask
;

2476 
	}
}

2481 #iàĞ
INCLUDE_xTaskG‘IdËTaskHªdË
 == 1 )

2483 
TaskHªdË_t
 
	$xTaskG‘IdËTaskHªdË
( )

2487 
	`cÚfigASSERT
ĞĞ
xIdËTaskHªdË
 !ğ
NULL
 ) );

2488  
xIdËTaskHªdË
;

2489 
	}
}

2498 #iàĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

2500 
	$vTaskS‹pTick
ĞcÚ¡ 
TickTy³_t
 
xTicksToJump
 )

2505 
	`cÚfigASSERT
ĞĞ
xTickCouÁ
 + 
xTicksToJump
 ) <ğ
xNextTaskUnblockTime
 );

2506 
xTickCouÁ
 +ğ
xTicksToJump
;

2507 
	`ŒaûINCREASE_TICK_COUNT
Ğ
xTicksToJump
 );

2508 
	}
}

2513 #iàĞ
INCLUDE_xTaskAbÜtD–ay
 == 1 )

2515 
Ba£Ty³_t
 
	$xTaskAbÜtD–ay
Ğ
TaskHªdË_t
 
xTask
 )

2517 
TCB_t
 *
pxTCB
 = ( TCB_ˆ* ) 
xTask
;

2518 
Ba£Ty³_t
 
xR‘uº
;

2520 
	`cÚfigASSERT
Ğ
pxTCB
 );

2522 
	`vTaskSu¥’dAÎ
();

2526 ifĞ
	`eTaskG‘S‹
Ğ
xTask
 ) =ğ
eBlocked
 )

2528 
xR‘uº
 = 
pdPASS
;

2533 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

2539 
	`skENTER_CRITICAL
();

2541 ifĞ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) !ğ
NULL
 )

2543 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

2544 
pxTCB
->
ucD–ayAbÜ‹d
 = 
pdTRUE
;

2548 
	`mtCOVERAGE_TEST_MARKER
();

2551 
	`skEXIT_CRITICAL
();

2554 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

2558 #iàĞ
cÚfigUSE_PREEMPTION
 == 1 )

2563 ifĞ
pxTCB
->
uxPriÜ™y
 > 
pxCu¼’tTCB
->uxPriority )

2567 
xY›ldP’dšg
 = 
pdTRUE
;

2571 
	`mtCOVERAGE_TEST_MARKER
();

2578 
xR‘uº
 = 
pdFAIL
;

2581 Ğè
	`xTaskResumeAÎ
();

2583  
xR‘uº
;

2584 
	}
}

2589 
Ba£Ty³_t
 
	$xTaskInüem’tTick
( )

2591 
TCB_t
 * 
pxTCB
;

2592 
TickTy³_t
 
xI‹mV®ue
;

2593 
Ba£Ty³_t
 
xSw™chRequœed
 = 
pdFALSE
;

2598 
	`ŒaûTASK_INCREMENT_TICK
Ğ
xTickCouÁ
 );

2599 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

2603 cÚ¡ 
TickTy³_t
 
xCÚ¡TickCouÁ
 = 
xTickCouÁ
 + ( TickType_t ) 1;

2607 
xTickCouÁ
 = 
xCÚ¡TickCouÁ
;

2609 ifĞ
xCÚ¡TickCouÁ
 =ğĞ
TickTy³_t
 ) 0U )

2611 
	`skSWITCH_DELAYED_LISTS
();

2615 
	`mtCOVERAGE_TEST_MARKER
();

2622 ifĞ
xCÚ¡TickCouÁ
 >ğ
xNextTaskUnblockTime
 )

2626 ifĞ
	`li¡LIST_IS_EMPTY
Ğ
pxD–ayedTaskLi¡
 ) !ğ
pdFALSE
 )

2633 
xNextTaskUnblockTime
 = 
pÜtMAX_DELAY
;

2642 
pxTCB
 = ( 
TCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxD–ayedTaskLi¡
 );

2643 
xI‹mV®ue
 = 
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

2645 ifĞ
xCÚ¡TickCouÁ
 < 
xI‹mV®ue
 )

2652 
xNextTaskUnblockTime
 = 
xI‹mV®ue
;

2657 
	`mtCOVERAGE_TEST_MARKER
();

2661 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

2665 ifĞ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) !ğ
NULL
 )

2667 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

2671 
	`mtCOVERAGE_TEST_MARKER
();

2676 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

2680 #iàĞ
cÚfigUSE_PREEMPTION
 == 1 )

2686 ifĞ
pxTCB
->
uxPriÜ™y
 >ğ
pxCu¼’tTCB
->uxPriority )

2688 
xSw™chRequœed
 = 
pdTRUE
;

2692 
	`mtCOVERAGE_TEST_MARKER
();

2703 #iàĞĞ
cÚfigUSE_PREEMPTION
 =ğ1 ) && ( 
cÚfigUSE_TIME_SLICING
 == 1 ) )

2705 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
pxCu¼’tTCB
->
uxPriÜ™y
 ] ) ) > ( 
UBa£Ty³_t
 ) 1 )

2707 
xSw™chRequœed
 = 
pdTRUE
;

2711 
	`mtCOVERAGE_TEST_MARKER
();

2716 #iàĞ
cÚfigUSE_TICK_HOOK
 == 1 )

2720 ifĞ
uxP’dedTicks
 =ğĞ
UBa£Ty³_t
 ) 0U )

2722 
	`vAµliÿtiÚTickHook
();

2726 
	`mtCOVERAGE_TEST_MARKER
();

2733 ++
uxP’dedTicks
;

2737 #iàĞ
cÚfigUSE_TICK_HOOK
 == 1 )

2739 
	`vAµliÿtiÚTickHook
();

2744 #iàĞ
cÚfigUSE_PREEMPTION
 == 1 )

2746 ifĞ
xY›ldP’dšg
 !ğ
pdFALSE
 )

2748 
xSw™chRequœed
 = 
pdTRUE
;

2752 
	`mtCOVERAGE_TEST_MARKER
();

2757  
xSw™chRequœed
;

2758 
	}
}

2761 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

2763 
	$vTaskS‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
, 
TaskHookFunùiÚ_t
 
pxHookFunùiÚ
 )

2765 
TCB_t
 *
xTCB
;

2769 ifĞ
xTask
 =ğ
NULL
 )

2771 
xTCB
 = ( 
TCB_t
 * ) 
pxCu¼’tTCB
;

2775 
xTCB
 = ( 
TCB_t
 * ) 
xTask
;

2780 
	`skENTER_CRITICAL
();

2781 
xTCB
->
pxTaskTag
 = 
pxHookFunùiÚ
;

2782 
	`skEXIT_CRITICAL
();

2783 
	}
}

2788 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

2790 
TaskHookFunùiÚ_t
 
	$xTaskG‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
 )

2792 
TCB_t
 *
xTCB
;

2793 
TaskHookFunùiÚ_t
 
xR‘uº
;

2796 ifĞ
xTask
 =ğ
NULL
 )

2798 
xTCB
 = ( 
TCB_t
 * ) 
pxCu¼’tTCB
;

2802 
xTCB
 = ( 
TCB_t
 * ) 
xTask
;

2807 
	`skENTER_CRITICAL
();

2809 
xR‘uº
 = 
xTCB
->
pxTaskTag
;

2811 
	`skEXIT_CRITICAL
();

2813  
xR‘uº
;

2814 
	}
}

2819 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

2821 
Ba£Ty³_t
 
	$xTaskC®lAµliÿtiÚTaskHook
Ğ
TaskHªdË_t
 
xTask
, *
pvP¬am‘”
 )

2823 
TCB_t
 *
xTCB
;

2824 
Ba£Ty³_t
 
xR‘uº
;

2827 ifĞ
xTask
 =ğ
NULL
 )

2829 
xTCB
 = ( 
TCB_t
 * ) 
pxCu¼’tTCB
;

2833 
xTCB
 = ( 
TCB_t
 * ) 
xTask
;

2836 ifĞ
xTCB
->
pxTaskTag
 !ğ
NULL
 )

2838 
xR‘uº
 = 
xTCB
->
	`pxTaskTag
Ğ
pvP¬am‘”
 );

2842 
xR‘uº
 = 
pdFAIL
;

2845  
xR‘uº
;

2846 
	}
}

2851 
	$vTaskSw™chCÚ‹xt
( )

2853 ifĞ
uxScheduËrSu¥’ded
 !ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

2857 
xY›ldP’dšg
 = 
pdTRUE
;

2861 
xY›ldP’dšg
 = 
pdFALSE
;

2862 
	`ŒaûTASK_SWITCHED_OUT
();

2864 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

2866 #ifdeà
pÜtALT_GET_RUN_TIME_COUNTER_VALUE


2867 
	`pÜtALT_GET_RUN_TIME_COUNTER_VALUE
Ğ
ulTÙ®RunTime
 );

2869 
ulTÙ®RunTime
 = 
	`pÜtGET_RUN_TIME_COUNTER_VALUE
();

2879 ifĞ
ulTÙ®RunTime
 > 
ulTaskSw™chedInTime
 )

2881 
pxCu¼’tTCB
->
ulRunTimeCouÁ”
 +ğĞ
ulTÙ®RunTime
 - 
ulTaskSw™chedInTime
 );

2885 
	`mtCOVERAGE_TEST_MARKER
();

2887 
ulTaskSw™chedInTime
 = 
ulTÙ®RunTime
;

2892 
	`skCHECK_FOR_STACK_OVERFLOW
();

2896 
	`skSELECT_HIGHEST_PRIORITY_TASK
();

2897 
	`ŒaûTASK_SWITCHED_IN
();

2899 #iàĞ
cÚfigUSE_NEWLIB_REENTRANT
 == 1 )

2903 
_impu»_±r
 = &Ğ
pxCu¼’tTCB
->
xNewLib_»’t
 );

2907 
	}
}

2910 
	$vTaskPÏûOnEv’tLi¡
Ğ
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
, cÚ¡ 
TickTy³_t
 
xTicksToWa™
 )

2912 
	`cÚfigASSERT
Ğ
pxEv’tLi¡
 );

2921 
	`vLi¡In£¹
Ğ
pxEv’tLi¡
, &Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ) );

2923 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTicksToWa™
, 
pdTRUE
 );

2924 
	}
}

2927 
	$vTaskPÏûOnUnÜd”edEv’tLi¡
Ğ
Li¡_t
 * 
pxEv’tLi¡
, cÚ¡ 
TickTy³_t
 
xI‹mV®ue
, cÚ¡ TickTy³_ˆ
xTicksToWa™
 )

2929 
	`cÚfigASSERT
Ğ
pxEv’tLi¡
 );

2933 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 != 0 );

2938 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ), 
xI‹mV®ue
 | 
skEVENT_LIST_ITEM_VALUE_IN_USE
 );

2945 
	`vLi¡In£¹End
Ğ
pxEv’tLi¡
, &Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ) );

2947 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTicksToWa™
, 
pdTRUE
 );

2948 
	}
}

2951 #ifĞ
cÚfigUSE_TIMERS
 == 1 )

2953 
	$vTaskPÏûOnEv’tLi¡Re¡riùed
Ğ
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
, 
TickTy³_t
 
xTicksToWa™
, cÚ¡ 
Ba£Ty³_t
 
xWa™Indefš™–y
 )

2955 
	`cÚfigASSERT
Ğ
pxEv’tLi¡
 );

2967 
	`vLi¡In£¹End
Ğ
pxEv’tLi¡
, &Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ) );

2972 ifĞ
xWa™Indefš™–y
 !ğ
pdFALSE
 )

2974 
xTicksToWa™
 = 
pÜtMAX_DELAY
;

2977 
	`ŒaûTASK_DELAY_UNTIL
ĞĞ
xTickCouÁ
 + 
xTicksToWa™
 ) );

2978 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTicksToWa™
, 
xWa™Indefš™–y
 );

2979 
	}
}

2984 
Ba£Ty³_t
 
	$xTaskRemoveFromEv’tLi¡
ĞcÚ¡ 
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
 )

2986 
TCB_t
 *
pxUnblockedTCB
;

2987 
Ba£Ty³_t
 
xR‘uº
;

3002 
pxUnblockedTCB
 = ( 
TCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxEv’tLi¡
 );

3003 
	`cÚfigASSERT
Ğ
pxUnblockedTCB
 );

3004 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedTCB
->
xEv’tLi¡I‹m
 ) );

3006 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

3008 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedTCB
->
xS‹Li¡I‹m
 ) );

3009 
	`´vAddTaskToR—dyLi¡
Ğ
pxUnblockedTCB
 );

3015 
	`vLi¡In£¹End
Ğ&Ğ
xP’dšgR—dyLi¡
 ), &Ğ
pxUnblockedTCB
->
xEv’tLi¡I‹m
 ) );

3018 ifĞ
pxUnblockedTCB
->
uxPriÜ™y
 > 
pxCu¼’tTCB
->uxPriority )

3023 
xR‘uº
 = 
pdTRUE
;

3027 
xY›ldP’dšg
 = 
pdTRUE
;

3031 
xR‘uº
 = 
pdFALSE
;

3034 #ifĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

3044 
	`´vRe£tNextTaskUnblockTime
();

3048  
xR‘uº
;

3049 
	}
}

3052 
	$vTaskRemoveFromUnÜd”edEv’tLi¡
Ğ
Li¡I‹m_t
 * 
pxEv’tLi¡I‹m
, cÚ¡ 
TickTy³_t
 
xI‹mV®ue
 )

3054 
TCB_t
 *
pxUnblockedTCB
;

3058 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 !ğ
pdFALSE
 );

3061 
	`li¡SET_LIST_ITEM_VALUE
Ğ
pxEv’tLi¡I‹m
, 
xI‹mV®ue
 | 
skEVENT_LIST_ITEM_VALUE_IN_USE
 );

3065 
pxUnblockedTCB
 = ( 
TCB_t
 * ) 
	`li¡GET_LIST_ITEM_OWNER
Ğ
pxEv’tLi¡I‹m
 );

3066 
	`cÚfigASSERT
Ğ
pxUnblockedTCB
 );

3067 Ğè
	`uxLi¡Remove
Ğ
pxEv’tLi¡I‹m
 );

3072 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedTCB
->
xS‹Li¡I‹m
 ) );

3073 
	`´vAddTaskToR—dyLi¡
Ğ
pxUnblockedTCB
 );

3075 ifĞ
pxUnblockedTCB
->
uxPriÜ™y
 > 
pxCu¼’tTCB
->uxPriority )

3081 
xY›ldP’dšg
 = 
pdTRUE
;

3083 
	}
}

3086 
	$vTaskS‘TimeOutS‹
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
 )

3088 
	`cÚfigASSERT
Ğ
pxTimeOut
 );

3089 
	`skENTER_CRITICAL
();

3091 
pxTimeOut
->
xOv”æowCouÁ
 = 
xNumOfOv”æows
;

3092 
pxTimeOut
->
xTimeOnEÁ”šg
 = 
xTickCouÁ
;

3094 
	`skEXIT_CRITICAL
();

3095 
	}
}

3098 
	$vTaskIÁ”ÇlS‘TimeOutS‹
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
 )

3101 
pxTimeOut
->
xOv”æowCouÁ
 = 
xNumOfOv”æows
;

3102 
pxTimeOut
->
xTimeOnEÁ”šg
 = 
xTickCouÁ
;

3103 
	}
}

3106 
Ba£Ty³_t
 
	$xTaskCheckFÜTimeOut
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
, 
TickTy³_t
 * cÚ¡ 
pxTicksToWa™
 )

3108 
Ba£Ty³_t
 
xR‘uº
;

3110 
	`cÚfigASSERT
Ğ
pxTimeOut
 );

3111 
	`cÚfigASSERT
Ğ
pxTicksToWa™
 );

3113 
	`skENTER_CRITICAL
();

3116 cÚ¡ 
TickTy³_t
 
xCÚ¡TickCouÁ
 = 
xTickCouÁ
;

3117 cÚ¡ 
TickTy³_t
 
xEÏp£dTime
 = 
xCÚ¡TickCouÁ
 - 
pxTimeOut
->
xTimeOnEÁ”šg
;

3119 #ifĞ
INCLUDE_xTaskAbÜtD–ay
 == 1 )

3120 ifĞ
pxCu¼’tTCB
->
ucD–ayAbÜ‹d
 !ğ
pdFALSE
 )

3124 
pxCu¼’tTCB
->
ucD–ayAbÜ‹d
 = 
pdFALSE
;

3125 
xR‘uº
 = 
pdTRUE
;

3130 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

3131 ifĞ*
pxTicksToWa™
 =ğ
pÜtMAX_DELAY
 )

3136 
xR‘uº
 = 
pdFALSE
;

3141 ifĞĞ
xNumOfOv”æows
 !ğ
pxTimeOut
->
xOv”æowCouÁ
 ) && ( 
xCÚ¡TickCouÁ
 >ğpxTimeOut->
xTimeOnEÁ”šg
 ) )

3148 
xR‘uº
 = 
pdTRUE
;

3150 ifĞ
xEÏp£dTime
 < *
pxTicksToWa™
 )

3153 *
pxTicksToWa™
 -ğ
xEÏp£dTime
;

3154 
	`vTaskIÁ”ÇlS‘TimeOutS‹
Ğ
pxTimeOut
 );

3155 
xR‘uº
 = 
pdFALSE
;

3159 *
pxTicksToWa™
 = 0;

3160 
xR‘uº
 = 
pdTRUE
;

3163 
	`skEXIT_CRITICAL
();

3165  
xR‘uº
;

3166 
	}
}

3169 
	$vTaskMis£dY›ld
( )

3171 
xY›ldP’dšg
 = 
pdTRUE
;

3172 
	}
}

3175 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

3177 
UBa£Ty³_t
 
	$uxTaskG‘TaskNumb”
Ğ
TaskHªdË_t
 
xTask
 )

3179 
UBa£Ty³_t
 
uxR‘uº
;

3180 
TCB_t
 *
pxTCB
;

3182 ifĞ
xTask
 !ğ
NULL
 )

3184 
pxTCB
 = ( 
TCB_t
 * ) 
xTask
;

3185 
uxR‘uº
 = 
pxTCB
->
uxTaskNumb”
;

3189 
uxR‘uº
 = 0U;

3192  
uxR‘uº
;

3193 
	}
}

3198 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

3200 
	$vTaskS‘TaskNumb”
Ğ
TaskHªdË_t
 
xTask
, cÚ¡ 
UBa£Ty³_t
 
uxHªdË
 )

3202 
TCB_t
 *
pxTCB
;

3204 ifĞ
xTask
 !ğ
NULL
 )

3206 
pxTCB
 = ( 
TCB_t
 * ) 
xTask
;

3207 
pxTCB
->
uxTaskNumb”
 = 
uxHªdË
;

3209 
	}
}

3224 
	$pÜtTASK_FUNCTION
Ğ
´vIdËTask
, 
pvP¬am‘”s
 )

3227 Ğè
pvP¬am‘”s
;

3235 
	`pÜtTASK_CALLS_SECURE_FUNCTIONS
();

3241 
	`´vCheckTasksWa™šgT”mš©iÚ
();

3243 #iàĞ
cÚfigUSE_PREEMPTION
 == 0 )

3249 
	`skYIELD
();

3253 #iàĞĞ
cÚfigUSE_PREEMPTION
 =ğ1 ) && ( 
cÚfigIDLE_SHOULD_YIELD
 == 1 ) )

3264 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
tskIDLE_PRIORITY
 ] ) ) > ( 
UBa£Ty³_t
 ) 1 )

3266 
	`skYIELD
();

3270 
	`mtCOVERAGE_TEST_MARKER
();

3275 #iàĞ
cÚfigUSE_IDLE_HOOK
 == 1 )

3277 
	`vAµliÿtiÚIdËHook
( );

3284 
	`vAµliÿtiÚIdËHook
();

3292 #iàĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

3294 
TickTy³_t
 
xEx³ùedIdËTime
;

3301 
xEx³ùedIdËTime
 = 
	`´vG‘Ex³ùedIdËTime
();

3303 ifĞ
xEx³ùedIdËTime
 >ğ
cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 )

3305 
	`vTaskSu¥’dAÎ
();

3310 
	`cÚfigASSERT
Ğ
xNextTaskUnblockTime
 >ğ
xTickCouÁ
 );

3311 
xEx³ùedIdËTime
 = 
	`´vG‘Ex³ùedIdËTime
();

3316 
	`cÚfigPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

3318 ifĞ
xEx³ùedIdËTime
 >ğ
cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 )

3320 
	`ŒaûLOW_POWER_IDLE_BEGIN
();

3321 
	`pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 );

3322 
	`ŒaûLOW_POWER_IDLE_END
();

3326 
	`mtCOVERAGE_TEST_MARKER
();

3329 Ğè
	`xTaskResumeAÎ
();

3333 
	`mtCOVERAGE_TEST_MARKER
();

3338 
	}
}

3341 #ifĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

3343 
eSË•ModeStus
 
	$eTaskCÚfœmSË•ModeStus
( )

3346 cÚ¡ 
UBa£Ty³_t
 
uxNÚAµliÿtiÚTasks
 = 1;

3347 
eSË•ModeStus
 
eR‘uº
 = 
eSnd¬dSË•
;

3349 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&
xP’dšgR—dyLi¡
 ) != 0 )

3352 
eR‘uº
 = 
eAbÜtSË•
;

3354 ifĞ
xY›ldP’dšg
 !ğ
pdFALSE
 )

3357 
eR‘uº
 = 
eAbÜtSË•
;

3365 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&
xSu¥’dedTaskLi¡
 ) =ğĞ
uxCu¼’tNumb”OfTasks
 - 
uxNÚAµliÿtiÚTasks
 ) )

3367 
eR‘uº
 = 
eNoTasksWa™šgTimeout
;

3371 
	`mtCOVERAGE_TEST_MARKER
();

3375  
eR‘uº
;

3376 
	}
}

3381 #iàĞ
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 != 0 )

3383 
	$vTaskS‘Th»adLoÿlStÜagePoš‹r
Ğ
TaskHªdË_t
 
xTaskToS‘
, 
Ba£Ty³_t
 
xIndex
, *
pvV®ue
 )

3385 
TCB_t
 *
pxTCB
;

3387 ifĞ
xIndex
 < 
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 )

3389 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTaskToS‘
 );

3390 
pxTCB
->
pvTh»adLoÿlStÜagePoš‹rs
[ 
xIndex
 ] = 
pvV®ue
;

3392 
	}
}

3397 #iàĞ
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 != 0 )

3399 *
	$pvTaskG‘Th»adLoÿlStÜagePoš‹r
Ğ
TaskHªdË_t
 
xTaskToQu”y
, 
Ba£Ty³_t
 
xIndex
 )

3401 *
pvR‘uº
 = 
NULL
;

3402 
TCB_t
 *
pxTCB
;

3404 ifĞ
xIndex
 < 
cÚfigNUM_THREAD_LOCAL_STORAGE_POINTERS
 )

3406 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTaskToQu”y
 );

3407 
pvR‘uº
 = 
pxTCB
->
pvTh»adLoÿlStÜagePoš‹rs
[ 
xIndex
 ];

3411 
pvR‘uº
 = 
NULL
;

3414  
pvR‘uº
;

3415 
	}
}

3420 #iàĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

3422 
	$vTaskAÎoÿ‹MPURegiÚs
Ğ
TaskHªdË_t
 
xTaskToModify
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
 )

3424 
TCB_t
 *
pxTCB
;

3428 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTaskToModify
 );

3430 
	`vPÜtStÜeTaskMPUS‘tšgs
Ğ&Ğ
pxTCB
->
xMPUS‘tšgs
 ), 
xRegiÚs
, 
NULL
, 0 );

3431 
	}
}

3436 
	$´vIn™Ÿli£TaskLi¡s
( )

3438 
UBa£Ty³_t
 
uxPriÜ™y
;

3440  
uxPriÜ™y
 = ( 
UBa£Ty³_t
 ) 0U; uxPriÜ™y < ( UBa£Ty³_ˆè
cÚfigMAX_PRIORITIES
; uxPriority++ )

3442 
	`vLi¡In™Ÿli£
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
uxPriÜ™y
 ] ) );

3445 
	`vLi¡In™Ÿli£
Ğ&
xD–ayedTaskLi¡1
 );

3446 
	`vLi¡In™Ÿli£
Ğ&
xD–ayedTaskLi¡2
 );

3447 
	`vLi¡In™Ÿli£
Ğ&
xP’dšgR—dyLi¡
 );

3449 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

3451 
	`vLi¡In™Ÿli£
Ğ&
xTasksWa™šgT”mš©iÚ
 );

3455 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

3457 
	`vLi¡In™Ÿli£
Ğ&
xSu¥’dedTaskLi¡
 );

3463 
pxD–ayedTaskLi¡
 = &
xD–ayedTaskLi¡1
;

3464 
pxOv”æowD–ayedTaskLi¡
 = &
xD–ayedTaskLi¡2
;

3465 
	}
}

3468 
	$´vCheckTasksWa™šgT”mš©iÚ
( )

3473 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

3475 
TCB_t
 *
pxTCB
;

3479  
uxD–‘edTasksWa™šgCËªUp
 > ( 
UBa£Ty³_t
 ) 0U )

3481 
	`skENTER_CRITICAL
();

3483 
pxTCB
 = ( 
TCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
ĞĞ&
xTasksWa™šgT”mš©iÚ
 ) );

3484 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

3485 --
uxCu¼’tNumb”OfTasks
;

3486 --
uxD–‘edTasksWa™šgCËªUp
;

3488 
	`skEXIT_CRITICAL
();

3490 
	`´vD–‘eTCB
Ğ
pxTCB
 );

3494 
	}
}

3497 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

3499 
	$vTaskG‘Info
Ğ
TaskHªdË_t
 
xTask
, 
TaskStus_t
 *
pxTaskStus
, 
Ba£Ty³_t
 
xG‘F»eSckS·û
, 
eTaskS‹
 
eS‹
 )

3501 
TCB_t
 *
pxTCB
;

3504 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTask
 );

3506 
pxTaskStus
->
xHªdË
 = ( 
TaskHªdË_t
 ) 
pxTCB
;

3507 
pxTaskStus
->
pcTaskName
 = ( cÚ¡ * ) &Ğ
pxTCB
->pcTaskName [ 0 ] );

3508 
pxTaskStus
->
uxCu¼’tPriÜ™y
 = 
pxTCB
->
uxPriÜ™y
;

3509 
pxTaskStus
->
pxSckBa£
 = 
pxTCB
->
pxSck
;

3510 
pxTaskStus
->
xTaskNumb”
 = 
pxTCB
->
uxTCBNumb”
;

3512 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

3514 
pxTaskStus
->
uxBa£PriÜ™y
 = 
pxTCB
->uxBasePriority;

3518 
pxTaskStus
->
uxBa£PriÜ™y
 = 0;

3522 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

3524 
pxTaskStus
->
ulRunTimeCouÁ”
 = 
pxTCB
->ulRunTimeCounter;

3528 
pxTaskStus
->
ulRunTimeCouÁ”
 = 0;

3535 ifĞ
eS‹
 !ğ
eInv®id
 )

3537 ifĞ
pxTCB
 =ğ
pxCu¼’tTCB
 )

3539 
pxTaskStus
->
eCu¼’tS‹
 = 
eRuÂšg
;

3543 
pxTaskStus
->
eCu¼’tS‹
 = 
eS‹
;

3545 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

3550 ifĞ
eS‹
 =ğ
eSu¥’ded
 )

3552 
	`vTaskSu¥’dAÎ
();

3554 ifĞ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) !ğ
NULL
 )

3556 
pxTaskStus
->
eCu¼’tS‹
 = 
eBlocked
;

3559 Ğè
	`xTaskResumeAÎ
();

3567 
pxTaskStus
->
eCu¼’tS‹
 = 
	`eTaskG‘S‹
Ğ
pxTCB
 );

3572 ifĞ
xG‘F»eSckS·û
 !ğ
pdFALSE
 )

3574 #iàĞ
pÜtSTACK_GROWTH
 > 0 )

3576 
pxTaskStus
->
usSckHighW©”M¬k
 = 
	`´vTaskCheckF»eSckS·û
ĞĞ
ušt8_t
 * ) 
pxTCB
->
pxEndOfSck
 );

3580 
pxTaskStus
->
usSckHighW©”M¬k
 = 
	`´vTaskCheckF»eSckS·û
ĞĞ
ušt8_t
 * ) 
pxTCB
->
pxSck
 );

3586 
pxTaskStus
->
usSckHighW©”M¬k
 = 0;

3588 
	}
}

3593 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

3595 
UBa£Ty³_t
 
	$´vLi¡TasksW™hšSšgËLi¡
Ğ
TaskStus_t
 *
pxTaskStusA¼ay
, 
Li¡_t
 *
pxLi¡
, 
eTaskS‹
 
eS‹
 )

3597 
cÚfigLIST_VOLATILE
 
TCB_t
 *
pxNextTCB
, *
pxFœ¡TCB
;

3598 
UBa£Ty³_t
 
uxTask
 = 0;

3600 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ
pxLi¡
 ) > ( 
UBa£Ty³_t
 ) 0 )

3602 
	`li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxFœ¡TCB
, 
pxLi¡
 );

3610 
	`li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxNextTCB
, 
pxLi¡
 );

3611 
	`vTaskG‘Info
ĞĞ
TaskHªdË_t
 ) 
pxNextTCB
, &Ğ
pxTaskStusA¼ay
[ 
uxTask
 ] ), 
pdTRUE
, 
eS‹
 );

3612 
uxTask
++;

3613 }  
pxNextTCB
 !ğ
pxFœ¡TCB
 );

3617 
	`mtCOVERAGE_TEST_MARKER
();

3620  
uxTask
;

3621 
	}
}

3626 #iàĞĞ
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) || ( 
INCLUDE_uxTaskG‘SckHighW©”M¬k
 == 1 ) )

3628 
ušt16_t
 
	$´vTaskCheckF»eSckS·û
ĞcÚ¡ 
ušt8_t
 * 
pucSckBy‹
 )

3630 
ušt32_t
 
ulCouÁ
 = 0U;

3632  *
pucSckBy‹
 =ğĞ
ušt8_t
 ) 
tskSTACK_FILL_BYTE
 )

3634 
pucSckBy‹
 -ğ
pÜtSTACK_GROWTH
;

3635 
ulCouÁ
++;

3638 
ulCouÁ
 /ğĞ
ušt32_t
 ) Ğ
SckTy³_t
 );

3640  ( 
ušt16_t
 ) 
ulCouÁ
;

3641 
	}
}

3646 #iàĞ
INCLUDE_uxTaskG‘SckHighW©”M¬k
 == 1 )

3648 
UBa£Ty³_t
 
	$uxTaskG‘SckHighW©”M¬k
Ğ
TaskHªdË_t
 
xTask
 )

3650 
TCB_t
 *
pxTCB
;

3651 
ušt8_t
 *
pucEndOfSck
;

3652 
UBa£Ty³_t
 
uxR‘uº
;

3654 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTask
 );

3656 #ià
pÜtSTACK_GROWTH
 < 0

3658 
pucEndOfSck
 = ( 
ušt8_t
 * ) 
pxTCB
->
pxSck
;

3662 
pucEndOfSck
 = ( 
ušt8_t
 * ) 
pxTCB
->
pxEndOfSck
;

3666 
uxR‘uº
 = ( 
UBa£Ty³_t
 ) 
	`´vTaskCheckF»eSckS·û
Ğ
pucEndOfSck
 );

3668  
uxR‘uº
;

3669 
	}
}

3674 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

3676 
	$´vD–‘eTCB
Ğ
TCB_t
 *
pxTCB
 )

3681 
	`pÜtCLEAN_UP_TCB
Ğ
pxTCB
 );

3685 #iàĞ
cÚfigUSE_NEWLIB_REENTRANT
 == 1 )

3687 
	`_»şaim_»’t
Ğ&Ğ
pxTCB
->
xNewLib_»’t
 ) );

3691 #ifĞĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 =ğ0 ) && ( 
pÜtUSING_MPU_WRAPPERS
 == 0 ) )

3695 
	`vPÜtF»e
Ğ
pxTCB
->
pxSck
 );

3696 
	`vPÜtF»e
Ğ
pxTCB
 );

3698 #–ifĞ
tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE
 != 0 )

3703 ifĞ
pxTCB
->
ucStiÿÎyAÎoÿ‹d
 =ğ
tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB
 )

3707 
	`vPÜtF»e
Ğ
pxTCB
->
pxSck
 );

3708 
	`vPÜtF»e
Ğ
pxTCB
 );

3710 ifĞ
pxTCB
->
ucStiÿÎyAÎoÿ‹d
 =ğ
tskSTATICALLY_ALLOCATED_STACK_ONLY
 )

3714 
	`vPÜtF»e
Ğ
pxTCB
 );

3720 
	`cÚfigASSERT
Ğ
pxTCB
->
ucStiÿÎyAÎoÿ‹d
 =ğ
tskSTATICALLY_ALLOCATED_STACK_AND_TCB
 );

3721 
	`mtCOVERAGE_TEST_MARKER
();

3725 
	}
}

3730 
	$´vRe£tNextTaskUnblockTime
( )

3732 
TCB_t
 *
pxTCB
;

3734 ifĞ
	`li¡LIST_IS_EMPTY
Ğ
pxD–ayedTaskLi¡
 ) !ğ
pdFALSE
 )

3740 
xNextTaskUnblockTime
 = 
pÜtMAX_DELAY
;

3748 Ğ
pxTCB
 ) = ( 
TCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxD–ayedTaskLi¡
 );

3749 
xNextTaskUnblockTime
 = 
	`li¡GET_LIST_ITEM_VALUE
Ğ&ĞĞ
pxTCB
 )->
xS‹Li¡I‹m
 ) );

3751 
	}
}

3754 #iàĞĞ
INCLUDE_xTaskG‘Cu¼’tTaskHªdË
 =ğ1 ) || ( 
cÚfigUSE_MUTEXES
 == 1 ) )

3756 
TaskHªdË_t
 
	$xTaskG‘Cu¼’tTaskHªdË
( )

3758 
TaskHªdË_t
 
xR‘uº
;

3763 
xR‘uº
 = 
pxCu¼’tTCB
;

3765  
xR‘uº
;

3766 
	}
}

3771 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

3773 
Ba£Ty³_t
 
	$xTaskG‘ScheduËrS‹
( )

3775 
Ba£Ty³_t
 
xR‘uº
;

3777 ifĞ
xScheduËrRuÂšg
 =ğ
pdFALSE
 )

3779 
xR‘uº
 = 
skSCHEDULER_NOT_STARTED
;

3783 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

3785 
xR‘uº
 = 
skSCHEDULER_RUNNING
;

3789 
xR‘uº
 = 
skSCHEDULER_SUSPENDED
;

3793  
xR‘uº
;

3794 
	}
}

3799 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

3801 
Ba£Ty³_t
 
	$xTaskPriÜ™yInh”™
Ğ
TaskHªdË_t
 cÚ¡ 
pxMu‹xHŞd”
 )

3803 
TCB_t
 * cÚ¡ 
pxMu‹xHŞd”TCB
 = ( TCB_ˆ* ) 
pxMu‹xHŞd”
;

3804 
Ba£Ty³_t
 
xR‘uº
 = 
pdFALSE
;

3809 ifĞ
pxMu‹xHŞd”
 !ğ
NULL
 )

3814 ifĞ
pxMu‹xHŞd”TCB
->
uxPriÜ™y
 < 
pxCu¼’tTCB
->uxPriority )

3819 ifĞĞ
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxMu‹xHŞd”TCB
->
xEv’tLi¡I‹m
 ) ) & 
skEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

3821 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxMu‹xHŞd”TCB
->
xEv’tLi¡I‹m
 ), ( 
TickTy³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( TickTy³_ˆè
pxCu¼’tTCB
->
uxPriÜ™y
 );

3825 
	`mtCOVERAGE_TEST_MARKER
();

3830 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
pxMu‹xHŞd”TCB
->
uxPriÜ™y
 ] ), &ĞpxMu‹xHŞd”TCB->
xS‹Li¡I‹m
 ) ) !ğ
pdFALSE
 )

3832 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxMu‹xHŞd”TCB
->
xS‹Li¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

3834 
	`skRESET_READY_PRIORITY
Ğ
pxMu‹xHŞd”TCB
->
uxPriÜ™y
 );

3838 
	`mtCOVERAGE_TEST_MARKER
();

3842 
pxMu‹xHŞd”TCB
->
uxPriÜ™y
 = 
pxCu¼’tTCB
->uxPriority;

3843 
	`´vAddTaskToR—dyLi¡
Ğ
pxMu‹xHŞd”TCB
 );

3848 
pxMu‹xHŞd”TCB
->
uxPriÜ™y
 = 
pxCu¼’tTCB
->uxPriority;

3851 
	`ŒaûTASK_PRIORITY_INHERIT
Ğ
pxMu‹xHŞd”TCB
, 
pxCu¼’tTCB
->
uxPriÜ™y
 );

3854 
xR‘uº
 = 
pdTRUE
;

3858 ifĞ
pxMu‹xHŞd”TCB
->
uxBa£PriÜ™y
 < 
pxCu¼’tTCB
->
uxPriÜ™y
 )

3867 
xR‘uº
 = 
pdTRUE
;

3871 
	`mtCOVERAGE_TEST_MARKER
();

3877 
	`mtCOVERAGE_TEST_MARKER
();

3880  
xR‘uº
;

3881 
	}
}

3886 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

3888 
Ba£Ty³_t
 
	$xTaskPriÜ™yDisšh”™
Ğ
TaskHªdË_t
 cÚ¡ 
pxMu‹xHŞd”
 )

3890 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
pxMu‹xHŞd”
;

3891 
Ba£Ty³_t
 
xR‘uº
 = 
pdFALSE
;

3893 ifĞ
pxMu‹xHŞd”
 !ğ
NULL
 )

3899 
	`cÚfigASSERT
Ğ
pxTCB
 =ğ
pxCu¼’tTCB
 );

3900 
	`cÚfigASSERT
Ğ
pxTCB
->
uxMu‹xesH–d
 );

3901 Ğ
pxTCB
->
uxMu‹xesH–d
 )--;

3905 ifĞ
pxTCB
->
uxPriÜ™y
 !ğpxTCB->
uxBa£PriÜ™y
 )

3908 ifĞ
pxTCB
->
uxMu‹xesH–d
 =ğĞ
UBa£Ty³_t
 ) 0 )

3915 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

3917 
	`skRESET_READY_PRIORITY
Ğ
pxTCB
->
uxPriÜ™y
 );

3921 
	`mtCOVERAGE_TEST_MARKER
();

3926 
	`ŒaûTASK_PRIORITY_DISINHERIT
Ğ
pxTCB
,…xTCB->
uxBa£PriÜ™y
 );

3927 
pxTCB
->
uxPriÜ™y
 =…xTCB->
uxBa£PriÜ™y
;

3932 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ), ( 
TickTy³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( TickTy³_ˆèpxTCB->
uxPriÜ™y
 );

3933 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

3943 
xR‘uº
 = 
pdTRUE
;

3947 
	`mtCOVERAGE_TEST_MARKER
();

3952 
	`mtCOVERAGE_TEST_MARKER
();

3957 
	`mtCOVERAGE_TEST_MARKER
();

3960  
xR‘uº
;

3961 
	}
}

3966 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

3968 
	$vTaskPriÜ™yDisšh”™Aá”Timeout
Ğ
TaskHªdË_t
 cÚ¡ 
pxMu‹xHŞd”
, 
UBa£Ty³_t
 
uxHighe¡PriÜ™yWa™šgTask
 )

3970 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
pxMu‹xHŞd”
;

3971 
UBa£Ty³_t
 
uxPriÜ™yU£dOnEÁry
, 
uxPriÜ™yToU£
;

3972 cÚ¡ 
UBa£Ty³_t
 
uxOÆyOÃMu‹xH–d
 = ( UBaseType_t ) 1;

3974 ifĞ
pxMu‹xHŞd”
 !ğ
NULL
 )

3978 
	`cÚfigASSERT
Ğ
pxTCB
->
uxMu‹xesH–d
 );

3984 ifĞ
pxTCB
->
uxBa£PriÜ™y
 < 
uxHighe¡PriÜ™yWa™šgTask
 )

3986 
uxPriÜ™yToU£
 = 
uxHighe¡PriÜ™yWa™šgTask
;

3990 
uxPriÜ™yToU£
 = 
pxTCB
->
uxBa£PriÜ™y
;

3994 ifĞ
pxTCB
->
uxPriÜ™y
 !ğ
uxPriÜ™yToU£
 )

4000 ifĞ
pxTCB
->
uxMu‹xesH–d
 =ğ
uxOÆyOÃMu‹xH–d
 )

4005 
	`cÚfigASSERT
Ğ
pxTCB
 !ğ
pxCu¼’tTCB
 );

4010 
	`ŒaûTASK_PRIORITY_DISINHERIT
Ğ
pxTCB
,…xTCB->
uxBa£PriÜ™y
 );

4011 
uxPriÜ™yU£dOnEÁry
 = 
pxTCB
->
uxPriÜ™y
;

4012 
pxTCB
->
uxPriÜ™y
 = 
uxPriÜ™yToU£
;

4016 ifĞĞ
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) & 
skEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

4018 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ), ( 
TickTy³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( TickTy³_ˆè
uxPriÜ™yToU£
 );

4022 
	`mtCOVERAGE_TEST_MARKER
();

4031 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
uxPriÜ™yU£dOnEÁry
 ] ), &Ğ
pxTCB
->
xS‹Li¡I‹m
 ) ) !ğ
pdFALSE
 )

4033 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

4035 
	`skRESET_READY_PRIORITY
Ğ
pxTCB
->
uxPriÜ™y
 );

4039 
	`mtCOVERAGE_TEST_MARKER
();

4042 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

4046 
	`mtCOVERAGE_TEST_MARKER
();

4051 
	`mtCOVERAGE_TEST_MARKER
();

4056 
	`mtCOVERAGE_TEST_MARKER
();

4061 
	`mtCOVERAGE_TEST_MARKER
();

4063 
	}
}

4068 #iàĞ
pÜtCRITICAL_NESTING_IN_TCB
 == 1 )

4070 
	$vTaskEÁ”Cr™iÿl
( )

4072 
	`pÜtDISABLE_INTERRUPTS
();

4074 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

4076 Ğ
pxCu¼’tTCB
->
uxCr™iÿlNe¡šg
 )++;

4084 ifĞ
pxCu¼’tTCB
->
uxCr™iÿlNe¡šg
 == 1 )

4086 
	`pÜtASSERT_IF_IN_ISR
();

4091 
	`mtCOVERAGE_TEST_MARKER
();

4093 
	}
}

4098 #iàĞ
pÜtCRITICAL_NESTING_IN_TCB
 == 1 )

4100 
	$vTaskEx™Cr™iÿl
( )

4102 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

4104 ifĞ
pxCu¼’tTCB
->
uxCr™iÿlNe¡šg
 > 0U )

4106 Ğ
pxCu¼’tTCB
->
uxCr™iÿlNe¡šg
 )--;

4108 ifĞ
pxCu¼’tTCB
->
uxCr™iÿlNe¡šg
 == 0U )

4110 
	`pÜtENABLE_INTERRUPTS
();

4114 
	`mtCOVERAGE_TEST_MARKER
();

4119 
	`mtCOVERAGE_TEST_MARKER
();

4124 
	`mtCOVERAGE_TEST_MARKER
();

4126 
	}
}

4131 #iàĞĞ
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) && ( 
cÚfigUSE_STATS_FORMATTING_FUNCTIONS
 > 0 ) )

4133 *
	$´vWr™eNameToBufãr
Ğ*
pcBufãr
, cÚ¡ *
pcTaskName
 )

4135 
size_t
 
x
;

4138 
	`¡rıy
Ğ
pcBufãr
, 
pcTaskName
 );

4142  
x
 = 
	`¡¾’
Ğ
pcBufãr
 ); x < ( 
size_t
 ) ( 
cÚfigMAX_TASK_NAME_LEN
 - 1 ); x++ )

4144 
pcBufãr
[ 
x
 ] = ' ';

4148 
pcBufãr
[ 
x
 ] = 0x00;

4151  &Ğ
pcBufãr
[ 
x
 ] );

4152 
	}
}

4157 #iàĞĞ
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) && ( 
cÚfigUSE_STATS_FORMATTING_FUNCTIONS
 > 0 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

4159 
	$vTaskLi¡
Ğ* 
pcWr™eBufãr
 )

4161 
TaskStus_t
 *
pxTaskStusA¼ay
;

4162 vŞ©
UBa£Ty³_t
 
uxA¼aySize
, 
x
;

4163 
cStus
;

4191 *
pcWr™eBufãr
 = 0x00;

4195 
uxA¼aySize
 = 
uxCu¼’tNumb”OfTasks
;

4200 
pxTaskStusA¼ay
 = 
	`pvPÜtM®loc
Ğ
uxCu¼’tNumb”OfTasks
 * Ğ
TaskStus_t
 ) );

4202 ifĞ
pxTaskStusA¼ay
 !ğ
NULL
 )

4205 
uxA¼aySize
 = 
	`uxTaskG‘Sy¡emS‹
Ğ
pxTaskStusA¼ay
, uxA¼aySize, 
NULL
 );

4208  
x
 = 0; x < 
uxA¼aySize
; x++ )

4210  
pxTaskStusA¼ay
[ 
x
 ].
eCu¼’tS‹
 )

4212 
eRuÂšg
: 
cStus
 = 
tskRUNNING_CHAR
;

4215 
eR—dy
: 
cStus
 = 
tskREADY_CHAR
;

4218 
eBlocked
: 
cStus
 = 
tskBLOCKED_CHAR
;

4221 
eSu¥’ded
: 
cStus
 = 
tskSUSPENDED_CHAR
;

4224 
eD–‘ed
: 
cStus
 = 
tskDELETED_CHAR
;

4229 
cStus
 = 0x00;

4235 
pcWr™eBufãr
 = 
	`´vWr™eNameToBufãr
ĞpcWr™eBufãr, 
pxTaskStusA¼ay
[ 
x
 ].
pcTaskName
 );

4238 
	`¥rštf
Ğ
pcWr™eBufãr
, "\t%c\t%u\t%u\t%u\r\n", 
cStus
, ( è
pxTaskStusA¼ay
[ 
x
 ].
uxCu¼’tPriÜ™y
, ( èpxTaskStusA¼ay[ x ].
usSckHighW©”M¬k
, ( èpxTaskStusA¼ay[ x ].
xTaskNumb”
 );

4239 
pcWr™eBufãr
 +ğ
	`¡¾’
(…cWriteBuffer );

4244 
	`vPÜtF»e
Ğ
pxTaskStusA¼ay
 );

4248 
	`mtCOVERAGE_TEST_MARKER
();

4250 
	}
}

4255 #iàĞĞ
cÚfigGENERATE_RUN_TIME_STATS
 =ğ1 ) && ( 
cÚfigUSE_STATS_FORMATTING_FUNCTIONS
 > 0 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

4257 
	$vTaskG‘RunTimeSts
Ğ*
pcWr™eBufãr
 )

4259 
TaskStus_t
 *
pxTaskStusA¼ay
;

4260 vŞ©
UBa£Ty³_t
 
uxA¼aySize
, 
x
;

4261 
ušt32_t
 
ulTÙ®Time
, 
ulStsAsP”ûÁage
;

4263 #ifĞ
cÚfigUSE_TRACE_FACILITY
 != 1 )

4265 #”rÜ 
cÚfigUSE_TRACE_FACILITY
 
mu¡
 
®so
 
be
 
£t
 
to
 1 
š
 
F»eRTOSCÚfig
.
h
Ø
u£
 
	`vTaskG‘RunTimeSts
().

4295 *
pcWr™eBufãr
 = 0x00;

4299 
uxA¼aySize
 = 
uxCu¼’tNumb”OfTasks
;

4304 
pxTaskStusA¼ay
 = 
	`pvPÜtM®loc
Ğ
uxCu¼’tNumb”OfTasks
 * Ğ
TaskStus_t
 ) );

4306 ifĞ
pxTaskStusA¼ay
 !ğ
NULL
 )

4309 
uxA¼aySize
 = 
	`uxTaskG‘Sy¡emS‹
Ğ
pxTaskStusA¼ay
, uxA¼aySize, &
ulTÙ®Time
 );

4312 
ulTÙ®Time
 /= 100UL;

4315 ifĞ
ulTÙ®Time
 > 0 )

4318  
x
 = 0; x < 
uxA¼aySize
; x++ )

4323 
ulStsAsP”ûÁage
 = 
pxTaskStusA¼ay
[ 
x
 ].
ulRunTimeCouÁ”
 / 
ulTÙ®Time
;

4328 
pcWr™eBufãr
 = 
	`´vWr™eNameToBufãr
ĞpcWr™eBufãr, 
pxTaskStusA¼ay
[ 
x
 ].
pcTaskName
 );

4330 ifĞ
ulStsAsP”ûÁage
 > 0UL )

4332 #ifdeà
pÜtLU_PRINTF_SPECIFIER_REQUIRED


4334 
	`¥rštf
Ğ
pcWr™eBufãr
, "\t%lu\t\t%lu%%\r\n", 
pxTaskStusA¼ay
[ 
x
 ].
ulRunTimeCouÁ”
, 
ulStsAsP”ûÁage
 );

4340 
	`¥rštf
Ğ
pcWr™eBufãr
, "\t%u\t\t%u%%\r\n", ( è
pxTaskStusA¼ay
[ 
x
 ].
ulRunTimeCouÁ”
, ( è
ulStsAsP”ûÁage
 );

4348 #ifdeà
pÜtLU_PRINTF_SPECIFIER_REQUIRED


4350 
	`¥rštf
Ğ
pcWr™eBufãr
, "\t%lu\t\t<1%%\r\n", 
pxTaskStusA¼ay
[ 
x
 ].
ulRunTimeCouÁ”
 );

4356 
	`¥rštf
Ğ
pcWr™eBufãr
, "\t%u\t\t<1%%\r\n", ( è
pxTaskStusA¼ay
[ 
x
 ].
ulRunTimeCouÁ”
 );

4361 
pcWr™eBufãr
 +ğ
	`¡¾’
(…cWriteBuffer );

4366 
	`mtCOVERAGE_TEST_MARKER
();

4371 
	`vPÜtF»e
Ğ
pxTaskStusA¼ay
 );

4375 
	`mtCOVERAGE_TEST_MARKER
();

4377 
	}
}

4382 
TickTy³_t
 
	$uxTaskRe£tEv’tI‹mV®ue
( )

4384 
TickTy³_t
 
uxR‘uº
;

4386 
uxR‘uº
 = 
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ) );

4390 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ), ( ( 
TickTy³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( TickTy³_ˆèpxCu¼’tTCB->
uxPriÜ™y
 ) );

4392  
uxR‘uº
;

4393 
	}
}

4396 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

4398 *
	$pvTaskInüem’tMu‹xH–dCouÁ
( )

4402 ifĞ
pxCu¼’tTCB
 !ğ
NULL
 )

4404 Ğ
pxCu¼’tTCB
->
uxMu‹xesH–d
 )++;

4407  
pxCu¼’tTCB
;

4408 
	}
}

4413 #ifĞ
cÚfigUSE_TASK_NOTIFICATIONS
 == 1 )

4415 
ušt32_t
 
	$ulTaskNÙifyTake
Ğ
Ba£Ty³_t
 
xCË¬CouÁOnEx™
, 
TickTy³_t
 
xTicksToWa™
 )

4417 
ušt32_t
 
ulR‘uº
;

4419 
	`skENTER_CRITICAL
();

4422 ifĞ
pxCu¼’tTCB
->
ulNÙif›dV®ue
 == 0UL )

4425 
pxCu¼’tTCB
->
ucNÙifyS‹
 = 
skWAITING_NOTIFICATION
;

4427 ifĞ
xTicksToWa™
 > ( 
TickTy³_t
 ) 0 )

4429 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTicksToWa™
, 
pdTRUE
 );

4430 
	`ŒaûTASK_NOTIFY_TAKE_BLOCK
();

4436 
	`pÜtYIELD_WITHIN_API
();

4440 
	`mtCOVERAGE_TEST_MARKER
();

4445 
	`mtCOVERAGE_TEST_MARKER
();

4448 
	`skEXIT_CRITICAL
();

4450 
	`skENTER_CRITICAL
();

4452 
	`ŒaûTASK_NOTIFY_TAKE
();

4453 
ulR‘uº
 = 
pxCu¼’tTCB
->
ulNÙif›dV®ue
;

4455 ifĞ
ulR‘uº
 != 0UL )

4457 ifĞ
xCË¬CouÁOnEx™
 !ğ
pdFALSE
 )

4459 
pxCu¼’tTCB
->
ulNÙif›dV®ue
 = 0UL;

4463 
pxCu¼’tTCB
->
ulNÙif›dV®ue
 = 
ulR‘uº
 - ( 
ušt32_t
 ) 1;

4468 
	`mtCOVERAGE_TEST_MARKER
();

4471 
pxCu¼’tTCB
->
ucNÙifyS‹
 = 
skNOT_WAITING_NOTIFICATION
;

4473 
	`skEXIT_CRITICAL
();

4475  
ulR‘uº
;

4476 
	}
}

4481 #ifĞ
cÚfigUSE_TASK_NOTIFICATIONS
 == 1 )

4483 
Ba£Ty³_t
 
	$xTaskNÙifyWa™
Ğ
ušt32_t
 
ulB™sToCË¬OnEÁry
, ušt32_ˆ
ulB™sToCË¬OnEx™
, ušt32_ˆ*
pulNÙifiÿtiÚV®ue
, 
TickTy³_t
 
xTicksToWa™
 )

4485 
Ba£Ty³_t
 
xR‘uº
;

4487 
	`skENTER_CRITICAL
();

4490 ifĞ
pxCu¼’tTCB
->
ucNÙifyS‹
 !ğ
skNOTIFICATION_RECEIVED
 )

4495 
pxCu¼’tTCB
->
ulNÙif›dV®ue
 &ğ~
ulB™sToCË¬OnEÁry
;

4498 
pxCu¼’tTCB
->
ucNÙifyS‹
 = 
skWAITING_NOTIFICATION
;

4500 ifĞ
xTicksToWa™
 > ( 
TickTy³_t
 ) 0 )

4502 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTicksToWa™
, 
pdTRUE
 );

4503 
	`ŒaûTASK_NOTIFY_WAIT_BLOCK
();

4509 
	`pÜtYIELD_WITHIN_API
();

4513 
	`mtCOVERAGE_TEST_MARKER
();

4518 
	`mtCOVERAGE_TEST_MARKER
();

4521 
	`skEXIT_CRITICAL
();

4523 
	`skENTER_CRITICAL
();

4525 
	`ŒaûTASK_NOTIFY_WAIT
();

4527 ifĞ
pulNÙifiÿtiÚV®ue
 !ğ
NULL
 )

4531 *
pulNÙifiÿtiÚV®ue
 = 
pxCu¼’tTCB
->
ulNÙif›dV®ue
;

4538 ifĞ
pxCu¼’tTCB
->
ucNÙifyS‹
 !ğ
skNOTIFICATION_RECEIVED
 )

4541 
xR‘uº
 = 
pdFALSE
;

4547 
pxCu¼’tTCB
->
ulNÙif›dV®ue
 &ğ~
ulB™sToCË¬OnEx™
;

4548 
xR‘uº
 = 
pdTRUE
;

4551 
pxCu¼’tTCB
->
ucNÙifyS‹
 = 
skNOT_WAITING_NOTIFICATION
;

4553 
	`skEXIT_CRITICAL
();

4555  
xR‘uº
;

4556 
	}
}

4561 #ifĞ
cÚfigUSE_TASK_NOTIFICATIONS
 == 1 )

4563 
Ba£Ty³_t
 
	$xTaskG’”icNÙify
Ğ
TaskHªdË_t
 
xTaskToNÙify
, 
ušt32_t
 
ulV®ue
, 
eNÙifyAùiÚ
 
eAùiÚ
, ušt32_ˆ*
pulP»viousNÙifiÿtiÚV®ue
 )

4565 
TCB_t
 * 
pxTCB
;

4566 
Ba£Ty³_t
 
xR‘uº
 = 
pdPASS
;

4567 
ušt8_t
 
ucOrigš®NÙifyS‹
;

4569 
	`cÚfigASSERT
Ğ
xTaskToNÙify
 );

4570 
pxTCB
 = ( 
TCB_t
 * ) 
xTaskToNÙify
;

4572 
	`skENTER_CRITICAL
();

4574 ifĞ
pulP»viousNÙifiÿtiÚV®ue
 !ğ
NULL
 )

4576 *
pulP»viousNÙifiÿtiÚV®ue
 = 
pxTCB
->
ulNÙif›dV®ue
;

4579 
ucOrigš®NÙifyS‹
 = 
pxTCB
->
ucNÙifyS‹
;

4581 
pxTCB
->
ucNÙifyS‹
 = 
skNOTIFICATION_RECEIVED
;

4583  
eAùiÚ
 )

4585 
eS‘B™s
 :

4586 
pxTCB
->
ulNÙif›dV®ue
 |ğ
ulV®ue
;

4589 
eInüem’t
 :

4590 Ğ
pxTCB
->
ulNÙif›dV®ue
 )++;

4593 
eS‘V®ueW™hOv”wr™e
 :

4594 
pxTCB
->
ulNÙif›dV®ue
 = 
ulV®ue
;

4597 
eS‘V®ueW™houtOv”wr™e
 :

4598 ifĞ
ucOrigš®NÙifyS‹
 !ğ
skNOTIFICATION_RECEIVED
 )

4600 
pxTCB
->
ulNÙif›dV®ue
 = 
ulV®ue
;

4605 
xR‘uº
 = 
pdFAIL
;

4609 
eNoAùiÚ
:

4615 
	`ŒaûTASK_NOTIFY
();

4619 ifĞ
ucOrigš®NÙifyS‹
 =ğ
skWAITING_NOTIFICATION
 )

4621 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

4622 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

4625 
	`cÚfigASSERT
Ğ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) =ğ
NULL
 );

4627 #ifĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

4639 
	`´vRe£tNextTaskUnblockTime
();

4643 ifĞ
pxTCB
->
uxPriÜ™y
 > 
pxCu¼’tTCB
->uxPriority )

4647 
	`skYIELD_IF_USING_PREEMPTION
();

4651 
	`mtCOVERAGE_TEST_MARKER
();

4656 
	`mtCOVERAGE_TEST_MARKER
();

4659 
	`skEXIT_CRITICAL
();

4661  
xR‘uº
;

4662 
	}
}

4667 #ifĞ
cÚfigUSE_TASK_NOTIFICATIONS
 == 1 )

4669 
Ba£Ty³_t
 
	$xTaskG’”icNÙifyFromISR
Ğ
TaskHªdË_t
 
xTaskToNÙify
, 
ušt32_t
 
ulV®ue
, 
eNÙifyAùiÚ
 
eAùiÚ
, ušt32_ˆ*
pulP»viousNÙifiÿtiÚV®ue
, 
Ba£Ty³_t
 *
pxHigh”PriÜ™yTaskWok’
 )

4671 
TCB_t
 * 
pxTCB
;

4672 
ušt8_t
 
ucOrigš®NÙifyS‹
;

4673 
Ba£Ty³_t
 
xR‘uº
 = 
pdPASS
;

4674 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

4676 
	`cÚfigASSERT
Ğ
xTaskToNÙify
 );

4694 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

4696 
pxTCB
 = ( 
TCB_t
 * ) 
xTaskToNÙify
;

4698 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

4700 ifĞ
pulP»viousNÙifiÿtiÚV®ue
 !ğ
NULL
 )

4702 *
pulP»viousNÙifiÿtiÚV®ue
 = 
pxTCB
->
ulNÙif›dV®ue
;

4705 
ucOrigš®NÙifyS‹
 = 
pxTCB
->
ucNÙifyS‹
;

4706 
pxTCB
->
ucNÙifyS‹
 = 
skNOTIFICATION_RECEIVED
;

4708  
eAùiÚ
 )

4710 
eS‘B™s
 :

4711 
pxTCB
->
ulNÙif›dV®ue
 |ğ
ulV®ue
;

4714 
eInüem’t
 :

4715 Ğ
pxTCB
->
ulNÙif›dV®ue
 )++;

4718 
eS‘V®ueW™hOv”wr™e
 :

4719 
pxTCB
->
ulNÙif›dV®ue
 = 
ulV®ue
;

4722 
eS‘V®ueW™houtOv”wr™e
 :

4723 ifĞ
ucOrigš®NÙifyS‹
 !ğ
skNOTIFICATION_RECEIVED
 )

4725 
pxTCB
->
ulNÙif›dV®ue
 = 
ulV®ue
;

4730 
xR‘uº
 = 
pdFAIL
;

4734 
eNoAùiÚ
 :

4740 
	`ŒaûTASK_NOTIFY_FROM_ISR
();

4744 ifĞ
ucOrigš®NÙifyS‹
 =ğ
skWAITING_NOTIFICATION
 )

4747 
	`cÚfigASSERT
Ğ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) =ğ
NULL
 );

4749 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

4751 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

4752 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

4758 
	`vLi¡In£¹End
Ğ&Ğ
xP’dšgR—dyLi¡
 ), &Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

4761 ifĞ
pxTCB
->
uxPriÜ™y
 > 
pxCu¼’tTCB
->uxPriority )

4765 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

4767 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

4774 
xY›ldP’dšg
 = 
pdTRUE
;

4779 
	`mtCOVERAGE_TEST_MARKER
();

4783 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

4785  
xR‘uº
;

4786 
	}
}

4791 #ifĞ
cÚfigUSE_TASK_NOTIFICATIONS
 == 1 )

4793 
	$vTaskNÙifyGiveFromISR
Ğ
TaskHªdË_t
 
xTaskToNÙify
, 
Ba£Ty³_t
 *
pxHigh”PriÜ™yTaskWok’
 )

4795 
TCB_t
 * 
pxTCB
;

4796 
ušt8_t
 
ucOrigš®NÙifyS‹
;

4797 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

4799 
	`cÚfigASSERT
Ğ
xTaskToNÙify
 );

4817 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

4819 
pxTCB
 = ( 
TCB_t
 * ) 
xTaskToNÙify
;

4821 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

4823 
ucOrigš®NÙifyS‹
 = 
pxTCB
->
ucNÙifyS‹
;

4824 
pxTCB
->
ucNÙifyS‹
 = 
skNOTIFICATION_RECEIVED
;

4828 Ğ
pxTCB
->
ulNÙif›dV®ue
 )++;

4830 
	`ŒaûTASK_NOTIFY_GIVE_FROM_ISR
();

4834 ifĞ
ucOrigš®NÙifyS‹
 =ğ
skWAITING_NOTIFICATION
 )

4837 
	`cÚfigASSERT
Ğ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) =ğ
NULL
 );

4839 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

4841 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xS‹Li¡I‹m
 ) );

4842 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

4848 
	`vLi¡In£¹End
Ğ&Ğ
xP’dšgR—dyLi¡
 ), &Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

4851 ifĞ
pxTCB
->
uxPriÜ™y
 > 
pxCu¼’tTCB
->uxPriority )

4855 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

4857 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

4864 
xY›ldP’dšg
 = 
pdTRUE
;

4869 
	`mtCOVERAGE_TEST_MARKER
();

4873 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

4874 
	}
}

4880 #ifĞ
cÚfigUSE_TASK_NOTIFICATIONS
 == 1 )

4882 
Ba£Ty³_t
 
	$xTaskNÙifyS‹CË¬
Ğ
TaskHªdË_t
 
xTask
 )

4884 
TCB_t
 *
pxTCB
;

4885 
Ba£Ty³_t
 
xR‘uº
;

4889 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTask
 );

4891 
	`skENTER_CRITICAL
();

4893 ifĞ
pxTCB
->
ucNÙifyS‹
 =ğ
skNOTIFICATION_RECEIVED
 )

4895 
pxTCB
->
ucNÙifyS‹
 = 
skNOT_WAITING_NOTIFICATION
;

4896 
xR‘uº
 = 
pdPASS
;

4900 
xR‘uº
 = 
pdFAIL
;

4903 
	`skEXIT_CRITICAL
();

4905  
xR‘uº
;

4906 
	}
}

4912 
	$´vAddCu¼’tTaskToD–ayedLi¡
Ğ
TickTy³_t
 
xTicksToWa™
, cÚ¡ 
Ba£Ty³_t
 
xCªBlockIndefš™–y
 )

4914 
TickTy³_t
 
xTimeToWake
;

4915 cÚ¡ 
TickTy³_t
 
xCÚ¡TickCouÁ
 = 
xTickCouÁ
;

4917 #ifĞ
INCLUDE_xTaskAbÜtD–ay
 == 1 )

4922 
pxCu¼’tTCB
->
ucD–ayAbÜ‹d
 = 
pdFALSE
;

4928 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxCu¼’tTCB
->
xS‹Li¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

4932 
	`pÜtRESET_READY_PRIORITY
Ğ
pxCu¼’tTCB
->
uxPriÜ™y
, 
uxTİR—dyPriÜ™y
 );

4936 
	`mtCOVERAGE_TEST_MARKER
();

4939 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

4941 ifĞĞ
xTicksToWa™
 =ğ
pÜtMAX_DELAY
 ) && ( 
xCªBlockIndefš™–y
 !ğ
pdFALSE
 ) )

4946 
	`vLi¡In£¹End
Ğ&
xSu¥’dedTaskLi¡
, &Ğ
pxCu¼’tTCB
->
xS‹Li¡I‹m
 ) );

4953 
xTimeToWake
 = 
xCÚ¡TickCouÁ
 + 
xTicksToWa™
;

4956 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxCu¼’tTCB
->
xS‹Li¡I‹m
 ), 
xTimeToWake
 );

4958 ifĞ
xTimeToWake
 < 
xCÚ¡TickCouÁ
 )

4962 
	`vLi¡In£¹
Ğ
pxOv”æowD–ayedTaskLi¡
, &Ğ
pxCu¼’tTCB
->
xS‹Li¡I‹m
 ) );

4968 
	`vLi¡In£¹
Ğ
pxD–ayedTaskLi¡
, &Ğ
pxCu¼’tTCB
->
xS‹Li¡I‹m
 ) );

4973 ifĞ
xTimeToWake
 < 
xNextTaskUnblockTime
 )

4975 
xNextTaskUnblockTime
 = 
xTimeToWake
;

4979 
	`mtCOVERAGE_TEST_MARKER
();

4989 
xTimeToWake
 = 
xCÚ¡TickCouÁ
 + 
xTicksToWa™
;

4992 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxCu¼’tTCB
->
xS‹Li¡I‹m
 ), 
xTimeToWake
 );

4994 ifĞ
xTimeToWake
 < 
xCÚ¡TickCouÁ
 )

4997 
	`vLi¡In£¹
Ğ
pxOv”æowD–ayedTaskLi¡
, &Ğ
pxCu¼’tTCB
->
xS‹Li¡I‹m
 ) );

5002 
	`vLi¡In£¹
Ğ
pxD–ayedTaskLi¡
, &Ğ
pxCu¼’tTCB
->
xS‹Li¡I‹m
 ) );

5007 ifĞ
xTimeToWake
 < 
xNextTaskUnblockTime
 )

5009 
xNextTaskUnblockTime
 = 
xTimeToWake
;

5013 
	`mtCOVERAGE_TEST_MARKER
();

5018 Ğè
xCªBlockIndefš™–y
;

5021 
	}
}

5027 #ifdeà
FREERTOS_MODULE_TEST


5028 
	~"sks_‹¡_acûss_funùiÚs.h
"

5032 #ifĞ
cÚfigINCLUDE_FREERTOS_TASK_C_ADDITIONS_H
 == 1 )

5034 
	~"ä“¹os_sks_c_add™iÚs.h
"

5036 
	$ä“¹os_sks_c_add™iÚs_š™
( )

5038 #ifdeà
FREERTOS_TASKS_C_ADDITIONS_INIT


5039 
	`FREERTOS_TASKS_C_ADDITIONS_INIT
();

5041 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\timers.c

29 
	~<¡dlib.h
>

34 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

36 
	~"F»eRTOS.h
"

37 
	~"sk.h
"

38 
	~"queue.h
"

39 
	~"tim”s.h
"

41 #iàĞ
INCLUDE_xTim”P’dFunùiÚC®l
 =ğ1 ) && ( 
cÚfigUSE_TIMERS
 == 0 )

42 #”rÜ 
cÚfigUSE_TIMERS
 
mu¡
 
be
 
£t
 
to
 1Ø
make
 
the
 
xTim”P’dFunùiÚC®l
(è
funùiÚ
 
avaabË
.

49 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


56 #iàĞ
cÚfigUSE_TIMERS
 == 1 )

59 
	#tmrNO_DELAY
 ( 
TickTy³_t
 ) 0U

	)

63 #iâdeà
cÚfigTIMER_SERVICE_TASK_NAME


64 
	#cÚfigTIMER_SERVICE_TASK_NAME
 "Tm¸Svc"

	)

68 
	stmrTim”CÚŒŞ


70 cÚ¡ *
	mpcTim”Name
;

71 
Li¡I‹m_t
 
	mxTim”Li¡I‹m
;

72 
TickTy³_t
 
	mxTim”P”iodInTicks
;

73 
UBa£Ty³_t
 
	muxAutoR–ßd
;

74 *
	mpvTim”ID
;

75 
Tim”C®lbackFunùiÚ_t
 
	mpxC®lbackFunùiÚ
;

76 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

77 
UBa£Ty³_t
 
	muxTim”Numb”
;

80 #ifĞĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 ) )

81 
ušt8_t
 
	mucStiÿÎyAÎoÿ‹d
;

83 } 
	txTIMER
;

87 
xTIMER
 
	tTim”_t
;

94 
	stmrTim”P¬am‘”s


96 
TickTy³_t
 
	mxMes§geV®ue
;

97 
Tim”_t
 * 
	mpxTim”
;

98 } 
	tTim”P¬am‘”_t
;

101 
	stmrC®lbackP¬am‘”s


103 
P’dedFunùiÚ_t
 
	mpxC®lbackFunùiÚ
;

104 *
	mpvP¬am‘”1
;

105 
ušt32_t
 
	mulP¬am‘”2
;

106 } 
	tC®lbackP¬am‘”s_t
;

110 
	stmrTim”QueueMes§ge


112 
Ba£Ty³_t
 
	mxMes§geID
;

115 
Tim”P¬am‘”_t
 
	mxTim”P¬am‘”s
;

119 #iàĞ
INCLUDE_xTim”P’dFunùiÚC®l
 == 1 )

120 
C®lbackP¬am‘”s_t
 
	mxC®lbackP¬am‘”s
;

122 } 
	mu
;

123 } 
	tD«mÚTaskMes§ge_t
;

131 
PRIVILEGED_DATA
 
Li¡_t
 
	gxAùiveTim”Li¡1
;

132 
PRIVILEGED_DATA
 
Li¡_t
 
	gxAùiveTim”Li¡2
;

133 
PRIVILEGED_DATA
 
Li¡_t
 *
	gpxCu¼’tTim”Li¡
;

134 
PRIVILEGED_DATA
 
Li¡_t
 *
	gpxOv”æowTim”Li¡
;

137 
PRIVILEGED_DATA
 
QueueHªdË_t
 
	gxTim”Queue
 = 
NULL
;

138 
PRIVILEGED_DATA
 
TaskHªdË_t
 
	gxTim”TaskHªdË
 = 
NULL
;

144 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

150 
vAµliÿtiÚG‘Tim”TaskMemÜy
Ğ
SticTask_t
 **
µxTim”TaskTCBBufãr
, 
SckTy³_t
 **
µxTim”TaskSckBufãr
, 
ušt32_t
 *
pulTim”TaskSckSize
 );

158 
	$´vCheckFÜV®idLi¡AndQueue
Ğè
PRIVILEGED_FUNCTION
;

165 
	$´vTim”Task
Ğ*
pvP¬am‘”s
 ) 
PRIVILEGED_FUNCTION
;

171 
	$´vProûssReûivedCommªds
Ğè
PRIVILEGED_FUNCTION
;

177 
Ba£Ty³_t
 
	$´vIn£¹Tim”InAùiveLi¡
Ğ
Tim”_t
 * cÚ¡ 
pxTim”
, cÚ¡ 
TickTy³_t
 
xNextExpœyTime
, cÚ¡ TickTy³_ˆ
xTimeNow
, cÚ¡ TickTy³_ˆ
xCommªdTime
 ) 
PRIVILEGED_FUNCTION
;

183 
	$´vProûssExpœedTim”
ĞcÚ¡ 
TickTy³_t
 
xNextExpœeTime
, cÚ¡ TickTy³_ˆ
xTimeNow
 ) 
PRIVILEGED_FUNCTION
;

189 
	$´vSw™chTim”Li¡s
Ğè
PRIVILEGED_FUNCTION
;

195 
TickTy³_t
 
	$´vSam¶eTimeNow
Ğ
Ba£Ty³_t
 * cÚ¡ 
pxTim”Li¡sW”eSw™ched
 ) 
PRIVILEGED_FUNCTION
;

203 
TickTy³_t
 
	$´vG‘NextExpœeTime
Ğ
Ba£Ty³_t
 * cÚ¡ 
pxLi¡WasEm±y
 ) 
PRIVILEGED_FUNCTION
;

209 
	$´vProûssTim”OrBlockTask
ĞcÚ¡ 
TickTy³_t
 
xNextExpœeTime
, 
Ba£Ty³_t
 
xLi¡WasEm±y
 ) 
PRIVILEGED_FUNCTION
;

215 
	$´vIn™Ÿli£NewTim”
ĞcÚ¡ * cÚ¡ 
pcTim”Name
,

216 cÚ¡ 
TickTy³_t
 
xTim”P”iodInTicks
,

217 cÚ¡ 
UBa£Ty³_t
 
uxAutoR–ßd
,

218 * cÚ¡ 
pvTim”ID
,

219 
Tim”C®lbackFunùiÚ_t
 
pxC®lbackFunùiÚ
,

220 
Tim”_t
 *
pxNewTim”
 ) 
PRIVILEGED_FUNCTION
;

223 
Ba£Ty³_t
 
	$xTim”C»©eTim”Task
( )

225 
Ba£Ty³_t
 
xR‘uº
 = 
pdFAIL
;

231 
	`´vCheckFÜV®idLi¡AndQueue
();

233 ifĞ
xTim”Queue
 !ğ
NULL
 )

235 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

237 
SticTask_t
 *
pxTim”TaskTCBBufãr
 = 
NULL
;

238 
SckTy³_t
 *
pxTim”TaskSckBufãr
 = 
NULL
;

239 
ušt32_t
 
ulTim”TaskSckSize
;

241 
	`vAµliÿtiÚG‘Tim”TaskMemÜy
Ğ&
pxTim”TaskTCBBufãr
, &
pxTim”TaskSckBufãr
, &
ulTim”TaskSckSize
 );

242 
xTim”TaskHªdË
 = 
	`xTaskC»©eStic
Ğ
´vTim”Task
,

243 
cÚfigTIMER_SERVICE_TASK_NAME
,

244 
ulTim”TaskSckSize
,

245 
NULL
,

246 ĞĞ
UBa£Ty³_t
 ) 
cÚfigTIMER_TASK_PRIORITY
 ) | 
pÜtPRIVILEGE_BIT
,

247 
pxTim”TaskSckBufãr
,

248 
pxTim”TaskTCBBufãr
 );

250 ifĞ
xTim”TaskHªdË
 !ğ
NULL
 )

252 
xR‘uº
 = 
pdPASS
;

257 
xR‘uº
 = 
	`xTaskC»©e
Ğ
´vTim”Task
,

258 
cÚfigTIMER_SERVICE_TASK_NAME
,

259 
cÚfigTIMER_TASK_STACK_DEPTH
,

260 
NULL
,

261 ĞĞ
UBa£Ty³_t
 ) 
cÚfigTIMER_TASK_PRIORITY
 ) | 
pÜtPRIVILEGE_BIT
,

262 &
xTim”TaskHªdË
 );

268 
	`mtCOVERAGE_TEST_MARKER
();

271 
	`cÚfigASSERT
Ğ
xR‘uº
 );

272  
xR‘uº
;

273 
	}
}

276 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

278 
Tim”HªdË_t
 
	$xTim”C»©e
ĞcÚ¡ * cÚ¡ 
pcTim”Name
,

279 cÚ¡ 
TickTy³_t
 
xTim”P”iodInTicks
,

280 cÚ¡ 
UBa£Ty³_t
 
uxAutoR–ßd
,

281 * cÚ¡ 
pvTim”ID
,

282 
Tim”C®lbackFunùiÚ_t
 
pxC®lbackFunùiÚ
 )

284 
Tim”_t
 *
pxNewTim”
;

286 
pxNewTim”
 = ( 
Tim”_t
 * ) 
	`pvPÜtM®loc
( ( Timer_t ) );

288 ifĞ
pxNewTim”
 !ğ
NULL
 )

290 
	`´vIn™Ÿli£NewTim”
Ğ
pcTim”Name
, 
xTim”P”iodInTicks
, 
uxAutoR–ßd
, 
pvTim”ID
, 
pxC®lbackFunùiÚ
, 
pxNewTim”
 );

292 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

297 
pxNewTim”
->
ucStiÿÎyAÎoÿ‹d
 = 
pdFALSE
;

302  
pxNewTim”
;

303 
	}
}

308 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

310 
Tim”HªdË_t
 
	$xTim”C»©eStic
ĞcÚ¡ * cÚ¡ 
pcTim”Name
,

311 cÚ¡ 
TickTy³_t
 
xTim”P”iodInTicks
,

312 cÚ¡ 
UBa£Ty³_t
 
uxAutoR–ßd
,

313 * cÚ¡ 
pvTim”ID
,

314 
Tim”C®lbackFunùiÚ_t
 
pxC®lbackFunùiÚ
,

315 
SticTim”_t
 *
pxTim”Bufãr
 )

317 
Tim”_t
 *
pxNewTim”
;

319 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

324 vŞ©
size_t
 
xSize
 = Ğ
SticTim”_t
 );

325 
	`cÚfigASSERT
Ğ
xSize
 =ğĞ
Tim”_t
 ) );

330 
	`cÚfigASSERT
Ğ
pxTim”Bufãr
 );

331 
pxNewTim”
 = ( 
Tim”_t
 * ) 
pxTim”Bufãr
;

333 ifĞ
pxNewTim”
 !ğ
NULL
 )

335 
	`´vIn™Ÿli£NewTim”
Ğ
pcTim”Name
, 
xTim”P”iodInTicks
, 
uxAutoR–ßd
, 
pvTim”ID
, 
pxC®lbackFunùiÚ
, 
pxNewTim”
 );

337 #ifĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 == 1 )

341 
pxNewTim”
->
ucStiÿÎyAÎoÿ‹d
 = 
pdTRUE
;

346  
pxNewTim”
;

347 
	}
}

352 
	$´vIn™Ÿli£NewTim”
ĞcÚ¡ * cÚ¡ 
pcTim”Name
,

353 cÚ¡ 
TickTy³_t
 
xTim”P”iodInTicks
,

354 cÚ¡ 
UBa£Ty³_t
 
uxAutoR–ßd
,

355 * cÚ¡ 
pvTim”ID
,

356 
Tim”C®lbackFunùiÚ_t
 
pxC®lbackFunùiÚ
,

357 
Tim”_t
 *
pxNewTim”
 )

360 
	`cÚfigASSERT
ĞĞ
xTim”P”iodInTicks
 > 0 ) );

362 ifĞ
pxNewTim”
 !ğ
NULL
 )

366 
	`´vCheckFÜV®idLi¡AndQueue
();

370 
pxNewTim”
->
pcTim”Name
 =…cTimerName;

371 
pxNewTim”
->
xTim”P”iodInTicks
 = xTimerPeriodInTicks;

372 
pxNewTim”
->
uxAutoR–ßd
 = uxAutoReload;

373 
pxNewTim”
->
pvTim”ID
 =…vTimerID;

374 
pxNewTim”
->
pxC®lbackFunùiÚ
 =…xCallbackFunction;

375 
	`vLi¡In™Ÿli£I‹m
Ğ&Ğ
pxNewTim”
->
xTim”Li¡I‹m
 ) );

376 
	`ŒaûTIMER_CREATE
Ğ
pxNewTim”
 );

378 
	}
}

381 
Ba£Ty³_t
 
	$xTim”G’”icCommªd
Ğ
Tim”HªdË_t
 
xTim”
, cÚ¡ 
Ba£Ty³_t
 
xCommªdID
, cÚ¡ 
TickTy³_t
 
xO±iÚ®V®ue
, Ba£Ty³_ˆ* cÚ¡ 
pxHigh”PriÜ™yTaskWok’
, cÚ¡ TickTy³_ˆ
xTicksToWa™
 )

383 
Ba£Ty³_t
 
xR‘uº
 = 
pdFAIL
;

384 
D«mÚTaskMes§ge_t
 
xMes§ge
;

386 
	`cÚfigASSERT
Ğ
xTim”
 );

390 ifĞ
xTim”Queue
 !ğ
NULL
 )

393 
xMes§ge
.
xMes§geID
 = 
xCommªdID
;

394 
xMes§ge
.
u
.
xTim”P¬am‘”s
.
xMes§geV®ue
 = 
xO±iÚ®V®ue
;

395 
xMes§ge
.
u
.
xTim”P¬am‘”s
.
pxTim”
 = ( 
Tim”_t
 * ) 
xTim”
;

397 ifĞ
xCommªdID
 < 
tmrFIRST_FROM_ISR_COMMAND
 )

399 ifĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_RUNNING
 )

401 
xR‘uº
 = 
	`xQueueS’dToBack
Ğ
xTim”Queue
, &
xMes§ge
, 
xTicksToWa™
 );

405 
xR‘uº
 = 
	`xQueueS’dToBack
Ğ
xTim”Queue
, &
xMes§ge
, 
tmrNO_DELAY
 );

410 
xR‘uº
 = 
	`xQueueS’dToBackFromISR
Ğ
xTim”Queue
, &
xMes§ge
, 
pxHigh”PriÜ™yTaskWok’
 );

413 
	`ŒaûTIMER_COMMAND_SEND
Ğ
xTim”
, 
xCommªdID
, 
xO±iÚ®V®ue
, 
xR‘uº
 );

417 
	`mtCOVERAGE_TEST_MARKER
();

420  
xR‘uº
;

421 
	}
}

424 
TaskHªdË_t
 
	$xTim”G‘Tim”D«mÚTaskHªdË
( )

428 
	`cÚfigASSERT
ĞĞ
xTim”TaskHªdË
 !ğ
NULL
 ) );

429  
xTim”TaskHªdË
;

430 
	}
}

433 
TickTy³_t
 
	$xTim”G‘P”iod
Ğ
Tim”HªdË_t
 
xTim”
 )

435 
Tim”_t
 *
pxTim”
 = ( Tim”_ˆ* ) 
xTim”
;

437 
	`cÚfigASSERT
Ğ
xTim”
 );

438  
pxTim”
->
xTim”P”iodInTicks
;

439 
	}
}

442 
TickTy³_t
 
	$xTim”G‘ExpœyTime
Ğ
Tim”HªdË_t
 
xTim”
 )

444 
Tim”_t
 * 
pxTim”
 = ( Tim”_ˆ* ) 
xTim”
;

445 
TickTy³_t
 
xR‘uº
;

447 
	`cÚfigASSERT
Ğ
xTim”
 );

448 
xR‘uº
 = 
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

449  
xR‘uº
;

450 
	}
}

453 cÚ¡ * 
	$pcTim”G‘Name
Ğ
Tim”HªdË_t
 
xTim”
 )

455 
Tim”_t
 *
pxTim”
 = ( Tim”_ˆ* ) 
xTim”
;

457 
	`cÚfigASSERT
Ğ
xTim”
 );

458  
pxTim”
->
pcTim”Name
;

459 
	}
}

462 
	$´vProûssExpœedTim”
ĞcÚ¡ 
TickTy³_t
 
xNextExpœeTime
, cÚ¡ TickTy³_ˆ
xTimeNow
 )

464 
Ba£Ty³_t
 
xResuÉ
;

465 
Tim”_t
 * cÚ¡ 
pxTim”
 = ( Tim”_ˆ* ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxCu¼’tTim”Li¡
 );

469 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

470 
	`ŒaûTIMER_EXPIRED
Ğ
pxTim”
 );

474 ifĞ
pxTim”
->
uxAutoR–ßd
 =ğĞ
UBa£Ty³_t
 ) 
pdTRUE
 )

479 ifĞ
	`´vIn£¹Tim”InAùiveLi¡
Ğ
pxTim”
, ( 
xNextExpœeTime
 +…xTim”->
xTim”P”iodInTicks
 ), 
xTimeNow
, xNextExpœeTimè!ğ
pdFALSE
 )

483 
xResuÉ
 = 
	`xTim”G’”icCommªd
Ğ
pxTim”
, 
tmrCOMMAND_START_DONT_TRACE
, 
xNextExpœeTime
, 
NULL
, 
tmrNO_DELAY
 );

484 
	`cÚfigASSERT
Ğ
xResuÉ
 );

485 Ğè
xResuÉ
;

489 
	`mtCOVERAGE_TEST_MARKER
();

494 
	`mtCOVERAGE_TEST_MARKER
();

498 
pxTim”
->
	`pxC®lbackFunùiÚ
ĞĞ
Tim”HªdË_t
 )…xTimer );

499 
	}
}

502 
	$´vTim”Task
Ğ*
pvP¬am‘”s
 )

504 
TickTy³_t
 
xNextExpœeTime
;

505 
Ba£Ty³_t
 
xLi¡WasEm±y
;

508 Ğè
pvP¬am‘”s
;

510 #ifĞ
cÚfigUSE_DAEMON_TASK_STARTUP_HOOK
 == 1 )

512 
	`vAµliÿtiÚD«mÚTaskS¹upHook
( );

518 
	`vAµliÿtiÚD«mÚTaskS¹upHook
();

526 
xNextExpœeTime
 = 
	`´vG‘NextExpœeTime
Ğ&
xLi¡WasEm±y
 );

530 
	`´vProûssTim”OrBlockTask
Ğ
xNextExpœeTime
, 
xLi¡WasEm±y
 );

533 
	`´vProûssReûivedCommªds
();

535 
	}
}

538 
	$´vProûssTim”OrBlockTask
ĞcÚ¡ 
TickTy³_t
 
xNextExpœeTime
, 
Ba£Ty³_t
 
xLi¡WasEm±y
 )

540 
TickTy³_t
 
xTimeNow
;

541 
Ba£Ty³_t
 
xTim”Li¡sW”eSw™ched
;

543 
	`vTaskSu¥’dAÎ
();

550 
xTimeNow
 = 
	`´vSam¶eTimeNow
Ğ&
xTim”Li¡sW”eSw™ched
 );

551 ifĞ
xTim”Li¡sW”eSw™ched
 =ğ
pdFALSE
 )

554 ifĞĞ
xLi¡WasEm±y
 =ğ
pdFALSE
 ) && ( 
xNextExpœeTime
 <ğ
xTimeNow
 ) )

556 Ğè
	`xTaskResumeAÎ
();

557 
	`´vProûssExpœedTim”
Ğ
xNextExpœeTime
, 
xTimeNow
 );

567 ifĞ
xLi¡WasEm±y
 !ğ
pdFALSE
 )

571 
xLi¡WasEm±y
 = 
	`li¡LIST_IS_EMPTY
Ğ
pxOv”æowTim”Li¡
 );

574 
	`vQueueWa™FÜMes§geRe¡riùed
Ğ
xTim”Queue
, ( 
xNextExpœeTime
 - 
xTimeNow
 ), 
xLi¡WasEm±y
 );

576 ifĞ
	`xTaskResumeAÎ
(è=ğ
pdFALSE
 )

582 
	`pÜtYIELD_WITHIN_API
();

586 
	`mtCOVERAGE_TEST_MARKER
();

592 Ğè
	`xTaskResumeAÎ
();

595 
	}
}

598 
TickTy³_t
 
	$´vG‘NextExpœeTime
Ğ
Ba£Ty³_t
 * cÚ¡ 
pxLi¡WasEm±y
 )

600 
TickTy³_t
 
xNextExpœeTime
;

609 *
pxLi¡WasEm±y
 = 
	`li¡LIST_IS_EMPTY
Ğ
pxCu¼’tTim”Li¡
 );

610 ifĞ*
pxLi¡WasEm±y
 =ğ
pdFALSE
 )

612 
xNextExpœeTime
 = 
	`li¡GET_ITEM_VALUE_OF_HEAD_ENTRY
Ğ
pxCu¼’tTim”Li¡
 );

617 
xNextExpœeTime
 = ( 
TickTy³_t
 ) 0U;

620  
xNextExpœeTime
;

621 
	}
}

624 
TickTy³_t
 
	$´vSam¶eTimeNow
Ğ
Ba£Ty³_t
 * cÚ¡ 
pxTim”Li¡sW”eSw™ched
 )

626 
TickTy³_t
 
xTimeNow
;

627 
PRIVILEGED_DATA
 
TickTy³_t
 
xLa¡Time
 = ( TickType_t ) 0U;

629 
xTimeNow
 = 
	`xTaskG‘TickCouÁ
();

631 ifĞ
xTimeNow
 < 
xLa¡Time
 )

633 
	`´vSw™chTim”Li¡s
();

634 *
pxTim”Li¡sW”eSw™ched
 = 
pdTRUE
;

638 *
pxTim”Li¡sW”eSw™ched
 = 
pdFALSE
;

641 
xLa¡Time
 = 
xTimeNow
;

643  
xTimeNow
;

644 
	}
}

647 
Ba£Ty³_t
 
	$´vIn£¹Tim”InAùiveLi¡
Ğ
Tim”_t
 * cÚ¡ 
pxTim”
, cÚ¡ 
TickTy³_t
 
xNextExpœyTime
, cÚ¡ TickTy³_ˆ
xTimeNow
, cÚ¡ TickTy³_ˆ
xCommªdTime
 )

649 
Ba£Ty³_t
 
xProûssTim”Now
 = 
pdFALSE
;

651 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ), 
xNextExpœyTime
 );

652 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ),…xTimer );

654 ifĞ
xNextExpœyTime
 <ğ
xTimeNow
 )

658 ifĞĞĞ
TickTy³_t
 ) ( 
xTimeNow
 - 
xCommªdTime
 ) ) >ğ
pxTim”
->
xTim”P”iodInTicks
 )

662 
xProûssTim”Now
 = 
pdTRUE
;

666 
	`vLi¡In£¹
Ğ
pxOv”æowTim”Li¡
, &Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

671 ifĞĞ
xTimeNow
 < 
xCommªdTime
 ) && ( 
xNextExpœyTime
 >= xCommandTime ) )

676 
xProûssTim”Now
 = 
pdTRUE
;

680 
	`vLi¡In£¹
Ğ
pxCu¼’tTim”Li¡
, &Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

684  
xProûssTim”Now
;

685 
	}
}

688 
	$´vProûssReûivedCommªds
( )

690 
D«mÚTaskMes§ge_t
 
xMes§ge
;

691 
Tim”_t
 *
pxTim”
;

692 
Ba£Ty³_t
 
xTim”Li¡sW”eSw™ched
, 
xResuÉ
;

693 
TickTy³_t
 
xTimeNow
;

695  
	`xQueueReûive
Ğ
xTim”Queue
, &
xMes§ge
, 
tmrNO_DELAY
 ) !ğ
pdFAIL
 )

697 #iàĞ
INCLUDE_xTim”P’dFunùiÚC®l
 == 1 )

701 ifĞ
xMes§ge
.
xMes§geID
 < ( 
Ba£Ty³_t
 ) 0 )

703 cÚ¡ 
C®lbackP¬am‘”s_t
 * cÚ¡ 
pxC®lback
 = &Ğ
xMes§ge
.
u
.
xC®lbackP¬am‘”s
 );

707 
	`cÚfigASSERT
Ğ
pxC®lback
 );

710 
pxC®lback
->
	`pxC®lbackFunùiÚ
ĞpxC®lback->
pvP¬am‘”1
,…xC®lback->
ulP¬am‘”2
 );

714 
	`mtCOVERAGE_TEST_MARKER
();

721 ifĞ
xMes§ge
.
xMes§geID
 >ğĞ
Ba£Ty³_t
 ) 0 )

725 
pxTim”
 = 
xMes§ge
.
u
.
xTim”P¬am‘”s
.pxTimer;

727 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ
NULL
, &Ğ
pxTim”
->
xTim”Li¡I‹m
 ) ) =ğ
pdFALSE
 )

730 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

734 
	`mtCOVERAGE_TEST_MARKER
();

737 
	`ŒaûTIMER_COMMAND_RECEIVED
Ğ
pxTim”
, 
xMes§ge
.
xMes§geID
, xMes§ge.
u
.
xTim”P¬am‘”s
.
xMes§geV®ue
 );

745 
xTimeNow
 = 
	`´vSam¶eTimeNow
Ğ&
xTim”Li¡sW”eSw™ched
 );

747  
xMes§ge
.
xMes§geID
 )

749 
tmrCOMMAND_START
 :

750 
tmrCOMMAND_START_FROM_ISR
 :

751 
tmrCOMMAND_RESET
 :

752 
tmrCOMMAND_RESET_FROM_ISR
 :

753 
tmrCOMMAND_START_DONT_TRACE
 :

755 ifĞ
	`´vIn£¹Tim”InAùiveLi¡
Ğ
pxTim”
, 
xMes§ge
.
u
.
xTim”P¬am‘”s
.
xMes§geV®ue
 +…xTim”->
xTim”P”iodInTicks
, 
xTimeNow
, xMes§ge.u.xTim”P¬am‘”s.xMes§geV®uè!ğ
pdFALSE
 )

759 
pxTim”
->
	`pxC®lbackFunùiÚ
ĞĞ
Tim”HªdË_t
 )…xTimer );

760 
	`ŒaûTIMER_EXPIRED
Ğ
pxTim”
 );

762 ifĞ
pxTim”
->
uxAutoR–ßd
 =ğĞ
UBa£Ty³_t
 ) 
pdTRUE
 )

764 
xResuÉ
 = 
	`xTim”G’”icCommªd
Ğ
pxTim”
, 
tmrCOMMAND_START_DONT_TRACE
, 
xMes§ge
.
u
.
xTim”P¬am‘”s
.
xMes§geV®ue
 +…xTim”->
xTim”P”iodInTicks
, 
NULL
, 
tmrNO_DELAY
 );

765 
	`cÚfigASSERT
Ğ
xResuÉ
 );

766 Ğè
xResuÉ
;

770 
	`mtCOVERAGE_TEST_MARKER
();

775 
	`mtCOVERAGE_TEST_MARKER
();

779 
tmrCOMMAND_STOP
 :

780 
tmrCOMMAND_STOP_FROM_ISR
 :

785 
tmrCOMMAND_CHANGE_PERIOD
 :

786 
tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
 :

787 
pxTim”
->
xTim”P”iodInTicks
 = 
xMes§ge
.
u
.
xTim”P¬am‘”s
.
xMes§geV®ue
;

788 
	`cÚfigASSERT
ĞĞ
pxTim”
->
xTim”P”iodInTicks
 > 0 ) );

796 Ğè
	`´vIn£¹Tim”InAùiveLi¡
Ğ
pxTim”
, ( 
xTimeNow
 +…xTim”->
xTim”P”iodInTicks
 ), xTimeNow, xTimeNow );

799 
tmrCOMMAND_DELETE
 :

803 #ifĞĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 == 0 ) )

807 
	`vPÜtF»e
Ğ
pxTim”
 );

809 #–ifĞĞ
cÚfigSUPPORT_DYNAMIC_ALLOCATION
 =ğ1 ) && ( 
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 ) )

814 ifĞ
pxTim”
->
ucStiÿÎyAÎoÿ‹d
 =ğĞ
ušt8_t
 ) 
pdFALSE
 )

816 
	`vPÜtF»e
Ğ
pxTim”
 );

820 
	`mtCOVERAGE_TEST_MARKER
();

832 
	}
}

835 
	$´vSw™chTim”Li¡s
( )

837 
TickTy³_t
 
xNextExpœeTime
, 
xR–ßdTime
;

838 
Li¡_t
 *
pxTemp
;

839 
Tim”_t
 *
pxTim”
;

840 
Ba£Ty³_t
 
xResuÉ
;

846  
	`li¡LIST_IS_EMPTY
Ğ
pxCu¼’tTim”Li¡
 ) =ğ
pdFALSE
 )

848 
xNextExpœeTime
 = 
	`li¡GET_ITEM_VALUE_OF_HEAD_ENTRY
Ğ
pxCu¼’tTim”Li¡
 );

851 
pxTim”
 = ( 
Tim”_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxCu¼’tTim”Li¡
 );

852 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

853 
	`ŒaûTIMER_EXPIRED
Ğ
pxTim”
 );

858 
pxTim”
->
	`pxC®lbackFunùiÚ
ĞĞ
Tim”HªdË_t
 )…xTimer );

860 ifĞ
pxTim”
->
uxAutoR–ßd
 =ğĞ
UBa£Ty³_t
 ) 
pdTRUE
 )

868 
xR–ßdTime
 = ( 
xNextExpœeTime
 + 
pxTim”
->
xTim”P”iodInTicks
 );

869 ifĞ
xR–ßdTime
 > 
xNextExpœeTime
 )

871 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ), 
xR–ßdTime
 );

872 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ),…xTimer );

873 
	`vLi¡In£¹
Ğ
pxCu¼’tTim”Li¡
, &Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

877 
xResuÉ
 = 
	`xTim”G’”icCommªd
Ğ
pxTim”
, 
tmrCOMMAND_START_DONT_TRACE
, 
xNextExpœeTime
, 
NULL
, 
tmrNO_DELAY
 );

878 
	`cÚfigASSERT
Ğ
xResuÉ
 );

879 Ğè
xResuÉ
;

884 
	`mtCOVERAGE_TEST_MARKER
();

888 
pxTemp
 = 
pxCu¼’tTim”Li¡
;

889 
pxCu¼’tTim”Li¡
 = 
pxOv”æowTim”Li¡
;

890 
pxOv”æowTim”Li¡
 = 
pxTemp
;

891 
	}
}

894 
	$´vCheckFÜV®idLi¡AndQueue
( )

899 
	`skENTER_CRITICAL
();

901 ifĞ
xTim”Queue
 =ğ
NULL
 )

903 
	`vLi¡In™Ÿli£
Ğ&
xAùiveTim”Li¡1
 );

904 
	`vLi¡In™Ÿli£
Ğ&
xAùiveTim”Li¡2
 );

905 
pxCu¼’tTim”Li¡
 = &
xAùiveTim”Li¡1
;

906 
pxOv”æowTim”Li¡
 = &
xAùiveTim”Li¡2
;

908 #ifĞ
cÚfigSUPPORT_STATIC_ALLOCATION
 == 1 )

912 
SticQueue_t
 
xSticTim”Queue
;

913 
ušt8_t
 
ucSticTim”QueueStÜage
[ ( 
size_t
 ) 
cÚfigTIMER_QUEUE_LENGTH
 * Ğ
D«mÚTaskMes§ge_t
 ) ];

915 
xTim”Queue
 = 
	`xQueueC»©eStic
ĞĞ
UBa£Ty³_t
 ) 
cÚfigTIMER_QUEUE_LENGTH
, ( UBa£Ty³_ˆèĞ
D«mÚTaskMes§ge_t
 ), &Ğ
ucSticTim”QueueStÜage
[ 0 ] ), &
xSticTim”Queue
 );

919 
xTim”Queue
 = 
	`xQueueC»©e
ĞĞ
UBa£Ty³_t
 ) 
cÚfigTIMER_QUEUE_LENGTH
, Ğ
D«mÚTaskMes§ge_t
 ) );

923 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

925 ifĞ
xTim”Queue
 !ğ
NULL
 )

927 
	`vQueueAddToRegi¡ry
Ğ
xTim”Queue
, "TmrQ" );

931 
	`mtCOVERAGE_TEST_MARKER
();

938 
	`mtCOVERAGE_TEST_MARKER
();

941 
	`skEXIT_CRITICAL
();

942 
	}
}

945 
Ba£Ty³_t
 
	$xTim”IsTim”Aùive
Ğ
Tim”HªdË_t
 
xTim”
 )

947 
Ba£Ty³_t
 
xTim”IsInAùiveLi¡
;

948 
Tim”_t
 *
pxTim”
 = ( Tim”_ˆ* ) 
xTim”
;

950 
	`cÚfigASSERT
Ğ
xTim”
 );

953 
	`skENTER_CRITICAL
();

958 
xTim”IsInAùiveLi¡
 = ( 
Ba£Ty³_t
 ) !Ğ
	`li¡IS_CONTAINED_WITHIN
Ğ
NULL
, &Ğ
pxTim”
->
xTim”Li¡I‹m
 ) ) );

960 
	`skEXIT_CRITICAL
();

962  
xTim”IsInAùiveLi¡
;

963 
	}
}

966 *
	$pvTim”G‘Tim”ID
ĞcÚ¡ 
Tim”HªdË_t
 
xTim”
 )

968 
Tim”_t
 * cÚ¡ 
pxTim”
 = ( Tim”_ˆ* ) 
xTim”
;

969 *
pvR‘uº
;

971 
	`cÚfigASSERT
Ğ
xTim”
 );

973 
	`skENTER_CRITICAL
();

975 
pvR‘uº
 = 
pxTim”
->
pvTim”ID
;

977 
	`skEXIT_CRITICAL
();

979  
pvR‘uº
;

980 
	}
}

983 
	$vTim”S‘Tim”ID
Ğ
Tim”HªdË_t
 
xTim”
, *
pvNewID
 )

985 
Tim”_t
 * cÚ¡ 
pxTim”
 = ( Tim”_ˆ* ) 
xTim”
;

987 
	`cÚfigASSERT
Ğ
xTim”
 );

989 
	`skENTER_CRITICAL
();

991 
pxTim”
->
pvTim”ID
 = 
pvNewID
;

993 
	`skEXIT_CRITICAL
();

994 
	}
}

997 #ifĞ
INCLUDE_xTim”P’dFunùiÚC®l
 == 1 )

999 
Ba£Ty³_t
 
	$xTim”P’dFunùiÚC®lFromISR
Ğ
P’dedFunùiÚ_t
 
xFunùiÚToP’d
, *
pvP¬am‘”1
, 
ušt32_t
 
ulP¬am‘”2
, 
Ba£Ty³_t
 *
pxHigh”PriÜ™yTaskWok’
 )

1001 
D«mÚTaskMes§ge_t
 
xMes§ge
;

1002 
Ba£Ty³_t
 
xR‘uº
;

1006 
xMes§ge
.
xMes§geID
 = 
tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR
;

1007 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
pxC®lbackFunùiÚ
 = 
xFunùiÚToP’d
;

1008 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
pvP¬am‘”1
 =…vParameter1;

1009 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
ulP¬am‘”2
 = ulParameter2;

1011 
xR‘uº
 = 
	`xQueueS’dFromISR
Ğ
xTim”Queue
, &
xMes§ge
, 
pxHigh”PriÜ™yTaskWok’
 );

1013 
	`ŒaûPEND_FUNC_CALL_FROM_ISR
Ğ
xFunùiÚToP’d
, 
pvP¬am‘”1
, 
ulP¬am‘”2
, 
xR‘uº
 );

1015  
xR‘uº
;

1016 
	}
}

1021 #ifĞ
INCLUDE_xTim”P’dFunùiÚC®l
 == 1 )

1023 
Ba£Ty³_t
 
	$xTim”P’dFunùiÚC®l
Ğ
P’dedFunùiÚ_t
 
xFunùiÚToP’d
, *
pvP¬am‘”1
, 
ušt32_t
 
ulP¬am‘”2
, 
TickTy³_t
 
xTicksToWa™
 )

1025 
D«mÚTaskMes§ge_t
 
xMes§ge
;

1026 
Ba£Ty³_t
 
xR‘uº
;

1031 
	`cÚfigASSERT
Ğ
xTim”Queue
 );

1035 
xMes§ge
.
xMes§geID
 = 
tmrCOMMAND_EXECUTE_CALLBACK
;

1036 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
pxC®lbackFunùiÚ
 = 
xFunùiÚToP’d
;

1037 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
pvP¬am‘”1
 =…vParameter1;

1038 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
ulP¬am‘”2
 = ulParameter2;

1040 
xR‘uº
 = 
	`xQueueS’dToBack
Ğ
xTim”Queue
, &
xMes§ge
, 
xTicksToWa™
 );

1042 
	`ŒaûPEND_FUNC_CALL
Ğ
xFunùiÚToP’d
, 
pvP¬am‘”1
, 
ulP¬am‘”2
, 
xR‘uº
 );

1044  
xR‘uº
;

1045 
	}
}

1050 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1052 
UBa£Ty³_t
 
	$uxTim”G‘Tim”Numb”
Ğ
Tim”HªdË_t
 
xTim”
 )

1054  ( ( 
Tim”_t
 * ) 
xTim”
 )->
uxTim”Numb”
;

1055 
	}
}

1060 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1062 
	$vTim”S‘Tim”Numb”
Ğ
Tim”HªdË_t
 
xTim”
, 
UBa£Ty³_t
 
uxTim”Numb”
 )

1064 ĞĞ
Tim”_t
 * ) 
xTim”
 )->
uxTim”Numb”
 = uxTimerNumber;

1065 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\AnalogMeasurementHal\AnalogMeasurementHal.c

1 
	~<¡ddef.h
>

3 
	~"f¦_adc.h
"

4 
	~"f¦_şock.h
"

5 
	~"f¦_pow”.h
"

6 
	~"f¦_dma.h
"

7 
	~"f¦_šputmux.h
"

9 
	~"AÇlogM—su»m’tH®.h
"

11 
	#ADC_SAMPLE_RATE
 10000

	)

12 
	#ADC_CHANNEL_0
 0

	)

13 
	#ADC_CHANNEL_1
 2

	)

14 
	#ADC_CHANNEL_2
 4

	)

15 
	#ADC_CHANNEL_3
 5

	)

16 
	#ADC_CHANNEL_4
 9

	)

17 
	#ADC_CHANNEL_5
 10

	)

18 
	#ADC_CHANNEL_6
 11

	)

19 
	#ADC_CHANNEL_7
 5

	)

20 
	#ADC_CHANNEL_8
 9

	)

21 
	#ADC_CHANNEL_9
 7

	)

22 
	#ADC_CHANNEL_10
 3

	)

23 
	#ADC_CHANNEL_11
 0

	)

25 
	#ADC_DMA_CHANNEL
 1U

	)

27 
	#DEMO_ADC_SAMPLE_CHANNEL_NUMBER
 0U

	)

28 
	#DEMO_ADC_IRQ_ID
 
ADC0_SEQA_IRQn


	)

29 
	#DEMO_ADC_IRQ_HANDLER_FUNC
 
ADC0_SEQA_IRQHªdËr


	)

30 
	#DEMO_DMA_ADC_CHANNEL
 0U

	)

31 
	#DEMO_ADC_BASE
 
ADC0


	)

32 
	#DEMO_ADC_DATA_REG_ADDR
 (
ušt32_t
è(&(
ADC0
->
DAT
[
DEMO_ADC_SAMPLE_CHANNEL_NUMBER
]))

	)

34 
	#ADC_CHANNEL
 0

	)

35 
	#DEMO_ADC_IRQ_ID
 
ADC0_SEQA_IRQn


	)

38 
	#ANALOG_INPUT_PIN_0
 9

	)

39 
	#ANALOG_INPUT_PIO_0
 1

	)

40 
	#ANALOG_INPUT_FUN_0
 
IOCON_FUNC3


	)

42 
	#ANALOG_INPUT_PIN_1
 23

	)

43 
	#ANALOG_INPUT_PIO_1
 0

	)

44 
	#ANALOG_INPUT_FUN_1
 
IOCON_FUNC1


	)

46 
	#ANALOG_INPUT_PIN_2
 16

	)

47 
	#ANALOG_INPUT_PIO_2
 0

	)

48 
	#ANALOG_INPUT_FUN_2
 
IOCON_FUNC1


	)

50 
	#ANALOG_INPUT_PIN_3
 15

	)

51 
	#ANALOG_INPUT_PIO_3
 0

	)

52 
	#ANALOG_INPUT_FUN_3
 
IOCON_FUNC2


	)

54 
	#ANALOG_INPUT_PIN_4
 22

	)

55 
	#ANALOG_INPUT_PIO_4
 1

	)

56 
	#ANALOG_INPUT_FUN_4
 
IOCON_FUNC3


	)

58 
	#ANALOG_INPUT_PIN_5
 3

	)

59 
	#ANALOG_INPUT_PIO_5
 1

	)

60 
	#ANALOG_INPUT_FUN_5
 
IOCON_FUNC4


	)

62 
	#ANALOG_INPUT_PIN_6
 14

	)

63 
	#ANALOG_INPUT_PIO_6
 0

	)

64 
	#ANALOG_INPUT_FUN_6
 
IOCON_FUNC2


	)

66 
	#ANALOG_INPUT_PIN_7
 13

	)

67 
	#ANALOG_INPUT_PIO_7
 0

	)

68 
	#ANALOG_INPUT_FUN_7
 
IOCON_FUNC2


	)

70 
	#ANALOG_INPUT_PIN_8
 12

	)

71 
	#ANALOG_INPUT_PIO_8
 0

	)

72 
	#ANALOG_INPUT_FUN_8
 
IOCON_FUNC2


	)

74 
	#ANALOG_INPUT_PIN_9
 11

	)

75 
	#ANALOG_INPUT_PIO_9
 0

	)

76 
	#ANALOG_INPUT_FUN_9
 
IOCON_FUNC2


	)

78 
	#ANALOG_INPUT_PIN_10
 29

	)

79 
	#ANALOG_INPUT_PIO_10
 1

	)

80 
	#ANALOG_INPUT_FUN_10
 
IOCON_FUNC4


	)

82 
	#ANALOG_INPUT_PIN_11
 22

	)

83 
	#ANALOG_INPUT_PIO_11
 0

	)

84 
	#ANALOG_INPUT_FUN_11
 
IOCON_FUNC1


	)

87 cÚ¡ 
PINMUX_GRP_T
 
	gª®ogPšMuxšgTabË
[] = {

88 {
ANALOG_INPUT_PIO_0
, 
ANALOG_INPUT_PIN_0
, (
ANALOG_INPUT_FUN_0
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

89 {
ANALOG_INPUT_PIO_1
, 
ANALOG_INPUT_PIN_1
, (
ANALOG_INPUT_FUN_1
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

90 {
ANALOG_INPUT_PIO_2
, 
ANALOG_INPUT_PIN_2
, (
ANALOG_INPUT_FUN_2
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

91 {
ANALOG_INPUT_PIO_3
, 
ANALOG_INPUT_PIN_3
, (
ANALOG_INPUT_FUN_3
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

93 {
ANALOG_INPUT_PIO_4
, 
ANALOG_INPUT_PIN_4
, (
ANALOG_INPUT_FUN_4
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

94 {
ANALOG_INPUT_PIO_5
, 
ANALOG_INPUT_PIN_5
, (
ANALOG_INPUT_FUN_5
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

95 {
ANALOG_INPUT_PIO_6
, 
ANALOG_INPUT_PIN_6
, (
ANALOG_INPUT_FUN_6
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

96 {
ANALOG_INPUT_PIO_7
, 
ANALOG_INPUT_PIN_7
, (
ANALOG_INPUT_FUN_7
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

98 {
ANALOG_INPUT_PIO_8
, 
ANALOG_INPUT_PIN_8
, (
ANALOG_INPUT_FUN_8
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

99 {
ANALOG_INPUT_PIO_9
, 
ANALOG_INPUT_PIN_9
, (
ANALOG_INPUT_FUN_9
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

100 {
ANALOG_INPUT_PIO_10
, 
ANALOG_INPUT_PIN_10
, (
ANALOG_INPUT_FUN_10
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

101 {
ANALOG_INPUT_PIO_11
, 
ANALOG_INPUT_PIN_11
, (
ANALOG_INPUT_FUN_11
 | 
IOCON_ADMODE_EN
 | 
IOCON_MODE_INACT
)},

104 cÚ¡ 
ušt32_t
 
	gª®ogChªÃlM­
[] = {
ADC_CHANNEL_0
, 
ADC_CHANNEL_1
, 
ADC_CHANNEL_2
,

105 
ADC_CHANNEL_3
, 
ADC_CHANNEL_4
, 
ADC_CHANNEL_5
,

106 
ADC_CHANNEL_6
, 
ADC_CHANNEL_7
, 
ADC_CHANNEL_8
,

107 
ADC_CHANNEL_9
, 
ADC_CHANNEL_10
, 
ADC_CHANNEL_11
};

109 
ušt32_t
 
	gª®ogM—su»m’tBufãr
[
ANALOG_MEASUREMENT_COUNT
];

110 
AÇlogM—su»m’tR—dyCb
 
	gª®ogM—su»m’tR—dyC®lback
 = 
NULL
;

112 
ADC_CÚfigu¿tiÚ
();

113 
DMA_CÚfigfu©iÚ
();

114 
NVIC_CÚfigu¿tiÚ
();

116 
dma_hªdË_t
 
	ggDmaHªdËSŒuù
;

117 
ušt32_t
 
	ggDemoAdcCÚvResuÉ
[1];

118 vŞ©
boŞ
 
	gbDmaT¿nsãrDÚe
;

121 
	$ª®ogM—su»m’tIn™
(
AÇlogM—su»m’tR—dyCb
 
ª®ogM—su»m’tR—dyCb
)

123 
ª®ogM—su»m’tR—dyC®lback
 = 
ª®ogM—su»m’tR—dyCb
;

126 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_VDDA
);

127 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_ADC0
);

128 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_VD2_ANA
);

129 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_VREFP
);

130 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_TS
);

133 
	`CLOCK_A‰achClk
(
kFRO12M_to_MAIN_CLK
);

140 
	`CLOCK_EÇbËClock
(
kCLOCK_Adc0
);

142 
	`INPUTMUX_A‰achSigÇl
(
INPUTMUX
, 
DEMO_DMA_ADC_CHANNEL
, 
kINPUTMUX_Adc0SeqaIrqToDma
);

144 
dma_Œªsãr_cÚfig_t
 
dmaT¿nsãrCÚfigSŒuù
;

145 
dma_chªÃl_Œigg”_t
 
dmaChªÃlTrigg”SŒuù
;

148 
	`INPUTMUX_In™
(
INPUTMUX
);

152 
	`DMA_In™
(
DMA0
);

153 
	`DMA_EÇbËChªÃl
(
DMA0
, 
DEMO_DMA_ADC_CHANNEL
);

154 
	`DMA_C»©eHªdË
(&
gDmaHªdËSŒuù
, 
DMA0
, 
DEMO_DMA_ADC_CHANNEL
);

155 
	`DMA_S‘C®lback
(&
gDmaHªdËSŒuù
, 
DEMO_DMA_C®lback
, 
NULL
);

161 
dmaChªÃlTrigg”SŒuù
.
bur¡
 = 
kDMA_EdgeBur¡T¿nsãr1
;

162 
dmaChªÃlTrigg”SŒuù
.
ty³
 = 
kDMA_RisšgEdgeTrigg”
;

163 
dmaChªÃlTrigg”SŒuù
.
w¿p
 = 
kDMA_NoW¿p
;

164 
	`DMA_CÚfigu»ChªÃlTrigg”
(
DMA0
, 
DEMO_DMA_ADC_CHANNEL
, &
dmaChªÃlTrigg”SŒuù
);

166 
	`DMA_P»·»T¿nsãr
(&
dmaT¿nsãrCÚfigSŒuù
,

167 (*)
DEMO_ADC_DATA_REG_ADDR
,

168 (*)
gDemoAdcCÚvResuÉ
,

169 (
ušt32_t
),

170 (
ušt32_t
),

171 
kDMA_MemÜyToMemÜy
,

172 
NULL


174 
	`DMA_Subm™T¿nsãr
(&
gDmaHªdËSŒuù
, &
dmaT¿nsãrCÚfigSŒuù
);

176 
adc_cÚfig_t
 
adcCÚfigSŒuù
;

177 
adc_cÚv_£q_cÚfig_t
 
adcCÚvSeqCÚfigSŒuù
;

179 
adcCÚfigSŒuù
.
şockMode
 = 
kADC_ClockSynchrÚousMode
;

180 
adcCÚfigSŒuù
.
şockDivid”Numb”
 = 1;

181 
adcCÚfigSŒuù
.
»sŞutiÚ
 = 
kADC_ResŞutiÚ12b™
;

182 
adcCÚfigSŒuù
.
’abËBy·ssC®ib¿tiÚ
 = 
çl£
;

183 
adcCÚfigSŒuù
.
§m¶eTimeNumb”
 = 0U;

184 
	`ADC_In™
(
DEMO_ADC_BASE
, &
adcCÚfigSŒuù
);

186 
	`ADC_DoS–fC®ib¿tiÚ
(
DEMO_ADC_BASE
);

187 
adcCÚvSeqCÚfigSŒuù
.
chªÃlMask
 = (1U << 
DEMO_ADC_SAMPLE_CHANNEL_NUMBER
);

188 
adcCÚvSeqCÚfigSŒuù
.
Œigg”Mask
 = 0U;

189 
adcCÚvSeqCÚfigSŒuù
.
Œigg”PŞ¬™y
 = 
kADC_Trigg”PŞ¬™yPos™iveEdge
;

190 
adcCÚvSeqCÚfigSŒuù
.
’abËSšgËS‹p
 = 
çl£
;

191 
adcCÚvSeqCÚfigSŒuù
.
’abËSyncBy·ss
 = 
çl£
;

192 
adcCÚvSeqCÚfigSŒuù
.
š‹¼u±Mode
 = 
kADC_IÁ”ru±FÜEachSequ’û
;

193 
	`ADC_S‘CÚvSeqACÚfig
(
DEMO_ADC_BASE
, &
adcCÚvSeqCÚfigSŒuù
);

194 
	`ADC_EÇbËCÚvSeqA
(
DEMO_ADC_BASE
, 
Œue
);

196 
	`ADC_EÇbËIÁ”ru±s
(
DEMO_ADC_BASE
, 
kADC_CÚvSeqAIÁ”ru±EÇbË
);

198 
	`NVIC_EÇbËIRQ
(
DMA0_IRQn
);

200 
	}
}

202 
	$DEMO_DMA_C®lback
(
dma_hªdË_t
 *
hªdË
, *
·¿m
, 
boŞ
 
ŒªsãrDÚe
, 
ušt32_t
 
tcds
)

204 
bDmaT¿nsãrDÚe
 = 
Œue
;

205 
	}
}

207 
	$ADCA_IRQHªdËr
()

209 
	`Ch_ADC_CË¬FÏgs
(
LPC_ADC
, 
	`Ch_ADC_G‘FÏgs
(LPC_ADC));

211 
ušt32_t
 
i
;

212 
i
 = 0; i < 
ANALOG_MEASUREMENT_COUNT
; i++)

213 
ª®ogM—su»m’tBufãr
[
i
] = 
	`ADC_DR_RESULT
(
	`Ch_ADC_G‘D©aReg
(
LPC_ADC
, 
ª®ogChªÃlM­
[i]));

215 ià(
ª®ogM—su»m’tR—dyC®lback
)

216 
	`ª®ogM—su»m’tR—dyC®lback
();

217 
	}
}

219 
	$ª®ogM—su»m’tS¹
()

221 
	`DMA_S¹T¿nsãr
(&
gDmaHªdËSŒuù
);

222 
	`ADC_DoSoáw¬eTrigg”CÚvSeqA
(
DEMO_ADC_BASE
);

223 
	}
}

225 
ušt32_t
 
	$ª®ogM—su»m’tG‘V®ue
(
AÇlogM—su»m’tTy³
 
ª®ogM—su»m’t
)

227 ià(
ª®ogM—su»m’t
 < 
ANALOG_MEASUREMENT_COUNT
) {

228 
adc_»suÉ_šfo_t
 
gAdcResuÉInfoSŒuù
;

229 
	`ADC_G‘ChªÃlCÚv”siÚResuÉ
(
ADC0
, 
ADC_CHANNEL
 , &
gAdcResuÉInfoSŒuù
);

230  
gAdcResuÉInfoSŒuù
.
»suÉ
;

232  
ª®ogM—su»m’tBufãr
[
ª®ogM—su»m’t
];

236 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\AnalogMeasurementHal\AnalogMeasurementHal.h

1 #iâdeà
__ANALOG_MEASUREMENT_H__


2 
	#__ANALOG_MEASUREMENT_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

7 
	#ADC_MAX_VALUE
 4095

	)

9 
	eAÇlogM—su»m’tTy³
 {

10 
	mANALOG_THERMISTOR_0
,

11 
	mANALOG_THERMISTOR_1
,

12 
	mANALOG_THERMISTOR_2
,

13 
	mANALOG_THERMISTOR_3
,

14 
	mANALOG_THERMISTOR_4
,

15 
	mANALOG_VOLTAGE_12V
,

16 
	mANALOG_VOLTAGE_5V
,

17 
	mANALOG_VOLTAGE_3V3
,

18 
	mANALOG_MEASUREMENT_COUNT
,

19 } 
	tAÇlogM—su»m’tTy³
;

21 (*
	tAÇlogM—su»m’tR—dyCb
)();

23 
	`ª®ogM—su»m’tIn™
(
AÇlogM—su»m’tR—dyCb
 
ª®ogM—su»m’tR—dyCb
);

24 
	`ª®ogM—su»m’tS¹
();

25 
ušt32_t
 
	`ª®ogM—su»m’tG‘V®ue
(
AÇlogM—su»m’tTy³
 
ª®ogM—su»m’t
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\FanControllerHal\FanController.c

1 
	~<¡ddef.h
>

3 
	~"FªCÚŒŞËr.h
"

5 
	~"f¦_ùim”.h
"

6 
	~"f¦_iocÚ.h
"

7 
	~"f¦_šputmux.h
"

8 
	~"f¦_gpio.h
"

9 
	~"f¦_sùim”.h
"

11 
	#FAN_PWM_CONTROL_TIMER_FREQUECY
 25000

	)

12 
	#TACHOMETER_TIMER_COUNTER_MAX
 (0xFFFFFFFFu)

	)

15 
	sTachom‘”IÅutS‹
 {

16 
ušt32_t
 
	mfœ¡EdgeTime¡amp
;

17 
ušt32_t
 
	m£cÚdEdgeTime¡amp
;

18 
boŞ
 
	misSecÚdEdge
;

19 
boŞ
 
	misM—su»m’tDÚe
;

20 } 
	tTachom‘”IÅutS‹
;

22 
FªCÚŒŞËrS³edM—su»dCb
 
	gçnS³edM—su»dCb
 = 
NULL
;

23 
ušt32_t
 
	gchom‘”TicksP”H®fRpm
;

24 
ušt32_t
 
	gçnCÚŒŞËrMaxPwmV®ue
;

26 
Tachom‘”IÅutS‹
 
	gchom‘”S‹A¼ay
[
FAN_COUNT
];

28 
	sFªChªÃl
 {

29 
CTIMER_Ty³
 *
	mtim”Ba£
;

30 
ùim”_m©ch_t
 
	mm©chRegi¡”
;

31 
iocÚ_group_t
 
	mçnVŞgePwm
;

32 
iocÚ_group_t
 
	mçnS³edPwm
;

33 } 
	tFªChªÃl
;

35 
FªChªÃl
 
	gçnChªÃl
[] = {

37 .
tim”Ba£
 = 
CTIMER0
,

38 .
	gm©chRegi¡”
 = 
kCTIMER_M©ch_0
,

39 .
	gçnVŞgePwm
 = { .
pÜt
 = 2, .
	gpš
 = 8, .
	gmodefunc
 = (
IOCON_FUNC4
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
) }

42 .
	gtim”Ba£
 = 
CTIMER0
,

43 .
	gm©chRegi¡”
 = 
kCTIMER_M©ch_1
,

44 .
	gçnVŞgePwm
 = { .
pÜt
 = 2, .
	gpš
 = 9, .
	gmodefunc
 = (
IOCON_FUNC4
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
) }

47 .
	gtim”Ba£
 = 
CTIMER0
,

48 .
	gm©chRegi¡”
 = 
kCTIMER_M©ch_2
,

49 .
	gçnVŞgePwm
 = { .
pÜt
 = 2, .
	gpš
 = 14, .
	gmodefunc
 = (
IOCON_FUNC4
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
) }

52 .
	gtim”Ba£
 = 
CTIMER1
,

53 .
	gm©chRegi¡”
 = 
kCTIMER_M©ch_0
,

54 .
	gçnVŞgePwm
 = { .
pÜt
 = 4, .
	gpš
 = 23, .
	gmodefunc
 = (
IOCON_FUNC5
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
) }

57 .
	gtim”Ba£
 = 
CTIMER1
,

58 .
	gm©chRegi¡”
 = 
kCTIMER_M©ch_1
,

59 .
	gçnVŞgePwm
 = { .
pÜt
 = 4, .
	gpš
 = 24, .
	gmodefunc
 = (
IOCON_FUNC5
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
) }

62 .
	gtim”Ba£
 = 
CTIMER1
,

63 .
	gm©chRegi¡”
 = 
kCTIMER_M©ch_2
,

64 .
	gçnVŞgePwm
 = { .
pÜt
 = 4, .
	gpš
 = 25, .
	gmodefunc
 = (
IOCON_FUNC5
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
) }

67 .
	gtim”Ba£
 = 
CTIMER3
,

68 .
	gm©chRegi¡”
 = 
kCTIMER_M©ch_0
,

69 .
	gçnVŞgePwm
 = { .
pÜt
 = 1, .
	gpš
 = 5, .
	gmodefunc
 = (
IOCON_FUNC3
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
) }

73 
	$çnCÚŒŞËrPwmIn™
(
FªChªÃl
 
chªÃl
[], 
ušt32_t
 
couÁ
)

75 
	`CLOCK_EÇbËClock
(
kCLOCK_IocÚ
);

77 
ušt32_t
 
i
 = 0; i < 
couÁ
; i++) {

78 
ùim”_cÚfig_t
 
cÚfig
;

80 
	`CTIMER_G‘DeçuÉCÚfig
(&
cÚfig
);

81 
	`CTIMER_In™
(
chªÃl
[
i
].
tim”Ba£
, &
cÚfig
);

83 
ùim”_m©ch_cÚfig_t
 
m©chCÚfig
 = {

84 .
’abËCouÁ”Re£t
 = 
Œue
,

85 .
’abËCouÁ”Stİ
 = 
çl£
,

86 .
m©chV®ue
 = 96000000UL / 25000,

87 .
outCÚŒŞ
 = 
kCTIMER_Ouut_NoAùiÚ
,

88 .
outPšIn™S‹
 = 
çl£
,

89 .
’abËIÁ”ru±
 = 
çl£
,

92 
	`CTIMER_S‘upM©ch
(
chªÃl
[
i
].
tim”Ba£
, 
kCTIMER_M©ch_3
, &
m©chCÚfig
);

95 
ušt32_t
 
i
 = 0; i < 
couÁ
; i++) {

96 
	`IOCON_PšMuxS‘
(
IOCON
, 
chªÃl
[
i
].
çnVŞgePwm
.
pÜt
, chªÃl[i].çnVŞgePwm.
pš
, chªÃl[i].çnVŞgePwm.
modefunc
);

97 
ùim”_m©ch_cÚfig_t
 
m©chCÚfig
 = {

98 .
’abËCouÁ”Re£t
 = 
çl£
,

99 .
’abËCouÁ”Stİ
 = 
çl£
,

100 .
m©chV®ue
 = 1920,

101 .
outCÚŒŞ
 = 
kCTIMER_Ouut_NoAùiÚ
,

102 .
outPšIn™S‹
 = 
Œue
,

103 .
’abËIÁ”ru±
 = 
çl£
,

106 
	`CTIMER_S‘upM©ch
(
chªÃl
[
i
].
tim”Ba£
, chªÃl[i].
m©chRegi¡”
, &
m©chCÚfig
);

108 
chªÃl
[
i
].
tim”Ba£
->
PWMC
 |ğ(1 << chªÃl[i].
m©chRegi¡”
);

111 
ušt32_t
 
i
 = 0; i < 
couÁ
; i++) {

112 
	`CTIMER_S¹Tim”
(
chªÃl
[
i
].
tim”Ba£
);

114 
	}
}

116 
	$sùim”Cb
()

118 
	}
}

119 
	$SCT0_IRQHªdËr
()

121 
chªÃlCouÁ”
 = 0;

122 
chªÃlCouÁ”
 = 0; chªÃlCouÁ” < 
FAN_COUNT
; channelCounter++) {

123 ià(
SCT0
->
EVFLAG
 & (1 << 
chªÃlCouÁ”
)) {

124 
ušt32_t
 
sùC­tu»V®ue
 = 
SCT0
->
SCTCAP
[
chªÃlCouÁ”
];

125 
SCT0
->
EVFLAG
 = (1 << 
chªÃlCouÁ”
);

126 
Tachom‘”IÅutS‹
 *
chom‘”S‹
 = &
chom‘”S‹A¼ay
[
chªÃlCouÁ”
];

127 ià(
chom‘”S‹
->
isSecÚdEdge
) {

128 
SCT0
->
EVEN
 &ğ~(1 << 
chªÃlCouÁ”
);

129 
chom‘”S‹
->
£cÚdEdgeTime¡amp
 = 
sùC­tu»V®ue
;

130 
chom‘”S‹
->
isSecÚdEdge
 = 
çl£
;

133 
ušt32_t
 
½m
 = 0;

134 ià(
chom‘”S‹
->
£cÚdEdgeTime¡amp
 <achom‘”S‹->
fœ¡EdgeTime¡amp
) {

135 
½m
 = 
TACHOMETER_TIMER_COUNTER_MAX
 - 
chom‘”S‹
->
fœ¡EdgeTime¡amp
 +achom‘”S‹->
£cÚdEdgeTime¡amp
 + 1;

137 
½m
 = 
chom‘”S‹
->
£cÚdEdgeTime¡amp
 -achom‘”S‹->
fœ¡EdgeTime¡amp
;

140 ià(
çnS³edM—su»dCb
) {

142 
½m
 = 
chom‘”TicksP”H®fRpm
 / (rpm ?„pm : 1);

143 
	`çnS³edM—su»dCb
(
chªÃlCouÁ”
, 
½m
);

145 
chom‘”S‹
->
isM—su»m’tDÚe
 = 
Œue
;

147 
chom‘”S‹
->
fœ¡EdgeTime¡amp
 = 
sùC­tu»V®ue
;

148 
chom‘”S‹
->
isSecÚdEdge
 = 
Œue
;

152 
	}
}

154 
	$çnCÚŒŞËrTachom‘”In™
()

156 
	`CLOCK_EÇbËClock
(
kCLOCK_Gpio0
);

157 
	`CLOCK_EÇbËClock
(
kCLOCK_IocÚ
);

159 
INPUTMUX
->
SCT0_INMUX
[0] = 0;

160 
INPUTMUX
->
SCT0_INMUX
[1] = 1;

161 
INPUTMUX
->
SCT0_INMUX
[2] = 2;

162 
INPUTMUX
->
SCT0_INMUX
[3] = 3;

163 
INPUTMUX
->
SCT0_INMUX
[4] = 4;

164 
INPUTMUX
->
SCT0_INMUX
[5] = 5;

165 
INPUTMUX
->
SCT0_INMUX
[6] = 6;

167 
gpio_pš_cÚfig_t
 
cÚfig
 = { 
kGPIO_Dig™®IÅut
, 0 };

169 
sùim”_cÚfig_t
 
sùim”Info
;

170 
	`SCTIMER_G‘DeçuÉCÚfig
(&
sùim”Info
);

171 
sùim”Info
.
’abËCouÁ”Unify
 = 
Œue
;

172 
	`SCTIMER_In™
(
SCT0
, &
sùim”Info
);

173 
	#SCT_CONFIG_IN_SYNC_OFS
 9

	)

174 
SCT0
->
CONFIG
 |ğ0b1111111 << 
SCT_CONFIG_IN_SYNC_OFS
;

175 
	`SCTIMER_S‘C®lback
(
SCT0
, 
sùim”Cb
, 0);

176 
	`SCTIMER_S‘C®lback
(
SCT0
, 
sùim”Cb
, 1);

177 
	`SCTIMER_S‘C®lback
(
SCT0
, 
sùim”Cb
, 2);

178 
	`SCTIMER_S‘C®lback
(
SCT0
, 
sùim”Cb
, 3);

179 
	`SCTIMER_S‘C®lback
(
SCT0
, 
sùim”Cb
, 4);

180 
	`SCTIMER_S‘C®lback
(
SCT0
, 
sùim”Cb
, 5);

181 
	`SCTIMER_S‘C®lback
(
SCT0
, 
sùim”Cb
, 6);

183 
	`IOCON_PšMuxS‘
(
IOCON
, 4, 7, (
IOCON_FUNC5
 | 
IOCON_DIGITAL_EN
 | 
IOCON_MODE_PULLUP
));

184 
	`IOCON_PšMuxS‘
(
IOCON
, 4, 8, (
IOCON_FUNC5
 | 
IOCON_DIGITAL_EN
 | 
IOCON_MODE_PULLUP
));

185 
	`IOCON_PšMuxS‘
(
IOCON
, 4, 9, (
IOCON_FUNC5
 | 
IOCON_DIGITAL_EN
 | 
IOCON_MODE_PULLUP
));

186 
	`IOCON_PšMuxS‘
(
IOCON
, 4, 10, (
IOCON_FUNC5
 | 
IOCON_DIGITAL_EN
 | 
IOCON_MODE_PULLUP
));

187 
	`IOCON_PšMuxS‘
(
IOCON
, 4, 11, (
IOCON_FUNC5
 | 
IOCON_DIGITAL_EN
 | 
IOCON_MODE_PULLUP
));

188 
	`IOCON_PšMuxS‘
(
IOCON
, 4, 12, (
IOCON_FUNC5
 | 
IOCON_DIGITAL_EN
 | 
IOCON_MODE_PULLUP
));

189 
	`IOCON_PšMuxS‘
(
IOCON
, 4, 13, (
IOCON_FUNC5
 | 
IOCON_DIGITAL_EN
 | 
IOCON_MODE_PULLUP
));

191 
	`GPIO_PšIn™
(
GPIO
, 4, 7, &
cÚfig
);

192 
	`GPIO_PšIn™
(
GPIO
, 4, 8, &
cÚfig
);

193 
	`GPIO_PšIn™
(
GPIO
, 4, 9, &
cÚfig
);

194 
	`GPIO_PšIn™
(
GPIO
, 4, 10, &
cÚfig
);

195 
	`GPIO_PšIn™
(
GPIO
, 4, 11, &
cÚfig
);

196 
	`GPIO_PšIn™
(
GPIO
, 4, 12, &
cÚfig
);

197 
	`GPIO_PšIn™
(
GPIO
, 4, 13, &
cÚfig
);

199 
ušt32_t
 
ÿ±u»Regi¡”
 = 0;

200 
ušt32_t
 
ev’tNumb”
 = 0;

202 
	`SCTIMER_S‘upC­tu»AùiÚ
(
SCT0
, 
kSCTIMER_CouÁ”_L
, &
ÿ±u»Regi¡”
, 0);

203 
	`SCTIMER_C»©eAndScheduËEv’t
(
SCT0
, 
kSCTIMER_IÅutF®lEv’t
, 0, 0, 
kSCTIMER_CouÁ”_L
, &
ev’tNumb”
);

205 
	`SCTIMER_S‘upC­tu»AùiÚ
(
SCT0
, 
kSCTIMER_CouÁ”_L
, &
ÿ±u»Regi¡”
, 1);

206 
	`SCTIMER_C»©eAndScheduËEv’t
(
SCT0
, 
kSCTIMER_IÅutF®lEv’t
, 0, 1, 
kSCTIMER_CouÁ”_L
, &
ev’tNumb”
);

208 
	`SCTIMER_S‘upC­tu»AùiÚ
(
SCT0
, 
kSCTIMER_CouÁ”_L
, &
ÿ±u»Regi¡”
, 2);

209 
	`SCTIMER_C»©eAndScheduËEv’t
(
SCT0
, 
kSCTIMER_IÅutF®lEv’t
, 0, 2, 
kSCTIMER_CouÁ”_L
, &
ev’tNumb”
);

211 
	`SCTIMER_S‘upC­tu»AùiÚ
(
SCT0
, 
kSCTIMER_CouÁ”_L
, &
ÿ±u»Regi¡”
, 3);

212 
	`SCTIMER_C»©eAndScheduËEv’t
(
SCT0
, 
kSCTIMER_IÅutF®lEv’t
, 0, 3, 
kSCTIMER_CouÁ”_L
, &
ev’tNumb”
);

214 
	`SCTIMER_S‘upC­tu»AùiÚ
(
SCT0
, 
kSCTIMER_CouÁ”_L
, &
ÿ±u»Regi¡”
, 4);

215 
	`SCTIMER_C»©eAndScheduËEv’t
(
SCT0
, 
kSCTIMER_IÅutF®lEv’t
, 0, 4, 
kSCTIMER_CouÁ”_L
, &
ev’tNumb”
);

217 
	`SCTIMER_S‘upC­tu»AùiÚ
(
SCT0
, 
kSCTIMER_CouÁ”_L
, &
ÿ±u»Regi¡”
, 5);

218 
	`SCTIMER_C»©eAndScheduËEv’t
(
SCT0
, 
kSCTIMER_IÅutF®lEv’t
, 0, 5, 
kSCTIMER_CouÁ”_L
, &
ev’tNumb”
);

220 
	`SCTIMER_S‘upC­tu»AùiÚ
(
SCT0
, 
kSCTIMER_CouÁ”_L
, &
ÿ±u»Regi¡”
, 6);

221 
	`SCTIMER_C»©eAndScheduËEv’t
(
SCT0
, 
kSCTIMER_IÅutF®lEv’t
, 0, 6, 
kSCTIMER_CouÁ”_L
, &
ev’tNumb”
);

223 
	`SCTIMER_S¹Tim”
(
SCT0
, 
kSCTIMER_CouÁ”_L
);

225 
	`NVIC_EÇbËIRQ
(
SCT0_IRQn
);

226 
	}
}

228 
	$chom‘”IÅutTim”sIn™
()

230 
	`çnCÚŒŞËrTachom‘”In™
();

231 
ušt32_t
 
blockCouÁ”
 = 0;

232 
blockCouÁ”
 = 0; blockCouÁ” < 
FAN_COUNT
; blockCounter++) {

233 
chom‘”S‹A¼ay
[
blockCouÁ”
].
isSecÚdEdge
 = 
çl£
;

234 
chom‘”S‹A¼ay
[
blockCouÁ”
].
isM—su»m’tDÚe
 = 
Œue
;

235 
chom‘”S‹A¼ay
[
blockCouÁ”
].
fœ¡EdgeTime¡amp
 =achom‘”S‹A¼ay[blockCouÁ”].
£cÚdEdgeTime¡amp
 = 0;

238 
	#SECOND_PER_MINUTE
 60u

	)

239 
chom‘”TicksP”H®fRpm
 = 96000000 * (
SECOND_PER_MINUTE
 >> 1);

240 
	}
}

242 
	$pwmCÚtÜlTim”sIn™
(
ušt32_t
 
pwmF»qu’cy
)

244 cÚ¡ 
ušt32_t
 
tim”ClockS³ed
 = 96000000;

246 
çnCÚŒŞËrMaxPwmV®ue
 = 
tim”ClockS³ed
 / 
pwmF»qu’cy
;

248 
	`çnCÚŒŞËrPwmIn™
(
çnChªÃl
, (fanChannel) / (fanChannel[0]));

249 
	}
}

251 
	$çnCÚŒŞËrIn™
(
FªCÚŒŞËrS³edM—su»dCb
 
¥“dM—su»dCb
)

253 
çnS³edM—su»dCb
 = 
¥“dM—su»dCb
;

254 #ià
	`defšed
(
USE_PERIODIC_TIMER
) && (USE_PERIODIC_TIMER == 1)

255 
	`³riodicSam¶šgTim”In™
(
PERIODIC_SAMPLING_TIMER_FREQUECY
);

257 
	`pwmCÚtÜlTim”sIn™
(
FAN_PWM_CONTROL_TIMER_FREQUECY
);

258 
	`chom‘”IÅutTim”sIn™
();

259 
	}
}

261 
	$çnCÚŒŞËrS‘Pwm
(
ušt32_t
 
çnNumb”
, ušt32_ˆ
çnPwm
)

263 ià(
çnNumb”
 >ğ(
çnChªÃl
) / (fanChannel[0])) {

267 
çnChªÃl
[
çnNumb”
].
tim”Ba£
->
MR
[çnChªÃl[çnNumb”].
m©chRegi¡”
] = 
çnCÚŒŞËrMaxPwmV®ue
 - 
çnPwm
;

268 
	}
}

270 
	$çnCÚŒŞËrS¹M—su»m’t
()

272 
size_t
 
chªÃlCouÁ”
 = 0;

273 
chªÃlCouÁ”
 = 0; chªÃlCouÁ” < 
FAN_COUNT
; channelCounter++) {

274 
Tachom‘”IÅutS‹
 *
chom‘”S‹
 = &
chom‘”S‹A¼ay
[
chªÃlCouÁ”
];

275 ià(!(
SCT0
->
EVEN
 & (1 << 
chªÃlCouÁ”
)è&& 
chom‘”S‹
->
isM—su»m’tDÚe
) {

276 
chom‘”S‹
->
isM—su»m’tDÚe
 = 
çl£
;

277 
chom‘”S‹
->
isSecÚdEdge
 = 
çl£
;

278 
SCT0
->
EVFLAG
 = (1 << 
chªÃlCouÁ”
);

279 
SCT0
->
EVEN
 |ğ(1 << 
chªÃlCouÁ”
);

282 
	}
}

284 
ušt32_t
 
	$çnCÚŒŞËrG‘MaxPwmV®ue
()

286  
çnCÚŒŞËrMaxPwmV®ue
;

287 
	}
}

289 
ušt32_t
 
	$çnCÚŒŞËrG‘Pwm
(
ušt32_t
 
çnNumb”
)

291 ià(
çnNumb”
 >ğ(
çnChªÃl
) / (fanChannel[0])) {

295  
çnChªÃl
[
çnNumb”
].
m©chRegi¡”
;

296 
	}
}

298 
ušt32_t
 
	$çnCÚŒŞËrG‘TachCouÁ
()

300  
FAN_COUNT
;

301 
	}
}

303 
ušt32_t
 
	$çnCÚŒŞËrG‘PwmCouÁ
()

305  
FAN_COUNT
;

306 
	}
}

308 
	$çnCÚŒŞËrReIn™Pwm
(
FªCÚŒŞËrChªÃlCÚfig
 
çnCÚŒŞËrChªÃlCÚfig
[], 
ušt32_t
 
chªÃlCouÁ
)

310 ià(!
çnCÚŒŞËrChªÃlCÚfig
)

313 
ušt32_t
 
chªÃlCouÁ”
 = 0;

314 
chªÃlCouÁ”
 = 0; chªÃlCouÁ” < 
chªÃlCouÁ
; channelCounter++) {

315 
çnCÚŒŞËrChªÃlCÚfig
[
chªÃlCouÁ”
].
chªÃlS‹
) {

316 
FAN_CONTROLLER_CHANNEL_3P
 :

319 
FAN_CONTROLLER_CHANNEL_4P
 :

322 
FAN_CONTROLLER_CHANNEL_NONE
 :

328 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\FanControllerHal\FanController.h

1 #iâdeà
__FAN_CONTROLLER_H__


2 
	#__FAN_CONTROLLER_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

7 
	#FAN_COUNT
 7

	)

9 
	eFªCÚŒŞËrChªÃlS‹
 {

10 
	mFAN_CONTROLLER_CHANNEL_NONE
,

11 
	mFAN_CONTROLLER_CHANNEL_3P
,

12 
	mFAN_CONTROLLER_CHANNEL_4P
,

13 
	mFAN_CONTROLLER_CHANNEL_DETECTION_ERROR
,

14 } 
	tFªCÚŒŞËrChªÃlS‹
;

16 
	sFªCÚŒŞËrChªÃlCÚfig
 {

17 
ušt32_t
 
	mchªÃlNumb”
;

18 
FªCÚŒŞËrChªÃlS‹
 
	mchªÃlS‹
;

19 } 
	tFªCÚŒŞËrChªÃlCÚfig
;

21 (*
	tFªCÚŒŞËrS³edM—su»dCb
)(
	tušt32_t
 
	tçnNumb”
, ušt32_ˆ
	t½m
);

23 
	`çnCÚŒŞËrIn™
(
FªCÚŒŞËrS³edM—su»dCb
 
¥“dM—su»dCb
);

25 
	`çnCÚŒŞËrS¹M—su»m’t
();

27 
	`çnCÚŒŞËrS‘Pwm
(
ušt32_t
 
çnNumb”
, ušt32_ˆ
çnPwm
);

28 
ušt32_t
 
	`çnCÚŒŞËrG‘Pwm
(ušt32_ˆ
çnNumb”
);

30 
ušt32_t
 
	`çnCÚŒŞËrG‘TachCouÁ
();

31 
ušt32_t
 
	`çnCÚŒŞËrG‘PwmCouÁ
();

32 
ušt32_t
 
	`çnCÚŒŞËrG‘MaxPwmV®ue
();

34 
	`çnCÚŒŞËrReIn™Pwm
(
FªCÚŒŞËrChªÃlCÚfig
 
çnCÚŒŞËrChªÃlCÚfig
[], 
ušt32_t
 
chªÃlCouÁ
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalAdc\HalAdc.c

1 
	~"H®Adc.h
"

3 
	~"H®Gpio.h
"

5 
	~"f¦_adc.h
"

6 
	~"f¦_şock.h
"

7 
	~"f¦_pow”.h
"

10 
	#ADC_CHANNEL_0
 0

	)

11 
	#ADC_CHANNEL_1
 1

	)

12 
	#ADC_CHANNEL_2
 2

	)

13 
	#ADC_CHANNEL_3
 3

	)

14 
	#ADC_CHANNEL_4
 4

	)

15 
	#ADC_CHANNEL_5
 5

	)

16 
	#ADC_CHANNEL_6
 6

	)

17 
	#ADC_CHANNEL_7
 7

	)

18 
	#ADC_CHANNEL_8
 8

	)

19 
	#ADC_CHANNEL_9
 9

	)

20 
	#ADC_CHANNEL_10
 10

	)

22 
	#DEMO_ADC_IRQ_ID
 
ADC0_SEQA_IRQn


	)

25 
H®AdcCÚv”siÚDÚeC®lback
 
	gh®AdcCÚv”siÚDÚeC®lback
 = 
NULL
;

26 
ušt32_t
 
	gadcChªÃlM­
[
HAL_ADC_CHANNEL_COUNT
] = {

27 [
HAL_ADC_CHANNEL_THERMISTOR_0
] = 
ADC_CHANNEL_7
,

28 [
HAL_ADC_CHANNEL_THERMISTOR_1
] = 
ADC_CHANNEL_8
,

29 [
HAL_ADC_CHANNEL_12V
] = 
ADC_CHANNEL_10
,

30 [
HAL_ADC_CHANNEL_5V
] = 
ADC_CHANNEL_6
,

31 [
HAL_ADC_CHANNEL_3V3
] = 
ADC_CHANNEL_5
,

34 
	$h®lAdcClockPow”CÚfigu¿tiÚ
()

37 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_VDDA
);

38 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_ADC0
);

39 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_VD2_ANA
);

40 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_VREFP
);

41 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_TS
);

42 
	`CLOCK_EÇbËClock
(
kCLOCK_Adc0
);

43 
	}
}

46 
	$h®AdcCÚfigu¿tiÚ
()

48 
adc_cÚfig_t
 
adcCÚfigSŒuù
;

49 
adc_cÚv_£q_cÚfig_t
 
adcCÚvSeqCÚfigSŒuù
;

52 
adcCÚfigSŒuù
.
şockMode
 = 
kADC_ClockSynchrÚousMode
;

53 
adcCÚfigSŒuù
.
şockDivid”Numb”
 = 1;

54 
adcCÚfigSŒuù
.
»sŞutiÚ
 = 
kADC_ResŞutiÚ12b™
;

55 
adcCÚfigSŒuù
.
’abËBy·ssC®ib¿tiÚ
 = 
çl£
;

56 
adcCÚfigSŒuù
.
§m¶eTimeNumb”
 = 0U;

57 
	`ADC_In™
(
ADC0
, &
adcCÚfigSŒuù
);

61 
ušt32_t
 
mask
 = 0;

63 
size_t
 
i
 = 0; i < 
HAL_ADC_CHANNEL_COUNT
; i++) {

64 
mask
 |ğ1 << 
adcChªÃlM­
[
i
];

67 
adcCÚvSeqCÚfigSŒuù
.
chªÃlMask
 = 
mask
;

68 
adcCÚvSeqCÚfigSŒuù
.
Œigg”Mask
 = 0U;

69 
adcCÚvSeqCÚfigSŒuù
.
Œigg”PŞ¬™y
 = 
kADC_Trigg”PŞ¬™yPos™iveEdge
;

70 
adcCÚvSeqCÚfigSŒuù
.
’abËSšgËS‹p
 = 
çl£
;

71 
adcCÚvSeqCÚfigSŒuù
.
’abËSyncBy·ss
 = 
çl£
;

72 
adcCÚvSeqCÚfigSŒuù
.
š‹¼u±Mode
 = 
kADC_IÁ”ru±FÜEachSequ’û
;

73 
	`ADC_S‘CÚvSeqACÚfig
(
ADC0
, &
adcCÚvSeqCÚfigSŒuù
);

74 
	`ADC_EÇbËCÚvSeqA
(
ADC0
, 
Œue
);

75 
	}
}

77 
	$ADC0_SEQA_IRQHªdËr
()

79 ià(
kADC_CÚvSeqAIÁ”ru±FÏg
 =ğ(kADC_CÚvSeqAIÁ”ru±FÏg & 
	`ADC_G‘StusFÏgs
(
ADC0
)))

81 
	`ADC_CË¬StusFÏgs
(
ADC0
, 
kADC_CÚvSeqAIÁ”ru±FÏg
);

83 ià(
h®AdcCÚv”siÚDÚeC®lback
) {

84 
	`h®AdcCÚv”siÚDÚeC®lback
();

89 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

90 
	`__DSB
();

92 
	}
}

94 
	$h®AdcIn™
()

96 
	`h®GpioPšIn™
(
h®Gpio
.
adcT”mi¡Ü0
);

97 
	`h®GpioPšIn™
(
h®Gpio
.
adcT”mi¡Ü1
);

98 
	`h®GpioPšIn™
(
h®Gpio
.
adc12v
);

99 
	`h®GpioPšIn™
(
h®Gpio
.
adc5v
);

100 
	`h®GpioPšIn™
(
h®Gpio
.
adc3v3
);

102 
	`h®lAdcClockPow”CÚfigu¿tiÚ
();

104 
	`ADC_DoS–fC®ib¿tiÚ
(
ADC0
);

106 
	`h®AdcCÚfigu¿tiÚ
();

108 
	`ADC_EÇbËIÁ”ru±s
(
ADC0
, 
kADC_CÚvSeqAIÁ”ru±EÇbË
);

109 
	`NVIC_EÇbËIRQ
(
DEMO_ADC_IRQ_ID
);

110 
	}
}

112 
	$h®AdcS¹CÚv”siÚ
(
H®AdcCÚv”siÚDÚeC®lback
 
ÿÎback
)

114 
h®AdcCÚv”siÚDÚeC®lback
 = 
ÿÎback
;

115 
	`ADC_DoSoáw¬eTrigg”CÚvSeqA
(
ADC0
);

116 
	}
}

118 
ušt32_t
 
	$h®AdcG‘CÚv”siÚResuÉ
(
H®AdcChªÃl
 
chªÃl
)

120 ià(
chªÃl
 >ğ
HAL_ADC_CHANNEL_COUNT
) {

124 
adc_»suÉ_šfo_t
 
gAdcResuÉInfoSŒuù
;

125 
	`ADC_G‘ChªÃlCÚv”siÚResuÉ
(
ADC0
, 
adcChªÃlM­
[
chªÃl
], &
gAdcResuÉInfoSŒuù
);

126  
gAdcResuÉInfoSŒuù
.
»suÉ
;

127 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalAdc\HalAdc.h

1 #iâdeà
__HAL_ADC_H__


2 
	#__HAL_ADC_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

7 
	#ADC_MAX_VALUE
 4096

	)

10 
	mHAL_ADC_CHANNEL_THERMISTOR_0
,

11 
	mHAL_ADC_CHANNEL_THERMISTOR_1
,

12 
	mHAL_ADC_CHANNEL_12V
,

13 
	mHAL_ADC_CHANNEL_5V
,

14 
	mHAL_ADC_CHANNEL_3V3
,

15 
	mHAL_ADC_CHANNEL_COUNT


16 } 
	tH®AdcChªÃl
;

18 (*
	tH®AdcCÚv”siÚDÚeC®lback
)();

20 
	`h®AdcIn™
();

21 
	`h®AdcS¹CÚv”siÚ
(
H®AdcCÚv”siÚDÚeC®lback
 
ÿÎback
);

22 
ušt32_t
 
	`h®AdcG‘CÚv”siÚResuÉ
(
H®AdcChªÃl
 
chªÃl
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalCommon\HalCommon.c

1 
	~"H®CommÚ.h
"

3 
	~"şock_cÚfig.h
"

4 
	~"f¦_iocÚ.h
"

5 
	~"f¦_gpio.h
"

6 
	~"f¦_šputmux.h
"

8 
	$h®CommÚIn™
()

10 
	`BOARD_BoÙClockFROHF96M
();

11 
	`CLOCK_EÇbËClock
(
kCLOCK_IocÚ
);

12 
	`INPUTMUX_In™
(
INPUTMUX
);

13 
	`CLOCK_EÇbËClock
(
kCLOCK_Gpio0
);

14 
	`CLOCK_EÇbËClock
(
kCLOCK_Gpio1
);

15 
	`CLOCK_EÇbËClock
(
kCLOCK_Gpio2
);

16 
	`CLOCK_EÇbËClock
(
kCLOCK_Gpio3
);

17 
	`CLOCK_EÇbËClock
(
kCLOCK_Gpio4
);

18 
	`CLOCK_EÇbËClock
(
kCLOCK_Gpio5
);

20 
	`Sy¡emCÜeClockUpd©e
();

21 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalCommon\HalCommon.h

1 #iâdeà
__HAL_COMMON_H__


2 
	#__HAL_COMMON_H__


	)

4 
h®CommÚIn™
();

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalGpio\HalGpio.c

1 
	~"H®Gpio.h
"

3 
	~"f¦_gpio.h
"

4 
	~"f¦_iocÚ.h
"

6 
	#GPIO_CONFIG_OUT_LOGIC_0
 { .
pšDœeùiÚ
 = 
kGPIO_Dig™®Ouut
, .
ouutLogic
 = 0 }

	)

7 
	#GPIO_CONFIG_OUT_LOGIC_1
 { .
pšDœeùiÚ
 = 
kGPIO_Dig™®Ouut
, .
ouutLogic
 = 1 }

	)

8 
	#GPIO_CONFIG_INPUT
 { .
pšDœeùiÚ
 = 
kGPIO_Dig™®IÅut
, .
ouutLogic
 = 0 }

	)

10 
	#DIGITAL_WITH_PULLUP
 (
IOCON_MODE_PULLUP
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
)

	)

12 
	sH®GpioPšSŒuù
 {

13 
iocÚ_group_t
 
	miocÚ
;

14 
gpio_pš_cÚfig_t
 
	mcÚfig
;

15 } 
	tH®GpioPšSŒuù
;

17 cÚ¡ 
H®Gpio
 
	gh®Gpio
 = {

18 .
usbVbus
 = &(
H®GpioPšSŒuù
) {

19 .
iocÚ
 = {

20 .
pÜt
 = 1,

21 .
	gpš
 = 16,

22 .
	gmodefunc
 = 
IOCON_FUNC0
 | 
DIGITAL_WITH_PULLUP


24 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


27 .
	g¥iFÏshMiso
 = &(
H®GpioPšSŒuù
) {

28 .
iocÚ
 = {

29 .
pÜt
 = 5,

30 .
	gpš
 = 1,

31 .
	gmodefunc
 = 
IOCON_FUNC0
 | 
DIGITAL_WITH_PULLUP


33 .
	gcÚfig
 = 
GPIO_CONFIG_INPUT


35 .
	g¥iFÏshMosi
 = &(
H®GpioPšSŒuù
) {

36 .
iocÚ
 = {

37 .
pÜt
 = 5,

38 .
	gpš
 = 0,

39 .
	gmodefunc
 = 
IOCON_FUNC0
 | 
DIGITAL_WITH_PULLUP


41 .
	gcÚfig
 = 
GPIO_CONFIG_INPUT


43 .
	g¥iFÏshSck
 = &(
H®GpioPšSŒuù
) {

44 .
iocÚ
 = {

45 .
pÜt
 = 4,

46 .
	gpš
 = 31,

47 .
	gmodefunc
 = 
IOCON_FUNC1
 | 
DIGITAL_WITH_PULLUP


49 .
	gcÚfig
 = 
GPIO_CONFIG_INPUT


51 .
	g¥iFÏshCs
 = &(
H®GpioPšSŒuù
) {

52 .
iocÚ
 = {

53 .
pÜt
 = 5,

54 .
	gpš
 = 2,

55 .
	gmodefunc
 = 
IOCON_FUNC1
 | 
DIGITAL_WITH_PULLUP


57 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


59 .
	g¥iFÏshWp
 = &(
H®GpioPšSŒuù
) {

60 .
iocÚ
 = {

61 .
pÜt
 = 5,

62 .
	gpš
 = 3,

63 .
	gmodefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


65 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_1


67 .
	g¥iFÏshHŞd
 = &(
H®GpioPšSŒuù
) {

68 .
iocÚ
 = {

69 .
pÜt
 = 5,

70 .
	gpš
 = 4,

71 .
	gmodefunc
 = 
IOCON_FUNC1
 | 
DIGITAL_WITH_PULLUP


73 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_1


76 .
	gŞedSdš
 = &(
H®GpioPšSŒuù
) {

77 .
iocÚ
 = {

78 .
pÜt
 = 2,

79 .
	gpš
 = 18,

80 .
	gmodefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


82 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


84 .
	gŞedSck
 = &(
H®GpioPšSŒuù
) {

85 .
iocÚ
 = {

86 .
pÜt
 = 2,

87 .
	gpš
 = 26,

88 .
	gmodefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


90 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


92 .
	gŞedCs
 = &(
H®GpioPšSŒuù
) {

93 .
iocÚ
 = {

94 .
pÜt
 = 2,

95 .
	gpš
 = 21,

96 .
	gmodefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


98 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


100 .
	gŞedDc
 = &(
H®GpioPšSŒuù
) {

101 .
iocÚ
 = {

102 .
pÜt
 = 2,

103 .
	gpš
 = 20,

104 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


106 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


108 .
	gŞedR¡
 = &(
H®GpioPšSŒuù
) {

109 .
iocÚ
 = {

110 .
pÜt
 = 2,

111 .
	gpš
 = 19,

112 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


114 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


116 .
	gŞedSda
 = &(
H®GpioPšSŒuù
) {

117 .
iocÚ
 = {

118 .
pÜt
 = 2,

119 .
	gpš
 = 12,

120 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


122 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


124 .
	gŞedSş
 = &(
H®GpioPšSŒuù
) {

125 .
iocÚ
 = {

126 .
pÜt
 = 2,

127 .
	gpš
 = 13,

128 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


130 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


133 .
	gËdS–0
 = &(
H®GpioPšSŒuù
) {

134 .
iocÚ
 = {

135 .
pÜt
 = 1,

136 .
	gpš
 = 4,

137 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


139 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


141 .
	gËdS–1
 = &(
H®GpioPšSŒuù
) {

142 .
iocÚ
 = {

143 .
pÜt
 = 1,

144 .
	gpš
 = 6,

145 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


147 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


149 .
	gËdS–2
 = &(
H®GpioPšSŒuù
) {

150 .
iocÚ
 = {

151 .
pÜt
 = 1,

152 .
	gpš
 = 7,

153 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


155 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


158 .
	gËdPwm0
 = &(
H®GpioPšSŒuù
) {

159 .
iocÚ
 = {

160 .
pÜt
 = 4,

161 .
	gpš
 = 30,

162 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


164 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


166 .
	gËdPwm1
 = &(
H®GpioPšSŒuù
) {

167 .
iocÚ
 = {

168 .
pÜt
 = 3,

169 .
	gpš
 = 14,

170 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


172 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


175 .
	gpwmChªÃl0
 = &(
H®GpioPšSŒuù
) {

176 .
iocÚ
 = {

177 .
pÜt
 = 2,

178 .
	gpš
 = 8,

179 .
	gmodefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


181 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


183 .
	gpwmChªÃl1
 = &(
H®GpioPšSŒuù
) {

184 .
iocÚ
 = {

185 .
pÜt
 = 2,

186 .
	gpš
 = 9,

187 .
	gmodefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


189 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


191 .
	gpwmChªÃl2
 = &(
H®GpioPšSŒuù
) {

192 .
iocÚ
 = {

193 .
pÜt
 = 2,

194 .
	gpš
 = 14,

195 .
	gmodefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


197 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


199 .
	gpwmChªÃl3
 = &(
H®GpioPšSŒuù
) {

200 .
iocÚ
 = {

201 .
pÜt
 = 4,

202 .
	gpš
 = 23,

203 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


205 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


207 .
	gpwmChªÃl4
 = &(
H®GpioPšSŒuù
) {

208 .
iocÚ
 = {

209 .
pÜt
 = 4,

210 .
	gpš
 = 24,

211 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


213 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


215 .
	gpwmChªÃl5
 = &(
H®GpioPšSŒuù
) {

216 .
iocÚ
 = {

217 .
pÜt
 = 4,

218 .
	gpš
 = 25,

219 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


221 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


223 .
	gpwmChªÃl6
 = &(
H®GpioPšSŒuù
) {

224 .
iocÚ
 = {

225 .
pÜt
 = 1,

226 .
	gpš
 = 5,

227 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


229 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


232 .
	gchChªÃl0
 = &(
H®GpioPšSŒuù
) {

233 .
iocÚ
 = {

234 .
pÜt
 = 4,

235 .
	gpš
 = 7,

236 .
	gmodefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


238 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


240 .
	gchChªÃl1
 = &(
H®GpioPšSŒuù
) {

241 .
iocÚ
 = {

242 .
pÜt
 = 4,

243 .
	gpš
 = 8,

244 .
	gmodefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


246 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


248 .
	gchChªÃl2
 = &(
H®GpioPšSŒuù
) {

249 .
iocÚ
 = {

250 .
pÜt
 = 4,

251 .
	gpš
 = 9,

252 .
	gmodefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


254 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


256 .
	gchChªÃl3
 = &(
H®GpioPšSŒuù
) {

257 .
iocÚ
 = {

258 .
pÜt
 = 4,

259 .
	gpš
 = 10,

260 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


262 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


264 .
	gchChªÃl4
 = &(
H®GpioPšSŒuù
) {

265 .
iocÚ
 = {

266 .
pÜt
 = 4,

267 .
	gpš
 = 11,

268 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


270 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


272 .
	gchChªÃl5
 = &(
H®GpioPšSŒuù
) {

273 .
iocÚ
 = {

274 .
pÜt
 = 4,

275 .
	gpš
 = 12,

276 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


278 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


280 .
	gchChªÃl6
 = &(
H®GpioPšSŒuù
) {

281 .
iocÚ
 = {

282 .
pÜt
 = 4,

283 .
	gpš
 = 13,

284 .
	gmodefunc
 = 
IOCON_FUNC4
 | 
DIGITAL_WITH_PULLUP


286 .
	gcÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


289 .
	gadcT”mi¡Ü0
 = &(
H®GpioPšSŒuù
) {

290 .
iocÚ
 = {

291 .
pÜt
 = 2,

292 .
	gpš
 = 0,

293 .
	gmodefunc
 = 
IOCON_FUNC0
 | 
IOCON_ANALOG_EN


295 .
	gcÚfig
 = 
GPIO_CONFIG_INPUT


297 .
	gadcT”mi¡Ü1
 = &(
H®GpioPšSŒuù
) {

298 .
iocÚ
 = {

299 .
pÜt
 = 2,

300 .
	gpš
 = 1,

301 .
	gmodefunc
 = 
IOCON_FUNC0
 | 
IOCON_ANALOG_EN


303 .
	gcÚfig
 = 
GPIO_CONFIG_INPUT


305 .
	gadc12v
 = &(
H®GpioPšSŒuù
) {

306 .
iocÚ
 = {

307 .
pÜt
 = 3,

308 .
	gpš
 = 22,

309 .
	gmodefunc
 = 
IOCON_FUNC0
 | 
IOCON_ANALOG_EN


311 .
	gcÚfig
 = 
GPIO_CONFIG_INPUT


313 .
	gadc5v
 = &(
H®GpioPšSŒuù
) {

314 .
iocÚ
 = {

315 .
pÜt
 = 1,

316 .
	gpš
 = 0,

317 .
	gmodefunc
 = 
IOCON_FUNC0
 | 
IOCON_ANALOG_EN


319 .
	gcÚfig
 = 
GPIO_CONFIG_INPUT


321 .
	gadc3v3
 = &(
H®GpioPšSŒuù
) {

322 .
iocÚ
 = {

323 .
pÜt
 = 0,

324 .
	gpš
 = 31,

325 .
	gmodefunc
 = 
IOCON_FUNC0
 | 
IOCON_ANALOG_EN


327 .
	gcÚfig
 = 
GPIO_CONFIG_INPUT


332 
	$h®GpioPšIn™
(
H®GpioPš
 
pš
)

334 
	`IOCON_PšMuxS‘
(
IOCON
, 
pš
->
iocÚ
.
pÜt
,…š->iocÚ.pš,…š->iocÚ.
modefunc
);

335 
	`GPIO_PšIn™
(
GPIO
, 
pš
->
iocÚ
.
pÜt
,…š->iocÚ.pš, &pš->
cÚfig
);

336 
	}
}

338 
	$h®GpioPšDeš™
(
H®GpioPš
 
pš
)

340 
H®GpioPšSŒuù
 
h®GpioPšSŒuù
 = {

341 .
iocÚ
 = {

342 .
pÜt
 = 
pš
->
iocÚ
.port,

343 .
pš
 =…š->
iocÚ
.pin,

344 .
modefunc
 = 
IOCON_FUNC0
 | 
IOCON_ANALOG_EN


346 .
cÚfig
 = 
GPIO_CONFIG_INPUT


348 
	`IOCON_PšMuxS‘
(
IOCON
, 
pš
->
iocÚ
.
pÜt
,…š->iocÚ.pš, 
h®GpioPšSŒuù
.iocÚ.
modefunc
);

349 
	`GPIO_PšIn™
(
GPIO
, 
pš
->
iocÚ
.
pÜt
,…š->iocÚ.pš, &
h®GpioPšSŒuù
.
cÚfig
);

350 
	}
}

352 
	$h®GpioS‘Pš
(
H®GpioPš
 
pš
, 
boŞ
 
v®ue
)

354 
	`GPIO_Wr™ePšOuut
(
GPIO
, 
pš
->
iocÚ
.
pÜt
,…š->iocÚ.pš, 
v®ue
);

355 
	}
}

357 
boŞ
 
	$h®GpioG‘Pš
(
H®GpioPš
 
pš
)

359  
	`GPIO_R—dPšIÅut
(
GPIO
, 
pš
->
iocÚ
.
pÜt
,…in->iocon.pin);

360 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalGpio\HalGpio.h

1 #iâdeà
__HAL_GPIO_H__


2 
	#__HAL_GPIO_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

7 
H®GpioPšSŒuù
 * 
	tH®GpioPš
;

9 
	sH®Gpio
 {

10 
H®GpioPš
 
	musbVbus
;

12 
H®GpioPš
 
	m¥iFÏshMiso
;

13 
H®GpioPš
 
	m¥iFÏshMosi
;

14 
H®GpioPš
 
	m¥iFÏshSck
;

15 
H®GpioPš
 
	m¥iFÏshCs
;

16 
H®GpioPš
 
	m¥iFÏshWp
;

17 
H®GpioPš
 
	m¥iFÏshHŞd
;

19 
H®GpioPš
 
	mŞedSdš
;

20 
H®GpioPš
 
	mŞedSck
;

21 
H®GpioPš
 
	mŞedCs
;

22 
H®GpioPš
 
	mŞedDc
;

23 
H®GpioPš
 
	mŞedR¡
;

24 
H®GpioPš
 
	mŞedSda
;

25 
H®GpioPš
 
	mŞedSş
;

27 
H®GpioPš
 
	mËdS–0
;

28 
H®GpioPš
 
	mËdS–1
;

29 
H®GpioPš
 
	mËdS–2
;

31 
H®GpioPš
 
	mËdPwm0
;

32 
H®GpioPš
 
	mËdPwm1
;

34 
H®GpioPš
 
	mpwmChªÃl0
;

35 
H®GpioPš
 
	mpwmChªÃl1
;

36 
H®GpioPš
 
	mpwmChªÃl2
;

37 
H®GpioPš
 
	mpwmChªÃl3
;

38 
H®GpioPš
 
	mpwmChªÃl4
;

39 
H®GpioPš
 
	mpwmChªÃl5
;

40 
H®GpioPš
 
	mpwmChªÃl6
;

42 
H®GpioPš
 
	mchChªÃl0
;

43 
H®GpioPš
 
	mchChªÃl1
;

44 
H®GpioPš
 
	mchChªÃl2
;

45 
H®GpioPš
 
	mchChªÃl3
;

46 
H®GpioPš
 
	mchChªÃl4
;

47 
H®GpioPš
 
	mchChªÃl5
;

48 
H®GpioPš
 
	mchChªÃl6
;

50 
H®GpioPš
 
	madcT”mi¡Ü0
;

51 
H®GpioPš
 
	madcT”mi¡Ü1
;

53 
H®GpioPš
 
	madc12v
;

54 
H®GpioPš
 
	madc5v
;

55 
H®GpioPš
 
	madc3v3
;

57 } 
	tH®Gpio
;

59 cÚ¡ 
H®Gpio
 
h®Gpio
;

61 
h®GpioIn™
();

62 
h®GpioPšIn™
(
H®GpioPš
 
pš
);

63 
h®GpioPšDeš™
(
H®GpioPš
 
pš
);

64 
h®GpioS‘Pš
(
H®GpioPš
 
pš
, 
boŞ
 
v®ue
);

65 
boŞ
 
h®GpioG‘Pš
(
H®GpioPš
 
pš
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalI2c\HalI2c.c

1 
	~"H®I2c.h
"

2 
	~"f¦_i2c.h
"

3 
	~"f¦_i2c_dma.h
"

4 
	~"f¦_iocÚ.h
"

6 
	#I2C_DMA
 
DMA0


	)

7 
	#HAL_I2C_DMA_CHANNEL_0
 3

	)

8 
	#HAL_I2C_DMA_CHANNEL_1
 5

	)

10 
	#I2C_MASTER_0_BASE
 ((
I2C_Ty³
 *è
I2C1_BASE
)

	)

11 
	#I2C_MASTER_1_BASE
 ((
I2C_Ty³
 *è
I2C2_BASE
)

	)

13 
	#I2C_BAUDRATE
 (100000)

	)

16 
	#HAL_I2C_SDA_0_PORT
 0

	)

17 
	#HAL_I2C_SCL_0_PORT
 0

	)

18 
	#HAL_I2C_SDA_1_PORT
 1

	)

19 
	#HAL_I2C_SCL_1_PORT
 1

	)

21 
	#HAL_I2C_SDA_0_PIN
 13

	)

22 
	#HAL_I2C_SCL_0_PIN
 14

	)

23 
	#HAL_I2C_SDA_1_PIN
 26

	)

24 
	#HAL_I2C_SCL_1_PIN
 27

	)

27 
i2c_ma¡”_dma_hªdË_t
 
	gma¡”DmaHªdË
[
I2C_MASTER_COUNT
];

28 
dma_hªdË_t
 
	gdmaHªdË
[
I2C_MASTER_COUNT
];

29 
i2c_ma¡”_Œªsãr_t
 
	gma¡”Xãr
[
I2C_MASTER_COUNT
];

31 
H®I2cEv’tC®lback
 
	gh®I2cEv’tC®lback
[
I2C_MASTER_COUNT
];

32 cÚ¡ 
I2cMa¡”
 
	gi2cMa¡”Un™s
[
I2C_MASTER_COUNT
] = {
I2C_MASTER_0
, 
I2C_MASTER_1
};

33 cÚ¡ 
ušt32_t
 
	gi2cMa¡”DmaChªÃl
[
I2C_MASTER_COUNT
] = {
HAL_I2C_DMA_CHANNEL_0
, 
HAL_I2C_DMA_CHANNEL_1
};

34 cÚ¡ 
I2C_Ty³
 *
	gi2cMa¡”Ba£
[
I2C_MASTER_COUNT
] = {
I2C_MASTER_0_BASE
, 
I2C_MASTER_1_BASE
};

35 vŞ©
boŞ
 
	gisT¿nsãrCom¶‘ed
[
I2C_MASTER_COUNT
] = {
Œue
,rue};

37 
	$h®I2cDmaC®lback
(
I2C_Ty³
 *
ba£
, 
i2c_ma¡”_dma_hªdË_t
 *
hªdË
, 
¡©us_t
 
¡©us
, *
u£rD©a
)

39 ià(
u£rD©a
 !ğ
NULL
) {

40 
isT¿nsãrCom¶‘ed
[*((
I2cMa¡”
 *è
u£rD©a
)] = 
Œue
;

41 ià(
h®I2cEv’tC®lback
[*((
I2cMa¡”
 *è
u£rD©a
)] !ğ
NULL
) {

42 
h®I2cEv’tC®lback
[*((
I2cMa¡”
 *è
u£rD©a
)](
¡©us
 =ğ
kStus_Sucûss
);

45 
	}
}

47 cÚ¡ 
iocÚ_group_t
 
	gh®I2cPšMux
[] = {

48 {
HAL_I2C_SDA_0_PORT
, 
HAL_I2C_SDA_0_PIN
, 
IOCON_FUNC1
 | 
IOCON_MODE_PULLUP
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
},

49 {
HAL_I2C_SCL_0_PORT
, 
HAL_I2C_SCL_0_PIN
, 
IOCON_FUNC1
 | 
IOCON_MODE_PULLUP
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
},

50 {
HAL_I2C_SDA_1_PORT
, 
HAL_I2C_SDA_1_PIN
, 
IOCON_FUNC1
 | 
IOCON_MODE_PULLUP
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
},

51 {
HAL_I2C_SCL_1_PORT
, 
HAL_I2C_SCL_1_PIN
, 
IOCON_FUNC1
 | 
IOCON_MODE_PULLUP
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
},

54 
	$h®I2cPšsIn™
()

56 
	`IOCON_S‘PšMuxšg
(
IOCON
, 
h®I2cPšMux
, (halI2cPinMux) / (*halI2cPinMux));

57 
	}
}

59 
	$h®I2cIn™
()

61 
i2c_ma¡”_cÚfig_t
 
ma¡”CÚfig
;

64 
	`CLOCK_A‰achClk
(
kFRO12M_to_FLEXCOMM2
);

65 
	`CLOCK_A‰achClk
(
kFRO12M_to_FLEXCOMM1
);

68 
	`RESET_P”h”®Re£t
(
kFC2_RST_SHIFT_RSTn
);

69 
	`RESET_P”h”®Re£t
(
kFC1_RST_SHIFT_RSTn
);

71 
	`h®I2cPšsIn™
();

72 
	`DMA_In™
(
I2C_DMA
);

74 
	`I2C_Ma¡”G‘DeçuÉCÚfig
(&
ma¡”CÚfig
);

77 
ma¡”CÚfig
.
baudR©e_Bps
 = 
I2C_BAUDRATE
;

78 
ma¡”CÚfig
.
’abËTimeout
 = 
Œue
;

81 
	`I2C_Ma¡”In™
((
I2C_Ty³
 *è
i2cMa¡”Ba£
[
I2C_MASTER_0
], &
ma¡”CÚfig
, 
	`CLOCK_G‘F»q
(
kCLOCK_FËxcomm2
));

82 
	`I2C_Ma¡”In™
((
I2C_Ty³
 *è
i2cMa¡”Ba£
[
I2C_MASTER_1
], &
ma¡”CÚfig
, 
	`CLOCK_G‘F»q
(
kCLOCK_FËxcomm1
));

83 
	}
}

85 
boŞ
 
	$h®I2cR—dBuff
(
I2cMa¡”
 
i2cMa¡”
, 
ušt8_t
 
¦aveAdd»ss
, ušt8_ˆ
»gAdd»ss
, ušt8_ˆ
d©aBufãr
[], 
size_t
 
bufãrL’gth
, 
H®I2cEv’tC®lback
 
h®I2cEv’tCb
)

87 ià(
isT¿nsãrCom¶‘ed
[
i2cMa¡”
] =ğ
çl£
) {

88  
çl£
;

91 
h®I2cEv’tC®lback
[
i2cMa¡”
] = 
h®I2cEv’tCb
;

92 
	`mem£t
(&
ma¡”DmaHªdË
[
i2cMa¡”
], 0, (masterDmaHandle[i2cMaster]));

93 
	`mem£t
(&
ma¡”Xãr
[
i2cMa¡”
], 0, (masterXfer[i2cMaster]));

95 
ma¡”Xãr
[
i2cMa¡”
].
¦aveAdd»ss
 = slaveAddress;

96 
ma¡”Xãr
[
i2cMa¡”
].
dœeùiÚ
 = 
kI2C_R—d
;

97 
ma¡”Xãr
[
i2cMa¡”
].
subadd»ss
 = 
»gAdd»ss
;

98 
ma¡”Xãr
[
i2cMa¡”
].
subadd»ssSize
 = (
»gAdd»ss
);

99 
ma¡”Xãr
[
i2cMa¡”
].
d©a
 = 
d©aBufãr
;

100 
ma¡”Xãr
[
i2cMa¡”
].
d©aSize
 = 
bufãrL’gth
;

101 
ma¡”Xãr
[
i2cMa¡”
].
æags
 = 
kI2C_T¿nsãrDeçuÉFÏg
;

103 
	`DMA_EÇbËChªÃl
(
I2C_DMA
, 
i2cMa¡”DmaChªÃl
[
i2cMa¡”
]);

104 
	`DMA_C»©eHªdË
(&
dmaHªdË
[
i2cMa¡”
], 
I2C_DMA
, 
i2cMa¡”DmaChªÃl
[i2cMaster]);

106 
isT¿nsãrCom¶‘ed
[
i2cMa¡”
] = 
çl£
;

107 
	`I2C_Ma¡”T¿nsãrC»©eHªdËDMA
((
I2C_Ty³
 *è
i2cMa¡”Ba£
[
i2cMa¡”
], &
ma¡”DmaHªdË
[i2cMa¡”], 
h®I2cDmaC®lback
, (
I2cMa¡”
 *è&
i2cMa¡”Un™s
[i2cMa¡”], &
dmaHªdË
[i2cMaster]);

108 
¡©us_t
 
¡©us
 = 
	`I2C_Ma¡”T¿nsãrDMA
((
I2C_Ty³
 *è
i2cMa¡”Ba£
[
i2cMa¡”
], &
ma¡”DmaHªdË
[i2cMa¡”], &
ma¡”Xãr
[i2cMaster]);

110  
¡©us
 =ğ
kStus_Sucûss
;

111 
	}
}

113 
boŞ
 
	$h®I2cWr™eBuff
(
I2cMa¡”
 
i2cMa¡”
, 
ušt8_t
 
¦aveAdd»ss
, ušt8_ˆ
»gAdd»ss
, cÚ¡ ušt8_ˆ
d©aBufãr
[], 
size_t
 
bufãrL’gth
, 
H®I2cEv’tC®lback
 
h®I2cEv’tCb
)

115 ià(
isT¿nsãrCom¶‘ed
[
i2cMa¡”
] =ğ
çl£
) {

116  
çl£
;

119 
h®I2cEv’tC®lback
[
i2cMa¡”
] = 
h®I2cEv’tCb
;

120 
	`mem£t
(&
ma¡”DmaHªdË
[
i2cMa¡”
], 0, (masterDmaHandle[i2cMaster]));

121 
	`mem£t
(&
ma¡”Xãr
[
i2cMa¡”
], 0, (masterXfer[i2cMaster]));

123 
ma¡”Xãr
[
i2cMa¡”
].
¦aveAdd»ss
 = slaveAddress;

124 
ma¡”Xãr
[
i2cMa¡”
].
dœeùiÚ
 = 
kI2C_Wr™e
;

125 
ma¡”Xãr
[
i2cMa¡”
].
subadd»ss
 = 
»gAdd»ss
;

126 
ma¡”Xãr
[
i2cMa¡”
].
subadd»ssSize
 = (
»gAdd»ss
);

127 
ma¡”Xãr
[
i2cMa¡”
].
d©a
 = (
ušt8_t
 *è
d©aBufãr
;

128 
ma¡”Xãr
[
i2cMa¡”
].
d©aSize
 = 
bufãrL’gth
;

129 
ma¡”Xãr
[
i2cMa¡”
].
æags
 = 
kI2C_T¿nsãrDeçuÉFÏg
;

131 
	`DMA_EÇbËChªÃl
(
I2C_DMA
, 
i2cMa¡”DmaChªÃl
[
i2cMa¡”
]);

132 
	`DMA_C»©eHªdË
(&
dmaHªdË
[
i2cMa¡”
], 
I2C_DMA
, 
i2cMa¡”DmaChªÃl
[i2cMaster]);

134 
isT¿nsãrCom¶‘ed
[
i2cMa¡”
] = 
çl£
;

135 
	`I2C_Ma¡”T¿nsãrC»©eHªdËDMA
((
I2C_Ty³
 *è
i2cMa¡”Ba£
[
i2cMa¡”
], &
ma¡”DmaHªdË
[i2cMa¡”], 
h®I2cDmaC®lback
, (
I2cMa¡”
 *è&
i2cMa¡”Un™s
[i2cMa¡”], &
dmaHªdË
[i2cMaster]);

136 
¡©us_t
 
¡©us
 = 
	`I2C_Ma¡”T¿nsãrDMA
((
I2C_Ty³
 *è
i2cMa¡”Ba£
[
i2cMa¡”
], &
ma¡”DmaHªdË
[i2cMa¡”], &
ma¡”Xãr
[i2cMaster]);

138  
¡©us
 =ğ
kStus_Sucûss
;

139 
	}
}

141 
	$h®I2cDeš™
()

143 
	`I2C_Ma¡”Deš™
((
I2C_Ty³
 *è
i2cMa¡”Ba£
[
I2C_MASTER_0
]);

144 
	`I2C_Ma¡”Deš™
((
I2C_Ty³
 *è
i2cMa¡”Ba£
[
I2C_MASTER_1
]);

145 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalI2c\HalI2c.h

1 #iâdeà
__HAL_I2C_H__


2 
	#__HAL_I2C_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

6 
	~<¡dlib.h
>

8 (*
	tH®I2cEv’tC®lback
)(
	tboŞ
 
	tisT¿nsãrOk
);

10 
	eI2cMa¡”
 {

11 
I2C_MASTER_0
,

12 
I2C_MASTER_1
,

13 
I2C_MASTER_COUNT


14 } 
	tI2cMa¡”
;

16 
	`h®I2cIn™
();

18 
boŞ
 
	`h®I2cR—dBuff
(
I2cMa¡”
 I2cMa¡”, 
ušt8_t
 
¦aveAdd»ss
, ušt8_ˆ
»gAdd»ss
, ušt8_ˆ
d©aBufãr
[], 
size_t
 
bufãrL’gth
, 
H®I2cEv’tC®lback
 
h®I2cEv’tCb
);

19 
boŞ
 
	`h®I2cWr™eBuff
(
I2cMa¡”
 I2cMa¡”, 
ušt8_t
 
¦aveAdd»ss
, ušt8_ˆ
»gAdd»ss
, cÚ¡ ušt8_ˆ
d©aBufãr
[], 
size_t
 
bufãrL’gth
, 
H®I2cEv’tC®lback
 
h®I2cEv’tCb
);

21 
	`h®I2cDeš™
();

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalIFlash\HalIFlash.c

1 
	~"¡dšt.h
"

3 
	~"LPC54608.H
"

5 
	~"f¦_dma.h
"

6 
	~"f¦_¥i.h
"

7 
	~"f¦_¥i_dma.h
"

15 
	#SPI_FLASH
 
SPI7


	)

16 
	#DMA_SPI_FLASH
 
DMA0


	)

19 
	#DMA_SPIF_FLASH_RX_CHANEL
 14

	)

20 
	#DMA_SPIF_FLASH_TX_CHANEL
 15

	)

22 
dma_hªdË_t
 
	gdmaSpiFÏshRxHªdË
;

23 
dma_hªdË_t
 
	gdmaSpiFÏshTxHªdË
;

25 
dma_desütÜ_t
 
	gdmaSpiFÏshRxDesütÜ
;

26 
dma_desütÜ_t
 
	gdmaSpiFÏshTxDesütÜ
;

28 
	$š™SPIFÏsh
()

30 
	`DMA_In™
(
DMA0
);

32 
	`DMA_EÇbËChªÃl
(
DMA0
, 
DMA_SPIF_FLASH_RX_CHANEL
);

33 
	`DMA_EÇbËChªÃl
(
DMA0
, 
DMA_SPIF_FLASH_TX_CHANEL
);

35 
	`DMA_S‘ChªÃlPriÜ™y
(
DMA0
, 
DMA_SPIF_FLASH_RX_CHANEL
, 
kDMA_ChªÃlPriÜ™y2
);

36 
	`DMA_S‘ChªÃlPriÜ™y
(
DMA0
, 
DMA_SPIF_FLASH_TX_CHANEL
, 
kDMA_ChªÃlPriÜ™y2
);

38 
	}
}

41 
	$£ndCommªd
()

44 
	$»adD©a
(
ušt32_t
 
add»ss
, 
ušt8_t
 *
bufãr
, ušt32_ˆ
d©aSize
)

51 
h®SpiT¿nsãrDÚeC®lback
 = 
ÿÎback
;

53 
	`DMA_C»©eHªdË
(&
ma¡”TxHªdË
, 
SPI_DMA
, 
EXAMPLE_SPI_MASTER_TX_CHANNEL
);

54 
	`DMA_C»©eHªdË
(&
ma¡”RxHªdË
, 
SPI_DMA
, 
EXAMPLE_SPI_MASTER_RX_CHANNEL
);

57 
	`SPI_Ma¡”T¿nsãrC»©eHªdËDMA
(
EXAMPLE_SPI_MASTER
, &
ma¡”HªdË
, 
SPI_Ma¡”U£rC®lback
, 
NULL
, &
ma¡”TxHªdË
, &
ma¡”RxHªdË
);

60 
ma¡”Xãr
.
txD©a
 = (
ušt8_t
 *)xData;

61 
ma¡”Xãr
.
rxD©a
 =„xData;

62 
ma¡”Xãr
.
d©aSize
 = 
ŒªsãrD©aL’gth
;

63 
ma¡”Xãr
.
cÚfigFÏgs
 |ğ
kSPI_F¿meAs£¹
;

65  (
kStus_Sucûss
 =ğ
	`SPI_Ma¡”T¿nsãrDMA
(
EXAMPLE_SPI_MASTER
, &
ma¡”HªdË
, &
ma¡”Xãr
));

66 
	}
}

73 
	$¥iFÏshT¿nsãrCom¶™eCB
()

76 
	}
}

79 
	$š™SPIDMAFÏsh
()

82 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalIFlash\HalIFlash.h

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalPwm\HalPwm.c

1 
	~"f¦_sùim”.h
"

2 
	~"H®Pwm.h
"

5 
	#PWM_MAX_VALUE
 0xFF

	)

6 
	#PWM_FREQ
 10000U

	)

7 
	#PWM_DEFAULT
 50

	)

11 
ušt32_t
 
	mev’t
;

12 
sùim”_out_t
 
	mouut
;

13 } 
	tH®PwmChªÃlD©a
;

16 
H®PwmChªÃlD©a
 
	gh®PwmChªÃl
[] = {

17 { .
ev’t
 = 0, .
	gouut
 = 
kSCTIMER_Out_0
 },

18 { .
	gev’t
 = 0, .
	gouut
 = 
kSCTIMER_Out_1
 },

19 { .
	gev’t
 = 0, .
	gouut
 = 
kSCTIMER_Out_2
 },

20 { .
	gev’t
 = 0, .
	gouut
 = 
kSCTIMER_Out_3
 },

21 { .
	gev’t
 = 0, .
	gouut
 = 
kSCTIMER_Out_4
 },

22 { .
	gev’t
 = 0, .
	gouut
 = 
kSCTIMER_Out_5
 },

23 { .
	gev’t
 = 0, .
	gouut
 = 
kSCTIMER_Out_6
 },

24 { .
	gev’t
 = 0, .
	gouut
 = 
kSCTIMER_Out_7
 },

25 { .
	gev’t
 = 0, .
	gouut
 = 
kSCTIMER_Out_7
 + 1 },

29 
boŞ
 
	$h®PwmIn™
()

31 
sùim”_cÚfig_t
 
sùim”Info
;

32 
	`SCTIMER_G‘DeçuÉCÚfig
(&
sùim”Info
);

34 
	`SCTIMER_In™
(
SCT0
, &
sùim”Info
);

36 
SCT0
->
CONFIG
 |ğ
SCT_CONFIG_UNIFY_MASK
;

37 
ušt32_t
 
sùClock
 = 
	`CLOCK_G‘F»q
(
kCLOCK_BusClk
è/ (((
SCT0
->
CTRL
 & 
SCT_CTRL_PRE_L_MASK
è>> 
SCT_CTRL_PRE_L_SHIFT
) + 1);

38 
ušt32_t
 
³riod
 = (
sùClock
 / 
PWM_FREQ
) - 1;

40 
ušt32_t
 
pul£P”iod
 = (
³riod
 * 
PWM_DEFAULT
è/ 
PWM_MAX_VALUE
;

42 ià(
PWM_DEFAULT
 =ğ
PWM_MAX_VALUE
) {

43 
pul£P”iod
 = 
³riod
 + 2;

46 
ušt32_t
 
³riodEv’t
 = 0;

47 
	`SCTIMER_C»©eAndScheduËEv’t
(
SCT0
, 
kSCTIMER_M©chEv’tOÆy
, 
³riod
, 0, 
kSCTIMER_CouÁ”_L
, &
³riodEv’t
);

49 
	`SCTIMER_S‘upCouÁ”Lim™AùiÚ
(
SCT0
, 
kSCTIMER_CouÁ”_L
, 
³riodEv’t
);

51 
i
 = 0; i < (
h®PwmChªÃl
) / (halPwmChannel[0]); i++) {

53 
	`SCTIMER_C»©eAndScheduËEv’t
(
SCT0
, 
kSCTIMER_M©chEv’tOÆy
, 
pul£P”iod
, 0, 
kSCTIMER_CouÁ”_L
, &
h®PwmChªÃl
[
i
].
ev’t
);

55 
SCT0
->
OUTPUT
 &ğ~(1U << 
h®PwmChªÃl
[
i
].
ouut
);

57 
	`SCTIMER_S‘upOuutS‘AùiÚ
(
SCT0
, 
h®PwmChªÃl
[
i
].
ouut
, 
³riodEv’t
);

59 
	`SCTIMER_S‘upOuutCË¬AùiÚ
(
SCT0
, 
h®PwmChªÃl
[
i
].
ouut
, h®PwmChªÃl[i].
ev’t
);

62 
	`SCTIMER_S¹Tim”
(
SCT0
, 
kSCTIMER_CouÁ”_L
);

64  
Œue
;

65 
	}
}

67 
boŞ
 
	$h®PwmS‘DutyCyşe
(
H®PwmChªÃl
 
chªÃl
, 
ušt8_t
 
dutyCyşe
)

70 
ušt32_t
 
³riodM©chReg
 = 
SCT0
->
EVENT
[0].
CTRL
 & 
SCT_EVENT_CTRL_MATCHSEL_MASK
;

72 
ušt32_t
 
pul£M©chReg
 = 
SCT0
->
EVENT
[
h®PwmChªÃl
[
chªÃl
].
ev’t
].
CTRL
 & 
SCT_EVENT_CTRL_MATCHSEL_MASK
;

73 
ušt32_t
 
³riod
 = 
SCT0
->
SCTMATCH
[
³riodM©chReg
];

75 
ušt32_t
 
pul£P”iod
 = (
³riod
 * 
dutyCyşe
è/ 
PWM_MAX_VALUE
;

77 ià(
dutyCyşe
 =ğ
PWM_MAX_VALUE
) {

78 
pul£P”iod
 = 
³riod
 + 2;

81 
	`SCTIMER_StİTim”
(
SCT0
, 
kSCTIMER_CouÁ”_L
);

83 
SCT0
->
SCTMATCH
[
pul£M©chReg
] = 
	`SCT_SCTMATCH_MATCHn_L
(
pul£P”iod
);

84 
SCT0
->
SCTMATCHREL
[
pul£M©chReg
] = 
	`SCT_SCTMATCHREL_RELOADn_L
(
pul£P”iod
);

86 
	`SCTIMER_S¹Tim”
(
SCT0
, 
kSCTIMER_CouÁ”_L
);

88  
Œue
;

89 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalPwm\HalPwm.h

1 #iâdeà
__HAL_PWM_H__


2 
	#__HAL_PWM_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

9 
	mHAL_PWM_CHANNEL_NUM_LOCK_R
,

10 
	mHAL_PWM_CHANNEL_NUM_LOCK_G
,

11 
	mHAL_PWM_CHANNEL_NUM_LOCK_B
,

13 
	mHAL_PWM_CHANNEL_CAPS_LOCK_R
,

14 
	mHAL_PWM_CHANNEL_CAPS_LOCK_G
,

15 
	mHAL_PWM_CHANNEL_CAPS_LOCK_B
,

17 
	mHAL_PWM_CHANNEL_SCROL_LOCK_R
,

18 
	mHAL_PWM_CHANNEL_SCROL_LOCK_G
,

19 
	mHAL_PWM_CHANNEL_SCROL_LOCK_B
,

21 
	mHAL_PWM_CHANNEL_COUNT


22 } 
	tH®PwmChªÃl
;

25 
boŞ
 
h®PwmIn™
();

28 
boŞ
 
h®PwmS‘DutyCyşe
(
H®PwmChªÃl
 
chªÃl
, 
ušt8_t
 
dutyCyşe
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalSpi\HalSpi.c

1 
	~"H®¥i.h
"

3 
	~"f¦_¥i_dma.h
"

5 
	#SPI_DMA
 
DMA0


	)

7 
	#EXAMPLE_SPI_MASTER
 
SPI3


	)

8 
	#EXAMPLE_SPI_SSEL
 1

	)

9 
	#EXAMPLE_SPI_MASTER_CLK_FREQ
 
	`CLOCK_G‘F»q
(
kCLOCK_FËxcomm3
)

	)

10 
	#EXAMPLE_MASTER_SPI_SPOL
 
kSPI_SpŞAùiveAÎLow


	)

12 
	#EXAMPLE_SPI_MASTER_RX_CHANNEL
 6

	)

13 
	#EXAMPLE_SPI_MASTER_TX_CHANNEL
 7

	)

15 
dma_hªdË_t
 
	gma¡”TxHªdË
;

16 
dma_hªdË_t
 
	gma¡”RxHªdË
;

18 
¥i_dma_hªdË_t
 
	gma¡”HªdË
;

20 
¥i_Œªsãr_t
 
	gma¡”Xãr
;

22 
H®SpiT¿nsãrDÚeC®lback
 
	gh®SpiT¿nsãrDÚeC®lback
 = 
NULL
;

25 
	$SPI_Ma¡”U£rC®lback
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
, 
¡©us_t
 
¡©us
, *
u£rD©a
)

27 ià(
h®SpiT¿nsãrDÚeC®lback
 !ğ
NULL
) {

28 
	`h®SpiT¿nsãrDÚeC®lback
(
¡©us
 =ğ
kStus_Sucûss
);

30 
	}
}

32 
	$h®SpiIn™
()

35 
	`CLOCK_A‰achClk
(
kFRO12M_to_FLEXCOMM3
);

37 
ušt32_t
 
¤cClock_Hz
;

38 
¥i_ma¡”_cÚfig_t
 
ma¡”CÚfig
;

40 
¤cClock_Hz
 = 
EXAMPLE_SPI_MASTER_CLK_FREQ
;

42 
	`SPI_Ma¡”G‘DeçuÉCÚfig
(&
ma¡”CÚfig
);

43 
ma¡”CÚfig
.
s£lNum
 = (
¥i_s£l_t
)
EXAMPLE_SPI_SSEL
;

44 
ma¡”CÚfig
.
s£lPŞ
 = (
¥i_¥Ş_t
)
EXAMPLE_MASTER_SPI_SPOL
;

45 
	`SPI_Ma¡”In™
(
EXAMPLE_SPI_MASTER
, &
ma¡”CÚfig
, 
¤cClock_Hz
);

47 
	`DMA_EÇbËChªÃl
(
SPI_DMA
, 
EXAMPLE_SPI_MASTER_TX_CHANNEL
);

48 
	`DMA_EÇbËChªÃl
(
SPI_DMA
, 
EXAMPLE_SPI_MASTER_RX_CHANNEL
);

49 
	`DMA_S‘ChªÃlPriÜ™y
(
SPI_DMA
, 
EXAMPLE_SPI_MASTER_TX_CHANNEL
, 
kDMA_ChªÃlPriÜ™y3
);

50 
	`DMA_S‘ChªÃlPriÜ™y
(
SPI_DMA
, 
EXAMPLE_SPI_MASTER_RX_CHANNEL
, 
kDMA_ChªÃlPriÜ™y2
);

51 
	}
}

54 
boŞ
 
	$h®SpiT¿nsãr
(
ušt8_t
 
txD©a
[], ušt8_ˆ
rxD©a
[], 
ušt32_t
 
ŒªsãrD©aL’gth
, 
H®SpiT¿nsãrDÚeC®lback
 
ÿÎback
)

56 
h®SpiT¿nsãrDÚeC®lback
 = 
ÿÎback
;

58 
	`DMA_C»©eHªdË
(&
ma¡”TxHªdË
, 
SPI_DMA
, 
EXAMPLE_SPI_MASTER_TX_CHANNEL
);

59 
	`DMA_C»©eHªdË
(&
ma¡”RxHªdË
, 
SPI_DMA
, 
EXAMPLE_SPI_MASTER_RX_CHANNEL
);

62 
	`SPI_Ma¡”T¿nsãrC»©eHªdËDMA
(
EXAMPLE_SPI_MASTER
, &
ma¡”HªdË
, 
SPI_Ma¡”U£rC®lback
, 
NULL
, &
ma¡”TxHªdË
, &
ma¡”RxHªdË
);

65 
ma¡”Xãr
.
txD©a
 =xData;

66 
ma¡”Xãr
.
rxD©a
 =„xData;

67 
ma¡”Xãr
.
d©aSize
 = 
ŒªsãrD©aL’gth
;

68 
ma¡”Xãr
.
cÚfigFÏgs
 |ğ
kSPI_F¿meAs£¹
;

70  (
kStus_Sucûss
 =ğ
	`SPI_Ma¡”T¿nsãrDMA
(
EXAMPLE_SPI_MASTER
, &
ma¡”HªdË
, &
ma¡”Xãr
));

71 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalSpi\HalSpi.h

1 #iâdeà
__HAL_SPI_H__


2 
	#__HAL_SPI_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

8 (*
	tH®SpiT¿nsãrDÚeC®lback
)(
	tboŞ
 
	tisOk
);

11 
	`h®SpiIn™
();

12 
boŞ
 
	`h®SpiT¿nsãr
(cÚ¡ 
ušt8_t
 
txD©a
[], ušt8_ˆ
rxD©a
[], 
ušt32_t
 
ŒªsãrD©aL’gth
, 
H®SpiT¿nsãrDÚeC®lback
 
ÿÎback
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\Lcd\Lcd.c

2 
	~"f¦_gpio.h
"

3 
	~"f¦_iocÚ.h
"

4 
	~"f¦_¥i_dma.h
"

6 
	#SPI_DMA
 
DMA0


	)

8 
	#EXAMPLE_SPI_MASTER
 
SPI3


	)

9 
	#EXAMPLE_SPI_SSEL
 0

	)

10 
	#EXAMPLE_SPI_MASTER_CLK_FREQ
 
	`CLOCK_G‘F»q
(
kCLOCK_FËxcomm3
)

	)

11 
	#EXAMPLE_MASTER_SPI_SPOL
 
kSPI_SpŞAùiveAÎLow


	)

13 
	#EXAMPLE_SPI_MASTER_RX_CHANNEL
 6

	)

14 
	#EXAMPLE_SPI_MASTER_TX_CHANNEL
 7

	)

16 
	#GPIO_CONFIG_OUT_LOGIC_0
 { .
pšDœeùiÚ
 = 
kGPIO_Dig™®Ouut
, .
ouutLogic
 = 0 }

	)

17 
	#GPIO_CONFIG_OUT_LOGIC_1
 { .
pšDœeùiÚ
 = 
kGPIO_Dig™®Ouut
, .
ouutLogic
 = 1 }

	)

18 
	#GPIO_CONFIG_INPUT
 { .
pšDœeùiÚ
 = 
kGPIO_Dig™®IÅut
, .
ouutLogic
 = 0 }

	)

20 
	#DIGITAL_WITH_PULLUP
 (
IOCON_MODE_PULLUP
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
)

	)

23 (*
	tH®SpiT¿nsãrDÚeC®lback
)(
	tboŞ
 
	tisOk
);

25 
	sH®GpioPšSŒuù
 {

26 
iocÚ_group_t
 
iocÚ
;

27 
gpio_pš_cÚfig_t
 
cÚfig
;

28 } 
	tH®GpioPšSŒuù
;

30 
dma_hªdË_t
 
ma¡”TxHªdË
;

31 
dma_hªdË_t
 
ma¡”RxHªdË
;

33 
¥i_dma_hªdË_t
 
ma¡”HªdË
;

35 
¥i_Œªsãr_t
 
ma¡”Xãr
;

37 
H®SpiT¿nsãrDÚeC®lback
 
h®SpiT¿nsãrDÚeC®lback
 = 
NULL
;

39 vŞ©
boŞ
 
isTxDÚe
 = 
çl£
;

41 
H®GpioPšSŒuù
 * 
	tH®GpioPš
;

43 
	sH®Gpio
 {

44 
H®GpioPš
 
¥iOËdDc
;

45 
H®GpioPš
 
¥iOËdMosi
;

46 
H®GpioPš
 
¥iOËdSck
;

47 
H®GpioPš
 
¥iOËdCs
;

48 
H®GpioPš
 
¥iOËdR¡
;

49 } 
	tH®Gpio
;

51 
	`h®GpioPšIn™
(
H®GpioPš
 
pš
);

52 
	`h®GpioS‘Pš
(
H®GpioPš
 
pš
, 
boŞ
 
v®ue
);

54 cÚ¡ 
H®Gpio
 
h®GpioPš
 = {

55 .
¥iOËdDc
 = &(
H®GpioPšSŒuù
) {

56 .
iocÚ
 = {

57 .
pÜt
 = 2,

58 .
pš
 = 20,

59 .
modefunc
 = 
IOCON_FUNC0
 | 
DIGITAL_WITH_PULLUP


61 .
cÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_1


63 .
¥iOËdMosi
 = &(
H®GpioPšSŒuù
) {

64 .
iocÚ
 = {

65 .
pÜt
 = 2,

66 .
pš
 = 18,

67 .
modefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


69 .
cÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


71 .
¥iOËdSck
 = &(
H®GpioPšSŒuù
) {

72 .
iocÚ
 = {

73 .
pÜt
 = 2,

74 .
pš
 = 26,

75 .
modefunc
 = 
IOCON_FUNC3
 | 
DIGITAL_WITH_PULLUP


77 .
cÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


79 .
¥iOËdCs
 = &(
H®GpioPšSŒuù
) {

80 .
iocÚ
 = {

81 .
pÜt
 = 2,

82 .
pš
 = 21,

83 .
modefunc
 = 
IOCON_FUNC2
 | 
DIGITAL_WITH_PULLUP


85 .
cÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_1


87 .
¥iOËdR¡
 = &(
H®GpioPšSŒuù
) {

88 .
iocÚ
 = {

89 .
pÜt
 = 2,

90 .
pš
 = 19,

91 .
modefunc
 = 
IOCON_FUNC0
 | 
DIGITAL_WITH_PULLUP


93 .
cÚfig
 = 
GPIO_CONFIG_OUT_LOGIC_0


95 
	}
};

97 
	$h®GpioPšIn™
(
H®GpioPš
 
pš
)

99 
	`IOCON_PšMuxS‘
(
IOCON
, 
pš
->
iocÚ
.
pÜt
,…š->iocÚ.pš,…š->iocÚ.
modefunc
);

100 
	`GPIO_PšIn™
(
GPIO
, 
pš
->
iocÚ
.
pÜt
,…š->iocÚ.pš, &pš->
cÚfig
);

101 
	}
}

103 
	$h®GpioS‘Pš
(
H®GpioPš
 
pš
, 
boŞ
 
v®ue
)

105 
	`GPIO_Wr™ePšOuut
(
GPIO
, 
pš
->
iocÚ
.
pÜt
,…š->iocÚ.pš, 
v®ue
);

106 
	}
}

108 
	$SPI_Ma¡”U£rC®lback
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
, 
¡©us_t
 
¡©us
, *
u£rD©a
)

110 
isTxDÚe
 = 
Œue
;

111 ià(
h®SpiT¿nsãrDÚeC®lback
 !ğ
NULL
) {

112 
	`h®SpiT¿nsãrDÚeC®lback
(
¡©us
 =ğ
kStus_Sucûss
);

114 
	}
}

116 
boŞ
 
	$h®SpiT¿nsãr
(cÚ¡ 
ušt8_t
 
txD©a
[], ušt8_ˆ
rxD©a
[], 
ušt32_t
 
ŒªsãrD©aL’gth
, 
H®SpiT¿nsãrDÚeC®lback
 
ÿÎback
)

118 
h®SpiT¿nsãrDÚeC®lback
 = 
ÿÎback
;

120 
	`DMA_C»©eHªdË
(&
ma¡”TxHªdË
, 
SPI_DMA
, 
EXAMPLE_SPI_MASTER_TX_CHANNEL
);

121 
	`DMA_C»©eHªdË
(&
ma¡”RxHªdË
, 
SPI_DMA
, 
EXAMPLE_SPI_MASTER_RX_CHANNEL
);

124 
	`SPI_Ma¡”T¿nsãrC»©eHªdËDMA
(
EXAMPLE_SPI_MASTER
, &
ma¡”HªdË
, 
SPI_Ma¡”U£rC®lback
, 
NULL
, &
ma¡”TxHªdË
, &
ma¡”RxHªdË
);

127 
ma¡”Xãr
.
txD©a
 = (
ušt8_t
 *)xData;

128 
ma¡”Xãr
.
rxD©a
 =„xData;

129 
ma¡”Xãr
.
d©aSize
 = 
ŒªsãrD©aL’gth
;

130 
ma¡”Xãr
.
cÚfigFÏgs
 |ğ
kSPI_F¿meAs£¹
;

132  (
kStus_Sucûss
 =ğ
	`SPI_Ma¡”T¿nsãrDMA
(
EXAMPLE_SPI_MASTER
, &
ma¡”HªdË
, &
ma¡”Xãr
));

133 
	}
}

135 
	$£ndCommªd
(
ušt8_t
 
d©a
)

137 
ušt8_t
 
»ûiveD©a
;

138 
	`h®GpioS‘Pš
(
h®GpioPš
.
¥iOËdDc
, 
çl£
);

139 
isTxDÚe
 = 
çl£
;

140 
	`h®SpiT¿nsãr
(&
d©a
, &
»ûiveD©a
, (d©a), 
NULL
);

141 
isTxDÚe
 =ğ
çl£
) {

144 
	}
}

146 
	$£ndD©a
(
ušt8_t
 
d©a
)

148 
isTxDÚe
 =ğ
çl£
) {

152 
ušt8_t
 
»ûiveD©a
;

153 
	`h®GpioS‘Pš
(
h®GpioPš
.
¥iOËdDc
, 
Œue
);

154 
isTxDÚe
 = 
çl£
;

155 
	`h®SpiT¿nsãr
(&
d©a
, &
»ûiveD©a
, (d©a), 
NULL
);

156 
	}
}

158 
	$putPiùu»
(cÚ¡ 
ušt8_t
 
d©a
[])

160 
	`£ndCommªd
(0x0C);

161 
	`h®GpioS‘Pš
(
h®GpioPš
.
¥iOËdDc
, 
Œue
);

162 
ušt32_t
 
a
 = 0;

163 
a
 = 0;‡ < 32;‡++) {

164 
isTxDÚe
 = 
çl£
;

165 
	`h®SpiT¿nsãr
(
d©a
 + 
a
 * 1024, 
NULL
, 1024, NULL);

166 
isTxDÚe
 =ğ
çl£
) {

170 
	}
}

172 
	$lcdIn™
()

174 
	`DMA_In™
(
DMA0
);

175 
	`h®GpioPšIn™
(
h®GpioPš
.
¥iOËdR¡
);

176 
	`h®GpioPšIn™
(
h®GpioPš
.
¥iOËdCs
);

177 
	`h®GpioPšIn™
(
h®GpioPš
.
¥iOËdDc
);

178 
	`h®GpioPšIn™
(
h®GpioPš
.
¥iOËdMosi
);

179 
	`h®GpioPšIn™
(
h®GpioPš
.
¥iOËdSck
);

181 
	`CLOCK_A‰achClk
(
kFRO_HF_to_FLEXCOMM3
);

183 
ušt32_t
 
¤cClock_Hz
;

184 
¥i_ma¡”_cÚfig_t
 
ma¡”CÚfig
;

186 
¤cClock_Hz
 = 
EXAMPLE_SPI_MASTER_CLK_FREQ
;

188 
	`SPI_Ma¡”G‘DeçuÉCÚfig
(&
ma¡”CÚfig
);

189 
ma¡”CÚfig
.
s£lNum
 = (
¥i_s£l_t
)
EXAMPLE_SPI_SSEL
;

190 
ma¡”CÚfig
.
s£lPŞ
 = (
¥i_¥Ş_t
)
EXAMPLE_MASTER_SPI_SPOL
;

191 
ma¡”CÚfig
.
baudR©e_Bps
 = 24000000;

192 
	`SPI_Ma¡”In™
(
EXAMPLE_SPI_MASTER
, &
ma¡”CÚfig
, 
¤cClock_Hz
);

194 
	`DMA_EÇbËChªÃl
(
SPI_DMA
, 
EXAMPLE_SPI_MASTER_TX_CHANNEL
);

195 
	`DMA_EÇbËChªÃl
(
SPI_DMA
, 
EXAMPLE_SPI_MASTER_RX_CHANNEL
);

196 
	`DMA_S‘ChªÃlPriÜ™y
(
SPI_DMA
, 
EXAMPLE_SPI_MASTER_TX_CHANNEL
, 
kDMA_ChªÃlPriÜ™y3
);

197 
	`DMA_S‘ChªÃlPriÜ™y
(
SPI_DMA
, 
EXAMPLE_SPI_MASTER_RX_CHANNEL
, 
kDMA_ChªÃlPriÜ™y2
);

198 vŞ©
ušt32_t
 
d–ayCÁr
 = 0;

199 
d–ayCÁr
 = 0; delayCntr < 1000000; delayCntr++) {

203 
	`h®GpioS‘Pš
(
h®GpioPš
.
¥iOËdR¡
, 
Œue
);

205 
d–ayCÁr
 = 0; delayCntr < 1000000; delayCntr++) {

209 
	`£ndCommªd
(0x01);

211 
	`£ndCommªd
(0x03);

212 
	`£ndD©a
(0x00);

214 
	`£ndCommªd
(0x04);

215 
	`£ndD©a
(0x04);

217 
	`£ndCommªd
(0x05);

218 
	`£ndD©a
(0x00);

220 
	`£ndCommªd
(0x06);

221 
	`£ndD©a
(0x00);

223 
	`£ndCommªd
(0x07);

224 
	`£ndD©a
(0x00);

225 
	`£ndD©a
(0x00);

226 
	`£ndD©a
(0x07);

227 
	`£ndD©a
(0x0F);

228 
	`£ndD©a
(0x00);

229 
	`£ndD©a
(0x00);

230 
	`£ndD©a
(0x07);

231 
	`£ndD©a
(0x0F);

233 
	`£ndCommªd
(0x08);

234 
	`£ndD©a
(0x01);

236 
	`£ndCommªd
(0x09);

237 
	`£ndD©a
(0x07);

239 
	`£ndCommªd
(0x0A);

240 
	`£ndD©a
(0x00);

241 
	`£ndD©a
(0x00);

242 
	`£ndD©a
(0x07);

243 
	`£ndD©a
(0x0F);

244 
	`£ndD©a
(0x00);

245 
	`£ndD©a
(0x00);

246 
	`£ndD©a
(0x07);

247 
	`£ndD©a
(0x0F);

249 
	`£ndCommªd
(0x0B);

250 
	`£ndD©a
(0x00);

251 
	`£ndD©a
(0x00);

252 
	`£ndD©a
(0x00);

253 
	`£ndD©a
(0x00);

255 
	`£ndCommªd
(0x0E);

256 
	`£ndD©a
(0x03);

257 
	`£ndD©a
(0x0A);

258 
	`£ndD©a
(0x03);

259 
	`£ndD©a
(0x0A);

260 
	`£ndD©a
(0x03);

261 
	`£ndD©a
(0x0A);

263 
	`£ndCommªd
(0x0F);

264 
	`£ndD©a
(0x14);

265 
	`£ndD©a
(0x14);

266 
	`£ndD©a
(0x14);

268 
	`£ndCommªd
(0x1C);

269 
	`£ndD©a
(0x08);

271 
	`£ndCommªd
(0x1D);

272 
	`£ndD©a
(0x0A);

273 
	`£ndD©a
(0x0A);

274 
	`£ndD©a
(0x0A);

276 
	`£ndCommªd
(0x1E);

277 
	`£ndD©a
(0x00);

279 
	`£ndCommªd
(0x1F);

280 
	`£ndD©a
(0x00);

282 
	`£ndCommªd
(0x30);

283 
	`£ndD©a
(0x12);

285 
	`£ndCommªd
(0x02);

286 
	`£ndD©a
(0x01);

288 
	`£ndCommªd
(0x3C);

289 
	`£ndD©a
(0x01);

291 
	`£ndCommªd
(0x3A);

293 cÚ¡ 
ušt8_t
 
G¿y_SÿË_TB1
[64] = {

299 cÚ¡ 
ušt8_t
 
G¿y_SÿË_TB2
[128] = {

309 
ušt32_t
 
úŒ
 = 0;

310 
úŒ
 = 0; cntr < 64; cntr++) {

311 
	`£ndD©a
(
G¿y_SÿË_TB1
[
úŒ
]);

314 
úŒ
 = 0; cntr < 128; cntr++) {

315 
	`£ndD©a
(
G¿y_SÿË_TB2
[
úŒ
]);

318 
úŒ
 = 0; cntr < 64; cntr++) {

319 
	`£ndD©a
(
G¿y_SÿË_TB1
[
úŒ
]);

321 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\Lcd\Lcd.h

1 #iâdeà
__HAL_SPI_H__


2 
	#__HAL_SPI_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

7 
lcdIn™
();

8 
putPiùu»
(cÚ¡ 
ušt8_t
 
d©a
[]);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\LedContorllerHal\LedController.c

1 
	~<¡ddef.h
>

2 
	~"f¦_iocÚ.h
"

3 
	~"f¦_dma.h
"

4 
	~"f¦_ùim”.h
"

5 
	~"f¦_šputmux.h
"

7 
	~"LedCÚŒŞËr.h
"

10 
	#WS2812B_FREQ
 800000

	)

11 
	#WS2812B_SHORT_LEVEL
 (17 * 2)

	)

12 
	#WS2812B_LONG_LEVEL
 (38 * 2)

	)

14 
	#HD59731B_FREQ
 406000

	)

15 
	#HD59731B_SHORT_LEVEL
 (17 * 4)

	)

16 
	#HD59731B_LONG_LEVEL
 (38 * 4)

	)

18 
	#LED_CONTROLLER_TIMER_UNIT
 
CTIMER3


	)

20 
	#LED_CONTROLLER_TIMER_MATCH_NUMBER
 0

	)

21 
	#LED_CONTROLLER_TIMER_MATCH_LED_0
 1

	)

22 
	#LED_CONTROLLER_TIMER_MATCH_LED_1
 2

	)

24 
	#LED_CONTROLLER_DMA_CHANNEL_LED_0
 0

	)

27 
	#LED_CONTROLLER_PWM_PIN_0
 30

	)

28 
	#LED_CONTROLLER_PWM_PIO_0
 4

	)

29 
	#LED_CONTROLLER_PWM_FUN_0
 
IOCON_FUNC3


	)

32 
	#LED_CONTROLLER_PWM_PIN_1
 14

	)

33 
	#LED_CONTROLLER_PWM_PIO_1
 3

	)

34 
	#LED_CONTROLLER_PWM_FUN_1
 
IOCON_FUNC3


	)

37 
	#BITS_PER_LED
 24

	)

38 
	#MAX_LED_COUNT
 72

	)

39 
	#MAX_BITS_COUNT
 (
MAX_LED_COUNT
 * 
BITS_PER_LED
)

	)

42 
	#DMA_ADDR
 (*)

	)

44 cÚ¡ 
iocÚ_group_t
 
	gËdCÚŒŞËrPšMuxšgTabË
[] = {

45 {
LED_CONTROLLER_PWM_PIO_0
, 
LED_CONTROLLER_PWM_PIN_0
, (
LED_CONTROLLER_PWM_FUN_0
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
)},

46 {
LED_CONTROLLER_PWM_PIO_1
, 
LED_CONTROLLER_PWM_PIN_1
, (
LED_CONTROLLER_PWM_FUN_1
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
)},

49 
LedCÚŒŞËrOnD©aS’tCb
 
	gÚD©aS’tC®lback
 = 
NULL
;

50 
dma_hªdË_t
 
	ghdma
;

51 
dma_desütÜ_t
 
dmaDesc
 
__©Œibu‹__
((
®igÃd
((dma_descriptor_t))));

54 
ušt32_t
 
	gËdDmaBufãr
[
MAX_BITS_COUNT
 + 1] 
__©Œibu‹__
((
®igÃd
((uint32_t))));

56 vŞ©
boŞ
 
	gËdCÚŒŞËrBusyFÏg
 = 
çl£
;

58 
	$dmaC®lback
(
_dma_hªdË
 *
hªdË
, *
u£rD©a
, 
boŞ
 
ŒªsãrDÚe
, 
ušt32_t
 
štmode
)

60 
LED_CONTROLLER_TIMER_UNIT
->
TCR
 &= ~(1);

61 ià(
ÚD©aS’tC®lback
) {

62 
	`ÚD©aS’tC®lback
();

64 
ËdCÚŒŞËrBusyFÏg
 = 
çl£
;

65 
	}
}

67 
	$ËdCÚŒŞËrS‘LedD©a
(
ušt32_t
 
pÜtNumb”
, 
LedTy³
 
ËdTy³
, cÚ¡ ušt32_ˆ*
rgbA¼ay
, ušt32_ˆ
rgbA¼ayËngth
)

69 
ušt32_t
 
ËdB™F»qu’cy
 = 0;

70 
ušt32_t
 
ËdB™LÚgLev–
 = 0;

71 
ušt32_t
 
ËdB™ShÜtLev–
 = 0;

73 
ËdTy³
) {

74 
LED_TYPE_WS2812B
:

75 
ËdB™F»qu’cy
 = 
WS2812B_FREQ
;

76 
ËdB™LÚgLev–
 = 
WS2812B_LONG_LEVEL
;

77 
ËdB™ShÜtLev–
 = 
WS2812B_SHORT_LEVEL
;

80 
LED_TYPE_HD59731B
:

81 
ËdB™F»qu’cy
 = 
HD59731B_FREQ
;

82 
ËdB™LÚgLev–
 = 
HD59731B_LONG_LEVEL
;

83 
ËdB™ShÜtLev–
 = 
HD59731B_SHORT_LEVEL
;

90 ià(
rgbA¼ayËngth
 > 
MAX_LED_COUNT
) {

94 
ËdCÚŒŞËrBusyFÏg
 =ğ
Œue
)

97 
ËdCÚŒŞËrBusyFÏg
 = 
Œue
;

99 cÚ¡ 
ušt32_t
 
tim”ClockS³ed
 = 96000000UL;

101 
size_t
 
ËdCouÁ”
 = 0;†edCouÁ” < 
rgbA¼ayËngth
;†edCounter++) {

102 
size_t
 
b™Numb”
 = 0; b™Numb” < 
BITS_PER_LED
; bitNumber++) {

103 
ËdDmaBufãr
[
ËdCouÁ”
 * 
BITS_PER_LED
 + 
b™Numb”
] = (
rgbA¼ay
[ËdCouÁ”] & (1 << (BITS_PER_LED - b™Numb” - 1))è? 
ËdB™LÚgLev–
 : 
ËdB™ShÜtLev–
;

106 
ËdDmaBufãr
[
rgbA¼ayËngth
 * 
BITS_PER_LED
] = 0;

108 cÚ¡ 
ùim”_m©ch_cÚfig_t
 
³riodM©chCÚfig
 = {

109 .
’abËCouÁ”Re£t
 = 
Œue
,

110 .
’abËCouÁ”Stİ
 = 
çl£
,

111 .
m©chV®ue
 = 
tim”ClockS³ed
 / 
ËdB™F»qu’cy
 - 1,

112 .
outCÚŒŞ
 = 
kCTIMER_Ouut_NoAùiÚ
,

113 .
outPšIn™S‹
 = 
Œue
,

114 .
’abËIÁ”ru±
 = 
çl£
,

117 cÚ¡ 
ùim”_m©ch_cÚfig_t
 
dutyCyşeM©chCÚfig
 = {

118 .
’abËCouÁ”Re£t
 = 
çl£
,

119 .
’abËCouÁ”Stİ
 = 
çl£
,

120 .
m©chV®ue
 = 0,

121 .
outCÚŒŞ
 = 
kCTIMER_Ouut_NoAùiÚ
,

122 .
outPšIn™S‹
 = 
Œue
,

123 .
’abËIÁ”ru±
 = 
çl£
,

126 ià(
pÜtNumb”
 == 0) {

127 
LED_CONTROLLER_TIMER_UNIT
->
PWMC
 = 1 << 0;

128 
	`CTIMER_S‘upM©ch
(
LED_CONTROLLER_TIMER_UNIT
, 0, &
dutyCyşeM©chCÚfig
);

129 
	`CTIMER_S‘upM©ch
(
LED_CONTROLLER_TIMER_UNIT
, 1, &
³riodM©chCÚfig
);

131 
INPUTMUX
->
DMA_ITRIG_INMUX
[
LED_CONTROLLER_DMA_CHANNEL_LED_0
] = 15;

134 
LED_CONTROLLER_TIMER_UNIT
->
PWMC
 = 1 << 
LED_CONTROLLER_TIMER_MATCH_LED_0
;

135 
	`CTIMER_S‘upM©ch
(
LED_CONTROLLER_TIMER_UNIT
, 1, &
dutyCyşeM©chCÚfig
);

136 
	`CTIMER_S‘upM©ch
(
LED_CONTROLLER_TIMER_UNIT
, 0, &
³riodM©chCÚfig
);

138 
INPUTMUX
->
DMA_ITRIG_INMUX
[
LED_CONTROLLER_DMA_CHANNEL_LED_0
] = 14;

141 
dma_Œªsãr_cÚfig_t
 
dmaT¿nsãrCfg
;

142 
	`DMA_P»·»T¿nsãr
(&
dmaT¿nsãrCfg
, (
ušt8_t
 *)&
ËdDmaBufãr
[0], (*)&
LED_CONTROLLER_TIMER_UNIT
->
MR
[
pÜtNumb”
], 4, (
rgbA¼ayËngth
 * 
BITS_PER_LED
 / 2è* 4, 
kDMA_MemÜyToP”h”®
, &
dmaDesc
);

143 
dmaT¿nsãrCfg
.
isP”h
 = 
çl£
;

144 
dmaT¿nsãrCfg
.
xãrcfg
.
štA
 = 
çl£
;

145 
dmaT¿nsãrCfg
.
xãrcfg
.
štB
 = 
çl£
;

146 
	`DMA_Subm™T¿nsãr
(&
hdma
, &
dmaT¿nsãrCfg
);

148 
	`DMA_P»·»T¿nsãr
(&
dmaT¿nsãrCfg
, (
ušt8_t
 *)&
ËdDmaBufãr
[
rgbA¼ayËngth
 * 
BITS_PER_LED
 / 2], (*è&
LED_CONTROLLER_TIMER_UNIT
->
MR
[
pÜtNumb”
], 4, (rgbA¼ayËngth * BITS_PER_LED / 2è* 4, 
kDMA_MemÜyToP”h”®
, 
NULL
);

149 
dmaT¿nsãrCfg
.
isP”h
 = 
çl£
;

150 
dmaT¿nsãrCfg
.
xãrcfg
.
štA
 = 
Œue
;

151 
dmaT¿nsãrCfg
.
xãrcfg
.
štB
 = 
çl£
;

152 
	`DMA_C»©eDesütÜ
(&
dmaDesc
, &
dmaT¿nsãrCfg
.
xãrcfg
, dmaT¿nsãrCfg.
¤cAddr
, dmaT¿nsãrCfg.
d¡Addr
, dmaT¿nsãrCfg.
ÃxtDesc
);

154 
	`DMA_S¹T¿nsãr
(&
hdma
);

156 
LED_CONTROLLER_TIMER_UNIT
->
TC
 = 
tim”ClockS³ed
 / 
ËdB™F»qu’cy
 - 1;

157 
LED_CONTROLLER_TIMER_UNIT
->
MR
[
pÜtNumb”
] = 
ËdDmaBufãr
[0];

158 
LED_CONTROLLER_TIMER_UNIT
->
TCR
 |= 1;

159 
	}
}

161 
	$ËdCÚŒŞËrIn™
(
LedCÚŒŞËrOnD©aS’tCb
 
ÚD©aS’tCb
)

163 
ÚD©aS’tC®lback
 = 
ÚD©aS’tCb
;

164 cÚ¡ 
ušt32_t
 
tim”ClockS³ed
 = 96000000UL;

166 
	`IOCON_S‘PšMuxšg
(
IOCON
, 
ËdCÚŒŞËrPšMuxšgTabË
, ÖedCÚŒŞËrPšMuxšgTabËè/ (
iocÚ_group_t
));

168 
ùim”_cÚfig_t
 
cÚfig
;

169 
	`CTIMER_G‘DeçuÉCÚfig
(&
cÚfig
);

170 
	`CTIMER_In™
(
LED_CONTROLLER_TIMER_UNIT
, &
cÚfig
);

171 
ùim”_m©ch_cÚfig_t
 
m©chCÚfig
 = {

172 .
’abËCouÁ”Re£t
 = 
Œue
,

173 .
’abËCouÁ”Stİ
 = 
çl£
,

174 .
m©chV®ue
 = 
tim”ClockS³ed
 / 
WS2812B_FREQ
 - 1,

175 .
outCÚŒŞ
 = 
kCTIMER_Ouut_NoAùiÚ
,

176 .
outPšIn™S‹
 = 
çl£
,

177 .
’abËIÁ”ru±
 = 
çl£
,

180 
ùim”_m©ch_cÚfig_t
 
m©chCÚfig1
 = {

181 .
’abËCouÁ”Re£t
 = 
çl£
,

182 .
’abËCouÁ”Stİ
 = 
çl£
,

183 .
m©chV®ue
 = 0,

184 .
outCÚŒŞ
 = 
kCTIMER_Ouut_NoAùiÚ
,

185 .
outPšIn™S‹
 = 
Œue
,

186 .
’abËIÁ”ru±
 = 
çl£
,

189 
	`CTIMER_S‘upM©ch
(
LED_CONTROLLER_TIMER_UNIT
, 
LED_CONTROLLER_TIMER_MATCH_NUMBER
, &
m©chCÚfig
);

190 
	`CTIMER_S‘upM©ch
(
LED_CONTROLLER_TIMER_UNIT
, 
LED_CONTROLLER_TIMER_MATCH_LED_0
, &
m©chCÚfig1
);

193 
LED_CONTROLLER_TIMER_UNIT
->
PWMC
 = (1 << 
LED_CONTROLLER_TIMER_MATCH_LED_0
) | (1 << 0);

195 
INPUTMUX
->
DMA_ITRIG_INMUX
[
LED_CONTROLLER_DMA_CHANNEL_LED_0
] = 14;

196 
	`DMA_In™
(
DMA0
);

197 
	`DMA_EÇbËChªÃl
(
DMA0
, 
LED_CONTROLLER_DMA_CHANNEL_LED_0
);

199 
	`DMA_C»©eHªdË
(&
hdma
, 
DMA0
, 0);

200 
	`DMA_S‘C®lback
(&
hdma
, 
dmaC®lback
, 
NULL
);

202 
	`DMA_S‘ChªÃlPriÜ™y
(
DMA0
, 
LED_CONTROLLER_DMA_CHANNEL_LED_0
, 
kDMA_ChªÃlPriÜ™y0
);

203 
	`DMA_EÇbËChªÃlIÁ”ru±s
(
DMA0
, 
LED_CONTROLLER_DMA_CHANNEL_LED_0
);

204 
dma_chªÃl_Œigg”_t
 
dmaChªÃlTrigg”
;

205 
dmaChªÃlTrigg”
.
bur¡
 = 
kDMA_EdgeBur¡T¿nsãr1
;

206 
dmaChªÃlTrigg”
.
ty³
 = 
kDMA_RisšgEdgeTrigg”
;

207 
dmaChªÃlTrigg”
.
w¿p
 = 
kDMA_NoW¿p
;

208 
	`DMA_CÚfigu»ChªÃlTrigg”
(
DMA0
, 
LED_CONTROLLER_DMA_CHANNEL_LED_0
, &
dmaChªÃlTrigg”
);

210 
	`NVIC_EÇbËIRQ
(
DMA0_IRQn
);

211 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\LedContorllerHal\LedController.h

1 #iâdeà
__LED_CONTROLLER_H__


2 
	#__LED_CONTROLLER_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

7 
	#LED_DRIVER_CHANNEL_COUNT
 144

	)

10 
	mLED_TYPE_WS2812B
,

11 
	mLED_TYPE_HD59731B


12 } 
	tLedTy³
;

14 (*
	gLedCÚŒŞËrOnD©aS’tCb
)();

16 
ËdCÚŒŞËrIn™
(
LedCÚŒŞËrOnD©aS’tCb
 
ÚD©aS’tCb
);

17 
ËdCÚŒŞËrS‘LedD©a
(
ušt32_t
 
pÜtNumb”
, 
LedTy³
 
ËdTy³
, cÚ¡ ušt32_ˆ*
rgbA¼ay
, ušt32_ˆ
rgbA¼ayËngth
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\PmBusHal\PmBusHal.c

1 
	~"PmBusH®.h
"

3 
	~"ch.h
"

4 
	~<¡ršg.h
>

6 
	#PM_BUS_I2C_HW_UNIT
 
I2C0


	)

7 
	#PM_BUS_I2C_PERIPH_RESET
 
RESET_I2C0


	)

10 
	#PM_BUS_I2C_SDA_PIO_NUM
 0

	)

11 
	#PM_BUS_I2C_SDA_PIN_NUM
 5

	)

13 
	#PM_BUS_I2C_SCL_PIO_NUM
 0

	)

14 
	#PM_BUS_I2C_SCL_PIN_NUM
 4

	)

17 
	#I2C_SPEED_400KHZ
 (400000)

	)

18 
	#I2C_SPEED_1MHZ
 (1000000)

	)

19 
	#I2C_SPEED_100KHZ
 (100000)

	)

21 
	#I2C0_BITRATE
 
I2C_SPEED_100KHZ


	)

23 
	#I2C_RD_CMD_BIT
 (0x01)

	)

25 
	#I2C_FASTPLUS_BIT
 (0)

	)

27 #ià(
I2C_BITRATE
 > 
SPEED_400KHZ
)

29 #undeà
I2C_FASTPLUS_BIT


30 
	#I2C_FASTPLUS_BIT
 
IOCON_FASTI2C_EN


	)

34 
	#I2C_MASTER_HANDLE_MEM
 0x20

	)

35 
ušt32_t
 
	gi2c0Ma¡”HªdËMEM
[
I2C_MASTER_HANDLE_MEM
];

36 
I2C_HANDLE_T
 *
	gi2c0HªdËMa¡”
;

38 
I2C_PARAM_T
 
	g·¿m
;

39 
I2C_RESULT_T
 
	g»suÉ
;

41 
boŞ
 
	gŒªsãrCom¶‘e
 = 
çl£
;

43 
	$i2cO³¿tiÚCom¶‘eCb
(
ušt32_t
 
”rÜCode
, ušt32_ˆ
n
)

45 ià(
”rÜCode
 !ğ
LPC_OK
) {

46 
ŒªsãrCom¶‘e
 = 
Œue
;

47 } ià(
»suÉ
.
n_by‹s_£Á
 =ğ
·¿m
.
num_by‹s_£nd
 &&„esuÉ.
n_by‹s_»cd
 =ğ·¿m.
num_by‹s_»c
) {

48 
ŒªsãrCom¶‘e
 = 
Œue
;

50 
	}
}

52 
boŞ
 
	$i2cIsBusOk
()

54 
boŞ
 
sş
 = 
	`Ch_GPIO_G‘PšS‹
(
LPC_GPIO
, 
PM_BUS_I2C_SCL_PIO_NUM
, 
PM_BUS_I2C_SCL_PIN_NUM
);

55 
boŞ
 
sda
 = 
	`Ch_GPIO_G‘PšS‹
(
LPC_GPIO
, 
PM_BUS_I2C_SDA_PIO_NUM
, 
PM_BUS_I2C_SDA_PIN_NUM
);

57 ià(
sş
 =ğ
çl£
 || 
sda
 == false) {

58 vŞ©
i
 = 0;

60  (
sş
 && 
sda
);

61 
	}
}

63 
boŞ
 
	$i2cR—dBufãr
(
ušt8_t
 
buff
[], 
ušt32_t
 
by‹sToR—d
)

65 
ŒªsãrCom¶‘e
 = 
çl£
;

72 
·¿m
.
num_by‹s_£nd
 = 0;

73 
·¿m
.
num_by‹s_»c
 = 
by‹sToR—d
;

74 
·¿m
.
bufãr_±r_»c
 = 
buff
;

75 
·¿m
.
¡İ_æag
 = 1;

76 
·¿m
.
func_±
 = 
i2cO³¿tiÚCom¶‘eCb
;

78 
»suÉ
.
n_by‹s_»cd
 = 0;

79 
»suÉ
.
n_by‹s_£Á
 = 0;

82 
LPC_I2CD_API
->
	`i2c_ma¡”_»ûive_šŒ
(
i2c0HªdËMa¡”
, &
·¿m
, &
»suÉ
);

83  
Œue
;

84 
	}
}

86 
boŞ
 
	$i2cWr™eBufãr
(cÚ¡ 
ušt8_t
 
buff
[], 
ušt32_t
 
bufãrSize
)

88 
ŒªsãrCom¶‘e
 = 
çl£
;

95 
·¿m
.
num_by‹s_£nd
 = 
bufãrSize
;

96 
·¿m
.
bufãr_±r_£nd
 = (
ušt8_t
 *è
buff
;

97 
·¿m
.
num_by‹s_»c
 = 0;

98 
·¿m
.
¡İ_æag
 = 1;

99 
·¿m
.
func_±
 = 
i2cO³¿tiÚCom¶‘eCb
;

101 
»suÉ
.
n_by‹s_»cd
 = 0;

102 
»suÉ
.
n_by‹s_£Á
 = 0;

105 
ušt32_t
 
»s
 = 
LPC_I2CD_API
->
	`i2c_ma¡”_Œªsm™_šŒ
(
i2c0HªdËMa¡”
, &
·¿m
, &
»suÉ
);

106  
Œue
;

107 
	}
}

109 
	$pmBusIn™
()

112 
	`Ch_SYSCTL_P”hRe£t
(
PM_BUS_I2C_PERIPH_RESET
);

113 
	`Ch_IOCON_PšMuxS‘
(
LPC_IOCON
, 
PM_BUS_I2C_SCL_PIO_NUM
, 
PM_BUS_I2C_SCL_PIN_NUM
, (
IOCON_FUNC1
 | 
I2C_FASTPLUS_BIT
è| 
IOCON_DIGMODE_EN
);

114 
	`Ch_IOCON_PšMuxS‘
(
LPC_IOCON
, 
PM_BUS_I2C_SDA_PIO_NUM
, 
PM_BUS_I2C_SDA_PIN_NUM
, (
IOCON_FUNC1
 | 
I2C_FASTPLUS_BIT
è| 
IOCON_DIGMODE_EN
);

116 
	`Ch_I2C_In™
(
PM_BUS_I2C_HW_UNIT
);

118 ià(
LPC_I2CD_API
->
	`i2c_g‘_mem_size
(è> (
i2c0Ma¡”HªdËMEM
)) {

123 
i2c0HªdËMa¡”
 = 
LPC_I2CD_API
->
	`i2c_£tup
(
LPC_I2C0_BASE
, 
i2c0Ma¡”HªdËMEM
);

125 ià(
i2c0HªdËMa¡”
 =ğ
NULL
) {

130 ià(
LPC_I2CD_API
->
	`i2c_£t_b™¿‹
(
i2c0HªdËMa¡”
, 
	`Ch_Clock_G‘Sy¡emClockR©e
(), 
I2C0_BITRATE
è!ğ
LPC_OK
)

133 
	`NVIC_EÇbËIRQ
(
I2C0_IRQn
);

134 
	}
}

136 
	$I2C0_IRQHªdËr
()

139 
LPC_I2CD_API
->
	`i2c_i¤_hªdËr
(
i2c0HªdËMa¡”
);

140 
	}
}

142 
boŞ
 
	$pmBusWr™e
(
ušt8_t
 
addr
, ušt8_ˆ
cmdD©a
[], ušt8_ˆ
cmdD©aL’gth
, ušt8_ˆ
d©a
[], ušt8_ˆ
d©aL’gth
)

144 ià(
	`i2cIsBusOk
(è=ğ
çl£
) {

145  
çl£
;

148 
ušt8_t
 
wr™eD©a
[65];

149 
wr™eD©a
[0] = 
addr
 << 1;

151 
	`memıy
(&
wr™eD©a
[1], 
cmdD©a
, 
cmdD©aL’gth
);

153 
	`i2cWr™eBufãr
(
wr™eD©a
, 
cmdD©aL’gth
 + 1);

155 
ŒªsãrCom¶‘e
 =ğ
çl£
)

158 ià(
d©aL’gth
) {

159 
	`memıy
(&
wr™eD©a
[1], 
d©a
, 
d©aL’gth
);

161 
	`i2cWr™eBufãr
(
wr™eD©a
, 
d©aL’gth
 + 1);

163 
ŒªsãrCom¶‘e
 =ğ
çl£
)

166  
Œue
;

167 
	}
}

169 
boŞ
 
	$pmBusR—d
(
ušt8_t
 
addr
, ušt8_ˆ
cmdD©a
[], ušt8_ˆ
cmdD©aL’gth
, ušt8_ˆ
d©a
[], ušt8_ˆ
d©aL’gth
)

171 ià(
	`i2cIsBusOk
(è=ğ
çl£
) {

172  
çl£
;

175 
ušt8_t
 
wr™eD©a
[65];

177 
wr™eD©a
[0] = 
addr
 << 1;

178 
	`memıy
(&
wr™eD©a
[1], 
cmdD©a
, 
cmdD©aL’gth
);

180 
	`i2cWr™eBufãr
(
wr™eD©a
, 
cmdD©aL’gth
 + 1);

182 
ŒªsãrCom¶‘e
 =ğ
çl£
)

185 
d©a
[0] = (
addr
 << 1è| 
I2C_RD_CMD_BIT
;

187 
	`i2cR—dBufãr
(
d©a
, 
d©aL’gth
);

189 
ŒªsãrCom¶‘e
 =ğ
çl£
)

192  
Œue
;

193 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\PmBusHal\PmBusHal.h

1 #iâdeà
__PM_BUS_HAL_H__


2 
	#__PM_BUS_HAL_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

7 (*
	tPmBusT¿nãrCom¶‘eCb
)(
	tboŞ
 
	tisSucûssful
);

9 
	`pmBusIn™
();

13 
boŞ
 
	`pmBusWr™e
(
ušt8_t
 
addr
, ušt8_ˆ
cmdD©a
[], ušt8_ˆ
cmdD©aL’gth
, ušt8_ˆ
d©a
[], ušt8_ˆ
d©aL’gth
);

14 
boŞ
 
	`pmBusR—d
(
ušt8_t
 
addr
, ušt8_ˆ
cmdD©a
[], ušt8_ˆ
cmdD©aL’gth
, ušt8_ˆ
d©a
[], ušt8_ˆ
d©aL’gth
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\LinkerScript\LinkerScript.ld

2 
	gMEMORY


4 
FLASH
 (
rx
è: 
ORIGIN
 = 0x00000000, 
	gLENGTH
 = 512
K


5 
RAM
 (
rwx
è: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 160
K


6 
USB
 (
rw
è: 
ORIGIN
 = 0x40100000, 
	gLENGTH
 = 8
K


42 
	$ENTRY
(
Re£t_HªdËr
)

44 
SECTIONS


46 .
‹xt
 :

48 
	`KEEP
(*(.
veùÜs
))

49 
__VeùÜs_End
 = .;

50 
__VeùÜs_Size
 = 
__VeùÜs_End
 - 
__VeùÜs
;

51 
__’d__
 = .;

53 *(.
‹xt
*)

55 
	`KEEP
(*(.
š™
))

56 
	`KEEP
(*(.
fši
))

59 *
ütbegš
.
	`o
(.
ùÜs
)

60 *
ütbegš
?.
	`o
(.
ùÜs
)

61 *(
	`EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
ùÜs
)

62 *(
	`SORT
(.
ùÜs
.*))

63 *(.
ùÜs
)

66 *
ütbegš
.
	`o
(.
dtÜs
)

67 *
ütbegš
?.
	`o
(.
dtÜs
)

68 *(
	`EXCLUDE_FILE
(*
ü‹nd
?.
o
 *ü‹nd.oè.
dtÜs
)

69 *(
	`SORT
(.
dtÜs
.*))

70 *(.
dtÜs
)

72 *(.
rod©a
*)

74 
	`KEEP
(*(.
eh_äame
*))

75 } > 
FLASH


77 .
ARM
.
exb
 :

79 *(.
ARM
.
exb
* .
gnu
.
lškÚû
.
¬mexb
.*)

80 } > 
FLASH


82 
__exidx_¡¬t
 = .;

83 .
ARM
.
exidx
 :

85 *(.
ARM
.
exidx
* .
gnu
.
lškÚû
.
¬mexidx
.*)

86 } > 
FLASH


87 
__exidx_’d
 = .;

123 
__‘ext
 = .;

125 .
d©a
 : 
	`AT
 (
__‘ext
)

127 
__d©a_¡¬t__
 = .;

128 *(
¿m_veùÜs
)

129 *(
vbË
)

130 *(.
d©a
*)

132 . = 
	`ALIGN
(4);

134 
	`PROVIDE_HIDDEN
 (
__´eš™_¬¿y_¡¬t
 = .);

135 
	`KEEP
(*(.
´eš™_¬¿y
))

136 
	`PROVIDE_HIDDEN
 (
__´eš™_¬¿y_’d
 = .);

138 . = 
	`ALIGN
(4);

140 
	`PROVIDE_HIDDEN
 (
__š™_¬¿y_¡¬t
 = .);

141 
	`KEEP
(*(
	`SORT
(.
š™_¬¿y
.*)))

142 
	`KEEP
(*(.
š™_¬¿y
))

143 
	`PROVIDE_HIDDEN
 (
__š™_¬¿y_’d
 = .);

146 . = 
	`ALIGN
(4);

148 
	`PROVIDE_HIDDEN
 (
__fši_¬¿y_¡¬t
 = .);

149 
	`KEEP
(*(
	`SORT
(.
fši_¬¿y
.*)))

150 
	`KEEP
(*(.
fši_¬¿y
))

151 
	`PROVIDE_HIDDEN
 (
__fši_¬¿y_’d
 = .);

153 
	`KEEP
(*(.
jü
*))

154 . = 
	`ALIGN
(4);

156 
__d©a_’d__
 = .;

158 } > 
RAM


160 .
bss
 :

162 . = 
	`ALIGN
(4);

163 
__bss_¡¬t__
 = .;

164 *(.
bss
*)

165 *(
COMMON
)

166 . = 
	`ALIGN
(4);

167 
__bss_’d__
 = .;

168 } > 
RAM


170 .
	`h—p
 (
COPY
):

172 
__H—pBa£
 = .;

173 
__’d__
 = .;

174 
’d
 = 
__’d__
;

175 
	`KEEP
(*(.
h—p
*))

176 
__H—pLim™
 = .;

177 } > 
RAM


182 .
	`¡ack_dummy
 (
COPY
):

184 
	`KEEP
(*(.
¡ack
*))

185 } > 
RAM


189 
__SckTİ
 = 
	`ORIGIN
(
RAM
è+ 
	`LENGTH
(RAM);

190 
__SckLim™
 = 
__SckTİ
 - 
	`SIZEOF
(.
¡ack_dummy
);

191 
	`PROVIDE
(
__¡ack
 = 
__SckTİ
);

194 
	`ASSERT
(
__SckLim™
 >ğ
__H—pLim™
, "region RAM overflowed with stack")

196 .
usb
 :

198 *(
m_usb_bdt
*)

199 *(
m_usb_glob®
*)

200 } > 
USB


202 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\AnalogMeasurementSystem\AnalogMeasurementSystem.c

1 
	~"AÇlogM—su»m’tSy¡em.h
"

2 
	~"H®Adc.h
"

3 
	~<m©h.h
>

5 
	#MAX_TEMP_COUNT
 6

	)

6 
	#ANALOG_WINDOW_SIZE
 16

	)

7 
	#ANALOG_WINDOW_SIZEMASK
 0x0000000F

	)

8 
	#ANALOG_WINDOW_SHIFT_MULT
 4

	)

10 
	#VOLTAGE_DIVIDER_3V3_A
 11

	)

11 
	#VOLTAGE_DIVIDER_3V3_B
 10

	)

13 
	#VOLTAGE_DIVIDER_5V_A
 11

	)

14 
	#VOLTAGE_DIVIDER_5V_B
 10

	)

16 
	#VOLTAGE_DIVIDER_12V_A
 11

	)

17 
	#VOLTAGE_DIVIDER_12V_B
 10

	)

19 
ušt32_t
 
	gex‹º®Tem³¿tu»
[
MAX_TEMP_COUNT
];

20 
ušt32_t
 
	gš‹º®M—su»m’ts
[
HAL_ADC_CHANNEL_COUNT
];

22 
št32_t
 
	gª®ogD©aWšdow
[
HAL_ADC_CHANNEL_COUNT
][
ANALOG_WINDOW_SIZE
];

23 
ušt32_t
 
	gª®ogD©aWšdowH—d
;

25 
	$ÚAÇlogM—su»m’tR—dy
()

27 
ušt32_t
 
i
 = 0;

29 
i
 = 0; i < 
HAL_ADC_CHANNEL_COUNT
; i++) {

30 
št32_t
 
mu
 = 0;

31 
ušt32_t
 
j
 = 0;

33 
j
 = 0; j < 
ANALOG_WINDOW_SIZE
; j++) {

34 
mu
 +ğ
ª®ogD©aWšdow
[
i
][
j
];

36 
mu
 >>ğ
ANALOG_WINDOW_SHIFT_MULT
;

37 
š‹º®M—su»m’ts
[
i
] = 
mu
;

38 
š‹º®M—su»m’ts
[
i
] = internalMeasurements[i] < 0 ? 0 : internalMeasurements[i];

39 
ª®ogD©aWšdow
[
i
][
ª®ogD©aWšdowH—d
] = 
	`h®AdcG‘CÚv”siÚResuÉ
((
H®AdcChªÃl
) i);

41 
ª®ogD©aWšdowH—d
 = (ª®ogD©aWšdowH—d + 1è& 
ANALOG_WINDOW_SIZEMASK
;

42 
	}
}

44 
	$‹m³¿tu»S‘Ex‹º®
(
ušt32_t
 
çnNumb”
, ušt32_ˆ
‹m³¿tu»
)

46 
ex‹º®Tem³¿tu»
[
çnNumb”
] = 
‹m³¿tu»
;

47 
	}
}

49 
ušt32_t
 
	$‹m³¿tu»G‘Ex‹º®
(
ušt32_t
 
çnNumb”
)

51  
ex‹º®Tem³¿tu»
[
çnNumb”
];

52 
	}
}

54 
ušt32_t
 
	$‹m³¿tu»G‘IÁ”Çl
(
ušt32_t
 
‹m³¿tu»Index
)

56  
š‹º®M—su»m’ts
[
‹m³¿tu»Index
];

57 
	}
}

59 
ušt32_t
 
	$pow”G‘VŞge
(
ušt32_t
 
vŞgeIndex
)

61 
ušt32_t
 
vŞge
 = 
š‹º®M—su»m’ts
[(ušt32_tè
HAL_ADC_CHANNEL_THERMISTOR_1
 + 
vŞgeIndex
 + 1];

62 ià(
vŞgeIndex
 == 0) {

63 
vŞge
 = voltage * 3300 * 20 / 4096 / 5;

66 ià(
vŞgeIndex
 == 1) {

67 
vŞge
 = voltage * 3300 * 25 / 4096 / 15;

70 ià(
vŞgeIndex
 == 2) {

71 
vŞge
 = voltage * 3300 * 165 / 4096 / 150;

74  
vŞge
;

75 
	}
}

77 
	$ª®ogM—su»m’tSy¡emIn™
()

79 
	`h®AdcIn™
();

80 
	}
}

82 
	$ª®ogM—su»m’tSy¡emS¹CÚv”siÚ
()

84 
	`h®AdcS¹CÚv”siÚ
(
ÚAÇlogM—su»m’tR—dy
);

85 
	}
}

87 
št32_t
 
	$ª®ogM—su»m’tTem³¿tu»FromAdcV®ue
(
ušt32_t
 
»sT
)

89 
	#Th”mi¡Ü_K2C
 (273.15f)

	)

90 
	#Th”mi¡Ü_SCALE
 (100.0f)

	)

92 
	#Th”mi¡Ü_THA
 (0.0006728238f)

	)

93 
	#Th”mi¡Ü_THB
 (0.0002910997f)

	)

94 
	#Th”mi¡Ü_THC
 (8.412704E-11f)

	)

95 
	#RESISTOR_DIVIDER_VALUE
 10000

	)

98 
ušt32_t
 
th”mi¡ÜV®ue
;

99 ià(
»sT
)

100 
th”mi¡ÜV®ue
 = (
RESISTOR_DIVIDER_VALUE
 * (
ADC_MAX_VALUE
 - 
»sT
)) /„esT;

102 
th”mi¡ÜV®ue
 = 
RESISTOR_DIVIDER_VALUE
;

105 
št32_t
 
‹mpTR
;

106 
¡Eqn
;

107 
logrT
;

109 
logrT
 = 
	`logf
(
th”mi¡ÜV®ue
);

110 
¡Eqn
 = 
Th”mi¡Ü_THA
 + 
Th”mi¡Ü_THB
 * 
logrT
 + 
Th”mi¡Ü_THC
 *†ogrT *†ogrT *†ogrT;

111 
‹mpTR
 = ((1.0à/ 
¡Eqn
è- 
Th”mi¡Ü_K2C
è* 
Th”mi¡Ü_SCALE
 + 0.5f;

113  
‹mpTR
;

114 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\AnalogMeasurementSystem\AnalogMeasurementSystem.h

1 #iâdeà
__ANALOG_MEASUREMENT_SYTEM_H__


2 
	#__ANALOG_MEASUREMENT_SYTEM_H__


	)

4 
	~<¡dšt.h
>

6 
‹m³¿tu»S‘Ex‹º®
(
ušt32_t
 
çnNumb”
, ušt32_ˆ
‹m³¿tu»
);

7 
ušt32_t
 
‹m³¿tu»G‘Ex‹º®
(ušt32_ˆ
çnNumb”
);

8 
ušt32_t
 
‹m³¿tu»G‘IÁ”Çl
(ušt32_ˆ
‹m³¿tu»Index
);

9 
ušt32_t
 
pow”G‘VŞge
(ušt32_ˆ
vŞgeIndex
);

10 
ª®ogM—su»m’tSy¡emIn™
();

11 
ª®ogM—su»m’tSy¡emS¹CÚv”siÚ
();

12 
št32_t
 
ª®ogM—su»m’tTem³¿tu»FromAdcV®ue
(
ušt32_t
 
»sT
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\FanSystem\FanSystem.c

1 
	~"FªSy¡em.h
"

2 
	~"PidCÚŒŞËr.h
"

4 
	~<¡ddef.h
>

6 
	#FAN_PID_KP
 (
št32_t
è1

	)

7 
	#FAN_PID_KI
 (
št32_t
è20

	)

8 
	#FAN_PID_KD
 (
št32_t
è0

	)

9 
	#FAN_PID_P_SATURATION
 (
št32_t
è1920L * 2L

	)

10 
	#FAN_PID_N_SATURATION
 (
št32_t
è-1L

	)

11 
	#FAN_PID_DAMPING
 (3)

	)

13 
	#FAN_MEASUREMENT_VALID_TIME_MS
 250

	)

14 
	#FAN_MEASUREMENT_WINDOW_SIZE
 16

	)

15 
	#FAN_MEASUREMENT_WINDOW_SIZEMASK
 0x0000000F

	)

16 
	#FAN_MEASUREMENT_WINDOW_SHIFT_MULT
 4

	)

18 
	#TIMESTAMP_MAX
 0xFFFFFFFF

	)

20 
	sFªS³edM—su»m’t
 {

21 
ušt32_t
 
	mÏ¡Rpm
;

22 
ušt32_t
 
	m½m
;

23 
ušt32_t
 
	mtimeSmp
;

24 
boŞ
 
	mwasR—d
;

25 
boŞ
 
	misV®id
;

27 
št32_t
 
	md©aWšdow
[
FAN_MEASUREMENT_WINDOW_SIZE
];

28 
ušt32_t
 
	md©aWšdowH—d
;

29 } 
	tFªS³edM—su»m’t
;

31 
	#MAX_FAN_COUNT
 
FAN_COUNT


	)

33 
	sFªP¬am‘”sRegi¡ry
 {

34 
FªSy¡emMode
 
	mçnSy¡emMode
[
MAX_FAN_COUNT
];

35 
FªS³edTempCurve
 
	mçnS³edTempCurve
[
MAX_FAN_COUNT
];

36 
ušt32_t
 
	m‹m³¿tu»Index
[
MAX_FAN_COUNT
];

37 
ušt32_t
 
	mçnRpmT¬g‘V®ue
[
MAX_FAN_COUNT
];

38 
ušt32_t
 
	mçnPwmT¬g‘V®ue
[
MAX_FAN_COUNT
];

39 } 
	tFªP¬am‘”sRegi¡ry
;

41 
FªCÚŒŞËrChªÃlCÚfig
 
	gçnChªÃlCÚfigRegi¡ry
[
MAX_FAN_COUNT
];

43 
FªSy¡emG‘Tem³¿tu»
 
	gçnG‘Tem³¿tu»Cb
 = 
NULL
;

44 
FªSy¡emM—su»m’tEv’t
 
	gçnSy¡emM—su»m’tEv’tCb
 = 
NULL
;

45 
FªSy¡emG‘Time¡amp
 
	gçnSy¡emG‘Time¡ampCb
 = 
NULL
;

47 
FªS³edM—su»m’t
 
	gçnS³edM—su»m’ts
[
MAX_FAN_COUNT
];

48 
ušt32_t
 
	gçnRpmAùu®V®ue
[
MAX_FAN_COUNT
];

50 
FªP¬am‘”sRegi¡ry
 
	gçnSy¡emP¬am‘”s
;

51 
PidCÚŒŞËr
 
	gpidCÚŒŞËrs
[
MAX_FAN_COUNT
];

52 
ušt32_t
 
	gmaxPwmV®ue
;

54 
boŞ
 
	gisFªD‘eùiÚTaskRuÂšg
 = 
çl£
;

56 
ušt32_t
 
	$sq¹I
(
ušt32_t
 
v®ue
)

58 
ušt32_t
 
»mšd”
 = 0, 
roÙ
 = 0, 
b™PaœCÁr
 = 16;

60 
b™PaœCÁr
-- > 0) {

61 
roÙ
 <<= 1;

62 
»mšd”
 = (»mšd” << 2è+ (
v®ue
 >> 30);

63 
v®ue
 <<= 2;

65 ià(
roÙ
 < 
»mšd”
)

67 
»mšd”
 -ğ++
roÙ
;

68 
roÙ
++;

72  (
roÙ
 >> 1);

73 
	}
}

75 
	$çnSy¡emOnM—su»m’tDÚe
(
ušt32_t
 
çnNumb”
, ušt32_ˆ
½m
)

77 ià(
çnSy¡emG‘Time¡ampCb
)

78 
çnS³edM—su»m’ts
[
çnNumb”
].
timeSmp
 = 
	`çnSy¡emG‘Time¡ampCb
();

79 
çnS³edM—su»m’ts
[
çnNumb”
].
Ï¡Rpm
 = 
½m
;

80 
çnS³edM—su»m’ts
[
çnNumb”
].
wasR—d
 = 
çl£
;

82 ià(
çnSy¡emM—su»m’tEv’tCb
)

83 
	`çnSy¡emM—su»m’tEv’tCb
();

84 
	}
}

86 
	$çnSy¡emIn™
(
FªSy¡emG‘Tem³¿tu»
 
çnG‘Tem³¿tu»C®lback
, 
FªSy¡emG‘Time¡amp
 
çnSy¡emG‘Time¡ampC®lback
, 
FªSy¡emM—su»m’tEv’t
 
çnSy¡emM—su»m’tEv’tC®lback
)

88 
size_t
 
çnCouÁ”
;

90 
çnSy¡emG‘Time¡ampCb
 = 
çnSy¡emG‘Time¡ampC®lback
;

91 
çnG‘Tem³¿tu»Cb
 = 
çnG‘Tem³¿tu»C®lback
;

92 
çnSy¡emM—su»m’tEv’tCb
 = 
çnSy¡emM—su»m’tEv’tC®lback
;

93 
	`çnCÚŒŞËrIn™
(
çnSy¡emOnM—su»m’tDÚe
);

94 
maxPwmV®ue
 = 
	`çnCÚŒŞËrG‘MaxPwmV®ue
();

95 
çnCouÁ”
 = 0; fªCouÁ” < 
MAX_FAN_COUNT
; fanCounter++) {

96 
	`pidCÚŒŞËrIn™
(&
pidCÚŒŞËrs
[
çnCouÁ”
], 
FAN_PID_KP
, 
FAN_PID_KI
, 
FAN_PID_KD
, 
FAN_PID_P_SATURATION
, 
FAN_PID_N_SATURATION
, 
FAN_PID_DAMPING
);

98 
	}
}

100 
	$çnSy¡emS‘Rpm
(
ušt32_t
 
çnNumb”
, 
št32_t
 
”rÜ
)

102 
št32_t
 
pidOuut
 = 
	`pidCÚŒŞËrUpd©e
(&
pidCÚŒŞËrs
[
çnNumb”
], 
”rÜ
);

104 ià(
pidOuut
 < 0) {

105 
pidOuut
 = 0;

108 ià(
pidOuut
 > 
maxPwmV®ue
) {

109 
pidOuut
 = 
maxPwmV®ue
;

112 
	`çnCÚŒŞËrS‘Pwm
(
çnNumb”
, 
pidOuut
);

113 
	}
}

115 
	$çnSy¡emUpd©eCu¼’tRpm
(
ušt32_t
 
çnNumb”
)

117 
ušt32_t
 
Ï¡M—su»m’tTime
 = 0;

119 
ušt32_t
 
i
, 
½m
 = 
çnS³edM—su»m’ts
[
çnNumb”
].
Ï¡Rpm
;

120 
ušt32_t
 
h—d
 = 
çnS³edM—su»m’ts
[
çnNumb”
].
d©aWšdowH—d
;

122 
št32_t
 
mu
 = 0;

123 
i
 = 0; i < 
FAN_MEASUREMENT_WINDOW_SIZE
; i++) {

124 
mu
 +ğ
çnS³edM—su»m’ts
[
çnNumb”
].
d©aWšdow
[
i
];

126 
mu
 >>ğ
FAN_MEASUREMENT_WINDOW_SHIFT_MULT
;

128 
št32_t
 
sd
 = 0;

129 
i
 = 0; i < 
FAN_MEASUREMENT_WINDOW_SIZE
; i++) {

130 
sd
 +ğ(
mu
 - 
çnS³edM—su»m’ts
[
çnNumb”
].
d©aWšdow
[
i
]) * (mu - fanSpeedMeasurements[fanNumber].dataWindow[i]);

132 
sd
 = 
	`sq¹I
(sd >> 
FAN_MEASUREMENT_WINDOW_SHIFT_MULT
);

134 
çnS³edM—su»m’ts
[
çnNumb”
].
d©aWšdow
[
h—d
] = 
½m
;

135 
çnS³edM—su»m’ts
[
çnNumb”
].
d©aWšdowH—d
 = (
h—d
 + 1è& 
FAN_MEASUREMENT_WINDOW_SIZEMASK
;

136 
çnS³edM—su»m’ts
[
çnNumb”
].
½m
 =„pm;

138 ià((
½m
 < (
mu
 + ((
sd
 << 1) + sd))) && (rpm > (mu - ((sd << 1) + sd)))) {

139 
çnS³edM—su»m’ts
[
çnNumb”
].
isV®id
 = 
Œue
;

141 
çnS³edM—su»m’ts
[
çnNumb”
].
isV®id
 = 
çl£
;

145 ià(
çnSy¡emG‘Time¡ampCb
) {

146 
Ï¡M—su»m’tTime
 = 
	`çnSy¡emG‘Time¡ampCb
();

149 ià(
Ï¡M—su»m’tTime
 < 
çnS³edM—su»m’ts
[
çnNumb”
].
timeSmp
) {

150 
Ï¡M—su»m’tTime
 = 
TIMESTAMP_MAX
 - 
çnS³edM—su»m’ts
[
çnNumb”
].
timeSmp
 +†astMeasurementTime + 1;

152 
Ï¡M—su»m’tTime
 =†a¡M—su»m’tTim- 
çnS³edM—su»m’ts
[
çnNumb”
].
timeSmp
;

155 ià(
Ï¡M—su»m’tTime
 > 
FAN_MEASUREMENT_VALID_TIME_MS
) {

156 
çnS³edM—su»m’ts
[
çnNumb”
].
½m
 = 0;

159 
çnRpmAùu®V®ue
[
çnNumb”
] = 
çnS³edM—su»m’ts
[çnNumb”].
½m
;

161 
çnS³edM—su»m’ts
[
çnNumb”
].
wasR—d
 = 
Œue
;

162 
	}
}

164 
št32_t
 
	$çnSy¡emG‘RpmE¼ÜByTem³¿tu»
(
ušt32_t
 
çnNumb”
)

166 
ušt32_t
 
‹m³¿tu»
;

167 
size_t
 
poštCouÁ”
;

169 ià(
çnG‘Tem³¿tu»Cb
) {

170 
‹m³¿tu»
 = 
	`çnG‘Tem³¿tu»Cb
(
çnSy¡emP¬am‘”s
.
‹m³¿tu»Index
[
çnNumb”
], fanNumber);

173 ià(!
çnSy¡emP¬am‘”s
.
çnS³edTempCurve
[
çnNumb”
].
curvePoštCouÁ
) {

177 ià(
‹m³¿tu»
 <ğ
çnSy¡emP¬am‘”s
.
çnS³edTempCurve
[
çnNumb”
].
curvePošts
[0].temperature) {

178  ((
št32_t
è
çnSy¡emP¬am‘”s
.
çnS³edTempCurve
[
çnNumb”
].
curvePošts
[0].
½m
è- ((št32_tè
çnRpmAùu®V®ue
[fanNumber]);

181 ià(
‹m³¿tu»
 >ğ
çnSy¡emP¬am‘”s
.
çnS³edTempCurve
[
çnNumb”
].
curvePošts
[çnSy¡emP¬am‘”s.çnS³edTempCurve[çnNumb”].
curvePoštCouÁ
 - 1].temperature) {

182  ((
št32_t
è
çnSy¡emP¬am‘”s
.
çnS³edTempCurve
[
çnNumb”
].
curvePošts
[çnSy¡emP¬am‘”s.çnS³edTempCurve[çnNumb”].
curvePoštCouÁ
 - 1].
½m
è- ((št32_tè
çnRpmAùu®V®ue
[fanNumber]);

185 
poštCouÁ”
 = 0;…oštCouÁ” < 
çnSy¡emP¬am‘”s
.
çnS³edTempCurve
[
çnNumb”
].
curvePoštCouÁ
 - 1;…ointCounter++) {

186 ià((
‹m³¿tu»
 >ğ
çnSy¡emP¬am‘”s
.
çnS³edTempCurve
[
çnNumb”
].
curvePošts
[
poštCouÁ”
].temperature) &&

187 (
‹m³¿tu»
 <ğ
çnSy¡emP¬am‘”s
.
çnS³edTempCurve
[
çnNumb”
].
curvePošts
[
poštCouÁ”
 + 1].temperature)) {

192 
FªS³edTempCurvePošt
 *
ËáPošt
 = &
çnSy¡emP¬am‘”s
.
çnS³edTempCurve
[
çnNumb”
].
curvePošts
[
poštCouÁ”
];

193 
FªS³edTempCurvePošt
 *
rightPošt
 = &
çnSy¡emP¬am‘”s
.
çnS³edTempCurve
[
çnNumb”
].
curvePošts
[
poštCouÁ”
 + 1];

194 
št32_t
 
½mV®ue
 = 
ËáPošt
->
½m
 * (
rightPošt
->
‹m³¿tu»
 -emperature) / (rightPoint->temperature -†eftPoint->temperature) +

195 
rightPošt
->
½m
 * (
‹m³¿tu»
 - 
ËáPošt
->temperature) / (rightPoint->temperature -†eftPoint->temperature);

196  
½mV®ue
 -ğ((
št32_t
è
çnRpmAùu®V®ue
[
çnNumb”
]);

197 
	}
}

199 
	eFªD‘eùiÚS‹
 {

200 
	mFAN_DETECTION_STATE_FULL_POWER
,

201 
	mFAN_DETECTION_STATE_WAIT_FULL_POWER
,

202 
	mFAN_DETECTION_STATE_GET_FULL_POWER_RPM
,

203 
	mFAN_DETECTION_STATE_50_PERCENT_POWER
,

204 
	mFAN_DETECTION_STATE_WAIT_50_PERCENT_POWER
,

205 
	mFAN_DETECTION_STATE_GET_50_PERCENT_POWER_RPM
,

206 
	mFAN_DETECTION_STATE_READY


207 } 
	tFªD‘eùiÚS‹
;

209 
FªD‘eùiÚS‹
 
	gçnD‘eùiÚS‹
;

211 
	$çnSy¡emFªD‘eùiÚTask
()

213 
	#FAN_DETECTION_DELAY_COUNT
 200

	)

214 
	#FAN_DETECTION_SPEED_POSITIVE_THRESHOLD
 200

	)

215 
	#FAN_DETECTION_SPEED_NEGATIVE_THRESHOLD
 -100

	)

216 
ušt32_t
 
d–ayCouÁ”
 = 0;

217 
št32_t
 
çnS³edM—u¤em’ts
[
MAX_FAN_COUNT
];

218 
št32_t
 
çnS³edD–
[
MAX_FAN_COUNT
];

219 
ušt32_t
 
çnCouÁ”
 = 0;

220 
çnD‘eùiÚS‹
) {

221 
FAN_DETECTION_STATE_FULL_POWER
 :

222 
çnCouÁ”
 = 0; fªCouÁ” < 
MAX_FAN_COUNT
; fanCounter++) {

223 
	`çnCÚŒŞËrS‘Pwm
(
çnCouÁ”
, 
maxPwmV®ue
);

225 
d–ayCouÁ”
 = 0;

226 
çnD‘eùiÚS‹
 = 
FAN_DETECTION_STATE_WAIT_FULL_POWER
;

230 
FAN_DETECTION_STATE_WAIT_FULL_POWER
 :

231 
FAN_DETECTION_STATE_WAIT_50_PERCENT_POWER
 :

232 ià(
d–ayCouÁ”
++ >ğ
FAN_DETECTION_DELAY_COUNT
) {

233 
d–ayCouÁ”
 = 0;

234 ià(
çnD‘eùiÚS‹
 =ğ
FAN_DETECTION_STATE_WAIT_FULL_POWER
) {

235 
çnD‘eùiÚS‹
 = 
FAN_DETECTION_STATE_GET_FULL_POWER_RPM
;

237 
çnD‘eùiÚS‹
 = 
FAN_DETECTION_STATE_GET_50_PERCENT_POWER_RPM
;

243 
FAN_DETECTION_STATE_GET_FULL_POWER_RPM
 :

244 
çnCouÁ”
 = 0; fªCouÁ” < 
MAX_FAN_COUNT
; fanCounter++) {

245 
çnS³edM—u¤em’ts
[
çnCouÁ”
] = 
çnRpmAùu®V®ue
[fanCounter];

247 
çnD‘eùiÚS‹
 = 
FAN_DETECTION_STATE_50_PERCENT_POWER
;

250 
FAN_DETECTION_STATE_50_PERCENT_POWER
 :

251 
çnCouÁ”
 = 0; fªCouÁ” < 
MAX_FAN_COUNT
; fanCounter++) {

252 
	`çnCÚŒŞËrS‘Pwm
(
çnCouÁ”
, 
maxPwmV®ue
 >> 1);

254 
d–ayCouÁ”
 = 0;

255 
çnD‘eùiÚS‹
 = 
FAN_DETECTION_STATE_WAIT_50_PERCENT_POWER
;

259 
FAN_DETECTION_STATE_GET_50_PERCENT_POWER_RPM
 :

260 
çnCouÁ”
 = 0; fªCouÁ” < 
MAX_FAN_COUNT
; fanCounter++) {

261 
çnS³edD–
[
çnCouÁ”
] = 
çnS³edM—u¤em’ts
[çnCouÁ”] - 
çnRpmAùu®V®ue
[fanCounter];

263 
çnD‘eùiÚS‹
 = 
FAN_DETECTION_STATE_READY
;

266 
FAN_DETECTION_STATE_READY
 :

267 
çnCouÁ”
 = 0; fªCouÁ” < 
MAX_FAN_COUNT
; fanCounter++) {

268 ià(
çnS³edD–
[
çnCouÁ”
] < 
FAN_DETECTION_SPEED_NEGATIVE_THRESHOLD
) {

269 
çnChªÃlCÚfigRegi¡ry
[
çnCouÁ”
].
chªÃlNumb”
 = fanCounter;

270 
çnChªÃlCÚfigRegi¡ry
[
çnCouÁ”
].
chªÃlS‹
 = 
FAN_CONTROLLER_CHANNEL_DETECTION_ERROR
;

271 } ià(
çnS³edD–
[
çnCouÁ”
] > 
FAN_DETECTION_SPEED_POSITIVE_THRESHOLD
) {

272 
çnChªÃlCÚfigRegi¡ry
[
çnCouÁ”
].
chªÃlS‹
 = 
FAN_CONTROLLER_CHANNEL_4P
;

273 } ià(
çnS³edM—u¤em’ts
[
çnCouÁ”
] != 0) {

274 
çnChªÃlCÚfigRegi¡ry
[
çnCouÁ”
].
chªÃlS‹
 = 
FAN_CONTROLLER_CHANNEL_3P
;

276 
çnChªÃlCÚfigRegi¡ry
[
çnCouÁ”
].
chªÃlS‹
 = 
FAN_CONTROLLER_CHANNEL_NONE
;

280 
	`çnCÚŒŞËrReIn™Pwm
(
çnChªÃlCÚfigRegi¡ry
, 
MAX_FAN_COUNT
);

281 
isFªD‘eùiÚTaskRuÂšg
 = 
çl£
;

285 
çnD‘eùiÚS‹
 = 
FAN_DETECTION_STATE_FULL_POWER
;

288 
	}
}

290 
	$çnSy¡emTaskRun
()

292 
size_t
 
çnCouÁ”
;

294 ià(
isFªD‘eùiÚTaskRuÂšg
) {

295 
çnCouÁ”
 = 0; fªCouÁ” < 
MAX_FAN_COUNT
; fanCounter++)

296 
	`çnSy¡emUpd©eCu¼’tRpm
(
çnCouÁ”
);

298 
	`çnSy¡emFªD‘eùiÚTask
();

300 
çnCouÁ”
 = 0; fªCouÁ” < 
MAX_FAN_COUNT
; fanCounter++) {

301 
	`çnSy¡emUpd©eCu¼’tRpm
(
çnCouÁ”
);

303 
çnSy¡emP¬am‘”s
.
çnSy¡emMode
[
çnCouÁ”
]) {

304 
FAN_SYSTEM_MODE_PWM
 :

305 
	`çnCÚŒŞËrS‘Pwm
(
çnCouÁ”
, 
çnSy¡emP¬am‘”s
.
çnPwmT¬g‘V®ue
[fanCounter]);

308 
FAN_SYSTEM_MODE_RPM
 :

309 ià(
çnS³edM—su»m’ts
[
çnCouÁ”
].
isV®id
)

310 
	`çnSy¡emS‘Rpm
(
çnCouÁ”
, ((
št32_t
è
çnSy¡emP¬am‘”s
.
çnRpmT¬g‘V®ue
[çnCouÁ”]è- ((št32_tè
çnRpmAùu®V®ue
[fanCounter]));

313 
FAN_SYSTEM_MODE_CURVE
 :

314 ià(
çnS³edM—su»m’ts
[
çnCouÁ”
].
isV®id
)

315 
	`çnSy¡emS‘Rpm
(
çnCouÁ”
, 
	`çnSy¡emG‘RpmE¼ÜByTem³¿tu»
(fanCounter));

318 
FAN_SYSTEM_MODE_NONE
 :

325 
	`çnCÚŒŞËrS¹M—su»m’t
();

326 
	}
}

328 
	$çnSy¡emS‘Mode
(
ušt32_t
 
çnNumb”
, 
FªSy¡emMode
 
mode
)

330 ià(
çnNumb”
 < 
MAX_FAN_COUNT
) {

331 
çnSy¡emP¬am‘”s
.
çnSy¡emMode
[
çnNumb”
] = 
mode
;

333 
	}
}

335 
FªSy¡emMode
 
	$çnSy¡emG‘Mode
(
ušt32_t
 
çnNumb”
)

337 ià(
çnNumb”
 < 
MAX_FAN_COUNT
) {

338  
çnSy¡emP¬am‘”s
.
çnSy¡emMode
[
çnNumb”
];

340  
FAN_SYSTEM_MODE_NONE
;

342 
	}
}

344 
	$çnSy¡emS‘T¬g‘Rpm
(
ušt32_t
 
çnNumb”
, ušt32_ˆ
çnRpm
)

346 ià(
çnNumb”
 < 
MAX_FAN_COUNT
) {

347 
çnSy¡emP¬am‘”s
.
çnRpmT¬g‘V®ue
[
çnNumb”
] = 
çnRpm
;

349 
	}
}

351 
ušt32_t
 
	$çnSy¡emG‘T¬g‘Rpm
(
ušt32_t
 
çnNumb”
)

353 ià(
çnNumb”
 < 
MAX_FAN_COUNT
) {

354  
çnSy¡emP¬am‘”s
.
çnRpmT¬g‘V®ue
[
çnNumb”
];

358 
	}
}

360 
ušt32_t
 
	$çnSy¡emG‘Cu¼’tRpm
(
ušt32_t
 
çnNumb”
)

362 ià(
çnNumb”
 < 
MAX_FAN_COUNT
) {

363  
çnRpmAùu®V®ue
[
çnNumb”
];

367 
	}
}

369 
	$çnSy¡emS‘Pwm
(
ušt32_t
 
çnNumb”
, ušt32_ˆ
çnPwm
)

371 ià(
çnNumb”
 < 
MAX_FAN_COUNT
) {

372 
çnSy¡emP¬am‘”s
.
çnPwmT¬g‘V®ue
[
çnNumb”
] = 
çnPwm
;

374 
	}
}

376 
ušt32_t
 
	$çnSy¡emG‘Pwm
(
ušt32_t
 
çnNumb”
)

378 ià(
çnNumb”
 < 
MAX_FAN_COUNT
) {

379  
çnSy¡emP¬am‘”s
.
çnPwmT¬g‘V®ue
[
çnNumb”
];

383 
	}
}

385 
	$çnSy¡emS‘Curve
(
ušt32_t
 
çnNumb”
, cÚ¡ 
FªS³edTempCurve
 *
çnS³edTempCurve
)

387 ià((
çnNumb”
 < 
MAX_FAN_COUNT
è&& 
çnS³edTempCurve
) {

388 
çnSy¡emP¬am‘”s
.
çnS³edTempCurve
[
çnNumb”
] = *fanSpeedTempCurve;

390 
	}
}

392 
	$çnSy¡emS‘CurveTem³¿tu»Index
(
ušt32_t
 
çnNumb”
, ušt32_ˆ
‹m³¿tu»Index
)

394 ià((
çnNumb”
 < 
MAX_FAN_COUNT
)) {

395 
çnSy¡emP¬am‘”s
.
‹m³¿tu»Index
[
çnNumb”
] =emperatureIndex;

397 
	}
}

399 
	$çnSy¡emG‘Curve
(
ušt32_t
 
çnNumb”
, 
FªS³edTempCurve
 *
çnS³edTempCurve
)

401 ià((
çnNumb”
 < 
MAX_FAN_COUNT
è&& 
çnS³edTempCurve
) {

402 *
çnS³edTempCurve
 = 
çnSy¡emP¬am‘”s
.çnS³edTempCurve[
çnNumb”
];

404 
	}
}

406 
ušt32_t
 
	$çnSy¡emG‘M—nRpm
(
ušt32_t
 
çnNumb”
)

408 ià(!
	`çnSy¡emG‘Cu¼’tRpm
(
çnNumb”
))

411 
ušt32_t
 
i
 = 0;

412 
ušt32_t
 
½mV®ue
 = 0;

413 
i
 = 0; i < 
FAN_MEASUREMENT_WINDOW_SIZE
; i++) {

414 
½mV®ue
 +ğ
çnS³edM—su»m’ts
[
çnNumb”
].
d©aWšdow
[
i
];

417  
½mV®ue
 >> 
FAN_MEASUREMENT_WINDOW_SHIFT_MULT
;

418 
	}
}

420 
FªCÚŒŞËrChªÃlCÚfig
 * 
	$çnSy¡emG‘ChªÃlCÚfig
(
ušt32_t
 *
chªÃlCouÁ
)

422 ià(
çnD‘eùiÚS‹
 =ğ
FAN_DETECTION_STATE_READY
) {

423 ià(
chªÃlCouÁ
) {

424 *
chªÃlCouÁ
 = 
MAX_FAN_COUNT
;

426  
çnChªÃlCÚfigRegi¡ry
;

429 ià(
chªÃlCouÁ
) {

430 *
chªÃlCouÁ
 = 0;

433  
NULL
;

434 
	}
}

436 
	$çnSy¡emS¹FªD‘eùiÚ
()

438 
isFªD‘eùiÚTaskRuÂšg
 = 
Œue
;

439 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\FanSystem\FanSystem.h

1 #iâdeà
__FAN_SYSTEM_H__


2 
	#__FAN_SYSTEM_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

7 
	~"FªCÚŒŞËr.h
"

9 
	sFªS³edTempCurvePošt
 {

10 
ušt32_t
 
	m½m
;

11 
ušt32_t
 
	m‹m³¿tu»
;

12 } 
	tFªS³edTempCurvePošt
;

14 
	sFªS³edTempCurve
 {

15 
	#MAX_CURVE_POINT_COUNT
 6

	)

16 
FªS³edTempCurvePošt
 
	mcurvePošts
[
MAX_CURVE_POINT_COUNT
];

17 
ušt32_t
 
	mcurvePoštCouÁ
;

18 } 
	tFªS³edTempCurve
;

20 
	eFªSy¡emMode
 {

21 
	mFAN_SYSTEM_MODE_NONE
,

22 
	mFAN_SYSTEM_MODE_PWM
,

23 
	mFAN_SYSTEM_MODE_RPM
,

24 
	mFAN_SYSTEM_MODE_CURVE
,

25 } 
	tFªSy¡emMode
;

28 
	$ušt32_t
 (*
	tFªSy¡emG‘Tem³¿tu»
)(
	tušt32_t
 
	t‹m³¿tu»Index
, ušt32_ˆ
	tçnIndex
);

29 (*
	tFªSy¡emM—su»m’tEv’t
)();

30 
	$ušt32_t
 (*
	tFªSy¡emG‘Time¡amp
)();

33 
	`çnSy¡emIn™
(
FªSy¡emG‘Tem³¿tu»
 
çnG‘Tem³¿tu»C®lback
, 
FªSy¡emG‘Time¡amp
 
çnSy¡emG‘Time¡ampC®lback
, 
FªSy¡emM—su»m’tEv’t
 
çnSy¡emM—su»m’tEv’tC®lback
);

34 
	`çnSy¡emTaskRun
();

36 
	`çnSy¡emS‘Mode
(
ušt32_t
 
çnNumb”
, 
FªSy¡emMode
 
mode
);

37 
FªSy¡emMode
 
	`çnSy¡emG‘Mode
(
ušt32_t
 
çnNumb”
);

39 
	`çnSy¡emS‘T¬g‘Rpm
(
ušt32_t
 
çnNumb”
, ušt32_ˆ
çnRpm
);

40 
ušt32_t
 
	`çnSy¡emG‘T¬g‘Rpm
(ušt32_ˆ
çnNumb”
);

41 
ušt32_t
 
	`çnSy¡emG‘Cu¼’tRpm
(ušt32_ˆ
çnNumb”
);

42 
ušt32_t
 
	`çnSy¡emG‘M—nRpm
(ušt32_ˆ
çnNumb”
);

44 
	`çnSy¡emS‘Pwm
(
ušt32_t
 
çnNumb”
, ušt32_ˆ
çnRpm
);

45 
ušt32_t
 
	`çnSy¡emG‘Pwm
(ušt32_ˆ
çnNumb”
);

47 
	`çnSy¡emS‘Curve
(
ušt32_t
 
çnNumb”
, cÚ¡ 
FªS³edTempCurve
 *
çnS³edTempCurve
);

48 
	`çnSy¡emS‘CurveTem³¿tu»Index
(
ušt32_t
 
çnNumb”
, ušt32_ˆ
‹m³¿tu»Index
);

49 
	`çnSy¡emG‘Curve
(
ušt32_t
 
çnNumb”
, 
FªS³edTempCurve
 *
çnS³edTempCurve
);

50 
FªCÚŒŞËrChªÃlCÚfig
 * 
	`çnSy¡emG‘ChªÃlCÚfig
(
ušt32_t
 *
chªÃlCouÁ
);

51 
	`çnSy¡emS¹FªD‘eùiÚ
();

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\LightingSystem\led.c

1 
	~"Ëd.h
"

2 
	~<¡ršg.h
>

3 
	~"LedCÚŒŞËr.h
"

7 #ifdeà
JOTUN


8 
	#LED_STRIP_1_MAX_LED_COUNT
 94

	)

10 
	#LED_STRIP_1_MAX_LED_COUNT
 72

	)

13 
	#LED_STRIP_2_MAX_LED_COUNT
 72

	)

15 
	#LED_BRIGHTNESS_MAX
 100

	)

17 
	#BARBUDA_DEFAULT_TEMPERATURE
 (
ušt16_t
è(4000)

	)

19 
ušt32_t
 
	$tim”G‘Time
()

22 
	}
}

26 
LedSŒMode
 
	mmode
;

27 
ušt8_t
 
	mbrighŠess
;

28 
ušt8_t
 
	mËdsCouÁ
;

29 
LedTy³
 
	mËdTy³
;

30 
ušt8_t
 
	mgroupCouÁ
;

31 
LedGroup
 
	mgroup
[
LED_GROUP_MAX_COUNT
];

32 } 
	tLedSŒ
;

36 
ušt32_t
 
	mwh“lPos™iÚ
;

37 } 
	m¿šbowWaveS‘tšgs
;

39 
ušt8_t
 
	mpos™iÚ
;

40 } 
	mcŞÜShiáS‘tšgs
;

42 
ušt32_t
 
	mwh“lPos™iÚ
;

43 } 
	m¿šbowS‘tšgs
;

45 
ušt16_t
 
	mtime
;

46 
ušt8_t
 
	mcŞÜIndex
;

47 } 
	m¡robšg
;

49 
ušt16_t
 
	mtime
;

50 } 
	mm¬qu“
;

52 
CŞÜ
 
	mbackgroundCŞÜ
;

53 
ušt16_t
 
	mtime
;

54 } 
	m£qu’tŸl
;

56 
ušt16_t
 
	mtime1
;

57 
ušt16_t
 
	mtime2
;

58 } 
	mvisÜ
;

60 
ušt16_t
 
	mtime
;

61 } 
	mcŞÜPul£
;

63 
ušt16_t
 
	mtime
;

64 
ušt8_t
 
	mcŞÜIndex
;

65 } 
	mcŞÜWave
;

67 
ušt16_t
 
	m´eviousTem³¿tu»
;

68 
ušt16_t
 
	m‹m³¿tu»
;

69 
ušt32_t
 
	mtimeSmp
;

70 } 
	m‹m³¿tu»CŞÜ
;

71 } 
	tLedGroupS‹
;

73 
LedGroupS‹
 
	gËdGroupS‹
[
LED_STRIP_COUNT
][
LED_GROUP_MAX_COUNT
];

74 
LedSŒ
 
	gËdSŒ
[
LED_STRIP_COUNT
];

75 
CŞÜ
 
	g¡rA¼ay
[
LED_STRIP_COUNT
][
LED_STRIP_1_MAX_LED_COUNT
];

76 
boŞ
 
	g¶ayEfãù
 = 
çl£
;

79 
CŞÜ
 
	$wh“l
(
ušt8_t
 
wh“lPos
)

81 
CŞÜ
 
cŞÜ
 = {0, 0, 0};

82 
wh“lPos
 = 
UINT8_MAX
 - wheelPos;

84 ià(
wh“lPos
 < 85)

86 
cŞÜ
.
r
 = 
UINT8_MAX
 - 
wh“lPos
 * 3;

87 
cŞÜ
.
b
 = 
wh“lPos
 * 3;

89 ià(
wh“lPos
 < 170)

91 
wh“lPos
 -= 85;

92 
cŞÜ
.
g
 = 
wh“lPos
 * 3;

93 
cŞÜ
.
b
 = 
UINT8_MAX
 - 
wh“lPos
 * 3;

97 
wh“lPos
 -= 170;

98 
cŞÜ
.
r
 = 
wh“lPos
 * 3;

99 
cŞÜ
.
g
 = 
UINT8_MAX
 - 
wh“lPos
 * 3;

101  
cŞÜ
;

102 
	}
}

104 
CŞÜ
 
	$lightIÁ’s™y
(
CŞÜ
 
cŞÜ
, 
ušt16_t
 
š‹ns™y
)

106 
cŞÜ
.
r
 = ((
ušt16_t
ècŞÜ.¸* 
š‹ns™y
) / 100;

107 
cŞÜ
.
g
 = ((
ušt16_t
ècŞÜ.g * 
š‹ns™y
) / 100;

108 
cŞÜ
.
b
 = ((
ušt16_t
ècŞÜ.b * 
š‹ns™y
) / 100 ;

110  
cŞÜ
;

111 
	}
}

113 
CŞÜ
 
	$bËndCŞÜ
(
CŞÜ
 
cŞÜ1
, CŞÜ 
cŞÜ2
, 
ušt8_t
 
cÛf
)

115 
CŞÜ
 
cŞÜ
;

116 
cŞÜ
.
r
 = (
cŞÜ1
.¸* (
ušt16_t
)
cÛf
 + 
cŞÜ2
.r * (0xff - (uint16_t)coef)) >> 8;

117 
cŞÜ
.
g
 = (
cŞÜ1
.g * (
ušt16_t
)
cÛf
 + 
cŞÜ2
.g * (0xff - (uint16_t)coef)) >> 8;

118 
cŞÜ
.
b
 = (
cŞÜ1
.b * (
ušt16_t
)
cÛf
 + 
cŞÜ2
.b * (0xff - (uint16_t)coef)) >> 8;

119  
cŞÜ
;

120 
	}
}

122 
ušt32_t
 
	$¿ndI
()

124 
ušt32_t
 
y
 = 0xA55AA55A;

125 
y
 ^= (y >> 13);

126 
y
 ^= (y >> 17);

127 
y
 ^= (y << 5);

128  
y
;

129 
	}
}

131 
	$ËdG’”©eRªdomCŞÜ
(
CŞÜ
 *
cŞÜ
)

133 
ušt32_t
 
hP»vious
 = 0;

134 
ušt32_t
 
h
 = ((
hP»vious
 + 
	`¿ndI
() + 30) % (360 - 60)) % 360;

135 
ušt32_t
 
s
 = 
UINT8_MAX
;

136 
ušt32_t
 
v
 = 
UINT8_MAX
;

137 
ušt8_t
 
r
, 
f
, 
q
, 
t
;

139 
hP»vious
 = 
h
;

140 
r
 = 
h
 / (
UINT8_MAX
 / 6);

141 
f
 = (
h
 - (
r
 * (
UINT8_MAX
 / 6))) * 6;

142 
q
 = (
v
 * (
UINT8_MAX
 - ((
s
 * 
f
) >> 8))) >> 8;

143 
t
 = (
v
 * (
UINT8_MAX
 - ((
s
 * (UINT8_MAX - 
f
)) >> 8))) >> 8;

145 
r
) {

146 0: 
cŞÜ
->
r
 = 
v
; cŞÜ->
g
 = 
t
; cŞÜ->
b
 = 0; ;

147 1: 
cŞÜ
->
r
 = 
q
; cŞÜ->
g
 = 
v
; cŞÜ->
b
 = 0; ;

148 2: 
cŞÜ
->
r
 = 0; cŞÜ->
g
 = 
v
; cŞÜ->
b
 = 
t
; ;

149 3: 
cŞÜ
->
r
 = 0; cŞÜ->
g
 = 
q
; cŞÜ->
b
 = 
v
; ;

150 4: 
cŞÜ
->
r
 = 
t
; cŞÜ->
g
 = 0; cŞÜ->
b
 = 
v
; ;

151 : 
cŞÜ
->
r
 = 
v
; cŞÜ->
g
 = 0; cŞÜ->
b
 = 
q
; ;

153 
	}
}

155 
	$¿šbowWave
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

157 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

158 
RašbowWave
 *
efãù
 = &
group
->efãù.
¿šbowWave
;

159 
ušt32_t
 *
wh“lPos™iÚ
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
¿šbowWaveS‘tšgs
.wheelPosition;

160 
ušt8_t
 
šdex
;

162 
šdex
 = 
group
->
¡¬tIndex
; index < group->
¡İIndex
; ++index) {

163 
ušt8_t
 
ÃwIndex
 = (!
efãù
->
fÜw¬dDœeùiÚ
è? 
šdex
 : ((
group
->
¡İIndex
 - 1) - index);

164 
ušt8_t
 
wh“lPos
 = 
ÃwIndex
 * 256 / (
group
->
¡İIndex
 - group->
¡¬tIndex
 );

165 
CŞÜ
 
cŞÜ
;

167 
cŞÜ
 = 
	`wh“l
(
wh“lPos
 + *
wh“lPos™iÚ
);

168 
cŞÜ
 = 
	`lightIÁ’s™y
(cŞÜ, 
ËdSŒ
[
¡rIndex
].
brighŠess
);

169 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

172 
efãù
->
¥“d
) {

173 
EFFECT_SPEED_FAST
: *
wh“lPos™iÚ
 = *wheelPosition + 4; ;

174 
EFFECT_SPEED_MIDDLE
: *
wh“lPos™iÚ
 = *wheelPosition + 2; ;

175 
EFFECT_SPEED_SLOW
: *
wh“lPos™iÚ
 = *wheelPosition + 1; ;

178 
	}
}

180 
	$cŞÜShiá
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

182 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

183 
CŞÜShiá
 *
efãù
 = &
group
->efãù.
cŞÜShiá
;

184 
ušt8_t
 
efãùS‹p
 = 0;

185 
CŞÜ
 
cŞÜ
;

186 
ušt8_t
 
šdex
;

188 
cŞÜ
 = 
	`bËndCŞÜ
(
efãù
->cŞÜ[0],ƒfãù->cŞÜ[1], 
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
cŞÜShiáS‘tšgs
.
pos™iÚ
);

189 
cŞÜ
 = 
	`lightIÁ’s™y
(cŞÜ, 
ËdSŒ
[
¡rIndex
].
brighŠess
);

191 
šdex
 = 
group
->
¡¬tIndex
; index < group->
¡İIndex
; ++index) {

192 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

195 
efãù
->
¥“d
) {

196 
EFFECT_SPEED_FAST
: 
efãùS‹p
 = 8; ;

197 
EFFECT_SPEED_MIDDLE
: 
efãùS‹p
 = 4; ;

198 
EFFECT_SPEED_SLOW
: 
efãùS‹p
 = 1; ;

202 ià(
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
cŞÜShiáS‘tšgs
.
pos™iÚ
 > 0xfà- 
efãùS‹p
) {

203 ià(
efãù
->
¿ndomCŞÜ
) {

204 
efãù
->
cŞÜ
[1] =ƒffect->color[0];

205 
	`ËdG’”©eRªdomCŞÜ
(&
efãù
->
cŞÜ
[0]);

207 
CŞÜ
 
cŞÜTemp
;

208 
cŞÜTemp
 = 
efãù
->
cŞÜ
[0];

209 
efãù
->
cŞÜ
[0] =ƒffect->color[1];

210 
efãù
->
cŞÜ
[1] = 
cŞÜTemp
;

214 
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
cŞÜShiáS‘tšgs
.
pos™iÚ
 +ğ
efãùS‹p
;

215 
	}
}

217 
	$¿šbow
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

219 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

220 
Rašbow
 *
efãù
 = &
group
->efãù.
¿šbow
;

221 
ušt32_t
 *
wh“lPos™iÚ
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
¿šbowS‘tšgs
.wheelPosition;

222 
ušt8_t
 
šdex
;

223 
CŞÜ
 
cŞÜ
;

225 
cŞÜ
 = 
	`wh“l
(*
wh“lPos™iÚ
);

226 
cŞÜ
 = 
	`lightIÁ’s™y
(cŞÜ, 
ËdSŒ
[
¡rIndex
].
brighŠess
);

228 
šdex
 = 
group
->
¡¬tIndex
; index < group->
¡İIndex
; ++index) {

229 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

232 
efãù
->
¥“d
) {

233 
EFFECT_SPEED_FAST
: *
wh“lPos™iÚ
 = *wheelPosition + 4; ;

234 
EFFECT_SPEED_MIDDLE
: *
wh“lPos™iÚ
 = *wheelPosition + 2; ;

235 
EFFECT_SPEED_SLOW
: *
wh“lPos™iÚ
 = *wheelPosition + 1; ;

238 
	}
}

240 
	$cŞÜStic
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

242 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

243 
SticEfãù
 *
efãù
 = &
group
->efãù.
¡©icEfãù
;

244 
ušt8_t
 
šdex
;

245 
CŞÜ
 
cŞÜ
;

247 
cŞÜ
 = 
	`lightIÁ’s™y
(
efãù
->cŞÜ, 
ËdSŒ
[
¡rIndex
].
brighŠess
);

249 
šdex
 = 
group
->
¡¬tIndex
; index < group->
¡İIndex
; ++index) {

250 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

252 
	}
}

254 
	$¡robšg
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

256 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

257 
SŒobšg
 *
efãù
 = &
group
->efãù.
¡robšg
;

258 
ušt8_t
 
efãùP”iod
 = 0;

259 
CŞÜ
 
cŞÜ
 = {0, 0, 0};

260 
ušt8_t
 
šdex
;

261 
ušt16_t
 *
time
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
¡robšg
.time;

262 
ušt8_t
 *
cŞÜIndex
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
¡robšg
.colorIndex;

264 
efãù
->
¥“d
) {

265 
EFFECT_SPEED_FAST
: 
efãùP”iod
 = 12; ;

266 
EFFECT_SPEED_MIDDLE
: 
efãùP”iod
 = 24; ;

267 
EFFECT_SPEED_SLOW
: 
efãùP”iod
 = 39; ;

271 ià(*
time
 < 
efãùP”iod
) {

272 
cŞÜ
 = 
	`lightIÁ’s™y
(
efãù
->cŞÜ[*
cŞÜIndex
], 
ËdSŒ
[
¡rIndex
].
brighŠess
);

273 } ià(*
time
 >ğ(
efãùP”iod
 << 1)) {

274 *
time
 = 0;

275 *
cŞÜIndex
 = (*colorIndex) ? 0 : 1;

277 ià(
efãù
->
¿ndomCŞÜ
) {

278 
	`ËdG’”©eRªdomCŞÜ
(&
efãù
->
cŞÜ
[0]);

279 
	`ËdG’”©eRªdomCŞÜ
(&
efãù
->
cŞÜ
[1]);

282 *
time
 = *time +1;

284 
šdex
 = 
group
->
¡¬tIndex
; index < group->
¡İIndex
; ++index) {

285 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

287 
	}
}

289 
	$m¬qu“
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

291 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

292 
M¬qu“
 *
efãù
 = &
group
->efãù.
m¬qu“
;

293 
ušt8_t
 
šdex
;

294 
CŞÜ
 
cŞÜ
;

295 
CŞÜ
 
cŞÜEm±y
 = {0, 0, 0};

296 
ušt8_t
 
¥“d
 = 3;

297 
ušt16_t
 *
time
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
m¬qu“
.time;

299 
efãù
->
¥“d
) {

300 
EFFECT_SPEED_FAST
: 
¥“d
 = 3; ;

301 
EFFECT_SPEED_MIDDLE
: 
¥“d
 = 6; ;

302 
EFFECT_SPEED_SLOW
: 
¥“d
 = 12; ;

306 
cŞÜ
 = 
	`lightIÁ’s™y
(
efãù
->cŞÜ, 
ËdSŒ
[
¡rIndex
].
brighŠess
);

308 
šdex
 = 
group
->
¡¬tIndex
; index < group->
¡İIndex
; ++index) {

309 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜEm±y
;

312 ià(*
time
 / 
¥“d
 == 0) {

313 
šdex
 = 
group
->
¡¬tIndex
; index < group->
¡İIndex
; index += 3) {

314 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

317 
šdex
 = 
group
->
¡¬tIndex
+1; index < group->
¡İIndex
; index += 3) {

318 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

320 } ià(*
time
 / 
¥“d
 == 1) {

321 
šdex
 = 
group
->
¡¬tIndex
; index < group->
¡İIndex
; index += 3) {

322 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

325 
šdex
 = 
group
->
¡¬tIndex
+2; index < group->
¡İIndex
; index += 3) {

326 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

328 } ià(*
time
 / 
¥“d
 == 2) {

329 
šdex
 = 
group
->
¡¬tIndex
+1; index < group->
¡İIndex
; index += 3) {

330 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

333 
šdex
 = 
group
->
¡¬tIndex
+2; index < group->
¡İIndex
; index += 3) {

334 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

338 *
time
 = *time + 1;

340 ià(*
time
 / 
¥“d
 == 3) {

341 *
time
 = 0;

343 
	}
}

345 
	$£qu’tŸl
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

347 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

348 
Sequ’tŸl
 *
efãù
 = &
group
->efãù.
£qu’tŸl
;

349 
CŞÜ
 
backgroundCŞÜ
;

350 
CŞÜ
 
cŞÜ
;

351 
ušt8_t
 
i
;

352 
ušt16_t
 *
time
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
£qu’tŸl
.time;

354 
cŞÜ
 = 
	`lightIÁ’s™y
(
efãù
->cŞÜ, 
ËdSŒ
[
¡rIndex
].
brighŠess
);

355 
backgroundCŞÜ
 = 
	`lightIÁ’s™y
(
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
£qu’tŸl
.backgroundCŞÜ, 
ËdSŒ
[¡rIndex].
brighŠess
);

357 
i
 = 
group
->
¡¬tIndex
; i < group->
¡İIndex
; i++) {

358 
ušt16_t
 
šdex
 = (ušt16_t)(
i
 - 
group
->
¡¬tIndex
) << 8;

359 
ušt8_t
 
ËdIndex
 = (
efãù
->
fÜw¬dDœeùiÚ
è? 
i
 : (
group
->
¡İIndex
 - i - 1 + group->
¡¬tIndex
);

361 ià(
šdex
 >ğ*
time
) {

362 
¡rA¼ay
[
¡rIndex
][
ËdIndex
] = 
backgroundCŞÜ
;

363 } ià(
šdex
 + 0xfà<ğ*
time
) {

364 
¡rA¼ay
[
¡rIndex
][
ËdIndex
] = 
cŞÜ
;

366 
¡rA¼ay
[
¡rIndex
][
ËdIndex
] = 
	`bËndCŞÜ
(
cŞÜ
, 
backgroundCŞÜ
, *
time
 - 
šdex
);

370 ià(
ËdSŒ
[
¡rIndex
].
ËdTy³
 =ğ
LED_TYPE_HD59731B
) {

372 
efãù
->
¥“d
) {

373 
EFFECT_SPEED_FAST
: *
time
 = *time + 43; ;

374 
EFFECT_SPEED_MIDDLE
: *
time
 = *time + 21; ;

375 
EFFECT_SPEED_SLOW
: *
time
 = *time + 13; ;

379 
efãù
->
¥“d
) {

380 
EFFECT_SPEED_FAST
: *
time
 = *time + 512; ;

381 
EFFECT_SPEED_MIDDLE
: *
time
 = *time + 256; ;

382 
EFFECT_SPEED_SLOW
: *
time
 = *time + 128; ;

387 ià(*
time
 > ((
ušt16_t
)(
group
->
¡İIndex
 - group->
¡¬tIndex
) << 8)) {

388 *
time
 = 0;

390 ià(
efãù
->
¿ndomCŞÜ
) {

392 
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
£qu’tŸl
.
backgroundCŞÜ
 = 
efãù
->
cŞÜ
;

394 
	`ËdG’”©eRªdomCŞÜ
(&
efãù
->
cŞÜ
);

397 
	}
}

399 
CŞÜ
 
	$visÜG‘CŞÜ
(
CŞÜ
 
cŞÜ1
, CŞÜ 
cŞÜ2
, 
ušt16_t
 
pos
)

401 ià(
pos
 <= 255) {

402 
CŞÜ
 
cŞÜBÏck
 = {0, 0, 0};

403  
	`bËndCŞÜ
(
cŞÜ1
, 
cŞÜBÏck
, 
pos
);

406 ià(
pos
 >= 768) {

407 
CŞÜ
 
cŞÜBÏck
 = {0, 0, 0};

408  
	`bËndCŞÜ
(
cŞÜBÏck
, 
cŞÜ2
, 
pos
 - 768);

411  
	`bËndCŞÜ
(
cŞÜ2
, 
cŞÜ1
, (
pos
 - 255) >> 1);

412 
	}
}

414 
	$visÜ
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

416 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

417 
VisÜ
 *
efãù
 = &
group
->efãù.
visÜ
;

418 
CŞÜ
 
fœ¡CŞÜ
;

419 
CŞÜ
 
Ï¡CŞÜ
;

420 
ušt8_t
 
šdex
;

421 
ušt8_t
 
¥“d
;

422 
ušt16_t
 *
time1
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
visÜ
.time1;

423 
ušt16_t
 *
time2
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
visÜ
.time2;

425 
efãù
->
¥“d
) {

426 
EFFECT_SPEED_FAST
: 
¥“d
 = 192; ;

427 
EFFECT_SPEED_MIDDLE
: 
¥“d
 = 96; ;

428 
EFFECT_SPEED_SLOW
: 
¥“d
 = 64; ;

432 ià(*
time1
 =ğ0 && *
time2
 =ğ0 && 
efãù
->
¿ndomCŞÜ
) {

433 
	`ËdG’”©eRªdomCŞÜ
(&
efãù
->
cŞÜ
[0]);

434 
	`ËdG’”©eRªdomCŞÜ
(&
efãù
->
cŞÜ
[1]);

437 
fœ¡CŞÜ
 = 
	`lightIÁ’s™y
(
efãù
->
cŞÜ
[1], 
ËdSŒ
[
¡rIndex
].
brighŠess
);

438 
Ï¡CŞÜ
 = 
	`lightIÁ’s™y
(
efãù
->
cŞÜ
[0], 
ËdSŒ
[
¡rIndex
].
brighŠess
);

440 
šdex
 = 0; index < 
group
->
¡İIndex
 - group->
¡¬tIndex
; index++) {

441 
ušt16_t
 
t
 = ((ušt16_t)
šdex
 << 8è- *
time1
 + 1024;

443 ià(
t
 < 1024) {

444 
CŞÜ
 
cŞÜToS‘
;

445 
cŞÜToS‘
 = *
time2
 ? 
	`visÜG‘CŞÜ
(
Ï¡CŞÜ
, 
fœ¡CŞÜ
, 
t
) : visorGetColor(firstColor,†astColor,);

446 
¡rA¼ay
[
¡rIndex
][
group
->
¡¬tIndex
 + 
šdex
] = 
cŞÜToS‘
;

448 
CŞÜ
 
cŞÜEm±y
 = {0, 0, 0};

449 
¡rA¼ay
[
¡rIndex
][
group
->
¡¬tIndex
 + 
šdex
] = 
cŞÜEm±y
;

453 ià(*
time2
 == 0) {

454 *
time1
 = *time1 + 
¥“d
;

456 ià(*
time1
 >ğ((
ušt16_t
)(
group
->
¡İIndex
 - group->
¡¬tIndex
) << 8) + 768) {

457 *
time2
 = 1;

460 *
time1
 = *time1 - 
¥“d
;

461 ià(*
time1
 == 0) {

462 *
time2
 = 0;

465 
	}
}

467 
	$cŞÜPul£
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

469 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

470 
CŞÜPul£
 *
efãù
 = &
group
->efãù.
cŞÜPul£
;

471 
ušt16_t
 *
time
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
cŞÜPul£
.time;

472 
CŞÜ
 
cŞÜ
 = {0, 0, 0};

473 
CŞÜ
 
cŞÜBÏck
 = {0, 0, 0};

474 
ušt8_t
 
¥“d
;

475 
ušt8_t
 
šdex
;

477 
efãù
->
¥“d
) {

478 
EFFECT_SPEED_FAST
: 
¥“d
 = 8; ;

479 
EFFECT_SPEED_MIDDLE
: 
¥“d
 = 4; ;

480 
EFFECT_SPEED_SLOW
: 
¥“d
 = 1; ;

484 *
time
 = *tim+ 
¥“d
;

486 ià(*
time
 <= 0xff) {

487 
cŞÜ
 = 
	`bËndCŞÜ
(
efãù
->cŞÜ[0], 
cŞÜBÏck
, *
time
);

488 } ià(*
time
 <ğ2*(
ušt16_t
)0xff) {

489 
cŞÜ
 = 
	`bËndCŞÜ
(
efãù
->cŞÜ[0], 
cŞÜBÏck
, 2*(
ušt16_t
)0xfà- *
time
);

490 } ià(*
time
 <ğ3*(
ušt16_t
)0xff) {

492 } ià(*
time
 <ğ4*(
ušt16_t
)0xff) {

493 
cŞÜ
 = 
	`bËndCŞÜ
(
efãù
->cŞÜ[1], 
cŞÜBÏck
, *
time
 - 3*(
ušt16_t
)0xff );

494 } ià(*
time
 <ğ5*(
ušt16_t
)0xff) {

495 
cŞÜ
 = 
	`bËndCŞÜ
(
efãù
->cŞÜ[1], 
cŞÜBÏck
, 5*(
ušt16_t
)0xfà- *
time
);

496 } ià((*
time
 <ğ6*(
ušt16_t
)0xff)) {

499 *
time
 = 0;

501 ià(
efãù
->
¿ndomCŞÜ
) {

502 
	`ËdG’”©eRªdomCŞÜ
(&
efãù
->
cŞÜ
[0]);

503 
	`ËdG’”©eRªdomCŞÜ
(&
efãù
->
cŞÜ
[1]);

507 
cŞÜ
 = 
	`lightIÁ’s™y
(cŞÜ, 
ËdSŒ
[
¡rIndex
].
brighŠess
);

509 
šdex
 = 
group
->
¡¬tIndex
; index < group->
¡İIndex
; ++index) {

510 
¡rA¼ay
[
¡rIndex
][
šdex
] = 
cŞÜ
;

512 
	}
}

514 
CŞÜ
 
	$cŞÜWaveG‘CŞÜ
(
CŞÜ
 
cŞÜ
, 
ušt16_t
 
pos
)

516 ià(
pos
 <= 255) {

517 
CŞÜ
 
cŞÜBÏck
 = {0, 0, 0};

518  
	`bËndCŞÜ
(
cŞÜ
, 
cŞÜBÏck
, 
pos
);

521 ià(
pos
 >= 2048- 256) {

522 
CŞÜ
 
cŞÜBÏck
 = {0, 0, 0};

523  
	`bËndCŞÜ
(
cŞÜBÏck
, 
cŞÜ
, 
pos
 - 2048+ 256);

526  
cŞÜ
;

527 
	}
}

529 
	$cŞÜWave
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

531 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

532 
CŞÜWave
 *
efãù
 = &
group
->efãù.
cŞÜWave
;

533 
CŞÜ
 
fœ¡CŞÜ
;

534 
ušt8_t
 
šdex
;

535 
ušt8_t
 
¥“d
;

536 
ušt16_t
 *
time
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
cŞÜWave
.time;

537 
ušt8_t
 *
cŞÜIndex
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
cŞÜWave
.colorIndex;

539 
efãù
->
¥“d
) {

540 
EFFECT_SPEED_FAST
: 
¥“d
 = 192; ;

541 
EFFECT_SPEED_MIDDLE
: 
¥“d
 = 96; ;

542 
EFFECT_SPEED_SLOW
: 
¥“d
 = 48; ;

546 ià(*
time
 =ğ0 && 
efãù
->
¿ndomCŞÜ
) {

547 
	`ËdG’”©eRªdomCŞÜ
(&
efãù
->
cŞÜ
[0]);

548 
	`ËdG’”©eRªdomCŞÜ
(&
efãù
->
cŞÜ
[1]);

551 
fœ¡CŞÜ
 = 
	`lightIÁ’s™y
(
efãù
->
cŞÜ
[*
cŞÜIndex
], 
ËdSŒ
[
¡rIndex
].
brighŠess
);

553 
šdex
 = 0; index < 
group
->
¡İIndex
 - group->
¡¬tIndex
; index++) {

554 
ušt16_t
 
t
 = ((ušt16_t)
šdex
 << 8è- *
time
 + 2048;

556 ià(
t
 < 2048 ) {

557 
CŞÜ
 
cŞÜToS‘
;

558 
cŞÜToS‘
 = 
	`cŞÜWaveG‘CŞÜ
(
fœ¡CŞÜ
, 
t
);

559 ià(
efãù
->
fÜw¬dDœeùiÚ
) {

560 
¡rA¼ay
[
¡rIndex
][
group
->
¡¬tIndex
 + 
šdex
] = 
cŞÜToS‘
;

562 
¡rA¼ay
[
¡rIndex
][
group
->
¡İIndex
 - 1 - 
šdex
] = 
cŞÜToS‘
;

565 
CŞÜ
 
cŞÜEm±y
 = {0, 0, 0};

566 ià(
efãù
->
fÜw¬dDœeùiÚ
) {

567 
¡rA¼ay
[
¡rIndex
][
group
->
¡¬tIndex
 + 
šdex
] = 
cŞÜEm±y
;

569 
¡rA¼ay
[
¡rIndex
][
group
->
¡İIndex
 - 1 - 
šdex
] = 
cŞÜEm±y
;

574 *
time
 = *tim+ 
¥“d
;

576 ià(*
time
 >ğ((
ušt16_t
)(
group
->
¡İIndex
 - group->
¡¬tIndex
) << 8) + 2048 - 256) {

577 *
time
 = 0;

578 *
cŞÜIndex
 = *colorIndex ? 0 : 1;

580 
	}
}

583 
	$‹m³¿tu»Efãù
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

585 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

586 
Tem³¿tu»Efãù
 *
efãù
 = &
group
->efãù.
‹m³¿tu»Efãù
;

587 
CŞÜ
 
cŞÜ
 = {0, 0, 0};

588 
ušt16_t
 
‹mp
;

589 
ušt8_t
 
ËdPos™iÚ
;

591 
	#EXTERNAL_TEMPERATURE_INDEX
 0xFF

	)

592 ià(
efãù
->
‹m³¿tu»Index
 =ğ
EXTERNAL_TEMPERATURE_INDEX
) {

593 #undeà
EXTERNAL_TEMPERATURE_INDEX


595 ià(
	`tim”G‘Time
(è- 
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
‹m³¿tu»CŞÜ
.
timeSmp
 > 5000) {

596 
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
‹m³¿tu»CŞÜ
.
´eviousTem³¿tu»
 = 
BARBUDA_DEFAULT_TEMPERATURE
;

597 
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
‹m³¿tu»CŞÜ
.
‹m³¿tu»
 = 
BARBUDA_DEFAULT_TEMPERATURE
;

598 
‹mp
 = 
BARBUDA_DEFAULT_TEMPERATURE
;

600 
ušt16_t
 *
´eviousTem³¿tu»
 = &
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
‹m³¿tu»CŞÜ
.previousTemperature;

601 
ušt16_t
 
‹m³¿tu»
 = 
ËdGroupS‹
[
¡rIndex
][
groupIndex
].
‹m³¿tu»CŞÜ
.temperature;

603 ià(*
´eviousTem³¿tu»
 == 0) {

604 *
´eviousTem³¿tu»
 = 
‹m³¿tu»
;

607 
‹mp
 = *
´eviousTem³¿tu»
*0.95 + 
‹m³¿tu»
*0.05;

608 *
´eviousTem³¿tu»
 = 
‹mp
;

614 ià(0 <ğ
‹mp
 &&em°< 
efãù
->
‹m³¿tu»
[0]) {

615 
cŞÜ
 = 
efãù
->color[0];

616 } ià(
efãù
->
‹m³¿tu»
[0] <ğ
‹mp
 &&emp <ƒffect->temperature[1]) {

617 
cŞÜ
.
r
 = (
efãù
->cŞÜ[0].¸* ((
ušt32_t
ëfãù->
‹m³¿tu»
[1] - 
‹mp
) +ƒffect->color[1].r * ((uint32_t)temp -ƒffect->temperature[0])) / (effect->temperature[1] -ƒffect->temperature[0]);

618 
cŞÜ
.
g
 = (
efãù
->cŞÜ[0].g * ((
ušt32_t
ëfãù->
‹m³¿tu»
[1] - 
‹mp
) +ƒffect->color[1].g * ((uint32_t)temp -ƒffect->temperature[0])) / (effect->temperature[1] -ƒffect->temperature[0]);

619 
cŞÜ
.
b
 = (
efãù
->cŞÜ[0].b * ((
ušt32_t
ëfãù->
‹m³¿tu»
[1] - 
‹mp
) +ƒffect->color[1].b * ((uint32_t)temp -ƒffect->temperature[0])) / (effect->temperature[1] -ƒffect->temperature[0]);

620 } ià(
efãù
->
‹m³¿tu»
[1] <ğ
‹mp
 &&emp <ƒffect->temperature[2]) {

621 
cŞÜ
.
r
 = (
efãù
->cŞÜ[1].¸* ((
ušt32_t
ëfãù->
‹m³¿tu»
[2] - 
‹mp
) +ƒffect->color[2].r * ((uint32_t)temp -ƒffect->temperature[1])) / (effect->temperature[2] -ƒffect->temperature[1]);

622 
cŞÜ
.
g
 = (
efãù
->cŞÜ[1].g * ((
ušt32_t
ëfãù->
‹m³¿tu»
[2] - 
‹mp
) +ƒffect->color[2].g * ((uint32_t)temp -ƒffect->temperature[1])) / (effect->temperature[2] -ƒffect->temperature[1]);

623 
cŞÜ
.
b
 = (
efãù
->cŞÜ[1].b * ((
ušt32_t
ëfãù->
‹m³¿tu»
[2] - 
‹mp
) +ƒffect->color[2].b * ((uint32_t)temp -ƒffect->temperature[1])) / (effect->temperature[2] -ƒffect->temperature[1]);

624 } ià(
‹mp
 >ğ
efãù
->
‹m³¿tu»
[2]) {

625 
cŞÜ
 = 
efãù
->color[2];

628 
cŞÜ
 = 
	`lightIÁ’s™y
(cŞÜ, 
ËdSŒ
[
¡rIndex
].
brighŠess
);

630 
ËdPos™iÚ
 = 
group
->
¡¬tIndex
;†edPos™iÚ < group->
¡İIndex
; ++ledPosition) {

631 
¡rA¼ay
[
¡rIndex
][
ËdPos™iÚ
] = 
cŞÜ
;

633 
	}
}

638 
E¼Ü
 
	$ËdS‘LedTy³
(
LedSŒIndex
 
¡rIndex
, 
LedTy³
 
ËdTy³
)

640 ià(
¡rIndex
 !ğ
LED_STRIP_1
 && sŒIndex !ğ
LED_STRIP_2
) {

641  
RES_INVALID_PORT_INDEX
;

644 ià(
ËdTy³
 !ğ
LED_TYPE_WS2812B
 &&†edTy³ !ğ
LED_TYPE_HD59731B
) {

645  
RES_INVALID_ARGUMENT
;

648 #ifdeà
JOTUN


649 ià(
¡rIndex
 =ğ
LED_STRIP_1
 && 
ËdTy³
 !ğ
LED_TYPE_WS2812B
) {

651  
RES_INVALID_ARGUMENT
;

655 
ËdSŒ
[
¡rIndex
].
ËdTy³
 =†edType;

656  
RES_OK
;

657 
	}
}

659 
E¼Ü
 
	$ËdS‘LedCouÁ
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
couÁ
)

661 ià(
¡rIndex
 !ğ
LED_STRIP_1
 && sŒIndex !ğ
LED_STRIP_2
) {

662  
RES_INVALID_PORT_INDEX
;

665 ià(
¡rIndex
 =ğ
LED_STRIP_1
 && 
couÁ
 > 
LED_STRIP_1_MAX_LED_COUNT
) {

666  
RES_INVALID_ARGUMENT
;

669 ià(
¡rIndex
 =ğ
LED_STRIP_2
 && 
couÁ
 > 
LED_STRIP_2_MAX_LED_COUNT
) {

670  
RES_INVALID_ARGUMENT
;

673 
ËdSŒ
[
¡rIndex
].
ËdsCouÁ
 = 
couÁ
;

674  
RES_OK
;

675 
	}
}

677 
E¼Ü
 
	$ËdS‘LedBrighŠess
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
brighŠess
)

679 ià(
¡rIndex
 !ğ
LED_STRIP_1
 && sŒIndex !ğ
LED_STRIP_2
) {

680  
RES_INVALID_PORT_INDEX
;

683 ià(
brighŠess
 > 
LED_BRIGHTNESS_MAX
) {

684  
RES_INVALID_ARGUMENT
;

687 
ËdSŒ
[
¡rIndex
].
brighŠess
 = brightness;

688  
RES_OK
;

689 
	}
}

691 
E¼Ü
 
	$ËdSŒS‘GroupEx‹º®Tem³¿tu»
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupNumb”
, 
ušt16_t
 
‹m³¿tu»
)

693 ià(
¡rIndex
 !ğ
LED_STRIP_1
 && sŒIndex !ğ
LED_STRIP_2
) {

694  
RES_INVALID_PORT_INDEX
;

697 ià((
groupNumb”
 >ğ
LED_GROUP_MAX_COUNT
) ||

698 (
groupNumb”
 >ğ
ËdSŒ
[
¡rIndex
].
groupCouÁ
) ||

699 (
ËdSŒ
[
¡rIndex
].
group
[
groupNumb”
].
efãùTy³
 !ğ
EFFECT_TEMPERATURE
))

701  
RES_INVALID_ARGUMENT
;

704 
ËdGroupS‹
[
¡rIndex
][
groupNumb”
].
‹m³¿tu»CŞÜ
.
‹m³¿tu»
 =emperature;

705 
ËdGroupS‹
[
¡rIndex
][
groupNumb”
].
‹m³¿tu»CŞÜ
.
timeSmp
 = 
	`tim”G‘Time
();

706  
RES_OK
;

707 
	}
}

709 
E¼Ü
 
	$ËdSŒCË¬
(
LedSŒIndex
 
¡rIndex
)

711 ià(
¡rIndex
 !ğ
LED_STRIP_1
 && sŒIndex !ğ
LED_STRIP_2
) {

712  
RES_INVALID_PORT_INDEX
;

715 
ËdSŒ
[
¡rIndex
].
groupCouÁ
 = 0;

716 
¶ayEfãù
 = 
çl£
;

717  
RES_OK
;

718 
	}
}

720 
E¼Ü
 
	$ËdS‘SŒMode
(
LedSŒIndex
 
¡rIndex
, 
LedSŒMode
 
mode
)

722 ià(
¡rIndex
 !ğ
LED_STRIP_1
 && sŒIndex !ğ
LED_STRIP_2
) {

723  
RES_INVALID_PORT_INDEX
;

726 ià(
mode
 !ğ
LED_STRIP_MODE_OFF
 && mod!ğ
LED_STRIP_MODE_PRESET
 && mod!ğ
LED_STRIP_MODE_DIRECT
) {

727  
RES_INVALID_ARGUMENT
;

730 
ËdSŒ
[
¡rIndex
].
mode
 = mode;

731  
RES_OK
;

732 
	}
}

734 
	$ËdS‘EfãùIn™ŸlS‹
(
LedGroupS‹
 *
¡©e
, 
Efãù
 
efãùTy³
)

736 
efãùTy³
) {

737 
EFFECT_RAINBOW_WAVE
:

738 
¡©e
->
¿šbowWaveS‘tšgs
.
wh“lPos™iÚ
 = 0;

741 
EFFECT_COLOR_SHIFT
:

742 
¡©e
->
cŞÜShiáS‘tšgs
.
pos™iÚ
 = 0;

745 
EFFECT_COLOR_PULSE
:

746 
¡©e
->
cŞÜPul£
.
time
 = 0;

749 
EFFECT_COLOR_WAVE
:

750 
¡©e
->
cŞÜWave
.
cŞÜIndex
 = 0;

751 
¡©e
->
cŞÜWave
.
time
 = 0;

754 
EFFECT_STATIC
:

757 
EFFECT_TEMPERATURE
:

758 
¡©e
->
‹m³¿tu»CŞÜ
.
‹m³¿tu»
 = 
BARBUDA_DEFAULT_TEMPERATURE
;

759 
¡©e
->
‹m³¿tu»CŞÜ
.
´eviousTem³¿tu»
 = 
BARBUDA_DEFAULT_TEMPERATURE
;

760 
¡©e
->
‹m³¿tu»CŞÜ
.
timeSmp
 = 
	`tim”G‘Time
();

763 
EFFECT_VISOR
:

764 
¡©e
->
visÜ
.
time1
 = 0;

765 
¡©e
->
visÜ
.
time2
 = 0;

768 
EFFECT_MARQUEE
:

769 
¡©e
->
m¬qu“
.
time
 = 0;

772 
EFFECT_STROBING
:

773 
¡©e
->
¡robšg
.
time
 = 0;

774 
¡©e
->
¡robšg
.
cŞÜIndex
 = 0;

777 
EFFECT_SEQUENTIAL
:

778 
¡©e
->
£qu’tŸl
.
time
 = 0;

779 
	`mem£t
(&
¡©e
->
£qu’tŸl
.
backgroundCŞÜ
, 0, (state->sequential.backgroundColor));

782 
EFFECT_RAINBOW
:

783 
¡©e
->
¿šbowS‘tšgs
.
wh“lPos™iÚ
 = 0;

786 
	}
}

788 
E¼Ü
 
	$ËdSŒAµ’dGroup
(
LedSŒIndex
 
¡rIndex
, 
LedGroup
 *
ËdGroup
)

790 
LedSŒ
 *
¡r
;

792 ià(
¡rIndex
 !ğ
LED_STRIP_1
 && sŒIndex !ğ
LED_STRIP_2
) {

793  
RES_INVALID_PORT_INDEX
;

796 
¡r
 = &
ËdSŒ
[
¡rIndex
];

798 ià((
¡rIndex
 >ğ
LED_STRIP_COUNT
è|| (
¡r
->
groupCouÁ
 >ğ
LED_GROUP_MAX_COUNT
)) {

799  
RES_INVALID_ARGUMENT
;

802 
¡r
->
group
[¡r->
groupCouÁ
] = *
ËdGroup
;

804 
	`ËdS‘EfãùIn™ŸlS‹
(&
ËdGroupS‹
[
¡rIndex
][
¡r
->
groupCouÁ
], 
ËdGroup
->
efãùTy³
);

805 
¡r
->
groupCouÁ
++;

806  
RES_OK
;

807 
	}
}

809 
	$ËdAÎSŒA¼ayCË¬
()

811 
	`mem£t
(
¡rA¼ay
[
LED_STRIP_1
], 0, (stripArray[LED_STRIP_1]));

812 
	`mem£t
(
¡rA¼ay
[
LED_STRIP_2
], 0, (stripArray[LED_STRIP_2]));

813 
	}
}

815 
	$ËdS‘AÎEfãùsIn™ŸlS‹
()

817 
LedSŒIndex
 
¡rIndex
;

818 
ušt8_t
 
groupIndex
;

820 
¡rIndex
 = 0; sŒIndex < 
LED_STRIP_COUNT
; ++stripIndex) {

821 
groupIndex
 = 0; groupIndex < 
ËdSŒ
[
¡rIndex
].
groupCouÁ
; ++groupIndex) {

822 
	`ËdS‘EfãùIn™ŸlS‹
(&
ËdGroupS‹
[
¡rIndex
][
groupIndex
], 
ËdSŒ
[¡rIndex].
group
[groupIndex].
efãùTy³
);

825 
	}
}

827 
	$ËdIn™
()

829 
LedGroup
 
ËdGroup
;

830 
ušt8_t
 
i
;

831 
ušt8_t
 
off£t
 = 0;

833 
	`ËdCÚŒŞËrIn™
(
NULL
);

835 
i
 = 0; i < 
LED_STRIP_COUNT
; ++i) {

836 
ËdSŒ
[
i
].
mode
 = 
LED_STRIP_MODE_PRESET
;

837 
ËdSŒ
[
i
].
brighŠess
 = 100;

838 
ËdSŒ
[
i
].
ËdsCouÁ
 = (˜=ğ
LED_STRIP_1
è? 
LED_STRIP_1_MAX_LED_COUNT
 : 
LED_STRIP_2_MAX_LED_COUNT
;

839 
ËdSŒ
[
i
].
ËdTy³
 = 
LED_TYPE_WS2812B
;

840 
ËdSŒ
[
i
].
groupCouÁ
 = 0;

843 
	`mem£t
(&
ËdGroup
, 0, (ledGroup));

917 
ËdGroup
.
efãùTy³
 = 
EFFECT_COLOR_WAVE
;

918 
ËdGroup
.
efãù
.
cŞÜWave
.
¥“d
 = 
EFFECT_SPEED_FAST
;

919 
ËdGroup
.
efãù
.
cŞÜWave
.
¿ndomCŞÜ
 = 1;

920 
ËdGroup
.
efãù
.
cŞÜWave
.
fÜw¬dDœeùiÚ
 = 1;

922 
CŞÜ
 
cŞÜ
[2] = {{0, 0xff, 0}, {0, 0, 0xff}};

923 
ËdGroup
.
efãù
.
cŞÜWave
.
cŞÜ
[0] = color[0];

924 
ËdGroup
.
efãù
.
cŞÜWave
.
cŞÜ
[1] = color[1];

927 #ifdeà
JOTUN


928 
ËdGroup
.
¡¬tIndex
 = 0;

929 
ËdGroup
.
¡İIndex
 = 4;

930 
	`ËdSŒAµ’dGroup
(
LED_STRIP_1
, &
ËdGroup
);

932 
ËdGroup
.
¡¬tIndex
 = 4;

933 
ËdGroup
.
¡İIndex
 = 22;

934 
	`ËdSŒAµ’dGroup
(
LED_STRIP_1
, &
ËdGroup
);

936 
off£t
 = 22;

939 
i
 = 0; i < 6; ++i) {

940 
ËdGroup
.
¡¬tIndex
 = 
i
 * 12 + 
off£t
;

941 
ËdGroup
.
¡İIndex
 = (
i
 + 1è* 12 + 
off£t
;

942 
	`ËdSŒAµ’dGroup
(
LED_STRIP_1
, &
ËdGroup
);

945 
i
 = 0; i < 6; ++i) {

946 
ËdGroup
.
¡¬tIndex
 = 
i
 * 12;

947 
ËdGroup
.
¡İIndex
 = (
i
 + 1) * 12;

948 
	`ËdSŒAµ’dGroup
(
LED_STRIP_2
, &
ËdGroup
);

951 
¶ayEfãù
 = 
Œue
;

952 
	}
}

954 
ušt8_t
 *
	$ËdG‘CÚfigu¿tiÚLoÿtiÚ
(
ušt16_t
 *
Ëngth
)

956 *
Ëngth
 = (
ËdSŒ
);

957  (
ušt8_t
 *)
ËdSŒ
;

958 
	}
}

960 
	$ËdProûssGroupEfãù
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupIndex
)

962 
LedGroup
 *
group
 = &
ËdSŒ
[
¡rIndex
].group[
groupIndex
];

964 
group
->
efãùTy³
) {

965 
EFFECT_RAINBOW_WAVE
: 
	`¿šbowWave
(
¡rIndex
, 
groupIndex
); ;

966 
EFFECT_COLOR_SHIFT
: 
	`cŞÜShiá
(
¡rIndex
, 
groupIndex
); ;

967 
EFFECT_COLOR_PULSE
: 
	`cŞÜPul£
(
¡rIndex
, 
groupIndex
); ;

968 
EFFECT_COLOR_WAVE
: 
	`cŞÜWave
(
¡rIndex
, 
groupIndex
); ;

969 
EFFECT_STATIC
: 
	`cŞÜStic
(
¡rIndex
, 
groupIndex
); ;

970 
EFFECT_TEMPERATURE
: 
	`‹m³¿tu»Efãù
(
¡rIndex
, 
groupIndex
); ;

971 
EFFECT_VISOR
: 
	`visÜ
(
¡rIndex
, 
groupIndex
); ;

972 
EFFECT_MARQUEE
: 
	`m¬qu“
(
¡rIndex
, 
groupIndex
); ;

973 
EFFECT_STROBING
: 
	`¡robšg
(
¡rIndex
, 
groupIndex
); ;

974 
EFFECT_SEQUENTIAL
: 
	`£qu’tŸl
(
¡rIndex
, 
groupIndex
); ;

975 
EFFECT_RAINBOW
: 
	`¿šbow
(
¡rIndex
, 
groupIndex
); ;

978 
	}
}

980 
	$ËdEÇbËPÏyEfãù
()

982 
¶ayEfãù
 = 
Œue
;

983 
	}
}

985 
	$ËdPÏyEfãùs
()

987 
LedSŒIndex
 
¡rIndex
;

989 
	`ËdAÎSŒA¼ayCË¬
();

991 ià(
¶ayEfãù
 =ğ
Œue
) {

992 
¡rIndex
 = 0; sŒIndex < 
LED_STRIP_COUNT
; ++stripIndex) {

993 ià(
ËdSŒ
[
¡rIndex
].
mode
 =ğ
LED_STRIP_MODE_PRESET
) {

994 
ušt8_t
 
groupIndex
;

996 
groupIndex
 = 0; groupIndex < 
ËdSŒ
[
¡rIndex
].
groupCouÁ
; ++groupIndex) {

997 
	`ËdProûssGroupEfãù
(
¡rIndex
, 
groupIndex
);

999 } ià(
ËdSŒ
[
¡rIndex
].
mode
 =ğ
LED_STRIP_MODE_DIRECT
) {

1001 } ià(
ËdSŒ
[
¡rIndex
].
mode
 =ğ
LED_STRIP_MODE_OFF
) {

1007 
	`ËdCÚŒŞËrS‘LedD©a
(
LED_STRIP_1
, 
ËdSŒ
[LED_STRIP_1].
ËdTy³
, (cÚ¡ 
ušt32_t
 *è&
¡rA¼ay
[LED_STRIP_1], 
LED_STRIP_1_MAX_LED_COUNT
);

1008 
	`ËdCÚŒŞËrS‘LedD©a
(
LED_STRIP_2
, 
ËdSŒ
[LED_STRIP_2].
ËdTy³
, (cÚ¡ 
ušt32_t
 *è&
¡rA¼ay
[LED_STRIP_2], 
LED_STRIP_2_MAX_LED_COUNT
);

1009 
	}
}

1011 
	$ËdAÎSŒCË¬
()

1013 
	`ËdAÎSŒA¼ayCË¬
();

1014 
	`ËdCÚŒŞËrS‘LedD©a
(
LED_STRIP_1
, 
ËdSŒ
[LED_STRIP_1].
ËdTy³
, (cÚ¡ 
ušt32_t
 *è&
¡rA¼ay
[LED_STRIP_1], 
LED_STRIP_1_MAX_LED_COUNT
);

1015 
	`ËdCÚŒŞËrS‘LedD©a
(
LED_STRIP_2
, 
ËdSŒ
[LED_STRIP_2].
ËdTy³
, (cÚ¡ 
ušt32_t
 *è&
¡rA¼ay
[LED_STRIP_2], 
LED_STRIP_2_MAX_LED_COUNT
);

1016 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\LightingSystem\led.h

1 #iâdeà
LED_H


2 
	#LED_H


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

6 
	~"LedCÚŒŞËr.h
"

8 
	#LED_GROUP_MAX_COUNT
 8

	)

11 
ušt8_t
 
	mb
;

12 
ušt8_t
 
	mr
;

13 
ušt8_t
 
	mg
;

14 
ušt8_t
 
	m·ddšg
;

15 } 
	tCŞÜ
;

18 
	mEFFECT_RAINBOW_WAVE
 = 0,

19 
	mEFFECT_COLOR_SHIFT
 = 1,

20 
	mEFFECT_COLOR_PULSE
 = 2,

21 
	mEFFECT_COLOR_WAVE
 = 3,

22 
	mEFFECT_STATIC
 = 4,

23 
	mEFFECT_TEMPERATURE
 = 5,

24 
	mEFFECT_VISOR
 = 6,

25 
	mEFFECT_MARQUEE
 = 7,

26 
	mEFFECT_STROBING
 = 8,

27 
	mEFFECT_SEQUENTIAL
 = 9,

28 
	mEFFECT_RAINBOW
 = 10

29 } 
	tEfãù
;

32 
	mEFFECT_SPEED_FAST
 = 0,

33 
	mEFFECT_SPEED_MIDDLE
 = 1,

34 
	mEFFECT_SPEED_SLOW
 = 2

35 } 
	tEfãùS³ed
;

38 
	mLED_STRIP_1
,

39 
	mLED_STRIP_2
,

40 
	mLED_STRIP_COUNT


41 } 
	tLedSŒIndex
;

44 
	mLED_STRIP_MODE_OFF
 = 0,

45 
	mLED_STRIP_MODE_PRESET
 = 1,

46 
	mLED_STRIP_MODE_DIRECT
 = 2

47 } 
	tLedSŒMode
;

50 
EfãùS³ed
 
	m¥“d
;

51 
boŞ
 
	mfÜw¬dDœeùiÚ
;

52 } 
	tRašbowWave
;

55 
EfãùS³ed
 
	m¥“d
;

56 
boŞ
 
	m¿ndomCŞÜ
;

57 
CŞÜ
 
	mcŞÜ
[2];

58 } 
	tCŞÜShiá
;

61 
EfãùS³ed
 
	m¥“d
;

62 } 
	tRašbow
;

65 
CŞÜ
 
	mcŞÜ
;

66 } 
	tSticEfãù
;

69 
boŞ
 
	m¿ndomCŞÜ
;

70 
EfãùS³ed
 
	m¥“d
;

71 
CŞÜ
 
	mcŞÜ
[2];

72 } 
	tSŒobšg
;

75 
EfãùS³ed
 
	m¥“d
;

76 
CŞÜ
 
	mcŞÜ
;

77 } 
	tM¬qu“
;

80 
EfãùS³ed
 
	m¥“d
;

81 
boŞ
 
	m¿ndomCŞÜ
;

82 
boŞ
 
	mfÜw¬dDœeùiÚ
;

83 
CŞÜ
 
	mcŞÜ
;

84 } 
	tSequ’tŸl
;

87 
boŞ
 
	m¿ndomCŞÜ
;

88 
EfãùS³ed
 
	m¥“d
;

89 
CŞÜ
 
	mcŞÜ
[2];

90 } 
	tVisÜ
;

93 
EfãùS³ed
 
	m¥“d
;

94 
boŞ
 
	m¿ndomCŞÜ
;

95 
CŞÜ
 
	mcŞÜ
[2];

96 } 
	tCŞÜPul£
;

99 
EfãùS³ed
 
	m¥“d
;

100 
boŞ
 
	m¿ndomCŞÜ
;

101 
boŞ
 
	mfÜw¬dDœeùiÚ
;

102 
CŞÜ
 
	mcŞÜ
[2];

103 } 
	tCŞÜWave
;

106 
CŞÜ
 
	mcŞÜ
[3];

107 
ušt16_t
 
	m‹m³¿tu»
[3];

108 
ušt8_t
 
	m‹m³¿tu»Index
;

109 } 
	tTem³¿tu»Efãù
;

112 
Efãù
 
	mefãùTy³
;

113 
ušt8_t
 
	m¡¬tIndex
;

114 
ušt8_t
 
	m¡İIndex
;

116 
RašbowWave
 
	m¿šbowWave
;

117 
CŞÜShiá
 
	mcŞÜShiá
;

118 
CŞÜPul£
 
	mcŞÜPul£
;

119 
CŞÜWave
 
	mcŞÜWave
;

120 
SticEfãù
 
	m¡©icEfãù
;

121 
Tem³¿tu»Efãù
 
	m‹m³¿tu»Efãù
;

122 
Sequ’tŸl
 
	m£qu’tŸl
;

123 
M¬qu“
 
	mm¬qu“
;

124 
Rašbow
 
	m¿šbow
;

125 
SŒobšg
 
	m¡robšg
;

126 
VisÜ
 
	mvisÜ
;

127 } 
	mefãù
;

128 } 
	tLedGroup
;

131 
	mRES_OK
 = 0x00,

132 
	mRES_INVALID_COMMAND
 = 0x01,

133 
	mRES_INVALID_PORT_INDEX
 = 0x10,

134 
	mRES_SENSOR_ABSENT
 = 0x11,

135 
	mRES_INVALID_ARGUMENT
 = 0x12,

136 } 
	tE¼Ü
;

139 
ËdIn™
();

140 
ËdEÇbËPÏyEfãù
();

141 
ËdPÏyEfãùs
();

142 
ËdS‘AÎEfãùsIn™ŸlS‹
();

143 
ušt8_t
 *
ËdG‘CÚfigu¿tiÚLoÿtiÚ
(
ušt16_t
 *
Ëngth
);

144 
ËdAÎSŒCË¬
();

147 
ËdG’”©eRªdomCŞÜ
(
CŞÜ
 *
cŞÜ
);

149 
E¼Ü
 
ËdS‘LedTy³
(
LedSŒIndex
 
¡rIndex
, 
LedTy³
 
ËdTy³
);

150 
E¼Ü
 
ËdS‘LedCouÁ
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
couÁ
);

151 
E¼Ü
 
ËdS‘LedBrighŠess
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
brighŠess
);

152 
E¼Ü
 
ËdSŒS‘GroupEx‹º®Tem³¿tu»
(
LedSŒIndex
 
¡rIndex
, 
ušt8_t
 
groupNumb”
, 
ušt16_t
 
‹m³¿tu»
);

153 
E¼Ü
 
ËdSŒCË¬
(
LedSŒIndex
 
¡rIndex
);

154 
E¼Ü
 
ËdS‘SŒMode
(
LedSŒIndex
 
¡rIndex
, 
LedSŒMode
 
mode
);

155 
E¼Ü
 
ËdSŒAµ’dGroup
(
LedSŒIndex
 
¡rIndex
, 
LedGroup
 *
ËdGroup
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\PidController\PidController.c

1 
	~"PidCÚŒŞËr.h
"

3 
	$pidCÚŒŞËrIn™
(
PidCÚŒŞËr
 *
pidCÚŒŞËr
, 
št32_t
 
kP
, iÁ32_ˆ
kI
, iÁ32_ˆ
kD
, iÁ32_ˆ
pos™iveS©u¿tiÚV®ue
, iÁ32_ˆ
Ãg©iveS©u¿tiÚV®ue
, iÁ32_ˆ
dampšgV®ue
)

5 ià(!
pidCÚŒŞËr
)

8 
	`pidCÚŒŞËrRe£t
(
pidCÚŒŞËr
);

10 
pidCÚŒŞËr
->
kP
 = kP;

11 
pidCÚŒŞËr
->
kI
 = kI;

12 
pidCÚŒŞËr
->
kD
 = kD;

13 
pidCÚŒŞËr
->
pos™iveS©u¿tiÚV®ue
 =…ositiveSaturationValue;

14 
pidCÚŒŞËr
->
Ãg©iveS©u¿tiÚV®ue
 =‚egativeSaturationValue;

15 
pidCÚŒŞËr
->
pos™iveIÁeg¿lCÏmpšgV®ue
 = 
pos™iveS©u¿tiÚV®ue
 * 
kI
 / 
kP
;

16 
pidCÚŒŞËr
->
Ãg©iveIÁeg¿lCÏmpšgV®ue
 = 
Ãg©iveS©u¿tiÚV®ue
 * 
kI
 / 
kP
;

17 
pidCÚŒŞËr
->
dampšgV®ue
 = dampingValue;

18 
	}
}

20 
št32_t
 
	$pidCÚŒŞËrCÏmpIÁeg¿lV®ue
(
PidCÚŒŞËr
 *
pidCÚŒŞËr
, 
št32_t
 
v®ue
)

22 ià((
v®ue
 * 
pidCÚŒŞËr
->
kP
 /…idCÚŒŞËr->
kI
è>…idCÚŒŞËr->
pos™iveS©u¿tiÚV®ue
)

23 
v®ue
 = 
pidCÚŒŞËr
->
pos™iveIÁeg¿lCÏmpšgV®ue
;

25 ià((
v®ue
 * 
pidCÚŒŞËr
->
kP
 /…idCÚŒŞËr->
kI
è<…idCÚŒŞËr->
Ãg©iveS©u¿tiÚV®ue
)

26 
v®ue
 = 
pidCÚŒŞËr
->
Ãg©iveIÁeg¿lCÏmpšgV®ue
;

28  
v®ue
;

29 
	}
}

31 
št32_t
 
	$pidCÚŒŞËrUpd©e
(
PidCÚŒŞËr
 *
pidCÚŒŞËr
, 
št32_t
 
”rÜ
)

33 
št32_t
 
cI
;

34 
št32_t
 
cD
;

36 ià(!
pidCÚŒŞËr
)

39 
”rÜ
 /ğ
pidCÚŒŞËr
->
dampšgV®ue
;

41 
pidCÚŒŞËr
->
”rÜIÁeg¿lV®ue
 =…idCÚŒŞËr->”rÜIÁeg¿lV®u+ ((
”rÜ
 +…idCÚŒŞËr->
Ï¡E¼Ü
) >> 1);

42 
pidCÚŒŞËr
->
”rÜIÁeg¿lV®ue
 = 
	`pidCÚŒŞËrCÏmpIÁeg¿lV®ue
(pidController,…idController->errorIntegralValue);

43 
cI
 = 
pidCÚŒŞËr
->
kI
 ?…idCÚŒŞËr->
”rÜIÁeg¿lV®ue
 /…idController->kI : 0;

44 
cD
 = (
”rÜ
 - 
pidCÚŒŞËr
->
Ï¡E¼Ü
è*…idCÚŒŞËr->
kD
;

46 
pidCÚŒŞËr
->
Ï¡E¼Ü
 = 
”rÜ
;

48  (
”rÜ
 + 
cI
 + 
cD
è* 
pidCÚŒŞËr
->
kP
;

49 
	}
}

51 
	$pidCÚŒŞËrRe£t
(
PidCÚŒŞËr
 *
pidCÚŒŞËr
)

53 ià(!
pidCÚŒŞËr
)

56 
pidCÚŒŞËr
->
”rÜIÁeg¿lV®ue
 = 0;

57 
pidCÚŒŞËr
->
Ï¡E¼Ü
 = 0;

58 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\PidController\PidController.h

1 #iâdeà
__PID_CONTROLLER_H__


2 
	#__PID_CONTROLLER_H__


	)

4 
	~<¡dšt.h
>

6 
	sPidCÚŒŞËr
 {

7 
št32_t
 
	mkP
;

8 
št32_t
 
	mkI
;

9 
št32_t
 
	mkD
;

10 
št32_t
 
	m”rÜIÁeg¿lV®ue
;

11 
št32_t
 
	mÏ¡E¼Ü
;

12 
št32_t
 
	mpos™iveS©u¿tiÚV®ue
;

13 
št32_t
 
	mÃg©iveS©u¿tiÚV®ue
;

14 
št32_t
 
	mpos™iveIÁeg¿lCÏmpšgV®ue
;

15 
št32_t
 
	mÃg©iveIÁeg¿lCÏmpšgV®ue
;

16 
št32_t
 
	mdampšgV®ue
;

17 } 
	tPidCÚŒŞËr
;

19 
pidCÚŒŞËrIn™
(
PidCÚŒŞËr
 *
pidCÚŒŞËr
, 
št32_t
 
kP
, iÁ32_ˆ
kI
, iÁ32_ˆ
kD
, iÁ32_ˆ
pos™iveS©u¿tiÚV®ue
, iÁ32_ˆ
Ãg©iveS©u¿tiÚV®ue
, iÁ32_ˆ
dampšgV®ue
);

20 
št32_t
 
pidCÚŒŞËrUpd©e
(
PidCÚŒŞËr
 *
pidCÚŒŞËr
, iÁ32_ˆ
”rÜ
);

21 
pidCÚŒŞËrRe£t
(
PidCÚŒŞËr
 *
pidCÚŒŞËr
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\SpiFlash\SpiFlash.c

1 
	~"SpiFÏsh.h
"

3 
	~<¡ršg.h
>

5 
	~"h®Spi.h
"

6 
	~"h®Gpio.h
"

8 vŞ©
boŞ
 
	g¥iFÏshBusy
 = 
çl£
;

11 
	$¥iFÏshT¿nsãrC®lback
(
boŞ
 
isOk
)

13 
¥iFÏshBusy
 = 
çl£
;

14 
	}
}

16 
	$¥iFÏshIn™
()

18 
	`h®GpioPšIn™
(
h®Gpio
.
¥iFÏshCs
);

19 
	`h®GpioPšIn™
(
h®Gpio
.
¥iFÏshMiso
);

20 
	`h®GpioPšIn™
(
h®Gpio
.
¥iFÏshMosi
);

21 
	`h®GpioPšIn™
(
h®Gpio
.
¥iFÏshSck
);

22 
	}
}

24 
boŞ
 
	$¥iFÏshIsD‘eùed
()

26 
ušt8_t
 
txD©a
[] = { 0x5A,

30 
ušt8_t
 
rxD©a
[(
txD©a
)];

31 
¥iFÏshBusy
 = 
Œue
;

32 
	`h®SpiT¿nsãr
(
txD©a
, 
rxD©a
, ÑxD©a), 
¥iFÏshT¿nsãrC®lback
);

34 
¥iFÏshBusy
 =ğ
Œue
) {

38 
sfdpId
[] = "SFDP";

40 ià(!
	`memcmp
(&
rxD©a
[5], 
sfdpId
, 
	`¡¾’
(sfdpId))) {

41  
Œue
;

44  
çl£
;

45 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\SpiFlash\SpiFlash.h

1 #iâdeà
__SPI_FLASH_H__


2 
	#__SPI_FLASH_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

7 
¥iFÏshIn™
();

8 
boŞ
 
¥iFÏshIsD‘eùed
();

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\UsbHidDevice.c

35 
	~"UsbHidDeviû.h
"

36 
	~"usb_deviû_cÚfig.h
"

37 
	~"usb.h
"

38 
	~"usb_deviû.h
"

40 
	~"usb_deviû_şass.h
"

41 
	~"usb_deviû_hid.h
"

43 
	~"usb_deviû_ch9.h
"

44 
	~"usb_deviû_desütÜ.h
"

46 
	~"f¦_deviû_»gi¡”s.h
"

47 
	~"şock_cÚfig.h
"

49 
	~<¡dio.h
>

50 
	~<¡dlib.h
>

51 #ià(
defšed
(
FSL_FEATURE_SOC_SYSMPU_COUNT
) && (FSL_FEATURE_SOC_SYSMPU_COUNT > 0U))

52 
	~"f¦_sysmpu.h
"

55 
	~<¡dboŞ.h
>

56 
	~"f¦_pow”.h
"

57 
	~"f¦_commÚ.h
"

58 
	~"f¦_iocÚ.h
"

63 #ià
defšed
(
USB_DEVICE_CONFIG_EHCI
) && (USB_DEVICE_CONFIG_EHCI > 0U)

64 
	#CONTROLLER_ID
 
kUSB_CÚŒŞËrEhci0


	)

66 #ià
defšed
(
USB_DEVICE_CONFIG_KHCI
) && (USB_DEVICE_CONFIG_KHCI > 0U)

67 
	#CONTROLLER_ID
 
kUSB_CÚŒŞËrKhci0


	)

69 #ià
defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U)

70 
	#CONTROLLER_ID
 
kUSB_CÚŒŞËrLpcIp3511Fs0


	)

72 #ià
defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U)

73 
	#CONTROLLER_ID
 
kUSB_CÚŒŞËrLpcIp3511Hs0


	)

76 
	#USB_DEVICE_INTERRUPT_PRIORITY
 (3U)

	)

78 
	s_usb_hid_g’”ic_¡ruù


80 
usb_deviû_hªdË
 
	mdeviûHªdË
;

81 
şass_hªdË_t
 
	mhidHªdË
;

82 
ušt8_t
 *
	mšR•Ütbufãr
;

83 
ušt8_t
 *
	moutR•Ütbufãr
;

84 
ušt8_t
 
	midËR©e
;

85 
ušt8_t
 
	m¥“d
;

86 
ušt8_t
 
	m©ch
;

87 
ušt8_t
 
	mcu¼’tCÚfigu¿tiÚ
;

88 
ušt8_t
 
	mcu¼’tIÁ”çûAÉ”Ç‹S‘tšg
[
USB_HID_GENERIC_INTERFACE_COUNT
];

89 } 
	tusb_hid_g’”ic_¡ruù_t
;

94 
BOARD_In™H¬dw¬e
();

95 
USB_DeviûClockIn™
();

96 
USB_DeviûI¤EÇbË
();

97 #ià
USB_DEVICE_CONFIG_USE_TASK


98 
USB_DeviûTaskFn
(*
deviûHªdË
);

101 
usb_¡©us_t
 
USB_DeviûHidG’”icC®lback
(
şass_hªdË_t
 
hªdË
, 
ušt32_t
 
ev’t
, *
·¿m
);

102 
usb_¡©us_t
 
USB_DeviûC®lback
(
usb_deviû_hªdË
 
hªdË
, 
ušt32_t
 
ev’t
, *
·¿m
);

103 
USB_DeviûAµliÿtiÚIn™
();

109 
	$USB_DMA_NONINIT_DATA_ALIGN
(
USB_DATA_ALIGN_SIZE
è
ušt32_t
 
s_šR•ÜtBufãr
[
USB_HID_GENERIC_IN_BUFFER_LENGTH
 >> 2];

110 
	$USB_DMA_NONINIT_DATA_ALIGN
(
USB_DATA_ALIGN_SIZE
è
ušt32_t
 
s_outR•ÜtBufãr
[
USB_HID_GENERIC_OUT_BUFFER_LENGTH
 >> 2];

112 
usb_hid_g’”ic_¡ruù_t
 
g_UsbDeviûHidG’”ic
;

114 (*
»pÜtS’tC®lback
)();

115 (*
»pÜtReûivedC®lback
)(cÚ¡ 
ušt8_t
 
»pÜtD©a
[], 
size_t
 
»pÜtSize
);

117 
usb_deviû_şass_¡ruù_t
 
g_UsbDeviûHidG’”icCÚfig
;

120 
usb_deviû_şass_cÚfig_¡ruù_t
 
g_UsbDeviûHidCÚfig
[1] = {{

121 
USB_DeviûHidG’”icC®lback
,

122 (
şass_hªdË_t
)
NULL
,

123 &
g_UsbDeviûHidG’”icCÚfig
,

126 }
	}
};

129 
usb_deviû_şass_cÚfig_li¡_¡ruù_t
 
	gg_UsbDeviûHidCÚfigLi¡
 = {

130 
g_UsbDeviûHidCÚfig
,

131 
USB_DeviûC®lback
,

138 
	$usbDeviûIn™VbusPš
()

141 
	`IOCON_PšMuxS‘
(
IOCON
, 0U, 22U, 
IOCON_FUNC7
 | 
IOCON_DIGITAL_EN
 | 
IOCON_INPFILT_OFF
);

142 
	}
}

144 #ià(
defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U))

145 
	$USB0_IRQHªdËr
()

147 
	`USB_DeviûLpcIp3511I¤FunùiÚ
(
g_UsbDeviûHidG’”ic
.
deviûHªdË
);

148 
	}
}

150 #ià(
defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

151 
	$USB1_IRQHªdËr
()

153 
	`USB_DeviûLpcIp3511I¤FunùiÚ
(
g_UsbDeviûHidG’”ic
.
deviûHªdË
);

154 
	}
}

156 
	$USB_DeviûClockIn™
()

158 #ià
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U)

160 
	`CLOCK_EÇbËUsbfs0DeviûClock
(
kCLOCK_UsbSrcFro
, 
	`CLOCK_G‘FroHfF»q
());

161 #ià
	`defšed
(
FSL_FEATURE_USB_USB_RAM
) && (FSL_FEATURE_USB_USB_RAM)

162 
i
 = 0; i < 
FSL_FEATURE_USB_USB_RAM
; i++)

164 ((
ušt8_t
 *)
FSL_FEATURE_USB_USB_RAM_BASE_ADDRESS
)[
i
] = 0x00U;

169 #ià
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U)

171 
	`CLOCK_EÇbËUsbhs0DeviûClock
(
kCLOCK_UsbSrcUsbPÎ
, 0U);

172 #ià
	`defšed
(
FSL_FEATURE_USBHSD_USB_RAM
) && (FSL_FEATURE_USBHSD_USB_RAM)

173 
i
 = 0; i < 
FSL_FEATURE_USBHSD_USB_RAM
; i++)

175 ((
ušt8_t
 *)
FSL_FEATURE_USBHSD_USB_RAM_BASE_ADDRESS
)[
i
] = 0x00U;

179 
	}
}

180 
	$USB_DeviûI¤EÇbË
()

182 
ušt8_t
 
œqNumb”
;

183 #ià
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U)

184 
ušt8_t
 
usbDeviûIP3511Irq
[] = 
USB_IRQS
;

185 
œqNumb”
 = 
usbDeviûIP3511Irq
[
CONTROLLER_ID
 - 
kUSB_CÚŒŞËrLpcIp3511Fs0
];

187 #ià
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U)

188 
ušt8_t
 
usbDeviûIP3511Irq
[] = 
USBHSD_IRQS
;

189 
œqNumb”
 = 
usbDeviûIP3511Irq
[
CONTROLLER_ID
 - 
kUSB_CÚŒŞËrLpcIp3511Hs0
];

192 #ià
	`defšed
(
__GIC_PRIO_BITS
)

193 
	`GIC_S‘PriÜ™y
((
IRQn_Ty³
)
œqNumb”
, 
USB_DEVICE_INTERRUPT_PRIORITY
);

195 
	`NVIC_S‘PriÜ™y
((
IRQn_Ty³
)
œqNumb”
, 
USB_DEVICE_INTERRUPT_PRIORITY
);

197 
	`EÇbËIRQ
((
IRQn_Ty³
)
œqNumb”
);

198 
	}
}

199 #ià
USB_DEVICE_CONFIG_USE_TASK


200 
	$USB_DeviûTaskFn
(*
deviûHªdË
)

202 #ià
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U)

203 
	`USB_DeviûLpcIp3511TaskFunùiÚ
(
deviûHªdË
);

205 #ià
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U)

206 
	`USB_DeviûLpcIp3511TaskFunùiÚ
(
deviûHªdË
);

208 
	}
}

212 
usb_¡©us_t
 
	$USB_DeviûHidG’”icC®lback
(
şass_hªdË_t
 
hªdË
, 
ušt32_t
 
ev’t
, *
·¿m
)

214 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

215 
usb_deviû_hid_»pÜt_¡ruù_t
 *
»pÜt
 = (usb_deviû_hid_»pÜt_¡ruù_ˆ*è
·¿m
;

217 
ev’t
) {

218 
kUSB_DeviûHidEv’tS’dRe¥Ú£
:

219 ià(
»pÜtS’tC®lback
 !ğ
NULL
) {

220 
	`»pÜtS’tC®lback
();

224 
kUSB_DeviûHidEv’tRecvRe¥Ú£
:

225 ià(
»pÜtReûivedC®lback
 =ğ
NULL
) {

226 
	`USB_DeviûHidRecv
(
g_UsbDeviûHidG’”ic
.
hidHªdË
, 
USB_HID_GENERIC_ENDPOINT_OUT
, g_UsbDeviûHidG’”ic.
outR•Ütbufãr
, 
USB_HID_GENERIC_OUT_BUFFER_LENGTH
);

228 
	`»pÜtReûivedC®lback
(
g_UsbDeviûHidG’”ic
.
outR•Ütbufãr
, 
USB_HID_GENERIC_OUT_BUFFER_LENGTH
);

229 
	`USB_DeviûHidRecv
(
g_UsbDeviûHidG’”ic
.
hidHªdË
, 
USB_HID_GENERIC_ENDPOINT_OUT
, g_UsbDeviûHidG’”ic.
outR•Ütbufãr
, 
USB_HID_GENERIC_OUT_BUFFER_LENGTH
);

231 
”rÜ
 = 
kStus_USB_Sucûss
;

234 
kUSB_DeviûHidEv’tG‘R•Üt
:

235 
»pÜt
->
»pÜtL’gth
 = 
USB_HID_GENERIC_IN_BUFFER_LENGTH
;

236 
»pÜt
->
»pÜtBufãr
 = 
g_UsbDeviûHidG’”ic
.
šR•Ütbufãr
;

237 
”rÜ
 = 
kStus_USB_Sucûss
;

240 
kUSB_DeviûHidEv’tS‘R•Üt
:

241 ià(
»pÜtReûivedC®lback
) {

242 
	`»pÜtReûivedC®lback
(
»pÜt
->
»pÜtBufãr
,„•Üt->
»pÜtL’gth
);

244 
”rÜ
 = 
kStus_USB_Sucûss
;

247 
kUSB_DeviûHidEv’tReque¡R•ÜtBufãr
:

248 
”rÜ
 = 
kStus_USB_Inv®idReque¡
;

251 
kUSB_DeviûHidEv’tG‘IdË
:

252 
kUSB_DeviûHidEv’tG‘PrÙocŞ
:

253 
kUSB_DeviûHidEv’tS‘IdË
:

254 
kUSB_DeviûHidEv’tS‘PrÙocŞ
:

261  
”rÜ
;

262 
	}
}

265 
usb_¡©us_t
 
	$USB_DeviûC®lback
(
usb_deviû_hªdË
 
hªdË
, 
ušt32_t
 
ev’t
, *
·¿m
)

267 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_Sucûss
;

268 
ušt8_t
 *
‹mp8
 = (ušt8_ˆ*)
·¿m
;

269 
ušt16_t
 *
‹mp16
 = (ušt16_ˆ*)
·¿m
;

271 
ev’t
)

273 
kUSB_DeviûEv’tBusRe£t
:

276 
g_UsbDeviûHidG’”ic
.
©ch
 = 0U;

277 #ià(
	`defšed
(
USB_DEVICE_CONFIG_EHCI
) && (USB_DEVICE_CONFIG_EHCI > 0U)) || \

278 (
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

280 ià(
kStus_USB_Sucûss
 =ğ
	`USB_DeviûCÏssG‘S³ed
(
CONTROLLER_ID
, &
g_UsbDeviûHidG’”ic
.
¥“d
))

282 
	`USB_DeviûS‘S³ed
(
hªdË
, 
g_UsbDeviûHidG’”ic
.
¥“d
);

287 
kUSB_DeviûEv’tS‘CÚfigu¿tiÚ
:

288 ià(
·¿m
)

291 
g_UsbDeviûHidG’”ic
.
©ch
 = 1U;

292 
g_UsbDeviûHidG’”ic
.
cu¼’tCÚfigu¿tiÚ
 = *
‹mp8
;

293 ià(
USB_HID_GENERIC_CONFIGURE_INDEX
 =ğ(*
‹mp8
))

295 
”rÜ
 = 
	`USB_DeviûHidRecv
(

296 
g_UsbDeviûHidG’”ic
.
hidHªdË
, 
USB_HID_GENERIC_ENDPOINT_OUT
,

297 
g_UsbDeviûHidG’”ic
.
outR•Ütbufãr
,

298 
USB_HID_GENERIC_OUT_BUFFER_LENGTH
);

302 
kUSB_DeviûEv’tS‘IÁ”çû
:

303 ià(
g_UsbDeviûHidG’”ic
.
©ch
)

306 
ušt8_t
 
š‹rçû
 = (ušt8_t)((*
‹mp16
 & 0xFF00U) >> 0x08U);

307 
ušt8_t
 
®‹º©eS‘tšg
 = (ušt8_t)(*
‹mp16
 & 0x00FFU);

308 ià(
š‹rçû
 < 
USB_HID_GENERIC_INTERFACE_COUNT
)

310 
g_UsbDeviûHidG’”ic
.
cu¼’tIÁ”çûAÉ”Ç‹S‘tšg
[
š‹rçû
] = 
®‹º©eS‘tšg
;

311 ià(
®‹º©eS‘tšg
 == 0U)

313 
”rÜ
 = 
	`USB_DeviûHidRecv
(

314 
g_UsbDeviûHidG’”ic
.
hidHªdË
, 
USB_HID_GENERIC_ENDPOINT_OUT
,

315 
g_UsbDeviûHidG’”ic
.
outR•Ütbufãr
,

316 
USB_HID_GENERIC_OUT_BUFFER_LENGTH
);

321 
kUSB_DeviûEv’tG‘CÚfigu¿tiÚ
:

322 ià(
·¿m
)

325 *
‹mp8
 = 
g_UsbDeviûHidG’”ic
.
cu¼’tCÚfigu¿tiÚ
;

326 
”rÜ
 = 
kStus_USB_Sucûss
;

329 
kUSB_DeviûEv’tG‘IÁ”çû
:

330 ià(
·¿m
)

333 
ušt8_t
 
š‹rçû
 = (ušt8_t)((*
‹mp16
 & 0xFF00U) >> 0x08U);

334 ià(
š‹rçû
 < 
USB_HID_GENERIC_INTERFACE_COUNT
)

336 *
‹mp16
 = (*‹mp16 & 0xFF00Uè| 
g_UsbDeviûHidG’”ic
.
cu¼’tIÁ”çûAÉ”Ç‹S‘tšg
[
š‹rçû
];

337 
”rÜ
 = 
kStus_USB_Sucûss
;

341 
”rÜ
 = 
kStus_USB_Inv®idReque¡
;

345 
kUSB_DeviûEv’tG‘DeviûDesütÜ
:

346 ià(
·¿m
)

349 
”rÜ
 = 
	`USB_DeviûG‘DeviûDesütÜ
(
hªdË
, (
usb_deviû_g‘_deviû_desütÜ_¡ruù_t
 *)
·¿m
);

352 
kUSB_DeviûEv’tG‘CÚfigu¿tiÚDesütÜ
:

353 ià(
·¿m
)

356 
”rÜ
 = 
	`USB_DeviûG‘CÚfigu¿tiÚDesütÜ
(
hªdË
,

357 (
usb_deviû_g‘_cÚfigu¿tiÚ_desütÜ_¡ruù_t
 *)
·¿m
);

360 #ià(
	`defšed
(
USB_DEVICE_CONFIG_CV_TEST
) && (USB_DEVICE_CONFIG_CV_TEST > 0U))

361 
kUSB_DeviûEv’tG‘DeviûQu®if›rDesütÜ
:

362 ià(
·¿m
)

365 
”rÜ
 = 
	`USB_DeviûG‘DeviûQu®if›rDesütÜ
(

366 
hªdË
, (
usb_deviû_g‘_deviû_qu®if›r_desütÜ_¡ruù_t
 *)
·¿m
);

370 
kUSB_DeviûEv’tG‘SŒšgDesütÜ
:

371 ià(
·¿m
)

374 
”rÜ
 = 
	`USB_DeviûG‘SŒšgDesütÜ
(
hªdË
, (
usb_deviû_g‘_¡ršg_desütÜ_¡ruù_t
 *)
·¿m
);

377 
kUSB_DeviûEv’tG‘HidDesütÜ
:

378 ià(
·¿m
)

381 
”rÜ
 = 
	`USB_DeviûG‘HidDesütÜ
(
hªdË
, (
usb_deviû_g‘_hid_desütÜ_¡ruù_t
 *)
·¿m
);

384 
kUSB_DeviûEv’tG‘HidR•ÜtDesütÜ
:

385 ià(
·¿m
)

388 
”rÜ
 =

389 
	`USB_DeviûG‘HidR•ÜtDesütÜ
(
hªdË
, (
usb_deviû_g‘_hid_»pÜt_desütÜ_¡ruù_t
 *)
·¿m
);

392 
kUSB_DeviûEv’tG‘HidPhysiÿlDesütÜ
:

393 ià(
·¿m
)

396 
”rÜ
 = 
	`USB_DeviûG‘HidPhysiÿlDesütÜ
(
hªdË
,

397 (
usb_deviû_g‘_hid_physiÿl_desütÜ_¡ruù_t
 *)
·¿m
);

404  
”rÜ
;

405 
	}
}

407 
	$USB_DeviûAµliÿtiÚIn™
()

409 
	`USB_DeviûClockIn™
();

410 #ià(
	`defšed
(
FSL_FEATURE_SOC_SYSMPU_COUNT
) && (FSL_FEATURE_SOC_SYSMPU_COUNT > 0U))

411 
	`SYSMPU_EÇbË
(
SYSMPU
, 0);

415 
g_UsbDeviûHidG’”ic
.
¥“d
 = 
USB_SPEED_HIGH
;

416 
g_UsbDeviûHidG’”ic
.
©ch
 = 0U;

417 
g_UsbDeviûHidG’”ic
.
hidHªdË
 = (
şass_hªdË_t
)
NULL
;

418 
g_UsbDeviûHidG’”ic
.
deviûHªdË
 = 
NULL
;

419 
g_UsbDeviûHidG’”ic
.
šR•Ütbufãr
 = (
ušt8_t
 *è
s_šR•ÜtBufãr
;

420 
g_UsbDeviûHidG’”ic
.
outR•Ütbufãr
 = (
ušt8_t
 *è
s_outR•ÜtBufãr
;

423 ià(
kStus_USB_Sucûss
 !=

424 
	`USB_DeviûCÏssIn™
(
CONTROLLER_ID
, &
g_UsbDeviûHidCÚfigLi¡
, &
g_UsbDeviûHidG’”ic
.
deviûHªdË
))

433 
g_UsbDeviûHidG’”ic
.
hidHªdË
 = 
g_UsbDeviûHidCÚfigLi¡
.
cÚfig
->
şassHªdË
;

436 
	`USB_DeviûI¤EÇbË
();

439 
	`USB_DeviûRun
(
g_UsbDeviûHidG’”ic
.
deviûHªdË
);

440 
	}
}

442 
usbHidDeviûS‘C®lbacks
((*
»pÜtS’tCb
)(), (*
»pÜtReûivedCb
)(cÚ¡ 
ušt8_t
 
»pÜtD©a
[], 
size_t
 
»pÜtSize
))

444 
»pÜtS’tC®lback
 = 
»pÜtS’tCb
;

445 
»pÜtReûivedC®lback
 = 
»pÜtReûivedCb
;

446 
	}
}

448 
boŞ
 
	$usbHidDeviûS’dR•Üt
(cÚ¡ 
ušt8_t
 
»pÜtD©a
[
USB_HID_GENERIC_IN_BUFFER_LENGTH
])

450 ià(
g_UsbDeviûHidG’”ic
.
©ch
) {

451 
	`memıy
(
g_UsbDeviûHidG’”ic
.
šR•Ütbufãr
, 
»pÜtD©a
, 
USB_HID_GENERIC_IN_BUFFER_LENGTH
);

452 
usb_¡©us_t
 
»suÉ
 = 
	`USB_DeviûHidS’d
(
g_UsbDeviûHidG’”ic
.
hidHªdË
, 
USB_HID_GENERIC_ENDPOINT_IN
, g_UsbDeviûHidG’”ic.
šR•Ütbufãr
, 
USB_HID_GENERIC_IN_BUFFER_LENGTH
);

453  
»suÉ
 =ğ
kStus_USB_Sucûss
;

455  
çl£
;

456 
	}
}

458 
	$usbHidDeviûTaskFunùiÚ
(*
pvP¬am‘”s
)

460 
	`usbDeviûIn™VbusPš
();

461 #ià(
defšed
 
USB_DEVICE_CONFIG_LPCIP3511HS
) && (USB_DEVICE_CONFIG_LPCIP3511HS)

462 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_USB1_PHY
);

464 
	`CLOCK_EÇbËClock
(
kCLOCK_Usbh1
);

465 *((
ušt32_t
 *)(
USBHSH_BASE
 + 0x50)è|ğ
USBHSH_PORTMODE_DEV_ENABLE_MASK
;

467 
	`CLOCK_Di§bËClock
(
kCLOCK_Usbh1
);

469 #ià(
defšed
 
USB_DEVICE_CONFIG_LPCIP3511FS
) && (USB_DEVICE_CONFIG_LPCIP3511FS)

470 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_USB0_PHY
);

471 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb0Clk
, 1, 
çl£
);

472 
	`CLOCK_A‰achClk
(
kFRO_HF_to_USB0_CLK
);

474 
	`CLOCK_EÇbËClock
(
kCLOCK_Usbh¦0
);

475 *((
ušt32_t
 *)(
USBFSH_BASE
 + 0x5C)è|ğ
USBFSH_PORTMODE_DEV_ENABLE_MASK
;

477 
	`CLOCK_Di§bËClock
(
kCLOCK_Usbh¦0
);

480 
	`USB_DeviûAµliÿtiÚIn™
();

484 #ià
USB_DEVICE_CONFIG_USE_TASK


485 
	`USB_DeviûTaskFn
(
g_UsbDeviûHidG’”ic
.
deviûHªdË
);

488 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\UsbHidDevice.h

1 #iâdeà
__USB_HID_DEVICE_H__


2 
	#__USB_HID_DEVICE_H__


	)

4 
	~"¡dšt.h
"

5 
	~"¡dboŞ.h
"

6 
	~"¡ddef.h
"

8 
usbHidDeviûS‘C®lbacks
((*
»pÜtS’tCb
)(), (*
»pÜtReûivedCb
)(cÚ¡ 
ušt8_t
 
»pÜtD©a
[], 
size_t
 
»pÜtSize
));

9 
	`usbHidDeviûTaskFunùiÚ
(*
pvP¬am‘”s
);

10 
boŞ
 
	`usbHidDeviûS’dR•Üt
(cÚ¡ 
ušt8_t
 
»pÜtD©a
[]);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_ch9.c

35 
	~"usb_deviû_cÚfig.h
"

36 
	~"usb.h
"

38 
	~"usb_deviû.h
"

39 
	~"usb_deviû_dci.h
"

40 
	~"usb_deviû_şass.h
"

41 
	~"usb_deviû_ch9.h
"

42 #ià((
defšed
(
USB_DEVICE_CONFIG_NUM
)) && (USB_DEVICE_CONFIG_NUM > 0U))

59 
	$usb_¡©us_t
 (*
	tusb_¡ªd¬d_»que¡_ÿÎback_t
)(
	tusb_deviû_commÚ_şass_¡ruù_t
 *
	tşassHªdË
,

60 
	tusb_£tup_¡ruù_t
 *
	t£tup
,

61 
	tušt8_t
 **
	tbufãr
,

62 
	tušt32_t
 *
	tËngth
);

68 
usb_¡©us_t
 
	`USB_DeviûCh9G‘Stus
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

69 
usb_£tup_¡ruù_t
 *
£tup
,

70 
ušt8_t
 **
bufãr
,

71 
ušt32_t
 *
Ëngth
);

72 
usb_¡©us_t
 
	`USB_DeviûCh9S‘CË¬F—tu»
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

73 
usb_£tup_¡ruù_t
 *
£tup
,

74 
ušt8_t
 **
bufãr
,

75 
ušt32_t
 *
Ëngth
);

77 
usb_¡©us_t
 
	`USB_DeviûCh9S‘Add»ss
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

78 
usb_£tup_¡ruù_t
 *
£tup
,

79 
ušt8_t
 **
bufãr
,

80 
ušt32_t
 *
Ëngth
);

81 
usb_¡©us_t
 
	`USB_DeviûCh9G‘DesütÜ
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

82 
usb_£tup_¡ruù_t
 *
£tup
,

83 
ušt8_t
 **
bufãr
,

84 
ušt32_t
 *
Ëngth
);

85 
usb_¡©us_t
 
	`USB_DeviûCh9G‘CÚfigu¿tiÚ
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

86 
usb_£tup_¡ruù_t
 *
£tup
,

87 
ušt8_t
 **
bufãr
,

88 
ušt32_t
 *
Ëngth
);

89 
usb_¡©us_t
 
	`USB_DeviûCh9S‘CÚfigu¿tiÚ
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

90 
usb_£tup_¡ruù_t
 *
£tup
,

91 
ušt8_t
 **
bufãr
,

92 
ušt32_t
 *
Ëngth
);

93 
usb_¡©us_t
 
	`USB_DeviûCh9G‘IÁ”çû
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

94 
usb_£tup_¡ruù_t
 *
£tup
,

95 
ušt8_t
 **
bufãr
,

96 
ušt32_t
 *
Ëngth
);

97 
usb_¡©us_t
 
	`USB_DeviûCh9S‘IÁ”çû
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

98 
usb_£tup_¡ruù_t
 *
£tup
,

99 
ušt8_t
 **
bufãr
,

100 
ušt32_t
 *
Ëngth
);

101 
usb_¡©us_t
 
	`USB_DeviûCh9SynchF¿me
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

102 
usb_£tup_¡ruù_t
 *
£tup
,

103 
ušt8_t
 **
bufãr
,

104 
ušt32_t
 *
Ëngth
);

111 cÚ¡ 
usb_¡ªd¬d_»que¡_ÿÎback_t
 
s_UsbDeviûSnd¬dReque¡
[] = {

112 
USB_DeviûCh9G‘Stus
,

113 
USB_DeviûCh9S‘CË¬F—tu»
,

114 (
usb_¡ªd¬d_»que¡_ÿÎback_t
)
NULL
,

115 
USB_DeviûCh9S‘CË¬F—tu»
,

116 (
usb_¡ªd¬d_»que¡_ÿÎback_t
)
NULL
,

117 
USB_DeviûCh9S‘Add»ss
,

118 
USB_DeviûCh9G‘DesütÜ
,

119 (
usb_¡ªd¬d_»que¡_ÿÎback_t
)
NULL
,

120 
USB_DeviûCh9G‘CÚfigu¿tiÚ
,

121 
USB_DeviûCh9S‘CÚfigu¿tiÚ
,

122 
USB_DeviûCh9G‘IÁ”çû
,

123 
USB_DeviûCh9S‘IÁ”çû
,

124 
USB_DeviûCh9SynchF¿me
,

125 
	}
};

145 
usb_¡©us_t
 
	$USB_DeviûCh9G‘Stus
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

146 
usb_£tup_¡ruù_t
 *
£tup
,

147 
ušt8_t
 **
bufãr
,

148 
ušt32_t
 *
Ëngth
)

150 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_Inv®idReque¡
;

151 
ušt8_t
 
¡©e
;

153 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

155 ià((
kUSB_DeviûS‹Add»ss
 !ğ
¡©e
è&& (
kUSB_DeviûS‹CÚfigu»d
 != state))

157  
”rÜ
;

160 ià((
£tup
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_RECIPIENT_MASK
è=ğ
USB_REQUEST_TYPE_RECIPIENT_DEVICE
)

162 #ià(
	`defšed
(
USB_DEVICE_CONFIG_OTG
) && (USB_DEVICE_CONFIG_OTG))

163 ià(
£tup
->
wIndex
 =ğ
USB_REQUEST_STANDARD_GET_STATUS_OTG_STATUS_SELECTOR
)

165 
”rÜ
 =

166 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusOtg
, &şassHªdË->
¡ªd¬dT¿nsÿtiÚBufãr
);

167 
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
 = 
	`USB_SHORT_TO_LITTLE_ENDIAN
(classHandle->standardTranscationBuffer);

169 *
Ëngth
 = 1;

174 
”rÜ
 = 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviû
,

175 &
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
);

176 
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
 =

177 
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
 & 
USB_GET_STATUS_DEVICE_MASK
;

178 
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
 = 
	`USB_SHORT_TO_LITTLE_ENDIAN
(classHandle->standardTranscationBuffer);

180 *
Ëngth
 = 
USB_DEVICE_STATUS_SIZE
;

181 #ià(
	`defšed
(
USB_DEVICE_CONFIG_OTG
) && (USB_DEVICE_CONFIG_OTG))

185 ià((
£tup
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_RECIPIENT_MASK
è=ğ
USB_REQUEST_TYPE_RECIPIENT_INTERFACE
)

188 
”rÜ
 = 
kStus_USB_Sucûss
;

189 
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
 = 0U;

191 *
Ëngth
 = 
USB_INTERFACE_STATUS_SIZE
;

193 ià((
£tup
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_RECIPIENT_MASK
è=ğ
USB_REQUEST_TYPE_RECIPIENT_ENDPOINT
)

196 
usb_deviû_’dpošt_¡©us_¡ruù_t
 
’dpoštStus
;

197 
’dpoštStus
.
’dpoštAdd»ss
 = (
ušt8_t
)
£tup
->
wIndex
;

198 
’dpoštStus
.’dpoštStu ğ
kUSB_DeviûEndpoštS‹IdË
;

199 
”rÜ
 = 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusEndpošt
, &
’dpoštStus
);

200 
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
 = 
’dpoštStus
.’dpoštStu & 
USB_GET_STATUS_ENDPOINT_MASK
;

201 
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
 = 
	`USB_SHORT_TO_LITTLE_ENDIAN
(classHandle->standardTranscationBuffer);

203 *
Ëngth
 = 
USB_ENDPOINT_STATUS_SIZE
;

208 *
bufãr
 = (
ušt8_t
 *)&
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
;

210  
”rÜ
;

211 
	}
}

227 
usb_¡©us_t
 
	$USB_DeviûCh9S‘CË¬F—tu»
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

228 
usb_£tup_¡ruù_t
 *
£tup
,

229 
ušt8_t
 **
bufãr
,

230 
ušt32_t
 *
Ëngth
)

232 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_Inv®idReque¡
;

233 
ušt8_t
 
¡©e
;

234 
ušt8_t
 
isS‘
 = 0U;

236 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

238 ià((
kUSB_DeviûS‹Add»ss
 !ğ
¡©e
è&& (
kUSB_DeviûS‹CÚfigu»d
 != state))

240  
”rÜ
;

244 ià(
USB_REQUEST_STANDARD_SET_FEATURE
 =ğ
£tup
->
bReque¡
)

246 
isS‘
 = 1U;

249 ià((
£tup
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_RECIPIENT_MASK
è=ğ
USB_REQUEST_TYPE_RECIPIENT_DEVICE
)

252 ià(
USB_REQUEST_STANDARD_FEATURE_SELECTOR_DEVICE_REMOTE_WAKEUP
 =ğ
£tup
->
wV®ue
)

254 #ià((
	`defšed
(
USB_DEVICE_CONFIG_REMOTE_WAKEUP
)) && (USB_DEVICE_CONFIG_REMOTE_WAKEUP > 0U))

255 
	`USB_DeviûS‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusRemÙeWakeup
, &
isS‘
);

258 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tS‘RemÙeWakeup
, &
isS‘
);

260 #ià((
	`defšed
(
USB_DEVICE_CONFIG_EHCI
) && (USB_DEVICE_CONFIG_EHCI > 0U)) || \

261 (
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))) && \

262 (
	`defšed
(
USB_DEVICE_CONFIG_USB20_TEST_MODE
) && (USB_DEVICE_CONFIG_USB20_TEST_MODE > 0U))

263 ià(
USB_REQUEST_STANDARD_FEATURE_SELECTOR_DEVICE_TEST_MODE
 =ğ
£tup
->
wV®ue
)

265 
¡©e
 = 
kUSB_DeviûS‹Te¡Mode
;

266 
”rÜ
 = 
	`USB_DeviûS‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

269 #ià(
	`defšed
(
USB_DEVICE_CONFIG_OTG
) && (USB_DEVICE_CONFIG_OTG))

270 ià(
USB_REQUEST_STANDARD_FEATURE_SELECTOR_B_HNP_ENABLE
 =ğ
£tup
->
wV®ue
)

272 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tS‘BHNPEÇbË
, &
isS‘
);

279 ià((
£tup
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_RECIPIENT_MASK
è=ğ
USB_REQUEST_TYPE_RECIPIENT_ENDPOINT
)

282 ià(
USB_REQUEST_STANDARD_FEATURE_SELECTOR_ENDPOINT_HALT
 =ğ
£tup
->
wV®ue
)

284 ià(
USB_CONTROL_ENDPOINT
 =ğ(
£tup
->
wIndex
 & 
USB_ENDPOINT_NUMBER_MASK
))

287 ià(
isS‘
)

289 
	`USB_DeviûSÎEndpošt
(
şassHªdË
->
hªdË
, (
ušt8_t
)
£tup
->
wIndex
);

293 
	`USB_DeviûUn¡®lEndpošt
(
şassHªdË
->
hªdË
, (
ušt8_t
)
£tup
->
wIndex
);

298 ià(
isS‘
)

300 
”rÜ
 = 
	`USB_DeviûCÏssEv’t
(
şassHªdË
->
hªdË
, 
kUSB_DeviûCÏssEv’tS‘EndpoštH®t
, &
£tup
->
wIndex
);

304 
”rÜ
 =

305 
	`USB_DeviûCÏssEv’t
(
şassHªdË
->
hªdË
, 
kUSB_DeviûCÏssEv’tCË¬EndpoštH®t
, &
£tup
->
wIndex
);

316  
”rÜ
;

317 
	}
}

332 
usb_¡©us_t
 
	$USB_DeviûCh9S‘Add»ss
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

333 
usb_£tup_¡ruù_t
 *
£tup
,

334 
ušt8_t
 **
bufãr
,

335 
ušt32_t
 *
Ëngth
)

337 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_Inv®idReque¡
;

338 
ušt8_t
 
¡©e
;

340 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

342 ià((
kUSB_DeviûS‹Add»ssšg
 !ğ
¡©e
è&& (
kUSB_DeviûS‹Add»ss
 != state) &&

343 (
kUSB_DeviûS‹DeçuÉ
 !ğ
¡©e
è&& (
kUSB_DeviûS‹CÚfigu»d
 != state))

345  
”rÜ
;

348 ià(
kUSB_DeviûS‹Add»ssšg
 !ğ
¡©e
)

352 
¡©e
 = 
£tup
->
wV®ue
 & 0xFFU;

353 
”rÜ
 = 
	`USB_DeviûS‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusAdd»ss
, &
¡©e
);

359 
”rÜ
 = 
	`USB_DeviûS‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusAdd»ss
, 
NULL
);

361 ià(
kStus_USB_Sucûss
 =ğ
”rÜ
)

363 
¡©e
 = 
kUSB_DeviûS‹Add»ss
;

364 
”rÜ
 = 
	`USB_DeviûS‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

368  
”rÜ
;

369 
	}
}

385 
usb_¡©us_t
 
	$USB_DeviûCh9G‘DesütÜ
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

386 
usb_£tup_¡ruù_t
 *
£tup
,

387 
ušt8_t
 **
bufãr
,

388 
ušt32_t
 *
Ëngth
)

390 
usb_deviû_g‘_desütÜ_commÚ_uniÚ_t
 
commÚDesütÜ
;

391 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_Inv®idReque¡
;

392 
ušt8_t
 
¡©e
;

393 
ušt8_t
 
desütÜTy³
 = (ušt8_t)((
£tup
->
wV®ue
 & 0xFF00U) >> 8U);

394 
ušt8_t
 
desütÜIndex
 = (ušt8_t)((
£tup
->
wV®ue
 & 0x00FFU));

396 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

398 ià((
kUSB_DeviûS‹Add»ss
 !ğ
¡©e
è&& (
kUSB_DeviûS‹CÚfigu»d
 != state) &&

399 (
kUSB_DeviûS‹DeçuÉ
 !ğ
¡©e
))

401  
”rÜ
;

403 
commÚDesütÜ
.commÚDesütÜ.
Ëngth
 = 
£tup
->
wL’gth
;

404 ià(
USB_DESCRIPTOR_TYPE_DEVICE
 =ğ
desütÜTy³
)

407 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tG‘DeviûDesütÜ
,

408 &
commÚDesütÜ
.
deviûDesütÜ
);

410 ià(
USB_DESCRIPTOR_TYPE_CONFIGURE
 =ğ
desütÜTy³
)

413 
commÚDesütÜ
.
cÚfigu¿tiÚDesütÜ
.
cÚfigu¿tiÚ
 = 
desütÜIndex
;

414 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tG‘CÚfigu¿tiÚDesütÜ
,

415 &
commÚDesütÜ
.
cÚfigu¿tiÚDesütÜ
);

417 ià(
USB_DESCRIPTOR_TYPE_STRING
 =ğ
desütÜTy³
)

420 
commÚDesütÜ
.
¡ršgDesütÜ
.
¡ršgIndex
 = 
desütÜIndex
;

421 
commÚDesütÜ
.
¡ršgDesütÜ
.
ÏnguageId
 = 
£tup
->
wIndex
;

422 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tG‘SŒšgDesütÜ
,

423 &
commÚDesütÜ
.
¡ršgDesütÜ
);

425 #ià(
	`defšed
(
USB_DEVICE_CONFIG_HID
) && (USB_DEVICE_CONFIG_HID > 0U))

426 ià(
USB_DESCRIPTOR_TYPE_HID
 =ğ
desütÜTy³
)

429 
commÚDesütÜ
.
hidDesütÜ
.
š‹rçûNumb”
 = 
£tup
->
wIndex
;

430 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tG‘HidDesütÜ
,

431 &
commÚDesütÜ
.
hidDesütÜ
);

433 ià(
USB_DESCRIPTOR_TYPE_HID_REPORT
 =ğ
desütÜTy³
)

436 
commÚDesütÜ
.
hidR•ÜtDesütÜ
.
š‹rçûNumb”
 = 
£tup
->
wIndex
;

437 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tG‘HidR•ÜtDesütÜ
,

438 &
commÚDesütÜ
.
hidR•ÜtDesütÜ
);

440 ià(
USB_DESCRIPTOR_TYPE_HID_PHYSICAL
 =ğ
desütÜTy³
)

443 
commÚDesütÜ
.
hidPhysiÿlDesütÜ
.
šdex
 = 
desütÜIndex
;

444 
commÚDesütÜ
.
hidPhysiÿlDesütÜ
.
š‹rçûNumb”
 = 
£tup
->
wIndex
;

445 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tG‘HidPhysiÿlDesütÜ
,

446 &
commÚDesütÜ
.
hidPhysiÿlDesütÜ
);

449 #ià(
	`defšed
(
USB_DEVICE_CONFIG_CV_TEST
) && (USB_DEVICE_CONFIG_CV_TEST > 0U))

450 ià(
USB_DESCRIPTOR_TYPE_DEVICE_QUALITIER
 =ğ
desütÜTy³
)

453 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tG‘DeviûQu®if›rDesütÜ
,

454 &
commÚDesütÜ
.
deviûDesütÜ
);

457 #ià(
	`defšed
(
USB_DEVICE_CONFIG_LPM_L1
) && (USB_DEVICE_CONFIG_LPM_L1 > 0U))

458 ià(
USB_DESCRIPTOR_TYPE_BOS
 =ğ
desütÜTy³
)

461 
commÚDesütÜ
.
cÚfigu¿tiÚDesütÜ
.
cÚfigu¿tiÚ
 = 
desütÜIndex
;

462 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tG‘BOSDesütÜ
,

463 &
commÚDesütÜ
.
cÚfigu¿tiÚDesütÜ
);

469 *
bufãr
 = 
commÚDesütÜ
.commonDescriptor.buffer;

470 *
Ëngth
 = 
commÚDesütÜ
.commonDescriptor.length;

471  
”rÜ
;

472 
	}
}

488 
usb_¡©us_t
 
	$USB_DeviûCh9G‘CÚfigu¿tiÚ
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

489 
usb_£tup_¡ruù_t
 *
£tup
,

490 
ušt8_t
 **
bufãr
,

491 
ušt32_t
 *
Ëngth
)

493 
ušt8_t
 
¡©e
;

495 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

497 ià((
kUSB_DeviûS‹Add»ss
 !ğ
¡©e
è&& ((
kUSB_DeviûS‹CÚfigu»d
 != state)))

499  
kStus_USB_Inv®idReque¡
;

502 *
Ëngth
 = 
USB_CONFIGURE_SIZE
;

503 *
bufãr
 = (
ušt8_t
 *)&
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
;

504  
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tG‘CÚfigu¿tiÚ
,

505 &
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
);

506 
	}
}

522 
usb_¡©us_t
 
	$USB_DeviûCh9S‘CÚfigu¿tiÚ
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

523 
usb_£tup_¡ruù_t
 *
£tup
,

524 
ušt8_t
 **
bufãr
,

525 
ušt32_t
 *
Ëngth
)

527 
ušt8_t
 
¡©e
;

529 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

531 ià((
kUSB_DeviûS‹Add»ss
 !ğ
¡©e
è&& (
kUSB_DeviûS‹CÚfigu»d
 != state))

533  
kStus_USB_Inv®idReque¡
;

537 
¡©e
 = 
kUSB_DeviûS‹CÚfigu»d
;

538 
	`USB_DeviûS‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

539 ià(!
£tup
->
wV®ue
)

542 
¡©e
 = 
kUSB_DeviûS‹Add»ss
;

543 
	`USB_DeviûS‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

547 
	`USB_DeviûCÏssEv’t
(
şassHªdË
->
hªdË
, 
kUSB_DeviûCÏssEv’tS‘CÚfigu¿tiÚ
, &
£tup
->
wV®ue
);

549  
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tS‘CÚfigu¿tiÚ
, &
£tup
->
wV®ue
);

550 
	}
}

566 
usb_¡©us_t
 
	$USB_DeviûCh9G‘IÁ”çû
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

567 
usb_£tup_¡ruù_t
 *
£tup
,

568 
ušt8_t
 **
bufãr
,

569 
ušt32_t
 *
Ëngth
)

571 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_Inv®idReque¡
;

572 
ušt8_t
 
¡©e
;

574 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

576 ià(
¡©e
 !ğ
kUSB_DeviûS‹CÚfigu»d
)

578  
”rÜ
;

580 *
Ëngth
 = 
USB_INTERFACE_SIZE
;

581 *
bufãr
 = (
ušt8_t
 *)&
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
;

582 
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
 = (
ušt16_t
)(((
ušt32_t
)
£tup
->
wIndex
 & 0xFFU) << 8U);

585 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tG‘IÁ”çû
,

586 &
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
);

587 
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
 = 
	`USB_SHORT_TO_LITTLE_ENDIAN
(classHandle->standardTranscationBuffer);

588  
”rÜ
;

589 
	}
}

605 
usb_¡©us_t
 
	$USB_DeviûCh9S‘IÁ”çû
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

606 
usb_£tup_¡ruù_t
 *
£tup
,

607 
ušt8_t
 **
bufãr
,

608 
ušt32_t
 *
Ëngth
)

610 
ušt8_t
 
¡©e
;

612 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

614 ià(
¡©e
 !ğ
kUSB_DeviûS‹CÚfigu»d
)

616  
kStus_USB_Inv®idReque¡
;

618 
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
 = ((
£tup
->
wIndex
 & 0xFFUè<< 8Uè| (£tup->
wV®ue
 & 0xFFU);

621 
	`USB_DeviûCÏssEv’t
(
şassHªdË
->
hªdË
, 
kUSB_DeviûCÏssEv’tS‘IÁ”çû
,

622 &
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
);

625  
	`USB_DeviûCÏssC®lback
(
şassHªdË
->
hªdË
, 
kUSB_DeviûEv’tS‘IÁ”çû
,

626 &
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
);

627 
	}
}

643 
usb_¡©us_t
 
	$USB_DeviûCh9SynchF¿me
(
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
,

644 
usb_£tup_¡ruù_t
 *
£tup
,

645 
ušt8_t
 **
bufãr
,

646 
ušt32_t
 *
Ëngth
)

648 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_Inv®idReque¡
;

649 
ušt8_t
 
¡©e
;

651 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

653 ià(
¡©e
 !ğ
kUSB_DeviûS‹CÚfigu»d
)

655  
”rÜ
;

658 
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
 = 
	`USB_SHORT_FROM_LITTLE_ENDIAN
(
£tup
->
wIndex
);

660 
”rÜ
 =

661 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusSynchF¿me
, &şassHªdË->
¡ªd¬dT¿nsÿtiÚBufãr
);

662 *
bufãr
 = (
ušt8_t
 *)&
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
;

663 *
Ëngth
 = (
şassHªdË
->
¡ªd¬dT¿nsÿtiÚBufãr
);

665  
”rÜ
;

666 
	}
}

694 
usb_¡©us_t
 
	$USB_DeviûCÚŒŞC®lbackF“dback
(
usb_deviû_hªdË
 
hªdË
,

695 
usb_£tup_¡ruù_t
 *
£tup
,

696 
usb_¡©us_t
 
”rÜ
,

697 
usb_deviû_cÚŒŞ_»ad_wr™e_£qu’û_t
 
¡age
,

698 
ušt8_t
 **
bufãr
,

699 
ušt32_t
 *
Ëngth
)

701 
usb_¡©us_t
 
”rÜCode
 = 
kStus_USB_E¼Ü
;

702 
ušt8_t
 
dœeùiÚ
 = 
USB_IN
;

704 ià(
kStus_USB_Inv®idReque¡
 =ğ
”rÜ
)

707 ià((!((
£tup
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_TYPE_MASK
è=ğ
USB_REQUEST_TYPE_TYPE_STANDARD
)) &&

708 ((
£tup
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_DIR_MASK
è=ğ
USB_REQUEST_TYPE_DIR_OUT
è&& (£tup->
wL’gth
) &&

709 (
kUSB_DeviûCÚŒŞPeS‘upSge
 =ğ
¡age
))

711 
dœeùiÚ
 = 
USB_OUT
;

713 
”rÜCode
 = 
	`USB_DeviûSÎEndpošt
(

714 
hªdË
,

715 (
USB_CONTROL_ENDPOINT
è| (
ušt8_t
)((
ušt32_t
)
dœeùiÚ
 << 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
));

719 ià(*
Ëngth
 > 
£tup
->
wL’gth
)

721 *
Ëngth
 = 
£tup
->
wL’gth
;

723 
”rÜCode
 = 
	`USB_DeviûS’dReque¡
(
hªdË
, (
USB_CONTROL_ENDPOINT
), *
bufãr
, *
Ëngth
);

725 ià((
kStus_USB_Sucûss
 =ğ
”rÜCode
) &&

726 (
USB_REQUEST_TYPE_DIR_IN
 =ğ(
£tup
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_DIR_MASK
)))

728 
”rÜCode
 = 
	`USB_DeviûRecvReque¡
(
hªdË
, (
USB_CONTROL_ENDPOINT
), (
ušt8_t
 *)
NULL
, 0U);

731  
”rÜCode
;

732 
	}
}

748 
usb_¡©us_t
 
	$USB_DeviûCÚŒŞC®lback
(
usb_deviû_hªdË
 
hªdË
,

749 
usb_deviû_’dpošt_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
,

750 *
ÿÎbackP¬am
)

752 
usb_£tup_¡ruù_t
 *
deviûS‘up
;

753 
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
;

754 
ušt8_t
 *
bufãr
 = (ušt8_ˆ*)
NULL
;

755 
ušt32_t
 
Ëngth
 = 0U;

756 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_Inv®idReque¡
;

757 
ušt8_t
 
¡©e
;

759 ià((0xFFFFFFFFU =ğ
mes§ge
->
Ëngth
è|| (
NULL
 =ğ
ÿÎbackP¬am
))

761  
”rÜ
;

764 
şassHªdË
 = (
usb_deviû_commÚ_şass_¡ruù_t
 *)
ÿÎbackP¬am
;

765 
deviûS‘up
 = (
usb_£tup_¡ruù_t
 *)&
şassHªdË
->
£tupBufãr
[0];

766 
	`USB_DeviûG‘Stus
(
hªdË
, 
kUSB_DeviûStusDeviûS‹
, &
¡©e
);

768 ià(
mes§ge
->
isS‘up
)

770 ià((
USB_SETUP_PACKET_SIZE
 !ğ
mes§ge
->
Ëngth
è|| (
NULL
 =ğmes§ge->
bufãr
))

782  
”rÜ
;

785 
usb_£tup_¡ruù_t
 *
£tup
 = (usb_£tup_¡ruù_ˆ*)(
mes§ge
->
bufãr
);

788 
deviûS‘up
->
wV®ue
 = 
	`USB_SHORT_FROM_LITTLE_ENDIAN
(
£tup
->wValue);

789 
deviûS‘up
->
wIndex
 = 
	`USB_SHORT_FROM_LITTLE_ENDIAN
(
£tup
->wIndex);

790 
deviûS‘up
->
wL’gth
 = 
	`USB_SHORT_FROM_LITTLE_ENDIAN
(
£tup
->wLength);

791 
deviûS‘up
->
bReque¡
 = 
£tup
->bRequest;

792 
deviûS‘up
->
bmReque¡Ty³
 = 
£tup
->bmRequestType;

794 ià((
deviûS‘up
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_TYPE_MASK
è=ğ
USB_REQUEST_TYPE_TYPE_STANDARD
)

797 ià(
s_UsbDeviûSnd¬dReque¡
[
deviûS‘up
->
bReque¡
] !ğ(
usb_¡ªd¬d_»que¡_ÿÎback_t
)
NULL
)

799 
”rÜ
 = 
s_UsbDeviûSnd¬dReque¡
[
deviûS‘up
->
bReque¡
](
şassHªdË
, deviûS‘up, &
bufãr
, &
Ëngth
);

804 ià((
deviûS‘up
->
wL’gth
) &&

805 ((
deviûS‘up
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_DIR_MASK
è=ğ
USB_REQUEST_TYPE_DIR_OUT
))

808 ià((
deviûS‘up
->
wL’gth
) &&

809 ((
deviûS‘up
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_TYPE_CLASS
) == USB_REQUEST_TYPE_TYPE_CLASS))

812 
usb_deviû_cÚŒŞ_»que¡_¡ruù_t
 
cÚŒŞReque¡
;

813 
cÚŒŞReque¡
.
bufãr
 = (
ušt8_t
 *)
NULL
;

814 
cÚŒŞReque¡
.
isS‘up
 = 1U;

815 
cÚŒŞReque¡
.
£tup
 = 
deviûS‘up
;

816 
cÚŒŞReque¡
.
Ëngth
 = 
deviûS‘up
->
wL’gth
;

817 
”rÜ
 = 
	`USB_DeviûCÏssEv’t
(
hªdË
, 
kUSB_DeviûCÏssEv’tCÏssReque¡
, &
cÚŒŞReque¡
);

818 
Ëngth
 = 
cÚŒŞReque¡
.length;

819 
bufãr
 = 
cÚŒŞReque¡
.buffer;

821 ià((
deviûS‘up
->
wL’gth
) &&

822 ((
deviûS‘up
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_TYPE_VENDOR
) == USB_REQUEST_TYPE_TYPE_VENDOR))

825 
usb_deviû_cÚŒŞ_»que¡_¡ruù_t
 
cÚŒŞReque¡
;

826 
cÚŒŞReque¡
.
bufãr
 = (
ušt8_t
 *)
NULL
;

827 
cÚŒŞReque¡
.
isS‘up
 = 1U;

828 
cÚŒŞReque¡
.
£tup
 = 
deviûS‘up
;

829 
cÚŒŞReque¡
.
Ëngth
 = 
deviûS‘up
->
wL’gth
;

830 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
hªdË
, 
kUSB_DeviûEv’tV’dÜReque¡
, &
cÚŒŞReque¡
);

831 
Ëngth
 = 
cÚŒŞReque¡
.length;

832 
bufãr
 = 
cÚŒŞReque¡
.buffer;

837 ià(
kStus_USB_Sucûss
 =ğ
”rÜ
)

840 
”rÜ
 = 
	`USB_DeviûRecvReque¡
(
hªdË
, 
USB_CONTROL_ENDPOINT
, 
bufãr
, 
deviûS‘up
->
wL’gth
);

841  
”rÜ
;

847 ià(((
deviûS‘up
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_TYPE_CLASS
) == USB_REQUEST_TYPE_TYPE_CLASS))

850 
usb_deviû_cÚŒŞ_»que¡_¡ruù_t
 
cÚŒŞReque¡
;

851 
cÚŒŞReque¡
.
bufãr
 = (
ušt8_t
 *)
NULL
;

852 
cÚŒŞReque¡
.
isS‘up
 = 1U;

853 
cÚŒŞReque¡
.
£tup
 = 
deviûS‘up
;

854 
cÚŒŞReque¡
.
Ëngth
 = 
deviûS‘up
->
wL’gth
;

855 
”rÜ
 = 
	`USB_DeviûCÏssEv’t
(
hªdË
, 
kUSB_DeviûCÏssEv’tCÏssReque¡
, &
cÚŒŞReque¡
);

856 
Ëngth
 = 
cÚŒŞReque¡
.length;

857 
bufãr
 = 
cÚŒŞReque¡
.buffer;

859 ià(((
deviûS‘up
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_TYPE_VENDOR
) == USB_REQUEST_TYPE_TYPE_VENDOR))

862 
usb_deviû_cÚŒŞ_»que¡_¡ruù_t
 
cÚŒŞReque¡
;

863 
cÚŒŞReque¡
.
bufãr
 = (
ušt8_t
 *)
NULL
;

864 
cÚŒŞReque¡
.
isS‘up
 = 1U;

865 
cÚŒŞReque¡
.
£tup
 = 
deviûS‘up
;

866 
cÚŒŞReque¡
.
Ëngth
 = 
deviûS‘up
->
wL’gth
;

867 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
hªdË
, 
kUSB_DeviûEv’tV’dÜReque¡
, &
cÚŒŞReque¡
);

868 
Ëngth
 = 
cÚŒŞReque¡
.length;

869 
bufãr
 = 
cÚŒŞReque¡
.buffer;

877 
”rÜ
 = 
	`USB_DeviûCÚŒŞC®lbackF“dback
(
hªdË
, 
deviûS‘up
,ƒ¼Ü, 
kUSB_DeviûCÚŒŞPeS‘upSge
, &
bufãr
,

878 &
Ëngth
);

880 ià(
kUSB_DeviûS‹Add»ssšg
 =ğ
¡©e
)

883 
”rÜ
 = 
s_UsbDeviûSnd¬dReque¡
[
deviûS‘up
->
bReque¡
](
şassHªdË
, deviûS‘up, &
bufãr
, &
Ëngth
);

885 #ià((
	`defšed
(
USB_DEVICE_CONFIG_EHCI
) && (USB_DEVICE_CONFIG_EHCI > 0U)) || \

886 (
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))) && \

887 (
	`defšed
(
USB_DEVICE_CONFIG_USB20_TEST_MODE
) && (USB_DEVICE_CONFIG_USB20_TEST_MODE > 0U))

888 ià(
kUSB_DeviûS‹Te¡Mode
 =ğ
¡©e
)

890 
ušt8_t
 
pÜtTe¡CÚŒŞ
 = (ušt8_t)(
deviûS‘up
->
wIndex
 >> 8);

892 
”rÜ
 = 
	`USB_DeviûS‘Stus
(
hªdË
, 
kUSB_DeviûStusTe¡Mode
, &
pÜtTe¡CÚŒŞ
);

895 ià((
mes§ge
->
Ëngth
è&& (
deviûS‘up
->
wL’gth
) &&

896 ((
deviûS‘up
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_DIR_MASK
è=ğ
USB_REQUEST_TYPE_DIR_OUT
))

898 ià(((
deviûS‘up
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_TYPE_CLASS
) == USB_REQUEST_TYPE_TYPE_CLASS))

901 
usb_deviû_cÚŒŞ_»que¡_¡ruù_t
 
cÚŒŞReque¡
;

902 
cÚŒŞReque¡
.
bufãr
 = 
mes§ge
->buffer;

903 
cÚŒŞReque¡
.
isS‘up
 = 0U;

904 
cÚŒŞReque¡
.
£tup
 = 
deviûS‘up
;

905 
cÚŒŞReque¡
.
Ëngth
 = 
mes§ge
->length;

906 
”rÜ
 = 
	`USB_DeviûCÏssEv’t
(
hªdË
, 
kUSB_DeviûCÏssEv’tCÏssReque¡
, &
cÚŒŞReque¡
);

908 ià(((
deviûS‘up
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_TYPE_VENDOR
) == USB_REQUEST_TYPE_TYPE_VENDOR))

911 
usb_deviû_cÚŒŞ_»que¡_¡ruù_t
 
cÚŒŞReque¡
;

912 
cÚŒŞReque¡
.
bufãr
 = 
mes§ge
->buffer;

913 
cÚŒŞReque¡
.
isS‘up
 = 0U;

914 
cÚŒŞReque¡
.
£tup
 = 
deviûS‘up
;

915 
cÚŒŞReque¡
.
Ëngth
 = 
mes§ge
->length;

916 
”rÜ
 = 
	`USB_DeviûCÏssC®lback
(
hªdË
, 
kUSB_DeviûEv’tV’dÜReque¡
, &
cÚŒŞReque¡
);

922 
”rÜ
 = 
	`USB_DeviûCÚŒŞC®lbackF“dback
(
hªdË
, 
deviûS‘up
,ƒ¼Ü, 
kUSB_DeviûCÚŒŞPeD©aSge
, &
bufãr
,

923 &
Ëngth
);

928  
”rÜ
;

929 
	}
}

941 
usb_¡©us_t
 
	$USB_DeviûCÚŒŞPeIn™
(
usb_deviû_hªdË
 
hªdË
, *
·¿m
)

943 
usb_deviû_’dpošt_š™_¡ruù_t
 
•In™SŒuù
;

944 
usb_deviû_’dpošt_ÿÎback_¡ruù_t
 
•C®lback
;

945 
usb_¡©us_t
 
”rÜ
;

947 
•C®lback
.
ÿÎbackFn
 = 
USB_DeviûCÚŒŞC®lback
;

948 
•C®lback
.
ÿÎbackP¬am
 = 
·¿m
;

950 
•In™SŒuù
.
zÉ
 = 1U;

951 
•In™SŒuù
.
ŒªsãrTy³
 = 
USB_ENDPOINT_CONTROL
;

952 
•In™SŒuù
.
’dpoštAdd»ss
 = 
USB_CONTROL_ENDPOINT
 | (
USB_IN
 << 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
);

953 
•In™SŒuù
.
maxPack‘Size
 = 
USB_CONTROL_MAX_PACKET_SIZE
;

955 
”rÜ
 = 
	`USB_DeviûIn™Endpošt
(
hªdË
, &
•In™SŒuù
, &
•C®lback
);

957 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

959  
”rÜ
;

961 
•In™SŒuù
.
’dpoštAdd»ss
 = 
USB_CONTROL_ENDPOINT
 | (
USB_OUT
 << 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
);

963 
”rÜ
 = 
	`USB_DeviûIn™Endpošt
(
hªdË
, &
•In™SŒuù
, &
•C®lback
);

965 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

967 
	`USB_DeviûDeš™Endpošt
(
hªdË
,

968 
USB_CONTROL_ENDPOINT
 | (
USB_IN
 << 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
));

969  
”rÜ
;

972  
kStus_USB_Sucûss
;

973 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_ch9.h

35 #iâdeà
__USB_DEVICE_CH9_H__


36 
	#__USB_DEVICE_CH9_H__


	)

46 
	#USB_DEVICE_STATUS_SIZE
 (0x02U)

	)

49 
	#USB_INTERFACE_STATUS_SIZE
 (0x02U)

	)

52 
	#USB_ENDPOINT_STATUS_SIZE
 (0x02U)

	)

55 
	#USB_CONFIGURE_SIZE
 (0X01U)

	)

59 
	#USB_INTERFACE_SIZE
 (0X01U)

	)

62 
	#USB_GET_STATUS_DEVICE_MASK
 (0x03U)

	)

65 
	#USB_GET_STATUS_INTERFACE_MASK
 (0x03U)

	)

68 
	#USB_GET_STATUS_ENDPOINT_MASK
 (0x03U)

	)

71 
	e_usb_deviû_cÚŒŞ_»ad_wr™e_£qu’û


73 
	mkUSB_DeviûCÚŒŞPeS‘upSge
 = 0U,

74 
	mkUSB_DeviûCÚŒŞPeD©aSge
,

75 
	mkUSB_DeviûCÚŒŞPeStusSge
,

76 } 
	tusb_deviû_cÚŒŞ_»ad_wr™e_£qu’û_t
;

78 #ià
defšed
(
__ılu¥lus
)

97 
usb_¡©us_t
 
USB_DeviûCÚŒŞPeIn™
(
usb_deviû_hªdË
 
hªdË
, *
·¿m
);

99 #ià
defšed
(
__ılu¥lus
)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_class.c

35 
	~"usb_deviû_cÚfig.h
"

36 
	~"usb.h
"

38 
	~"usb_deviû.h
"

39 
	~"usb_deviû_ch9.h
"

40 
	~"usb_deviû_şass.h
"

42 #ià((
defšed
(
USB_DEVICE_CONFIG_NUM
)) && (USB_DEVICE_CONFIG_NUM > 0U))

44 #ià((
defšed
(
USB_DEVICE_CONFIG_HID
)) && (USB_DEVICE_CONFIG_HID > 0U))

45 
	~"usb_deviû_hid.h
"

48 #ià((
defšed
(
USB_DEVICE_CONFIG_CDC_ACM
)) && (USB_DEVICE_CONFIG_CDC_ACM > 0U))

49 
	~"usb_deviû_cdc_acm.h
"

52 #ià((
defšed
(
USB_DEVICE_CONFIG_MSC
)) && (USB_DEVICE_CONFIG_MSC > 0U))

53 
	~"usb_deviû_msc.h
"

56 #ià((
defšed
(
USB_DEVICE_CONFIG_AUDIO
)) && (USB_DEVICE_CONFIG_AUDIO > 0U))

57 
	~"usb_deviû_audio.h
"

60 #ià((
defšed
(
USB_DEVICE_CONFIG_PHDC
)) && (USB_DEVICE_CONFIG_PHDC > 0U))

61 
	~"usb_deviû_phdc.h
"

64 #ià((
defšed
(
USB_DEVICE_CONFIG_VIDEO
)) && (USB_DEVICE_CONFIG_VIDEO > 0U))

65 
	~"usb_deviû_video.h
"

68 #ià((
defšed
(
USB_DEVICE_CONFIG_PRINTER
)) && (USB_DEVICE_CONFIG_PRINTER > 0U))

69 
	~"usb_deviû_´š‹r.h
"

72 #ià((
defšed
(
USB_DEVICE_CONFIG_DFU
)) && (USB_DEVICE_CONFIG_DFU > 0U))

73 
	~"usb_deviû_dfu_cÚfig.h
"

74 
	~"usb_deviû_dfu.h
"

77 #ià((
defšed
(
USB_DEVICE_CONFIG_CCID
)) && (USB_DEVICE_CONFIG_CCID > 0U))

78 
	~"usb_deviû_ccid.h
"

88 
usb_¡©us_t
 
USB_DeviûCÏssAÎoÿ‹HªdË
(
ušt8_t
 
cÚŒŞËrId
, 
usb_deviû_commÚ_şass_¡ruù_t
 **
hªdË
);

89 
usb_¡©us_t
 
USB_DeviûCÏssF»eHªdË
(
ušt8_t
 
cÚŒŞËrId
);

90 
usb_¡©us_t
 
USB_DeviûCÏssG‘HªdËByCÚŒŞËrId
(
ušt8_t
 
cÚŒŞËrId
,

91 
usb_deviû_commÚ_şass_¡ruù_t
 **
hªdË
);

92 
usb_¡©us_t
 
USB_DeviûCÏssG‘HªdËByDeviûHªdË
(
usb_deviû_hªdË
 
deviûHªdË
,

93 
usb_deviû_commÚ_şass_¡ruù_t
 **
hªdË
);

100 cÚ¡ 
usb_deviû_şass_m­_t
 
	gs_UsbDeviûCÏssIÁ”çûM­
[] = {

101 #ià((
defšed
(
USB_DEVICE_CONFIG_HID
)) && (USB_DEVICE_CONFIG_HID > 0U))

102 {
USB_DeviûHidIn™
, 
USB_DeviûHidDeš™
, 
USB_DeviûHidEv’t
, 
kUSB_DeviûCÏssTy³Hid
},

105 #ià((
defšed
(
USB_DEVICE_CONFIG_CDC_ACM
)) && (USB_DEVICE_CONFIG_CDC_ACM > 0U))

106 {
USB_DeviûCdcAcmIn™
, 
USB_DeviûCdcAcmDeš™
, 
USB_DeviûCdcAcmEv’t
, 
kUSB_DeviûCÏssTy³Cdc
},

109 #ià((
defšed
(
USB_DEVICE_CONFIG_MSC
)) && (USB_DEVICE_CONFIG_MSC > 0U))

110 {
USB_DeviûMscIn™
, 
USB_DeviûMscDeš™
, 
USB_DeviûMscEv’t
, 
kUSB_DeviûCÏssTy³Msc
},

113 #ià((
defšed
 
USB_DEVICE_CONFIG_AUDIO
) && (USB_DEVICE_CONFIG_AUDIO > 0U))

114 {
USB_DeviûAudioIn™
, 
USB_DeviûAudioDeš™
, 
USB_DeviûAudioEv’t
, 
kUSB_DeviûCÏssTy³Audio
},

117 #ià((
defšed
 
USB_DEVICE_CONFIG_PHDC
) && (USB_DEVICE_CONFIG_PHDC > 0U))

118 {
USB_DeviûPhdcIn™
, 
USB_DeviûPhdcDeš™
, 
USB_DeviûPhdcEv’t
, 
kUSB_DeviûCÏssTy³Phdc
},

121 #ià((
defšed
 
USB_DEVICE_CONFIG_VIDEO
) && (USB_DEVICE_CONFIG_VIDEO > 0U))

122 {
USB_DeviûVideoIn™
, 
USB_DeviûVideoDeš™
, 
USB_DeviûVideoEv’t
, 
kUSB_DeviûCÏssTy³Video
},

125 #ià((
defšed
 
USB_DEVICE_CONFIG_PRINTER
) && (USB_DEVICE_CONFIG_PRINTER > 0U))

126 {
USB_DeviûPrš‹rIn™
, 
USB_DeviûPrš‹rDeš™
, 
USB_DeviûPrš‹rEv’t
, 
kUSB_DeviûCÏssTy³Prš‹r
},

129 #ià((
defšed
 
USB_DEVICE_CONFIG_DFU
) && (USB_DEVICE_CONFIG_DFU > 0U))

130 {
usb_deviû_dfu_š™
, 
usb_deviû_dfu_deš™
, 
usb_deviû_dfu_ev’t
, 
kUSB_DeviûCÏssTy³Dfu
},

133 #ià((
defšed
 
USB_DEVICE_CONFIG_CCID
) && (USB_DEVICE_CONFIG_CCID > 0U))

134 {
USB_DeviûCcidIn™
, 
USB_DeviûCcidDeš™
, 
USB_DeviûCcidEv’t
, 
kUSB_DeviûCÏssTy³Ccid
},

137 {(
usb_deviû_şass_š™_ÿÎ_t
)
NULL
, (
usb_deviû_şass_deš™_ÿÎ_t
)NULL, (
usb_deviû_şass_ev’t_ÿÎback_t
)NULL,

138 (
usb_deviû_şass_ty³_t
)0},

141 
USB_GLOBAL
 
	$USB_RAM_ADDRESS_ALIGNMENT
(
USB_DATA_ALIGN_SIZE
è
usb_deviû_commÚ_şass_¡ruù_t


142 
s_UsbDeviûCommÚCÏssSŒuù
[
USB_DEVICE_CONFIG_NUM
];

143 
USB_GLOBAL
 
	$USB_RAM_ADDRESS_ALIGNMENT
(
USB_DATA_ALIGN_SIZE
è
ušt8_t


144 
s_UsbDeviûS‘upBufãr
[
USB_DEVICE_CONFIG_NUM
][
	`USB_DATA_ALIGN_SIZE_MULTIPLE
(
USB_SETUP_PACKET_SIZE
)];

163 
usb_¡©us_t
 
	$USB_DeviûCÏssAÎoÿ‹HªdË
(
ušt8_t
 
cÚŒŞËrId
, 
usb_deviû_commÚ_şass_¡ruù_t
 **
hªdË
)

165 
št32_t
 
couÁ
;

166 
	`USB_OSA_SR_ALLOC
();

168 
	`USB_OSA_ENTER_CRITICAL
();

170 
couÁ
 = 0U; couÁ < 
USB_DEVICE_CONFIG_NUM
; count++)

172 ià((
NULL
 !ğ
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].
hªdË
) &&

173 (
cÚŒŞËrId
 =ğ
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].controllerId))

175 
	`USB_OSA_EXIT_CRITICAL
();

176  
kStus_USB_E¼Ü
;

180 
couÁ
 = 0U; couÁ < 
USB_DEVICE_CONFIG_NUM
; count++)

182 ià(
NULL
 =ğ
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].
hªdË
)

184 
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].
cÚŒŞËrId
 = controllerId;

185 
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].
£tupBufãr
 = 
s_UsbDeviûS‘upBufãr
[count];

186 *
hªdË
 = &
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
];

187 
	`USB_OSA_EXIT_CRITICAL
();

188  
kStus_USB_Sucûss
;

192 
	`USB_OSA_EXIT_CRITICAL
();

193  
kStus_USB_Busy
;

194 
	}
}

206 
usb_¡©us_t
 
	$USB_DeviûCÏssF»eHªdË
(
ušt8_t
 
cÚŒŞËrId
)

208 
št32_t
 
couÁ
 = 0U;

209 
	`USB_OSA_SR_ALLOC
();

211 
	`USB_OSA_ENTER_CRITICAL
();

212 ; 
couÁ
 < 
USB_DEVICE_CONFIG_NUM
; count++)

214 ià((
NULL
 !ğ
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].
hªdË
) &&

215 (
cÚŒŞËrId
 =ğ
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].controllerId))

217 
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].
hªdË
 = 
NULL
;

218 
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].
cÚfigLi¡
 = (
usb_deviû_şass_cÚfig_li¡_¡ruù_t
 *)
NULL
;

219 
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].
cÚŒŞËrId
 = 0U;

220 
	`USB_OSA_EXIT_CRITICAL
();

221  
kStus_USB_Sucûss
;

224 
	`USB_OSA_EXIT_CRITICAL
();

226  
kStus_USB_Inv®idP¬am‘”
;

227 
	}
}

241 
usb_¡©us_t
 
	$USB_DeviûCÏssG‘HªdËByCÚŒŞËrId
(
ušt8_t
 
cÚŒŞËrId
,

242 
usb_deviû_commÚ_şass_¡ruù_t
 **
hªdË
)

244 
št32_t
 
couÁ
 = 0U;

245 
	`USB_OSA_SR_ALLOC
();

247 
	`USB_OSA_ENTER_CRITICAL
();

248 ; 
couÁ
 < 
USB_DEVICE_CONFIG_NUM
; count++)

250 ià((
NULL
 !ğ
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].
hªdË
) &&

251 (
cÚŒŞËrId
 =ğ
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].controllerId))

253 *
hªdË
 = &
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
];

254 
	`USB_OSA_EXIT_CRITICAL
();

255  
kStus_USB_Sucûss
;

258 
	`USB_OSA_EXIT_CRITICAL
();

259  
kStus_USB_Inv®idP¬am‘”
;

260 
	}
}

274 
usb_¡©us_t
 
	$USB_DeviûCÏssG‘HªdËByDeviûHªdË
(
usb_deviû_hªdË
 
deviûHªdË
,

275 
usb_deviû_commÚ_şass_¡ruù_t
 **
hªdË
)

277 
št32_t
 
couÁ
 = 0U;

278 
	`USB_OSA_SR_ALLOC
();

280 
	`USB_OSA_ENTER_CRITICAL
();

281 ; 
couÁ
 < 
USB_DEVICE_CONFIG_NUM
; count++)

283 ià(
deviûHªdË
 =ğ
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].
hªdË
)

285 *
hªdË
 = &
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
];

286 
	`USB_OSA_EXIT_CRITICAL
();

287  
kStus_USB_Sucûss
;

290 
	`USB_OSA_EXIT_CRITICAL
();

291  
kStus_USB_Inv®idP¬am‘”
;

292 
	}
}

305 
usb_¡©us_t
 
	$USB_DeviûCÏssG‘DeviûHªdË
(
ušt8_t
 
cÚŒŞËrId
, 
usb_deviû_hªdË
 *
hªdË
)

307 
št32_t
 
couÁ
 = 0U;

308 
	`USB_OSA_SR_ALLOC
();

310 
	`USB_OSA_ENTER_CRITICAL
();

311 ; 
couÁ
 < 
USB_DEVICE_CONFIG_NUM
; count++)

313 ià((
NULL
 !ğ
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].
hªdË
) &&

314 (
cÚŒŞËrId
 =ğ
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].controllerId))

316 *
hªdË
 = 
s_UsbDeviûCommÚCÏssSŒuù
[
couÁ
].handle;

317 
	`USB_OSA_EXIT_CRITICAL
();

318  
kStus_USB_Sucûss
;

321 
	`USB_OSA_EXIT_CRITICAL
();

322  
kStus_USB_Inv®idP¬am‘”
;

323 
	}
}

339 
usb_¡©us_t
 
	$USB_DeviûCÏssEv’t
(
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_şass_ev’t_t
 
ev’t
, *
·¿m
)

341 
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
;

342 
ušt8_t
 
m­Index
;

343 
ušt8_t
 
şassIndex
;

344 
usb_¡©us_t
 
”rÜR‘uº
 = 
kStus_USB_E¼Ü
;

345 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

347 ià(
NULL
 =ğ
·¿m
)

349  
kStus_USB_Inv®idP¬am‘”
;

353 
”rÜR‘uº
 = 
	`USB_DeviûCÏssG‘HªdËByDeviûHªdË
(
hªdË
, &
şassHªdË
);

354 ià(
kStus_USB_Sucûss
 !ğ
”rÜR‘uº
)

356  
kStus_USB_Inv®idP¬am‘”
;

359 
şassIndex
 = 0U; cÏssIndex < 
şassHªdË
->
cÚfigLi¡
->
couÁ
; classIndex++)

361 
m­Index
 = 0U; m­Index < ((
s_UsbDeviûCÏssIÁ”çûM­
è/ (
usb_deviû_şass_m­_t
));

362 
m­Index
++)

364 ià(
s_UsbDeviûCÏssIÁ”çûM­
[
m­Index
].
ty³
 ==

365 
şassHªdË
->
cÚfigLi¡
->
cÚfig
[
şassIndex
].
şassInfom©iÚ
->
ty³
)

368 
”rÜR‘uº
 = 
s_UsbDeviûCÏssIÁ”çûM­
[
m­Index
].
	`şassEv’tC®lback
(

369 (*)
şassHªdË
->
cÚfigLi¡
->
cÚfig
[
şassIndex
].şassHªdË, 
ev’t
, 
·¿m
);

372 ià(
kStus_USB_Inv®idReque¡
 =ğ
”rÜR‘uº
)

374  
kStus_USB_Inv®idReque¡
;

377 ià(
kStus_USB_Sucûss
 =ğ
”rÜR‘uº
)

379 
”rÜ
 = 
kStus_USB_Sucûss
;

386  
”rÜ
;

387 
	}
}

400 
usb_¡©us_t
 
	$USB_DeviûCÏssC®lback
(
usb_deviû_hªdË
 
hªdË
, 
ušt32_t
 
ev’t
, *
·¿m
)

402 
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
;

403 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

406 
”rÜ
 = 
	`USB_DeviûCÏssG‘HªdËByDeviûHªdË
(
hªdË
, &
şassHªdË
);

407 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

409  
”rÜ
;

412 ià(
kUSB_DeviûEv’tBusRe£t
 =ğ
ev’t
)

415 
	`USB_DeviûCÚŒŞPeIn™
(
hªdË
, 
şassHªdË
);

418 
	`USB_DeviûCÏssEv’t
(
hªdË
, 
kUSB_DeviûCÏssEv’tDeviûRe£t
, 
şassHªdË
);

422 
”rÜ
 = 
şassHªdË
->
cÚfigLi¡
->
	`deviûC®lback
(
hªdË
, 
ev’t
, 
·¿m
);

423  
”rÜ
;

424 
	}
}

443 
usb_¡©us_t
 
	$USB_DeviûCÏssIn™
(

444 
ušt8_t
 
cÚŒŞËrId
,

445 
usb_deviû_şass_cÚfig_li¡_¡ruù_t
 *
cÚfigLi¡
,

446 
usb_deviû_hªdË
 *
hªdË


449 
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
;

450 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

451 
ušt8_t
 
m­Index
;

452 
ušt8_t
 
şassIndex
;

454 ià((
NULL
 =ğ
hªdË
è|| (NULL =ğ
cÚfigLi¡
è|| ((
usb_deviû_ÿÎback_t
)NULL =ğcÚfigLi¡->
deviûC®lback
))

456  
kStus_USB_Inv®idP¬am‘”
;

460 
”rÜ
 = 
	`USB_DeviûCÏssAÎoÿ‹HªdË
(
cÚŒŞËrId
, &
şassHªdË
);

461 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

463  
”rÜ
;

466 
şassHªdË
->
cÚfigLi¡
 = configList;

469 
”rÜ
 = 
	`USB_DeviûIn™
(
cÚŒŞËrId
, 
USB_DeviûCÏssC®lback
, &
şassHªdË
->
hªdË
);

471 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

473 
	`USB_DeviûDeš™
(
şassHªdË
->
hªdË
);

474 
	`USB_DeviûCÏssF»eHªdË
(
cÚŒŞËrId
);

475  
”rÜ
;

479 
şassIndex
 = 0U; cÏssIndex < 
şassHªdË
->
cÚfigLi¡
->
couÁ
; classIndex++)

481 
m­Index
 = 0U; m­Index < ((
s_UsbDeviûCÏssIÁ”çûM­
è/ (
usb_deviû_şass_m­_t
));

482 
m­Index
++)

484 ià(
şassHªdË
->
cÚfigLi¡
->
cÚfig
[
şassIndex
].
şassInfom©iÚ
->
ty³
 ==

485 
s_UsbDeviûCÏssIÁ”çûM­
[
m­Index
].
ty³
)

487 ()
s_UsbDeviûCÏssIÁ”çûM­
[
m­Index
].
	`şassIn™
(

488 
cÚŒŞËrId
, &
şassHªdË
->
cÚfigLi¡
->
cÚfig
[
şassIndex
],

489 &
şassHªdË
->
cÚfigLi¡
->
cÚfig
[
şassIndex
].classHandle);

494 *
hªdË
 = 
şassHªdË
->handle;

495  
”rÜ
;

496 
	}
}

507 
usb_¡©us_t
 
	$USB_DeviûCÏssDeš™
(
ušt8_t
 
cÚŒŞËrId


510 
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
;

511 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

512 
ušt8_t
 
m­Index
;

513 
ušt8_t
 
şassIndex
;

516 
”rÜ
 = 
	`USB_DeviûCÏssG‘HªdËByCÚŒŞËrId
(
cÚŒŞËrId
, &
şassHªdË
);

518 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

520  
”rÜ
;

524 
şassIndex
 = 0U; cÏssIndex < 
şassHªdË
->
cÚfigLi¡
->
couÁ
; classIndex++)

526 
m­Index
 = 0U; m­Index < ((
s_UsbDeviûCÏssIÁ”çûM­
è/ (
usb_deviû_şass_m­_t
));

527 
m­Index
++)

529 ià(
şassHªdË
->
cÚfigLi¡
->
cÚfig
[
şassIndex
].
şassInfom©iÚ
->
ty³
 ==

530 
s_UsbDeviûCÏssIÁ”çûM­
[
m­Index
].
ty³
)

532 ()
s_UsbDeviûCÏssIÁ”çûM­
[
m­Index
].
	`şassDeš™
(

533 
şassHªdË
->
cÚfigLi¡
->
cÚfig
[
şassIndex
].classHandle);

539 
”rÜ
 = 
	`USB_DeviûDeš™
(
şassHªdË
->
hªdË
);

540 ià(
kStus_USB_Sucûss
 =ğ
”rÜ
)

543 ()
	`USB_DeviûCÏssF»eHªdË
(
cÚŒŞËrId
);

545  
”rÜ
;

546 
	}
}

558 
usb_¡©us_t
 
	$USB_DeviûCÏssG‘S³ed
(
ušt8_t
 
cÚŒŞËrId
,

559 
ušt8_t
 *
¥“d


562 
usb_deviû_commÚ_şass_¡ruù_t
 *
şassHªdË
;

563 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

566 
”rÜ
 = 
	`USB_DeviûCÏssG‘HªdËByCÚŒŞËrId
(
cÚŒŞËrId
, &
şassHªdË
);

568 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

570  
”rÜ
;

574 
”rÜ
 = 
	`USB_DeviûG‘Stus
(
şassHªdË
->
hªdË
, 
kUSB_DeviûStusS³ed
, 
¥“d
);

576  
”rÜ
;

577 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_class.h

35 #iâdeà
__USB_DEVICE_CLASS_H__


36 
	#__USB_DEVICE_CLASS_H__


	)

48 
	#şass_hªdË_t
 
ušt32_t


	)

51 
	e_usb_usb_deviû_şass_ty³


53 
	mkUSB_DeviûCÏssTy³Hid
 = 1U,

54 
	mkUSB_DeviûCÏssTy³Cdc
,

55 
	mkUSB_DeviûCÏssTy³Msc
,

56 
	mkUSB_DeviûCÏssTy³Audio
,

57 
	mkUSB_DeviûCÏssTy³Phdc
,

58 
	mkUSB_DeviûCÏssTy³Video
,

59 
	mkUSB_DeviûCÏssTy³Prš‹r
,

60 
	mkUSB_DeviûCÏssTy³Dfu
,

61 
	mkUSB_DeviûCÏssTy³Ccid
,

62 } 
	tusb_deviû_şass_ty³_t
;

65 
	e_usb_deviû_şass_ev’t


67 
	mkUSB_DeviûCÏssEv’tCÏssReque¡
 = 1U,

68 
	mkUSB_DeviûCÏssEv’tDeviûRe£t
,

69 
	mkUSB_DeviûCÏssEv’tS‘CÚfigu¿tiÚ
,

70 
	mkUSB_DeviûCÏssEv’tS‘IÁ”çû
,

71 
	mkUSB_DeviûCÏssEv’tS‘EndpoštH®t
,

72 
	mkUSB_DeviûCÏssEv’tCË¬EndpoštH®t
,

73 } 
	tusb_deviû_şass_ev’t_t
;

81 
	s_usb_deviû_’dpošt_¡ruù


83 
ušt8_t
 
	m’dpoštAdd»ss
;

84 
ušt8_t
 
	mŒªsãrTy³
;

85 
ušt16_t
 
	mmaxPack‘Size
;

86 } 
	tusb_deviû_’dpošt_¡ruù_t
;

94 
	s_usb_deviû_’dpošt_li¡


96 
ušt8_t
 
	mcouÁ
;

97 
usb_deviû_’dpošt_¡ruù_t
 *
	m’dpošt
;

98 } 
	tusb_deviû_’dpošt_li¡_t
;

106 
	s_usb_deviû_š‹rçû_¡ruù


108 
ušt8_t
 
	m®‹º©eS‘tšg
;

109 
usb_deviû_’dpošt_li¡_t
 
	m’dpoštLi¡
;

110 *
	mşassS³cific
;

111 } 
	tusb_deviû_š‹rçû_¡ruù_t
;

119 
	s_usb_deviû_š‹rçûs_¡ruù


121 
ušt8_t
 
	mşassCode
;

122 
ušt8_t
 
	msubşassCode
;

123 
ušt8_t
 
	m´ÙocŞCode
;

124 
ušt8_t
 
	mš‹rçûNumb”
;

125 
usb_deviû_š‹rçû_¡ruù_t
 *
	mš‹rçû
;

126 
ušt8_t
 
	mcouÁ
;

127 } 
	tusb_deviû_š‹rçûs_¡ruù_t
;

135 
	s_usb_deviû_š‹rçû_li¡


137 
ušt8_t
 
	mcouÁ
;

138 
usb_deviû_š‹rçûs_¡ruù_t
 *
	mš‹rçûs
;

139 } 
	tusb_deviû_š‹rçû_li¡_t
;

147 
	s_usb_deviû_şass_¡ruù


149 
usb_deviû_š‹rçû_li¡_t
 *
	mš‹rçûLi¡
;

150 
usb_deviû_şass_ty³_t
 
	mty³
;

151 
ušt8_t
 
	mcÚfigu¿tiÚs
;

152 } 
	tusb_deviû_şass_¡ruù_t
;

155 
	$usb_¡©us_t
 (*
	tusb_deviû_şass_ÿÎback_t
)(
	tşass_hªdË_t
 
	tşassHªdË
,

156 
	tušt32_t
 
	tÿÎbackEv’t
,

157 *
	tev’tP¬am
);

165 
	s_usb_deviû_şass_cÚfig_¡ruù


167 
usb_deviû_şass_ÿÎback_t
 
şassC®lback
;

169 
şass_hªdË_t
 
şassHªdË
;

170 
usb_deviû_şass_¡ruù_t
 *
şassInfom©iÚ
;

171 } 
	tusb_deviû_şass_cÚfig_¡ruù_t
;

179 
	s_usb_deviû_şass_cÚfig_li¡_¡ruù


181 
usb_deviû_şass_cÚfig_¡ruù_t
 *
cÚfig
;

182 
usb_deviû_ÿÎback_t
 
deviûC®lback
;

183 
ušt8_t
 
couÁ
;

184 } 
	tusb_deviû_şass_cÚfig_li¡_¡ruù_t
;

214 
	s_usb_deviû_cÚŒŞ_»que¡_¡ruù


216 
usb_£tup_¡ruù_t
 *
£tup
;

217 
ušt8_t
 *
bufãr
;

218 
ušt32_t
 
Ëngth
;

219 
ušt8_t
 
isS‘up
;

220 } 
	tusb_deviû_cÚŒŞ_»que¡_¡ruù_t
;

223 
	s_usb_deviû_g‘_desütÜ_commÚ_¡ruù


225 
ušt8_t
 *
bufãr
;

226 
ušt32_t
 
Ëngth
;

227 } 
	tusb_deviû_g‘_desütÜ_commÚ_¡ruù_t
;

230 
	s_usb_deviû_g‘_deviû_desütÜ_¡ruù


232 
ušt8_t
 *
bufãr
;

233 
ušt32_t
 
Ëngth
;

234 } 
	tusb_deviû_g‘_deviû_desütÜ_¡ruù_t
;

237 
	s_usb_deviû_g‘_deviû_qu®if›r_desütÜ_¡ruù


239 
ušt8_t
 *
bufãr
;

240 
ušt32_t
 
Ëngth
;

241 } 
	tusb_deviû_g‘_deviû_qu®if›r_desütÜ_¡ruù_t
;

244 
	s_usb_deviû_g‘_cÚfigu¿tiÚ_desütÜ_¡ruù


246 
ušt8_t
 *
bufãr
;

247 
ušt32_t
 
Ëngth
;

248 
ušt8_t
 
cÚfigu¿tiÚ
;

249 } 
	tusb_deviû_g‘_cÚfigu¿tiÚ_desütÜ_¡ruù_t
;

252 
	s_usb_deviû_g‘_bos_desütÜ_¡ruù


254 
ušt8_t
 *
bufãr
;

255 
ušt32_t
 
Ëngth
;

256 } 
	tusb_deviû_g‘_bos_desütÜ_¡ruù_t
;

259 
	s_usb_deviû_g‘_¡ršg_desütÜ_¡ruù


261 
ušt8_t
 *
bufãr
;

262 
ušt32_t
 
Ëngth
;

263 
ušt16_t
 
ÏnguageId
;

264 
ušt8_t
 
¡ršgIndex
;

265 } 
	tusb_deviû_g‘_¡ršg_desütÜ_¡ruù_t
;

268 
	s_usb_deviû_g‘_hid_desütÜ_¡ruù


270 
ušt8_t
 *
bufãr
;

271 
ušt32_t
 
Ëngth
;

272 
ušt8_t
 
š‹rçûNumb”
;

273 } 
	tusb_deviû_g‘_hid_desütÜ_¡ruù_t
;

276 
	s_usb_deviû_g‘_hid_»pÜt_desütÜ_¡ruù


278 
ušt8_t
 *
bufãr
;

279 
ušt32_t
 
Ëngth
;

280 
ušt8_t
 
š‹rçûNumb”
;

281 } 
	tusb_deviû_g‘_hid_»pÜt_desütÜ_¡ruù_t
;

284 
	s_usb_deviû_g‘_hid_physiÿl_desütÜ_¡ruù


286 
ušt8_t
 *
bufãr
;

287 
ušt32_t
 
Ëngth
;

288 
ušt8_t
 
šdex
;

289 
ušt8_t
 
š‹rçûNumb”
;

290 } 
	tusb_deviû_g‘_hid_physiÿl_desütÜ_¡ruù_t
;

293 
	u_usb_deviû_g‘_desütÜ_commÚ_uniÚ


295 
usb_deviû_g‘_desütÜ_commÚ_¡ruù_t
 
commÚDesütÜ
;

296 
usb_deviû_g‘_deviû_desütÜ_¡ruù_t
 
deviûDesütÜ
;

297 
usb_deviû_g‘_deviû_qu®if›r_desütÜ_¡ruù_t


298 
deviûQu®if›rDesütÜ
;

299 
usb_deviû_g‘_cÚfigu¿tiÚ_desütÜ_¡ruù_t


300 
cÚfigu¿tiÚDesütÜ
;

301 
usb_deviû_g‘_¡ršg_desütÜ_¡ruù_t
 
¡ršgDesütÜ
;

302 
usb_deviû_g‘_hid_desütÜ_¡ruù_t
 
hidDesütÜ
;

303 
usb_deviû_g‘_hid_»pÜt_desütÜ_¡ruù_t


304 
hidR•ÜtDesütÜ
;

305 
usb_deviû_g‘_hid_physiÿl_desütÜ_¡ruù_t


306 
hidPhysiÿlDesütÜ
;

307 } 
	tusb_deviû_g‘_desütÜ_commÚ_uniÚ_t
;

310 
	$usb_¡©us_t
 (*
	tusb_deviû_şass_š™_ÿÎ_t
)(
	tušt8_t
 
	tcÚŒŞËrId
,

311 
	tusb_deviû_şass_cÚfig_¡ruù_t
 *
	tşassCÚfig
,

312 
	tşass_hªdË_t
 *
	tşassHªdË
);

314 
	$usb_¡©us_t
 (*
	tusb_deviû_şass_deš™_ÿÎ_t
)(
	tşass_hªdË_t
 
	thªdË
);

316 
	$usb_¡©us_t
 (*
	tusb_deviû_şass_ev’t_ÿÎback_t
)(*
	tşassHªdË
, 
	tušt32_t
 
	tev’t
, *
	t·¿m
);

319 
	s_usb_deviû_şass_m­


321 
usb_deviû_şass_š™_ÿÎ_t
 
şassIn™
;

322 
usb_deviû_şass_deš™_ÿÎ_t
 
şassDeš™
;

323 
usb_deviû_şass_ev’t_ÿÎback_t
 
şassEv’tC®lback
;

324 
usb_deviû_şass_ty³_t
 
ty³
;

325 } 
	tusb_deviû_şass_m­_t
;

328 
	s_usb_deviû_commÚ_şass_¡ruù


330 
usb_deviû_hªdË
 
hªdË
;

331 
usb_deviû_şass_cÚfig_li¡_¡ruù_t
 *
cÚfigLi¡
;

332 
ušt8_t
 *
£tupBufãr
;

333 
ušt16_t
 
¡ªd¬dT¿nsÿtiÚBufãr
;

341 
ušt8_t
 
cÚŒŞËrId
;

342 } 
	tusb_deviû_commÚ_şass_¡ruù_t
;

348 #ià
	`defšed
(
__ılu¥lus
)

371 
usb_¡©us_t
 
	`USB_DeviûCÏssIn™
(
ušt8_t
 
cÚŒŞËrId
,

372 
usb_deviû_şass_cÚfig_li¡_¡ruù_t
 *
cÚfigLi¡
,

373 
usb_deviû_hªdË
 *
hªdË
);

384 
usb_¡©us_t
 
	`USB_DeviûCÏssDeš™
(
ušt8_t
 
cÚŒŞËrId
);

396 
usb_¡©us_t
 
	`USB_DeviûCÏssG‘S³ed
(
ušt8_t
 
cÚŒŞËrId
, ušt8_ˆ*
¥“d
);

412 
usb_¡©us_t
 
	`USB_DeviûCÏssEv’t
(
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_şass_ev’t_t
 
ev’t
, *
·¿m
);

425 
usb_¡©us_t
 
	`USB_DeviûCÏssC®lback
(
usb_deviû_hªdË
 
hªdË
, 
ušt32_t
 
ev’t
, *
·¿m
);

438 
usb_¡©us_t
 
	`USB_DeviûCÏssG‘DeviûHªdË
(
ušt8_t
 
cÚŒŞËrId
, 
usb_deviû_hªdË
 *
hªdË
);

440 #ià
	`defšed
(
__ılu¥lus
)

441 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_config.h

35 #iâdeà
_USB_DEVICE_CONFIG_H_


36 
	#_USB_DEVICE_CONFIG_H_


	)

52 
	#USB_DEVICE_CONFIG_KHCI
 (0U)

	)

55 
	#USB_DEVICE_CONFIG_EHCI
 (0U)

	)

58 
	#USB_DEVICE_CONFIG_LPCIP3511FS
 (0U)

	)

61 
	#USB_DEVICE_CONFIG_LPCIP3511HS
 (1U)

	)

64 
	#USB_DEVICE_CONFIG_NUM
 \

65 (
USB_DEVICE_CONFIG_KHCI
 + 
USB_DEVICE_CONFIG_EHCI
 + 
USB_DEVICE_CONFIG_LPCIP3511FS
 + 
USB_DEVICE_CONFIG_LPCIP3511HS
)

	)

75 
	#USB_DEVICE_CONFIG_HID
 (1U)

	)

78 
	#USB_DEVICE_CONFIG_CDC_ACM
 (0U)

	)

81 
	#USB_DEVICE_CONFIG_MSC
 (0U)

	)

84 
	#USB_DEVICE_CONFIG_AUDIO
 (0U)

	)

87 
	#USB_DEVICE_CONFIG_PHDC
 (0U)

	)

90 
	#USB_DEVICE_CONFIG_VIDEO
 (0U)

	)

93 
	#USB_DEVICE_CONFIG_CCID
 (0U)

	)

96 
	#USB_DEVICE_CONFIG_PRINTER
 (0U)

	)

99 
	#USB_DEVICE_CONFIG_DFU
 (0U)

	)

104 
	#USB_DEVICE_CONFIG_SELF_POWER
 (1U)

	)

107 
	#USB_DEVICE_CONFIG_ENDPOINTS
 (4U)

	)

110 
	#USB_DEVICE_CONFIG_USE_TASK
 (1U)

	)

113 
	#USB_DEVICE_CONFIG_MAX_MESSAGES
 (8U)

	)

116 
	#USB_DEVICE_CONFIG_USB20_TEST_MODE
 (0U)

	)

119 
	#USB_DEVICE_CONFIG_CV_TEST
 (0U)

	)

123 
	#USB_DEVICE_CONFIG_COMPLIANCE_TEST
 (0U)

	)

125 #ià((
defšed
(
USB_DEVICE_CONFIG_COMPLIANCE_TEST
)) && (USB_DEVICE_CONFIG_COMPLIANCE_TEST > 0U))

128 #undeà
USB_DEVICE_CONFIG_USB20_TEST_MODE


130 #undeà
USB_DEVICE_CONFIG_CV_TEST


133 
	#USB_DEVICE_CONFIG_USB20_TEST_MODE
 (1U)

	)

136 
	#USB_DEVICE_CONFIG_CV_TEST
 (1U)

	)

140 #ià((
defšed
(
USB_DEVICE_CONFIG_KHCI
)) && (USB_DEVICE_CONFIG_KHCI > 0U))

143 
	#USB_DEVICE_CONFIG_KHCI_DMA_ALIGN_BUFFER_LENGTH
 (64U)

	)

146 #ià((
defšed
(
USB_DEVICE_CONFIG_EHCI
)) && (USB_DEVICE_CONFIG_EHCI > 0U))

148 
	#USB_DEVICE_CONFIG_EHCI_MAX_DTD
 (16U)

	)

151 
	#USB_DEVICE_CONFIG_EHCI_ID_PIN_DETECT
 (0U)

	)

155 
	#USB_DEVICE_CONFIG_KEEP_ALIVE_MODE
 (0U)

	)

158 
	#USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE
 (0U)

	)

161 
	#USB_DEVICE_CONFIG_LOW_POWER_MODE
 (0U)

	)

163 #ià((
defšed
(
USB_DEVICE_CONFIG_LOW_POWER_MODE
)) && (USB_DEVICE_CONFIG_LOW_POWER_MODE > 0U))

165 
	#USB_DEVICE_CONFIG_REMOTE_WAKEUP
 (0U)

	)

168 
	#USB_DEVICE_CONFIG_LPM_L1
 (0U)

	)

171 
	#USB_DEVICE_CONFIG_REMOTE_WAKEUP
 (0U)

	)

175 
	#USB_DEVICE_CONFIG_DETACH_ENABLE
 (0U)

	)

178 
	#USB_DEVICE_CONFIG_ERROR_HANDLING
 (0U)

	)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_descriptor.c

35 
	~"usb_deviû_cÚfig.h
"

36 
	~"usb.h
"

37 
	~"usb_deviû.h
"

39 
	~"usb_deviû_şass.h
"

40 
	~"usb_deviû_hid.h
"

42 
	~"usb_deviû_desütÜ.h
"

57 
usb_deviû_’dpošt_¡ruù_t
 
	gg_UsbDeviûHidG’”icEndpošts
[
USB_HID_GENERIC_ENDPOINT_COUNT
] = {

60 
USB_HID_GENERIC_ENDPOINT_IN
 | (
USB_IN
 << 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
),

61 
USB_ENDPOINT_INTERRUPT
, 
HS_HID_GENERIC_INTERRUPT_IN_PACKET_SIZE
,

65 
USB_HID_GENERIC_ENDPOINT_OUT
 | (
USB_OUT
 << 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
),

66 
USB_ENDPOINT_INTERRUPT
, 
HS_HID_GENERIC_INTERRUPT_OUT_PACKET_SIZE
,

70 
usb_deviû_š‹rçû_¡ruù_t
 
	gg_UsbDeviûHidG’”icIÁ”çû
[] = {{

73 
USB_HID_GENERIC_ENDPOINT_COUNT
,

74 
g_UsbDeviûHidG’”icEndpošts
,

76 
NULL
,

79 
usb_deviû_š‹rçûs_¡ruù_t
 
	gg_UsbDeviûHidG’”icIÁ”çûs
[
USB_HID_GENERIC_INTERFACE_COUNT
] = {

81 
USB_HID_GENERIC_CLASS
,

82 
USB_HID_GENERIC_SUBCLASS
,

83 
USB_HID_GENERIC_PROTOCOL
,

84 
USB_HID_GENERIC_INTERFACE_INDEX
,

85 
g_UsbDeviûHidG’”icIÁ”çû
,

86 (
g_UsbDeviûHidG’”icIÁ”çû
è/ (
usb_deviû_š‹rçûs_¡ruù_t
),

90 
usb_deviû_š‹rçû_li¡_t
 
	gg_UsbDeviûHidG’”icIÁ”çûLi¡
[
USB_DEVICE_CONFIGURATION_COUNT
] = {

92 
USB_HID_GENERIC_INTERFACE_COUNT
,

93 
g_UsbDeviûHidG’”icIÁ”çûs
,

97 
usb_deviû_şass_¡ruù_t
 
	gg_UsbDeviûHidG’”icCÚfig
 = {

98 
g_UsbDeviûHidG’”icIÁ”çûLi¡
,

99 
kUSB_DeviûCÏssTy³Hid
,

100 
USB_DEVICE_CONFIGURATION_COUNT
,

103 
	$USB_DMA_INIT_DATA_ALIGN
(
USB_DATA_ALIGN_SIZE
)

104 
ušt8_t
 
g_UsbDeviûHidG’”icR•ÜtDesütÜ
[] = {

121 0x96U, 
	`USB_SHORT_GET_LOW
(
HS_HID_GENERIC_INTERRUPT_OUT_PACKET_SIZE
),

122 
	`USB_SHORT_GET_HIGH
(
HS_HID_GENERIC_INTERRUPT_OUT_PACKET_SIZE
),

125 
	}
};

127 
	$USB_DMA_INIT_DATA_ALIGN
(
USB_DATA_ALIGN_SIZE
)

128 
ušt8_t
 
g_UsbDeviûDesütÜ
[] = {

129 
USB_DESCRIPTOR_LENGTH_DEVICE
,

130 
USB_DESCRIPTOR_TYPE_DEVICE
,

131 
	`USB_SHORT_GET_LOW
(
USB_DEVICE_SPECIFIC_BCD_VERSION
),

132 
	`USB_SHORT_GET_HIGH
(
USB_DEVICE_SPECIFIC_BCD_VERSION
),

134 
USB_DEVICE_CLASS
,

135 
USB_DEVICE_SUBCLASS
,

136 
USB_DEVICE_PROTOCOL
,

137 
USB_CONTROL_MAX_PACKET_SIZE
,

141 
	`USB_SHORT_GET_LOW
(
USB_DEVICE_DEMO_BCD_VERSION
),

142 
	`USB_SHORT_GET_HIGH
(
USB_DEVICE_DEMO_BCD_VERSION
),

147 
USB_DEVICE_CONFIGURATION_COUNT
,

148 
	}
};

150 
	$USB_DMA_INIT_DATA_ALIGN
(
USB_DATA_ALIGN_SIZE
)

151 
ušt8_t
 
g_UsbDeviûCÚfigu¿tiÚDesütÜ
[] = {

152 
USB_DESCRIPTOR_LENGTH_CONFIGURE
,

153 
USB_DESCRIPTOR_TYPE_CONFIGURE
,

154 
	`USB_SHORT_GET_LOW
(
USB_DESCRIPTOR_LENGTH_CONFIGURE
 + 
USB_DESCRIPTOR_LENGTH_INTERFACE
 + 
USB_DESCRIPTOR_LENGTH_HID
 +

155 
USB_DESCRIPTOR_LENGTH_ENDPOINT
 + USB_DESCRIPTOR_LENGTH_ENDPOINT),

156 
	`USB_SHORT_GET_HIGH
(
USB_DESCRIPTOR_LENGTH_CONFIGURE
 + 
USB_DESCRIPTOR_LENGTH_INTERFACE
 + 
USB_DESCRIPTOR_LENGTH_HID
 +

157 
USB_DESCRIPTOR_LENGTH_ENDPOINT
 +

158 
USB_DESCRIPTOR_LENGTH_ENDPOINT
),

159 
USB_HID_GENERIC_INTERFACE_COUNT
,

160 
USB_HID_GENERIC_CONFIGURE_INDEX
,

163 (
USB_DESCRIPTOR_CONFIGURE_ATTRIBUTE_D7_MASK
) |

164 (
USB_DEVICE_CONFIG_SELF_POWER
 << 
USB_DESCRIPTOR_CONFIGURE_ATTRIBUTE_SELF_POWERED_SHIFT
) |

165 (
USB_DEVICE_CONFIG_REMOTE_WAKEUP
 << 
USB_DESCRIPTOR_CONFIGURE_ATTRIBUTE_REMOTE_WAKEUP_SHIFT
),

172 
USB_DEVICE_MAX_POWER
,

178 
USB_DESCRIPTOR_LENGTH_INTERFACE
,

179 
USB_DESCRIPTOR_TYPE_INTERFACE
,

180 
USB_HID_GENERIC_INTERFACE_INDEX
,

183 
USB_HID_GENERIC_ENDPOINT_COUNT
,

185 
USB_HID_GENERIC_CLASS
,

186 
USB_HID_GENERIC_SUBCLASS
,

187 
USB_HID_GENERIC_PROTOCOL
,

190 
USB_DESCRIPTOR_LENGTH_HID
,

192 
USB_DESCRIPTOR_TYPE_HID
,

200 
USB_DESCRIPTOR_TYPE_HID_REPORT
,

201 
	`USB_SHORT_GET_LOW
(
USB_DESCRIPTOR_LENGTH_HID_GENERIC_REPORT
),

202 
	`USB_SHORT_GET_HIGH
(
USB_DESCRIPTOR_LENGTH_HID_GENERIC_REPORT
),

205 
USB_DESCRIPTOR_LENGTH_ENDPOINT
,

206 
USB_DESCRIPTOR_TYPE_ENDPOINT
,

207 
USB_HID_GENERIC_ENDPOINT_IN
 | (
USB_IN
 << 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
),

210 
USB_ENDPOINT_INTERRUPT
,

211 
	`USB_SHORT_GET_LOW
(
FS_HID_GENERIC_INTERRUPT_IN_PACKET_SIZE
),

212 
	`USB_SHORT_GET_HIGH
(
FS_HID_GENERIC_INTERRUPT_IN_PACKET_SIZE
),

216 
HS_HID_GENERIC_INTERRUPT_IN_INTERVAL
,

218 
USB_DESCRIPTOR_LENGTH_ENDPOINT
,

219 
USB_DESCRIPTOR_TYPE_ENDPOINT
,

220 
USB_HID_GENERIC_ENDPOINT_OUT
 | (
USB_OUT
 << 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
),

223 
USB_ENDPOINT_INTERRUPT
,

224 
	`USB_SHORT_GET_LOW
(
HS_HID_GENERIC_INTERRUPT_OUT_PACKET_SIZE
),

225 
	`USB_SHORT_GET_HIGH
(
HS_HID_GENERIC_INTERRUPT_OUT_PACKET_SIZE
),

229 
HS_HID_GENERIC_INTERRUPT_OUT_INTERVAL
,

230 
	}
};

232 #ià(
defšed
(
USB_DEVICE_CONFIG_CV_TEST
) && (USB_DEVICE_CONFIG_CV_TEST > 0U))

233 
	$USB_DMA_INIT_DATA_ALIGN
(
USB_DATA_ALIGN_SIZE
)

234 
ušt8_t
 
g_UsbDeviûQu®if›rDesütÜ
[] = {

235 
USB_DESCRIPTOR_LENGTH_DEVICE_QUALITIER
,

236 
USB_DESCRIPTOR_TYPE_DEVICE_QUALITIER
,

237 
	`USB_SHORT_GET_LOW
(
USB_DEVICE_SPECIFIC_BCD_VERSION
),

238 
	`USB_SHORT_GET_HIGH
(
USB_DEVICE_SPECIFIC_BCD_VERSION
),

240 
USB_DEVICE_CLASS
,

241 
USB_DEVICE_SUBCLASS
,

242 
USB_DEVICE_PROTOCOL
,

243 
USB_CONTROL_MAX_PACKET_SIZE
,

247 
	}
};

249 
	$USB_DMA_INIT_DATA_ALIGN
(
USB_DATA_ALIGN_SIZE
)

250 
ušt8_t
 
g_UsbDeviûSŒšg0
[] = {

251 2U + 2U, 
USB_DESCRIPTOR_TYPE_STRING
, 0x09U, 0x04U,

252 
	}
};

254 
	$USB_DMA_INIT_DATA_ALIGN
(
USB_DATA_ALIGN_SIZE
)

255 
ušt8_t
 
g_UsbDeviûSŒšg1
[] = {

256 2U + 2U * 7U, 
USB_DESCRIPTOR_TYPE_STRING
,

264 
	}
};

266 
	$USB_DMA_INIT_DATA_ALIGN
(
USB_DATA_ALIGN_SIZE
)

267 
ušt8_t
 
g_UsbDeviûSŒšg2
[] = {

268 2U + 2U * 13U, 
USB_DESCRIPTOR_TYPE_STRING
,

282 
	}
};

284 
ušt8_t
 
	gg_UsbDeviûSŒšg3
[] = {

285 2U + 2U * 3U, 
USB_DESCRIPTOR_TYPE_STRING
,

291 
ušt8_t
 
	gg_UsbDeviûSŒšg4
[] = {

292 2U + 2U * 3U, 
USB_DESCRIPTOR_TYPE_STRING
,

298 
ušt32_t
 
	gg_UsbDeviûSŒšgDesütÜL’gth
[
USB_DEVICE_STRING_COUNT
] = {

299 (
g_UsbDeviûSŒšg0
), (
g_UsbDeviûSŒšg1
), (
g_UsbDeviûSŒšg2
), (
g_UsbDeviûSŒšg3
), (
g_UsbDeviûSŒšg4
)

302 
ušt8_t
 *
	gg_UsbDeviûSŒšgDesütÜA¼ay
[
USB_DEVICE_STRING_COUNT
] = {

303 
g_UsbDeviûSŒšg0
, 
g_UsbDeviûSŒšg1
, 
g_UsbDeviûSŒšg2
, 
g_UsbDeviûSŒšg3
, 
g_UsbDeviûSŒšg4
,

306 
usb_Ïnguage_t
 
	gg_UsbDeviûLªguage
[
USB_DEVICE_LANGUAGE_COUNT
] = {{

307 
g_UsbDeviûSŒšgDesütÜA¼ay
, 
g_UsbDeviûSŒšgDesütÜL’gth
, (
ušt16_t
)0x0409U,

310 
usb_Ïnguage_li¡_t
 
	gg_UsbDeviûLªguageLi¡
 = {

311 
g_UsbDeviûSŒšg0
, (g_UsbDeviûSŒšg0), 
g_UsbDeviûLªguage
, 
USB_DEVICE_LANGUAGE_COUNT
,

319 
usb_¡©us_t
 
	$USB_DeviûG‘DeviûDesütÜ
(
usb_deviû_hªdË
 
hªdË
,

320 
usb_deviû_g‘_deviû_desütÜ_¡ruù_t
 *
deviûDesütÜ
)

322 
deviûDesütÜ
->
bufãr
 = 
g_UsbDeviûDesütÜ
;

323 
deviûDesütÜ
->
Ëngth
 = 
USB_DESCRIPTOR_LENGTH_DEVICE
;

324  
kStus_USB_Sucûss
;

325 
	}
}

326 #ià(
defšed
(
USB_DEVICE_CONFIG_CV_TEST
) && (USB_DEVICE_CONFIG_CV_TEST > 0U))

328 
usb_¡©us_t
 
	$USB_DeviûG‘DeviûQu®if›rDesütÜ
(

329 
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_g‘_deviû_qu®if›r_desütÜ_¡ruù_t
 *
deviûQu®if›rDesütÜ
)

331 
deviûQu®if›rDesütÜ
->
bufãr
 = 
g_UsbDeviûQu®if›rDesütÜ
;

332 
deviûQu®if›rDesütÜ
->
Ëngth
 = 
USB_DESCRIPTOR_LENGTH_DEVICE_QUALITIER
;

333  
kStus_USB_Sucûss
;

334 
	}
}

337 
usb_¡©us_t
 
	$USB_DeviûG‘CÚfigu¿tiÚDesütÜ
(

338 
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_g‘_cÚfigu¿tiÚ_desütÜ_¡ruù_t
 *
cÚfigu¿tiÚDesütÜ
)

340 ià(
USB_HID_GENERIC_CONFIGURE_INDEX
 > 
cÚfigu¿tiÚDesütÜ
->
cÚfigu¿tiÚ
)

342 
cÚfigu¿tiÚDesütÜ
->
bufãr
 = 
g_UsbDeviûCÚfigu¿tiÚDesütÜ
;

343 
cÚfigu¿tiÚDesütÜ
->
Ëngth
 = 
USB_DESCRIPTOR_LENGTH_CONFIGURATION_ALL
;

344  
kStus_USB_Sucûss
;

346  
kStus_USB_Inv®idReque¡
;

347 
	}
}

350 
usb_¡©us_t
 
	$USB_DeviûG‘SŒšgDesütÜ
(
usb_deviû_hªdË
 
hªdË
,

351 
usb_deviû_g‘_¡ršg_desütÜ_¡ruù_t
 *
¡ršgDesütÜ
)

353 ià(
¡ršgDesütÜ
->
¡ršgIndex
 == 0U)

355 
¡ršgDesütÜ
->
bufãr
 = (
ušt8_t
 *)
g_UsbDeviûLªguageLi¡
.
ÏnguageSŒšg
;

356 
¡ršgDesütÜ
->
Ëngth
 = 
g_UsbDeviûLªguageLi¡
.
¡ršgL’gth
;

360 
ušt8_t
 
ÏnguageId
 = 0U;

361 
ušt8_t
 
ÏnguageIndex
 = 
USB_DEVICE_STRING_COUNT
;

363 ; 
ÏnguageId
 < 
USB_DEVICE_LANGUAGE_COUNT
;†anguageId++)

365 ià(
¡ršgDesütÜ
->
ÏnguageId
 =ğ
g_UsbDeviûLªguageLi¡
.
ÏnguageLi¡
[languageId].languageId)

367 ià(
¡ršgDesütÜ
->
¡ršgIndex
 < 
USB_DEVICE_STRING_COUNT
)

369 
ÏnguageIndex
 = 
¡ršgDesütÜ
->
¡ršgIndex
;

375 ià(
USB_DEVICE_STRING_COUNT
 =ğ
ÏnguageIndex
)

377  
kStus_USB_Inv®idReque¡
;

379 
¡ršgDesütÜ
->
bufãr
 = (
ušt8_t
 *)
g_UsbDeviûLªguageLi¡
.
ÏnguageLi¡
[
ÏnguageId
].
¡ršg
[
ÏnguageIndex
];

380 
¡ršgDesütÜ
->
Ëngth
 = 
g_UsbDeviûLªguageLi¡
.
ÏnguageLi¡
[
ÏnguageId
].Ëngth[
ÏnguageIndex
];

382  
kStus_USB_Sucûss
;

383 
	}
}

386 
usb_¡©us_t
 
	$USB_DeviûG‘HidDesütÜ
(
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_g‘_hid_desütÜ_¡ruù_t
 *
hidDesütÜ
)

388  
kStus_USB_Inv®idReque¡
;

389 
	}
}

392 
usb_¡©us_t
 
	$USB_DeviûG‘HidR•ÜtDesütÜ
(
usb_deviû_hªdË
 
hªdË
,

393 
usb_deviû_g‘_hid_»pÜt_desütÜ_¡ruù_t
 *
hidR•ÜtDesütÜ
)

395 ià(
USB_HID_GENERIC_INTERFACE_INDEX
 =ğ
hidR•ÜtDesütÜ
->
š‹rçûNumb”
)

397 
hidR•ÜtDesütÜ
->
bufãr
 = 
g_UsbDeviûHidG’”icR•ÜtDesütÜ
;

398 
hidR•ÜtDesütÜ
->
Ëngth
 = 
USB_DESCRIPTOR_LENGTH_HID_GENERIC_REPORT
;

402  
kStus_USB_Inv®idReque¡
;

404  
kStus_USB_Sucûss
;

405 
	}
}

408 
usb_¡©us_t
 
	$USB_DeviûG‘HidPhysiÿlDesütÜ
(
usb_deviû_hªdË
 
hªdË
,

409 
usb_deviû_g‘_hid_physiÿl_desütÜ_¡ruù_t
 *
hidPhysiÿlDesütÜ
)

411  
kStus_USB_Inv®idReque¡
;

412 
	}
}

420 
usb_¡©us_t
 
	$USB_DeviûS‘S³ed
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
¥“d
)

422 
usb_desütÜ_uniÚ_t
 *
desütÜH—d
;

423 
usb_desütÜ_uniÚ_t
 *
desütÜTa
;

425 
desütÜH—d
 = (
usb_desütÜ_uniÚ_t
 *)&
g_UsbDeviûCÚfigu¿tiÚDesütÜ
[0];

426 
desütÜTa
 =

427 (
usb_desütÜ_uniÚ_t
 *)(&
g_UsbDeviûCÚfigu¿tiÚDesütÜ
[
USB_DESCRIPTOR_LENGTH_CONFIGURATION_ALL
 - 1U]);

429 
desütÜH—d
 < 
desütÜTa
)

431 ià(
desütÜH—d
->
commÚ
.
bDesütÜTy³
 =ğ
USB_DESCRIPTOR_TYPE_ENDPOINT
)

433 ià(
USB_SPEED_HIGH
 =ğ
¥“d
)

435 ià(((
desütÜH—d
->
’dpošt
.
bEndpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_IN
) ==

436 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_IN
) &&

437 (
USB_HID_GENERIC_ENDPOINT_IN
 ==

438 (
desütÜH—d
->
’dpošt
.
bEndpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
)))

440 
desütÜH—d
->
’dpošt
.
bIÁ”v®
 = 
HS_HID_GENERIC_INTERRUPT_IN_INTERVAL
;

441 
	`USB_SHORT_TO_LITTLE_ENDIAN_ADDRESS
(
HS_HID_GENERIC_INTERRUPT_IN_PACKET_SIZE
,

442 
desütÜH—d
->
’dpošt
.
wMaxPack‘Size
);

444 ià(((
desütÜH—d
->
’dpošt
.
bEndpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_OUT
) ==

445 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_OUT
) &&

446 (
USB_HID_GENERIC_ENDPOINT_OUT
 ==

447 (
desütÜH—d
->
’dpošt
.
bEndpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
)))

449 
desütÜH—d
->
’dpošt
.
bIÁ”v®
 = 
HS_HID_GENERIC_INTERRUPT_OUT_INTERVAL
;

450 
	`USB_SHORT_TO_LITTLE_ENDIAN_ADDRESS
(
HS_HID_GENERIC_INTERRUPT_OUT_PACKET_SIZE
,

451 
desütÜH—d
->
’dpošt
.
wMaxPack‘Size
);

459 ià(((
desütÜH—d
->
’dpošt
.
bEndpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_IN
) ==

460 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_IN
) &&

461 (
USB_HID_GENERIC_ENDPOINT_IN
 ==

462 (
desütÜH—d
->
’dpošt
.
bEndpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
)))

464 
desütÜH—d
->
’dpošt
.
bIÁ”v®
 = 
FS_HID_GENERIC_INTERRUPT_IN_INTERVAL
;

465 
	`USB_SHORT_TO_LITTLE_ENDIAN_ADDRESS
(
FS_HID_GENERIC_INTERRUPT_IN_PACKET_SIZE
,

466 
desütÜH—d
->
’dpošt
.
wMaxPack‘Size
);

468 ià(((
desütÜH—d
->
’dpošt
.
bEndpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_OUT
) ==

469 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_OUT
) &&

470 (
USB_HID_GENERIC_ENDPOINT_OUT
 ==

471 (
desütÜH—d
->
’dpošt
.
bEndpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
)))

473 
desütÜH—d
->
’dpošt
.
bIÁ”v®
 = 
FS_HID_GENERIC_INTERRUPT_OUT_INTERVAL
;

474 
	`USB_SHORT_TO_LITTLE_ENDIAN_ADDRESS
(
FS_HID_GENERIC_INTERRUPT_OUT_PACKET_SIZE
,

475 
desütÜH—d
->
’dpošt
.
wMaxPack‘Size
);

482 
desütÜH—d
 = (
usb_desütÜ_uniÚ_t
 *)((
ušt8_t
 *)desütÜH—d + desütÜH—d->
commÚ
.
bL’gth
);

485 
i
 = 0U; i < 
USB_HID_GENERIC_ENDPOINT_COUNT
; i++)

487 ià(
USB_SPEED_HIGH
 =ğ
¥“d
)

489 ià(
g_UsbDeviûHidG’”icEndpošts
[
i
].
’dpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_IN
)

491 
g_UsbDeviûHidG’”icEndpošts
[
i
].
maxPack‘Size
 = 
HS_HID_GENERIC_INTERRUPT_IN_PACKET_SIZE
;

495 
g_UsbDeviûHidG’”icEndpošts
[
i
].
maxPack‘Size
 = 
HS_HID_GENERIC_INTERRUPT_OUT_PACKET_SIZE
;

500 ià(
g_UsbDeviûHidG’”icEndpošts
[
i
].
’dpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_IN
)

502 
g_UsbDeviûHidG’”icEndpošts
[
i
].
maxPack‘Size
 = 
FS_HID_GENERIC_INTERRUPT_IN_PACKET_SIZE
;

506 
g_UsbDeviûHidG’”icEndpošts
[
i
].
maxPack‘Size
 = 
FS_HID_GENERIC_INTERRUPT_OUT_PACKET_SIZE
;

511  
kStus_USB_Sucûss
;

512 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_descriptor.h

35 #iâdeà
__USB_DEVICE_DESCRIPTOR_H__


36 
	#__USB_DEVICE_DESCRIPTOR_H__


	)

42 
	#USB_DEVICE_SPECIFIC_BCD_VERSION
 (0x0200U)

	)

43 
	#USB_DEVICE_DEMO_BCD_VERSION
 (0x0101U)

	)

45 
	#USB_DEVICE_CLASS
 (0x00U)

	)

46 
	#USB_DEVICE_SUBCLASS
 (0x00U)

	)

47 
	#USB_DEVICE_PROTOCOL
 (0x00U)

	)

49 
	#USB_DEVICE_MAX_POWER
 (0x32U)

	)

51 
	#USB_DESCRIPTOR_LENGTH_CONFIGURATION_ALL
 ((
g_UsbDeviûCÚfigu¿tiÚDesütÜ
))

	)

52 
	#USB_DESCRIPTOR_LENGTH_HID_GENERIC_REPORT
 ((
g_UsbDeviûHidG’”icR•ÜtDesütÜ
))

	)

53 
	#USB_DESCRIPTOR_LENGTH_HID
 (9U)

	)

54 
	#USB_DESCRIPTOR_LENGTH_STRING0
 ((
g_UsbDeviûSŒšg0
))

	)

55 
	#USB_DESCRIPTOR_LENGTH_STRING1
 ((
g_UsbDeviûSŒšg1
))

	)

56 
	#USB_DESCRIPTOR_LENGTH_STRING2
 ((
g_UsbDeviûSŒšg2
))

	)

58 
	#USB_DEVICE_CONFIGURATION_COUNT
 (1U)

	)

59 
	#USB_DEVICE_STRING_COUNT
 (5U)

	)

60 
	#USB_DEVICE_LANGUAGE_COUNT
 (1U)

	)

62 
	#USB_HID_GENERIC_CONFIGURE_INDEX
 (1U)

	)

63 
	#USB_HID_GENERIC_INTERFACE_COUNT
 (1U)

	)

65 
	#USB_HID_GENERIC_IN_BUFFER_LENGTH
 (16U)

	)

66 
	#USB_HID_GENERIC_OUT_BUFFER_LENGTH
 (1024U)

	)

67 
	#USB_HID_GENERIC_ENDPOINT_COUNT
 (2U)

	)

68 
	#USB_HID_GENERIC_INTERFACE_INDEX
 (0U)

	)

69 
	#USB_HID_GENERIC_ENDPOINT_IN
 (1U)

	)

70 
	#USB_HID_GENERIC_ENDPOINT_OUT
 (2U)

	)

72 
	#USB_HID_GENERIC_CLASS
 (0x03U)

	)

73 
	#USB_HID_GENERIC_SUBCLASS
 (0x00U)

	)

74 
	#USB_HID_GENERIC_PROTOCOL
 (0x00U)

	)

76 
	#HS_HID_GENERIC_INTERRUPT_OUT_PACKET_SIZE
 (1024U)

	)

77 
	#FS_HID_GENERIC_INTERRUPT_OUT_PACKET_SIZE
 (63U)

	)

78 
	#HS_HID_GENERIC_INTERRUPT_OUT_INTERVAL
 (0x01Uè

	)

79 
	#FS_HID_GENERIC_INTERRUPT_OUT_INTERVAL
 (0x01U)

	)

81 
	#HS_HID_GENERIC_INTERRUPT_IN_PACKET_SIZE
 (16U)

	)

82 
	#FS_HID_GENERIC_INTERRUPT_IN_PACKET_SIZE
 (16U)

	)

83 
	#HS_HID_GENERIC_INTERRUPT_IN_INTERVAL
 (0x01Uè

	)

84 
	#FS_HID_GENERIC_INTERRUPT_IN_INTERVAL
 (0x01U)

	)

91 
usb_¡©us_t
 
USB_DeviûS‘S³ed
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
¥“d
);

94 
usb_¡©us_t
 
USB_DeviûG‘DeviûDesütÜ
(
usb_deviû_hªdË
 
hªdË
,

95 
usb_deviû_g‘_deviû_desütÜ_¡ruù_t
 *
deviûDesütÜ
);

96 #ià(
defšed
(
USB_DEVICE_CONFIG_CV_TEST
) && (USB_DEVICE_CONFIG_CV_TEST > 0U))

98 
usb_¡©us_t
 
USB_DeviûG‘DeviûQu®if›rDesütÜ
(

99 
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_g‘_deviû_qu®if›r_desütÜ_¡ruù_t
 *
deviûQu®if›rDesütÜ
);

102 
usb_¡©us_t
 
USB_DeviûG‘CÚfigu¿tiÚDesütÜ
(

103 
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_g‘_cÚfigu¿tiÚ_desütÜ_¡ruù_t
 *
cÚfigu¿tiÚDesütÜ
);

106 
usb_¡©us_t
 
USB_DeviûG‘SŒšgDesütÜ
(
usb_deviû_hªdË
 
hªdË
,

107 
usb_deviû_g‘_¡ršg_desütÜ_¡ruù_t
 *
¡ršgDesütÜ
);

110 
usb_¡©us_t
 
USB_DeviûG‘HidDesütÜ
(
usb_deviû_hªdË
 
hªdË
,

111 
usb_deviû_g‘_hid_desütÜ_¡ruù_t
 *
hidDesütÜ
);

114 
usb_¡©us_t
 
USB_DeviûG‘HidR•ÜtDesütÜ
(
usb_deviû_hªdË
 
hªdË
,

115 
usb_deviû_g‘_hid_»pÜt_desütÜ_¡ruù_t
 *
hidR•ÜtDesütÜ
);

118 
usb_¡©us_t
 
USB_DeviûG‘HidPhysiÿlDesütÜ
(
usb_deviû_hªdË
 
hªdË
,

119 
usb_deviû_g‘_hid_physiÿl_desütÜ_¡ruù_t
 *
hidPhysiÿlDesütÜ
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_hid.c

35 
	~"usb_deviû_cÚfig.h
"

36 
	~"usb.h
"

37 
	~"usb_deviû.h
"

39 
	~"usb_deviû_şass.h
"

41 #ià((
defšed
(
USB_DEVICE_CONFIG_HID
)) && (USB_DEVICE_CONFIG_HID > 0U))

42 
	~"usb_deviû_hid.h
"

52 
usb_¡©us_t
 
USB_DeviûHidAÎoÿ‹HªdË
(
usb_deviû_hid_¡ruù_t
 **
hªdË
);

53 
usb_¡©us_t
 
USB_DeviûHidF»eHªdË
(
usb_deviû_hid_¡ruù_t
 *
hªdË
);

54 
usb_¡©us_t
 
USB_DeviûHidIÁ”ru±In
(
usb_deviû_hªdË
 
hªdË
,

55 
usb_deviû_’dpošt_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
,

56 *
ÿÎbackP¬am
);

57 
usb_¡©us_t
 
USB_DeviûHidIÁ”ru±Out
(
usb_deviû_hªdË
 
hªdË
,

58 
usb_deviû_’dpošt_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
,

59 *
ÿÎbackP¬am
);

60 
usb_¡©us_t
 
USB_DeviûHidEndpoštsIn™
(
usb_deviû_hid_¡ruù_t
 *
hidHªdË
);

61 
usb_¡©us_t
 
USB_DeviûHidEndpoštsDeš™
(
usb_deviû_hid_¡ruù_t
 *
hidHªdË
);

67 
USB_GLOBAL
 
	$USB_RAM_ADDRESS_ALIGNMENT
(
USB_DATA_ALIGN_SIZE
è
usb_deviû_hid_¡ruù_t


68 
s_UsbDeviûHidHªdË
[
USB_DEVICE_CONFIG_HID
];

84 
usb_¡©us_t
 
	$USB_DeviûHidAÎoÿ‹HªdË
(
usb_deviû_hid_¡ruù_t
 **
hªdË
)

86 
št32_t
 
couÁ
;

87 
couÁ
 = 0U; couÁ < 
USB_DEVICE_CONFIG_HID
; count++)

89 ià(
NULL
 =ğ
s_UsbDeviûHidHªdË
[
couÁ
].
hªdË
)

91 *
hªdË
 = &
s_UsbDeviûHidHªdË
[
couÁ
];

92  
kStus_USB_Sucûss
;

96  
kStus_USB_Busy
;

97 
	}
}

108 
usb_¡©us_t
 
	$USB_DeviûHidF»eHªdË
(
usb_deviû_hid_¡ruù_t
 *
hªdË
)

110 
hªdË
->hªdË = 
NULL
;

111 
hªdË
->
cÚfigSŒuù
 = (
usb_deviû_şass_cÚfig_¡ruù_t
 *)
NULL
;

112 
hªdË
->
cÚfigu¿tiÚ
 = 0U;

113 
hªdË
->
®‹º©e
 = 0U;

114  
kStus_USB_Sucûss
;

115 
	}
}

130 
usb_¡©us_t
 
	$USB_DeviûHidIÁ”ru±In
(
usb_deviû_hªdË
 
hªdË
,

131 
usb_deviû_’dpošt_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
,

132 *
ÿÎbackP¬am
)

134 
usb_deviû_hid_¡ruù_t
 *
hidHªdË
;

135 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

138 
hidHªdË
 = (
usb_deviû_hid_¡ruù_t
 *)
ÿÎbackP¬am
;

140 ià(!
hidHªdË
)

142  
kStus_USB_Inv®idHªdË
;

144 
hidHªdË
->
š‹¼u±InPeBusy
 = 0U;

145 ià((
NULL
 !ğ
hidHªdË
->
cÚfigSŒuù
è&& (hidHªdË->cÚfigSŒuù->
şassC®lback
))

148 
”rÜ
 =

149 
hidHªdË
->
cÚfigSŒuù
->
	`şassC®lback
((
şass_hªdË_t
)hidHªdË, 
kUSB_DeviûHidEv’tS’dRe¥Ú£
, 
mes§ge
);

152  
”rÜ
;

153 
	}
}

168 
usb_¡©us_t
 
	$USB_DeviûHidIÁ”ru±Out
(
usb_deviû_hªdË
 
hªdË
,

169 
usb_deviû_’dpošt_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
,

170 *
ÿÎbackP¬am
)

172 
usb_deviû_hid_¡ruù_t
 *
hidHªdË
;

173 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

176 
hidHªdË
 = (
usb_deviû_hid_¡ruù_t
 *)
ÿÎbackP¬am
;

178 ià(!
hidHªdË
)

180  
kStus_USB_Inv®idHªdË
;

182 
hidHªdË
->
š‹¼u±OutPeBusy
 = 0U;

183 ià((
NULL
 !ğ
hidHªdË
->
cÚfigSŒuù
è&& (hidHªdË->cÚfigSŒuù->
şassC®lback
))

186 
”rÜ
 =

187 
hidHªdË
->
cÚfigSŒuù
->
	`şassC®lback
((
şass_hªdË_t
)hidHªdË, 
kUSB_DeviûHidEv’tRecvRe¥Ú£
, 
mes§ge
);

190  
”rÜ
;

191 
	}
}

203 
usb_¡©us_t
 
	$USB_DeviûHidEndpoštsIn™
(
usb_deviû_hid_¡ruù_t
 *
hidHªdË
)

205 
usb_deviû_š‹rçû_li¡_t
 *
š‹rçûLi¡
;

206 
usb_deviû_š‹rçû_¡ruù_t
 *
š‹rçû
 = (usb_deviû_š‹rçû_¡ruù_ˆ*)
NULL
;

207 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

210 ià(!
hidHªdË
->
cÚfigu¿tiÚ
)

212  
”rÜ
;

215 ià(
hidHªdË
->
cÚfigu¿tiÚ
 > hidHªdË->
cÚfigSŒuù
->
şassInfom©iÚ
->
cÚfigu¿tiÚs
)

217  
”rÜ
;

221 ià(
NULL
 =ğ
hidHªdË
->
cÚfigSŒuù
->
şassInfom©iÚ
->
š‹rçûLi¡
)

223  
”rÜ
;

225 
š‹rçûLi¡
 = &
hidHªdË
->
cÚfigSŒuù
->
şassInfom©iÚ
->š‹rçûLi¡[hidHªdË->
cÚfigu¿tiÚ
 - 1U];

228 
couÁ
 = 0U; couÁ < 
š‹rçûLi¡
->count; count++)

230 ià(
USB_DEVICE_CONFIG_HID_CLASS_CODE
 =ğ
š‹rçûLi¡
->
š‹rçûs
[
couÁ
].
şassCode
)

232 
šdex
 = 0U; index < 
š‹rçûLi¡
->
š‹rçûs
[
couÁ
].count; index++)

234 ià(
š‹rçûLi¡
->
š‹rçûs
[
couÁ
].
š‹rçû
[
šdex
].
®‹º©eS‘tšg
 =ğ
hidHªdË
->
®‹º©e
)

236 
š‹rçû
 = &
š‹rçûLi¡
->
š‹rçûs
[
couÁ
].š‹rçû[
šdex
];

240 
hidHªdË
->
š‹rçûNumb”
 = 
š‹rçûLi¡
->
š‹rçûs
[
couÁ
].interfaceNumber;

244 ià(!
š‹rçû
)

247  
”rÜ
;

251 
hidHªdË
->
š‹rçûHªdË
 = 
š‹rçû
;

254 
couÁ
 = 0U; couÁ < 
š‹rçû
->
’dpoštLi¡
.count; count++)

256 
usb_deviû_’dpošt_š™_¡ruù_t
 
•In™SŒuù
;

257 
usb_deviû_’dpošt_ÿÎback_¡ruù_t
 
•C®lback
;

258 
•In™SŒuù
.
zÉ
 = 0U;

259 
•In™SŒuù
.
’dpoštAdd»ss
 = 
š‹rçû
->
’dpoštLi¡
.
’dpošt
[
couÁ
].endpointAddress;

260 
•In™SŒuù
.
maxPack‘Size
 = 
š‹rçû
->
’dpoštLi¡
.
’dpošt
[
couÁ
].maxPacketSize;

261 
•In™SŒuù
.
ŒªsãrTy³
 = 
š‹rçû
->
’dpoštLi¡
.
’dpošt
[
couÁ
].transferType;

263 ià(
USB_IN
 =ğ((
•In™SŒuù
.
’dpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_MASK
) >>

264 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
))

266 
•C®lback
.
ÿÎbackFn
 = 
USB_DeviûHidIÁ”ru±In
;

270 
•C®lback
.
ÿÎbackFn
 = 
USB_DeviûHidIÁ”ru±Out
;

272 
•C®lback
.
ÿÎbackP¬am
 = 
hidHªdË
;

274 
”rÜ
 = 
	`USB_DeviûIn™Endpošt
(
hidHªdË
->
hªdË
, &
•In™SŒuù
, &
•C®lback
);

276  
”rÜ
;

277 
	}
}

289 
usb_¡©us_t
 
	$USB_DeviûHidEndpoštsDeš™
(
usb_deviû_hid_¡ruù_t
 *
hidHªdË
)

291 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

293 ià(!
hidHªdË
->
š‹rçûHªdË
)

295  
”rÜ
;

298 
couÁ
 = 0U; couÁ < 
hidHªdË
->
š‹rçûHªdË
->
’dpoštLi¡
.count; count++)

300 
”rÜ
 = 
	`USB_DeviûDeš™Endpošt
(
hidHªdË
->
hªdË
,

301 
hidHªdË
->
š‹rçûHªdË
->
’dpoštLi¡
.
’dpošt
[
couÁ
].
’dpoštAdd»ss
);

303 
hidHªdË
->
š‹rçûHªdË
 = 
NULL
;

304  
”rÜ
;

305 
	}
}

321 
usb_¡©us_t
 
	$USB_DeviûHidEv’t
(*
hªdË
, 
ušt32_t
 
ev’t
, *
·¿m
)

323 
usb_deviû_hid_¡ruù_t
 *
hidHªdË
;

324 
usb_deviû_hid_»pÜt_¡ruù_t
 
»pÜt
;

325 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

326 
ušt16_t
 
š‹rçûAÉ”Ç‹
;

327 
ušt8_t
 *
‹mp8
;

328 
ušt8_t
 
®‹º©e
;

330 ià((!
·¿m
è|| (!
hªdË
))

332  
kStus_USB_Inv®idHªdË
;

336 
hidHªdË
 = (
usb_deviû_hid_¡ruù_t
 *)
hªdË
;

338 
ev’t
)

340 
kUSB_DeviûCÏssEv’tDeviûRe£t
:

342 
hidHªdË
->
cÚfigu¿tiÚ
 = 0U;

343 
hidHªdË
->
š‹¼u±InPeBusy
 = 0U;

344 
hidHªdË
->
š‹¼u±OutPeBusy
 = 0U;

345 
hidHªdË
->
š‹rçûHªdË
 = 
NULL
;

347 
kUSB_DeviûCÏssEv’tS‘CÚfigu¿tiÚ
:

349 
‹mp8
 = ((
ušt8_t
 *)
·¿m
);

350 ià(!
hidHªdË
->
cÚfigSŒuù
)

354 ià(*
‹mp8
 =ğ
hidHªdË
->
cÚfigu¿tiÚ
)

360 ià(
hidHªdË
->
cÚfigu¿tiÚ
)

362 
”rÜ
 = 
	`USB_DeviûHidEndpoštsDeš™
(
hidHªdË
);

365 
hidHªdË
->
cÚfigu¿tiÚ
 = *
‹mp8
;

367 
hidHªdË
->
®‹º©e
 = 0U;

370 
”rÜ
 = 
	`USB_DeviûHidEndpoštsIn™
(
hidHªdË
);

372 
kUSB_DeviûCÏssEv’tS‘IÁ”çû
:

373 ià(!
hidHªdË
->
cÚfigSŒuù
)

378 
š‹rçûAÉ”Ç‹
 = *((
ušt16_t
 *)
·¿m
);

380 
®‹º©e
 = (
ušt8_t
)(
š‹rçûAÉ”Ç‹
 & 0xFFU);

383 ià(
hidHªdË
->
š‹rçûNumb”
 !ğ((
ušt8_t
)(
š‹rçûAÉ”Ç‹
 >> 8U)))

388 ià(
®‹º©e
 =ğ
hidHªdË
->alternate)

393 
”rÜ
 = 
	`USB_DeviûHidEndpoštsDeš™
(
hidHªdË
);

394 
hidHªdË
->
®‹º©e
 =‡lternate;

396 
”rÜ
 = 
	`USB_DeviûHidEndpoštsIn™
(
hidHªdË
);

398 
kUSB_DeviûCÏssEv’tS‘EndpoštH®t
:

399 ià((!
hidHªdË
->
cÚfigSŒuù
è|| (!hidHªdË->
š‹rçûHªdË
))

404 
‹mp8
 = ((
ušt8_t
 *)
·¿m
);

405 
couÁ
 = 0U; couÁ < 
hidHªdË
->
š‹rçûHªdË
->
’dpoštLi¡
.count; count++)

407 ià(*
‹mp8
 =ğ
hidHªdË
->
š‹rçûHªdË
->
’dpoštLi¡
.
’dpošt
[
couÁ
].
’dpoštAdd»ss
)

410 
”rÜ
 = 
	`USB_DeviûSÎEndpošt
(
hidHªdË
->
hªdË
, *
‹mp8
);

414 
kUSB_DeviûCÏssEv’tCË¬EndpoštH®t
:

415 ià((!
hidHªdË
->
cÚfigSŒuù
è|| (!hidHªdË->
š‹rçûHªdË
))

420 
‹mp8
 = ((
ušt8_t
 *)
·¿m
);

421 
couÁ
 = 0U; couÁ < 
hidHªdË
->
š‹rçûHªdË
->
’dpoštLi¡
.count; count++)

423 ià(*
‹mp8
 =ğ
hidHªdË
->
š‹rçûHªdË
->
’dpoštLi¡
.
’dpošt
[
couÁ
].
’dpoštAdd»ss
)

426 
”rÜ
 = 
	`USB_DeviûUn¡®lEndpošt
(
hidHªdË
->
hªdË
, *
‹mp8
);

430 
kUSB_DeviûCÏssEv’tCÏssReque¡
:

431 ià(
·¿m
)

434 
usb_deviû_cÚŒŞ_»que¡_¡ruù_t
 *
cÚŒŞReque¡
 = (usb_deviû_cÚŒŞ_»que¡_¡ruù_ˆ*)
·¿m
;

436 ià((
cÚŒŞReque¡
->
£tup
->
bmReque¡Ty³
 & 
USB_REQUEST_TYPE_RECIPIENT_MASK
) !=

437 
USB_REQUEST_TYPE_RECIPIENT_INTERFACE
)

442 ià((
cÚŒŞReque¡
->
£tup
->
wIndex
 & 0xFFUè!ğ
hidHªdË
->
š‹rçûNumb”
)

447 
cÚŒŞReque¡
->
£tup
->
bReque¡
)

449 
USB_DEVICE_HID_REQUEST_GET_REPORT
:

451 
»pÜt
.
»pÜtTy³
 = (
cÚŒŞReque¡
->
£tup
->
wV®ue
 & 0xFF00U) >> 0x08U;

452 
»pÜt
.
»pÜtId
 = (
cÚŒŞReque¡
->
£tup
->
wV®ue
 & 0x00FFU);

453 
”rÜ
 = 
hidHªdË
->
cÚfigSŒuù
->
	`şassC®lback
((
şass_hªdË_t
)hidHandle,

454 
kUSB_DeviûHidEv’tG‘R•Üt
, &
»pÜt
);

455 
cÚŒŞReque¡
->
bufãr
 = 
»pÜt
.
»pÜtBufãr
;

456 
cÚŒŞReque¡
->
Ëngth
 = 
»pÜt
.
»pÜtL’gth
;

458 
USB_DEVICE_HID_REQUEST_GET_IDLE
:

460 
”rÜ
 = 
hidHªdË
->
cÚfigSŒuù
->
	`şassC®lback
(

461 (
şass_hªdË_t
)
hidHªdË
, 
kUSB_DeviûHidEv’tG‘IdË
, &hidHªdË->
idËR©e
);

462 
cÚŒŞReque¡
->
bufãr
 = &
hidHªdË
->
idËR©e
;

464 
USB_DEVICE_HID_REQUEST_GET_PROTOCOL
:

466 
”rÜ
 = 
hidHªdË
->
cÚfigSŒuù
->
	`şassC®lback
(

467 (
şass_hªdË_t
)
hidHªdË
, 
kUSB_DeviûHidEv’tG‘IdË
, &hidHªdË->
´ÙocŞ
);

468 
cÚŒŞReque¡
->
bufãr
 = &
hidHªdË
->
´ÙocŞ
;

470 
USB_DEVICE_HID_REQUEST_SET_REPORT
:

472 
»pÜt
.
»pÜtTy³
 = (
cÚŒŞReque¡
->
£tup
->
wV®ue
 & 0xFF00U) >> 0x08U;

473 
»pÜt
.
»pÜtId
 = (
cÚŒŞReque¡
->
£tup
->
wV®ue
 & 0x00FFU);

474 ià(
cÚŒŞReque¡
->
isS‘up
)

476 
»pÜt
.
»pÜtL’gth
 = 
cÚŒŞReque¡
->
Ëngth
;

477 
”rÜ
 = 
hidHªdË
->
cÚfigSŒuù
->
	`şassC®lback
(

478 (
şass_hªdË_t
)
hidHªdË
, 
kUSB_DeviûHidEv’tReque¡R•ÜtBufãr
, &
»pÜt
);

479 
cÚŒŞReque¡
->
bufãr
 = 
»pÜt
.
»pÜtBufãr
;

480 
cÚŒŞReque¡
->
Ëngth
 = 
»pÜt
.
»pÜtL’gth
;

484 
»pÜt
.
»pÜtBufãr
 = 
cÚŒŞReque¡
->
bufãr
;

485 
»pÜt
.
»pÜtL’gth
 = 
cÚŒŞReque¡
->
Ëngth
;

486 
”rÜ
 = 
hidHªdË
->
cÚfigSŒuù
->
	`şassC®lback
((
şass_hªdË_t
)hidHandle,

487 
kUSB_DeviûHidEv’tS‘R•Üt
, &
»pÜt
);

490 
USB_DEVICE_HID_REQUEST_SET_IDLE
:

493 
hidHªdË
->
idËR©e
 = (
cÚŒŞReque¡
->
£tup
->
wV®ue
 & 0xFF00U) >> 0x08U;

494 
”rÜ
 = 
hidHªdË
->
cÚfigSŒuù
->
	`şassC®lback
(

495 (
şass_hªdË_t
)
hidHªdË
, 
kUSB_DeviûHidEv’tS‘IdË
, &hidHªdË->
idËR©e
);

498 
USB_DEVICE_HID_REQUEST_SET_PROTOCOL
:

501 
hidHªdË
->
´ÙocŞ
 = (
cÚŒŞReque¡
->
£tup
->
wV®ue
 & 0x00FFU);

502 
”rÜ
 = 
hidHªdË
->
cÚfigSŒuù
->
	`şassC®lback
(

503 (
şass_hªdË_t
)
hidHªdË
, 
kUSB_DeviûHidEv’tS‘PrÙocŞ
, &hidHªdË->
´ÙocŞ
);

507 
”rÜ
 = 
kStus_USB_Inv®idReque¡
;

515  
”rÜ
;

516 
	}
}

529 
usb_¡©us_t
 
	$USB_DeviûHidIn™
(
ušt8_t
 
cÚŒŞËrId
, 
usb_deviû_şass_cÚfig_¡ruù_t
 *
cÚfig
, 
şass_hªdË_t
 *
hªdË
)

531 
usb_deviû_hid_¡ruù_t
 *
hidHªdË
;

532 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

535 
”rÜ
 = 
	`USB_DeviûHidAÎoÿ‹HªdË
(&
hidHªdË
);

537 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

539  
”rÜ
;

543 
”rÜ
 = 
	`USB_DeviûCÏssG‘DeviûHªdË
(
cÚŒŞËrId
, &
hidHªdË
->
hªdË
);

545 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

547  
”rÜ
;

550 ià(!
hidHªdË
->
hªdË
)

552  
kStus_USB_Inv®idHªdË
;

555 
hidHªdË
->
cÚfigSŒuù
 = 
cÚfig
;

557 
hidHªdË
->
cÚfigu¿tiÚ
 = 0U;

558 
hidHªdË
->
®‹º©e
 = 0xffU;

560 *
hªdË
 = (
şass_hªdË_t
)
hidHªdË
;

561  
”rÜ
;

562 
	}
}

573 
usb_¡©us_t
 
	$USB_DeviûHidDeš™
(
şass_hªdË_t
 
hªdË
)

575 
usb_deviû_hid_¡ruù_t
 *
hidHªdË
;

576 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

578 
hidHªdË
 = (
usb_deviû_hid_¡ruù_t
 *)
hªdË
;

580 ià(!
hidHªdË
)

582  
kStus_USB_Inv®idHªdË
;

585 
”rÜ
 = 
	`USB_DeviûHidEndpoštsDeš™
(
hidHªdË
);

587 
	`USB_DeviûHidF»eHªdË
(
hidHªdË
);

588  
”rÜ
;

589 
	}
}

612 
usb_¡©us_t
 
	$USB_DeviûHidS’d
(
şass_hªdË_t
 
hªdË
, 
ušt8_t
 
•
, ušt8_ˆ*
bufãr
, 
ušt32_t
 
Ëngth
)

614 
usb_deviû_hid_¡ruù_t
 *
hidHªdË
;

615 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

617 ià(!
hªdË
)

619  
kStus_USB_Inv®idHªdË
;

621 
hidHªdË
 = (
usb_deviû_hid_¡ruù_t
 *)
hªdË
;

623 ià(
hidHªdË
->
š‹¼u±InPeBusy
)

625  
kStus_USB_Busy
;

627 
”rÜ
 = 
	`USB_DeviûS’dReque¡
(
hidHªdË
->
hªdË
, 
•
, 
bufãr
, 
Ëngth
);

628 ià(
kStus_USB_Sucûss
 =ğ
”rÜ
)

630 
hidHªdË
->
š‹¼u±InPeBusy
 = 1U;

632  
”rÜ
;

633 
	}
}

656 
usb_¡©us_t
 
	$USB_DeviûHidRecv
(
şass_hªdË_t
 
hªdË
, 
ušt8_t
 
•
, ušt8_ˆ*
bufãr
, 
ušt32_t
 
Ëngth
)

658 
usb_deviû_hid_¡ruù_t
 *
hidHªdË
;

659 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

661 ià(!
hªdË
)

663  
kStus_USB_Inv®idHªdË
;

665 
hidHªdË
 = (
usb_deviû_hid_¡ruù_t
 *)
hªdË
;

667 ià(
hidHªdË
->
š‹¼u±OutPeBusy
)

669  
kStus_USB_Busy
;

671 
”rÜ
 = 
	`USB_DeviûRecvReque¡
(
hidHªdË
->
hªdË
, 
•
, 
bufãr
, 
Ëngth
);

672 ià(
kStus_USB_Sucûss
 =ğ
”rÜ
)

674 
hidHªdË
->
š‹¼u±OutPeBusy
 = 1U;

676  
”rÜ
;

677 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_hid.h

35 #iâdeà
__USB_DEVICE_HID_H__


36 
	#__USB_DEVICE_HID_H__


	)

48 
	#USB_DEVICE_CONFIG_HID_CLASS_CODE
 (0x03U)

	)

51 
	#USB_DEVICE_HID_REQUEST_GET_REPORT
 (0x01U)

	)

52 
	#USB_DEVICE_HID_REQUEST_GET_REPORT_TYPE_INPUT
 (0x01U)

	)

53 
	#USB_DEVICE_HID_REQUEST_GET_REPORT_TYPE_OUPUT
 (0x02U)

	)

54 
	#USB_DEVICE_HID_REQUEST_GET_REPORT_TYPE_FEATURE
 (0x03U)

	)

56 
	#USB_DEVICE_HID_REQUEST_GET_IDLE
 (0x02U)

	)

58 
	#USB_DEVICE_HID_REQUEST_GET_PROTOCOL
 (0x03U)

	)

60 
	#USB_DEVICE_HID_REQUEST_SET_REPORT
 (0x09U)

	)

62 
	#USB_DEVICE_HID_REQUEST_SET_IDLE
 (0x0AU)

	)

64 
	#USB_DEVICE_HID_REQUEST_SET_PROTOCOL
 (0x0BU)

	)

66 #ià(
defšed
(
USB_DEVICE_CHARGER_DETECT_ENABLE
) && (USB_DEVICE_CHARGER_DETECT_ENABLE > 0U))

68 
	#USB_DEVICE_DCD_SEQ_INIT_TIME
 (1000U)

	)

70 
	#USB_DEVICE_DCD_DBNC_MSEC
 (10U)

	)

72 
	#USB_DEVICE_DCD_VDPSRC_ON_MSEC
 (200U)

	)

74 
	#USB_DEVICE_DCD_TIME_WAIT_AFTER_PRI_DETECTION
 (40U)

	)

76 
	#USB_DEVICE_DCD_TIME_DM_SRC_ON
 (10U)

	)

79 
	e_usb_deviû_dcd_pÜt_ty³


81 
	mkUSB_DeviûDCDPÜtTy³NoPÜt
 = 0x0U,

82 
	mkUSB_DeviûDCDPÜtTy³SDP
,

83 
	mkUSB_DeviûDCDPÜtTy³CDP
,

84 
	mkUSB_DeviûDCDPÜtTy³DCP
,

85 } 
	tusb_deviû_dcd_pÜt_ty³_t
;

88 
	e_usb_deviû_dcd_dev_¡©us


90 
	mkUSB_DeviûDCDDevStusVBUSD‘eù
 = 0x0U,

91 
	mkUSB_DeviûDCDDevStusD©aCÚùD‘eù
,

92 
	mkUSB_DeviûDCDDevStusCh¬gšgPÜtD‘eù
,

93 
	mkUSB_DeviûDCDDevStusTimeOut
,

94 
	mkUSB_DeviûDCDDevStusUnknownTy³
,

95 
	mkUSB_DeviûDCDDevStusD‘eùFšish
,

96 
	mkUSB_DeviûDCDDevStusCom¶‘e
,

97 
	mkUSB_DeviûDCDDevStusA‰ached
,

98 
	mkUSB_DeviûDCDDevStusD‘ached
,

99 } 
	tusb_deviû_dcd_dev_¡©us_t
;

103 
	e_usb_deviû_hid_ev’t


105 
	mkUSB_DeviûHidEv’tS’dRe¥Ú£
 = 0x01U,

106 
	mkUSB_DeviûHidEv’tRecvRe¥Ú£
,

107 
	mkUSB_DeviûHidEv’tG‘R•Üt
,

108 
	mkUSB_DeviûHidEv’tG‘IdË
,

109 
	mkUSB_DeviûHidEv’tG‘PrÙocŞ
,

110 
	mkUSB_DeviûHidEv’tS‘R•Üt
,

111 
	mkUSB_DeviûHidEv’tS‘IdË
,

112 
	mkUSB_DeviûHidEv’tS‘PrÙocŞ
,

113 
	mkUSB_DeviûHidEv’tReque¡R•ÜtBufãr
,

114 } 
	tusb_deviû_hid_ev’t_t
;

142 
	s_usb_deviû_hid_»pÜt_¡ruù


144 
ušt8_t
 *
	m»pÜtBufãr
;

145 
ušt32_t
 
	m»pÜtL’gth
;

146 
ušt8_t
 
	m»pÜtTy³
;

147 
ušt8_t
 
	m»pÜtId
;

148 } 
	tusb_deviû_hid_»pÜt_¡ruù_t
;

151 
	s_usb_deviû_hid_¡ruù


153 
usb_deviû_hªdË
 
	mhªdË
;

154 
usb_deviû_şass_cÚfig_¡ruù_t
 *
	mcÚfigSŒuù
;

155 
usb_deviû_š‹rçû_¡ruù_t
 *
	mš‹rçûHªdË
;

156 
ušt8_t
 
	mcÚfigu¿tiÚ
;

157 
ušt8_t
 
	mš‹rçûNumb”
;

158 
ušt8_t
 
	m®‹º©e
;

159 
ušt8_t
 
	midËR©e
;

160 
ušt8_t
 
	m´ÙocŞ
;

161 
ušt8_t
 
	mš‹¼u±InPeBusy
;

162 
ušt8_t
 
	mš‹¼u±OutPeBusy
;

163 } 
	tusb_deviû_hid_¡ruù_t
;

169 #ià
defšed
(
__ılu¥lus
)

184 
usb_¡©us_t
 
USB_DeviûHidIn™
(
ušt8_t
 
cÚŒŞËrId
,

185 
usb_deviû_şass_cÚfig_¡ruù_t
 *
cÚfig
,

186 
şass_hªdË_t
 *
hªdË
);

197 
usb_¡©us_t
 
USB_DeviûHidDeš™
(
şass_hªdË_t
 
hªdË
);

213 
usb_¡©us_t
 
USB_DeviûHidEv’t
(*
hªdË
, 
ušt32_t
 
ev’t
, *
·¿m
);

242 
usb_¡©us_t
 
USB_DeviûHidS’d
(
şass_hªdË_t
 
hªdË
, 
ušt8_t
 
•
, ušt8_ˆ*
bufãr
, 
ušt32_t
 
Ëngth
);

266 
usb_¡©us_t
 
USB_DeviûHidRecv
(
şass_hªdË_t
 
hªdË
, 
ušt8_t
 
•
, ušt8_ˆ*
bufãr
, 
ušt32_t
 
Ëngth
);

270 #ià
defšed
(
__ılu¥lus
)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbProtocol\UsbProtocol.c

1 
	~"UsbPrÙocŞ.h
"

2 
	~"FªSy¡em.h
"

3 
	~"FªCÚŒŞËr.h
"

4 
	~"AÇlogM—su»m’tSy¡em.h
"

5 
	~"Ëd.h
"

7 
	~<¡ršg.h
>

9 
	#UINT_16_FROM_BIG_ENDIAN
(
±r
è(
ušt16_t
è((*((
ušt8_t
 *è±rè<< 8è| *((ušt8_ˆ*è±r))

	)

13 
	mSTATUS_OK
 = 0x00,

14 
	mSTATUS_INVALID_COMMAND
 = 0x01,

15 
	mSTATUS_INVALID_PORT_INDEX
 = 0x10,

16 
	mSTATUS_SENSOR_ABSENT
 = 0x11,

17 
	mSTATUS_INVALID_ARGUMENT
 = 0x12,

18 } 
	tB¬budaStusCode
;

24 
	mCMD_EMPTY
 = 0x00,

25 
	mCMD_READ_STATUS
 = 0x01,

26 
	mCMD_READ_FIRMWARE_VERSION
 = 0x02,

27 
	mCMD_READ_DEVICE_ID
 = 0x03,

28 
	mCMD_WRITE_DEVICE_ID
 = 0x04,

29 
	mCMD_START_FIRMWARE_UPDATE
 = 0x05,

30 
	mCMD_READ_BOOTLOADER_VERSION
 = 0x06,

31 
	mCMD_WRITE_TEST_FLAG
 = 0x07,

34 
	mCMD_READ_TEMPERATURE_MASK
 = 0x10,

35 
	mCMD_READ_TEMPERATURE_VALUE
 = 0x11,

36 
	mCMD_READ_VOLTAGE_VALUE
 = 0x12,

38 
	mCMD_READ_FAN_MASK
 = 0x20,

39 
	mCMD_READ_FAN_SPEED
 = 0x21,

40 
	mCMD_READ_FAN_POWER
 = 0x22,

41 
	mCMD_WRITE_FAN_POWER
 = 0x23,

42 
	mCMD_WRITE_FAN_SPEED
 = 0x24,

43 
	mCMD_WRITE_FAN_CURVE
 = 0x25,

44 
	mCMD_WRITE_FAN_EXTERNAL_TEMP
 = 0x26,

45 
	mCMD_WRITE_FAN_TEST_3
 = 0x27,

47 
	mCMD_READ_LED_STRIP_MASK
 = 0x30,

48 
	mCMD_WRITE_LED_RGB_VALUE
 = 0x31,

49 
	mCMD_WRITE_LED_COLOR_VALUES
 = 0x32,

50 
	mCMD_WRITE_LED_TRIGGER
 = 0x33,

51 
	mCMD_WRITE_LED_CLEAR
 = 0x34,

52 
	mCMD_WRITE_LED_GROUP_SET
 = 0x35,

53 
	mCMD_WRITE_LED_EXTERNAL_TEMP
 = 0x36,

54 
	mCMD_WRITE_LED_GROUPS_CLEAR
 = 0x37,

55 
	mCMD_WRITE_LED_MODE
 = 0x38,

56 
	mCMD_WRITE_LED_BRIGHTNESS
 = 0x39,

57 
	mCMD_WRITE_LED_COUNT
 = 0x3A,

58 
	mCMD_WRITE_LED_PORT_TYPE
 = 0x3B,

60 
	mCMD_PMBUS_WRITE
 = 0x4A,

61 
	mCMD_PMBUS_READ
 = 0x4B

63 } 
	tB¬budaCommªdCode
;

66 
	$CMD_R—dStus
(
ušt8_t
 
šR•Üt
[])

68 
šR•Üt
[0] = 
STATUS_OK
;

69 
	}
}

71 
	$CMD_G‘Fœmw¬eV”siÚ
(
ušt8_t
 
šR•Üt
[])

73 
šR•Üt
[0] = 
STATUS_OK
;

77 
	}
}

79 
	$CMD_G‘DeviûId
(
ušt8_t
 
šR•Üt
[])

81 
ušt8_t
 
deviûId
[] = {1, 1, 1, 1};

83 
šR•Üt
[0] = 
STATUS_OK
;

84 
	`memıy
(&
šR•Üt
[1], 
deviûId
, (deviceId));

85 
	}
}

87 
	$CMD_S‘DeviûId
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

97 
šR•Üt
[0] = 
STATUS_OK
;

99 
	}
}

101 #ià
BOOTMODE


102 
	$CMD_S¹Fœmw¬eUpd©e
(
ušt8_t
 
šR•Üt
[])

105 
šR•Üt
[0] = 
STATUS_OK
;

106 
	}
}

109 
	$CMD_G‘BoÙlßd”V”siÚ
(
ušt8_t
 
šR•Üt
[])

111 
šR•Üt
[0] = 
STATUS_OK
;

113 
	}
}

115 
	$CMD_S‘Te¡FÏg
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

128 
	}
}

130 
	$CmdR—dFªMask
(
ušt8_t
 
šR•Üt
[])

132 
šR•Üt
[0] = 
STATUS_OK
;

133 
	`mem£t
(&
šR•Üt
[1], 2, 6);

134 
	}
}

136 
	$CmdR—dFªS³ed
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

138 
ušt32_t
 
çn
 = 
outR•Üt
[1];

140 
ušt16_t
 
¥“dRpm
;

141 
šR•Üt
[0] = 
STATUS_OK
;

142 
¥“dRpm
 = 
	`çnSy¡emG‘M—nRpm
(
çn
);

144 if(
šR•Üt
[0] =ğ
STATUS_OK
)

146 
šR•Üt
[1] = (
ušt8_t
)(
¥“dRpm
 >> 8);

147 
šR•Üt
[2] = (
ušt8_t
)(
¥“dRpm
 & 0xFF);

149 
	}
}

151 
	$CmdR—dFªPow”
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

153 
ušt32_t
 
çn
 = 
outR•Üt
[1];

154 
ušt8_t
 
pow”
;

155 
šR•Üt
[0] = 
STATUS_OK
;

157 
pow”
 = 
	`çnSy¡emG‘Pwm
(
çn
è* 100 / 
	`çnCÚŒŞËrG‘MaxPwmV®ue
();

159 if(
šR•Üt
[0] =ğ
STATUS_OK
)

161 
šR•Üt
[1] = 
pow”
;

164 
	}
}

166 
	$CMD_G‘Tem³¿tu»Mask
(
ušt8_t
 
šR•Üt
[])

168 
šR•Üt
[0] = 
STATUS_OK
;

169 
šR•Üt
[1] = 1;

170 
šR•Üt
[2] = 1;

171 
šR•Üt
[3] = 0;

172 
šR•Üt
[4] = 0;

173 
šR•Üt
[5] = 0;

174 
	}
}

176 
	$CMD_G‘Tem³¿tu»V®ue
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

178 
ušt8_t
 
‹m³¿tu»Index
 = 
outR•Üt
[1];

179 
ušt16_t
 
‹m³¿tu»
;

181 
‹m³¿tu»
 = 
	`ª®ogM—su»m’tTem³¿tu»FromAdcV®ue
(
	`‹m³¿tu»G‘IÁ”Çl
(
‹m³¿tu»Index
));

183 
šR•Üt
[0] = 
STATUS_OK
;

185 
šR•Üt
[1] = (
ušt8_t
)(
‹m³¿tu»
 >> 8);

186 
šR•Üt
[2] = (
ušt8_t
)(
‹m³¿tu»
 & 0xFF);

187 
	}
}

189 
	$CMD_G‘VŞgeV®ue
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

192 
ušt8_t
 
vŞgeIndex
 = 
outR•Üt
[1];

193 
ušt16_t
 
vŞge
;

195 
vŞge
 = 
	`pow”G‘VŞge
(
vŞgeIndex
);

197 
šR•Üt
[0] = 
STATUS_OK
;

198 
šR•Üt
[1] = (
ušt8_t
)(
vŞge
 >> 8);

199 
šR•Üt
[2] = (
ušt8_t
)(
vŞge
 & 0xFF);

200 
	}
}

202 
	$CMD_S‘FªPow”
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

204 
ušt32_t
 
çn
 = 
outR•Üt
[1];

205 
ušt8_t
 
çnPow”
 = 
outR•Üt
[2];

207 
šR•Üt
[0] = 
STATUS_OK
;

208 
	`çnSy¡emS‘Mode
(
çn
, 
FAN_SYSTEM_MODE_PWM
);

209 
	`çnSy¡emS‘Pwm
(
çn
, 
çnPow”
 * 
	`çnCÚŒŞËrG‘MaxPwmV®ue
() / 100);

211 
	}
}

213 
	$CmdWr™eFªS³ed
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

215 
ušt32_t
 
çn
 = 
outR•Üt
[1];

216 
ušt16_t
 
çnS³ed
 = ((ušt16_tè
outR•Üt
[2] << 8) | outReport[3];

218 
šR•Üt
[0] = 
STATUS_OK
;

219 
	`çnSy¡emS‘Mode
(
çn
, 
FAN_SYSTEM_MODE_RPM
);

220 
	`çnSy¡emS‘T¬g‘Rpm
(
çn
, 
çnS³ed
);

221 
	}
}

223 
	$CMD_S‘FªCurve
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

225 
ušt8_t
 
çnIndex
 = 
outR•Üt
[1];

226 
ušt8_t
 
‹m³¿tu»Index
 = 
outR•Üt
[2];

228 
FªS³edTempCurve
 
çnS³edTempCurve
 = {

229 .
curvePošts
 = {

230 {.
½m
 = 
	`UINT_16_FROM_BIG_ENDIAN
(&
outR•Üt
[15]), .
‹m³¿tu»
 = UINT_16_FROM_BIG_ENDIAN(&outReport[3])},

231 {.
½m
 = 
	`UINT_16_FROM_BIG_ENDIAN
(&
outR•Üt
[17]), .
‹m³¿tu»
 = UINT_16_FROM_BIG_ENDIAN(&outReport[5])},

232 {.
½m
 = 
	`UINT_16_FROM_BIG_ENDIAN
(&
outR•Üt
[19]), .
‹m³¿tu»
 = UINT_16_FROM_BIG_ENDIAN(&outReport[7])},

233 {.
½m
 = 
	`UINT_16_FROM_BIG_ENDIAN
(&
outR•Üt
[21]), .
‹m³¿tu»
 = UINT_16_FROM_BIG_ENDIAN(&outReport[9])},

234 {.
½m
 = 
	`UINT_16_FROM_BIG_ENDIAN
(&
outR•Üt
[23]), .
‹m³¿tu»
 = UINT_16_FROM_BIG_ENDIAN(&outReport[11])},

235 {.
½m
 = 
	`UINT_16_FROM_BIG_ENDIAN
(&
outR•Üt
[25]), .
‹m³¿tu»
 = UINT_16_FROM_BIG_ENDIAN(&outReport[13])},

237 .
curvePoštCouÁ
 = 6

240 
šR•Üt
[0] = 
STATUS_OK
;

241 
	`çnSy¡emS‘Mode
(
çnIndex
, 
FAN_SYSTEM_MODE_CURVE
);

242 
	`çnSy¡emS‘CurveTem³¿tu»Index
(
çnIndex
, 
‹m³¿tu»Index
);

243 
	`çnSy¡emS‘Curve
(
çnIndex
, &
çnS³edTempCurve
);

244 
	}
}

246 
	$CMD_S‘FªTe¡3
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

249 
šR•Üt
[0] = 
STATUS_OK
;

250 
	}
}

252 
	$CMD_S‘FªEx‹º®Tem³¿tu»
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

254 
ušt8_t
 
çnIndex
 = 
outR•Üt
[1];

256 
ušt16_t
 
‹m³¿tu»
 = 
	`UINT_16_FROM_BIG_ENDIAN
(&
outR•Üt
[2]);

257 
šR•Üt
[0] = 
STATUS_OK
;

258 
	`‹m³¿tu»S‘Ex‹º®
(
çnIndex
, 
‹m³¿tu»
);

259 
	}
}

261 
	$cmdR—dLedSŒMask
(
ušt8_t
 
šR•Üt
[])

263 
šR•Üt
[0] = 
STATUS_OK
;

264 
šR•Üt
[1] = 1;

265 
šR•Üt
[2] = 1;

266 
	}
}

268 
	$cmdWr™eLedRgbV®ue
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

280 
	}
}

282 
	$cmdWr™eLedCŞÜV®ues
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

295 
	}
}

297 
	$cmdWr™eLedTrigg”
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

305 
	`ËdEÇbËPÏyEfãù
();

306 
šR•Üt
[0] = 
STATUS_OK
;

327 
	}
}

329 
	$cmdWr™eLedCË¬
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

340 
	}
}

342 
	$cmdWr™eLedGroupS‘
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

344 
LedGroup
 
ËdGroup
;

345 
LedSŒIndex
 
¡rIndex
 = 
outR•Üt
[1];

346 
CŞÜ
 
cŞÜ
[3];

347 
ušt16_t
 
‹m³¿tu»
[3];

348 
EfãùS³ed
 
¥“d
 = 
outR•Üt
[5];

349 
ušt8_t
 
fÜw¬dDœeùiÚ
 = 
outR•Üt
[6];

350 
ušt8_t
 
¿ndomCŞÜ
 = 
outR•Üt
[7];

351 
ušt8_t
 
‹m³¿tu»Index
 = 
outR•Üt
[8];

353 
	`mem£t
(&
ËdGroup
, 0, (ledGroup));

354 
ËdGroup
.
¡¬tIndex
 = 
outR•Üt
[2];

355 
ËdGroup
.
¡İIndex
 = 
outR•Üt
[2] + outReport[3];

356 
ËdGroup
.
efãùTy³
 = 
outR•Üt
[4];

357 
cŞÜ
[0].
r
 = 
outR•Üt
[9];

358 
cŞÜ
[0].
g
 = 
outR•Üt
[10];

359 
cŞÜ
[0].
b
 = 
outR•Üt
[11];

360 
cŞÜ
[1].
r
 = 
outR•Üt
[12];

361 
cŞÜ
[1].
g
 = 
outR•Üt
[13];

362 
cŞÜ
[1].
b
 = 
outR•Üt
[14];

363 
cŞÜ
[2].
r
 = 
outR•Üt
[15];

364 
cŞÜ
[2].
g
 = 
outR•Üt
[16];

365 
cŞÜ
[2].
b
 = 
outR•Üt
[17];

366 
‹m³¿tu»
[0] = ((
ušt16_t
è
outR•Üt
[18] << 8) | outReport[19];

367 
‹m³¿tu»
[1] = ((
ušt16_t
è
outR•Üt
[20] << 8) | outReport[21];

368 
‹m³¿tu»
[2] = ((
ušt16_t
è
outR•Üt
[22] << 8) | outReport[23];

370 ià(
¿ndomCŞÜ
) {

371 
	`ËdG’”©eRªdomCŞÜ
(&
cŞÜ
[0]);

372 
	`ËdG’”©eRªdomCŞÜ
(&
cŞÜ
[1]);

375 
ËdGroup
.
efãùTy³
) {

376 
EFFECT_RAINBOW_WAVE
:

377 
ËdGroup
.
efãù
.
¿šbowWave
.
¥“d
 = speed;

378 
ËdGroup
.
efãù
.
¿šbowWave
.
fÜw¬dDœeùiÚ
 = forwardDirection;

381 
EFFECT_COLOR_SHIFT
:

382 
ËdGroup
.
efãù
.
cŞÜShiá
.
¥“d
 = speed;

383 
ËdGroup
.
efãù
.
cŞÜShiá
.
¿ndomCŞÜ
 =„andomColor;

384 
ËdGroup
.
efãù
.
cŞÜShiá
.
cŞÜ
[0] = color[0];

385 
ËdGroup
.
efãù
.
cŞÜShiá
.
cŞÜ
[1] = color[1];

388 
EFFECT_COLOR_PULSE
:

389 
ËdGroup
.
efãù
.
cŞÜPul£
.
¥“d
 = speed;

390 
ËdGroup
.
efãù
.
cŞÜPul£
.
¿ndomCŞÜ
 =„andomColor;

391 
ËdGroup
.
efãù
.
cŞÜPul£
.
cŞÜ
[0] = color[0];

392 
ËdGroup
.
efãù
.
cŞÜPul£
.
cŞÜ
[1] = color[1];

395 
EFFECT_COLOR_WAVE
:

396 
ËdGroup
.
efãù
.
cŞÜWave
.
¥“d
 = speed;

397 
ËdGroup
.
efãù
.
cŞÜWave
.
fÜw¬dDœeùiÚ
 = forwardDirection;

398 
ËdGroup
.
efãù
.
cŞÜWave
.
¿ndomCŞÜ
 =„andomColor;

399 
ËdGroup
.
efãù
.
cŞÜWave
.
cŞÜ
[0] = color[0];

400 
ËdGroup
.
efãù
.
cŞÜWave
.
cŞÜ
[1] = color[1];

403 
EFFECT_STATIC
:

404 
ËdGroup
.
efãù
.
¡©icEfãù
.
cŞÜ
 = color[0];

407 
EFFECT_TEMPERATURE
:

408 
ËdGroup
.
efãù
.
‹m³¿tu»Efãù
.
‹m³¿tu»Index
 =emperatureIndex;

409 
ËdGroup
.
efãù
.
‹m³¿tu»Efãù
.
cŞÜ
[0] = color[0];

410 
ËdGroup
.
efãù
.
‹m³¿tu»Efãù
.
cŞÜ
[1] = color[1];

411 
ËdGroup
.
efãù
.
‹m³¿tu»Efãù
.
cŞÜ
[2] = color[2];

412 
ËdGroup
.
efãù
.
‹m³¿tu»Efãù
.
‹m³¿tu»
[0] =emperature[0];

413 
ËdGroup
.
efãù
.
‹m³¿tu»Efãù
.
‹m³¿tu»
[1] =emperature[1];

414 
ËdGroup
.
efãù
.
‹m³¿tu»Efãù
.
‹m³¿tu»
[2] =emperature[2];

417 
EFFECT_VISOR
:

418 
ËdGroup
.
efãù
.
visÜ
.
¥“d
 = speed;

419 
ËdGroup
.
efãù
.
visÜ
.
¿ndomCŞÜ
 =„andomColor;

420 
ËdGroup
.
efãù
.
visÜ
.
cŞÜ
[0] = color[0];

421 
ËdGroup
.
efãù
.
visÜ
.
cŞÜ
[1] = color[1];

424 
EFFECT_MARQUEE
:

425 
ËdGroup
.
efãù
.
m¬qu“
.
¥“d
 = speed;

426 
ËdGroup
.
efãù
.
m¬qu“
.
cŞÜ
 = color[0];

429 
EFFECT_STROBING
:

430 
ËdGroup
.
efãù
.
¡robšg
.
¥“d
 = speed;

431 
ËdGroup
.
efãù
.
¡robšg
.
¿ndomCŞÜ
 =„andomColor;

432 
ËdGroup
.
efãù
.
¡robšg
.
cŞÜ
[0] = color[0];

433 
ËdGroup
.
efãù
.
¡robšg
.
cŞÜ
[1] = color[1];

436 
EFFECT_SEQUENTIAL
:

437 
ËdGroup
.
efãù
.
£qu’tŸl
.
¥“d
 = speed;

438 
ËdGroup
.
efãù
.
£qu’tŸl
.
fÜw¬dDœeùiÚ
 = forwardDirection;

439 
ËdGroup
.
efãù
.
£qu’tŸl
.
¿ndomCŞÜ
 =„andomColor;

440 
ËdGroup
.
efãù
.
£qu’tŸl
.
cŞÜ
 = color[0];

443 
EFFECT_RAINBOW
:

444 
ËdGroup
.
efãù
.
¿šbow
.
¥“d
 = speed;

448 
šR•Üt
[0] = 
STATUS_INVALID_ARGUMENT
;

452 
šR•Üt
[0] = 
	`ËdSŒAµ’dGroup
(
¡rIndex
, &
ËdGroup
);

453 
	}
}

455 
	$cmdWr™eLedMode
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

457 
LedSŒIndex
 
¡rIndex
 = 
outR•Üt
[1];

458 
LedSŒMode
 
ËdMode
 = 
outR•Üt
[2];

459 
šR•Üt
[0] = 
	`ËdS‘SŒMode
(
¡rIndex
, 
ËdMode
);

460 
	}
}

462 
	$cmdWr™eLedGroupsCË¬
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

464 
LedSŒIndex
 
¡rIndex
 = 
outR•Üt
[1];

465 
šR•Üt
[0] = 
	`ËdSŒCË¬
(
¡rIndex
);

475 
	}
}

477 
	$cmdWr™eLedEx‹º®Temp
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

479 
LedSŒIndex
 
¡rIndex
 = 
outR•Üt
[1];

480 
ušt8_t
 
groupIndex
 = 
outR•Üt
[2];

481 
ušt16_t
 
‹m³¿tu»
 = ((ušt16_tè
outR•Üt
[3] << 8) | outReport[4];

482 
šR•Üt
[0] = 
	`ËdSŒS‘GroupEx‹º®Tem³¿tu»
(
¡rIndex
, 
groupIndex
, 
‹m³¿tu»
);

483 
	}
}

485 
	$cmdWr™eLedBrighŠess
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

487 
LedSŒIndex
 
¡rIndex
 = 
outR•Üt
[1];

488 
ušt8_t
 
brighŠess
 = 
outR•Üt
[2];

489 
šR•Üt
[0] = 
	`ËdS‘LedBrighŠess
(
¡rIndex
, 
brighŠess
);

490 
	}
}

492 
	$cmdWr™eLedCouÁ
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

494 
LedSŒIndex
 
¡rIndex
 = 
outR•Üt
[1];

495 
ušt8_t
 
ËdCouÁ
 = 
outR•Üt
[2];

496 
šR•Üt
[0] = 
	`ËdS‘LedCouÁ
(
¡rIndex
, 
ËdCouÁ
);

498 
	`ËdSŒCË¬
(
¡rIndex
);

499 
	}
}

501 
	$cmdWr™eLedPÜtTy³
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

503 
LedSŒIndex
 
¡rIndex
 = 
outR•Üt
[1];

504 
LedTy³
 
ËdTy³
 = 
outR•Üt
[2] - 1;

506 
šR•Üt
[0] = 
	`ËdS‘LedTy³
(
¡rIndex
, 
ËdTy³
);

507 
	}
}

509 
	$cmdPmbusWr™e
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

517 
šR•Üt
[0] = 0xAB;

518 
	}
}

520 
	$cmdPmbusR—d
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

528 
šR•Üt
[0] = 0xBB;

529 
	}
}

532 
	$HID_ProûssR•Üt
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[])

534 
B¬budaCommªdCode
 
cmd
 = (B¬budaCommªdCode)
outR•Üt
[0];

535 
	`mem£t
(
šR•Üt
, 0, 16);

537 
cmd
)

539 
CMD_READ_STATUS
:

540 
	`CMD_R—dStus
(
šR•Üt
);

543 
CMD_READ_FIRMWARE_VERSION
:

544 
	`CMD_G‘Fœmw¬eV”siÚ
(
šR•Üt
);

547 
CMD_READ_DEVICE_ID
:

548 
	`CMD_G‘DeviûId
(
šR•Üt
);

551 
CMD_WRITE_DEVICE_ID
:

552 
	`CMD_S‘DeviûId
(
outR•Üt
, 
šR•Üt
);

555 #ià
BOOTMODE


556 
CMD_START_FIRMWARE_UPDATE
:

557 
	`CMD_S¹Fœmw¬eUpd©e
(
šR•Üt
);

561 
CMD_READ_BOOTLOADER_VERSION
:

562 
	`CMD_G‘BoÙlßd”V”siÚ
(
šR•Üt
);

565 
CMD_WRITE_TEST_FLAG
:

566 
	`CMD_S‘Te¡FÏg
(
outR•Üt
, 
šR•Üt
);

569 
CMD_READ_FAN_MASK
:

570 
	`CmdR—dFªMask
(
šR•Üt
);

573 
CMD_READ_FAN_SPEED
:

574 
	`CmdR—dFªS³ed
(
outR•Üt
, 
šR•Üt
);

577 
CMD_READ_FAN_POWER
:

578 
	`CmdR—dFªPow”
(
outR•Üt
, 
šR•Üt
);

581 
CMD_READ_TEMPERATURE_MASK
:

582 
	`CMD_G‘Tem³¿tu»Mask
(
šR•Üt
);

585 
CMD_READ_TEMPERATURE_VALUE
:

586 
	`CMD_G‘Tem³¿tu»V®ue
(
outR•Üt
, 
šR•Üt
);

589 
CMD_READ_VOLTAGE_VALUE
:

590 
	`CMD_G‘VŞgeV®ue
(
outR•Üt
, 
šR•Üt
);

593 
CMD_WRITE_FAN_POWER
:

594 
	`CMD_S‘FªPow”
(
outR•Üt
, 
šR•Üt
);

597 
CMD_WRITE_FAN_SPEED
:

598 
	`CmdWr™eFªS³ed
(
outR•Üt
, 
šR•Üt
);

601 
CMD_WRITE_FAN_CURVE
:

602 
	`CMD_S‘FªCurve
(
outR•Üt
, 
šR•Üt
);

605 
CMD_WRITE_FAN_TEST_3
:

606 
	`CMD_S‘FªTe¡3
(
outR•Üt
, 
šR•Üt
);

609 
CMD_WRITE_FAN_EXTERNAL_TEMP
:

610 
	`CMD_S‘FªEx‹º®Tem³¿tu»
(
outR•Üt
, 
šR•Üt
);

613 
CMD_READ_LED_STRIP_MASK
:

614 
	`cmdR—dLedSŒMask
(
šR•Üt
);

617 
CMD_WRITE_LED_RGB_VALUE
:

618 
	`cmdWr™eLedRgbV®ue
(
outR•Üt
, 
šR•Üt
);

621 
CMD_WRITE_LED_COLOR_VALUES
:

622 
	`cmdWr™eLedCŞÜV®ues
(
outR•Üt
, 
šR•Üt
);

625 
CMD_WRITE_LED_TRIGGER
:

626 
	`cmdWr™eLedTrigg”
(
outR•Üt
, 
šR•Üt
);

629 
CMD_WRITE_LED_CLEAR
:

630 
	`cmdWr™eLedCË¬
(
outR•Üt
, 
šR•Üt
);

633 
CMD_WRITE_LED_GROUP_SET
:

634 
	`cmdWr™eLedGroupS‘
(
outR•Üt
, 
šR•Üt
);

637 
CMD_WRITE_LED_MODE
:

638 
	`cmdWr™eLedMode
(
outR•Üt
, 
šR•Üt
);

641 
CMD_WRITE_LED_GROUPS_CLEAR
:

642 
	`cmdWr™eLedGroupsCË¬
(
outR•Üt
, 
šR•Üt
);

645 
CMD_WRITE_LED_EXTERNAL_TEMP
:

646 
	`cmdWr™eLedEx‹º®Temp
(
outR•Üt
, 
šR•Üt
);

649 
CMD_WRITE_LED_BRIGHTNESS
:

650 
	`cmdWr™eLedBrighŠess
(
outR•Üt
, 
šR•Üt
);

653 
CMD_WRITE_LED_COUNT
:

654 
	`cmdWr™eLedCouÁ
(
outR•Üt
, 
šR•Üt
);

657 
CMD_WRITE_LED_PORT_TYPE
:

658 
	`cmdWr™eLedPÜtTy³
(
outR•Üt
, 
šR•Üt
);

661 
CMD_PMBUS_WRITE
:

662 
	`cmdPmbusWr™e
(
outR•Üt
, 
šR•Üt
);

665 
CMD_PMBUS_READ
:

666 
	`cmdPmbusR—d
(
outR•Üt
, 
šR•Üt
);

670 
šR•Üt
[0] = 
STATUS_INVALID_COMMAND
;

673 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbProtocol\UsbProtocol.h

1 #iâdeà
__USB_PROTOCOL_H__


2 
	#__USB_PROTOCOL_H__


	)

4 
	~<¡dšt.h
>

6 
HID_ProûssR•Üt
(cÚ¡ 
ušt8_t
 
outR•Üt
[], ušt8_ˆ
šR•Üt
[]);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\AnalogMeasurementTask.c

1 
	~"AÇlogM—su»m’tSy¡em.h
"

2 
	~"AÇlogM—su»m’tH®.h
"

4 
	~"F»eRTOS.h
"

5 
	~"sk.h
"

6 
	~"£mphr.h
"

8 
	~<¡dšt.h
>

10 
	#ANALOG_MEASUREMENT_TASK_PRIORITY
 1

	)

11 
	#ANALOG_MEASUREMENT_TASK_STACK_SIZE
 100

	)

12 
	#ANALOG_MEASUREMENT_TASK_PERIOD
 20

	)

14 
	$ª®ogM—su»m’tTaskFunùiÚ
(*
pvP¬am‘”s
)

16 
	`ª®ogM—su»m’tSy¡emIn™
();

18 
	`ª®ogM—su»m’tSy¡emS¹CÚv”siÚ
();

19 
	`vTaskD–ay
(
ANALOG_MEASUREMENT_TASK_PERIOD
);

21 
	}
}

23 
	$ª®ogM—su»m’tTaskC»©e
()

25 
	`xTaskC»©e
(
ª®ogM—su»m’tTaskFunùiÚ
, "ª®og", 
ANALOG_MEASUREMENT_TASK_STACK_SIZE
, 
NULL
, 
ANALOG_MEASUREMENT_TASK_PRIORITY
, NULL);

26 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\AnalogMeasurementTask.h

1 #iâdeà
__ANALOG_MEASUREMENT_TASK_H__


2 
	#__ANALOG_MEASUREMENT_TASK_H__


	)

4 
	~<¡dšt.h
>

6 
ª®ogM—su»m’tTaskC»©e
();

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\Anim.c

1 
	~"äame_00.c
"

2 
	~"äame_01.c
"

3 
	~"äame_02.c
"

4 
	~"äame_03.c
"

5 
	~"äame_04.c
"

6 
	~"äame_05.c
"

7 
	~"äame_06.c
"

8 
	~"äame_07.c
"

9 
	~"äame_08.c
"

10 
	~"äame_09.c
"

11 
	~"äame_10.c
"

12 
	~"äame_11.c
"

13 
	~"äame_12.c
"

14 
	~"äame_13.c
"

15 
	~"äame_14.c
"

16 
	~"äame_15.c
"

17 
	~"äame_16.c
"

18 
	~"äame_17.c
"

19 
	~"äame_18.c
"

20 
	~"äame_19.c
"

21 
	~"äame_20.c
"

22 
	~"äame_21.c
"

23 
	~"äame_22.c
"

24 
	~"äame_23.c
"

25 
	~"äame_24.c
"

26 
	~"äame_25.c
"

27 
	~"äame_26.c
"

28 
	~"äame_27.c
"

29 
	~"äame_28.c
"

30 
	~"äame_29.c
"

31 
	~"äame_30.c
"

32 
	~"äame_31.c
"

33 
	~"äame_32.c
"

34 
	~"äame_33.c
"

35 
	~"äame_34.c
"

36 
	~"äame_35.c
"

37 
	~"äame_36.c
"

38 
	~"äame_37.c
"

39 
	~"äame_38.c
"

40 
	~"äame_39.c
"

41 
	~"äame_40.c
"

42 
	~"äame_41.c
"

43 
	~"äame_42.c
"

44 
	~"äame_43.c
"

45 
	~"äame_44.c
"

46 
	~"äame_45.c
"

47 
	~"äame_46.c
"

48 
	~"äame_47.c
"

49 
	~"äame_48.c
"

50 
	~"äame_49.c
"

51 
	~"äame_50.c
"

52 
	~"äame_51.c
"

53 
	~"äame_52.c
"

54 
	~"äame_53.c
"

55 
	~"äame_54.c
"

56 
	~"äame_55.c
"

57 
	~"äame_56.c
"

58 
	~"äame_57.c
"

59 
	~"äame_58.c
"

60 
	~"äame_59.c
"

61 
	~"äame_60.c
"

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_00.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_imagesimage_d©a_images
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_01.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0015_Lay”2
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_02.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0014_Lay”3
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_03.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0013_Lay”4
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_04.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0012_Lay”5
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_05.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0011_Lay”6
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_06.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0010_Lay”7
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_07.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0009_Lay”8
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_08.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0008_Lay”9
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_09.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0007_Lay”10
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_10.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0006_Lay”11
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_11.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0005_Lay”12
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_12.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0004_Lay”13
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_13.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0003_Lay”14
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_14.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0002_Lay”15
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_15.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0001_Lay”16
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_16.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_01_0000_Lay”17
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_17.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_02_0009_Lay”1
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_18.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_02_0008_Lay”2
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_19.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_02_0007_Lay”3
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_20.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_02_0006_Lay”4
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_21.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_02_0005_Lay”5
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_22.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_02_0004_Lay”6
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_23.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_02_0003_Lay”7
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_24.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_02_0002_Lay”8
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_25.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_02_0001_Lay”9
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_26.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_02_0000_Lay”10
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_27.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0017_Lay”1
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_28.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0016_Lay”2
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_29.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0015_Lay”3
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_30.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0014_Lay”4
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_31.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0013_Lay”5
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_32.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0012_Lay”6
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_33.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0011_Lay”7
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_34.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0010_Lay”8
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_35.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0009_Lay”9
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_36.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0008_Lay”10
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_37.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0007_Lay”11
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_38.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0006_Lay”12
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_39.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0005_Lay”13
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_40.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0004_Lay”14
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_41.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0003_Lay”15
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_42.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0002_Lay”16
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_43.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0001_Lay”17
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_44.c

27 
	~<¡dšt.h
>

31 cÚ¡ 
ušt8_t
 
	gimage_d©a_03_0000_Lay”18
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_45.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_45_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_46.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_46_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_47.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_47_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_48.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_48_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_49.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_49_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_50.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_50_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_51.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_51_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_52.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_52_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_53.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_53_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_54.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_54_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_55.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_55_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_56.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_56_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_57.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_57_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_58.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_58_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_59.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_59_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_60.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_60_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_61.c

29 
	~<¡dšt.h
>

33 cÚ¡ 
ušt8_t
 
	gimage_d©a_äame_61_d–ay0
[32768] = {

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\FanTask.c

1 
	~"FªTask.h
"

3 
	~"F»eRTOS.h
"

4 
	~"sk.h
"

6 
	~"FªSy¡em.h
"

7 
	~"FªCÚŒŞËr.h
"

8 
	~"AÇlogM—su»m’tSy¡em.h
"

10 
	~<¡dšt.h
>

12 
	#FAN_TASK_PRIORITY
 1

	)

13 
	#FAN_TASK_STACK_SIZE
 100

	)

14 
	#FAN_TASK_CALL_PERIOD
 50

	)

16 
	#TEMPERATURE_INDEX_MAX
 0xFF

	)

18 
ušt32_t
 
	$çnG‘Tem·¿tu»
(
ušt32_t
 
‹m³¿tu»Index
, ušt32_ˆ
çnIndex
)

20 ià(
‹m³¿tu»Index
 =ğ
TEMPERATURE_INDEX_MAX
)

21  
	`‹m³¿tu»G‘Ex‹º®
(
çnIndex
);

23  
	`‹m³¿tu»G‘IÁ”Çl
(
‹m³¿tu»Index
);

24 
	}
}

26 
ušt32_t
 
	$g‘Time¡amp
()

28  
	`xTaskG‘TickCouÁ
();

29 
	}
}

31 
	$ÚFªSy¡emEv’t
()

34 
	}
}

36 
	$çnTaskFunùiÚ
(*
pvP¬am‘”s
)

38 
	`çnSy¡emIn™
(
çnG‘Tem·¿tu»
, 
g‘Time¡amp
, 
ÚFªSy¡emEv’t
);

39 
ušt32_t
 
´eviousTickCouÁ
 = 
	`xTaskG‘TickCouÁ
();

40 
	`çnSy¡emS¹FªD‘eùiÚ
();

42 
	`çnSy¡emTaskRun
();

43 
	`vTaskD–ayUÁ
(&
´eviousTickCouÁ
, 
FAN_TASK_CALL_PERIOD
);

45 
	}
}

47 
	$çnTaskC»©e
()

49 
	`xTaskC»©e
(
çnTaskFunùiÚ
, "Fª", 
FAN_TASK_STACK_SIZE
, 
NULL
, 
FAN_TASK_PRIORITY
, NULL);

50 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\FanTask.h

1 #iâdeà
__FAN_TASK_H__


2 
	#__FAN_TASK_H__


	)

4 
	~<¡dšt.h
>

6 
çnTaskC»©e
();

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\FreeRTOSConfig.h

30 #iâdeà
FREERTOS_CONFIG_H


31 
	#FREERTOS_CONFIG_H


	)

33 
	~"LPC54608.h
"

35 
ušt32_t
 
Sy¡emCÜeClock
;

49 
	#cÚfigUSE_PREEMPTION
 1

	)

50 
	#cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 1

	)

51 
	#cÚfigUSE_TICKLESS_IDLE
 1

	)

52 
	#cÚfigUSE_TICKLESS_IDLE_SIMPLE_DEBUG
 1

	)

53 
	#cÚfigCPU_CLOCK_HZ
 ( 
Sy¡emCÜeClock
 )

	)

54 
	#cÚfigTICK_RATE_HZ
 1000

	)

55 
	#cÚfigMAX_PRIORITIES
 ( 5 )

	)

56 
	#cÚfigMINIMAL_STACK_SIZE
 ( ( è130 )

	)

57 
	#cÚfigTOTAL_HEAP_SIZE
 ( ( 
size_t
 ) ( 0x4000 ) )

	)

58 
	#cÚfigMAX_TASK_NAME_LEN
 ( 8 )

	)

59 
	#cÚfigUSE_16_BIT_TICKS
 0

	)

60 
	#cÚfigIDLE_SHOULD_YIELD
 1

	)

61 
	#cÚfigUSE_MUTEXES
 1

	)

62 
	#cÚfigUSE_RECURSIVE_MUTEXES
 1

	)

63 
	#cÚfigUSE_COUNTING_SEMAPHORES
 1

	)

64 
	#cÚfigUSE_ALTERNATIVE_API
 0

	)

65 
	#cÚfigQUEUE_REGISTRY_SIZE
 2

	)

66 
	#cÚfigUSE_QUEUE_SETS
 0

	)

67 
	#cÚfigUSE_TIME_SLICING
 0

	)

68 
	#cÚfigUSE_NEWLIB_REENTRANT
 0

	)

69 
	#cÚfigENABLE_BACKWARD_COMPATIBILITY
 0

	)

72 
	#cÚfigUSE_IDLE_HOOK
 1

	)

73 
	#cÚfigUSE_TICK_HOOK
 0

	)

74 
	#cÚfigCHECK_FOR_STACK_OVERFLOW
 2

	)

75 
	#cÚfigUSE_MALLOC_FAILED_HOOK
 1

	)

76 
	#cÚfigUSE_DAEMON_TASK_STARTUP_HOOK
 0

	)

78 
	#cÚfigGENERATE_RUN_TIME_STATS
 0

	)

79 
	#cÚfigUSE_TRACE_FACILITY
 0

	)

80 
	#cÚfigUSE_STATS_FORMATTING_FUNCTIONS
 0

	)

83 
	#cÚfigUSE_CO_ROUTINES
 0

	)

84 
	#cÚfigMAX_CO_ROUTINE_PRIORITIES
 ( 2 )

	)

87 
	#cÚfigUSE_TIMERS
 1

	)

88 
	#cÚfigTIMER_TASK_PRIORITY
 ( 2 )

	)

89 
	#cÚfigTIMER_QUEUE_LENGTH
 32

	)

90 
	#cÚfigTIMER_TASK_STACK_DEPTH
 ( 
cÚfigMINIMAL_STACK_SIZE
 * 2 )

	)

93 
	#cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 2

	)

99 
	#cÚfigASSERT
Ğ
x
 ) ifĞĞx ) =ğ0 ) { 
	`skDISABLE_INTERRUPTS
(); 
	`__asm
("BKPT #255"); }

	)

104 
	#cÚfigINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS
 1

	)

107 
	#INCLUDE_vTaskPriÜ™yS‘
 1

	)

108 
	#INCLUDE_uxTaskPriÜ™yG‘
 1

	)

109 
	#INCLUDE_vTaskD–‘e
 1

	)

110 
	#INCLUDE_vTaskSu¥’d
 1

	)

111 
	#INCLUDE_xResumeFromISR
 1

	)

112 
	#INCLUDE_vTaskD–ayUÁ
 1

	)

113 
	#INCLUDE_vTaskD–ay
 1

	)

115 
	#INCLUDE_xTaskG‘Cu¼’tTaskHªdË
 1

	)

119 
	#INCLUDE_vTaskCËªUpResourûs
 0

	)

120 
	#INCLUDE_xTaskG‘HªdË
 1

	)

122 
	#INCLUDE_xTim”P’dFunùiÚC®l
 1

	)

125 #ifdeà
__NVIC_PRIO_BITS


127 
	#cÚfigPRIO_BITS
 
__NVIC_PRIO_BITS


	)

129 
	#cÚfigPRIO_BITS
 3

	)

134 
	#cÚfigLIBRARY_LOWEST_INTERRUPT_PRIORITY
 0x07

	)

140 
	#cÚfigLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY
 2

	)

144 
	#cÚfigKERNEL_INTERRUPT_PRIORITY
 ( 
cÚfigLIBRARY_LOWEST_INTERRUPT_PRIORITY
 << (8 - 
cÚfigPRIO_BITS
è)

	)

147 
	#cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ( 
cÚfigLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY
 << (8 - 
cÚfigPRIO_BITS
è)

	)

152 
	#vPÜtSVCHªdËr
 
SVC_HªdËr


	)

153 
	#xPÜtP’dSVHªdËr
 
P’dSV_HªdËr


	)

154 
	#xPÜtSysTickHªdËr
 
SysTick_HªdËr


	)

168 
	#cÚfigUSE_DISABLE_TICK_AUTO_CORRECTION_DEBUG
 0

	)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\LcdInterface.h

5 #iâdeà
LCDINTERFACE_H_


6 
	#LCDINTERFACE_H_


	)

8 
	$lcdS’dF¿me
()

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\LcdTask.c

1 
	~"F»eRTOS.h
"

2 
	~"sk.h
"

3 
	~"£mphr.h
"

5 
	~"Lcd.h
"

7 
	~<¡dšt.h
>

9 
	~"Anim/Anim.c
"

11 
	#LCD_TASK_PRIORITY
 2

	)

12 
	#LCD_TASK_STACK_SIZE
 200

	)

13 
	#START_IND_SUMBOL
 "START"

	)

15 #´agm¨
·ck
(
push
,1)

18 
ušt8_t
 
	mcommªdM¬k”
[(
START_IND_SUMBOL
) - 1];

19 
ušt32_t
 
	msize
;

20 
ušt8_t
 
	m·ylßd
[];

21 } 
	t£ndF¿meCommªdT
;

22 #´agm¨
·ck
(
pİ
)

25 
Sem­hÜeHªdË_t
 
	glcdSem­hÜe
 = 
NULL
;

29 
ušt8_t
 *
	mäameBuff
;

30 }
	gäameProûssšg
;

53 
»adFÏshF¿me
(
ušt16_t
 
videoIndex
, ušt16_ˆ
videoF¿meCÁ
);

58 
	mPLAY_FLASH
,

59 
	mPLAY_DIRECT
,

60 }
	t¶aySourûT
;

65 
	mPLAYER_PLAY
,

66 
	mPLAYER_STOP
,

67 }
	t¶ay”S‹T
;

70 
	s¶ayFÏshS‹T


72 
ušt16_t
 
	mäameCÁ
;

76 
	s¶ayDœeùS‹T


78 
ušt16_t
 
	m»£rved
;

84 
¶aySourûT
 
	m¶aySourû
;

85 
¶ay”S‹T
 
	m¶ay”S‹
;

86 
¶ayFÏshS‹T
 
	m¶ayFÏshS‹
;

87 
¶ayDœeùS‹T
 
	m¶ayDœeùS‹
;

88 }
	g¶ay”H
 =

90 .
¶aySourû
 = 
PLAY_DIRECT
,

91 .
	g¶ay”S‹
 = 
PLAYER_STOP
,

95 
	$£tNewF¿me
(
ušt8_t
 
äameBuff
[])

97 
Ba£Ty³_t
 
xHigh”PriÜ™yTaskWok’
;

98 
£ndF¿meCommªdT
 *
äameCommªd
 = (£ndF¿meCommªdT*)
äameBuff
;

99 
äameProûssšg
.
äameBuff
 = 
äameCommªd
->
·ylßd
;

100 
xHigh”PriÜ™yTaskWok’
 = 
pdFALSE
;

101 
¶ay”H
.
¶ay”S‹
 = 
PLAYER_PLAY
;

102 
	`xSem­hÜeGiveFromISR
(
lcdSem­hÜe
, &
xHigh”PriÜ™yTaskWok’
);

103 
	}
}

107 
	$¶ayFÏshProûssšg
()

110 
	}
}

113 
	$¶ayDœeùProûssšg
()

115 
	`putPiùu»
(
äameProûssšg
.
äameBuff
);

116 
	}
}

120 
	$lcdTaskFunùiÚ
(*
pvP¬am‘”s
)

123 
	`lcdIn™
();

124 
lcdSem­hÜe
 = 
	`xSem­hÜeC»©eBš¬y
();

125 
	`putPiùu»
(
image_d©a_02_0000_Lay”10
);

127 ià(
	`xSem­hÜeTake
(
lcdSem­hÜe
, 
pÜtMAX_DELAY
 ) !ğ
pdTRUE
)

131 if(
¶ay”H
.
¶ay”S‹
 !ğ
PLAYER_PLAY
)

136 
¶ay”H
.
¶aySourû
)

138 
PLAY_FLASH
:

139 
	`¶ayFÏshProûssšg
();

141 
PLAY_DIRECT
:

142 
	`¶ayDœeùProûssšg
();

147 
	}
}

155 
	$lcdTaskC»©e
()

157 
	`xTaskC»©e
(
lcdTaskFunùiÚ
, "Lcd", 
LCD_TASK_STACK_SIZE
, 
NULL
, 
LCD_TASK_PRIORITY
, NULL);

158 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\LcdTask.h

1 #iâdeà
__LCD_TASK_H__


2 
	#__LCD_TASK_H__


	)

4 
	~"¡dšt.h
"

6 
lcdTaskC»©e
();

7 
£tNewF¿me
(
ušt8_t
 
äameBuff
[]);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\LightingTask.c

1 
	~"LightšgTask.h
"

3 
	~"F»eRTOS.h
"

4 
	~"sk.h
"

5 
	~"£mphr.h
"

7 
	~"LedCÚŒŞËr.h
"

8 
	~"Led.h
"

10 
	~<¡dšt.h
>

13 
	#LIGHTING_TASK_PRIORITY
 2

	)

14 
	#LIGHTING_TASK_STACK_SIZE
 100

	)

16 cÚ¡ 
ušt32_t
 
	grgbD©a0
[] = {

23 cÚ¡ 
ušt32_t
 
	grgbD©a1
[] = {

30 cÚ¡ 
ušt32_t
 
	grgbD©a2
[] = {

37 
Sem­hÜeHªdË_t
 
	gËdDriv”R—dySem­hÜe
 = 
NULL
;

39 
	$ÚLedDriv”R—dy
()

41 
Ba£Ty³_t
 
xHigh”PriÜ™yTaskWok’
;

42 
xHigh”PriÜ™yTaskWok’
 = 
pdFALSE
;

44 
	`xSem­hÜeGiveFromISR
Ğ
ËdDriv”R—dySem­hÜe
, &
xHigh”PriÜ™yTaskWok’
 );

46 ià(
xHigh”PriÜ™yTaskWok’
 !ğ
pdFALSE
) {

47 
	`pÜtYIELD_FROM_ISR
(
xHigh”PriÜ™yTaskWok’
);

50 
	}
}

52 
	$ligthšgTaskFunùiÚ
(*
pvP¬am‘”s
)

57 
	`ËdIn™
();

59 
	`ËdPÏyEfãùs
();

60 
	`vTaskD–ay
(40);

62 
	}
}

64 
	$lightšgTaskC»©e
()

66 
	`xTaskC»©e
(
ligthšgTaskFunùiÚ
, "Light", 
LIGHTING_TASK_STACK_SIZE
, 
NULL
, 
LIGHTING_TASK_PRIORITY
, NULL);

67 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\LightingTask.h

1 #iâdeà
__LIGHTING_TASK_H__


2 
	#__LIGHTING_TASK_H__


	)

4 
lightšgTaskC»©e
();

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\PmBusCommunicationTask.c

1 
	~"PmBusH®.h
"

3 
	~"F»eRTOS.h
"

4 
	~"sk.h
"

5 
	~"£mphr.h
"

6 
	~<m©h.h
>

8 
	~<¡dšt.h
>

10 
	#PM_BUS_COMMUNICATION_TASK_PRIORITY
 1

	)

11 
	#PM_BUS_COMMUNICATION_TASK_STACK_SIZE
 200

	)

13 cÚ¡ 
ušt8_t
 
	gpmBusS‘upPack‘
[] = {0x00, 0x11, 0x02, 0x64};

15 
ušt8_t
 
	gpmBusWr™eBufãr
[] = {0x02, 0x8B};

17 
boŞ
 
	g»suÉ
;

19 
	$pmBusOnT¿nsãrCom¶‘e
(
boŞ
 
isOk
)

21 
»suÉ
 = 
isOk
;

22 
	}
}

24 
	$vŞge
(
ušt8_t
 
buff
[])

26 
št8_t
 
n
 = ((št8_t)
buff
[1]) >> 3;

27 
št16_t
 
y
 = ((št16_t)((((
buff
[1] & 0x07) << 8) | buff[0]) << 5)) >> 5;

28  
y
 * 
	`pow
(2, 
n
);

29 
	}
}

31 
	$pmBusCommuniÿtiÚTaskFunùiÚ
(*
pvP¬am‘”s
)

36 
	`vTaskD–ay
(200);

37 
ušt8_t
 
d©a
[10];

83 
	}
}

85 
	$pmBusCommuniÿtiÚTaskC»©e
()

87 
	`xTaskC»©e
(
pmBusCommuniÿtiÚTaskFunùiÚ
, "pmbus", 
PM_BUS_COMMUNICATION_TASK_STACK_SIZE
, 
NULL
, 
PM_BUS_COMMUNICATION_TASK_PRIORITY
, NULL);

88 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\PmBusCommunicationTask.h

1 #iâdeà
__PM_BUS_COMMUNICATION_TASK_H__


2 
	#__PM_BUS_COMMUNICATION_TASK_H__


	)

4 
	~<¡dšt.h
>

6 
pmBusCommuniÿtiÚTaskC»©e
();

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Rtos.c

1 
	~"Rtos.h
"

3 
	~"F»eRTOS.h
"

4 
	~"sk.h
"

6 
	~<¡ršg.h
>

8 
	$¹osS¹ScheduËr
()

10 
	`vTaskS¹ScheduËr
();

11 
	}
}

13 
	$vAµliÿtiÚM®locFaedHook
()

15 
	`skDISABLE_INTERRUPTS
();

17 
	}
}

19 
	$vAµliÿtiÚSckOv”æowHook
(
TaskHªdË_t
 
pxTask
, *
pcTaskName
)

21 
	`skDISABLE_INTERRUPTS
();

24 (è
pcTaskName
;

25 (è
pxTask
;

26 
	}
}

28 
	$vAµliÿtiÚIdËHook
()

31 
	}
}

33 
	$vAµliÿtiÚTickHook
( )

36 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Rtos.h

1 #iâdeà
__RTOS_H__


2 
	#__RTOS_H__


	)

4 
¹osS¹ScheduËr
();

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\UsbDeviceTask.c

1 
	~"UsbDeviûTask.h
"

2 
	~"LcdTask.h
"

4 
	~"F»eRTOS.h
"

5 
	~"sk.h
"

6 
	~"£mphr.h
"

8 
	~"UsbHidDeviû.h
"

10 
	~"UsbPrÙocŞ.h
"

12 
	~"LPC54608.h
"

13 
	~"f¦_ùim”.h
"

14 
	~"f¦_şock.h
"

16 
	~<¡dšt.h
>

17 
	~<¡ršg.h
>

19 
	#REASONABLE_LONG_TIME
 0xFFFF

	)

21 
	#USB_DEVICE_TASK_PRIORITY
 3

	)

22 
	#USB_DEVICE_TASK_STACK_SIZE
 256

	)

24 
Sem­hÜeHªdË_t
 
	gxSem­hÜe
 = 
NULL
;

28 
	#SIZE_PACKET
 (1024)

	)

29 
	#NUMBER_OF_PACKET
 ((32768 + 
SIZE_PACKET
)/SIZE_PACKET + 1)

	)

30 
	#SIZE_RX_BUFFER
 (
SIZE_PACKET
 * 
NUMBER_OF_PACKET
)

	)

32 
CTIMER_Ty³
 *
	gTIMER_CNT
 = 
CTIMER4
;

34 #´agm¨
·ck
(
push
,1)

37 
ušt16_t
 
	mquªt™yPack‘
;

38 
ušt16_t
 
	m·ck‘Numb”
;

39 
ušt16_t
 
	m»¡
;

40 
ušt8_t
 
	m·ylßd
[];

41 }
	t·ck‘T
;

42 #´agm¨
·ck
(
pİ
)

47 
ušt16_t
 
	mÃxtPack‘Numb”
;

48 
ušt32_t
 
	mrxTime
;

49 }
	grxPack‘S‹
 =

51 .
ÃxtPack‘Numb”
 = 0,

52 .
	grxTime
 = 0,

55 cÚ¡ 
ušt16_t
 
	g·ck‘PaylßdSize
 = 
SIZE_PACKET
 - (
·ck‘T
);

57 
ušt8_t
 
	grxCommªdBufãr
[
SIZE_RX_BUFFER
] = {[0 ... (SIZE_RX_BUFFER - 1)] = 0};

59 
ušt16_t
 
	grxTime_
[300];

63 
šlše
 
ušt32_t
 
	$g‘Tim”CNT
()

65  (
ušt32_t
)
TIMER_CNT
->
TC
;

66 
	}
}

68 
šlše
 
	$»£tTim”CNT
()

70 
TIMER_CNT
->
TC
 = 0;

71 
	}
}

73 
	$š™Tim”FÜMeTime
()

75 
ùim”_cÚfig_t
 
š™SŒuù
;

77 
š™SŒuù
.
mode
 = 
kCTIMER_Tim”Mode
;

78 
SYSCON
->
ASYNCAPBCTRL
 = 
	`SYSCON_ASYNCAPBCTRL_ENABLE
(1);

79 
š™SŒuù
.
´esÿË
 = 
	`CLOCK_G‘AsyncApbClkF»q
()/1000000;

80 
	`CTIMER_In™
(
TIMER_CNT
, &
š™SŒuù
);

81 
	`CTIMER_S¹Tim”
(
TIMER_CNT
);

82 
	}
}

85 
šlše
 
	$rxPack‘Proûssšg
(cÚ¡ 
ušt8_t
 
bufãr
[], 
ušt16_t
 
bufãrSize
)

87 
Ba£Ty³_t
 
xHigh”PriÜ™yTaskWok’
;

88 
·ck‘T
 *
rxPack‘
 = (·ck‘T*)
bufãr
;

89 if(
rxPack‘
->
·ck‘Numb”
 !ğ
rxPack‘S‹
.
ÃxtPack‘Numb”
)

91 
rxPack‘S‹
.
ÃxtPack‘Numb”
 = 0;

94 if(
rxPack‘S‹
.
ÃxtPack‘Numb”
 == 0)

96 
rxPack‘S‹
.
rxTime
 = 
	`g‘Tim”CNT
();

98 
rxTime_
[
rxPack‘S‹
.
ÃxtPack‘Numb”
] = 
	`g‘Tim”CNT
(è-„xPack‘S‹.
rxTime
;

99 
rxPack‘S‹
.
rxTime
 = 
	`g‘Tim”CNT
();

101 
	`memıy
(&
rxCommªdBufãr
[
rxPack‘
->
·ck‘Numb”
 * 
·ck‘PaylßdSize
],„xPack‘->
·ylßd
, (ÔxPack‘->
quªt™yPack‘
 - 1) ==„xPacket->packetNumber) ?

102 (
rxPack‘
->
»¡
):

103 (
·ck‘PaylßdSize
));

104 if(
rxPack‘
->
·ck‘Numb”
 =ğÔxPack‘->
quªt™yPack‘
 - 1))

107 
rxPack‘S‹
.
rxTime
 = 
	`g‘Tim”CNT
() -„xPacketState.rxTime;

108 
rxPack‘S‹
.
ÃxtPack‘Numb”
 = 0;

110 
xHigh”PriÜ™yTaskWok’
 = 
pdFALSE
;

111 
	`xSem­hÜeGiveFromISR
(
xSem­hÜe
, &
xHigh”PriÜ™yTaskWok’
);

112 ià(
xHigh”PriÜ™yTaskWok’
 !ğ
pdFALSE
)

114 
	`pÜtYIELD_FROM_ISR
(
xHigh”PriÜ™yTaskWok’
);

118 
rxPack‘S‹
.
ÃxtPack‘Numb”
++;

119 
	}
}

124 
	$hidIÁOuutR•Üt
(cÚ¡ 
ušt8_t
 
»pÜtD©a
[], 
size_t
 
»pÜtSize
)

127 
	`rxPack‘Proûssšg
(
»pÜtD©a
, 
»pÜtSize
);

158 
	}
}

160 
	$hidIÁIÅutR•Üt
()

163 
	}
}

165 
	$usbDeviûTaskFunùiÚ
(*
pvP¬am‘”s
)

167 
xSem­hÜe
 = 
	`xSem­hÜeC»©eBš¬y
();

171 ià(
	`xSem­hÜeTake
(
xSem­hÜe
, 
REASONABLE_LONG_TIME
è=ğ
pdTRUE
)

173 
	`£tNewF¿me
(
rxCommªdBufãr
);

182 
	}
}

184 
	$usbDeviûTaskC»©e
()

186 
	`š™Tim”FÜMeTime
();

187 
	`usbHidDeviûS‘C®lbacks
(
hidIÁIÅutR•Üt
, 
hidIÁOuutR•Üt
);

188 
	`xTaskC»©e
(
usbDeviûTaskFunùiÚ
, "UsbComm", 
USB_DEVICE_TASK_STACK_SIZE
, 
NULL
, 
USB_DEVICE_TASK_PRIORITY
, NULL);

189 
	`xTaskC»©e
(
usbHidDeviûTaskFunùiÚ
, "UsbDrv", 
USB_DEVICE_TASK_STACK_SIZE
, 
NULL
, 
USB_DEVICE_TASK_PRIORITY
, NULL);

190 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\UsbDeviceTask.h

1 #iâdeà
__USB_DEVICE_TASK_H__


2 
	#__USB_DEVICE_TASK_H__


	)

4 
usbDeviûTaskC»©e
();

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\clock_config.c

59 
	~"f¦_pow”.h
"

60 
	~"f¦_şock.h
"

61 
	~"şock_cÚfig.h
"

71 
ušt32_t
 
Sy¡emCÜeClock
;

91 
	$BOARD_BoÙClockFRO12M
()

95 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_FRO_EN
);

96 
	`CLOCK_A‰achClk
(

97 
kFRO12M_to_MAIN_CLK
);

99 
	`CLOCK_S‘upFROClockšg
(12000000U);

100 
	`POWER_S‘VŞgeFÜF»q
(

102 
	`CLOCK_S‘FLASHAcûssCyşesFÜF»q
(12000000U);

105 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivAhbClk
, 1U, 
çl£
);

108 
	`CLOCK_A‰achClk
(
kFRO12M_to_MAIN_CLK
);

110 
Sy¡emCÜeClock
 = 
BOARD_BOOTCLOCKFRO12M_CORE_CLOCK
;

111 
	}
}

131 
	$BOARD_BoÙClockFROHF48M
()

135 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_FRO_EN
);

136 
	`CLOCK_A‰achClk
(

137 
kFRO12M_to_MAIN_CLK
);

139 
	`POWER_S‘VŞgeFÜF»q
(

141 
	`CLOCK_S‘FLASHAcûssCyşesFÜF»q
(48000000U);

143 
	`CLOCK_S‘upFROClockšg
(48000000U);

146 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivAhbClk
, 1U, 
çl£
);

149 
	`CLOCK_A‰achClk
(
kFRO_HF_to_MAIN_CLK
);

151 
Sy¡emCÜeClock
 = 
BOARD_BOOTCLOCKFROHF48M_CORE_CLOCK
;

152 
	}
}

174 
	$BOARD_BoÙClockFROHF96M
()

178 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_FRO_EN
);

179 
	`CLOCK_A‰achClk
(

180 
kFRO12M_to_MAIN_CLK
);

182 
	`POWER_S‘VŞgeFÜF»q
(

184 
	`CLOCK_S‘FLASHAcûssCyşesFÜF»q
(96000000U);

186 
	`CLOCK_S‘upFROClockšg
(96000000U);

189 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivAhbClk
, 1U, 
çl£
);

192 
	`CLOCK_A‰achClk
(
kFRO_HF_to_MAIN_CLK
);

194 
Sy¡emCÜeClock
 = 
BOARD_BOOTCLOCKFROHF96M_CORE_CLOCK
;

195 
	}
}

223 
	$BOARD_BoÙClockPLL180M
()

227 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_FRO_EN
);

228 
	`CLOCK_A‰achClk
(

229 
kFRO12M_to_MAIN_CLK
);

231 
	`POWER_S‘VŞgeFÜF»q
(

233 
	`CLOCK_S‘FLASHAcûssCyşesFÜF»q
(12000000U);

236 cÚ¡ 
¶l_£tup_t
 
¶lS‘up
 = {

237 .
¶lù¾
 = 
	`SYSCON_SYSPLLCTRL_SELI
(32Uè| 
	`SYSCON_SYSPLLCTRL_SELP
(16Uè| 
	`SYSCON_SYSPLLCTRL_SELR
(0U),

238 .
¶lmdec
 = (
	`SYSCON_SYSPLLMDEC_MDEC
(8191U)),

239 .
¶Êdec
 = (
	`SYSCON_SYSPLLNDEC_NDEC
(770U)),

240 .
¶Ídec
 = (
	`SYSCON_SYSPLLPDEC_PDEC
(98U)),

241 .
¶lR©e
 = 180000000U,

242 .
æags
 = 
PLL_SETUPFLAG_WAITLOCK
 | 
PLL_SETUPFLAG_POWERUP
};

243 
	`CLOCK_A‰achClk
(
kEXT_CLK_to_SYS_PLL
);

244 
	`CLOCK_S‘PLLF»q
(&
¶lS‘up
);

245 
	`POWER_S‘VŞgeFÜF»q
(

247 
	`CLOCK_S‘FLASHAcûssCyşesFÜF»q
(180000000U);

248 
	`CLOCK_A‰achClk
(
kSYS_PLL_to_MAIN_CLK
);

251 
Sy¡emCÜeClock
 = 
BOARD_BOOTCLOCKPLL180M_CORE_CLOCK
;

252 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\clock_config.h

35 #iâdeà
_CLOCK_CONFIG_H_


36 
	#_CLOCK_CONFIG_H_


	)

38 
	~"f¦_commÚ.h
"

43 
	#BOARD_XTAL0_CLK_HZ
 12000000U

	)

44 
	#BOARD_XTAL32K_CLK_HZ
 32768U

	)

45 
	#BOARD_BoÙClockRUN
 
BOARD_BoÙClockFROHF48M


	)

54 
	#BOARD_BOOTCLOCKFRO12M_CORE_CLOCK
 12000000U

	)

59 #ià
defšed
(
__ılu¥lus
)

67 
BOARD_BoÙClockFRO12M
();

69 #ià
defšed
(
__ılu¥lus
)

79 
	#BOARD_BOOTCLOCKFROHF48M_CORE_CLOCK
 48000000U

	)

84 #ià
defšed
(
__ılu¥lus
)

92 
BOARD_BoÙClockFROHF48M
();

94 #ià
defšed
(
__ılu¥lus
)

104 
	#BOARD_BOOTCLOCKFROHF96M_CORE_CLOCK
 96000000U

	)

109 #ià
defšed
(
__ılu¥lus
)

117 
BOARD_BoÙClockFROHF96M
();

119 #ià
defšed
(
__ılu¥lus
)

129 
	#BOARD_BOOTCLOCKPLL180M_CORE_CLOCK
 180000000U

	)

134 #ià
defšed
(
__ılu¥lus
)

142 
BOARD_BoÙClockPLL180M
();

144 #ià
defšed
(
__ılu¥lus
)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\main.c

1 
	~"Rtos.h
"

2 
	~"UsbDeviûTask.h
"

3 
	~"LightšgTask.h
"

4 
	~"FªTask.h
"

5 
	~"PmBusCommuniÿtiÚTask.h
"

6 
	~"AÇlogM—su»m’tTask.h
"

7 
	~"H®CommÚ.h
"

8 
	~"PmBusH®.h
"

9 
	~"LcdTask.h
"

11 
	$maš
()

13 
	`h®CommÚIn™
();

14 
	`usbDeviûTaskC»©e
();

15 
	`lightšgTaskC»©e
();

16 
	`çnTaskC»©e
();

17 
	`ª®ogM—su»m’tTaskC»©e
();

18 
	`lcdTaskC»©e
();

19 
	`¹osS¹ScheduËr
();

26 
	}
}

28 
	$h¬d_çuÉ_hªdËr_c
(* 
h¬dçuÉ_¬gs
)

30 
¡acked_r0
;

31 
¡acked_r1
;

32 
¡acked_r2
;

33 
¡acked_r3
;

34 
¡acked_r12
;

35 
¡acked_Ì
;

36 
¡acked_pc
;

37 
¡acked_p¤
;

39 
¡acked_r0
 = ((è
h¬dçuÉ_¬gs
[0]);

40 
¡acked_r1
 = ((è
h¬dçuÉ_¬gs
[1]);

41 
¡acked_r2
 = ((è
h¬dçuÉ_¬gs
[2]);

42 
¡acked_r3
 = ((è
h¬dçuÉ_¬gs
[3]);

44 
¡acked_r12
 = ((è
h¬dçuÉ_¬gs
[4]);

45 
¡acked_Ì
 = ((è
h¬dçuÉ_¬gs
[5]);

46 
¡acked_pc
 = ((è
h¬dçuÉ_¬gs
[6]);

47 
¡acked_p¤
 = ((è
h¬dçuÉ_¬gs
[7]);

50 
__asm
 volatile ( "NOP" );

52 (è
¡acked_r0
;

53 (è
¡acked_r1
;

54 (è
¡acked_r2
;

55 (è
¡acked_r3
;

56 (è
¡acked_r12
;

57 (è
¡acked_Ì
;

58 (è
¡acked_pc
;

59 (è
¡acked_p¤
;

60 
	}
}

62 
	$H¬dFauÉ_HªdËr
()

64 
asm
 volatile(

78 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\CMSIS\Include\core_cm4.h

25 #ià 
defšed
 ( 
__ICCARM__
 )

26 #´agm¨
sy¡em_šşude


27 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

28 #´agm¨
şªg
 
sy¡em_h—d”


31 #iâdeà
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

34 
	~<¡dšt.h
>

36 #ifdeà
__ılu¥lus


63 
	~"cmsis_v”siÚ.h
"

66 
	#__CM4_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
è

	)

67 
	#__CM4_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
è

	)

68 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16U) | \

69 
__CM4_CMSIS_VERSION_SUB
 )

	)

71 
	#__CORTEX_M
 (4Uè

	)

76 #ià
defšed
 ( 
__CC_ARM
 )

77 #ià
defšed
 
__TARGET_FPU_VFP


78 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

79 
	#__FPU_USED
 1U

	)

82 
	#__FPU_USED
 0U

	)

85 
	#__FPU_USED
 0U

	)

88 #–ià
defšed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

89 #ià
defšed
 
__ARM_PCS_VFP


90 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

91 
	#__FPU_USED
 1U

	)

94 
	#__FPU_USED
 0U

	)

97 
	#__FPU_USED
 0U

	)

100 #–ià
defšed
 ( 
__GNUC__
 )

101 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

102 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

103 
	#__FPU_USED
 1U

	)

106 
	#__FPU_USED
 0U

	)

109 
	#__FPU_USED
 0U

	)

112 #–ià
defšed
 ( 
__ICCARM__
 )

113 #ià
defšed
 
__ARMVFP__


114 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

115 
	#__FPU_USED
 1U

	)

118 
	#__FPU_USED
 0U

	)

121 
	#__FPU_USED
 0U

	)

124 #–ià
defšed
 ( 
__TI_ARM__
 )

125 #ià
defšed
 
__TI_VFP_SUPPORT__


126 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
 ( 
__TASKING__
 )

137 #ià
defšed
 
__FPU_VFP__


138 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__CSMC__
 )

149 #iàĞ
__CSMC__
 & 0x400U)

150 #ià
defšed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

162 
	~"cmsis_comp”.h
"

165 #ifdeà
__ılu¥lus


171 #iâdeà
__CMSIS_GENERIC


173 #iâdeà
__CORE_CM4_H_DEPENDANT


174 
	#__CORE_CM4_H_DEPENDANT


	)

176 #ifdeà
__ılu¥lus


181 #ià
defšed
 
__CHECK_DEVICE_DEFINES


182 #iâdeà
__CM4_REV


183 
	#__CM4_REV
 0x0000U

	)

187 #iâdeà
__FPU_PRESENT


188 
	#__FPU_PRESENT
 0U

	)

192 #iâdeà
__MPU_PRESENT


193 
	#__MPU_PRESENT
 0U

	)

197 #iâdeà
__NVIC_PRIO_BITS


198 
	#__NVIC_PRIO_BITS
 3U

	)

202 #iâdeà
__V’dÜ_SysTickCÚfig


203 
	#__V’dÜ_SysTickCÚfig
 0U

	)

216 #ifdeà
__ılu¥lus


217 
	#__I
 vŞ©

	)

219 
	#__I
 vŞ©cÚ¡

	)

221 
	#__O
 vŞ©

	)

222 
	#__IO
 vŞ©

	)

225 
	#__IM
 vŞ©cÚ¡

	)

226 
	#__OM
 vŞ©

	)

227 
	#__IOM
 vŞ©

	)

263 
ušt32_t
 
_»£rved0
:16;

264 
ušt32_t
 
GE
:4;

265 
ušt32_t
 
_»£rved1
:7;

266 
ušt32_t
 
Q
:1;

267 
ušt32_t
 
V
:1;

268 
ušt32_t
 
C
:1;

269 
ušt32_t
 
Z
:1;

270 
ušt32_t
 
N
:1;

271 } 
b
;

272 
ušt32_t
 
w
;

273 } 
	tAPSR_Ty³
;

276 
	#APSR_N_Pos
 31U

	)

277 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

279 
	#APSR_Z_Pos
 30U

	)

280 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

282 
	#APSR_C_Pos
 29U

	)

283 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

285 
	#APSR_V_Pos
 28U

	)

286 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

288 
	#APSR_Q_Pos
 27U

	)

289 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

291 
	#APSR_GE_Pos
 16U

	)

292 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

302 
ušt32_t
 
ISR
:9;

303 
ušt32_t
 
_»£rved0
:23;

304 } 
b
;

305 
ušt32_t
 
w
;

306 } 
	tIPSR_Ty³
;

309 
	#IPSR_ISR_Pos
 0U

	)

310 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

320 
ušt32_t
 
ISR
:9;

321 
ušt32_t
 
_»£rved0
:1;

322 
ušt32_t
 
ICI_IT_1
:6;

323 
ušt32_t
 
GE
:4;

324 
ušt32_t
 
_»£rved1
:4;

325 
ušt32_t
 
T
:1;

326 
ušt32_t
 
ICI_IT_2
:2;

327 
ušt32_t
 
Q
:1;

328 
ušt32_t
 
V
:1;

329 
ušt32_t
 
C
:1;

330 
ušt32_t
 
Z
:1;

331 
ušt32_t
 
N
:1;

332 } 
b
;

333 
ušt32_t
 
w
;

334 } 
	txPSR_Ty³
;

337 
	#xPSR_N_Pos
 31U

	)

338 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

340 
	#xPSR_Z_Pos
 30U

	)

341 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

343 
	#xPSR_C_Pos
 29U

	)

344 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

346 
	#xPSR_V_Pos
 28U

	)

347 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

349 
	#xPSR_Q_Pos
 27U

	)

350 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

352 
	#xPSR_ICI_IT_2_Pos
 25U

	)

353 
	#xPSR_ICI_IT_2_Msk
 (3UL << 
xPSR_ICI_IT_2_Pos
è

	)

355 
	#xPSR_T_Pos
 24U

	)

356 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

358 
	#xPSR_GE_Pos
 16U

	)

359 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

361 
	#xPSR_ICI_IT_1_Pos
 10U

	)

362 
	#xPSR_ICI_IT_1_Msk
 (0x3FUL << 
xPSR_ICI_IT_1_Pos
è

	)

364 
	#xPSR_ISR_Pos
 0U

	)

365 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

375 
ušt32_t
 
nPRIV
:1;

376 
ušt32_t
 
SPSEL
:1;

377 
ušt32_t
 
FPCA
:1;

378 
ušt32_t
 
_»£rved0
:29;

379 } 
b
;

380 
ušt32_t
 
w
;

381 } 
	tCONTROL_Ty³
;

384 
	#CONTROL_FPCA_Pos
 2U

	)

385 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

387 
	#CONTROL_SPSEL_Pos
 1U

	)

388 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

390 
	#CONTROL_nPRIV_Pos
 0U

	)

391 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

408 
__IOM
 
ušt32_t
 
ISER
[8U];

409 
ušt32_t
 
RESERVED0
[24U];

410 
__IOM
 
ušt32_t
 
ICER
[8U];

411 
ušt32_t
 
RSERVED1
[24U];

412 
__IOM
 
ušt32_t
 
ISPR
[8U];

413 
ušt32_t
 
RESERVED2
[24U];

414 
__IOM
 
ušt32_t
 
ICPR
[8U];

415 
ušt32_t
 
RESERVED3
[24U];

416 
__IOM
 
ušt32_t
 
IABR
[8U];

417 
ušt32_t
 
RESERVED4
[56U];

418 
__IOM
 
ušt8_t
 
IP
[240U];

419 
ušt32_t
 
RESERVED5
[644U];

420 
__OM
 
ušt32_t
 
STIR
;

421 } 
	tNVIC_Ty³
;

424 
	#NVIC_STIR_INTID_Pos
 0U

	)

425 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

442 
__IM
 
ušt32_t
 
CPUID
;

443 
__IOM
 
ušt32_t
 
ICSR
;

444 
__IOM
 
ušt32_t
 
VTOR
;

445 
__IOM
 
ušt32_t
 
AIRCR
;

446 
__IOM
 
ušt32_t
 
SCR
;

447 
__IOM
 
ušt32_t
 
CCR
;

448 
__IOM
 
ušt8_t
 
SHP
[12U];

449 
__IOM
 
ušt32_t
 
SHCSR
;

450 
__IOM
 
ušt32_t
 
CFSR
;

451 
__IOM
 
ušt32_t
 
HFSR
;

452 
__IOM
 
ušt32_t
 
DFSR
;

453 
__IOM
 
ušt32_t
 
MMFAR
;

454 
__IOM
 
ušt32_t
 
BFAR
;

455 
__IOM
 
ušt32_t
 
AFSR
;

456 
__IM
 
ušt32_t
 
PFR
[2U];

457 
__IM
 
ušt32_t
 
DFR
;

458 
__IM
 
ušt32_t
 
ADR
;

459 
__IM
 
ušt32_t
 
MMFR
[4U];

460 
__IM
 
ušt32_t
 
ISAR
[5U];

461 
ušt32_t
 
RESERVED0
[5U];

462 
__IOM
 
ušt32_t
 
CPACR
;

463 } 
	tSCB_Ty³
;

466 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

467 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

469 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

470 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

472 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

473 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

475 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

476 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

478 
	#SCB_CPUID_REVISION_Pos
 0U

	)

479 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

482 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

483 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

485 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

486 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

488 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

489 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

491 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

492 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

494 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

495 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

497 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

498 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

500 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

501 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

503 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

504 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

506 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

507 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

509 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

510 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

513 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

514 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

517 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

518 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

520 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

521 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

523 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

524 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

526 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

527 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

529 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

530 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

532 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

533 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

535 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

536 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

539 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

540 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

542 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

543 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

545 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

546 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

549 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

550 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

552 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

553 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

555 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

556 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

558 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

559 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

561 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

562 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

564 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

565 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

568 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

569 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

571 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

572 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

574 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

575 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

577 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

578 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

580 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

581 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

583 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

584 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

586 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

587 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

589 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

590 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

592 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

593 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

595 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

596 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

598 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

599 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

601 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

602 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

604 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

605 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

607 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

608 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

611 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

612 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

614 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

615 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

617 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

618 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

621 
	#SCB_CFSR_MMARVALID_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 7Uè

	)

622 
	#SCB_CFSR_MMARVALID_Msk
 (1UL << 
SCB_CFSR_MMARVALID_Pos
è

	)

624 
	#SCB_CFSR_MLSPERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 5Uè

	)

625 
	#SCB_CFSR_MLSPERR_Msk
 (1UL << 
SCB_CFSR_MLSPERR_Pos
è

	)

627 
	#SCB_CFSR_MSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 4Uè

	)

628 
	#SCB_CFSR_MSTKERR_Msk
 (1UL << 
SCB_CFSR_MSTKERR_Pos
è

	)

630 
	#SCB_CFSR_MUNSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 3Uè

	)

631 
	#SCB_CFSR_MUNSTKERR_Msk
 (1UL << 
SCB_CFSR_MUNSTKERR_Pos
è

	)

633 
	#SCB_CFSR_DACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 1Uè

	)

634 
	#SCB_CFSR_DACCVIOL_Msk
 (1UL << 
SCB_CFSR_DACCVIOL_Pos
è

	)

636 
	#SCB_CFSR_IACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 0Uè

	)

637 
	#SCB_CFSR_IACCVIOL_Msk
 (1UL )

	)

640 
	#SCB_CFSR_BFARVALID_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 7Uè

	)

641 
	#SCB_CFSR_BFARVALID_Msk
 (1UL << 
SCB_CFSR_BFARVALID_Pos
è

	)

643 
	#SCB_CFSR_LSPERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 5Uè

	)

644 
	#SCB_CFSR_LSPERR_Msk
 (1UL << 
SCB_CFSR_LSPERR_Pos
è

	)

646 
	#SCB_CFSR_STKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 4Uè

	)

647 
	#SCB_CFSR_STKERR_Msk
 (1UL << 
SCB_CFSR_STKERR_Pos
è

	)

649 
	#SCB_CFSR_UNSTKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 3Uè

	)

650 
	#SCB_CFSR_UNSTKERR_Msk
 (1UL << 
SCB_CFSR_UNSTKERR_Pos
è

	)

652 
	#SCB_CFSR_IMPRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 2Uè

	)

653 
	#SCB_CFSR_IMPRECISERR_Msk
 (1UL << 
SCB_CFSR_IMPRECISERR_Pos
è

	)

655 
	#SCB_CFSR_PRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 1Uè

	)

656 
	#SCB_CFSR_PRECISERR_Msk
 (1UL << 
SCB_CFSR_PRECISERR_Pos
è

	)

658 
	#SCB_CFSR_IBUSERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 0Uè

	)

659 
	#SCB_CFSR_IBUSERR_Msk
 (1UL << 
SCB_CFSR_IBUSERR_Pos
è

	)

662 
	#SCB_CFSR_DIVBYZERO_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 9Uè

	)

663 
	#SCB_CFSR_DIVBYZERO_Msk
 (1UL << 
SCB_CFSR_DIVBYZERO_Pos
è

	)

665 
	#SCB_CFSR_UNALIGNED_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 8Uè

	)

666 
	#SCB_CFSR_UNALIGNED_Msk
 (1UL << 
SCB_CFSR_UNALIGNED_Pos
è

	)

668 
	#SCB_CFSR_NOCP_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 3Uè

	)

669 
	#SCB_CFSR_NOCP_Msk
 (1UL << 
SCB_CFSR_NOCP_Pos
è

	)

671 
	#SCB_CFSR_INVPC_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 2Uè

	)

672 
	#SCB_CFSR_INVPC_Msk
 (1UL << 
SCB_CFSR_INVPC_Pos
è

	)

674 
	#SCB_CFSR_INVSTATE_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 1Uè

	)

675 
	#SCB_CFSR_INVSTATE_Msk
 (1UL << 
SCB_CFSR_INVSTATE_Pos
è

	)

677 
	#SCB_CFSR_UNDEFINSTR_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 0Uè

	)

678 
	#SCB_CFSR_UNDEFINSTR_Msk
 (1UL << 
SCB_CFSR_UNDEFINSTR_Pos
è

	)

681 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

682 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

684 
	#SCB_HFSR_FORCED_Pos
 30U

	)

685 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

687 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

688 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

691 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

692 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

694 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

695 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

697 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

698 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

700 
	#SCB_DFSR_BKPT_Pos
 1U

	)

701 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

703 
	#SCB_DFSR_HALTED_Pos
 0U

	)

704 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

721 
ušt32_t
 
RESERVED0
[1U];

722 
__IM
 
ušt32_t
 
ICTR
;

723 
__IOM
 
ušt32_t
 
ACTLR
;

724 } 
	tSCnSCB_Ty³
;

727 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

728 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

731 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

732 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

734 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

735 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

737 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

738 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

740 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

741 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

743 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

744 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

761 
__IOM
 
ušt32_t
 
CTRL
;

762 
__IOM
 
ušt32_t
 
LOAD
;

763 
__IOM
 
ušt32_t
 
VAL
;

764 
__IM
 
ušt32_t
 
CALIB
;

765 } 
	tSysTick_Ty³
;

768 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

769 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

771 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

772 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

774 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

775 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

777 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

778 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

781 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

782 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

785 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

786 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

789 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

790 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

792 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

793 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

795 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

796 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

813 
__OM
 union

815 
__OM
 
ušt8_t
 
u8
;

816 
__OM
 
ušt16_t
 
u16
;

817 
__OM
 
ušt32_t
 
u32
;

818 } 
PORT
 [32U];

819 
ušt32_t
 
RESERVED0
[864U];

820 
__IOM
 
ušt32_t
 
TER
;

821 
ušt32_t
 
RESERVED1
[15U];

822 
__IOM
 
ušt32_t
 
TPR
;

823 
ušt32_t
 
RESERVED2
[15U];

824 
__IOM
 
ušt32_t
 
TCR
;

825 
ušt32_t
 
RESERVED3
[29U];

826 
__OM
 
ušt32_t
 
IWR
;

827 
__IM
 
ušt32_t
 
IRR
;

828 
__IOM
 
ušt32_t
 
IMCR
;

829 
ušt32_t
 
RESERVED4
[43U];

830 
__OM
 
ušt32_t
 
LAR
;

831 
__IM
 
ušt32_t
 
LSR
;

832 
ušt32_t
 
RESERVED5
[6U];

833 
__IM
 
ušt32_t
 
PID4
;

834 
__IM
 
ušt32_t
 
PID5
;

835 
__IM
 
ušt32_t
 
PID6
;

836 
__IM
 
ušt32_t
 
PID7
;

837 
__IM
 
ušt32_t
 
PID0
;

838 
__IM
 
ušt32_t
 
PID1
;

839 
__IM
 
ušt32_t
 
PID2
;

840 
__IM
 
ušt32_t
 
PID3
;

841 
__IM
 
ušt32_t
 
CID0
;

842 
__IM
 
ušt32_t
 
CID1
;

843 
__IM
 
ušt32_t
 
CID2
;

844 
__IM
 
ušt32_t
 
CID3
;

845 } 
	tITM_Ty³
;

848 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

849 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

852 
	#ITM_TCR_BUSY_Pos
 23U

	)

853 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

855 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

856 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

858 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

859 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

861 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

862 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

864 
	#ITM_TCR_SWOENA_Pos
 4U

	)

865 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

867 
	#ITM_TCR_DWTENA_Pos
 3U

	)

868 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

870 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

871 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

873 
	#ITM_TCR_TSENA_Pos
 1U

	)

874 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

876 
	#ITM_TCR_ITMENA_Pos
 0U

	)

877 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

880 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

881 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

884 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

885 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

888 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

889 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

892 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

893 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

895 
	#ITM_LSR_Acûss_Pos
 1U

	)

896 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

898 
	#ITM_LSR_P»£Á_Pos
 0U

	)

899 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

916 
__IOM
 
ušt32_t
 
CTRL
;

917 
__IOM
 
ušt32_t
 
CYCCNT
;

918 
__IOM
 
ušt32_t
 
CPICNT
;

919 
__IOM
 
ušt32_t
 
EXCCNT
;

920 
__IOM
 
ušt32_t
 
SLEEPCNT
;

921 
__IOM
 
ušt32_t
 
LSUCNT
;

922 
__IOM
 
ušt32_t
 
FOLDCNT
;

923 
__IM
 
ušt32_t
 
PCSR
;

924 
__IOM
 
ušt32_t
 
COMP0
;

925 
__IOM
 
ušt32_t
 
MASK0
;

926 
__IOM
 
ušt32_t
 
FUNCTION0
;

927 
ušt32_t
 
RESERVED0
[1U];

928 
__IOM
 
ušt32_t
 
COMP1
;

929 
__IOM
 
ušt32_t
 
MASK1
;

930 
__IOM
 
ušt32_t
 
FUNCTION1
;

931 
ušt32_t
 
RESERVED1
[1U];

932 
__IOM
 
ušt32_t
 
COMP2
;

933 
__IOM
 
ušt32_t
 
MASK2
;

934 
__IOM
 
ušt32_t
 
FUNCTION2
;

935 
ušt32_t
 
RESERVED2
[1U];

936 
__IOM
 
ušt32_t
 
COMP3
;

937 
__IOM
 
ušt32_t
 
MASK3
;

938 
__IOM
 
ušt32_t
 
FUNCTION3
;

939 } 
	tDWT_Ty³
;

942 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

943 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

945 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

946 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

948 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

949 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

951 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

952 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

954 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

955 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

957 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

958 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

960 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

961 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

963 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

964 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

966 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

967 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

969 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

970 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

972 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

973 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

975 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

976 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

978 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

979 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

981 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

982 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

984 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

985 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

987 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

988 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

990 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

991 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

993 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

994 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

997 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

998 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1001 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

1002 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1005 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

1006 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1009 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

1010 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1013 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

1014 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1017 
	#DWT_MASK_MASK_Pos
 0U

	)

1018 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1021 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1022 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1024 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1025 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1027 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1028 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1030 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1031 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1033 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1034 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1036 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1037 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1039 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1040 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1042 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1043 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1045 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1046 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1063 
__IOM
 
ušt32_t
 
SSPSR
;

1064 
__IOM
 
ušt32_t
 
CSPSR
;

1065 
ušt32_t
 
RESERVED0
[2U];

1066 
__IOM
 
ušt32_t
 
ACPR
;

1067 
ušt32_t
 
RESERVED1
[55U];

1068 
__IOM
 
ušt32_t
 
SPPR
;

1069 
ušt32_t
 
RESERVED2
[131U];

1070 
__IM
 
ušt32_t
 
FFSR
;

1071 
__IOM
 
ušt32_t
 
FFCR
;

1072 
__IM
 
ušt32_t
 
FSCR
;

1073 
ušt32_t
 
RESERVED3
[759U];

1074 
__IM
 
ušt32_t
 
TRIGGER
;

1075 
__IM
 
ušt32_t
 
FIFO0
;

1076 
__IM
 
ušt32_t
 
ITATBCTR2
;

1077 
ušt32_t
 
RESERVED4
[1U];

1078 
__IM
 
ušt32_t
 
ITATBCTR0
;

1079 
__IM
 
ušt32_t
 
FIFO1
;

1080 
__IOM
 
ušt32_t
 
ITCTRL
;

1081 
ušt32_t
 
RESERVED5
[39U];

1082 
__IOM
 
ušt32_t
 
CLAIMSET
;

1083 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1084 
ušt32_t
 
RESERVED7
[8U];

1085 
__IM
 
ušt32_t
 
DEVID
;

1086 
__IM
 
ušt32_t
 
DEVTYPE
;

1087 } 
	tTPI_Ty³
;

1090 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1091 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1094 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1095 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1098 
	#TPI_FFSR_FtNÚStİ_Pos
 3U

	)

1099 
	#TPI_FFSR_FtNÚStİ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStİ_Pos
è

	)

1101 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1102 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1104 
	#TPI_FFSR_FtStİ³d_Pos
 1U

	)

1105 
	#TPI_FFSR_FtStİ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStİ³d_Pos
è

	)

1107 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1108 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1111 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1112 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1114 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1115 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1118 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1119 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1122 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1123 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1125 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1126 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1128 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1129 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1131 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1132 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1134 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1135 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1137 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1138 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1140 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1141 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1144 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1145 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1148 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1149 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1151 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1152 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1154 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1155 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1157 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1158 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1160 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1161 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1163 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1164 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1166 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1167 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1170 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1171 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1174 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1175 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1178 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1179 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1181 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1182 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1184 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1185 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1187 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1188 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1190 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1191 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1193 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1194 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1197 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1198 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1200 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1201 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1206 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1219 
__IM
 
ušt32_t
 
TYPE
;

1220 
__IOM
 
ušt32_t
 
CTRL
;

1221 
__IOM
 
ušt32_t
 
RNR
;

1222 
__IOM
 
ušt32_t
 
RBAR
;

1223 
__IOM
 
ušt32_t
 
RASR
;

1224 
__IOM
 
ušt32_t
 
RBAR_A1
;

1225 
__IOM
 
ušt32_t
 
RASR_A1
;

1226 
__IOM
 
ušt32_t
 
RBAR_A2
;

1227 
__IOM
 
ušt32_t
 
RASR_A2
;

1228 
__IOM
 
ušt32_t
 
RBAR_A3
;

1229 
__IOM
 
ušt32_t
 
RASR_A3
;

1230 } 
	tMPU_Ty³
;

1233 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1234 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1236 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1237 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1239 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1240 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1243 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1244 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1246 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1247 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1249 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1250 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1253 
	#MPU_RNR_REGION_Pos
 0U

	)

1254 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1257 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1258 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1260 
	#MPU_RBAR_VALID_Pos
 4U

	)

1261 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1263 
	#MPU_RBAR_REGION_Pos
 0U

	)

1264 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1267 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1268 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1270 
	#MPU_RASR_XN_Pos
 28U

	)

1271 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1273 
	#MPU_RASR_AP_Pos
 24U

	)

1274 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1276 
	#MPU_RASR_TEX_Pos
 19U

	)

1277 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1279 
	#MPU_RASR_S_Pos
 18U

	)

1280 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1282 
	#MPU_RASR_C_Pos
 17U

	)

1283 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1285 
	#MPU_RASR_B_Pos
 16U

	)

1286 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1288 
	#MPU_RASR_SRD_Pos
 8U

	)

1289 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1291 
	#MPU_RASR_SIZE_Pos
 1U

	)

1292 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1294 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1295 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1313 
ušt32_t
 
RESERVED0
[1U];

1314 
__IOM
 
ušt32_t
 
FPCCR
;

1315 
__IOM
 
ušt32_t
 
FPCAR
;

1316 
__IOM
 
ušt32_t
 
FPDSCR
;

1317 
__IM
 
ušt32_t
 
MVFR0
;

1318 
__IM
 
ušt32_t
 
MVFR1
;

1319 } 
	tFPU_Ty³
;

1322 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1323 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1325 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1326 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1328 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1329 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1331 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1332 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1334 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1335 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1337 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1338 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1340 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1341 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1343 
	#FPU_FPCCR_USER_Pos
 1U

	)

1344 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1346 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1347 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1350 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1351 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1354 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1355 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1357 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1358 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1360 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1361 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1363 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1364 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1367 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1368 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1370 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1371 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1373 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1374 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1376 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1377 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1379 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1380 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1382 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1383 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1385 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1386 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1388 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1389 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1392 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1393 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1395 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1396 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1398 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1399 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1401 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1402 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1419 
__IOM
 
ušt32_t
 
DHCSR
;

1420 
__OM
 
ušt32_t
 
DCRSR
;

1421 
__IOM
 
ušt32_t
 
DCRDR
;

1422 
__IOM
 
ušt32_t
 
DEMCR
;

1423 } 
	tCÜeDebug_Ty³
;

1426 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1427 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1429 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1430 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1432 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1433 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1435 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1436 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1438 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1439 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1441 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1442 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1444 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1445 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1447 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1448 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1450 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1451 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1453 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1454 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1456 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1457 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1459 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1460 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1463 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1464 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1466 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1467 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1470 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1471 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1473 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1474 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1476 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1477 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1479 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1480 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1482 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1483 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1485 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1486 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1488 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1489 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1491 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1492 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1494 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1495 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1497 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1498 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1500 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1501 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1503 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1504 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1506 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1507 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1525 
	#_VAL2FLD
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1533 
	#_FLD2VAL
(
f›ld
, 
v®ue
è(((
ušt32_t
)(v®ueè& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1546 
	#SCS_BASE
 (0xE000E000ULè

	)

1547 
	#ITM_BASE
 (0xE0000000ULè

	)

1548 
	#DWT_BASE
 (0xE0001000ULè

	)

1549 
	#TPI_BASE
 (0xE0040000ULè

	)

1550 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1551 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1552 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1553 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1555 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1556 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1557 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1558 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1559 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1560 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1561 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1562 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1564 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1565 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1566 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1569 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1570 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1598 #ifdeà
CMSIS_NVIC_VIRTUAL


1599 #iâdeà
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1600 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vœtu®.h"

	)

1602 #šşud
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1604 
	#NVIC_S‘PriÜ™yGroupšg
 
__NVIC_S‘PriÜ™yGroupšg


	)

1605 
	#NVIC_G‘PriÜ™yGroupšg
 
__NVIC_G‘PriÜ™yGroupšg


	)

1606 
	#NVIC_EÇbËIRQ
 
__NVIC_EÇbËIRQ


	)

1607 
	#NVIC_G‘EÇbËIRQ
 
__NVIC_G‘EÇbËIRQ


	)

1608 
	#NVIC_Di§bËIRQ
 
__NVIC_Di§bËIRQ


	)

1609 
	#NVIC_G‘P’dšgIRQ
 
__NVIC_G‘P’dšgIRQ


	)

1610 
	#NVIC_S‘P’dšgIRQ
 
__NVIC_S‘P’dšgIRQ


	)

1611 
	#NVIC_CË¬P’dšgIRQ
 
__NVIC_CË¬P’dšgIRQ


	)

1612 
	#NVIC_G‘Aùive
 
__NVIC_G‘Aùive


	)

1613 
	#NVIC_S‘PriÜ™y
 
__NVIC_S‘PriÜ™y


	)

1614 
	#NVIC_G‘PriÜ™y
 
__NVIC_G‘PriÜ™y


	)

1615 
	#NVIC_Sy¡emRe£t
 
__NVIC_Sy¡emRe£t


	)

1618 #ifdeà
CMSIS_VECTAB_VIRTUAL


1619 #iâdeà
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1620 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_veùab_vœtu®.h"

	)

1622 #šşud
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1624 
	#NVIC_S‘VeùÜ
 
__NVIC_S‘VeùÜ


	)

1625 
	#NVIC_G‘VeùÜ
 
__NVIC_G‘VeùÜ


	)

1628 
	#NVIC_USER_IRQ_OFFSET
 16

	)

1641 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1643 
ušt32_t
 
»g_v®ue
;

1644 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1646 
»g_v®ue
 = 
SCB
->
AIRCR
;

1647 
»g_v®ue
 &ğ~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1648 
»g_v®ue
 = (reg_value |

1649 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1650 (
PriÜ™yGroupTmp
 << 8U) );

1651 
SCB
->
AIRCR
 = 
»g_v®ue
;

1660 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™yGroupšg
()

1662  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1672 
__STATIC_INLINE
 
__NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1674 ià((
št32_t
)(
IRQn
) >= 0)

1676 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1689 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1691 ià((
št32_t
)(
IRQn
) >= 0)

1693 ((
ušt32_t
)(((
NVIC
->
ISER
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1708 
__STATIC_INLINE
 
__NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1710 ià((
št32_t
)(
IRQn
) >= 0)

1712 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1713 
__DSB
();

1714 
__ISB
();

1727 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1729 ià((
št32_t
)(
IRQn
) >= 0)

1731 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1746 
__STATIC_INLINE
 
__NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1748 ià((
št32_t
)(
IRQn
) >= 0)

1750 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1761 
__STATIC_INLINE
 
__NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1763 ià((
št32_t
)(
IRQn
) >= 0)

1765 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1778 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1780 ià((
št32_t
)(
IRQn
) >= 0)

1782 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1800 
__STATIC_INLINE
 
__NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1802 ià((
št32_t
)(
IRQn
) >= 0)

1804 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1808 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1822 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1825 ià((
št32_t
)(
IRQn
) >= 0)

1827 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1831 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1847 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1849 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1850 
ušt32_t
 
P»em±PriÜ™yB™s
;

1851 
ušt32_t
 
SubPriÜ™yB™s
;

1853 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1854 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1857 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1858 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1874 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1876 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1877 
ušt32_t
 
P»em±PriÜ™yB™s
;

1878 
ušt32_t
 
SubPriÜ™yB™s
;

1880 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1881 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1883 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1884 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1897 
__STATIC_INLINE
 
__NVIC_S‘VeùÜ
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
veùÜ
)

1899 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1900 
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
] = 
veùÜ
;

1912 
__STATIC_INLINE
 
ušt32_t
 
__NVIC_G‘VeùÜ
(
IRQn_Ty³
 
IRQn
)

1914 
ušt32_t
 *
veùÜs
 = (ušt32_ˆ*)
SCB
->
VTOR
;

1915  
veùÜs
[(
št32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
];

1923 
__STATIC_INLINE
 
__NVIC_Sy¡emRe£t
()

1925 
__DSB
();

1927 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1928 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1929 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1930 
__DSB
();

1934 
__NOP
();

1942 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1944 
	~"mpu_¬mv7.h
"

1965 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

1967 
ušt32_t
 
mvä0
;

1969 
mvä0
 = 
FPU
->
MVFR0
;

1970 ià((
mvä0
 & (
FPU_MVFR0_SšgË_´ecisiÚ_Msk
 | 
FPU_MVFR0_DoubË_´ecisiÚ_Msk
)) == 0x020U)

1993 #ià
defšed
 (
__V’dÜ_SysTickCÚfig
) && (__Vendor_SysTickConfig == 0U)

2006 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2008 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2013 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2014 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2015 
SysTick
->
VAL
 = 0UL;

2016 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2017 
SysTick_CTRL_TICKINT_Msk
 |

2018 
SysTick_CTRL_ENABLE_Msk
;

2036 vŞ©
št32_t
 
ITM_RxBufãr
;

2037 
	#ITM_RXBUFFER_EMPTY
 ((
št32_t
)0x5AA55AA5Uè

	)

2048 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2050 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2051 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2053 
ITM
->
PORT
[0U].
u32
 == 0UL)

2055 
__NOP
();

2057 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2059  (
	gch
);

2069 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2071 
št32_t
 
	gch
 = -1;

2073 ià(
	gITM_RxBufãr
 !ğ
ITM_RXBUFFER_EMPTY
)

2075 
ch
 = 
ITM_RxBufãr
;

2076 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2079  (
	gch
);

2089 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2092 ià(
	gITM_RxBufãr
 =ğ
ITM_RXBUFFER_EMPTY
)

2107 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\LPC54608.h

67 #iâdeà
_LPC54608_H_


68 
	#_LPC54608_H_


	)

72 
	#MCU_MEM_MAP_VERSION
 0x0100U

	)

74 
	#MCU_MEM_MAP_VERSION_MINOR
 0x0001U

	)

87 
	#NUMBER_OF_INT_VECTORS
 73

	)

89 
	eIRQn
 {

91 
	mNÙAva_IRQn
 = -128,

94 
	mNÚMaskabËIÁ_IRQn
 = -14,

95 
	mH¬dFauÉ_IRQn
 = -13,

96 
	mMemÜyMªagem’t_IRQn
 = -12,

97 
	mBusFauÉ_IRQn
 = -11,

98 
	mU§geFauÉ_IRQn
 = -10,

99 
	mSVC®l_IRQn
 = -5,

100 
	mDebugMÚ™Ü_IRQn
 = -4,

101 
	mP’dSV_IRQn
 = -2,

102 
	mSysTick_IRQn
 = -1,

105 
	mWDT_BOD_IRQn
 = 0,

106 
	mDMA0_IRQn
 = 1,

107 
	mGINT0_IRQn
 = 2,

108 
	mGINT1_IRQn
 = 3,

109 
	mPIN_INT0_IRQn
 = 4,

110 
	mPIN_INT1_IRQn
 = 5,

111 
	mPIN_INT2_IRQn
 = 6,

112 
	mPIN_INT3_IRQn
 = 7,

113 
	mUTICK0_IRQn
 = 8,

114 
	mMRT0_IRQn
 = 9,

115 
	mCTIMER0_IRQn
 = 10,

116 
	mCTIMER1_IRQn
 = 11,

117 
	mSCT0_IRQn
 = 12,

118 
	mCTIMER3_IRQn
 = 13,

119 
	mFLEXCOMM0_IRQn
 = 14,

120 
	mFLEXCOMM1_IRQn
 = 15,

121 
	mFLEXCOMM2_IRQn
 = 16,

122 
	mFLEXCOMM3_IRQn
 = 17,

123 
	mFLEXCOMM4_IRQn
 = 18,

124 
	mFLEXCOMM5_IRQn
 = 19,

125 
	mFLEXCOMM6_IRQn
 = 20,

126 
	mFLEXCOMM7_IRQn
 = 21,

127 
	mADC0_SEQA_IRQn
 = 22,

128 
	mADC0_SEQB_IRQn
 = 23,

129 
	mADC0_THCMP_IRQn
 = 24,

130 
	mDMIC0_IRQn
 = 25,

131 
	mHWVAD0_IRQn
 = 26,

132 
	mUSB0_NEEDCLK_IRQn
 = 27,

133 
	mUSB0_IRQn
 = 28,

134 
	mRTC_IRQn
 = 29,

135 
	mRe£rved46_IRQn
 = 30,

136 
	mRe£rved47_IRQn
 = 31,

137 
	mPIN_INT4_IRQn
 = 32,

138 
	mPIN_INT5_IRQn
 = 33,

139 
	mPIN_INT6_IRQn
 = 34,

140 
	mPIN_INT7_IRQn
 = 35,

141 
	mCTIMER2_IRQn
 = 36,

142 
	mCTIMER4_IRQn
 = 37,

143 
	mRIT_IRQn
 = 38,

144 
	mSPIFI0_IRQn
 = 39,

145 
	mFLEXCOMM8_IRQn
 = 40,

146 
	mFLEXCOMM9_IRQn
 = 41,

147 
	mSDIO_IRQn
 = 42,

148 
	mCAN0_IRQ0_IRQn
 = 43,

149 
	mCAN0_IRQ1_IRQn
 = 44,

150 
	mCAN1_IRQ0_IRQn
 = 45,

151 
	mCAN1_IRQ1_IRQn
 = 46,

152 
	mUSB1_IRQn
 = 47,

153 
	mUSB1_NEEDCLK_IRQn
 = 48,

154 
	mETHERNET_IRQn
 = 49,

155 
	mETHERNET_PMT_IRQn
 = 50,

156 
	mETHERNET_MACLP_IRQn
 = 51,

157 
	mEEPROM_IRQn
 = 52,

158 
	mLCD_IRQn
 = 53,

159 
	mSHA_IRQn
 = 54,

160 
	mSMARTCARD0_IRQn
 = 55,

161 
	mSMARTCARD1_IRQn
 = 56

162 } 
	tIRQn_Ty³
;

178 
	#__MPU_PRESENT
 1

	)

179 
	#__NVIC_PRIO_BITS
 3

	)

180 
	#__V’dÜ_SysTickCÚfig
 0

	)

181 
	#__FPU_PRESENT
 1

	)

183 
	~"cÜe_cm4.h
"

184 
	~"sy¡em_LPC54608.h
"

221 #ià
defšed
(
__ARMCC_VERSION
)

222 #´agm¨
push


223 #´agm¨
ªÚ_uniÚs


224 #–ià
defšed
(
__GNUC__
)

226 #–ià
defšed
(
__IAR_SYSTEMS_ICC__
)

227 #´agm¨
Ïnguage
=
ex‹nded


229 #”rÜ 
NÙ
 
suµÜ‹d
 
comp”
 
ty³


243 
__IO
 
ušt32_t
 
	mCTRL
;

244 
__IO
 
ušt32_t
 
	mINSEL
;

245 
__IO
 
ušt32_t
 
	mSEQ_CTRL
[2];

246 
__I
 
ušt32_t
 
	mSEQ_GDAT
[2];

247 
ušt8_t
 
	mRESERVED_0
[8];

248 
__I
 
ušt32_t
 
	mDAT
[12];

249 
__IO
 
ušt32_t
 
	mTHR0_LOW
;

250 
__IO
 
ušt32_t
 
	mTHR1_LOW
;

251 
__IO
 
ušt32_t
 
	mTHR0_HIGH
;

252 
__IO
 
ušt32_t
 
	mTHR1_HIGH
;

253 
__IO
 
ušt32_t
 
	mCHAN_THRSEL
;

254 
__IO
 
ušt32_t
 
	mINTEN
;

255 
__IO
 
ušt32_t
 
	mFLAGS
;

256 
__IO
 
ušt32_t
 
	mSTARTUP
;

257 
__IO
 
ušt32_t
 
	mCALIB
;

258 } 
	tADC_Ty³
;

270 
	#ADC_CTRL_CLKDIV_MASK
 (0xFFU)

	)

271 
	#ADC_CTRL_CLKDIV_SHIFT
 (0U)

	)

272 
	#ADC_CTRL_CLKDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CTRL_CLKDIV_SHIFT
)è& 
ADC_CTRL_CLKDIV_MASK
)

	)

273 
	#ADC_CTRL_ASYNMODE_MASK
 (0x100U)

	)

274 
	#ADC_CTRL_ASYNMODE_SHIFT
 (8U)

	)

275 
	#ADC_CTRL_ASYNMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CTRL_ASYNMODE_SHIFT
)è& 
ADC_CTRL_ASYNMODE_MASK
)

	)

276 
	#ADC_CTRL_RESOL_MASK
 (0x600U)

	)

277 
	#ADC_CTRL_RESOL_SHIFT
 (9U)

	)

278 
	#ADC_CTRL_RESOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CTRL_RESOL_SHIFT
)è& 
ADC_CTRL_RESOL_MASK
)

	)

279 
	#ADC_CTRL_BYPASSCAL_MASK
 (0x800U)

	)

280 
	#ADC_CTRL_BYPASSCAL_SHIFT
 (11U)

	)

281 
	#ADC_CTRL_BYPASSCAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CTRL_BYPASSCAL_SHIFT
)è& 
ADC_CTRL_BYPASSCAL_MASK
)

	)

282 
	#ADC_CTRL_TSAMP_MASK
 (0x7000U)

	)

283 
	#ADC_CTRL_TSAMP_SHIFT
 (12U)

	)

284 
	#ADC_CTRL_TSAMP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CTRL_TSAMP_SHIFT
)è& 
ADC_CTRL_TSAMP_MASK
)

	)

287 
	#ADC_INSEL_SEL_MASK
 (0x3U)

	)

288 
	#ADC_INSEL_SEL_SHIFT
 (0U)

	)

289 
	#ADC_INSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INSEL_SEL_SHIFT
)è& 
ADC_INSEL_SEL_MASK
)

	)

292 
	#ADC_SEQ_CTRL_CHANNELS_MASK
 (0xFFFU)

	)

293 
	#ADC_SEQ_CTRL_CHANNELS_SHIFT
 (0U)

	)

294 
	#ADC_SEQ_CTRL_CHANNELS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_CTRL_CHANNELS_SHIFT
)è& 
ADC_SEQ_CTRL_CHANNELS_MASK
)

	)

295 
	#ADC_SEQ_CTRL_TRIGGER_MASK
 (0x3F000U)

	)

296 
	#ADC_SEQ_CTRL_TRIGGER_SHIFT
 (12U)

	)

297 
	#ADC_SEQ_CTRL_TRIGGER
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_CTRL_TRIGGER_SHIFT
)è& 
ADC_SEQ_CTRL_TRIGGER_MASK
)

	)

298 
	#ADC_SEQ_CTRL_TRIGPOL_MASK
 (0x40000U)

	)

299 
	#ADC_SEQ_CTRL_TRIGPOL_SHIFT
 (18U)

	)

300 
	#ADC_SEQ_CTRL_TRIGPOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_CTRL_TRIGPOL_SHIFT
)è& 
ADC_SEQ_CTRL_TRIGPOL_MASK
)

	)

301 
	#ADC_SEQ_CTRL_SYNCBYPASS_MASK
 (0x80000U)

	)

302 
	#ADC_SEQ_CTRL_SYNCBYPASS_SHIFT
 (19U)

	)

303 
	#ADC_SEQ_CTRL_SYNCBYPASS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_CTRL_SYNCBYPASS_SHIFT
)è& 
ADC_SEQ_CTRL_SYNCBYPASS_MASK
)

	)

304 
	#ADC_SEQ_CTRL_START_MASK
 (0x4000000U)

	)

305 
	#ADC_SEQ_CTRL_START_SHIFT
 (26U)

	)

306 
	#ADC_SEQ_CTRL_START
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_CTRL_START_SHIFT
)è& 
ADC_SEQ_CTRL_START_MASK
)

	)

307 
	#ADC_SEQ_CTRL_BURST_MASK
 (0x8000000U)

	)

308 
	#ADC_SEQ_CTRL_BURST_SHIFT
 (27U)

	)

309 
	#ADC_SEQ_CTRL_BURST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_CTRL_BURST_SHIFT
)è& 
ADC_SEQ_CTRL_BURST_MASK
)

	)

310 
	#ADC_SEQ_CTRL_SINGLESTEP_MASK
 (0x10000000U)

	)

311 
	#ADC_SEQ_CTRL_SINGLESTEP_SHIFT
 (28U)

	)

312 
	#ADC_SEQ_CTRL_SINGLESTEP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_CTRL_SINGLESTEP_SHIFT
)è& 
ADC_SEQ_CTRL_SINGLESTEP_MASK
)

	)

313 
	#ADC_SEQ_CTRL_LOWPRIO_MASK
 (0x20000000U)

	)

314 
	#ADC_SEQ_CTRL_LOWPRIO_SHIFT
 (29U)

	)

315 
	#ADC_SEQ_CTRL_LOWPRIO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_CTRL_LOWPRIO_SHIFT
)è& 
ADC_SEQ_CTRL_LOWPRIO_MASK
)

	)

316 
	#ADC_SEQ_CTRL_MODE_MASK
 (0x40000000U)

	)

317 
	#ADC_SEQ_CTRL_MODE_SHIFT
 (30U)

	)

318 
	#ADC_SEQ_CTRL_MODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_CTRL_MODE_SHIFT
)è& 
ADC_SEQ_CTRL_MODE_MASK
)

	)

319 
	#ADC_SEQ_CTRL_SEQ_ENA_MASK
 (0x80000000U)

	)

320 
	#ADC_SEQ_CTRL_SEQ_ENA_SHIFT
 (31U)

	)

321 
	#ADC_SEQ_CTRL_SEQ_ENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_CTRL_SEQ_ENA_SHIFT
)è& 
ADC_SEQ_CTRL_SEQ_ENA_MASK
)

	)

324 
	#ADC_SEQ_CTRL_COUNT
 (2U)

	)

327 
	#ADC_SEQ_GDAT_RESULT_MASK
 (0xFFF0U)

	)

328 
	#ADC_SEQ_GDAT_RESULT_SHIFT
 (4U)

	)

329 
	#ADC_SEQ_GDAT_RESULT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_GDAT_RESULT_SHIFT
)è& 
ADC_SEQ_GDAT_RESULT_MASK
)

	)

330 
	#ADC_SEQ_GDAT_THCMPRANGE_MASK
 (0x30000U)

	)

331 
	#ADC_SEQ_GDAT_THCMPRANGE_SHIFT
 (16U)

	)

332 
	#ADC_SEQ_GDAT_THCMPRANGE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_GDAT_THCMPRANGE_SHIFT
)è& 
ADC_SEQ_GDAT_THCMPRANGE_MASK
)

	)

333 
	#ADC_SEQ_GDAT_THCMPCROSS_MASK
 (0xC0000U)

	)

334 
	#ADC_SEQ_GDAT_THCMPCROSS_SHIFT
 (18U)

	)

335 
	#ADC_SEQ_GDAT_THCMPCROSS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_GDAT_THCMPCROSS_SHIFT
)è& 
ADC_SEQ_GDAT_THCMPCROSS_MASK
)

	)

336 
	#ADC_SEQ_GDAT_CHN_MASK
 (0x3C000000U)

	)

337 
	#ADC_SEQ_GDAT_CHN_SHIFT
 (26U)

	)

338 
	#ADC_SEQ_GDAT_CHN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_GDAT_CHN_SHIFT
)è& 
ADC_SEQ_GDAT_CHN_MASK
)

	)

339 
	#ADC_SEQ_GDAT_OVERRUN_MASK
 (0x40000000U)

	)

340 
	#ADC_SEQ_GDAT_OVERRUN_SHIFT
 (30U)

	)

341 
	#ADC_SEQ_GDAT_OVERRUN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_GDAT_OVERRUN_SHIFT
)è& 
ADC_SEQ_GDAT_OVERRUN_MASK
)

	)

342 
	#ADC_SEQ_GDAT_DATAVALID_MASK
 (0x80000000U)

	)

343 
	#ADC_SEQ_GDAT_DATAVALID_SHIFT
 (31U)

	)

344 
	#ADC_SEQ_GDAT_DATAVALID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_SEQ_GDAT_DATAVALID_SHIFT
)è& 
ADC_SEQ_GDAT_DATAVALID_MASK
)

	)

347 
	#ADC_SEQ_GDAT_COUNT
 (2U)

	)

350 
	#ADC_DAT_RESULT_MASK
 (0xFFF0U)

	)

351 
	#ADC_DAT_RESULT_SHIFT
 (4U)

	)

352 
	#ADC_DAT_RESULT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_DAT_RESULT_SHIFT
)è& 
ADC_DAT_RESULT_MASK
)

	)

353 
	#ADC_DAT_THCMPRANGE_MASK
 (0x30000U)

	)

354 
	#ADC_DAT_THCMPRANGE_SHIFT
 (16U)

	)

355 
	#ADC_DAT_THCMPRANGE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_DAT_THCMPRANGE_SHIFT
)è& 
ADC_DAT_THCMPRANGE_MASK
)

	)

356 
	#ADC_DAT_THCMPCROSS_MASK
 (0xC0000U)

	)

357 
	#ADC_DAT_THCMPCROSS_SHIFT
 (18U)

	)

358 
	#ADC_DAT_THCMPCROSS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_DAT_THCMPCROSS_SHIFT
)è& 
ADC_DAT_THCMPCROSS_MASK
)

	)

359 
	#ADC_DAT_CHANNEL_MASK
 (0x3C000000U)

	)

360 
	#ADC_DAT_CHANNEL_SHIFT
 (26U)

	)

361 
	#ADC_DAT_CHANNEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_DAT_CHANNEL_SHIFT
)è& 
ADC_DAT_CHANNEL_MASK
)

	)

362 
	#ADC_DAT_OVERRUN_MASK
 (0x40000000U)

	)

363 
	#ADC_DAT_OVERRUN_SHIFT
 (30U)

	)

364 
	#ADC_DAT_OVERRUN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_DAT_OVERRUN_SHIFT
)è& 
ADC_DAT_OVERRUN_MASK
)

	)

365 
	#ADC_DAT_DATAVALID_MASK
 (0x80000000U)

	)

366 
	#ADC_DAT_DATAVALID_SHIFT
 (31U)

	)

367 
	#ADC_DAT_DATAVALID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_DAT_DATAVALID_SHIFT
)è& 
ADC_DAT_DATAVALID_MASK
)

	)

370 
	#ADC_DAT_COUNT
 (12U)

	)

373 
	#ADC_THR0_LOW_THRLOW_MASK
 (0xFFF0U)

	)

374 
	#ADC_THR0_LOW_THRLOW_SHIFT
 (4U)

	)

375 
	#ADC_THR0_LOW_THRLOW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_THR0_LOW_THRLOW_SHIFT
)è& 
ADC_THR0_LOW_THRLOW_MASK
)

	)

378 
	#ADC_THR1_LOW_THRLOW_MASK
 (0xFFF0U)

	)

379 
	#ADC_THR1_LOW_THRLOW_SHIFT
 (4U)

	)

380 
	#ADC_THR1_LOW_THRLOW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_THR1_LOW_THRLOW_SHIFT
)è& 
ADC_THR1_LOW_THRLOW_MASK
)

	)

383 
	#ADC_THR0_HIGH_THRHIGH_MASK
 (0xFFF0U)

	)

384 
	#ADC_THR0_HIGH_THRHIGH_SHIFT
 (4U)

	)

385 
	#ADC_THR0_HIGH_THRHIGH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_THR0_HIGH_THRHIGH_SHIFT
)è& 
ADC_THR0_HIGH_THRHIGH_MASK
)

	)

388 
	#ADC_THR1_HIGH_THRHIGH_MASK
 (0xFFF0U)

	)

389 
	#ADC_THR1_HIGH_THRHIGH_SHIFT
 (4U)

	)

390 
	#ADC_THR1_HIGH_THRHIGH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_THR1_HIGH_THRHIGH_SHIFT
)è& 
ADC_THR1_HIGH_THRHIGH_MASK
)

	)

393 
	#ADC_CHAN_THRSEL_CH0_THRSEL_MASK
 (0x1U)

	)

394 
	#ADC_CHAN_THRSEL_CH0_THRSEL_SHIFT
 (0U)

	)

395 
	#ADC_CHAN_THRSEL_CH0_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH0_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH0_THRSEL_MASK
)

	)

396 
	#ADC_CHAN_THRSEL_CH1_THRSEL_MASK
 (0x2U)

	)

397 
	#ADC_CHAN_THRSEL_CH1_THRSEL_SHIFT
 (1U)

	)

398 
	#ADC_CHAN_THRSEL_CH1_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH1_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH1_THRSEL_MASK
)

	)

399 
	#ADC_CHAN_THRSEL_CH2_THRSEL_MASK
 (0x4U)

	)

400 
	#ADC_CHAN_THRSEL_CH2_THRSEL_SHIFT
 (2U)

	)

401 
	#ADC_CHAN_THRSEL_CH2_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH2_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH2_THRSEL_MASK
)

	)

402 
	#ADC_CHAN_THRSEL_CH3_THRSEL_MASK
 (0x8U)

	)

403 
	#ADC_CHAN_THRSEL_CH3_THRSEL_SHIFT
 (3U)

	)

404 
	#ADC_CHAN_THRSEL_CH3_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH3_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH3_THRSEL_MASK
)

	)

405 
	#ADC_CHAN_THRSEL_CH4_THRSEL_MASK
 (0x10U)

	)

406 
	#ADC_CHAN_THRSEL_CH4_THRSEL_SHIFT
 (4U)

	)

407 
	#ADC_CHAN_THRSEL_CH4_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH4_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH4_THRSEL_MASK
)

	)

408 
	#ADC_CHAN_THRSEL_CH5_THRSEL_MASK
 (0x20U)

	)

409 
	#ADC_CHAN_THRSEL_CH5_THRSEL_SHIFT
 (5U)

	)

410 
	#ADC_CHAN_THRSEL_CH5_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH5_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH5_THRSEL_MASK
)

	)

411 
	#ADC_CHAN_THRSEL_CH6_THRSEL_MASK
 (0x40U)

	)

412 
	#ADC_CHAN_THRSEL_CH6_THRSEL_SHIFT
 (6U)

	)

413 
	#ADC_CHAN_THRSEL_CH6_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH6_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH6_THRSEL_MASK
)

	)

414 
	#ADC_CHAN_THRSEL_CH7_THRSEL_MASK
 (0x80U)

	)

415 
	#ADC_CHAN_THRSEL_CH7_THRSEL_SHIFT
 (7U)

	)

416 
	#ADC_CHAN_THRSEL_CH7_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH7_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH7_THRSEL_MASK
)

	)

417 
	#ADC_CHAN_THRSEL_CH8_THRSEL_MASK
 (0x100U)

	)

418 
	#ADC_CHAN_THRSEL_CH8_THRSEL_SHIFT
 (8U)

	)

419 
	#ADC_CHAN_THRSEL_CH8_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH8_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH8_THRSEL_MASK
)

	)

420 
	#ADC_CHAN_THRSEL_CH9_THRSEL_MASK
 (0x200U)

	)

421 
	#ADC_CHAN_THRSEL_CH9_THRSEL_SHIFT
 (9U)

	)

422 
	#ADC_CHAN_THRSEL_CH9_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH9_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH9_THRSEL_MASK
)

	)

423 
	#ADC_CHAN_THRSEL_CH10_THRSEL_MASK
 (0x400U)

	)

424 
	#ADC_CHAN_THRSEL_CH10_THRSEL_SHIFT
 (10U)

	)

425 
	#ADC_CHAN_THRSEL_CH10_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH10_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH10_THRSEL_MASK
)

	)

426 
	#ADC_CHAN_THRSEL_CH11_THRSEL_MASK
 (0x800U)

	)

427 
	#ADC_CHAN_THRSEL_CH11_THRSEL_SHIFT
 (11U)

	)

428 
	#ADC_CHAN_THRSEL_CH11_THRSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CHAN_THRSEL_CH11_THRSEL_SHIFT
)è& 
ADC_CHAN_THRSEL_CH11_THRSEL_MASK
)

	)

431 
	#ADC_INTEN_SEQA_INTEN_MASK
 (0x1U)

	)

432 
	#ADC_INTEN_SEQA_INTEN_SHIFT
 (0U)

	)

433 
	#ADC_INTEN_SEQA_INTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_SEQA_INTEN_SHIFT
)è& 
ADC_INTEN_SEQA_INTEN_MASK
)

	)

434 
	#ADC_INTEN_SEQB_INTEN_MASK
 (0x2U)

	)

435 
	#ADC_INTEN_SEQB_INTEN_SHIFT
 (1U)

	)

436 
	#ADC_INTEN_SEQB_INTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_SEQB_INTEN_SHIFT
)è& 
ADC_INTEN_SEQB_INTEN_MASK
)

	)

437 
	#ADC_INTEN_OVR_INTEN_MASK
 (0x4U)

	)

438 
	#ADC_INTEN_OVR_INTEN_SHIFT
 (2U)

	)

439 
	#ADC_INTEN_OVR_INTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_OVR_INTEN_SHIFT
)è& 
ADC_INTEN_OVR_INTEN_MASK
)

	)

440 
	#ADC_INTEN_ADCMPINTEN0_MASK
 (0x18U)

	)

441 
	#ADC_INTEN_ADCMPINTEN0_SHIFT
 (3U)

	)

442 
	#ADC_INTEN_ADCMPINTEN0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN0_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN0_MASK
)

	)

443 
	#ADC_INTEN_ADCMPINTEN1_MASK
 (0x60U)

	)

444 
	#ADC_INTEN_ADCMPINTEN1_SHIFT
 (5U)

	)

445 
	#ADC_INTEN_ADCMPINTEN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN1_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN1_MASK
)

	)

446 
	#ADC_INTEN_ADCMPINTEN2_MASK
 (0x180U)

	)

447 
	#ADC_INTEN_ADCMPINTEN2_SHIFT
 (7U)

	)

448 
	#ADC_INTEN_ADCMPINTEN2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN2_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN2_MASK
)

	)

449 
	#ADC_INTEN_ADCMPINTEN3_MASK
 (0x600U)

	)

450 
	#ADC_INTEN_ADCMPINTEN3_SHIFT
 (9U)

	)

451 
	#ADC_INTEN_ADCMPINTEN3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN3_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN3_MASK
)

	)

452 
	#ADC_INTEN_ADCMPINTEN4_MASK
 (0x1800U)

	)

453 
	#ADC_INTEN_ADCMPINTEN4_SHIFT
 (11U)

	)

454 
	#ADC_INTEN_ADCMPINTEN4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN4_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN4_MASK
)

	)

455 
	#ADC_INTEN_ADCMPINTEN5_MASK
 (0x6000U)

	)

456 
	#ADC_INTEN_ADCMPINTEN5_SHIFT
 (13U)

	)

457 
	#ADC_INTEN_ADCMPINTEN5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN5_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN5_MASK
)

	)

458 
	#ADC_INTEN_ADCMPINTEN6_MASK
 (0x18000U)

	)

459 
	#ADC_INTEN_ADCMPINTEN6_SHIFT
 (15U)

	)

460 
	#ADC_INTEN_ADCMPINTEN6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN6_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN6_MASK
)

	)

461 
	#ADC_INTEN_ADCMPINTEN7_MASK
 (0x60000U)

	)

462 
	#ADC_INTEN_ADCMPINTEN7_SHIFT
 (17U)

	)

463 
	#ADC_INTEN_ADCMPINTEN7
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN7_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN7_MASK
)

	)

464 
	#ADC_INTEN_ADCMPINTEN8_MASK
 (0x180000U)

	)

465 
	#ADC_INTEN_ADCMPINTEN8_SHIFT
 (19U)

	)

466 
	#ADC_INTEN_ADCMPINTEN8
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN8_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN8_MASK
)

	)

467 
	#ADC_INTEN_ADCMPINTEN9_MASK
 (0x600000U)

	)

468 
	#ADC_INTEN_ADCMPINTEN9_SHIFT
 (21U)

	)

469 
	#ADC_INTEN_ADCMPINTEN9
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN9_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN9_MASK
)

	)

470 
	#ADC_INTEN_ADCMPINTEN10_MASK
 (0x1800000U)

	)

471 
	#ADC_INTEN_ADCMPINTEN10_SHIFT
 (23U)

	)

472 
	#ADC_INTEN_ADCMPINTEN10
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN10_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN10_MASK
)

	)

473 
	#ADC_INTEN_ADCMPINTEN11_MASK
 (0x6000000U)

	)

474 
	#ADC_INTEN_ADCMPINTEN11_SHIFT
 (25U)

	)

475 
	#ADC_INTEN_ADCMPINTEN11
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_INTEN_ADCMPINTEN11_SHIFT
)è& 
ADC_INTEN_ADCMPINTEN11_MASK
)

	)

478 
	#ADC_FLAGS_THCMP0_MASK
 (0x1U)

	)

479 
	#ADC_FLAGS_THCMP0_SHIFT
 (0U)

	)

480 
	#ADC_FLAGS_THCMP0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP0_SHIFT
)è& 
ADC_FLAGS_THCMP0_MASK
)

	)

481 
	#ADC_FLAGS_THCMP1_MASK
 (0x2U)

	)

482 
	#ADC_FLAGS_THCMP1_SHIFT
 (1U)

	)

483 
	#ADC_FLAGS_THCMP1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP1_SHIFT
)è& 
ADC_FLAGS_THCMP1_MASK
)

	)

484 
	#ADC_FLAGS_THCMP2_MASK
 (0x4U)

	)

485 
	#ADC_FLAGS_THCMP2_SHIFT
 (2U)

	)

486 
	#ADC_FLAGS_THCMP2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP2_SHIFT
)è& 
ADC_FLAGS_THCMP2_MASK
)

	)

487 
	#ADC_FLAGS_THCMP3_MASK
 (0x8U)

	)

488 
	#ADC_FLAGS_THCMP3_SHIFT
 (3U)

	)

489 
	#ADC_FLAGS_THCMP3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP3_SHIFT
)è& 
ADC_FLAGS_THCMP3_MASK
)

	)

490 
	#ADC_FLAGS_THCMP4_MASK
 (0x10U)

	)

491 
	#ADC_FLAGS_THCMP4_SHIFT
 (4U)

	)

492 
	#ADC_FLAGS_THCMP4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP4_SHIFT
)è& 
ADC_FLAGS_THCMP4_MASK
)

	)

493 
	#ADC_FLAGS_THCMP5_MASK
 (0x20U)

	)

494 
	#ADC_FLAGS_THCMP5_SHIFT
 (5U)

	)

495 
	#ADC_FLAGS_THCMP5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP5_SHIFT
)è& 
ADC_FLAGS_THCMP5_MASK
)

	)

496 
	#ADC_FLAGS_THCMP6_MASK
 (0x40U)

	)

497 
	#ADC_FLAGS_THCMP6_SHIFT
 (6U)

	)

498 
	#ADC_FLAGS_THCMP6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP6_SHIFT
)è& 
ADC_FLAGS_THCMP6_MASK
)

	)

499 
	#ADC_FLAGS_THCMP7_MASK
 (0x80U)

	)

500 
	#ADC_FLAGS_THCMP7_SHIFT
 (7U)

	)

501 
	#ADC_FLAGS_THCMP7
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP7_SHIFT
)è& 
ADC_FLAGS_THCMP7_MASK
)

	)

502 
	#ADC_FLAGS_THCMP8_MASK
 (0x100U)

	)

503 
	#ADC_FLAGS_THCMP8_SHIFT
 (8U)

	)

504 
	#ADC_FLAGS_THCMP8
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP8_SHIFT
)è& 
ADC_FLAGS_THCMP8_MASK
)

	)

505 
	#ADC_FLAGS_THCMP9_MASK
 (0x200U)

	)

506 
	#ADC_FLAGS_THCMP9_SHIFT
 (9U)

	)

507 
	#ADC_FLAGS_THCMP9
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP9_SHIFT
)è& 
ADC_FLAGS_THCMP9_MASK
)

	)

508 
	#ADC_FLAGS_THCMP10_MASK
 (0x400U)

	)

509 
	#ADC_FLAGS_THCMP10_SHIFT
 (10U)

	)

510 
	#ADC_FLAGS_THCMP10
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP10_SHIFT
)è& 
ADC_FLAGS_THCMP10_MASK
)

	)

511 
	#ADC_FLAGS_THCMP11_MASK
 (0x800U)

	)

512 
	#ADC_FLAGS_THCMP11_SHIFT
 (11U)

	)

513 
	#ADC_FLAGS_THCMP11
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP11_SHIFT
)è& 
ADC_FLAGS_THCMP11_MASK
)

	)

514 
	#ADC_FLAGS_OVERRUN0_MASK
 (0x1000U)

	)

515 
	#ADC_FLAGS_OVERRUN0_SHIFT
 (12U)

	)

516 
	#ADC_FLAGS_OVERRUN0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN0_SHIFT
)è& 
ADC_FLAGS_OVERRUN0_MASK
)

	)

517 
	#ADC_FLAGS_OVERRUN1_MASK
 (0x2000U)

	)

518 
	#ADC_FLAGS_OVERRUN1_SHIFT
 (13U)

	)

519 
	#ADC_FLAGS_OVERRUN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN1_SHIFT
)è& 
ADC_FLAGS_OVERRUN1_MASK
)

	)

520 
	#ADC_FLAGS_OVERRUN2_MASK
 (0x4000U)

	)

521 
	#ADC_FLAGS_OVERRUN2_SHIFT
 (14U)

	)

522 
	#ADC_FLAGS_OVERRUN2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN2_SHIFT
)è& 
ADC_FLAGS_OVERRUN2_MASK
)

	)

523 
	#ADC_FLAGS_OVERRUN3_MASK
 (0x8000U)

	)

524 
	#ADC_FLAGS_OVERRUN3_SHIFT
 (15U)

	)

525 
	#ADC_FLAGS_OVERRUN3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN3_SHIFT
)è& 
ADC_FLAGS_OVERRUN3_MASK
)

	)

526 
	#ADC_FLAGS_OVERRUN4_MASK
 (0x10000U)

	)

527 
	#ADC_FLAGS_OVERRUN4_SHIFT
 (16U)

	)

528 
	#ADC_FLAGS_OVERRUN4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN4_SHIFT
)è& 
ADC_FLAGS_OVERRUN4_MASK
)

	)

529 
	#ADC_FLAGS_OVERRUN5_MASK
 (0x20000U)

	)

530 
	#ADC_FLAGS_OVERRUN5_SHIFT
 (17U)

	)

531 
	#ADC_FLAGS_OVERRUN5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN5_SHIFT
)è& 
ADC_FLAGS_OVERRUN5_MASK
)

	)

532 
	#ADC_FLAGS_OVERRUN6_MASK
 (0x40000U)

	)

533 
	#ADC_FLAGS_OVERRUN6_SHIFT
 (18U)

	)

534 
	#ADC_FLAGS_OVERRUN6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN6_SHIFT
)è& 
ADC_FLAGS_OVERRUN6_MASK
)

	)

535 
	#ADC_FLAGS_OVERRUN7_MASK
 (0x80000U)

	)

536 
	#ADC_FLAGS_OVERRUN7_SHIFT
 (19U)

	)

537 
	#ADC_FLAGS_OVERRUN7
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN7_SHIFT
)è& 
ADC_FLAGS_OVERRUN7_MASK
)

	)

538 
	#ADC_FLAGS_OVERRUN8_MASK
 (0x100000U)

	)

539 
	#ADC_FLAGS_OVERRUN8_SHIFT
 (20U)

	)

540 
	#ADC_FLAGS_OVERRUN8
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN8_SHIFT
)è& 
ADC_FLAGS_OVERRUN8_MASK
)

	)

541 
	#ADC_FLAGS_OVERRUN9_MASK
 (0x200000U)

	)

542 
	#ADC_FLAGS_OVERRUN9_SHIFT
 (21U)

	)

543 
	#ADC_FLAGS_OVERRUN9
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN9_SHIFT
)è& 
ADC_FLAGS_OVERRUN9_MASK
)

	)

544 
	#ADC_FLAGS_OVERRUN10_MASK
 (0x400000U)

	)

545 
	#ADC_FLAGS_OVERRUN10_SHIFT
 (22U)

	)

546 
	#ADC_FLAGS_OVERRUN10
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN10_SHIFT
)è& 
ADC_FLAGS_OVERRUN10_MASK
)

	)

547 
	#ADC_FLAGS_OVERRUN11_MASK
 (0x800000U)

	)

548 
	#ADC_FLAGS_OVERRUN11_SHIFT
 (23U)

	)

549 
	#ADC_FLAGS_OVERRUN11
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVERRUN11_SHIFT
)è& 
ADC_FLAGS_OVERRUN11_MASK
)

	)

550 
	#ADC_FLAGS_SEQA_OVR_MASK
 (0x1000000U)

	)

551 
	#ADC_FLAGS_SEQA_OVR_SHIFT
 (24U)

	)

552 
	#ADC_FLAGS_SEQA_OVR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_SEQA_OVR_SHIFT
)è& 
ADC_FLAGS_SEQA_OVR_MASK
)

	)

553 
	#ADC_FLAGS_SEQB_OVR_MASK
 (0x2000000U)

	)

554 
	#ADC_FLAGS_SEQB_OVR_SHIFT
 (25U)

	)

555 
	#ADC_FLAGS_SEQB_OVR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_SEQB_OVR_SHIFT
)è& 
ADC_FLAGS_SEQB_OVR_MASK
)

	)

556 
	#ADC_FLAGS_SEQA_INT_MASK
 (0x10000000U)

	)

557 
	#ADC_FLAGS_SEQA_INT_SHIFT
 (28U)

	)

558 
	#ADC_FLAGS_SEQA_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_SEQA_INT_SHIFT
)è& 
ADC_FLAGS_SEQA_INT_MASK
)

	)

559 
	#ADC_FLAGS_SEQB_INT_MASK
 (0x20000000U)

	)

560 
	#ADC_FLAGS_SEQB_INT_SHIFT
 (29U)

	)

561 
	#ADC_FLAGS_SEQB_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_SEQB_INT_SHIFT
)è& 
ADC_FLAGS_SEQB_INT_MASK
)

	)

562 
	#ADC_FLAGS_THCMP_INT_MASK
 (0x40000000U)

	)

563 
	#ADC_FLAGS_THCMP_INT_SHIFT
 (30U)

	)

564 
	#ADC_FLAGS_THCMP_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_THCMP_INT_SHIFT
)è& 
ADC_FLAGS_THCMP_INT_MASK
)

	)

565 
	#ADC_FLAGS_OVR_INT_MASK
 (0x80000000U)

	)

566 
	#ADC_FLAGS_OVR_INT_SHIFT
 (31U)

	)

567 
	#ADC_FLAGS_OVR_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_FLAGS_OVR_INT_SHIFT
)è& 
ADC_FLAGS_OVR_INT_MASK
)

	)

570 
	#ADC_STARTUP_ADC_ENA_MASK
 (0x1U)

	)

571 
	#ADC_STARTUP_ADC_ENA_SHIFT
 (0U)

	)

572 
	#ADC_STARTUP_ADC_ENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_STARTUP_ADC_ENA_SHIFT
)è& 
ADC_STARTUP_ADC_ENA_MASK
)

	)

573 
	#ADC_STARTUP_ADC_INIT_MASK
 (0x2U)

	)

574 
	#ADC_STARTUP_ADC_INIT_SHIFT
 (1U)

	)

575 
	#ADC_STARTUP_ADC_INIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_STARTUP_ADC_INIT_SHIFT
)è& 
ADC_STARTUP_ADC_INIT_MASK
)

	)

578 
	#ADC_CALIB_CALIB_MASK
 (0x1U)

	)

579 
	#ADC_CALIB_CALIB_SHIFT
 (0U)

	)

580 
	#ADC_CALIB_CALIB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CALIB_CALIB_SHIFT
)è& 
ADC_CALIB_CALIB_MASK
)

	)

581 
	#ADC_CALIB_CALREQD_MASK
 (0x2U)

	)

582 
	#ADC_CALIB_CALREQD_SHIFT
 (1U)

	)

583 
	#ADC_CALIB_CALREQD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CALIB_CALREQD_SHIFT
)è& 
ADC_CALIB_CALREQD_MASK
)

	)

584 
	#ADC_CALIB_CALVALUE_MASK
 (0x1FCU)

	)

585 
	#ADC_CALIB_CALVALUE_SHIFT
 (2U)

	)

586 
	#ADC_CALIB_CALVALUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ADC_CALIB_CALVALUE_SHIFT
)è& 
ADC_CALIB_CALVALUE_MASK
)

	)

596 
	#ADC0_BASE
 (0x400A0000u)

	)

598 
	#ADC0
 ((
ADC_Ty³
 *)
ADC0_BASE
)

	)

600 
	#ADC_BASE_ADDRS
 { 
ADC0_BASE
 }

	)

602 
	#ADC_BASE_PTRS
 { 
ADC0
 }

	)

604 
	#ADC_SEQ_IRQS
 { 
ADC0_SEQA_IRQn
, 
ADC0_SEQB_IRQn
 }

	)

605 
	#ADC_THCMP_IRQS
 { 
ADC0_THCMP_IRQn
 }

	)

623 
__IO
 
ušt32_t
 
	mASYNCPRESETCTRL
;

624 
__O
 
ušt32_t
 
	mASYNCPRESETCTRLSET
;

625 
__O
 
ušt32_t
 
	mASYNCPRESETCTRLCLR
;

626 
ušt8_t
 
	mRESERVED_0
[4];

627 
__IO
 
ušt32_t
 
	mASYNCAPBCLKCTRL
;

628 
__O
 
ušt32_t
 
	mASYNCAPBCLKCTRLSET
;

629 
__O
 
ušt32_t
 
	mASYNCAPBCLKCTRLCLR
;

630 
ušt8_t
 
	mRESERVED_1
[4];

631 
__IO
 
ušt32_t
 
	mASYNCAPBCLKSELA
;

632 } 
	tASYNC_SYSCON_Ty³
;

644 
	#ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER3_MASK
 (0x2000U)

	)

645 
	#ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER3_SHIFT
 (13U)

	)

646 
	#ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER3_SHIFT
)è& 
ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER3_MASK
)

	)

647 
	#ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER4_MASK
 (0x4000U)

	)

648 
	#ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER4_SHIFT
 (14U)

	)

649 
	#ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER4_SHIFT
)è& 
ASYNC_SYSCON_ASYNCPRESETCTRL_CTIMER4_MASK
)

	)

652 
	#ASYNC_SYSCON_ASYNCPRESETCTRLSET_ARST_SET_MASK
 (0xFFFFFFFFU)

	)

653 
	#ASYNC_SYSCON_ASYNCPRESETCTRLSET_ARST_SET_SHIFT
 (0U)

	)

654 
	#ASYNC_SYSCON_ASYNCPRESETCTRLSET_ARST_SET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ASYNC_SYSCON_ASYNCPRESETCTRLSET_ARST_SET_SHIFT
)è& 
ASYNC_SYSCON_ASYNCPRESETCTRLSET_ARST_SET_MASK
)

	)

657 
	#ASYNC_SYSCON_ASYNCPRESETCTRLCLR_ARST_CLR_MASK
 (0xFFFFFFFFU)

	)

658 
	#ASYNC_SYSCON_ASYNCPRESETCTRLCLR_ARST_CLR_SHIFT
 (0U)

	)

659 
	#ASYNC_SYSCON_ASYNCPRESETCTRLCLR_ARST_CLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ASYNC_SYSCON_ASYNCPRESETCTRLCLR_ARST_CLR_SHIFT
)è& 
ASYNC_SYSCON_ASYNCPRESETCTRLCLR_ARST_CLR_MASK
)

	)

662 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER3_MASK
 (0x2000U)

	)

663 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER3_SHIFT
 (13U)

	)

664 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER3_SHIFT
)è& 
ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER3_MASK
)

	)

665 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER4_MASK
 (0x4000U)

	)

666 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER4_SHIFT
 (14U)

	)

667 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER4_SHIFT
)è& 
ASYNC_SYSCON_ASYNCAPBCLKCTRL_CTIMER4_MASK
)

	)

670 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRLSET_ACLK_SET_MASK
 (0xFFFFFFFFU)

	)

671 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRLSET_ACLK_SET_SHIFT
 (0U)

	)

672 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRLSET_ACLK_SET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ASYNC_SYSCON_ASYNCAPBCLKCTRLSET_ACLK_SET_SHIFT
)è& 
ASYNC_SYSCON_ASYNCAPBCLKCTRLSET_ACLK_SET_MASK
)

	)

675 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRLCLR_ACLK_CLR_MASK
 (0xFFFFFFFFU)

	)

676 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRLCLR_ACLK_CLR_SHIFT
 (0U)

	)

677 
	#ASYNC_SYSCON_ASYNCAPBCLKCTRLCLR_ACLK_CLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ASYNC_SYSCON_ASYNCAPBCLKCTRLCLR_ACLK_CLR_SHIFT
)è& 
ASYNC_SYSCON_ASYNCAPBCLKCTRLCLR_ACLK_CLR_MASK
)

	)

680 
	#ASYNC_SYSCON_ASYNCAPBCLKSELA_SEL_MASK
 (0x3U)

	)

681 
	#ASYNC_SYSCON_ASYNCAPBCLKSELA_SEL_SHIFT
 (0U)

	)

682 
	#ASYNC_SYSCON_ASYNCAPBCLKSELA_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ASYNC_SYSCON_ASYNCAPBCLKSELA_SEL_SHIFT
)è& 
ASYNC_SYSCON_ASYNCAPBCLKSELA_SEL_MASK
)

	)

692 
	#ASYNC_SYSCON_BASE
 (0x40040000u)

	)

694 
	#ASYNC_SYSCON
 ((
ASYNC_SYSCON_Ty³
 *)
ASYNC_SYSCON_BASE
)

	)

696 
	#ASYNC_SYSCON_BASE_ADDRS
 { 
ASYNC_SYSCON_BASE
 }

	)

698 
	#ASYNC_SYSCON_BASE_PTRS
 { 
ASYNC_SYSCON
 }

	)

716 
ušt8_t
 
	mRESERVED_0
[16];

717 
__IO
 
ušt32_t
 
	mTEST
;

718 
ušt8_t
 
	mRESERVED_1
[4];

719 
__IO
 
ušt32_t
 
	mCCCR
;

720 
__IO
 
ušt32_t
 
	mNBTP
;

721 
__IO
 
ušt32_t
 
	mTSCC
;

722 
__IO
 
ušt32_t
 
	mTSCV
;

723 
__IO
 
ušt32_t
 
	mTOCC
;

724 
__I
 
ušt32_t
 
	mTOCV
;

725 
ušt8_t
 
	mRESERVED_2
[16];

726 
__I
 
ušt32_t
 
	mECR
;

727 
__I
 
ušt32_t
 
	mPSR
;

728 
__IO
 
ušt32_t
 
	mTDCR
;

729 
ušt8_t
 
	mRESERVED_3
[4];

730 
__IO
 
ušt32_t
 
	mIR
;

731 
__IO
 
ušt32_t
 
	mIE
;

732 
__IO
 
ušt32_t
 
	mILS
;

733 
__IO
 
ušt32_t
 
	mILE
;

734 
ušt8_t
 
	mRESERVED_4
[32];

735 
__IO
 
ušt32_t
 
	mGFC
;

736 
__IO
 
ušt32_t
 
	mSIDFC
;

737 
__IO
 
ušt32_t
 
	mXIDFC
;

738 
ušt8_t
 
	mRESERVED_5
[4];

739 
__IO
 
ušt32_t
 
	mXIDAM
;

740 
__I
 
ušt32_t
 
	mHPMS
;

741 
__IO
 
ušt32_t
 
	mNDAT1
;

742 
__IO
 
ušt32_t
 
	mNDAT2
;

743 
__IO
 
ušt32_t
 
	mRXF0C
;

744 
__IO
 
ušt32_t
 
	mRXF0S
;

745 
__IO
 
ušt32_t
 
	mRXF0A
;

746 
__IO
 
ušt32_t
 
	mRXBC
;

747 
__IO
 
ušt32_t
 
	mRXF1C
;

748 
__I
 
ušt32_t
 
	mRXF1S
;

749 
__IO
 
ušt32_t
 
	mRXF1A
;

750 
__IO
 
ušt32_t
 
	mRXESC
;

751 
__IO
 
ušt32_t
 
	mTXBC
;

752 
__IO
 
ušt32_t
 
	mTXFQS
;

753 
__IO
 
ušt32_t
 
	mTXESC
;

754 
__IO
 
ušt32_t
 
	mTXBRP
;

755 
__IO
 
ušt32_t
 
	mTXBAR
;

756 
__IO
 
ušt32_t
 
	mTXBCR
;

757 
__IO
 
ušt32_t
 
	mTXBTO
;

758 
__IO
 
ušt32_t
 
	mTXBCF
;

759 
__IO
 
ušt32_t
 
	mTXBTIE
;

760 
__IO
 
ušt32_t
 
	mTXBCIE
;

761 
ušt8_t
 
	mRESERVED_6
[8];

762 
__IO
 
ušt32_t
 
	mTXEFC
;

763 
__I
 
ušt32_t
 
	mTXEFS
;

764 
__IO
 
ušt32_t
 
	mTXEFA
;

765 
ušt8_t
 
	mRESERVED_7
[260];

766 
__IO
 
ušt32_t
 
	mMRBA
;

767 
ušt8_t
 
	mRESERVED_8
[508];

768 
__IO
 
ušt32_t
 
	mETSCC
;

769 
ušt8_t
 
	mRESERVED_9
[508];

770 
__IO
 
ušt32_t
 
	mETSCV
;

771 } 
	tCAN_Ty³
;

783 
	#CAN_TEST_LBCK_MASK
 (0x10U)

	)

784 
	#CAN_TEST_LBCK_SHIFT
 (4U)

	)

785 
	#CAN_TEST_LBCK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TEST_LBCK_SHIFT
)è& 
CAN_TEST_LBCK_MASK
)

	)

786 
	#CAN_TEST_TX_MASK
 (0x60U)

	)

787 
	#CAN_TEST_TX_SHIFT
 (5U)

	)

788 
	#CAN_TEST_TX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TEST_TX_SHIFT
)è& 
CAN_TEST_TX_MASK
)

	)

789 
	#CAN_TEST_RX_MASK
 (0x80U)

	)

790 
	#CAN_TEST_RX_SHIFT
 (7U)

	)

791 
	#CAN_TEST_RX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TEST_RX_SHIFT
)è& 
CAN_TEST_RX_MASK
)

	)

794 
	#CAN_CCCR_INIT_MASK
 (0x1U)

	)

795 
	#CAN_CCCR_INIT_SHIFT
 (0U)

	)

796 
	#CAN_CCCR_INIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_CCCR_INIT_SHIFT
)è& 
CAN_CCCR_INIT_MASK
)

	)

797 
	#CAN_CCCR_CCE_MASK
 (0x2U)

	)

798 
	#CAN_CCCR_CCE_SHIFT
 (1U)

	)

799 
	#CAN_CCCR_CCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_CCCR_CCE_SHIFT
)è& 
CAN_CCCR_CCE_MASK
)

	)

800 
	#CAN_CCCR_ASM_MASK
 (0x4U)

	)

801 
	#CAN_CCCR_ASM_SHIFT
 (2U)

	)

802 
	#CAN_CCCR_ASM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_CCCR_ASM_SHIFT
)è& 
CAN_CCCR_ASM_MASK
)

	)

803 
	#CAN_CCCR_CSA_MASK
 (0x8U)

	)

804 
	#CAN_CCCR_CSA_SHIFT
 (3U)

	)

805 
	#CAN_CCCR_CSA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_CCCR_CSA_SHIFT
)è& 
CAN_CCCR_CSA_MASK
)

	)

806 
	#CAN_CCCR_CSR_MASK
 (0x10U)

	)

807 
	#CAN_CCCR_CSR_SHIFT
 (4U)

	)

808 
	#CAN_CCCR_CSR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_CCCR_CSR_SHIFT
)è& 
CAN_CCCR_CSR_MASK
)

	)

809 
	#CAN_CCCR_MON_MASK
 (0x20U)

	)

810 
	#CAN_CCCR_MON_SHIFT
 (5U)

	)

811 
	#CAN_CCCR_MON
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_CCCR_MON_SHIFT
)è& 
CAN_CCCR_MON_MASK
)

	)

812 
	#CAN_CCCR_DAR_MASK
 (0x40U)

	)

813 
	#CAN_CCCR_DAR_SHIFT
 (6U)

	)

814 
	#CAN_CCCR_DAR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_CCCR_DAR_SHIFT
)è& 
CAN_CCCR_DAR_MASK
)

	)

815 
	#CAN_CCCR_TEST_MASK
 (0x80U)

	)

816 
	#CAN_CCCR_TEST_SHIFT
 (7U)

	)

817 
	#CAN_CCCR_TEST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_CCCR_TEST_SHIFT
)è& 
CAN_CCCR_TEST_MASK
)

	)

818 
	#CAN_CCCR_PXHD_MASK
 (0x1000U)

	)

819 
	#CAN_CCCR_PXHD_SHIFT
 (12U)

	)

820 
	#CAN_CCCR_PXHD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_CCCR_PXHD_SHIFT
)è& 
CAN_CCCR_PXHD_MASK
)

	)

821 
	#CAN_CCCR_EFBI_MASK
 (0x2000U)

	)

822 
	#CAN_CCCR_EFBI_SHIFT
 (13U)

	)

823 
	#CAN_CCCR_EFBI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_CCCR_EFBI_SHIFT
)è& 
CAN_CCCR_EFBI_MASK
)

	)

824 
	#CAN_CCCR_TXP_MASK
 (0x4000U)

	)

825 
	#CAN_CCCR_TXP_SHIFT
 (14U)

	)

826 
	#CAN_CCCR_TXP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_CCCR_TXP_SHIFT
)è& 
CAN_CCCR_TXP_MASK
)

	)

829 
	#CAN_NBTP_NTSEG2_MASK
 (0x7FU)

	)

830 
	#CAN_NBTP_NTSEG2_SHIFT
 (0U)

	)

831 
	#CAN_NBTP_NTSEG2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_NBTP_NTSEG2_SHIFT
)è& 
CAN_NBTP_NTSEG2_MASK
)

	)

832 
	#CAN_NBTP_NTSEG1_MASK
 (0xFF00U)

	)

833 
	#CAN_NBTP_NTSEG1_SHIFT
 (8U)

	)

834 
	#CAN_NBTP_NTSEG1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_NBTP_NTSEG1_SHIFT
)è& 
CAN_NBTP_NTSEG1_MASK
)

	)

835 
	#CAN_NBTP_NBRP_MASK
 (0x1FF0000U)

	)

836 
	#CAN_NBTP_NBRP_SHIFT
 (16U)

	)

837 
	#CAN_NBTP_NBRP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_NBTP_NBRP_SHIFT
)è& 
CAN_NBTP_NBRP_MASK
)

	)

838 
	#CAN_NBTP_NSJW_MASK
 (0xFE000000U)

	)

839 
	#CAN_NBTP_NSJW_SHIFT
 (25U)

	)

840 
	#CAN_NBTP_NSJW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_NBTP_NSJW_SHIFT
)è& 
CAN_NBTP_NSJW_MASK
)

	)

843 
	#CAN_TSCC_TSS_MASK
 (0x3U)

	)

844 
	#CAN_TSCC_TSS_SHIFT
 (0U)

	)

845 
	#CAN_TSCC_TSS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TSCC_TSS_SHIFT
)è& 
CAN_TSCC_TSS_MASK
)

	)

846 
	#CAN_TSCC_TCP_MASK
 (0xF0000U)

	)

847 
	#CAN_TSCC_TCP_SHIFT
 (16U)

	)

848 
	#CAN_TSCC_TCP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TSCC_TCP_SHIFT
)è& 
CAN_TSCC_TCP_MASK
)

	)

851 
	#CAN_TSCV_TSC_MASK
 (0xFFFFU)

	)

852 
	#CAN_TSCV_TSC_SHIFT
 (0U)

	)

853 
	#CAN_TSCV_TSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TSCV_TSC_SHIFT
)è& 
CAN_TSCV_TSC_MASK
)

	)

856 
	#CAN_TOCC_ETOC_MASK
 (0x1U)

	)

857 
	#CAN_TOCC_ETOC_SHIFT
 (0U)

	)

858 
	#CAN_TOCC_ETOC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TOCC_ETOC_SHIFT
)è& 
CAN_TOCC_ETOC_MASK
)

	)

859 
	#CAN_TOCC_TOS_MASK
 (0x6U)

	)

860 
	#CAN_TOCC_TOS_SHIFT
 (1U)

	)

861 
	#CAN_TOCC_TOS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TOCC_TOS_SHIFT
)è& 
CAN_TOCC_TOS_MASK
)

	)

862 
	#CAN_TOCC_TOP_MASK
 (0xFFFF0000U)

	)

863 
	#CAN_TOCC_TOP_SHIFT
 (16U)

	)

864 
	#CAN_TOCC_TOP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TOCC_TOP_SHIFT
)è& 
CAN_TOCC_TOP_MASK
)

	)

867 
	#CAN_TOCV_TOC_MASK
 (0xFFFFU)

	)

868 
	#CAN_TOCV_TOC_SHIFT
 (0U)

	)

869 
	#CAN_TOCV_TOC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TOCV_TOC_SHIFT
)è& 
CAN_TOCV_TOC_MASK
)

	)

872 
	#CAN_ECR_TEC_MASK
 (0xFFU)

	)

873 
	#CAN_ECR_TEC_SHIFT
 (0U)

	)

874 
	#CAN_ECR_TEC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ECR_TEC_SHIFT
)è& 
CAN_ECR_TEC_MASK
)

	)

875 
	#CAN_ECR_REC_MASK
 (0x7F00U)

	)

876 
	#CAN_ECR_REC_SHIFT
 (8U)

	)

877 
	#CAN_ECR_REC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ECR_REC_SHIFT
)è& 
CAN_ECR_REC_MASK
)

	)

878 
	#CAN_ECR_RP_MASK
 (0x8000U)

	)

879 
	#CAN_ECR_RP_SHIFT
 (15U)

	)

880 
	#CAN_ECR_RP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ECR_RP_SHIFT
)è& 
CAN_ECR_RP_MASK
)

	)

881 
	#CAN_ECR_CEL_MASK
 (0xFF0000U)

	)

882 
	#CAN_ECR_CEL_SHIFT
 (16U)

	)

883 
	#CAN_ECR_CEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ECR_CEL_SHIFT
)è& 
CAN_ECR_CEL_MASK
)

	)

886 
	#CAN_PSR_LEC_MASK
 (0x7U)

	)

887 
	#CAN_PSR_LEC_SHIFT
 (0U)

	)

888 
	#CAN_PSR_LEC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_PSR_LEC_SHIFT
)è& 
CAN_PSR_LEC_MASK
)

	)

889 
	#CAN_PSR_ACT_MASK
 (0x18U)

	)

890 
	#CAN_PSR_ACT_SHIFT
 (3U)

	)

891 
	#CAN_PSR_ACT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_PSR_ACT_SHIFT
)è& 
CAN_PSR_ACT_MASK
)

	)

892 
	#CAN_PSR_EP_MASK
 (0x20U)

	)

893 
	#CAN_PSR_EP_SHIFT
 (5U)

	)

894 
	#CAN_PSR_EP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_PSR_EP_SHIFT
)è& 
CAN_PSR_EP_MASK
)

	)

895 
	#CAN_PSR_EW_MASK
 (0x40U)

	)

896 
	#CAN_PSR_EW_SHIFT
 (6U)

	)

897 
	#CAN_PSR_EW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_PSR_EW_SHIFT
)è& 
CAN_PSR_EW_MASK
)

	)

898 
	#CAN_PSR_BO_MASK
 (0x80U)

	)

899 
	#CAN_PSR_BO_SHIFT
 (7U)

	)

900 
	#CAN_PSR_BO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_PSR_BO_SHIFT
)è& 
CAN_PSR_BO_MASK
)

	)

901 
	#CAN_PSR_PXE_MASK
 (0x4000U)

	)

902 
	#CAN_PSR_PXE_SHIFT
 (14U)

	)

903 
	#CAN_PSR_PXE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_PSR_PXE_SHIFT
)è& 
CAN_PSR_PXE_MASK
)

	)

904 
	#CAN_PSR_TDCV_MASK
 (0x7F0000U)

	)

905 
	#CAN_PSR_TDCV_SHIFT
 (16U)

	)

906 
	#CAN_PSR_TDCV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_PSR_TDCV_SHIFT
)è& 
CAN_PSR_TDCV_MASK
)

	)

909 
	#CAN_TDCR_TDCF_MASK
 (0x7FU)

	)

910 
	#CAN_TDCR_TDCF_SHIFT
 (0U)

	)

911 
	#CAN_TDCR_TDCF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TDCR_TDCF_SHIFT
)è& 
CAN_TDCR_TDCF_MASK
)

	)

912 
	#CAN_TDCR_TDCO_MASK
 (0x7F00U)

	)

913 
	#CAN_TDCR_TDCO_SHIFT
 (8U)

	)

914 
	#CAN_TDCR_TDCO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TDCR_TDCO_SHIFT
)è& 
CAN_TDCR_TDCO_MASK
)

	)

917 
	#CAN_IR_RF0N_MASK
 (0x1U)

	)

918 
	#CAN_IR_RF0N_SHIFT
 (0U)

	)

919 
	#CAN_IR_RF0N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_RF0N_SHIFT
)è& 
CAN_IR_RF0N_MASK
)

	)

920 
	#CAN_IR_RF0W_MASK
 (0x2U)

	)

921 
	#CAN_IR_RF0W_SHIFT
 (1U)

	)

922 
	#CAN_IR_RF0W
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_RF0W_SHIFT
)è& 
CAN_IR_RF0W_MASK
)

	)

923 
	#CAN_IR_RF0F_MASK
 (0x4U)

	)

924 
	#CAN_IR_RF0F_SHIFT
 (2U)

	)

925 
	#CAN_IR_RF0F
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_RF0F_SHIFT
)è& 
CAN_IR_RF0F_MASK
)

	)

926 
	#CAN_IR_RF0L_MASK
 (0x8U)

	)

927 
	#CAN_IR_RF0L_SHIFT
 (3U)

	)

928 
	#CAN_IR_RF0L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_RF0L_SHIFT
)è& 
CAN_IR_RF0L_MASK
)

	)

929 
	#CAN_IR_RF1N_MASK
 (0x10U)

	)

930 
	#CAN_IR_RF1N_SHIFT
 (4U)

	)

931 
	#CAN_IR_RF1N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_RF1N_SHIFT
)è& 
CAN_IR_RF1N_MASK
)

	)

932 
	#CAN_IR_RF1W_MASK
 (0x20U)

	)

933 
	#CAN_IR_RF1W_SHIFT
 (5U)

	)

934 
	#CAN_IR_RF1W
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_RF1W_SHIFT
)è& 
CAN_IR_RF1W_MASK
)

	)

935 
	#CAN_IR_RF1F_MASK
 (0x40U)

	)

936 
	#CAN_IR_RF1F_SHIFT
 (6U)

	)

937 
	#CAN_IR_RF1F
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_RF1F_SHIFT
)è& 
CAN_IR_RF1F_MASK
)

	)

938 
	#CAN_IR_RF1L_MASK
 (0x80U)

	)

939 
	#CAN_IR_RF1L_SHIFT
 (7U)

	)

940 
	#CAN_IR_RF1L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_RF1L_SHIFT
)è& 
CAN_IR_RF1L_MASK
)

	)

941 
	#CAN_IR_HPM_MASK
 (0x100U)

	)

942 
	#CAN_IR_HPM_SHIFT
 (8U)

	)

943 
	#CAN_IR_HPM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_HPM_SHIFT
)è& 
CAN_IR_HPM_MASK
)

	)

944 
	#CAN_IR_TC_MASK
 (0x200U)

	)

945 
	#CAN_IR_TC_SHIFT
 (9U)

	)

946 
	#CAN_IR_TC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_TC_SHIFT
)è& 
CAN_IR_TC_MASK
)

	)

947 
	#CAN_IR_TCF_MASK
 (0x400U)

	)

948 
	#CAN_IR_TCF_SHIFT
 (10U)

	)

949 
	#CAN_IR_TCF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_TCF_SHIFT
)è& 
CAN_IR_TCF_MASK
)

	)

950 
	#CAN_IR_TFE_MASK
 (0x800U)

	)

951 
	#CAN_IR_TFE_SHIFT
 (11U)

	)

952 
	#CAN_IR_TFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_TFE_SHIFT
)è& 
CAN_IR_TFE_MASK
)

	)

953 
	#CAN_IR_TEFN_MASK
 (0x1000U)

	)

954 
	#CAN_IR_TEFN_SHIFT
 (12U)

	)

955 
	#CAN_IR_TEFN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_TEFN_SHIFT
)è& 
CAN_IR_TEFN_MASK
)

	)

956 
	#CAN_IR_TEFW_MASK
 (0x2000U)

	)

957 
	#CAN_IR_TEFW_SHIFT
 (13U)

	)

958 
	#CAN_IR_TEFW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_TEFW_SHIFT
)è& 
CAN_IR_TEFW_MASK
)

	)

959 
	#CAN_IR_TEFF_MASK
 (0x4000U)

	)

960 
	#CAN_IR_TEFF_SHIFT
 (14U)

	)

961 
	#CAN_IR_TEFF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_TEFF_SHIFT
)è& 
CAN_IR_TEFF_MASK
)

	)

962 
	#CAN_IR_TEFL_MASK
 (0x8000U)

	)

963 
	#CAN_IR_TEFL_SHIFT
 (15U)

	)

964 
	#CAN_IR_TEFL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_TEFL_SHIFT
)è& 
CAN_IR_TEFL_MASK
)

	)

965 
	#CAN_IR_TSW_MASK
 (0x10000U)

	)

966 
	#CAN_IR_TSW_SHIFT
 (16U)

	)

967 
	#CAN_IR_TSW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_TSW_SHIFT
)è& 
CAN_IR_TSW_MASK
)

	)

968 
	#CAN_IR_MRAF_MASK
 (0x20000U)

	)

969 
	#CAN_IR_MRAF_SHIFT
 (17U)

	)

970 
	#CAN_IR_MRAF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_MRAF_SHIFT
)è& 
CAN_IR_MRAF_MASK
)

	)

971 
	#CAN_IR_TOO_MASK
 (0x40000U)

	)

972 
	#CAN_IR_TOO_SHIFT
 (18U)

	)

973 
	#CAN_IR_TOO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_TOO_SHIFT
)è& 
CAN_IR_TOO_MASK
)

	)

974 
	#CAN_IR_DRX_MASK
 (0x80000U)

	)

975 
	#CAN_IR_DRX_SHIFT
 (19U)

	)

976 
	#CAN_IR_DRX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_DRX_SHIFT
)è& 
CAN_IR_DRX_MASK
)

	)

977 
	#CAN_IR_BEC_MASK
 (0x100000U)

	)

978 
	#CAN_IR_BEC_SHIFT
 (20U)

	)

979 
	#CAN_IR_BEC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_BEC_SHIFT
)è& 
CAN_IR_BEC_MASK
)

	)

980 
	#CAN_IR_BEU_MASK
 (0x200000U)

	)

981 
	#CAN_IR_BEU_SHIFT
 (21U)

	)

982 
	#CAN_IR_BEU
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_BEU_SHIFT
)è& 
CAN_IR_BEU_MASK
)

	)

983 
	#CAN_IR_ELO_MASK
 (0x400000U)

	)

984 
	#CAN_IR_ELO_SHIFT
 (22U)

	)

985 
	#CAN_IR_ELO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_ELO_SHIFT
)è& 
CAN_IR_ELO_MASK
)

	)

986 
	#CAN_IR_EP_MASK
 (0x800000U)

	)

987 
	#CAN_IR_EP_SHIFT
 (23U)

	)

988 
	#CAN_IR_EP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_EP_SHIFT
)è& 
CAN_IR_EP_MASK
)

	)

989 
	#CAN_IR_EW_MASK
 (0x1000000U)

	)

990 
	#CAN_IR_EW_SHIFT
 (24U)

	)

991 
	#CAN_IR_EW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_EW_SHIFT
)è& 
CAN_IR_EW_MASK
)

	)

992 
	#CAN_IR_BO_MASK
 (0x2000000U)

	)

993 
	#CAN_IR_BO_SHIFT
 (25U)

	)

994 
	#CAN_IR_BO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_BO_SHIFT
)è& 
CAN_IR_BO_MASK
)

	)

995 
	#CAN_IR_WDI_MASK
 (0x4000000U)

	)

996 
	#CAN_IR_WDI_SHIFT
 (26U)

	)

997 
	#CAN_IR_WDI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_WDI_SHIFT
)è& 
CAN_IR_WDI_MASK
)

	)

998 
	#CAN_IR_PEA_MASK
 (0x8000000U)

	)

999 
	#CAN_IR_PEA_SHIFT
 (27U)

	)

1000 
	#CAN_IR_PEA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_PEA_SHIFT
)è& 
CAN_IR_PEA_MASK
)

	)

1001 
	#CAN_IR_PED_MASK
 (0x10000000U)

	)

1002 
	#CAN_IR_PED_SHIFT
 (28U)

	)

1003 
	#CAN_IR_PED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_PED_SHIFT
)è& 
CAN_IR_PED_MASK
)

	)

1004 
	#CAN_IR_ARA_MASK
 (0x20000000U)

	)

1005 
	#CAN_IR_ARA_SHIFT
 (29U)

	)

1006 
	#CAN_IR_ARA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IR_ARA_SHIFT
)è& 
CAN_IR_ARA_MASK
)

	)

1009 
	#CAN_IE_RF0NE_MASK
 (0x1U)

	)

1010 
	#CAN_IE_RF0NE_SHIFT
 (0U)

	)

1011 
	#CAN_IE_RF0NE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_RF0NE_SHIFT
)è& 
CAN_IE_RF0NE_MASK
)

	)

1012 
	#CAN_IE_RF0WE_MASK
 (0x2U)

	)

1013 
	#CAN_IE_RF0WE_SHIFT
 (1U)

	)

1014 
	#CAN_IE_RF0WE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_RF0WE_SHIFT
)è& 
CAN_IE_RF0WE_MASK
)

	)

1015 
	#CAN_IE_RF0FE_MASK
 (0x4U)

	)

1016 
	#CAN_IE_RF0FE_SHIFT
 (2U)

	)

1017 
	#CAN_IE_RF0FE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_RF0FE_SHIFT
)è& 
CAN_IE_RF0FE_MASK
)

	)

1018 
	#CAN_IE_RF0LE_MASK
 (0x8U)

	)

1019 
	#CAN_IE_RF0LE_SHIFT
 (3U)

	)

1020 
	#CAN_IE_RF0LE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_RF0LE_SHIFT
)è& 
CAN_IE_RF0LE_MASK
)

	)

1021 
	#CAN_IE_RF1NE_MASK
 (0x10U)

	)

1022 
	#CAN_IE_RF1NE_SHIFT
 (4U)

	)

1023 
	#CAN_IE_RF1NE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_RF1NE_SHIFT
)è& 
CAN_IE_RF1NE_MASK
)

	)

1024 
	#CAN_IE_RF1WE_MASK
 (0x20U)

	)

1025 
	#CAN_IE_RF1WE_SHIFT
 (5U)

	)

1026 
	#CAN_IE_RF1WE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_RF1WE_SHIFT
)è& 
CAN_IE_RF1WE_MASK
)

	)

1027 
	#CAN_IE_RF1FE_MASK
 (0x40U)

	)

1028 
	#CAN_IE_RF1FE_SHIFT
 (6U)

	)

1029 
	#CAN_IE_RF1FE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_RF1FE_SHIFT
)è& 
CAN_IE_RF1FE_MASK
)

	)

1030 
	#CAN_IE_RF1LE_MASK
 (0x80U)

	)

1031 
	#CAN_IE_RF1LE_SHIFT
 (7U)

	)

1032 
	#CAN_IE_RF1LE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_RF1LE_SHIFT
)è& 
CAN_IE_RF1LE_MASK
)

	)

1033 
	#CAN_IE_HPME_MASK
 (0x100U)

	)

1034 
	#CAN_IE_HPME_SHIFT
 (8U)

	)

1035 
	#CAN_IE_HPME
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_HPME_SHIFT
)è& 
CAN_IE_HPME_MASK
)

	)

1036 
	#CAN_IE_TCE_MASK
 (0x200U)

	)

1037 
	#CAN_IE_TCE_SHIFT
 (9U)

	)

1038 
	#CAN_IE_TCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_TCE_SHIFT
)è& 
CAN_IE_TCE_MASK
)

	)

1039 
	#CAN_IE_TCFE_MASK
 (0x400U)

	)

1040 
	#CAN_IE_TCFE_SHIFT
 (10U)

	)

1041 
	#CAN_IE_TCFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_TCFE_SHIFT
)è& 
CAN_IE_TCFE_MASK
)

	)

1042 
	#CAN_IE_TFEE_MASK
 (0x800U)

	)

1043 
	#CAN_IE_TFEE_SHIFT
 (11U)

	)

1044 
	#CAN_IE_TFEE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_TFEE_SHIFT
)è& 
CAN_IE_TFEE_MASK
)

	)

1045 
	#CAN_IE_TEFNE_MASK
 (0x1000U)

	)

1046 
	#CAN_IE_TEFNE_SHIFT
 (12U)

	)

1047 
	#CAN_IE_TEFNE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_TEFNE_SHIFT
)è& 
CAN_IE_TEFNE_MASK
)

	)

1048 
	#CAN_IE_TEFWE_MASK
 (0x2000U)

	)

1049 
	#CAN_IE_TEFWE_SHIFT
 (13U)

	)

1050 
	#CAN_IE_TEFWE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_TEFWE_SHIFT
)è& 
CAN_IE_TEFWE_MASK
)

	)

1051 
	#CAN_IE_TEFFE_MASK
 (0x4000U)

	)

1052 
	#CAN_IE_TEFFE_SHIFT
 (14U)

	)

1053 
	#CAN_IE_TEFFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_TEFFE_SHIFT
)è& 
CAN_IE_TEFFE_MASK
)

	)

1054 
	#CAN_IE_TEFLE_MASK
 (0x8000U)

	)

1055 
	#CAN_IE_TEFLE_SHIFT
 (15U)

	)

1056 
	#CAN_IE_TEFLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_TEFLE_SHIFT
)è& 
CAN_IE_TEFLE_MASK
)

	)

1057 
	#CAN_IE_TSWE_MASK
 (0x10000U)

	)

1058 
	#CAN_IE_TSWE_SHIFT
 (16U)

	)

1059 
	#CAN_IE_TSWE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_TSWE_SHIFT
)è& 
CAN_IE_TSWE_MASK
)

	)

1060 
	#CAN_IE_MRAFE_MASK
 (0x20000U)

	)

1061 
	#CAN_IE_MRAFE_SHIFT
 (17U)

	)

1062 
	#CAN_IE_MRAFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_MRAFE_SHIFT
)è& 
CAN_IE_MRAFE_MASK
)

	)

1063 
	#CAN_IE_TOOE_MASK
 (0x40000U)

	)

1064 
	#CAN_IE_TOOE_SHIFT
 (18U)

	)

1065 
	#CAN_IE_TOOE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_TOOE_SHIFT
)è& 
CAN_IE_TOOE_MASK
)

	)

1066 
	#CAN_IE_DRXE_MASK
 (0x80000U)

	)

1067 
	#CAN_IE_DRXE_SHIFT
 (19U)

	)

1068 
	#CAN_IE_DRXE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_DRXE_SHIFT
)è& 
CAN_IE_DRXE_MASK
)

	)

1069 
	#CAN_IE_BECE_MASK
 (0x100000U)

	)

1070 
	#CAN_IE_BECE_SHIFT
 (20U)

	)

1071 
	#CAN_IE_BECE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_BECE_SHIFT
)è& 
CAN_IE_BECE_MASK
)

	)

1072 
	#CAN_IE_BEUE_MASK
 (0x200000U)

	)

1073 
	#CAN_IE_BEUE_SHIFT
 (21U)

	)

1074 
	#CAN_IE_BEUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_BEUE_SHIFT
)è& 
CAN_IE_BEUE_MASK
)

	)

1075 
	#CAN_IE_ELOE_MASK
 (0x400000U)

	)

1076 
	#CAN_IE_ELOE_SHIFT
 (22U)

	)

1077 
	#CAN_IE_ELOE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_ELOE_SHIFT
)è& 
CAN_IE_ELOE_MASK
)

	)

1078 
	#CAN_IE_EPE_MASK
 (0x800000U)

	)

1079 
	#CAN_IE_EPE_SHIFT
 (23U)

	)

1080 
	#CAN_IE_EPE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_EPE_SHIFT
)è& 
CAN_IE_EPE_MASK
)

	)

1081 
	#CAN_IE_EWE_MASK
 (0x1000000U)

	)

1082 
	#CAN_IE_EWE_SHIFT
 (24U)

	)

1083 
	#CAN_IE_EWE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_EWE_SHIFT
)è& 
CAN_IE_EWE_MASK
)

	)

1084 
	#CAN_IE_BOE_MASK
 (0x2000000U)

	)

1085 
	#CAN_IE_BOE_SHIFT
 (25U)

	)

1086 
	#CAN_IE_BOE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_BOE_SHIFT
)è& 
CAN_IE_BOE_MASK
)

	)

1087 
	#CAN_IE_WDIE_MASK
 (0x4000000U)

	)

1088 
	#CAN_IE_WDIE_SHIFT
 (26U)

	)

1089 
	#CAN_IE_WDIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_WDIE_SHIFT
)è& 
CAN_IE_WDIE_MASK
)

	)

1090 
	#CAN_IE_PEAE_MASK
 (0x8000000U)

	)

1091 
	#CAN_IE_PEAE_SHIFT
 (27U)

	)

1092 
	#CAN_IE_PEAE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_PEAE_SHIFT
)è& 
CAN_IE_PEAE_MASK
)

	)

1093 
	#CAN_IE_PEDE_MASK
 (0x10000000U)

	)

1094 
	#CAN_IE_PEDE_SHIFT
 (28U)

	)

1095 
	#CAN_IE_PEDE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_PEDE_SHIFT
)è& 
CAN_IE_PEDE_MASK
)

	)

1096 
	#CAN_IE_ARAE_MASK
 (0x20000000U)

	)

1097 
	#CAN_IE_ARAE_SHIFT
 (29U)

	)

1098 
	#CAN_IE_ARAE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_IE_ARAE_SHIFT
)è& 
CAN_IE_ARAE_MASK
)

	)

1101 
	#CAN_ILS_RF0NL_MASK
 (0x1U)

	)

1102 
	#CAN_ILS_RF0NL_SHIFT
 (0U)

	)

1103 
	#CAN_ILS_RF0NL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_RF0NL_SHIFT
)è& 
CAN_ILS_RF0NL_MASK
)

	)

1104 
	#CAN_ILS_RF0WL_MASK
 (0x2U)

	)

1105 
	#CAN_ILS_RF0WL_SHIFT
 (1U)

	)

1106 
	#CAN_ILS_RF0WL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_RF0WL_SHIFT
)è& 
CAN_ILS_RF0WL_MASK
)

	)

1107 
	#CAN_ILS_RF0FL_MASK
 (0x4U)

	)

1108 
	#CAN_ILS_RF0FL_SHIFT
 (2U)

	)

1109 
	#CAN_ILS_RF0FL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_RF0FL_SHIFT
)è& 
CAN_ILS_RF0FL_MASK
)

	)

1110 
	#CAN_ILS_RF0LL_MASK
 (0x8U)

	)

1111 
	#CAN_ILS_RF0LL_SHIFT
 (3U)

	)

1112 
	#CAN_ILS_RF0LL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_RF0LL_SHIFT
)è& 
CAN_ILS_RF0LL_MASK
)

	)

1113 
	#CAN_ILS_RF1NL_MASK
 (0x10U)

	)

1114 
	#CAN_ILS_RF1NL_SHIFT
 (4U)

	)

1115 
	#CAN_ILS_RF1NL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_RF1NL_SHIFT
)è& 
CAN_ILS_RF1NL_MASK
)

	)

1116 
	#CAN_ILS_RF1WL_MASK
 (0x20U)

	)

1117 
	#CAN_ILS_RF1WL_SHIFT
 (5U)

	)

1118 
	#CAN_ILS_RF1WL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_RF1WL_SHIFT
)è& 
CAN_ILS_RF1WL_MASK
)

	)

1119 
	#CAN_ILS_RF1FL_MASK
 (0x40U)

	)

1120 
	#CAN_ILS_RF1FL_SHIFT
 (6U)

	)

1121 
	#CAN_ILS_RF1FL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_RF1FL_SHIFT
)è& 
CAN_ILS_RF1FL_MASK
)

	)

1122 
	#CAN_ILS_RF1LL_MASK
 (0x80U)

	)

1123 
	#CAN_ILS_RF1LL_SHIFT
 (7U)

	)

1124 
	#CAN_ILS_RF1LL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_RF1LL_SHIFT
)è& 
CAN_ILS_RF1LL_MASK
)

	)

1125 
	#CAN_ILS_HPML_MASK
 (0x100U)

	)

1126 
	#CAN_ILS_HPML_SHIFT
 (8U)

	)

1127 
	#CAN_ILS_HPML
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_HPML_SHIFT
)è& 
CAN_ILS_HPML_MASK
)

	)

1128 
	#CAN_ILS_TCL_MASK
 (0x200U)

	)

1129 
	#CAN_ILS_TCL_SHIFT
 (9U)

	)

1130 
	#CAN_ILS_TCL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_TCL_SHIFT
)è& 
CAN_ILS_TCL_MASK
)

	)

1131 
	#CAN_ILS_TCFL_MASK
 (0x400U)

	)

1132 
	#CAN_ILS_TCFL_SHIFT
 (10U)

	)

1133 
	#CAN_ILS_TCFL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_TCFL_SHIFT
)è& 
CAN_ILS_TCFL_MASK
)

	)

1134 
	#CAN_ILS_TFEL_MASK
 (0x800U)

	)

1135 
	#CAN_ILS_TFEL_SHIFT
 (11U)

	)

1136 
	#CAN_ILS_TFEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_TFEL_SHIFT
)è& 
CAN_ILS_TFEL_MASK
)

	)

1137 
	#CAN_ILS_TEFNL_MASK
 (0x1000U)

	)

1138 
	#CAN_ILS_TEFNL_SHIFT
 (12U)

	)

1139 
	#CAN_ILS_TEFNL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_TEFNL_SHIFT
)è& 
CAN_ILS_TEFNL_MASK
)

	)

1140 
	#CAN_ILS_TEFWL_MASK
 (0x2000U)

	)

1141 
	#CAN_ILS_TEFWL_SHIFT
 (13U)

	)

1142 
	#CAN_ILS_TEFWL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_TEFWL_SHIFT
)è& 
CAN_ILS_TEFWL_MASK
)

	)

1143 
	#CAN_ILS_TEFFL_MASK
 (0x4000U)

	)

1144 
	#CAN_ILS_TEFFL_SHIFT
 (14U)

	)

1145 
	#CAN_ILS_TEFFL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_TEFFL_SHIFT
)è& 
CAN_ILS_TEFFL_MASK
)

	)

1146 
	#CAN_ILS_TEFLL_MASK
 (0x8000U)

	)

1147 
	#CAN_ILS_TEFLL_SHIFT
 (15U)

	)

1148 
	#CAN_ILS_TEFLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_TEFLL_SHIFT
)è& 
CAN_ILS_TEFLL_MASK
)

	)

1149 
	#CAN_ILS_TSWL_MASK
 (0x10000U)

	)

1150 
	#CAN_ILS_TSWL_SHIFT
 (16U)

	)

1151 
	#CAN_ILS_TSWL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_TSWL_SHIFT
)è& 
CAN_ILS_TSWL_MASK
)

	)

1152 
	#CAN_ILS_MRAFL_MASK
 (0x20000U)

	)

1153 
	#CAN_ILS_MRAFL_SHIFT
 (17U)

	)

1154 
	#CAN_ILS_MRAFL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_MRAFL_SHIFT
)è& 
CAN_ILS_MRAFL_MASK
)

	)

1155 
	#CAN_ILS_TOOL_MASK
 (0x40000U)

	)

1156 
	#CAN_ILS_TOOL_SHIFT
 (18U)

	)

1157 
	#CAN_ILS_TOOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_TOOL_SHIFT
)è& 
CAN_ILS_TOOL_MASK
)

	)

1158 
	#CAN_ILS_DRXL_MASK
 (0x80000U)

	)

1159 
	#CAN_ILS_DRXL_SHIFT
 (19U)

	)

1160 
	#CAN_ILS_DRXL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_DRXL_SHIFT
)è& 
CAN_ILS_DRXL_MASK
)

	)

1161 
	#CAN_ILS_BECL_MASK
 (0x100000U)

	)

1162 
	#CAN_ILS_BECL_SHIFT
 (20U)

	)

1163 
	#CAN_ILS_BECL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_BECL_SHIFT
)è& 
CAN_ILS_BECL_MASK
)

	)

1164 
	#CAN_ILS_BEUL_MASK
 (0x200000U)

	)

1165 
	#CAN_ILS_BEUL_SHIFT
 (21U)

	)

1166 
	#CAN_ILS_BEUL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_BEUL_SHIFT
)è& 
CAN_ILS_BEUL_MASK
)

	)

1167 
	#CAN_ILS_ELOL_MASK
 (0x400000U)

	)

1168 
	#CAN_ILS_ELOL_SHIFT
 (22U)

	)

1169 
	#CAN_ILS_ELOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_ELOL_SHIFT
)è& 
CAN_ILS_ELOL_MASK
)

	)

1170 
	#CAN_ILS_EPL_MASK
 (0x800000U)

	)

1171 
	#CAN_ILS_EPL_SHIFT
 (23U)

	)

1172 
	#CAN_ILS_EPL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_EPL_SHIFT
)è& 
CAN_ILS_EPL_MASK
)

	)

1173 
	#CAN_ILS_EWL_MASK
 (0x1000000U)

	)

1174 
	#CAN_ILS_EWL_SHIFT
 (24U)

	)

1175 
	#CAN_ILS_EWL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_EWL_SHIFT
)è& 
CAN_ILS_EWL_MASK
)

	)

1176 
	#CAN_ILS_BOL_MASK
 (0x2000000U)

	)

1177 
	#CAN_ILS_BOL_SHIFT
 (25U)

	)

1178 
	#CAN_ILS_BOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_BOL_SHIFT
)è& 
CAN_ILS_BOL_MASK
)

	)

1179 
	#CAN_ILS_WDIL_MASK
 (0x4000000U)

	)

1180 
	#CAN_ILS_WDIL_SHIFT
 (26U)

	)

1181 
	#CAN_ILS_WDIL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_WDIL_SHIFT
)è& 
CAN_ILS_WDIL_MASK
)

	)

1182 
	#CAN_ILS_PEAL_MASK
 (0x8000000U)

	)

1183 
	#CAN_ILS_PEAL_SHIFT
 (27U)

	)

1184 
	#CAN_ILS_PEAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_PEAL_SHIFT
)è& 
CAN_ILS_PEAL_MASK
)

	)

1185 
	#CAN_ILS_PEDL_MASK
 (0x10000000U)

	)

1186 
	#CAN_ILS_PEDL_SHIFT
 (28U)

	)

1187 
	#CAN_ILS_PEDL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_PEDL_SHIFT
)è& 
CAN_ILS_PEDL_MASK
)

	)

1188 
	#CAN_ILS_ARAL_MASK
 (0x20000000U)

	)

1189 
	#CAN_ILS_ARAL_SHIFT
 (29U)

	)

1190 
	#CAN_ILS_ARAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILS_ARAL_SHIFT
)è& 
CAN_ILS_ARAL_MASK
)

	)

1193 
	#CAN_ILE_EINT0_MASK
 (0x1U)

	)

1194 
	#CAN_ILE_EINT0_SHIFT
 (0U)

	)

1195 
	#CAN_ILE_EINT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILE_EINT0_SHIFT
)è& 
CAN_ILE_EINT0_MASK
)

	)

1196 
	#CAN_ILE_EINT1_MASK
 (0x2U)

	)

1197 
	#CAN_ILE_EINT1_SHIFT
 (1U)

	)

1198 
	#CAN_ILE_EINT1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ILE_EINT1_SHIFT
)è& 
CAN_ILE_EINT1_MASK
)

	)

1201 
	#CAN_GFC_RRFE_MASK
 (0x1U)

	)

1202 
	#CAN_GFC_RRFE_SHIFT
 (0U)

	)

1203 
	#CAN_GFC_RRFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_GFC_RRFE_SHIFT
)è& 
CAN_GFC_RRFE_MASK
)

	)

1204 
	#CAN_GFC_RRFS_MASK
 (0x2U)

	)

1205 
	#CAN_GFC_RRFS_SHIFT
 (1U)

	)

1206 
	#CAN_GFC_RRFS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_GFC_RRFS_SHIFT
)è& 
CAN_GFC_RRFS_MASK
)

	)

1207 
	#CAN_GFC_ANFE_MASK
 (0xCU)

	)

1208 
	#CAN_GFC_ANFE_SHIFT
 (2U)

	)

1209 
	#CAN_GFC_ANFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_GFC_ANFE_SHIFT
)è& 
CAN_GFC_ANFE_MASK
)

	)

1210 
	#CAN_GFC_ANFS_MASK
 (0x30U)

	)

1211 
	#CAN_GFC_ANFS_SHIFT
 (4U)

	)

1212 
	#CAN_GFC_ANFS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_GFC_ANFS_SHIFT
)è& 
CAN_GFC_ANFS_MASK
)

	)

1215 
	#CAN_SIDFC_FLSSA_MASK
 (0xFFFCU)

	)

1216 
	#CAN_SIDFC_FLSSA_SHIFT
 (2U)

	)

1217 
	#CAN_SIDFC_FLSSA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_SIDFC_FLSSA_SHIFT
)è& 
CAN_SIDFC_FLSSA_MASK
)

	)

1218 
	#CAN_SIDFC_LSS_MASK
 (0xFF0000U)

	)

1219 
	#CAN_SIDFC_LSS_SHIFT
 (16U)

	)

1220 
	#CAN_SIDFC_LSS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_SIDFC_LSS_SHIFT
)è& 
CAN_SIDFC_LSS_MASK
)

	)

1223 
	#CAN_XIDFC_FLESA_MASK
 (0xFFFCU)

	)

1224 
	#CAN_XIDFC_FLESA_SHIFT
 (2U)

	)

1225 
	#CAN_XIDFC_FLESA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_XIDFC_FLESA_SHIFT
)è& 
CAN_XIDFC_FLESA_MASK
)

	)

1226 
	#CAN_XIDFC_LSE_MASK
 (0xFF0000U)

	)

1227 
	#CAN_XIDFC_LSE_SHIFT
 (16U)

	)

1228 
	#CAN_XIDFC_LSE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_XIDFC_LSE_SHIFT
)è& 
CAN_XIDFC_LSE_MASK
)

	)

1231 
	#CAN_XIDAM_EIDM_MASK
 (0x1FFFFFFFU)

	)

1232 
	#CAN_XIDAM_EIDM_SHIFT
 (0U)

	)

1233 
	#CAN_XIDAM_EIDM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_XIDAM_EIDM_SHIFT
)è& 
CAN_XIDAM_EIDM_MASK
)

	)

1236 
	#CAN_HPMS_BIDX_MASK
 (0x3FU)

	)

1237 
	#CAN_HPMS_BIDX_SHIFT
 (0U)

	)

1238 
	#CAN_HPMS_BIDX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_HPMS_BIDX_SHIFT
)è& 
CAN_HPMS_BIDX_MASK
)

	)

1239 
	#CAN_HPMS_MSI_MASK
 (0xC0U)

	)

1240 
	#CAN_HPMS_MSI_SHIFT
 (6U)

	)

1241 
	#CAN_HPMS_MSI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_HPMS_MSI_SHIFT
)è& 
CAN_HPMS_MSI_MASK
)

	)

1242 
	#CAN_HPMS_FIDX_MASK
 (0x7F00U)

	)

1243 
	#CAN_HPMS_FIDX_SHIFT
 (8U)

	)

1244 
	#CAN_HPMS_FIDX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_HPMS_FIDX_SHIFT
)è& 
CAN_HPMS_FIDX_MASK
)

	)

1245 
	#CAN_HPMS_FLST_MASK
 (0x8000U)

	)

1246 
	#CAN_HPMS_FLST_SHIFT
 (15U)

	)

1247 
	#CAN_HPMS_FLST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_HPMS_FLST_SHIFT
)è& 
CAN_HPMS_FLST_MASK
)

	)

1250 
	#CAN_NDAT1_ND_MASK
 (0xFFFFFFFFU)

	)

1251 
	#CAN_NDAT1_ND_SHIFT
 (0U)

	)

1252 
	#CAN_NDAT1_ND
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_NDAT1_ND_SHIFT
)è& 
CAN_NDAT1_ND_MASK
)

	)

1255 
	#CAN_NDAT2_ND_MASK
 (0xFFFFFFFFU)

	)

1256 
	#CAN_NDAT2_ND_SHIFT
 (0U)

	)

1257 
	#CAN_NDAT2_ND
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_NDAT2_ND_SHIFT
)è& 
CAN_NDAT2_ND_MASK
)

	)

1260 
	#CAN_RXF0C_F0SA_MASK
 (0xFFFCU)

	)

1261 
	#CAN_RXF0C_F0SA_SHIFT
 (2U)

	)

1262 
	#CAN_RXF0C_F0SA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF0C_F0SA_SHIFT
)è& 
CAN_RXF0C_F0SA_MASK
)

	)

1263 
	#CAN_RXF0C_F0S_MASK
 (0x7F0000U)

	)

1264 
	#CAN_RXF0C_F0S_SHIFT
 (16U)

	)

1265 
	#CAN_RXF0C_F0S
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF0C_F0S_SHIFT
)è& 
CAN_RXF0C_F0S_MASK
)

	)

1266 
	#CAN_RXF0C_F0WM_MASK
 (0x7F000000U)

	)

1267 
	#CAN_RXF0C_F0WM_SHIFT
 (24U)

	)

1268 
	#CAN_RXF0C_F0WM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF0C_F0WM_SHIFT
)è& 
CAN_RXF0C_F0WM_MASK
)

	)

1269 
	#CAN_RXF0C_F0OM_MASK
 (0x80000000U)

	)

1270 
	#CAN_RXF0C_F0OM_SHIFT
 (31U)

	)

1271 
	#CAN_RXF0C_F0OM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF0C_F0OM_SHIFT
)è& 
CAN_RXF0C_F0OM_MASK
)

	)

1274 
	#CAN_RXF0S_F0FL_MASK
 (0x7FU)

	)

1275 
	#CAN_RXF0S_F0FL_SHIFT
 (0U)

	)

1276 
	#CAN_RXF0S_F0FL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF0S_F0FL_SHIFT
)è& 
CAN_RXF0S_F0FL_MASK
)

	)

1277 
	#CAN_RXF0S_F0GI_MASK
 (0x3F00U)

	)

1278 
	#CAN_RXF0S_F0GI_SHIFT
 (8U)

	)

1279 
	#CAN_RXF0S_F0GI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF0S_F0GI_SHIFT
)è& 
CAN_RXF0S_F0GI_MASK
)

	)

1280 
	#CAN_RXF0S_F0PI_MASK
 (0x3F0000U)

	)

1281 
	#CAN_RXF0S_F0PI_SHIFT
 (16U)

	)

1282 
	#CAN_RXF0S_F0PI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF0S_F0PI_SHIFT
)è& 
CAN_RXF0S_F0PI_MASK
)

	)

1283 
	#CAN_RXF0S_F0F_MASK
 (0x1000000U)

	)

1284 
	#CAN_RXF0S_F0F_SHIFT
 (24U)

	)

1285 
	#CAN_RXF0S_F0F
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF0S_F0F_SHIFT
)è& 
CAN_RXF0S_F0F_MASK
)

	)

1286 
	#CAN_RXF0S_RF0L_MASK
 (0x2000000U)

	)

1287 
	#CAN_RXF0S_RF0L_SHIFT
 (25U)

	)

1288 
	#CAN_RXF0S_RF0L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF0S_RF0L_SHIFT
)è& 
CAN_RXF0S_RF0L_MASK
)

	)

1291 
	#CAN_RXF0A_F0AI_MASK
 (0x3FU)

	)

1292 
	#CAN_RXF0A_F0AI_SHIFT
 (0U)

	)

1293 
	#CAN_RXF0A_F0AI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF0A_F0AI_SHIFT
)è& 
CAN_RXF0A_F0AI_MASK
)

	)

1296 
	#CAN_RXBC_RBSA_MASK
 (0xFFFCU)

	)

1297 
	#CAN_RXBC_RBSA_SHIFT
 (2U)

	)

1298 
	#CAN_RXBC_RBSA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXBC_RBSA_SHIFT
)è& 
CAN_RXBC_RBSA_MASK
)

	)

1301 
	#CAN_RXF1C_F1SA_MASK
 (0xFFFCU)

	)

1302 
	#CAN_RXF1C_F1SA_SHIFT
 (2U)

	)

1303 
	#CAN_RXF1C_F1SA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF1C_F1SA_SHIFT
)è& 
CAN_RXF1C_F1SA_MASK
)

	)

1304 
	#CAN_RXF1C_F1S_MASK
 (0x7F0000U)

	)

1305 
	#CAN_RXF1C_F1S_SHIFT
 (16U)

	)

1306 
	#CAN_RXF1C_F1S
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF1C_F1S_SHIFT
)è& 
CAN_RXF1C_F1S_MASK
)

	)

1307 
	#CAN_RXF1C_F1WM_MASK
 (0x7F000000U)

	)

1308 
	#CAN_RXF1C_F1WM_SHIFT
 (24U)

	)

1309 
	#CAN_RXF1C_F1WM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF1C_F1WM_SHIFT
)è& 
CAN_RXF1C_F1WM_MASK
)

	)

1310 
	#CAN_RXF1C_F1OM_MASK
 (0x80000000U)

	)

1311 
	#CAN_RXF1C_F1OM_SHIFT
 (31U)

	)

1312 
	#CAN_RXF1C_F1OM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF1C_F1OM_SHIFT
)è& 
CAN_RXF1C_F1OM_MASK
)

	)

1315 
	#CAN_RXF1S_F1FL_MASK
 (0x7FU)

	)

1316 
	#CAN_RXF1S_F1FL_SHIFT
 (0U)

	)

1317 
	#CAN_RXF1S_F1FL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF1S_F1FL_SHIFT
)è& 
CAN_RXF1S_F1FL_MASK
)

	)

1318 
	#CAN_RXF1S_F1GI_MASK
 (0x3F00U)

	)

1319 
	#CAN_RXF1S_F1GI_SHIFT
 (8U)

	)

1320 
	#CAN_RXF1S_F1GI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF1S_F1GI_SHIFT
)è& 
CAN_RXF1S_F1GI_MASK
)

	)

1321 
	#CAN_RXF1S_F1PI_MASK
 (0x3F0000U)

	)

1322 
	#CAN_RXF1S_F1PI_SHIFT
 (16U)

	)

1323 
	#CAN_RXF1S_F1PI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF1S_F1PI_SHIFT
)è& 
CAN_RXF1S_F1PI_MASK
)

	)

1324 
	#CAN_RXF1S_F1F_MASK
 (0x1000000U)

	)

1325 
	#CAN_RXF1S_F1F_SHIFT
 (24U)

	)

1326 
	#CAN_RXF1S_F1F
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF1S_F1F_SHIFT
)è& 
CAN_RXF1S_F1F_MASK
)

	)

1327 
	#CAN_RXF1S_RF1L_MASK
 (0x2000000U)

	)

1328 
	#CAN_RXF1S_RF1L_SHIFT
 (25U)

	)

1329 
	#CAN_RXF1S_RF1L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF1S_RF1L_SHIFT
)è& 
CAN_RXF1S_RF1L_MASK
)

	)

1332 
	#CAN_RXF1A_F1AI_MASK
 (0x3FU)

	)

1333 
	#CAN_RXF1A_F1AI_SHIFT
 (0U)

	)

1334 
	#CAN_RXF1A_F1AI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXF1A_F1AI_SHIFT
)è& 
CAN_RXF1A_F1AI_MASK
)

	)

1337 
	#CAN_RXESC_F0DS_MASK
 (0x7U)

	)

1338 
	#CAN_RXESC_F0DS_SHIFT
 (0U)

	)

1339 
	#CAN_RXESC_F0DS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXESC_F0DS_SHIFT
)è& 
CAN_RXESC_F0DS_MASK
)

	)

1340 
	#CAN_RXESC_F1DS_MASK
 (0x70U)

	)

1341 
	#CAN_RXESC_F1DS_SHIFT
 (4U)

	)

1342 
	#CAN_RXESC_F1DS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXESC_F1DS_SHIFT
)è& 
CAN_RXESC_F1DS_MASK
)

	)

1343 
	#CAN_RXESC_RBDS_MASK
 (0x700U)

	)

1344 
	#CAN_RXESC_RBDS_SHIFT
 (8U)

	)

1345 
	#CAN_RXESC_RBDS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_RXESC_RBDS_SHIFT
)è& 
CAN_RXESC_RBDS_MASK
)

	)

1348 
	#CAN_TXBC_TBSA_MASK
 (0xFFFCU)

	)

1349 
	#CAN_TXBC_TBSA_SHIFT
 (2U)

	)

1350 
	#CAN_TXBC_TBSA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXBC_TBSA_SHIFT
)è& 
CAN_TXBC_TBSA_MASK
)

	)

1351 
	#CAN_TXBC_NDTB_MASK
 (0x3F0000U)

	)

1352 
	#CAN_TXBC_NDTB_SHIFT
 (16U)

	)

1353 
	#CAN_TXBC_NDTB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXBC_NDTB_SHIFT
)è& 
CAN_TXBC_NDTB_MASK
)

	)

1354 
	#CAN_TXBC_TFQS_MASK
 (0x3F000000U)

	)

1355 
	#CAN_TXBC_TFQS_SHIFT
 (24U)

	)

1356 
	#CAN_TXBC_TFQS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXBC_TFQS_SHIFT
)è& 
CAN_TXBC_TFQS_MASK
)

	)

1357 
	#CAN_TXBC_TFQM_MASK
 (0x40000000U)

	)

1358 
	#CAN_TXBC_TFQM_SHIFT
 (30U)

	)

1359 
	#CAN_TXBC_TFQM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXBC_TFQM_SHIFT
)è& 
CAN_TXBC_TFQM_MASK
)

	)

1362 
	#CAN_TXFQS_TFGI_MASK
 (0x1F00U)

	)

1363 
	#CAN_TXFQS_TFGI_SHIFT
 (8U)

	)

1364 
	#CAN_TXFQS_TFGI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXFQS_TFGI_SHIFT
)è& 
CAN_TXFQS_TFGI_MASK
)

	)

1365 
	#CAN_TXFQS_TFQPI_MASK
 (0x1F0000U)

	)

1366 
	#CAN_TXFQS_TFQPI_SHIFT
 (16U)

	)

1367 
	#CAN_TXFQS_TFQPI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXFQS_TFQPI_SHIFT
)è& 
CAN_TXFQS_TFQPI_MASK
)

	)

1368 
	#CAN_TXFQS_TFQF_MASK
 (0x200000U)

	)

1369 
	#CAN_TXFQS_TFQF_SHIFT
 (21U)

	)

1370 
	#CAN_TXFQS_TFQF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXFQS_TFQF_SHIFT
)è& 
CAN_TXFQS_TFQF_MASK
)

	)

1373 
	#CAN_TXESC_TBDS_MASK
 (0x7U)

	)

1374 
	#CAN_TXESC_TBDS_SHIFT
 (0U)

	)

1375 
	#CAN_TXESC_TBDS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXESC_TBDS_SHIFT
)è& 
CAN_TXESC_TBDS_MASK
)

	)

1378 
	#CAN_TXBRP_TRP_MASK
 (0xFFFFFFFFU)

	)

1379 
	#CAN_TXBRP_TRP_SHIFT
 (0U)

	)

1380 
	#CAN_TXBRP_TRP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXBRP_TRP_SHIFT
)è& 
CAN_TXBRP_TRP_MASK
)

	)

1383 
	#CAN_TXBAR_AR_MASK
 (0xFFFFFFFFU)

	)

1384 
	#CAN_TXBAR_AR_SHIFT
 (0U)

	)

1385 
	#CAN_TXBAR_AR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXBAR_AR_SHIFT
)è& 
CAN_TXBAR_AR_MASK
)

	)

1388 
	#CAN_TXBCR_CR_MASK
 (0xFFFFFFFFU)

	)

1389 
	#CAN_TXBCR_CR_SHIFT
 (0U)

	)

1390 
	#CAN_TXBCR_CR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXBCR_CR_SHIFT
)è& 
CAN_TXBCR_CR_MASK
)

	)

1393 
	#CAN_TXBTO_TO_MASK
 (0xFFFFFFFFU)

	)

1394 
	#CAN_TXBTO_TO_SHIFT
 (0U)

	)

1395 
	#CAN_TXBTO_TO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXBTO_TO_SHIFT
)è& 
CAN_TXBTO_TO_MASK
)

	)

1398 
	#CAN_TXBCF_TO_MASK
 (0xFFFFFFFFU)

	)

1399 
	#CAN_TXBCF_TO_SHIFT
 (0U)

	)

1400 
	#CAN_TXBCF_TO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXBCF_TO_SHIFT
)è& 
CAN_TXBCF_TO_MASK
)

	)

1403 
	#CAN_TXBTIE_TIE_MASK
 (0xFFFFFFFFU)

	)

1404 
	#CAN_TXBTIE_TIE_SHIFT
 (0U)

	)

1405 
	#CAN_TXBTIE_TIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXBTIE_TIE_SHIFT
)è& 
CAN_TXBTIE_TIE_MASK
)

	)

1408 
	#CAN_TXBCIE_CFIE_MASK
 (0xFFFFFFFFU)

	)

1409 
	#CAN_TXBCIE_CFIE_SHIFT
 (0U)

	)

1410 
	#CAN_TXBCIE_CFIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXBCIE_CFIE_SHIFT
)è& 
CAN_TXBCIE_CFIE_MASK
)

	)

1413 
	#CAN_TXEFC_EFSA_MASK
 (0xFFFCU)

	)

1414 
	#CAN_TXEFC_EFSA_SHIFT
 (2U)

	)

1415 
	#CAN_TXEFC_EFSA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXEFC_EFSA_SHIFT
)è& 
CAN_TXEFC_EFSA_MASK
)

	)

1416 
	#CAN_TXEFC_EFS_MASK
 (0x3F0000U)

	)

1417 
	#CAN_TXEFC_EFS_SHIFT
 (16U)

	)

1418 
	#CAN_TXEFC_EFS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXEFC_EFS_SHIFT
)è& 
CAN_TXEFC_EFS_MASK
)

	)

1419 
	#CAN_TXEFC_EFWM_MASK
 (0x3F000000U)

	)

1420 
	#CAN_TXEFC_EFWM_SHIFT
 (24U)

	)

1421 
	#CAN_TXEFC_EFWM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXEFC_EFWM_SHIFT
)è& 
CAN_TXEFC_EFWM_MASK
)

	)

1424 
	#CAN_TXEFS_EFFL_MASK
 (0x3FU)

	)

1425 
	#CAN_TXEFS_EFFL_SHIFT
 (0U)

	)

1426 
	#CAN_TXEFS_EFFL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXEFS_EFFL_SHIFT
)è& 
CAN_TXEFS_EFFL_MASK
)

	)

1427 
	#CAN_TXEFS_EFGI_MASK
 (0x1F00U)

	)

1428 
	#CAN_TXEFS_EFGI_SHIFT
 (8U)

	)

1429 
	#CAN_TXEFS_EFGI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXEFS_EFGI_SHIFT
)è& 
CAN_TXEFS_EFGI_MASK
)

	)

1430 
	#CAN_TXEFS_EFPI_MASK
 (0x3F0000U)

	)

1431 
	#CAN_TXEFS_EFPI_SHIFT
 (16U)

	)

1432 
	#CAN_TXEFS_EFPI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXEFS_EFPI_SHIFT
)è& 
CAN_TXEFS_EFPI_MASK
)

	)

1433 
	#CAN_TXEFS_EFF_MASK
 (0x1000000U)

	)

1434 
	#CAN_TXEFS_EFF_SHIFT
 (24U)

	)

1435 
	#CAN_TXEFS_EFF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXEFS_EFF_SHIFT
)è& 
CAN_TXEFS_EFF_MASK
)

	)

1436 
	#CAN_TXEFS_TEFL_MASK
 (0x2000000U)

	)

1437 
	#CAN_TXEFS_TEFL_SHIFT
 (25U)

	)

1438 
	#CAN_TXEFS_TEFL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXEFS_TEFL_SHIFT
)è& 
CAN_TXEFS_TEFL_MASK
)

	)

1441 
	#CAN_TXEFA_EFAI_MASK
 (0x1FU)

	)

1442 
	#CAN_TXEFA_EFAI_SHIFT
 (0U)

	)

1443 
	#CAN_TXEFA_EFAI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_TXEFA_EFAI_SHIFT
)è& 
CAN_TXEFA_EFAI_MASK
)

	)

1446 
	#CAN_MRBA_BA_MASK
 (0xFFFFFFFFU)

	)

1447 
	#CAN_MRBA_BA_SHIFT
 (0U)

	)

1448 
	#CAN_MRBA_BA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_MRBA_BA_SHIFT
)è& 
CAN_MRBA_BA_MASK
)

	)

1451 
	#CAN_ETSCC_ETCP_MASK
 (0x7FFU)

	)

1452 
	#CAN_ETSCC_ETCP_SHIFT
 (0U)

	)

1453 
	#CAN_ETSCC_ETCP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ETSCC_ETCP_SHIFT
)è& 
CAN_ETSCC_ETCP_MASK
)

	)

1454 
	#CAN_ETSCC_ETCE_MASK
 (0x80000000U)

	)

1455 
	#CAN_ETSCC_ETCE_SHIFT
 (31U)

	)

1456 
	#CAN_ETSCC_ETCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ETSCC_ETCE_SHIFT
)è& 
CAN_ETSCC_ETCE_MASK
)

	)

1459 
	#CAN_ETSCV_ETSC_MASK
 (0xFFFFU)

	)

1460 
	#CAN_ETSCV_ETSC_SHIFT
 (0U)

	)

1461 
	#CAN_ETSCV_ETSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CAN_ETSCV_ETSC_SHIFT
)è& 
CAN_ETSCV_ETSC_MASK
)

	)

1471 
	#CAN0_BASE
 (0x4009D000u)

	)

1473 
	#CAN0
 ((
CAN_Ty³
 *)
CAN0_BASE
)

	)

1475 
	#CAN1_BASE
 (0x4009E000u)

	)

1477 
	#CAN1
 ((
CAN_Ty³
 *)
CAN1_BASE
)

	)

1479 
	#CAN_BASE_ADDRS
 { 
CAN0_BASE
, 
CAN1_BASE
 }

	)

1481 
	#CAN_BASE_PTRS
 { 
CAN0
, 
CAN1
 }

	)

1483 
	#CAN_IRQS
 { { 
CAN0_IRQ0_IRQn
, 
CAN0_IRQ1_IRQn
 }, { 
CAN1_IRQ0_IRQn
, 
CAN1_IRQ1_IRQn
 } }

	)

1501 
__IO
 
ušt32_t
 
	mMODE
;

1502 
__IO
 
ušt32_t
 
	mSEED
;

1504 
__I
 
ušt32_t
 
	mSUM
;

1505 
__O
 
ušt32_t
 
	mWR_DATA
;

1507 } 
	tCRC_Ty³
;

1519 
	#CRC_MODE_CRC_POLY_MASK
 (0x3U)

	)

1520 
	#CRC_MODE_CRC_POLY_SHIFT
 (0U)

	)

1521 
	#CRC_MODE_CRC_POLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CRC_MODE_CRC_POLY_SHIFT
)è& 
CRC_MODE_CRC_POLY_MASK
)

	)

1522 
	#CRC_MODE_BIT_RVS_WR_MASK
 (0x4U)

	)

1523 
	#CRC_MODE_BIT_RVS_WR_SHIFT
 (2U)

	)

1524 
	#CRC_MODE_BIT_RVS_WR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CRC_MODE_BIT_RVS_WR_SHIFT
)è& 
CRC_MODE_BIT_RVS_WR_MASK
)

	)

1525 
	#CRC_MODE_CMPL_WR_MASK
 (0x8U)

	)

1526 
	#CRC_MODE_CMPL_WR_SHIFT
 (3U)

	)

1527 
	#CRC_MODE_CMPL_WR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CRC_MODE_CMPL_WR_SHIFT
)è& 
CRC_MODE_CMPL_WR_MASK
)

	)

1528 
	#CRC_MODE_BIT_RVS_SUM_MASK
 (0x10U)

	)

1529 
	#CRC_MODE_BIT_RVS_SUM_SHIFT
 (4U)

	)

1530 
	#CRC_MODE_BIT_RVS_SUM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CRC_MODE_BIT_RVS_SUM_SHIFT
)è& 
CRC_MODE_BIT_RVS_SUM_MASK
)

	)

1531 
	#CRC_MODE_CMPL_SUM_MASK
 (0x20U)

	)

1532 
	#CRC_MODE_CMPL_SUM_SHIFT
 (5U)

	)

1533 
	#CRC_MODE_CMPL_SUM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CRC_MODE_CMPL_SUM_SHIFT
)è& 
CRC_MODE_CMPL_SUM_MASK
)

	)

1536 
	#CRC_SEED_CRC_SEED_MASK
 (0xFFFFFFFFU)

	)

1537 
	#CRC_SEED_CRC_SEED_SHIFT
 (0U)

	)

1538 
	#CRC_SEED_CRC_SEED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CRC_SEED_CRC_SEED_SHIFT
)è& 
CRC_SEED_CRC_SEED_MASK
)

	)

1541 
	#CRC_SUM_CRC_SUM_MASK
 (0xFFFFFFFFU)

	)

1542 
	#CRC_SUM_CRC_SUM_SHIFT
 (0U)

	)

1543 
	#CRC_SUM_CRC_SUM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CRC_SUM_CRC_SUM_SHIFT
)è& 
CRC_SUM_CRC_SUM_MASK
)

	)

1546 
	#CRC_WR_DATA_CRC_WR_DATA_MASK
 (0xFFFFFFFFU)

	)

1547 
	#CRC_WR_DATA_CRC_WR_DATA_SHIFT
 (0U)

	)

1548 
	#CRC_WR_DATA_CRC_WR_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CRC_WR_DATA_CRC_WR_DATA_SHIFT
)è& 
CRC_WR_DATA_CRC_WR_DATA_MASK
)

	)

1558 
	#CRC_ENGINE_BASE
 (0x40095000u)

	)

1560 
	#CRC_ENGINE
 ((
CRC_Ty³
 *)
CRC_ENGINE_BASE
)

	)

1562 
	#CRC_BASE_ADDRS
 { 
CRC_ENGINE_BASE
 }

	)

1564 
	#CRC_BASE_PTRS
 { 
CRC_ENGINE
 }

	)

1582 
__IO
 
ušt32_t
 
	mIR
;

1583 
__IO
 
ušt32_t
 
	mTCR
;

1584 
__IO
 
ušt32_t
 
	mTC
;

1585 
__IO
 
ušt32_t
 
	mPR
;

1586 
__IO
 
ušt32_t
 
	mPC
;

1587 
__IO
 
ušt32_t
 
	mMCR
;

1588 
__IO
 
ušt32_t
 
	mMR
[4];

1589 
__IO
 
ušt32_t
 
	mCCR
;

1590 
__I
 
ušt32_t
 
	mCR
[4];

1591 
__IO
 
ušt32_t
 
	mEMR
;

1592 
ušt8_t
 
	mRESERVED_0
[48];

1593 
__IO
 
ušt32_t
 
	mCTCR
;

1594 
__IO
 
ušt32_t
 
	mPWMC
;

1595 
__IO
 
ušt32_t
 
	mMSR
[4];

1596 } 
	tCTIMER_Ty³
;

1608 
	#CTIMER_IR_MR0INT_MASK
 (0x1U)

	)

1609 
	#CTIMER_IR_MR0INT_SHIFT
 (0U)

	)

1610 
	#CTIMER_IR_MR0INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_IR_MR0INT_SHIFT
)è& 
CTIMER_IR_MR0INT_MASK
)

	)

1611 
	#CTIMER_IR_MR1INT_MASK
 (0x2U)

	)

1612 
	#CTIMER_IR_MR1INT_SHIFT
 (1U)

	)

1613 
	#CTIMER_IR_MR1INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_IR_MR1INT_SHIFT
)è& 
CTIMER_IR_MR1INT_MASK
)

	)

1614 
	#CTIMER_IR_MR2INT_MASK
 (0x4U)

	)

1615 
	#CTIMER_IR_MR2INT_SHIFT
 (2U)

	)

1616 
	#CTIMER_IR_MR2INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_IR_MR2INT_SHIFT
)è& 
CTIMER_IR_MR2INT_MASK
)

	)

1617 
	#CTIMER_IR_MR3INT_MASK
 (0x8U)

	)

1618 
	#CTIMER_IR_MR3INT_SHIFT
 (3U)

	)

1619 
	#CTIMER_IR_MR3INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_IR_MR3INT_SHIFT
)è& 
CTIMER_IR_MR3INT_MASK
)

	)

1620 
	#CTIMER_IR_CR0INT_MASK
 (0x10U)

	)

1621 
	#CTIMER_IR_CR0INT_SHIFT
 (4U)

	)

1622 
	#CTIMER_IR_CR0INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_IR_CR0INT_SHIFT
)è& 
CTIMER_IR_CR0INT_MASK
)

	)

1623 
	#CTIMER_IR_CR1INT_MASK
 (0x20U)

	)

1624 
	#CTIMER_IR_CR1INT_SHIFT
 (5U)

	)

1625 
	#CTIMER_IR_CR1INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_IR_CR1INT_SHIFT
)è& 
CTIMER_IR_CR1INT_MASK
)

	)

1626 
	#CTIMER_IR_CR2INT_MASK
 (0x40U)

	)

1627 
	#CTIMER_IR_CR2INT_SHIFT
 (6U)

	)

1628 
	#CTIMER_IR_CR2INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_IR_CR2INT_SHIFT
)è& 
CTIMER_IR_CR2INT_MASK
)

	)

1629 
	#CTIMER_IR_CR3INT_MASK
 (0x80U)

	)

1630 
	#CTIMER_IR_CR3INT_SHIFT
 (7U)

	)

1631 
	#CTIMER_IR_CR3INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_IR_CR3INT_SHIFT
)è& 
CTIMER_IR_CR3INT_MASK
)

	)

1634 
	#CTIMER_TCR_CEN_MASK
 (0x1U)

	)

1635 
	#CTIMER_TCR_CEN_SHIFT
 (0U)

	)

1636 
	#CTIMER_TCR_CEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_TCR_CEN_SHIFT
)è& 
CTIMER_TCR_CEN_MASK
)

	)

1637 
	#CTIMER_TCR_CRST_MASK
 (0x2U)

	)

1638 
	#CTIMER_TCR_CRST_SHIFT
 (1U)

	)

1639 
	#CTIMER_TCR_CRST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_TCR_CRST_SHIFT
)è& 
CTIMER_TCR_CRST_MASK
)

	)

1642 
	#CTIMER_TC_TCVAL_MASK
 (0xFFFFFFFFU)

	)

1643 
	#CTIMER_TC_TCVAL_SHIFT
 (0U)

	)

1644 
	#CTIMER_TC_TCVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_TC_TCVAL_SHIFT
)è& 
CTIMER_TC_TCVAL_MASK
)

	)

1647 
	#CTIMER_PR_PRVAL_MASK
 (0xFFFFFFFFU)

	)

1648 
	#CTIMER_PR_PRVAL_SHIFT
 (0U)

	)

1649 
	#CTIMER_PR_PRVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_PR_PRVAL_SHIFT
)è& 
CTIMER_PR_PRVAL_MASK
)

	)

1652 
	#CTIMER_PC_PCVAL_MASK
 (0xFFFFFFFFU)

	)

1653 
	#CTIMER_PC_PCVAL_SHIFT
 (0U)

	)

1654 
	#CTIMER_PC_PCVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_PC_PCVAL_SHIFT
)è& 
CTIMER_PC_PCVAL_MASK
)

	)

1657 
	#CTIMER_MCR_MR0I_MASK
 (0x1U)

	)

1658 
	#CTIMER_MCR_MR0I_SHIFT
 (0U)

	)

1659 
	#CTIMER_MCR_MR0I
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR0I_SHIFT
)è& 
CTIMER_MCR_MR0I_MASK
)

	)

1660 
	#CTIMER_MCR_MR0R_MASK
 (0x2U)

	)

1661 
	#CTIMER_MCR_MR0R_SHIFT
 (1U)

	)

1662 
	#CTIMER_MCR_MR0R
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR0R_SHIFT
)è& 
CTIMER_MCR_MR0R_MASK
)

	)

1663 
	#CTIMER_MCR_MR0S_MASK
 (0x4U)

	)

1664 
	#CTIMER_MCR_MR0S_SHIFT
 (2U)

	)

1665 
	#CTIMER_MCR_MR0S
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR0S_SHIFT
)è& 
CTIMER_MCR_MR0S_MASK
)

	)

1666 
	#CTIMER_MCR_MR1I_MASK
 (0x8U)

	)

1667 
	#CTIMER_MCR_MR1I_SHIFT
 (3U)

	)

1668 
	#CTIMER_MCR_MR1I
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR1I_SHIFT
)è& 
CTIMER_MCR_MR1I_MASK
)

	)

1669 
	#CTIMER_MCR_MR1R_MASK
 (0x10U)

	)

1670 
	#CTIMER_MCR_MR1R_SHIFT
 (4U)

	)

1671 
	#CTIMER_MCR_MR1R
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR1R_SHIFT
)è& 
CTIMER_MCR_MR1R_MASK
)

	)

1672 
	#CTIMER_MCR_MR1S_MASK
 (0x20U)

	)

1673 
	#CTIMER_MCR_MR1S_SHIFT
 (5U)

	)

1674 
	#CTIMER_MCR_MR1S
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR1S_SHIFT
)è& 
CTIMER_MCR_MR1S_MASK
)

	)

1675 
	#CTIMER_MCR_MR2I_MASK
 (0x40U)

	)

1676 
	#CTIMER_MCR_MR2I_SHIFT
 (6U)

	)

1677 
	#CTIMER_MCR_MR2I
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR2I_SHIFT
)è& 
CTIMER_MCR_MR2I_MASK
)

	)

1678 
	#CTIMER_MCR_MR2R_MASK
 (0x80U)

	)

1679 
	#CTIMER_MCR_MR2R_SHIFT
 (7U)

	)

1680 
	#CTIMER_MCR_MR2R
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR2R_SHIFT
)è& 
CTIMER_MCR_MR2R_MASK
)

	)

1681 
	#CTIMER_MCR_MR2S_MASK
 (0x100U)

	)

1682 
	#CTIMER_MCR_MR2S_SHIFT
 (8U)

	)

1683 
	#CTIMER_MCR_MR2S
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR2S_SHIFT
)è& 
CTIMER_MCR_MR2S_MASK
)

	)

1684 
	#CTIMER_MCR_MR3I_MASK
 (0x200U)

	)

1685 
	#CTIMER_MCR_MR3I_SHIFT
 (9U)

	)

1686 
	#CTIMER_MCR_MR3I
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR3I_SHIFT
)è& 
CTIMER_MCR_MR3I_MASK
)

	)

1687 
	#CTIMER_MCR_MR3R_MASK
 (0x400U)

	)

1688 
	#CTIMER_MCR_MR3R_SHIFT
 (10U)

	)

1689 
	#CTIMER_MCR_MR3R
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR3R_SHIFT
)è& 
CTIMER_MCR_MR3R_MASK
)

	)

1690 
	#CTIMER_MCR_MR3S_MASK
 (0x800U)

	)

1691 
	#CTIMER_MCR_MR3S_SHIFT
 (11U)

	)

1692 
	#CTIMER_MCR_MR3S
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR3S_SHIFT
)è& 
CTIMER_MCR_MR3S_MASK
)

	)

1693 
	#CTIMER_MCR_MR0RL_MASK
 (0x1000000U)

	)

1694 
	#CTIMER_MCR_MR0RL_SHIFT
 (24U)

	)

1695 
	#CTIMER_MCR_MR0RL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR0RL_SHIFT
)è& 
CTIMER_MCR_MR0RL_MASK
)

	)

1696 
	#CTIMER_MCR_MR1RL_MASK
 (0x2000000U)

	)

1697 
	#CTIMER_MCR_MR1RL_SHIFT
 (25U)

	)

1698 
	#CTIMER_MCR_MR1RL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR1RL_SHIFT
)è& 
CTIMER_MCR_MR1RL_MASK
)

	)

1699 
	#CTIMER_MCR_MR2RL_MASK
 (0x4000000U)

	)

1700 
	#CTIMER_MCR_MR2RL_SHIFT
 (26U)

	)

1701 
	#CTIMER_MCR_MR2RL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR2RL_SHIFT
)è& 
CTIMER_MCR_MR2RL_MASK
)

	)

1702 
	#CTIMER_MCR_MR3RL_MASK
 (0x8000000U)

	)

1703 
	#CTIMER_MCR_MR3RL_SHIFT
 (27U)

	)

1704 
	#CTIMER_MCR_MR3RL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MCR_MR3RL_SHIFT
)è& 
CTIMER_MCR_MR3RL_MASK
)

	)

1707 
	#CTIMER_MR_MATCH_MASK
 (0xFFFFFFFFU)

	)

1708 
	#CTIMER_MR_MATCH_SHIFT
 (0U)

	)

1709 
	#CTIMER_MR_MATCH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MR_MATCH_SHIFT
)è& 
CTIMER_MR_MATCH_MASK
)

	)

1712 
	#CTIMER_MR_COUNT
 (4U)

	)

1715 
	#CTIMER_CCR_CAP0RE_MASK
 (0x1U)

	)

1716 
	#CTIMER_CCR_CAP0RE_SHIFT
 (0U)

	)

1717 
	#CTIMER_CCR_CAP0RE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP0RE_SHIFT
)è& 
CTIMER_CCR_CAP0RE_MASK
)

	)

1718 
	#CTIMER_CCR_CAP0FE_MASK
 (0x2U)

	)

1719 
	#CTIMER_CCR_CAP0FE_SHIFT
 (1U)

	)

1720 
	#CTIMER_CCR_CAP0FE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP0FE_SHIFT
)è& 
CTIMER_CCR_CAP0FE_MASK
)

	)

1721 
	#CTIMER_CCR_CAP0I_MASK
 (0x4U)

	)

1722 
	#CTIMER_CCR_CAP0I_SHIFT
 (2U)

	)

1723 
	#CTIMER_CCR_CAP0I
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP0I_SHIFT
)è& 
CTIMER_CCR_CAP0I_MASK
)

	)

1724 
	#CTIMER_CCR_CAP1RE_MASK
 (0x8U)

	)

1725 
	#CTIMER_CCR_CAP1RE_SHIFT
 (3U)

	)

1726 
	#CTIMER_CCR_CAP1RE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP1RE_SHIFT
)è& 
CTIMER_CCR_CAP1RE_MASK
)

	)

1727 
	#CTIMER_CCR_CAP1FE_MASK
 (0x10U)

	)

1728 
	#CTIMER_CCR_CAP1FE_SHIFT
 (4U)

	)

1729 
	#CTIMER_CCR_CAP1FE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP1FE_SHIFT
)è& 
CTIMER_CCR_CAP1FE_MASK
)

	)

1730 
	#CTIMER_CCR_CAP1I_MASK
 (0x20U)

	)

1731 
	#CTIMER_CCR_CAP1I_SHIFT
 (5U)

	)

1732 
	#CTIMER_CCR_CAP1I
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP1I_SHIFT
)è& 
CTIMER_CCR_CAP1I_MASK
)

	)

1733 
	#CTIMER_CCR_CAP2RE_MASK
 (0x40U)

	)

1734 
	#CTIMER_CCR_CAP2RE_SHIFT
 (6U)

	)

1735 
	#CTIMER_CCR_CAP2RE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP2RE_SHIFT
)è& 
CTIMER_CCR_CAP2RE_MASK
)

	)

1736 
	#CTIMER_CCR_CAP2FE_MASK
 (0x80U)

	)

1737 
	#CTIMER_CCR_CAP2FE_SHIFT
 (7U)

	)

1738 
	#CTIMER_CCR_CAP2FE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP2FE_SHIFT
)è& 
CTIMER_CCR_CAP2FE_MASK
)

	)

1739 
	#CTIMER_CCR_CAP2I_MASK
 (0x100U)

	)

1740 
	#CTIMER_CCR_CAP2I_SHIFT
 (8U)

	)

1741 
	#CTIMER_CCR_CAP2I
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP2I_SHIFT
)è& 
CTIMER_CCR_CAP2I_MASK
)

	)

1742 
	#CTIMER_CCR_CAP3RE_MASK
 (0x200U)

	)

1743 
	#CTIMER_CCR_CAP3RE_SHIFT
 (9U)

	)

1744 
	#CTIMER_CCR_CAP3RE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP3RE_SHIFT
)è& 
CTIMER_CCR_CAP3RE_MASK
)

	)

1745 
	#CTIMER_CCR_CAP3FE_MASK
 (0x400U)

	)

1746 
	#CTIMER_CCR_CAP3FE_SHIFT
 (10U)

	)

1747 
	#CTIMER_CCR_CAP3FE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP3FE_SHIFT
)è& 
CTIMER_CCR_CAP3FE_MASK
)

	)

1748 
	#CTIMER_CCR_CAP3I_MASK
 (0x800U)

	)

1749 
	#CTIMER_CCR_CAP3I_SHIFT
 (11U)

	)

1750 
	#CTIMER_CCR_CAP3I
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CCR_CAP3I_SHIFT
)è& 
CTIMER_CCR_CAP3I_MASK
)

	)

1753 
	#CTIMER_CR_CAP_MASK
 (0xFFFFFFFFU)

	)

1754 
	#CTIMER_CR_CAP_SHIFT
 (0U)

	)

1755 
	#CTIMER_CR_CAP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CR_CAP_SHIFT
)è& 
CTIMER_CR_CAP_MASK
)

	)

1758 
	#CTIMER_CR_COUNT
 (4U)

	)

1761 
	#CTIMER_EMR_EM0_MASK
 (0x1U)

	)

1762 
	#CTIMER_EMR_EM0_SHIFT
 (0U)

	)

1763 
	#CTIMER_EMR_EM0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_EMR_EM0_SHIFT
)è& 
CTIMER_EMR_EM0_MASK
)

	)

1764 
	#CTIMER_EMR_EM1_MASK
 (0x2U)

	)

1765 
	#CTIMER_EMR_EM1_SHIFT
 (1U)

	)

1766 
	#CTIMER_EMR_EM1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_EMR_EM1_SHIFT
)è& 
CTIMER_EMR_EM1_MASK
)

	)

1767 
	#CTIMER_EMR_EM2_MASK
 (0x4U)

	)

1768 
	#CTIMER_EMR_EM2_SHIFT
 (2U)

	)

1769 
	#CTIMER_EMR_EM2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_EMR_EM2_SHIFT
)è& 
CTIMER_EMR_EM2_MASK
)

	)

1770 
	#CTIMER_EMR_EM3_MASK
 (0x8U)

	)

1771 
	#CTIMER_EMR_EM3_SHIFT
 (3U)

	)

1772 
	#CTIMER_EMR_EM3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_EMR_EM3_SHIFT
)è& 
CTIMER_EMR_EM3_MASK
)

	)

1773 
	#CTIMER_EMR_EMC0_MASK
 (0x30U)

	)

1774 
	#CTIMER_EMR_EMC0_SHIFT
 (4U)

	)

1775 
	#CTIMER_EMR_EMC0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_EMR_EMC0_SHIFT
)è& 
CTIMER_EMR_EMC0_MASK
)

	)

1776 
	#CTIMER_EMR_EMC1_MASK
 (0xC0U)

	)

1777 
	#CTIMER_EMR_EMC1_SHIFT
 (6U)

	)

1778 
	#CTIMER_EMR_EMC1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_EMR_EMC1_SHIFT
)è& 
CTIMER_EMR_EMC1_MASK
)

	)

1779 
	#CTIMER_EMR_EMC2_MASK
 (0x300U)

	)

1780 
	#CTIMER_EMR_EMC2_SHIFT
 (8U)

	)

1781 
	#CTIMER_EMR_EMC2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_EMR_EMC2_SHIFT
)è& 
CTIMER_EMR_EMC2_MASK
)

	)

1782 
	#CTIMER_EMR_EMC3_MASK
 (0xC00U)

	)

1783 
	#CTIMER_EMR_EMC3_SHIFT
 (10U)

	)

1784 
	#CTIMER_EMR_EMC3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_EMR_EMC3_SHIFT
)è& 
CTIMER_EMR_EMC3_MASK
)

	)

1787 
	#CTIMER_CTCR_CTMODE_MASK
 (0x3U)

	)

1788 
	#CTIMER_CTCR_CTMODE_SHIFT
 (0U)

	)

1789 
	#CTIMER_CTCR_CTMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CTCR_CTMODE_SHIFT
)è& 
CTIMER_CTCR_CTMODE_MASK
)

	)

1790 
	#CTIMER_CTCR_CINSEL_MASK
 (0xCU)

	)

1791 
	#CTIMER_CTCR_CINSEL_SHIFT
 (2U)

	)

1792 
	#CTIMER_CTCR_CINSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CTCR_CINSEL_SHIFT
)è& 
CTIMER_CTCR_CINSEL_MASK
)

	)

1793 
	#CTIMER_CTCR_ENCC_MASK
 (0x10U)

	)

1794 
	#CTIMER_CTCR_ENCC_SHIFT
 (4U)

	)

1795 
	#CTIMER_CTCR_ENCC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CTCR_ENCC_SHIFT
)è& 
CTIMER_CTCR_ENCC_MASK
)

	)

1796 
	#CTIMER_CTCR_SELCC_MASK
 (0xE0U)

	)

1797 
	#CTIMER_CTCR_SELCC_SHIFT
 (5U)

	)

1798 
	#CTIMER_CTCR_SELCC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_CTCR_SELCC_SHIFT
)è& 
CTIMER_CTCR_SELCC_MASK
)

	)

1801 
	#CTIMER_PWMC_PWMEN0_MASK
 (0x1U)

	)

1802 
	#CTIMER_PWMC_PWMEN0_SHIFT
 (0U)

	)

1803 
	#CTIMER_PWMC_PWMEN0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_PWMC_PWMEN0_SHIFT
)è& 
CTIMER_PWMC_PWMEN0_MASK
)

	)

1804 
	#CTIMER_PWMC_PWMEN1_MASK
 (0x2U)

	)

1805 
	#CTIMER_PWMC_PWMEN1_SHIFT
 (1U)

	)

1806 
	#CTIMER_PWMC_PWMEN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_PWMC_PWMEN1_SHIFT
)è& 
CTIMER_PWMC_PWMEN1_MASK
)

	)

1807 
	#CTIMER_PWMC_PWMEN2_MASK
 (0x4U)

	)

1808 
	#CTIMER_PWMC_PWMEN2_SHIFT
 (2U)

	)

1809 
	#CTIMER_PWMC_PWMEN2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_PWMC_PWMEN2_SHIFT
)è& 
CTIMER_PWMC_PWMEN2_MASK
)

	)

1810 
	#CTIMER_PWMC_PWMEN3_MASK
 (0x8U)

	)

1811 
	#CTIMER_PWMC_PWMEN3_SHIFT
 (3U)

	)

1812 
	#CTIMER_PWMC_PWMEN3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_PWMC_PWMEN3_SHIFT
)è& 
CTIMER_PWMC_PWMEN3_MASK
)

	)

1815 
	#CTIMER_MSR_SHADOWW_MASK
 (0xFFFFFFFFU)

	)

1816 
	#CTIMER_MSR_SHADOWW_SHIFT
 (0U)

	)

1817 
	#CTIMER_MSR_SHADOWW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
CTIMER_MSR_SHADOWW_SHIFT
)è& 
CTIMER_MSR_SHADOWW_MASK
)

	)

1820 
	#CTIMER_MSR_COUNT
 (4U)

	)

1830 
	#CTIMER0_BASE
 (0x40008000u)

	)

1832 
	#CTIMER0
 ((
CTIMER_Ty³
 *)
CTIMER0_BASE
)

	)

1834 
	#CTIMER1_BASE
 (0x40009000u)

	)

1836 
	#CTIMER1
 ((
CTIMER_Ty³
 *)
CTIMER1_BASE
)

	)

1838 
	#CTIMER2_BASE
 (0x40028000u)

	)

1840 
	#CTIMER2
 ((
CTIMER_Ty³
 *)
CTIMER2_BASE
)

	)

1842 
	#CTIMER3_BASE
 (0x40048000u)

	)

1844 
	#CTIMER3
 ((
CTIMER_Ty³
 *)
CTIMER3_BASE
)

	)

1846 
	#CTIMER4_BASE
 (0x40049000u)

	)

1848 
	#CTIMER4
 ((
CTIMER_Ty³
 *)
CTIMER4_BASE
)

	)

1850 
	#CTIMER_BASE_ADDRS
 { 
CTIMER0_BASE
, 
CTIMER1_BASE
, 
CTIMER2_BASE
, 
CTIMER3_BASE
, 
CTIMER4_BASE
 }

	)

1852 
	#CTIMER_BASE_PTRS
 { 
CTIMER0
, 
CTIMER1
, 
CTIMER2
, 
CTIMER3
, 
CTIMER4
 }

	)

1854 
	#CTIMER_IRQS
 { 
CTIMER0_IRQn
, 
CTIMER1_IRQn
, 
CTIMER2_IRQn
, 
CTIMER3_IRQn
, 
CTIMER4_IRQn
 }

	)

1872 
__IO
 
ušt32_t
 
	mCTRL
;

1873 
__I
 
ušt32_t
 
	mINTSTAT
;

1874 
__IO
 
ušt32_t
 
	mSRAMBASE
;

1875 
ušt8_t
 
	mRESERVED_0
[20];

1877 
__IO
 
ušt32_t
 
	mENABLESET
;

1878 
ušt8_t
 
	mRESERVED_0
[4];

1879 
__O
 
ušt32_t
 
	mENABLECLR
;

1880 
ušt8_t
 
	mRESERVED_1
[4];

1881 
__I
 
ušt32_t
 
	mACTIVE
;

1882 
ušt8_t
 
	mRESERVED_2
[4];

1883 
__I
 
ušt32_t
 
	mBUSY
;

1884 
ušt8_t
 
	mRESERVED_3
[4];

1885 
__IO
 
ušt32_t
 
	mERRINT
;

1886 
ušt8_t
 
	mRESERVED_4
[4];

1887 
__IO
 
ušt32_t
 
	mINTENSET
;

1888 
ušt8_t
 
	mRESERVED_5
[4];

1889 
__O
 
ušt32_t
 
	mINTENCLR
;

1890 
ušt8_t
 
	mRESERVED_6
[4];

1891 
__IO
 
ušt32_t
 
	mINTA
;

1892 
ušt8_t
 
	mRESERVED_7
[4];

1893 
__IO
 
ušt32_t
 
	mINTB
;

1894 
ušt8_t
 
	mRESERVED_8
[4];

1895 
__O
 
ušt32_t
 
	mSETVALID
;

1896 
ušt8_t
 
	mRESERVED_9
[4];

1897 
__O
 
ušt32_t
 
	mSETTRIG
;

1898 
ušt8_t
 
	mRESERVED_10
[4];

1899 
__O
 
ušt32_t
 
	mABORT
;

1900 } 
	mCOMMON
[1];

1901 
ušt8_t
 
	mRESERVED_1
[900];

1903 
__IO
 
ušt32_t
 
	mCFG
;

1904 
__I
 
ušt32_t
 
	mCTLSTAT
;

1905 
__IO
 
ušt32_t
 
	mXFERCFG
;

1906 
ušt8_t
 
	mRESERVED_0
[4];

1907 } 
	mCHANNEL
[30];

1908 } 
	tDMA_Ty³
;

1920 
	#DMA_CTRL_ENABLE_MASK
 (0x1U)

	)

1921 
	#DMA_CTRL_ENABLE_SHIFT
 (0U)

	)

1922 
	#DMA_CTRL_ENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CTRL_ENABLE_SHIFT
)è& 
DMA_CTRL_ENABLE_MASK
)

	)

1925 
	#DMA_INTSTAT_ACTIVEINT_MASK
 (0x2U)

	)

1926 
	#DMA_INTSTAT_ACTIVEINT_SHIFT
 (1U)

	)

1927 
	#DMA_INTSTAT_ACTIVEINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_INTSTAT_ACTIVEINT_SHIFT
)è& 
DMA_INTSTAT_ACTIVEINT_MASK
)

	)

1928 
	#DMA_INTSTAT_ACTIVEERRINT_MASK
 (0x4U)

	)

1929 
	#DMA_INTSTAT_ACTIVEERRINT_SHIFT
 (2U)

	)

1930 
	#DMA_INTSTAT_ACTIVEERRINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_INTSTAT_ACTIVEERRINT_SHIFT
)è& 
DMA_INTSTAT_ACTIVEERRINT_MASK
)

	)

1933 
	#DMA_SRAMBASE_OFFSET_MASK
 (0xFFFFFE00U)

	)

1934 
	#DMA_SRAMBASE_OFFSET_SHIFT
 (9U)

	)

1935 
	#DMA_SRAMBASE_OFFSET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_SRAMBASE_OFFSET_SHIFT
)è& 
DMA_SRAMBASE_OFFSET_MASK
)

	)

1938 
	#DMA_COMMON_ENABLESET_ENA_MASK
 (0xFFFFFFFFU)

	)

1939 
	#DMA_COMMON_ENABLESET_ENA_SHIFT
 (0U)

	)

1940 
	#DMA_COMMON_ENABLESET_ENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_ENABLESET_ENA_SHIFT
)è& 
DMA_COMMON_ENABLESET_ENA_MASK
)

	)

1943 
	#DMA_COMMON_ENABLESET_COUNT
 (1U)

	)

1946 
	#DMA_COMMON_ENABLECLR_CLR_MASK
 (0xFFFFFFFFU)

	)

1947 
	#DMA_COMMON_ENABLECLR_CLR_SHIFT
 (0U)

	)

1948 
	#DMA_COMMON_ENABLECLR_CLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_ENABLECLR_CLR_SHIFT
)è& 
DMA_COMMON_ENABLECLR_CLR_MASK
)

	)

1951 
	#DMA_COMMON_ENABLECLR_COUNT
 (1U)

	)

1954 
	#DMA_COMMON_ACTIVE_ACT_MASK
 (0xFFFFFFFFU)

	)

1955 
	#DMA_COMMON_ACTIVE_ACT_SHIFT
 (0U)

	)

1956 
	#DMA_COMMON_ACTIVE_ACT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_ACTIVE_ACT_SHIFT
)è& 
DMA_COMMON_ACTIVE_ACT_MASK
)

	)

1959 
	#DMA_COMMON_ACTIVE_COUNT
 (1U)

	)

1962 
	#DMA_COMMON_BUSY_BSY_MASK
 (0xFFFFFFFFU)

	)

1963 
	#DMA_COMMON_BUSY_BSY_SHIFT
 (0U)

	)

1964 
	#DMA_COMMON_BUSY_BSY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_BUSY_BSY_SHIFT
)è& 
DMA_COMMON_BUSY_BSY_MASK
)

	)

1967 
	#DMA_COMMON_BUSY_COUNT
 (1U)

	)

1970 
	#DMA_COMMON_ERRINT_ERR_MASK
 (0xFFFFFFFFU)

	)

1971 
	#DMA_COMMON_ERRINT_ERR_SHIFT
 (0U)

	)

1972 
	#DMA_COMMON_ERRINT_ERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_ERRINT_ERR_SHIFT
)è& 
DMA_COMMON_ERRINT_ERR_MASK
)

	)

1975 
	#DMA_COMMON_ERRINT_COUNT
 (1U)

	)

1978 
	#DMA_COMMON_INTENSET_INTEN_MASK
 (0xFFFFFFFFU)

	)

1979 
	#DMA_COMMON_INTENSET_INTEN_SHIFT
 (0U)

	)

1980 
	#DMA_COMMON_INTENSET_INTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_INTENSET_INTEN_SHIFT
)è& 
DMA_COMMON_INTENSET_INTEN_MASK
)

	)

1983 
	#DMA_COMMON_INTENSET_COUNT
 (1U)

	)

1986 
	#DMA_COMMON_INTENCLR_CLR_MASK
 (0xFFFFFFFFU)

	)

1987 
	#DMA_COMMON_INTENCLR_CLR_SHIFT
 (0U)

	)

1988 
	#DMA_COMMON_INTENCLR_CLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_INTENCLR_CLR_SHIFT
)è& 
DMA_COMMON_INTENCLR_CLR_MASK
)

	)

1991 
	#DMA_COMMON_INTENCLR_COUNT
 (1U)

	)

1994 
	#DMA_COMMON_INTA_IA_MASK
 (0xFFFFFFFFU)

	)

1995 
	#DMA_COMMON_INTA_IA_SHIFT
 (0U)

	)

1996 
	#DMA_COMMON_INTA_IA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_INTA_IA_SHIFT
)è& 
DMA_COMMON_INTA_IA_MASK
)

	)

1999 
	#DMA_COMMON_INTA_COUNT
 (1U)

	)

2002 
	#DMA_COMMON_INTB_IB_MASK
 (0xFFFFFFFFU)

	)

2003 
	#DMA_COMMON_INTB_IB_SHIFT
 (0U)

	)

2004 
	#DMA_COMMON_INTB_IB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_INTB_IB_SHIFT
)è& 
DMA_COMMON_INTB_IB_MASK
)

	)

2007 
	#DMA_COMMON_INTB_COUNT
 (1U)

	)

2010 
	#DMA_COMMON_SETVALID_SV_MASK
 (0xFFFFFFFFU)

	)

2011 
	#DMA_COMMON_SETVALID_SV_SHIFT
 (0U)

	)

2012 
	#DMA_COMMON_SETVALID_SV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_SETVALID_SV_SHIFT
)è& 
DMA_COMMON_SETVALID_SV_MASK
)

	)

2015 
	#DMA_COMMON_SETVALID_COUNT
 (1U)

	)

2018 
	#DMA_COMMON_SETTRIG_TRIG_MASK
 (0xFFFFFFFFU)

	)

2019 
	#DMA_COMMON_SETTRIG_TRIG_SHIFT
 (0U)

	)

2020 
	#DMA_COMMON_SETTRIG_TRIG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_SETTRIG_TRIG_SHIFT
)è& 
DMA_COMMON_SETTRIG_TRIG_MASK
)

	)

2023 
	#DMA_COMMON_SETTRIG_COUNT
 (1U)

	)

2026 
	#DMA_COMMON_ABORT_ABORTCTRL_MASK
 (0xFFFFFFFFU)

	)

2027 
	#DMA_COMMON_ABORT_ABORTCTRL_SHIFT
 (0U)

	)

2028 
	#DMA_COMMON_ABORT_ABORTCTRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_COMMON_ABORT_ABORTCTRL_SHIFT
)è& 
DMA_COMMON_ABORT_ABORTCTRL_MASK
)

	)

2031 
	#DMA_COMMON_ABORT_COUNT
 (1U)

	)

2034 
	#DMA_CHANNEL_CFG_PERIPHREQEN_MASK
 (0x1U)

	)

2035 
	#DMA_CHANNEL_CFG_PERIPHREQEN_SHIFT
 (0U)

	)

2036 
	#DMA_CHANNEL_CFG_PERIPHREQEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_CFG_PERIPHREQEN_SHIFT
)è& 
DMA_CHANNEL_CFG_PERIPHREQEN_MASK
)

	)

2037 
	#DMA_CHANNEL_CFG_HWTRIGEN_MASK
 (0x2U)

	)

2038 
	#DMA_CHANNEL_CFG_HWTRIGEN_SHIFT
 (1U)

	)

2039 
	#DMA_CHANNEL_CFG_HWTRIGEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_CFG_HWTRIGEN_SHIFT
)è& 
DMA_CHANNEL_CFG_HWTRIGEN_MASK
)

	)

2040 
	#DMA_CHANNEL_CFG_TRIGPOL_MASK
 (0x10U)

	)

2041 
	#DMA_CHANNEL_CFG_TRIGPOL_SHIFT
 (4U)

	)

2042 
	#DMA_CHANNEL_CFG_TRIGPOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_CFG_TRIGPOL_SHIFT
)è& 
DMA_CHANNEL_CFG_TRIGPOL_MASK
)

	)

2043 
	#DMA_CHANNEL_CFG_TRIGTYPE_MASK
 (0x20U)

	)

2044 
	#DMA_CHANNEL_CFG_TRIGTYPE_SHIFT
 (5U)

	)

2045 
	#DMA_CHANNEL_CFG_TRIGTYPE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_CFG_TRIGTYPE_SHIFT
)è& 
DMA_CHANNEL_CFG_TRIGTYPE_MASK
)

	)

2046 
	#DMA_CHANNEL_CFG_TRIGBURST_MASK
 (0x40U)

	)

2047 
	#DMA_CHANNEL_CFG_TRIGBURST_SHIFT
 (6U)

	)

2048 
	#DMA_CHANNEL_CFG_TRIGBURST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_CFG_TRIGBURST_SHIFT
)è& 
DMA_CHANNEL_CFG_TRIGBURST_MASK
)

	)

2049 
	#DMA_CHANNEL_CFG_BURSTPOWER_MASK
 (0xF00U)

	)

2050 
	#DMA_CHANNEL_CFG_BURSTPOWER_SHIFT
 (8U)

	)

2051 
	#DMA_CHANNEL_CFG_BURSTPOWER
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_CFG_BURSTPOWER_SHIFT
)è& 
DMA_CHANNEL_CFG_BURSTPOWER_MASK
)

	)

2052 
	#DMA_CHANNEL_CFG_SRCBURSTWRAP_MASK
 (0x4000U)

	)

2053 
	#DMA_CHANNEL_CFG_SRCBURSTWRAP_SHIFT
 (14U)

	)

2054 
	#DMA_CHANNEL_CFG_SRCBURSTWRAP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_CFG_SRCBURSTWRAP_SHIFT
)è& 
DMA_CHANNEL_CFG_SRCBURSTWRAP_MASK
)

	)

2055 
	#DMA_CHANNEL_CFG_DSTBURSTWRAP_MASK
 (0x8000U)

	)

2056 
	#DMA_CHANNEL_CFG_DSTBURSTWRAP_SHIFT
 (15U)

	)

2057 
	#DMA_CHANNEL_CFG_DSTBURSTWRAP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_CFG_DSTBURSTWRAP_SHIFT
)è& 
DMA_CHANNEL_CFG_DSTBURSTWRAP_MASK
)

	)

2058 
	#DMA_CHANNEL_CFG_CHPRIORITY_MASK
 (0x70000U)

	)

2059 
	#DMA_CHANNEL_CFG_CHPRIORITY_SHIFT
 (16U)

	)

2060 
	#DMA_CHANNEL_CFG_CHPRIORITY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_CFG_CHPRIORITY_SHIFT
)è& 
DMA_CHANNEL_CFG_CHPRIORITY_MASK
)

	)

2063 
	#DMA_CHANNEL_CFG_COUNT
 (30U)

	)

2066 
	#DMA_CHANNEL_CTLSTAT_VALIDPENDING_MASK
 (0x1U)

	)

2067 
	#DMA_CHANNEL_CTLSTAT_VALIDPENDING_SHIFT
 (0U)

	)

2068 
	#DMA_CHANNEL_CTLSTAT_VALIDPENDING
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_CTLSTAT_VALIDPENDING_SHIFT
)è& 
DMA_CHANNEL_CTLSTAT_VALIDPENDING_MASK
)

	)

2069 
	#DMA_CHANNEL_CTLSTAT_TRIG_MASK
 (0x4U)

	)

2070 
	#DMA_CHANNEL_CTLSTAT_TRIG_SHIFT
 (2U)

	)

2071 
	#DMA_CHANNEL_CTLSTAT_TRIG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_CTLSTAT_TRIG_SHIFT
)è& 
DMA_CHANNEL_CTLSTAT_TRIG_MASK
)

	)

2074 
	#DMA_CHANNEL_CTLSTAT_COUNT
 (30U)

	)

2077 
	#DMA_CHANNEL_XFERCFG_CFGVALID_MASK
 (0x1U)

	)

2078 
	#DMA_CHANNEL_XFERCFG_CFGVALID_SHIFT
 (0U)

	)

2079 
	#DMA_CHANNEL_XFERCFG_CFGVALID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_XFERCFG_CFGVALID_SHIFT
)è& 
DMA_CHANNEL_XFERCFG_CFGVALID_MASK
)

	)

2080 
	#DMA_CHANNEL_XFERCFG_RELOAD_MASK
 (0x2U)

	)

2081 
	#DMA_CHANNEL_XFERCFG_RELOAD_SHIFT
 (1U)

	)

2082 
	#DMA_CHANNEL_XFERCFG_RELOAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_XFERCFG_RELOAD_SHIFT
)è& 
DMA_CHANNEL_XFERCFG_RELOAD_MASK
)

	)

2083 
	#DMA_CHANNEL_XFERCFG_SWTRIG_MASK
 (0x4U)

	)

2084 
	#DMA_CHANNEL_XFERCFG_SWTRIG_SHIFT
 (2U)

	)

2085 
	#DMA_CHANNEL_XFERCFG_SWTRIG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_XFERCFG_SWTRIG_SHIFT
)è& 
DMA_CHANNEL_XFERCFG_SWTRIG_MASK
)

	)

2086 
	#DMA_CHANNEL_XFERCFG_CLRTRIG_MASK
 (0x8U)

	)

2087 
	#DMA_CHANNEL_XFERCFG_CLRTRIG_SHIFT
 (3U)

	)

2088 
	#DMA_CHANNEL_XFERCFG_CLRTRIG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_XFERCFG_CLRTRIG_SHIFT
)è& 
DMA_CHANNEL_XFERCFG_CLRTRIG_MASK
)

	)

2089 
	#DMA_CHANNEL_XFERCFG_SETINTA_MASK
 (0x10U)

	)

2090 
	#DMA_CHANNEL_XFERCFG_SETINTA_SHIFT
 (4U)

	)

2091 
	#DMA_CHANNEL_XFERCFG_SETINTA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_XFERCFG_SETINTA_SHIFT
)è& 
DMA_CHANNEL_XFERCFG_SETINTA_MASK
)

	)

2092 
	#DMA_CHANNEL_XFERCFG_SETINTB_MASK
 (0x20U)

	)

2093 
	#DMA_CHANNEL_XFERCFG_SETINTB_SHIFT
 (5U)

	)

2094 
	#DMA_CHANNEL_XFERCFG_SETINTB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_XFERCFG_SETINTB_SHIFT
)è& 
DMA_CHANNEL_XFERCFG_SETINTB_MASK
)

	)

2095 
	#DMA_CHANNEL_XFERCFG_WIDTH_MASK
 (0x300U)

	)

2096 
	#DMA_CHANNEL_XFERCFG_WIDTH_SHIFT
 (8U)

	)

2097 
	#DMA_CHANNEL_XFERCFG_WIDTH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_XFERCFG_WIDTH_SHIFT
)è& 
DMA_CHANNEL_XFERCFG_WIDTH_MASK
)

	)

2098 
	#DMA_CHANNEL_XFERCFG_SRCINC_MASK
 (0x3000U)

	)

2099 
	#DMA_CHANNEL_XFERCFG_SRCINC_SHIFT
 (12U)

	)

2100 
	#DMA_CHANNEL_XFERCFG_SRCINC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_XFERCFG_SRCINC_SHIFT
)è& 
DMA_CHANNEL_XFERCFG_SRCINC_MASK
)

	)

2101 
	#DMA_CHANNEL_XFERCFG_DSTINC_MASK
 (0xC000U)

	)

2102 
	#DMA_CHANNEL_XFERCFG_DSTINC_SHIFT
 (14U)

	)

2103 
	#DMA_CHANNEL_XFERCFG_DSTINC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_XFERCFG_DSTINC_SHIFT
)è& 
DMA_CHANNEL_XFERCFG_DSTINC_MASK
)

	)

2104 
	#DMA_CHANNEL_XFERCFG_XFERCOUNT_MASK
 (0x3FF0000U)

	)

2105 
	#DMA_CHANNEL_XFERCFG_XFERCOUNT_SHIFT
 (16U)

	)

2106 
	#DMA_CHANNEL_XFERCFG_XFERCOUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMA_CHANNEL_XFERCFG_XFERCOUNT_SHIFT
)è& 
DMA_CHANNEL_XFERCFG_XFERCOUNT_MASK
)

	)

2109 
	#DMA_CHANNEL_XFERCFG_COUNT
 (30U)

	)

2119 
	#DMA0_BASE
 (0x40082000u)

	)

2121 
	#DMA0
 ((
DMA_Ty³
 *)
DMA0_BASE
)

	)

2123 
	#DMA_BASE_ADDRS
 { 
DMA0_BASE
 }

	)

2125 
	#DMA_BASE_PTRS
 { 
DMA0
 }

	)

2127 
	#DMA_IRQS
 { 
DMA0_IRQn
 }

	)

2146 
__IO
 
ušt32_t
 
	mOSR
;

2147 
__IO
 
ušt32_t
 
	mDIVHFCLK
;

2148 
__IO
 
ušt32_t
 
	mPREAC2FSCOEF
;

2149 
__IO
 
ušt32_t
 
	mPREAC4FSCOEF
;

2150 
__IO
 
ušt32_t
 
	mGAINSHIFT
;

2151 
ušt8_t
 
	mRESERVED_0
[108];

2152 
__IO
 
ušt32_t
 
	mFIFO_CTRL
;

2153 
__IO
 
ušt32_t
 
	mFIFO_STATUS
;

2154 
__IO
 
ušt32_t
 
	mFIFO_DATA
;

2155 
__IO
 
ušt32_t
 
	mPHY_CTRL
;

2156 
__IO
 
ušt32_t
 
	mDC_CTRL
;

2157 
ušt8_t
 
	mRESERVED_1
[108];

2158 } 
	mCHANNEL
[2];

2159 
ušt8_t
 
	mRESERVED_0
[3328];

2160 
__IO
 
ušt32_t
 
	mCHANEN
;

2161 
ušt8_t
 
	mRESERVED_1
[8];

2162 
__IO
 
ušt32_t
 
	mIOCFG
;

2163 
__IO
 
ušt32_t
 
	mUSE2FS
;

2164 
ušt8_t
 
	mRESERVED_2
[108];

2165 
__IO
 
ušt32_t
 
	mHWVADGAIN
;

2166 
__IO
 
ušt32_t
 
	mHWVADHPFS
;

2167 
__IO
 
ušt32_t
 
	mHWVADST10
;

2168 
__IO
 
ušt32_t
 
	mHWVADRSTT
;

2169 
__IO
 
ušt32_t
 
	mHWVADTHGN
;

2170 
__IO
 
ušt32_t
 
	mHWVADTHGS
;

2171 
__I
 
ušt32_t
 
	mHWVADLOWZ
;

2172 
ušt8_t
 
	mRESERVED_3
[96];

2173 
__I
 
ušt32_t
 
	mID
;

2174 } 
	tDMIC_Ty³
;

2186 
	#DMIC_CHANNEL_OSR_OSR_MASK
 (0xFFU)

	)

2187 
	#DMIC_CHANNEL_OSR_OSR_SHIFT
 (0U)

	)

2188 
	#DMIC_CHANNEL_OSR_OSR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_OSR_OSR_SHIFT
)è& 
DMIC_CHANNEL_OSR_OSR_MASK
)

	)

2191 
	#DMIC_CHANNEL_OSR_COUNT
 (2U)

	)

2194 
	#DMIC_CHANNEL_DIVHFCLK_PDMDIV_MASK
 (0xFU)

	)

2195 
	#DMIC_CHANNEL_DIVHFCLK_PDMDIV_SHIFT
 (0U)

	)

2196 
	#DMIC_CHANNEL_DIVHFCLK_PDMDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_DIVHFCLK_PDMDIV_SHIFT
)è& 
DMIC_CHANNEL_DIVHFCLK_PDMDIV_MASK
)

	)

2199 
	#DMIC_CHANNEL_DIVHFCLK_COUNT
 (2U)

	)

2202 
	#DMIC_CHANNEL_PREAC2FSCOEF_COMP_MASK
 (0x3U)

	)

2203 
	#DMIC_CHANNEL_PREAC2FSCOEF_COMP_SHIFT
 (0U)

	)

2204 
	#DMIC_CHANNEL_PREAC2FSCOEF_COMP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_PREAC2FSCOEF_COMP_SHIFT
)è& 
DMIC_CHANNEL_PREAC2FSCOEF_COMP_MASK
)

	)

2207 
	#DMIC_CHANNEL_PREAC2FSCOEF_COUNT
 (2U)

	)

2210 
	#DMIC_CHANNEL_PREAC4FSCOEF_COMP_MASK
 (0x3U)

	)

2211 
	#DMIC_CHANNEL_PREAC4FSCOEF_COMP_SHIFT
 (0U)

	)

2212 
	#DMIC_CHANNEL_PREAC4FSCOEF_COMP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_PREAC4FSCOEF_COMP_SHIFT
)è& 
DMIC_CHANNEL_PREAC4FSCOEF_COMP_MASK
)

	)

2215 
	#DMIC_CHANNEL_PREAC4FSCOEF_COUNT
 (2U)

	)

2218 
	#DMIC_CHANNEL_GAINSHIFT_GAIN_MASK
 (0x3FU)

	)

2219 
	#DMIC_CHANNEL_GAINSHIFT_GAIN_SHIFT
 (0U)

	)

2220 
	#DMIC_CHANNEL_GAINSHIFT_GAIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_GAINSHIFT_GAIN_SHIFT
)è& 
DMIC_CHANNEL_GAINSHIFT_GAIN_MASK
)

	)

2223 
	#DMIC_CHANNEL_GAINSHIFT_COUNT
 (2U)

	)

2226 
	#DMIC_CHANNEL_FIFO_CTRL_ENABLE_MASK
 (0x1U)

	)

2227 
	#DMIC_CHANNEL_FIFO_CTRL_ENABLE_SHIFT
 (0U)

	)

2228 
	#DMIC_CHANNEL_FIFO_CTRL_ENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_FIFO_CTRL_ENABLE_SHIFT
)è& 
DMIC_CHANNEL_FIFO_CTRL_ENABLE_MASK
)

	)

2229 
	#DMIC_CHANNEL_FIFO_CTRL_RESETN_MASK
 (0x2U)

	)

2230 
	#DMIC_CHANNEL_FIFO_CTRL_RESETN_SHIFT
 (1U)

	)

2231 
	#DMIC_CHANNEL_FIFO_CTRL_RESETN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_FIFO_CTRL_RESETN_SHIFT
)è& 
DMIC_CHANNEL_FIFO_CTRL_RESETN_MASK
)

	)

2232 
	#DMIC_CHANNEL_FIFO_CTRL_INTEN_MASK
 (0x4U)

	)

2233 
	#DMIC_CHANNEL_FIFO_CTRL_INTEN_SHIFT
 (2U)

	)

2234 
	#DMIC_CHANNEL_FIFO_CTRL_INTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_FIFO_CTRL_INTEN_SHIFT
)è& 
DMIC_CHANNEL_FIFO_CTRL_INTEN_MASK
)

	)

2235 
	#DMIC_CHANNEL_FIFO_CTRL_DMAEN_MASK
 (0x8U)

	)

2236 
	#DMIC_CHANNEL_FIFO_CTRL_DMAEN_SHIFT
 (3U)

	)

2237 
	#DMIC_CHANNEL_FIFO_CTRL_DMAEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_FIFO_CTRL_DMAEN_SHIFT
)è& 
DMIC_CHANNEL_FIFO_CTRL_DMAEN_MASK
)

	)

2238 
	#DMIC_CHANNEL_FIFO_CTRL_TRIGLVL_MASK
 (0x1F0000U)

	)

2239 
	#DMIC_CHANNEL_FIFO_CTRL_TRIGLVL_SHIFT
 (16U)

	)

2240 
	#DMIC_CHANNEL_FIFO_CTRL_TRIGLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_FIFO_CTRL_TRIGLVL_SHIFT
)è& 
DMIC_CHANNEL_FIFO_CTRL_TRIGLVL_MASK
)

	)

2243 
	#DMIC_CHANNEL_FIFO_CTRL_COUNT
 (2U)

	)

2246 
	#DMIC_CHANNEL_FIFO_STATUS_INT_MASK
 (0x1U)

	)

2247 
	#DMIC_CHANNEL_FIFO_STATUS_INT_SHIFT
 (0U)

	)

2248 
	#DMIC_CHANNEL_FIFO_STATUS_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_FIFO_STATUS_INT_SHIFT
)è& 
DMIC_CHANNEL_FIFO_STATUS_INT_MASK
)

	)

2249 
	#DMIC_CHANNEL_FIFO_STATUS_OVERRUN_MASK
 (0x2U)

	)

2250 
	#DMIC_CHANNEL_FIFO_STATUS_OVERRUN_SHIFT
 (1U)

	)

2251 
	#DMIC_CHANNEL_FIFO_STATUS_OVERRUN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_FIFO_STATUS_OVERRUN_SHIFT
)è& 
DMIC_CHANNEL_FIFO_STATUS_OVERRUN_MASK
)

	)

2252 
	#DMIC_CHANNEL_FIFO_STATUS_UNDERRUN_MASK
 (0x4U)

	)

2253 
	#DMIC_CHANNEL_FIFO_STATUS_UNDERRUN_SHIFT
 (2U)

	)

2254 
	#DMIC_CHANNEL_FIFO_STATUS_UNDERRUN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_FIFO_STATUS_UNDERRUN_SHIFT
)è& 
DMIC_CHANNEL_FIFO_STATUS_UNDERRUN_MASK
)

	)

2257 
	#DMIC_CHANNEL_FIFO_STATUS_COUNT
 (2U)

	)

2260 
	#DMIC_CHANNEL_FIFO_DATA_DATA_MASK
 (0xFFFFFFU)

	)

2261 
	#DMIC_CHANNEL_FIFO_DATA_DATA_SHIFT
 (0U)

	)

2262 
	#DMIC_CHANNEL_FIFO_DATA_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_FIFO_DATA_DATA_SHIFT
)è& 
DMIC_CHANNEL_FIFO_DATA_DATA_MASK
)

	)

2265 
	#DMIC_CHANNEL_FIFO_DATA_COUNT
 (2U)

	)

2268 
	#DMIC_CHANNEL_PHY_CTRL_PHY_FALL_MASK
 (0x1U)

	)

2269 
	#DMIC_CHANNEL_PHY_CTRL_PHY_FALL_SHIFT
 (0U)

	)

2270 
	#DMIC_CHANNEL_PHY_CTRL_PHY_FALL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_PHY_CTRL_PHY_FALL_SHIFT
)è& 
DMIC_CHANNEL_PHY_CTRL_PHY_FALL_MASK
)

	)

2271 
	#DMIC_CHANNEL_PHY_CTRL_PHY_HALF_MASK
 (0x2U)

	)

2272 
	#DMIC_CHANNEL_PHY_CTRL_PHY_HALF_SHIFT
 (1U)

	)

2273 
	#DMIC_CHANNEL_PHY_CTRL_PHY_HALF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_PHY_CTRL_PHY_HALF_SHIFT
)è& 
DMIC_CHANNEL_PHY_CTRL_PHY_HALF_MASK
)

	)

2276 
	#DMIC_CHANNEL_PHY_CTRL_COUNT
 (2U)

	)

2279 
	#DMIC_CHANNEL_DC_CTRL_DCPOLE_MASK
 (0x3U)

	)

2280 
	#DMIC_CHANNEL_DC_CTRL_DCPOLE_SHIFT
 (0U)

	)

2281 
	#DMIC_CHANNEL_DC_CTRL_DCPOLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_DC_CTRL_DCPOLE_SHIFT
)è& 
DMIC_CHANNEL_DC_CTRL_DCPOLE_MASK
)

	)

2282 
	#DMIC_CHANNEL_DC_CTRL_DCGAIN_MASK
 (0xF0U)

	)

2283 
	#DMIC_CHANNEL_DC_CTRL_DCGAIN_SHIFT
 (4U)

	)

2284 
	#DMIC_CHANNEL_DC_CTRL_DCGAIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_DC_CTRL_DCGAIN_SHIFT
)è& 
DMIC_CHANNEL_DC_CTRL_DCGAIN_MASK
)

	)

2285 
	#DMIC_CHANNEL_DC_CTRL_SATURATEAT16BIT_MASK
 (0x100U)

	)

2286 
	#DMIC_CHANNEL_DC_CTRL_SATURATEAT16BIT_SHIFT
 (8U)

	)

2287 
	#DMIC_CHANNEL_DC_CTRL_SATURATEAT16BIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANNEL_DC_CTRL_SATURATEAT16BIT_SHIFT
)è& 
DMIC_CHANNEL_DC_CTRL_SATURATEAT16BIT_MASK
)

	)

2290 
	#DMIC_CHANNEL_DC_CTRL_COUNT
 (2U)

	)

2293 
	#DMIC_CHANEN_EN_CH0_MASK
 (0x1U)

	)

2294 
	#DMIC_CHANEN_EN_CH0_SHIFT
 (0U)

	)

2295 
	#DMIC_CHANEN_EN_CH0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANEN_EN_CH0_SHIFT
)è& 
DMIC_CHANEN_EN_CH0_MASK
)

	)

2296 
	#DMIC_CHANEN_EN_CH1_MASK
 (0x2U)

	)

2297 
	#DMIC_CHANEN_EN_CH1_SHIFT
 (1U)

	)

2298 
	#DMIC_CHANEN_EN_CH1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_CHANEN_EN_CH1_SHIFT
)è& 
DMIC_CHANEN_EN_CH1_MASK
)

	)

2301 
	#DMIC_IOCFG_CLK_BYPASS0_MASK
 (0x1U)

	)

2302 
	#DMIC_IOCFG_CLK_BYPASS0_SHIFT
 (0U)

	)

2303 
	#DMIC_IOCFG_CLK_BYPASS0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_IOCFG_CLK_BYPASS0_SHIFT
)è& 
DMIC_IOCFG_CLK_BYPASS0_MASK
)

	)

2304 
	#DMIC_IOCFG_CLK_BYPASS1_MASK
 (0x2U)

	)

2305 
	#DMIC_IOCFG_CLK_BYPASS1_SHIFT
 (1U)

	)

2306 
	#DMIC_IOCFG_CLK_BYPASS1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_IOCFG_CLK_BYPASS1_SHIFT
)è& 
DMIC_IOCFG_CLK_BYPASS1_MASK
)

	)

2307 
	#DMIC_IOCFG_STEREO_DATA0_MASK
 (0x4U)

	)

2308 
	#DMIC_IOCFG_STEREO_DATA0_SHIFT
 (2U)

	)

2309 
	#DMIC_IOCFG_STEREO_DATA0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_IOCFG_STEREO_DATA0_SHIFT
)è& 
DMIC_IOCFG_STEREO_DATA0_MASK
)

	)

2312 
	#DMIC_USE2FS_USE2FS_MASK
 (0x1U)

	)

2313 
	#DMIC_USE2FS_USE2FS_SHIFT
 (0U)

	)

2314 
	#DMIC_USE2FS_USE2FS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_USE2FS_USE2FS_SHIFT
)è& 
DMIC_USE2FS_USE2FS_MASK
)

	)

2317 
	#DMIC_HWVADGAIN_INPUTGAIN_MASK
 (0xFU)

	)

2318 
	#DMIC_HWVADGAIN_INPUTGAIN_SHIFT
 (0U)

	)

2319 
	#DMIC_HWVADGAIN_INPUTGAIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_HWVADGAIN_INPUTGAIN_SHIFT
)è& 
DMIC_HWVADGAIN_INPUTGAIN_MASK
)

	)

2322 
	#DMIC_HWVADHPFS_HPFS_MASK
 (0x3U)

	)

2323 
	#DMIC_HWVADHPFS_HPFS_SHIFT
 (0U)

	)

2324 
	#DMIC_HWVADHPFS_HPFS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_HWVADHPFS_HPFS_SHIFT
)è& 
DMIC_HWVADHPFS_HPFS_MASK
)

	)

2327 
	#DMIC_HWVADST10_ST10_MASK
 (0x1U)

	)

2328 
	#DMIC_HWVADST10_ST10_SHIFT
 (0U)

	)

2329 
	#DMIC_HWVADST10_ST10
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_HWVADST10_ST10_SHIFT
)è& 
DMIC_HWVADST10_ST10_MASK
)

	)

2332 
	#DMIC_HWVADRSTT_RSTT_MASK
 (0x1U)

	)

2333 
	#DMIC_HWVADRSTT_RSTT_SHIFT
 (0U)

	)

2334 
	#DMIC_HWVADRSTT_RSTT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_HWVADRSTT_RSTT_SHIFT
)è& 
DMIC_HWVADRSTT_RSTT_MASK
)

	)

2337 
	#DMIC_HWVADTHGN_THGN_MASK
 (0xFU)

	)

2338 
	#DMIC_HWVADTHGN_THGN_SHIFT
 (0U)

	)

2339 
	#DMIC_HWVADTHGN_THGN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_HWVADTHGN_THGN_SHIFT
)è& 
DMIC_HWVADTHGN_THGN_MASK
)

	)

2342 
	#DMIC_HWVADTHGS_THGS_MASK
 (0xFU)

	)

2343 
	#DMIC_HWVADTHGS_THGS_SHIFT
 (0U)

	)

2344 
	#DMIC_HWVADTHGS_THGS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_HWVADTHGS_THGS_SHIFT
)è& 
DMIC_HWVADTHGS_THGS_MASK
)

	)

2347 
	#DMIC_HWVADLOWZ_LOWZ_MASK
 (0xFFFFU)

	)

2348 
	#DMIC_HWVADLOWZ_LOWZ_SHIFT
 (0U)

	)

2349 
	#DMIC_HWVADLOWZ_LOWZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_HWVADLOWZ_LOWZ_SHIFT
)è& 
DMIC_HWVADLOWZ_LOWZ_MASK
)

	)

2352 
	#DMIC_ID_ID_MASK
 (0xFFFFFFFFU)

	)

2353 
	#DMIC_ID_ID_SHIFT
 (0U)

	)

2354 
	#DMIC_ID_ID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
DMIC_ID_ID_SHIFT
)è& 
DMIC_ID_ID_MASK
)

	)

2364 
	#DMIC0_BASE
 (0x40090000u)

	)

2366 
	#DMIC0
 ((
DMIC_Ty³
 *)
DMIC0_BASE
)

	)

2368 
	#DMIC_BASE_ADDRS
 { 
DMIC0_BASE
 }

	)

2370 
	#DMIC_BASE_PTRS
 { 
DMIC0
 }

	)

2372 
	#DMIC_IRQS
 { 
DMIC0_IRQn
 }

	)

2373 
	#DMIC_HWVAD_IRQS
 { 
HWVAD0_IRQn
 }

	)

2391 
__IO
 
ušt32_t
 
	mCMD
;

2392 
ušt8_t
 
	mRESERVED_0
[4];

2393 
__IO
 
ušt32_t
 
	mRWSTATE
;

2394 
__IO
 
ušt32_t
 
	mAUTOPROG
;

2395 
__IO
 
ušt32_t
 
	mWSTATE
;

2396 
__IO
 
ušt32_t
 
	mCLKDIV
;

2397 
__IO
 
ušt32_t
 
	mPWRDWN
;

2398 
ušt8_t
 
	mRESERVED_1
[4028];

2399 
__O
 
ušt32_t
 
	mINTENCLR
;

2400 
__O
 
ušt32_t
 
	mINTENSET
;

2401 
__I
 
ušt32_t
 
	mINTSTAT
;

2402 
__I
 
ušt32_t
 
	mINTEN
;

2403 
__O
 
ušt32_t
 
	mINTSTATCLR
;

2404 
__O
 
ušt32_t
 
	mINTSTATSET
;

2405 } 
	tEEPROM_Ty³
;

2417 
	#EEPROM_CMD_CMD_MASK
 (0x7U)

	)

2418 
	#EEPROM_CMD_CMD_SHIFT
 (0U)

	)

2419 
	#EEPROM_CMD_CMD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_CMD_CMD_SHIFT
)è& 
EEPROM_CMD_CMD_MASK
)

	)

2422 
	#EEPROM_RWSTATE_RPHASE2_MASK
 (0xFFU)

	)

2423 
	#EEPROM_RWSTATE_RPHASE2_SHIFT
 (0U)

	)

2424 
	#EEPROM_RWSTATE_RPHASE2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_RWSTATE_RPHASE2_SHIFT
)è& 
EEPROM_RWSTATE_RPHASE2_MASK
)

	)

2425 
	#EEPROM_RWSTATE_RPHASE1_MASK
 (0xFF00U)

	)

2426 
	#EEPROM_RWSTATE_RPHASE1_SHIFT
 (8U)

	)

2427 
	#EEPROM_RWSTATE_RPHASE1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_RWSTATE_RPHASE1_SHIFT
)è& 
EEPROM_RWSTATE_RPHASE1_MASK
)

	)

2430 
	#EEPROM_AUTOPROG_AUTOPROG_MASK
 (0x3U)

	)

2431 
	#EEPROM_AUTOPROG_AUTOPROG_SHIFT
 (0U)

	)

2432 
	#EEPROM_AUTOPROG_AUTOPROG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_AUTOPROG_AUTOPROG_SHIFT
)è& 
EEPROM_AUTOPROG_AUTOPROG_MASK
)

	)

2435 
	#EEPROM_WSTATE_PHASE3_MASK
 (0xFFU)

	)

2436 
	#EEPROM_WSTATE_PHASE3_SHIFT
 (0U)

	)

2437 
	#EEPROM_WSTATE_PHASE3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_WSTATE_PHASE3_SHIFT
)è& 
EEPROM_WSTATE_PHASE3_MASK
)

	)

2438 
	#EEPROM_WSTATE_PHASE2_MASK
 (0xFF00U)

	)

2439 
	#EEPROM_WSTATE_PHASE2_SHIFT
 (8U)

	)

2440 
	#EEPROM_WSTATE_PHASE2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_WSTATE_PHASE2_SHIFT
)è& 
EEPROM_WSTATE_PHASE2_MASK
)

	)

2441 
	#EEPROM_WSTATE_PHASE1_MASK
 (0xFF0000U)

	)

2442 
	#EEPROM_WSTATE_PHASE1_SHIFT
 (16U)

	)

2443 
	#EEPROM_WSTATE_PHASE1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_WSTATE_PHASE1_SHIFT
)è& 
EEPROM_WSTATE_PHASE1_MASK
)

	)

2444 
	#EEPROM_WSTATE_LCK_PARWEP_MASK
 (0x80000000U)

	)

2445 
	#EEPROM_WSTATE_LCK_PARWEP_SHIFT
 (31U)

	)

2446 
	#EEPROM_WSTATE_LCK_PARWEP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_WSTATE_LCK_PARWEP_SHIFT
)è& 
EEPROM_WSTATE_LCK_PARWEP_MASK
)

	)

2449 
	#EEPROM_CLKDIV_CLKDIV_MASK
 (0xFFFFU)

	)

2450 
	#EEPROM_CLKDIV_CLKDIV_SHIFT
 (0U)

	)

2451 
	#EEPROM_CLKDIV_CLKDIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_CLKDIV_CLKDIV_SHIFT
)è& 
EEPROM_CLKDIV_CLKDIV_MASK
)

	)

2454 
	#EEPROM_PWRDWN_PWRDWN_MASK
 (0x1U)

	)

2455 
	#EEPROM_PWRDWN_PWRDWN_SHIFT
 (0U)

	)

2456 
	#EEPROM_PWRDWN_PWRDWN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_PWRDWN_PWRDWN_SHIFT
)è& 
EEPROM_PWRDWN_PWRDWN_MASK
)

	)

2459 
	#EEPROM_INTENCLR_PROG_CLR_EN_MASK
 (0x4U)

	)

2460 
	#EEPROM_INTENCLR_PROG_CLR_EN_SHIFT
 (2U)

	)

2461 
	#EEPROM_INTENCLR_PROG_CLR_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_INTENCLR_PROG_CLR_EN_SHIFT
)è& 
EEPROM_INTENCLR_PROG_CLR_EN_MASK
)

	)

2464 
	#EEPROM_INTENSET_PROG_SET_EN_MASK
 (0x4U)

	)

2465 
	#EEPROM_INTENSET_PROG_SET_EN_SHIFT
 (2U)

	)

2466 
	#EEPROM_INTENSET_PROG_SET_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_INTENSET_PROG_SET_EN_SHIFT
)è& 
EEPROM_INTENSET_PROG_SET_EN_MASK
)

	)

2469 
	#EEPROM_INTSTAT_END_OF_PROG_MASK
 (0x4U)

	)

2470 
	#EEPROM_INTSTAT_END_OF_PROG_SHIFT
 (2U)

	)

2471 
	#EEPROM_INTSTAT_END_OF_PROG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_INTSTAT_END_OF_PROG_SHIFT
)è& 
EEPROM_INTSTAT_END_OF_PROG_MASK
)

	)

2474 
	#EEPROM_INTEN_EE_PROG_DONE_MASK
 (0x4U)

	)

2475 
	#EEPROM_INTEN_EE_PROG_DONE_SHIFT
 (2U)

	)

2476 
	#EEPROM_INTEN_EE_PROG_DONE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_INTEN_EE_PROG_DONE_SHIFT
)è& 
EEPROM_INTEN_EE_PROG_DONE_MASK
)

	)

2479 
	#EEPROM_INTSTATCLR_PROG_CLR_ST_MASK
 (0x4U)

	)

2480 
	#EEPROM_INTSTATCLR_PROG_CLR_ST_SHIFT
 (2U)

	)

2481 
	#EEPROM_INTSTATCLR_PROG_CLR_ST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_INTSTATCLR_PROG_CLR_ST_SHIFT
)è& 
EEPROM_INTSTATCLR_PROG_CLR_ST_MASK
)

	)

2484 
	#EEPROM_INTSTATSET_PROG_SET_ST_MASK
 (0x4U)

	)

2485 
	#EEPROM_INTSTATSET_PROG_SET_ST_SHIFT
 (2U)

	)

2486 
	#EEPROM_INTSTATSET_PROG_SET_ST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EEPROM_INTSTATSET_PROG_SET_ST_SHIFT
)è& 
EEPROM_INTSTATSET_PROG_SET_ST_MASK
)

	)

2496 
	#EEPROM_BASE
 (0x40014000u)

	)

2498 
	#EEPROM
 ((
EEPROM_Ty³
 *)
EEPROM_BASE
)

	)

2500 
	#EEPROM_BASE_ADDRS
 { 
EEPROM_BASE
 }

	)

2502 
	#EEPROM_BASE_PTRS
 { 
EEPROM
 }

	)

2504 
	#EEPROM_IRQS
 { 
EEPROM_IRQn
 }

	)

2522 
__IO
 
ušt32_t
 
	mCONTROL
;

2523 
__I
 
ušt32_t
 
	mSTATUS
;

2524 
__IO
 
ušt32_t
 
	mCONFIG
;

2525 
ušt8_t
 
	mRESERVED_0
[20];

2526 
__IO
 
ušt32_t
 
	mDYNAMICCONTROL
;

2527 
__IO
 
ušt32_t
 
	mDYNAMICREFRESH
;

2528 
__IO
 
ušt32_t
 
	mDYNAMICREADCONFIG
;

2529 
ušt8_t
 
	mRESERVED_1
[4];

2530 
__IO
 
ušt32_t
 
	mDYNAMICRP
;

2531 
__IO
 
ušt32_t
 
	mDYNAMICRAS
;

2532 
__IO
 
ušt32_t
 
	mDYNAMICSREX
;

2533 
__IO
 
ušt32_t
 
	mDYNAMICAPR
;

2534 
__IO
 
ušt32_t
 
	mDYNAMICDAL
;

2535 
__IO
 
ušt32_t
 
	mDYNAMICWR
;

2536 
__IO
 
ušt32_t
 
	mDYNAMICRC
;

2537 
__IO
 
ušt32_t
 
	mDYNAMICRFC
;

2538 
__IO
 
ušt32_t
 
	mDYNAMICXSR
;

2539 
__IO
 
ušt32_t
 
	mDYNAMICRRD
;

2540 
__IO
 
ušt32_t
 
	mDYNAMICMRD
;

2541 
ušt8_t
 
	mRESERVED_2
[36];

2542 
__IO
 
ušt32_t
 
	mSTATICEXTENDEDWAIT
;

2543 
ušt8_t
 
	mRESERVED_3
[124];

2545 
__IO
 
ušt32_t
 
	mDYNAMICCONFIG
;

2546 
__IO
 
ušt32_t
 
	mDYNAMICRASCAS
;

2547 
ušt8_t
 
	mRESERVED_0
[24];

2548 } 
	mDYNAMIC
[4];

2549 
ušt8_t
 
	mRESERVED_4
[128];

2551 
__IO
 
ušt32_t
 
	mSTATICCONFIG
;

2552 
__IO
 
ušt32_t
 
	mSTATICWAITWEN
;

2553 
__IO
 
ušt32_t
 
	mSTATICWAITOEN
;

2554 
__IO
 
ušt32_t
 
	mSTATICWAITRD
;

2555 
__IO
 
ušt32_t
 
	mSTATICWAITPAGE
;

2556 
__IO
 
ušt32_t
 
	mSTATICWAITWR
;

2557 
__IO
 
ušt32_t
 
	mSTATICWAITTURN
;

2558 
ušt8_t
 
	mRESERVED_0
[4];

2559 } 
	mSTATIC
[4];

2560 } 
	tEMC_Ty³
;

2572 
	#EMC_CONTROL_E_MASK
 (0x1U)

	)

2573 
	#EMC_CONTROL_E_SHIFT
 (0U)

	)

2574 
	#EMC_CONTROL_E
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_CONTROL_E_SHIFT
)è& 
EMC_CONTROL_E_MASK
)

	)

2575 
	#EMC_CONTROL_M_MASK
 (0x2U)

	)

2576 
	#EMC_CONTROL_M_SHIFT
 (1U)

	)

2577 
	#EMC_CONTROL_M
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_CONTROL_M_SHIFT
)è& 
EMC_CONTROL_M_MASK
)

	)

2578 
	#EMC_CONTROL_L_MASK
 (0x4U)

	)

2579 
	#EMC_CONTROL_L_SHIFT
 (2U)

	)

2580 
	#EMC_CONTROL_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_CONTROL_L_SHIFT
)è& 
EMC_CONTROL_L_MASK
)

	)

2583 
	#EMC_STATUS_B_MASK
 (0x1U)

	)

2584 
	#EMC_STATUS_B_SHIFT
 (0U)

	)

2585 
	#EMC_STATUS_B
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATUS_B_SHIFT
)è& 
EMC_STATUS_B_MASK
)

	)

2586 
	#EMC_STATUS_S_MASK
 (0x2U)

	)

2587 
	#EMC_STATUS_S_SHIFT
 (1U)

	)

2588 
	#EMC_STATUS_S
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATUS_S_SHIFT
)è& 
EMC_STATUS_S_MASK
)

	)

2589 
	#EMC_STATUS_SA_MASK
 (0x4U)

	)

2590 
	#EMC_STATUS_SA_SHIFT
 (2U)

	)

2591 
	#EMC_STATUS_SA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATUS_SA_SHIFT
)è& 
EMC_STATUS_SA_MASK
)

	)

2594 
	#EMC_CONFIG_EM_MASK
 (0x1U)

	)

2595 
	#EMC_CONFIG_EM_SHIFT
 (0U)

	)

2596 
	#EMC_CONFIG_EM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_CONFIG_EM_SHIFT
)è& 
EMC_CONFIG_EM_MASK
)

	)

2597 
	#EMC_CONFIG_CLKR_MASK
 (0x100U)

	)

2598 
	#EMC_CONFIG_CLKR_SHIFT
 (8U)

	)

2599 
	#EMC_CONFIG_CLKR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_CONFIG_CLKR_SHIFT
)è& 
EMC_CONFIG_CLKR_MASK
)

	)

2602 
	#EMC_DYNAMICCONTROL_CE_MASK
 (0x1U)

	)

2603 
	#EMC_DYNAMICCONTROL_CE_SHIFT
 (0U)

	)

2604 
	#EMC_DYNAMICCONTROL_CE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICCONTROL_CE_SHIFT
)è& 
EMC_DYNAMICCONTROL_CE_MASK
)

	)

2605 
	#EMC_DYNAMICCONTROL_CS_MASK
 (0x2U)

	)

2606 
	#EMC_DYNAMICCONTROL_CS_SHIFT
 (1U)

	)

2607 
	#EMC_DYNAMICCONTROL_CS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICCONTROL_CS_SHIFT
)è& 
EMC_DYNAMICCONTROL_CS_MASK
)

	)

2608 
	#EMC_DYNAMICCONTROL_SR_MASK
 (0x4U)

	)

2609 
	#EMC_DYNAMICCONTROL_SR_SHIFT
 (2U)

	)

2610 
	#EMC_DYNAMICCONTROL_SR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICCONTROL_SR_SHIFT
)è& 
EMC_DYNAMICCONTROL_SR_MASK
)

	)

2611 
	#EMC_DYNAMICCONTROL_MMC_MASK
 (0x20U)

	)

2612 
	#EMC_DYNAMICCONTROL_MMC_SHIFT
 (5U)

	)

2613 
	#EMC_DYNAMICCONTROL_MMC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICCONTROL_MMC_SHIFT
)è& 
EMC_DYNAMICCONTROL_MMC_MASK
)

	)

2614 
	#EMC_DYNAMICCONTROL_I_MASK
 (0x180U)

	)

2615 
	#EMC_DYNAMICCONTROL_I_SHIFT
 (7U)

	)

2616 
	#EMC_DYNAMICCONTROL_I
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICCONTROL_I_SHIFT
)è& 
EMC_DYNAMICCONTROL_I_MASK
)

	)

2619 
	#EMC_DYNAMICREFRESH_REFRESH_MASK
 (0x7FFU)

	)

2620 
	#EMC_DYNAMICREFRESH_REFRESH_SHIFT
 (0U)

	)

2621 
	#EMC_DYNAMICREFRESH_REFRESH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICREFRESH_REFRESH_SHIFT
)è& 
EMC_DYNAMICREFRESH_REFRESH_MASK
)

	)

2624 
	#EMC_DYNAMICREADCONFIG_RD_MASK
 (0x3U)

	)

2625 
	#EMC_DYNAMICREADCONFIG_RD_SHIFT
 (0U)

	)

2626 
	#EMC_DYNAMICREADCONFIG_RD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICREADCONFIG_RD_SHIFT
)è& 
EMC_DYNAMICREADCONFIG_RD_MASK
)

	)

2629 
	#EMC_DYNAMICRP_TRP_MASK
 (0xFU)

	)

2630 
	#EMC_DYNAMICRP_TRP_SHIFT
 (0U)

	)

2631 
	#EMC_DYNAMICRP_TRP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICRP_TRP_SHIFT
)è& 
EMC_DYNAMICRP_TRP_MASK
)

	)

2634 
	#EMC_DYNAMICRAS_TRAS_MASK
 (0xFU)

	)

2635 
	#EMC_DYNAMICRAS_TRAS_SHIFT
 (0U)

	)

2636 
	#EMC_DYNAMICRAS_TRAS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICRAS_TRAS_SHIFT
)è& 
EMC_DYNAMICRAS_TRAS_MASK
)

	)

2639 
	#EMC_DYNAMICSREX_TSREX_MASK
 (0xFU)

	)

2640 
	#EMC_DYNAMICSREX_TSREX_SHIFT
 (0U)

	)

2641 
	#EMC_DYNAMICSREX_TSREX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICSREX_TSREX_SHIFT
)è& 
EMC_DYNAMICSREX_TSREX_MASK
)

	)

2644 
	#EMC_DYNAMICAPR_TAPR_MASK
 (0xFU)

	)

2645 
	#EMC_DYNAMICAPR_TAPR_SHIFT
 (0U)

	)

2646 
	#EMC_DYNAMICAPR_TAPR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICAPR_TAPR_SHIFT
)è& 
EMC_DYNAMICAPR_TAPR_MASK
)

	)

2649 
	#EMC_DYNAMICDAL_TDAL_MASK
 (0xFU)

	)

2650 
	#EMC_DYNAMICDAL_TDAL_SHIFT
 (0U)

	)

2651 
	#EMC_DYNAMICDAL_TDAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICDAL_TDAL_SHIFT
)è& 
EMC_DYNAMICDAL_TDAL_MASK
)

	)

2654 
	#EMC_DYNAMICWR_TWR_MASK
 (0xFU)

	)

2655 
	#EMC_DYNAMICWR_TWR_SHIFT
 (0U)

	)

2656 
	#EMC_DYNAMICWR_TWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICWR_TWR_SHIFT
)è& 
EMC_DYNAMICWR_TWR_MASK
)

	)

2659 
	#EMC_DYNAMICRC_TRC_MASK
 (0x1FU)

	)

2660 
	#EMC_DYNAMICRC_TRC_SHIFT
 (0U)

	)

2661 
	#EMC_DYNAMICRC_TRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICRC_TRC_SHIFT
)è& 
EMC_DYNAMICRC_TRC_MASK
)

	)

2664 
	#EMC_DYNAMICRFC_TRFC_MASK
 (0x1FU)

	)

2665 
	#EMC_DYNAMICRFC_TRFC_SHIFT
 (0U)

	)

2666 
	#EMC_DYNAMICRFC_TRFC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICRFC_TRFC_SHIFT
)è& 
EMC_DYNAMICRFC_TRFC_MASK
)

	)

2669 
	#EMC_DYNAMICXSR_TXSR_MASK
 (0x1FU)

	)

2670 
	#EMC_DYNAMICXSR_TXSR_SHIFT
 (0U)

	)

2671 
	#EMC_DYNAMICXSR_TXSR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICXSR_TXSR_SHIFT
)è& 
EMC_DYNAMICXSR_TXSR_MASK
)

	)

2674 
	#EMC_DYNAMICRRD_TRRD_MASK
 (0xFU)

	)

2675 
	#EMC_DYNAMICRRD_TRRD_SHIFT
 (0U)

	)

2676 
	#EMC_DYNAMICRRD_TRRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICRRD_TRRD_SHIFT
)è& 
EMC_DYNAMICRRD_TRRD_MASK
)

	)

2679 
	#EMC_DYNAMICMRD_TMRD_MASK
 (0xFU)

	)

2680 
	#EMC_DYNAMICMRD_TMRD_SHIFT
 (0U)

	)

2681 
	#EMC_DYNAMICMRD_TMRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMICMRD_TMRD_SHIFT
)è& 
EMC_DYNAMICMRD_TMRD_MASK
)

	)

2684 
	#EMC_STATICEXTENDEDWAIT_EXTENDEDWAIT_MASK
 (0x3FFU)

	)

2685 
	#EMC_STATICEXTENDEDWAIT_EXTENDEDWAIT_SHIFT
 (0U)

	)

2686 
	#EMC_STATICEXTENDEDWAIT_EXTENDEDWAIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATICEXTENDEDWAIT_EXTENDEDWAIT_SHIFT
)è& 
EMC_STATICEXTENDEDWAIT_EXTENDEDWAIT_MASK
)

	)

2689 
	#EMC_DYNAMIC_DYNAMICCONFIG_MD_MASK
 (0x18U)

	)

2690 
	#EMC_DYNAMIC_DYNAMICCONFIG_MD_SHIFT
 (3U)

	)

2691 
	#EMC_DYNAMIC_DYNAMICCONFIG_MD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMIC_DYNAMICCONFIG_MD_SHIFT
)è& 
EMC_DYNAMIC_DYNAMICCONFIG_MD_MASK
)

	)

2692 
	#EMC_DYNAMIC_DYNAMICCONFIG_AM0_MASK
 (0x1F80U)

	)

2693 
	#EMC_DYNAMIC_DYNAMICCONFIG_AM0_SHIFT
 (7U)

	)

2694 
	#EMC_DYNAMIC_DYNAMICCONFIG_AM0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMIC_DYNAMICCONFIG_AM0_SHIFT
)è& 
EMC_DYNAMIC_DYNAMICCONFIG_AM0_MASK
)

	)

2695 
	#EMC_DYNAMIC_DYNAMICCONFIG_AM1_MASK
 (0x4000U)

	)

2696 
	#EMC_DYNAMIC_DYNAMICCONFIG_AM1_SHIFT
 (14U)

	)

2697 
	#EMC_DYNAMIC_DYNAMICCONFIG_AM1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMIC_DYNAMICCONFIG_AM1_SHIFT
)è& 
EMC_DYNAMIC_DYNAMICCONFIG_AM1_MASK
)

	)

2698 
	#EMC_DYNAMIC_DYNAMICCONFIG_B_MASK
 (0x80000U)

	)

2699 
	#EMC_DYNAMIC_DYNAMICCONFIG_B_SHIFT
 (19U)

	)

2700 
	#EMC_DYNAMIC_DYNAMICCONFIG_B
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMIC_DYNAMICCONFIG_B_SHIFT
)è& 
EMC_DYNAMIC_DYNAMICCONFIG_B_MASK
)

	)

2701 
	#EMC_DYNAMIC_DYNAMICCONFIG_P_MASK
 (0x100000U)

	)

2702 
	#EMC_DYNAMIC_DYNAMICCONFIG_P_SHIFT
 (20U)

	)

2703 
	#EMC_DYNAMIC_DYNAMICCONFIG_P
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMIC_DYNAMICCONFIG_P_SHIFT
)è& 
EMC_DYNAMIC_DYNAMICCONFIG_P_MASK
)

	)

2706 
	#EMC_DYNAMIC_DYNAMICCONFIG_COUNT
 (4U)

	)

2709 
	#EMC_DYNAMIC_DYNAMICRASCAS_RAS_MASK
 (0x3U)

	)

2710 
	#EMC_DYNAMIC_DYNAMICRASCAS_RAS_SHIFT
 (0U)

	)

2711 
	#EMC_DYNAMIC_DYNAMICRASCAS_RAS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMIC_DYNAMICRASCAS_RAS_SHIFT
)è& 
EMC_DYNAMIC_DYNAMICRASCAS_RAS_MASK
)

	)

2712 
	#EMC_DYNAMIC_DYNAMICRASCAS_CAS_MASK
 (0x300U)

	)

2713 
	#EMC_DYNAMIC_DYNAMICRASCAS_CAS_SHIFT
 (8U)

	)

2714 
	#EMC_DYNAMIC_DYNAMICRASCAS_CAS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_DYNAMIC_DYNAMICRASCAS_CAS_SHIFT
)è& 
EMC_DYNAMIC_DYNAMICRASCAS_CAS_MASK
)

	)

2717 
	#EMC_DYNAMIC_DYNAMICRASCAS_COUNT
 (4U)

	)

2720 
	#EMC_STATIC_STATICCONFIG_MW_MASK
 (0x3U)

	)

2721 
	#EMC_STATIC_STATICCONFIG_MW_SHIFT
 (0U)

	)

2722 
	#EMC_STATIC_STATICCONFIG_MW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICCONFIG_MW_SHIFT
)è& 
EMC_STATIC_STATICCONFIG_MW_MASK
)

	)

2723 
	#EMC_STATIC_STATICCONFIG_PM_MASK
 (0x8U)

	)

2724 
	#EMC_STATIC_STATICCONFIG_PM_SHIFT
 (3U)

	)

2725 
	#EMC_STATIC_STATICCONFIG_PM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICCONFIG_PM_SHIFT
)è& 
EMC_STATIC_STATICCONFIG_PM_MASK
)

	)

2726 
	#EMC_STATIC_STATICCONFIG_PC_MASK
 (0x40U)

	)

2727 
	#EMC_STATIC_STATICCONFIG_PC_SHIFT
 (6U)

	)

2728 
	#EMC_STATIC_STATICCONFIG_PC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICCONFIG_PC_SHIFT
)è& 
EMC_STATIC_STATICCONFIG_PC_MASK
)

	)

2729 
	#EMC_STATIC_STATICCONFIG_PB_MASK
 (0x80U)

	)

2730 
	#EMC_STATIC_STATICCONFIG_PB_SHIFT
 (7U)

	)

2731 
	#EMC_STATIC_STATICCONFIG_PB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICCONFIG_PB_SHIFT
)è& 
EMC_STATIC_STATICCONFIG_PB_MASK
)

	)

2732 
	#EMC_STATIC_STATICCONFIG_EW_MASK
 (0x100U)

	)

2733 
	#EMC_STATIC_STATICCONFIG_EW_SHIFT
 (8U)

	)

2734 
	#EMC_STATIC_STATICCONFIG_EW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICCONFIG_EW_SHIFT
)è& 
EMC_STATIC_STATICCONFIG_EW_MASK
)

	)

2735 
	#EMC_STATIC_STATICCONFIG_B_MASK
 (0x80000U)

	)

2736 
	#EMC_STATIC_STATICCONFIG_B_SHIFT
 (19U)

	)

2737 
	#EMC_STATIC_STATICCONFIG_B
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICCONFIG_B_SHIFT
)è& 
EMC_STATIC_STATICCONFIG_B_MASK
)

	)

2738 
	#EMC_STATIC_STATICCONFIG_P_MASK
 (0x100000U)

	)

2739 
	#EMC_STATIC_STATICCONFIG_P_SHIFT
 (20U)

	)

2740 
	#EMC_STATIC_STATICCONFIG_P
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICCONFIG_P_SHIFT
)è& 
EMC_STATIC_STATICCONFIG_P_MASK
)

	)

2743 
	#EMC_STATIC_STATICCONFIG_COUNT
 (4U)

	)

2746 
	#EMC_STATIC_STATICWAITWEN_WAITWEN_MASK
 (0xFU)

	)

2747 
	#EMC_STATIC_STATICWAITWEN_WAITWEN_SHIFT
 (0U)

	)

2748 
	#EMC_STATIC_STATICWAITWEN_WAITWEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICWAITWEN_WAITWEN_SHIFT
)è& 
EMC_STATIC_STATICWAITWEN_WAITWEN_MASK
)

	)

2751 
	#EMC_STATIC_STATICWAITWEN_COUNT
 (4U)

	)

2754 
	#EMC_STATIC_STATICWAITOEN_WAITOEN_MASK
 (0xFU)

	)

2755 
	#EMC_STATIC_STATICWAITOEN_WAITOEN_SHIFT
 (0U)

	)

2756 
	#EMC_STATIC_STATICWAITOEN_WAITOEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICWAITOEN_WAITOEN_SHIFT
)è& 
EMC_STATIC_STATICWAITOEN_WAITOEN_MASK
)

	)

2759 
	#EMC_STATIC_STATICWAITOEN_COUNT
 (4U)

	)

2762 
	#EMC_STATIC_STATICWAITRD_WAITRD_MASK
 (0x1FU)

	)

2763 
	#EMC_STATIC_STATICWAITRD_WAITRD_SHIFT
 (0U)

	)

2764 
	#EMC_STATIC_STATICWAITRD_WAITRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICWAITRD_WAITRD_SHIFT
)è& 
EMC_STATIC_STATICWAITRD_WAITRD_MASK
)

	)

2767 
	#EMC_STATIC_STATICWAITRD_COUNT
 (4U)

	)

2770 
	#EMC_STATIC_STATICWAITPAGE_WAITPAGE_MASK
 (0x1FU)

	)

2771 
	#EMC_STATIC_STATICWAITPAGE_WAITPAGE_SHIFT
 (0U)

	)

2772 
	#EMC_STATIC_STATICWAITPAGE_WAITPAGE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICWAITPAGE_WAITPAGE_SHIFT
)è& 
EMC_STATIC_STATICWAITPAGE_WAITPAGE_MASK
)

	)

2775 
	#EMC_STATIC_STATICWAITPAGE_COUNT
 (4U)

	)

2778 
	#EMC_STATIC_STATICWAITWR_WAITWR_MASK
 (0x1FU)

	)

2779 
	#EMC_STATIC_STATICWAITWR_WAITWR_SHIFT
 (0U)

	)

2780 
	#EMC_STATIC_STATICWAITWR_WAITWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICWAITWR_WAITWR_SHIFT
)è& 
EMC_STATIC_STATICWAITWR_WAITWR_MASK
)

	)

2783 
	#EMC_STATIC_STATICWAITWR_COUNT
 (4U)

	)

2786 
	#EMC_STATIC_STATICWAITTURN_WAITTURN_MASK
 (0xFU)

	)

2787 
	#EMC_STATIC_STATICWAITTURN_WAITTURN_SHIFT
 (0U)

	)

2788 
	#EMC_STATIC_STATICWAITTURN_WAITTURN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
EMC_STATIC_STATICWAITTURN_WAITTURN_SHIFT
)è& 
EMC_STATIC_STATICWAITTURN_WAITTURN_MASK
)

	)

2791 
	#EMC_STATIC_STATICWAITTURN_COUNT
 (4U)

	)

2801 
	#EMC_BASE
 (0x40081000u)

	)

2803 
	#EMC
 ((
EMC_Ty³
 *)
EMC_BASE
)

	)

2805 
	#EMC_BASE_ADDRS
 { 
EMC_BASE
 }

	)

2807 
	#EMC_BASE_PTRS
 { 
EMC
 }

	)

2825 
__IO
 
ušt32_t
 
	mMAC_CONFIG
;

2826 
__IO
 
ušt32_t
 
	mMAC_EXT_CONFIG
;

2827 
__IO
 
ušt32_t
 
	mMAC_FRAME_FILTER
;

2828 
__IO
 
ušt32_t
 
	mMAC_WD_TIMEROUT
;

2829 
ušt8_t
 
	mRESERVED_0
[64];

2830 
__IO
 
ušt32_t
 
	mMAC_VLAN_TAG
;

2831 
ušt8_t
 
	mRESERVED_1
[28];

2832 
__IO
 
ušt32_t
 
	mMAC_TX_FLOW_CTRL_Q
[2];

2833 
ušt8_t
 
	mRESERVED_2
[24];

2834 
__IO
 
ušt32_t
 
	mMAC_RX_FLOW_CTRL
;

2835 
ušt8_t
 
	mRESERVED_3
[4];

2836 
__IO
 
ušt32_t
 
	mMAC_TXQ_PRIO_MAP
;

2837 
ušt8_t
 
	mRESERVED_4
[4];

2838 
__IO
 
ušt32_t
 
	mMAC_RXQ_CTRL
[3];

2839 
ušt8_t
 
	mRESERVED_5
[4];

2840 
__I
 
ušt32_t
 
	mMAC_INTR_STAT
;

2841 
__IO
 
ušt32_t
 
	mMAC_INTR_EN
;

2842 
__I
 
ušt32_t
 
	mMAC_RXTX_STAT
;

2843 
ušt8_t
 
	mRESERVED_6
[4];

2844 
__IO
 
ušt32_t
 
	mMAC_PMT_CRTL_STAT
;

2845 
__IO
 
ušt32_t
 
	mMAC_RWAKE_FRFLT
;

2846 
ušt8_t
 
	mRESERVED_7
[8];

2847 
__IO
 
ušt32_t
 
	mMAC_LPI_CTRL_STAT
;

2848 
__IO
 
ušt32_t
 
	mMAC_LPI_TIMER_CTRL
;

2849 
__IO
 
ušt32_t
 
	mMAC_LPI_ENTR_TIMR
;

2850 
__IO
 
ušt32_t
 
	mMAC_1US_TIC_COUNTR
;

2851 
ušt8_t
 
	mRESERVED_8
[48];

2852 
__IO
 
ušt32_t
 
	mMAC_VERSION
;

2853 
__I
 
ušt32_t
 
	mMAC_DBG
;

2854 
ušt8_t
 
	mRESERVED_9
[4];

2855 
__IO
 
ušt32_t
 
	mMAC_HW_FEAT
[3];

2856 
ušt8_t
 
	mRESERVED_10
[216];

2857 
__IO
 
ušt32_t
 
	mMAC_MDIO_ADDR
;

2858 
__IO
 
ušt32_t
 
	mMAC_MDIO_DATA
;

2859 
ušt8_t
 
	mRESERVED_11
[248];

2860 
__IO
 
ušt32_t
 
	mMAC_ADDR_HIGH
;

2861 
__IO
 
ušt32_t
 
	mMAC_ADDR_LOW
;

2862 
ušt8_t
 
	mRESERVED_12
[2040];

2863 
__IO
 
ušt32_t
 
	mMAC_TIMESTAMP_CTRL
;

2864 
__IO
 
ušt32_t
 
	mMAC_SUB_SCND_INCR
;

2865 
__I
 
ušt32_t
 
	mMAC_SYS_TIME_SCND
;

2866 
__I
 
ušt32_t
 
	mMAC_SYS_TIME_NSCND
;

2867 
__IO
 
ušt32_t
 
	mMAC_SYS_TIME_SCND_UPD
;

2868 
__IO
 
ušt32_t
 
	mMAC_SYS_TIME_NSCND_UPD
;

2869 
__IO
 
ušt32_t
 
	mMAC_SYS_TIMESTMP_ADDEND
;

2870 
__IO
 
ušt32_t
 
	mMAC_SYS_TIME_HWORD_SCND
;

2871 
__I
 
ušt32_t
 
	mMAC_SYS_TIMESTMP_STAT
;

2872 
ušt8_t
 
	mRESERVED_13
[12];

2873 
__I
 
ušt32_t
 
	mMAC_TX_TIMESTAMP_STATUS_NANOSECONDS
;

2874 
__I
 
ušt32_t
 
	mMAC_TX_TIMESTAMP_STATUS_SECONDS
;

2875 
ušt8_t
 
	mRESERVED_14
[32];

2876 
__IO
 
ušt32_t
 
	mMAC_TIMESTAMP_INGRESS_CORR_NANOSECOND
;

2877 
__IO
 
ušt32_t
 
	mMAC_TIMESTAMP_EGRESS_CORR_NANOSECOND
;

2878 
ušt8_t
 
	mRESERVED_15
[160];

2879 
__IO
 
ušt32_t
 
	mMTL_OP_MODE
;

2880 
ušt8_t
 
	mRESERVED_16
[28];

2881 
__I
 
ušt32_t
 
	mMTL_INTR_STAT
;

2882 
ušt8_t
 
	mRESERVED_17
[12];

2883 
__IO
 
ušt32_t
 
	mMTL_RXQ_DMA_MAP
;

2884 
ušt8_t
 
	mRESERVED_18
[204];

2886 
__IO
 
ušt32_t
 
	mMTL_TXQX_OP_MODE
;

2887 
__I
 
ušt32_t
 
	mMTL_TXQX_UNDRFLW
;

2888 
__I
 
ušt32_t
 
	mMTL_TXQX_DBG
;

2889 
ušt8_t
 
	mRESERVED_0
[4];

2890 
__IO
 
ušt32_t
 
	mMTL_TXQX_ETS_CTRL
;

2891 
__IO
 
ušt32_t
 
	mMTL_TXQX_ETS_STAT
;

2892 
__IO
 
ušt32_t
 
	mMTL_TXQX_QNTM_WGHT
;

2893 
__IO
 
ušt32_t
 
	mMTL_TXQX_SNDSLP_CRDT
;

2894 
__IO
 
ušt32_t
 
	mMTL_TXQX_HI_CRDT
;

2895 
__IO
 
ušt32_t
 
	mMTL_TXQX_LO_CRDT
;

2896 
ušt8_t
 
	mRESERVED_1
[4];

2897 
__IO
 
ušt32_t
 
	mMTL_TXQX_INTCTRL_STAT
;

2898 
__IO
 
ušt32_t
 
	mMTL_RXQX_OP_MODE
;

2899 
__IO
 
ušt32_t
 
	mMTL_RXQX_MISSPKT_OVRFLW_CNT
;

2900 
__IO
 
ušt32_t
 
	mMTL_RXQX_DBG
;

2901 
__IO
 
ušt32_t
 
	mMTL_RXQX_CTRL
;

2902 } 
	mMTL_QUEUE
[2];

2903 
ušt8_t
 
	mRESERVED_19
[640];

2904 
__IO
 
ušt32_t
 
	mDMA_MODE
;

2905 
__IO
 
ušt32_t
 
	mDMA_SYSBUS_MODE
;

2906 
__IO
 
ušt32_t
 
	mDMA_INTR_STAT
;

2907 
__IO
 
ušt32_t
 
	mDMA_DBG_STAT
;

2908 
ušt8_t
 
	mRESERVED_20
[240];

2910 
__IO
 
ušt32_t
 
	mDMA_CHX_CTRL
;

2911 
__IO
 
ušt32_t
 
	mDMA_CHX_TX_CTRL
;

2912 
__IO
 
ušt32_t
 
	mDMA_CHX_RX_CTRL
;

2913 
ušt8_t
 
	mRESERVED_0
[8];

2914 
__IO
 
ušt32_t
 
	mDMA_CHX_TXDESC_LIST_ADDR
;

2915 
ušt8_t
 
	mRESERVED_1
[4];

2916 
__IO
 
ušt32_t
 
	mDMA_CHX_RXDESC_LIST_ADDR
;

2917 
__IO
 
ušt32_t
 
	mDMA_CHX_TXDESC_TAIL_PTR
;

2918 
ušt8_t
 
	mRESERVED_2
[4];

2919 
__IO
 
ušt32_t
 
	mDMA_CHX_RXDESC_TAIL_PTR
;

2920 
__IO
 
ušt32_t
 
	mDMA_CHX_TXDESC_RING_LENGTH
;

2921 
__IO
 
ušt32_t
 
	mDMA_CHX_RXDESC_RING_LENGTH
;

2922 
__IO
 
ušt32_t
 
	mDMA_CHX_INT_EN
;

2923 
__IO
 
ušt32_t
 
	mDMA_CHX_RX_INT_WDTIMER
;

2924 
__IO
 
ušt32_t
 
	mDMA_CHX_SLOT_FUNC_CTRL_STAT
;

2925 
ušt8_t
 
	mRESERVED_3
[4];

2926 
__I
 
ušt32_t
 
	mDMA_CHX_CUR_HST_TXDESC
;

2927 
ušt8_t
 
	mRESERVED_4
[4];

2928 
__I
 
ušt32_t
 
	mDMA_CHX_CUR_HST_RXDESC
;

2929 
ušt8_t
 
	mRESERVED_5
[4];

2930 
__I
 
ušt32_t
 
	mDMA_CHX_CUR_HST_TXBUF
;

2931 
ušt8_t
 
	mRESERVED_6
[4];

2932 
__I
 
ušt32_t
 
	mDMA_CHX_CUR_HST_RXBUF
;

2933 
__IO
 
ušt32_t
 
	mDMA_CHX_STAT
;

2934 
ušt8_t
 
	mRESERVED_7
[28];

2935 } 
	mDMA_CH
[2];

2936 } 
	tENET_Ty³
;

2948 
	#ENET_MAC_CONFIG_RE_MASK
 (0x1U)

	)

2949 
	#ENET_MAC_CONFIG_RE_SHIFT
 (0U)

	)

2950 
	#ENET_MAC_CONFIG_RE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_RE_SHIFT
)è& 
ENET_MAC_CONFIG_RE_MASK
)

	)

2951 
	#ENET_MAC_CONFIG_TE_MASK
 (0x2U)

	)

2952 
	#ENET_MAC_CONFIG_TE_SHIFT
 (1U)

	)

2953 
	#ENET_MAC_CONFIG_TE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_TE_SHIFT
)è& 
ENET_MAC_CONFIG_TE_MASK
)

	)

2954 
	#ENET_MAC_CONFIG_PRELEN_MASK
 (0xCU)

	)

2955 
	#ENET_MAC_CONFIG_PRELEN_SHIFT
 (2U)

	)

2956 
	#ENET_MAC_CONFIG_PRELEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_PRELEN_SHIFT
)è& 
ENET_MAC_CONFIG_PRELEN_MASK
)

	)

2957 
	#ENET_MAC_CONFIG_DC_MASK
 (0x10U)

	)

2958 
	#ENET_MAC_CONFIG_DC_SHIFT
 (4U)

	)

2959 
	#ENET_MAC_CONFIG_DC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_DC_SHIFT
)è& 
ENET_MAC_CONFIG_DC_MASK
)

	)

2960 
	#ENET_MAC_CONFIG_BL_MASK
 (0x60U)

	)

2961 
	#ENET_MAC_CONFIG_BL_SHIFT
 (5U)

	)

2962 
	#ENET_MAC_CONFIG_BL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_BL_SHIFT
)è& 
ENET_MAC_CONFIG_BL_MASK
)

	)

2963 
	#ENET_MAC_CONFIG_DR_MASK
 (0x100U)

	)

2964 
	#ENET_MAC_CONFIG_DR_SHIFT
 (8U)

	)

2965 
	#ENET_MAC_CONFIG_DR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_DR_SHIFT
)è& 
ENET_MAC_CONFIG_DR_MASK
)

	)

2966 
	#ENET_MAC_CONFIG_DCRS_MASK
 (0x200U)

	)

2967 
	#ENET_MAC_CONFIG_DCRS_SHIFT
 (9U)

	)

2968 
	#ENET_MAC_CONFIG_DCRS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_DCRS_SHIFT
)è& 
ENET_MAC_CONFIG_DCRS_MASK
)

	)

2969 
	#ENET_MAC_CONFIG_DO_MASK
 (0x400U)

	)

2970 
	#ENET_MAC_CONFIG_DO_SHIFT
 (10U)

	)

2971 
	#ENET_MAC_CONFIG_DO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_DO_SHIFT
)è& 
ENET_MAC_CONFIG_DO_MASK
)

	)

2972 
	#ENET_MAC_CONFIG_ECRSFD_MASK
 (0x800U)

	)

2973 
	#ENET_MAC_CONFIG_ECRSFD_SHIFT
 (11U)

	)

2974 
	#ENET_MAC_CONFIG_ECRSFD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_ECRSFD_SHIFT
)è& 
ENET_MAC_CONFIG_ECRSFD_MASK
)

	)

2975 
	#ENET_MAC_CONFIG_LM_MASK
 (0x1000U)

	)

2976 
	#ENET_MAC_CONFIG_LM_SHIFT
 (12U)

	)

2977 
	#ENET_MAC_CONFIG_LM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_LM_SHIFT
)è& 
ENET_MAC_CONFIG_LM_MASK
)

	)

2978 
	#ENET_MAC_CONFIG_DM_MASK
 (0x2000U)

	)

2979 
	#ENET_MAC_CONFIG_DM_SHIFT
 (13U)

	)

2980 
	#ENET_MAC_CONFIG_DM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_DM_SHIFT
)è& 
ENET_MAC_CONFIG_DM_MASK
)

	)

2981 
	#ENET_MAC_CONFIG_FES_MASK
 (0x4000U)

	)

2982 
	#ENET_MAC_CONFIG_FES_SHIFT
 (14U)

	)

2983 
	#ENET_MAC_CONFIG_FES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_FES_SHIFT
)è& 
ENET_MAC_CONFIG_FES_MASK
)

	)

2984 
	#ENET_MAC_CONFIG_PS_MASK
 (0x8000U)

	)

2985 
	#ENET_MAC_CONFIG_PS_SHIFT
 (15U)

	)

2986 
	#ENET_MAC_CONFIG_PS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_PS_SHIFT
)è& 
ENET_MAC_CONFIG_PS_MASK
)

	)

2987 
	#ENET_MAC_CONFIG_JE_MASK
 (0x10000U)

	)

2988 
	#ENET_MAC_CONFIG_JE_SHIFT
 (16U)

	)

2989 
	#ENET_MAC_CONFIG_JE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_JE_SHIFT
)è& 
ENET_MAC_CONFIG_JE_MASK
)

	)

2990 
	#ENET_MAC_CONFIG_JD_MASK
 (0x20000U)

	)

2991 
	#ENET_MAC_CONFIG_JD_SHIFT
 (17U)

	)

2992 
	#ENET_MAC_CONFIG_JD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_JD_SHIFT
)è& 
ENET_MAC_CONFIG_JD_MASK
)

	)

2993 
	#ENET_MAC_CONFIG_BE_MASK
 (0x40000U)

	)

2994 
	#ENET_MAC_CONFIG_BE_SHIFT
 (18U)

	)

2995 
	#ENET_MAC_CONFIG_BE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_BE_SHIFT
)è& 
ENET_MAC_CONFIG_BE_MASK
)

	)

2996 
	#ENET_MAC_CONFIG_WD_MASK
 (0x80000U)

	)

2997 
	#ENET_MAC_CONFIG_WD_SHIFT
 (19U)

	)

2998 
	#ENET_MAC_CONFIG_WD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_WD_SHIFT
)è& 
ENET_MAC_CONFIG_WD_MASK
)

	)

2999 
	#ENET_MAC_CONFIG_ACS_MASK
 (0x100000U)

	)

3000 
	#ENET_MAC_CONFIG_ACS_SHIFT
 (20U)

	)

3001 
	#ENET_MAC_CONFIG_ACS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_ACS_SHIFT
)è& 
ENET_MAC_CONFIG_ACS_MASK
)

	)

3002 
	#ENET_MAC_CONFIG_CST_MASK
 (0x200000U)

	)

3003 
	#ENET_MAC_CONFIG_CST_SHIFT
 (21U)

	)

3004 
	#ENET_MAC_CONFIG_CST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_CST_SHIFT
)è& 
ENET_MAC_CONFIG_CST_MASK
)

	)

3005 
	#ENET_MAC_CONFIG_S2KP_MASK
 (0x400000U)

	)

3006 
	#ENET_MAC_CONFIG_S2KP_SHIFT
 (22U)

	)

3007 
	#ENET_MAC_CONFIG_S2KP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_S2KP_SHIFT
)è& 
ENET_MAC_CONFIG_S2KP_MASK
)

	)

3008 
	#ENET_MAC_CONFIG_GPSLCE_MASK
 (0x800000U)

	)

3009 
	#ENET_MAC_CONFIG_GPSLCE_SHIFT
 (23U)

	)

3010 
	#ENET_MAC_CONFIG_GPSLCE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_GPSLCE_SHIFT
)è& 
ENET_MAC_CONFIG_GPSLCE_MASK
)

	)

3011 
	#ENET_MAC_CONFIG_IPG_MASK
 (0x7000000U)

	)

3012 
	#ENET_MAC_CONFIG_IPG_SHIFT
 (24U)

	)

3013 
	#ENET_MAC_CONFIG_IPG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_IPG_SHIFT
)è& 
ENET_MAC_CONFIG_IPG_MASK
)

	)

3014 
	#ENET_MAC_CONFIG_IPC_MASK
 (0x8000000U)

	)

3015 
	#ENET_MAC_CONFIG_IPC_SHIFT
 (27U)

	)

3016 
	#ENET_MAC_CONFIG_IPC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_CONFIG_IPC_SHIFT
)è& 
ENET_MAC_CONFIG_IPC_MASK
)

	)

3019 
	#ENET_MAC_EXT_CONFIG_GPSL_MASK
 (0x3FFFU)

	)

3020 
	#ENET_MAC_EXT_CONFIG_GPSL_SHIFT
 (0U)

	)

3021 
	#ENET_MAC_EXT_CONFIG_GPSL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_EXT_CONFIG_GPSL_SHIFT
)è& 
ENET_MAC_EXT_CONFIG_GPSL_MASK
)

	)

3022 
	#ENET_MAC_EXT_CONFIG_DCRCC_MASK
 (0x10000U)

	)

3023 
	#ENET_MAC_EXT_CONFIG_DCRCC_SHIFT
 (16U)

	)

3024 
	#ENET_MAC_EXT_CONFIG_DCRCC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_EXT_CONFIG_DCRCC_SHIFT
)è& 
ENET_MAC_EXT_CONFIG_DCRCC_MASK
)

	)

3025 
	#ENET_MAC_EXT_CONFIG_SPEN_MASK
 (0x20000U)

	)

3026 
	#ENET_MAC_EXT_CONFIG_SPEN_SHIFT
 (17U)

	)

3027 
	#ENET_MAC_EXT_CONFIG_SPEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_EXT_CONFIG_SPEN_SHIFT
)è& 
ENET_MAC_EXT_CONFIG_SPEN_MASK
)

	)

3028 
	#ENET_MAC_EXT_CONFIG_USP_MASK
 (0x40000U)

	)

3029 
	#ENET_MAC_EXT_CONFIG_USP_SHIFT
 (18U)

	)

3030 
	#ENET_MAC_EXT_CONFIG_USP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_EXT_CONFIG_USP_SHIFT
)è& 
ENET_MAC_EXT_CONFIG_USP_MASK
)

	)

3033 
	#ENET_MAC_FRAME_FILTER_PR_MASK
 (0x1U)

	)

3034 
	#ENET_MAC_FRAME_FILTER_PR_SHIFT
 (0U)

	)

3035 
	#ENET_MAC_FRAME_FILTER_PR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_FRAME_FILTER_PR_SHIFT
)è& 
ENET_MAC_FRAME_FILTER_PR_MASK
)

	)

3036 
	#ENET_MAC_FRAME_FILTER_DAIF_MASK
 (0x8U)

	)

3037 
	#ENET_MAC_FRAME_FILTER_DAIF_SHIFT
 (3U)

	)

3038 
	#ENET_MAC_FRAME_FILTER_DAIF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_FRAME_FILTER_DAIF_SHIFT
)è& 
ENET_MAC_FRAME_FILTER_DAIF_MASK
)

	)

3039 
	#ENET_MAC_FRAME_FILTER_PM_MASK
 (0x10U)

	)

3040 
	#ENET_MAC_FRAME_FILTER_PM_SHIFT
 (4U)

	)

3041 
	#ENET_MAC_FRAME_FILTER_PM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_FRAME_FILTER_PM_SHIFT
)è& 
ENET_MAC_FRAME_FILTER_PM_MASK
)

	)

3042 
	#ENET_MAC_FRAME_FILTER_DBF_MASK
 (0x20U)

	)

3043 
	#ENET_MAC_FRAME_FILTER_DBF_SHIFT
 (5U)

	)

3044 
	#ENET_MAC_FRAME_FILTER_DBF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_FRAME_FILTER_DBF_SHIFT
)è& 
ENET_MAC_FRAME_FILTER_DBF_MASK
)

	)

3045 
	#ENET_MAC_FRAME_FILTER_PCF_MASK
 (0xC0U)

	)

3046 
	#ENET_MAC_FRAME_FILTER_PCF_SHIFT
 (6U)

	)

3047 
	#ENET_MAC_FRAME_FILTER_PCF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_FRAME_FILTER_PCF_SHIFT
)è& 
ENET_MAC_FRAME_FILTER_PCF_MASK
)

	)

3048 
	#ENET_MAC_FRAME_FILTER_SAIF_MASK
 (0x100U)

	)

3049 
	#ENET_MAC_FRAME_FILTER_SAIF_SHIFT
 (8U)

	)

3050 
	#ENET_MAC_FRAME_FILTER_SAIF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_FRAME_FILTER_SAIF_SHIFT
)è& 
ENET_MAC_FRAME_FILTER_SAIF_MASK
)

	)

3051 
	#ENET_MAC_FRAME_FILTER_SAF_MASK
 (0x200U)

	)

3052 
	#ENET_MAC_FRAME_FILTER_SAF_SHIFT
 (9U)

	)

3053 
	#ENET_MAC_FRAME_FILTER_SAF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_FRAME_FILTER_SAF_SHIFT
)è& 
ENET_MAC_FRAME_FILTER_SAF_MASK
)

	)

3054 
	#ENET_MAC_FRAME_FILTER_RA_MASK
 (0x80000000U)

	)

3055 
	#ENET_MAC_FRAME_FILTER_RA_SHIFT
 (31U)

	)

3056 
	#ENET_MAC_FRAME_FILTER_RA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_FRAME_FILTER_RA_SHIFT
)è& 
ENET_MAC_FRAME_FILTER_RA_MASK
)

	)

3059 
	#ENET_MAC_WD_TIMEROUT_WTO_MASK
 (0xFU)

	)

3060 
	#ENET_MAC_WD_TIMEROUT_WTO_SHIFT
 (0U)

	)

3061 
	#ENET_MAC_WD_TIMEROUT_WTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_WD_TIMEROUT_WTO_SHIFT
)è& 
ENET_MAC_WD_TIMEROUT_WTO_MASK
)

	)

3062 
	#ENET_MAC_WD_TIMEROUT_PWE_MASK
 (0x100U)

	)

3063 
	#ENET_MAC_WD_TIMEROUT_PWE_SHIFT
 (8U)

	)

3064 
	#ENET_MAC_WD_TIMEROUT_PWE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_WD_TIMEROUT_PWE_SHIFT
)è& 
ENET_MAC_WD_TIMEROUT_PWE_MASK
)

	)

3067 
	#ENET_MAC_VLAN_TAG_VL_MASK
 (0xFFFFU)

	)

3068 
	#ENET_MAC_VLAN_TAG_VL_SHIFT
 (0U)

	)

3069 
	#ENET_MAC_VLAN_TAG_VL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_VL_SHIFT
)è& 
ENET_MAC_VLAN_TAG_VL_MASK
)

	)

3070 
	#ENET_MAC_VLAN_TAG_ETV_MASK
 (0x10000U)

	)

3071 
	#ENET_MAC_VLAN_TAG_ETV_SHIFT
 (16U)

	)

3072 
	#ENET_MAC_VLAN_TAG_ETV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_ETV_SHIFT
)è& 
ENET_MAC_VLAN_TAG_ETV_MASK
)

	)

3073 
	#ENET_MAC_VLAN_TAG_VTIM_MASK
 (0x20000U)

	)

3074 
	#ENET_MAC_VLAN_TAG_VTIM_SHIFT
 (17U)

	)

3075 
	#ENET_MAC_VLAN_TAG_VTIM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_VTIM_SHIFT
)è& 
ENET_MAC_VLAN_TAG_VTIM_MASK
)

	)

3076 
	#ENET_MAC_VLAN_TAG_ESVL_MASK
 (0x40000U)

	)

3077 
	#ENET_MAC_VLAN_TAG_ESVL_SHIFT
 (18U)

	)

3078 
	#ENET_MAC_VLAN_TAG_ESVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_ESVL_SHIFT
)è& 
ENET_MAC_VLAN_TAG_ESVL_MASK
)

	)

3079 
	#ENET_MAC_VLAN_TAG_ERSVLM_MASK
 (0x80000U)

	)

3080 
	#ENET_MAC_VLAN_TAG_ERSVLM_SHIFT
 (19U)

	)

3081 
	#ENET_MAC_VLAN_TAG_ERSVLM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_ERSVLM_SHIFT
)è& 
ENET_MAC_VLAN_TAG_ERSVLM_MASK
)

	)

3082 
	#ENET_MAC_VLAN_TAG_DOVLTC_MASK
 (0x100000U)

	)

3083 
	#ENET_MAC_VLAN_TAG_DOVLTC_SHIFT
 (20U)

	)

3084 
	#ENET_MAC_VLAN_TAG_DOVLTC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_DOVLTC_SHIFT
)è& 
ENET_MAC_VLAN_TAG_DOVLTC_MASK
)

	)

3085 
	#ENET_MAC_VLAN_TAG_EVLS_MASK
 (0x600000U)

	)

3086 
	#ENET_MAC_VLAN_TAG_EVLS_SHIFT
 (21U)

	)

3087 
	#ENET_MAC_VLAN_TAG_EVLS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_EVLS_SHIFT
)è& 
ENET_MAC_VLAN_TAG_EVLS_MASK
)

	)

3088 
	#ENET_MAC_VLAN_TAG_EVLRXS_MASK
 (0x1000000U)

	)

3089 
	#ENET_MAC_VLAN_TAG_EVLRXS_SHIFT
 (24U)

	)

3090 
	#ENET_MAC_VLAN_TAG_EVLRXS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_EVLRXS_SHIFT
)è& 
ENET_MAC_VLAN_TAG_EVLRXS_MASK
)

	)

3091 
	#ENET_MAC_VLAN_TAG_VTHM_MASK
 (0x2000000U)

	)

3092 
	#ENET_MAC_VLAN_TAG_VTHM_SHIFT
 (25U)

	)

3093 
	#ENET_MAC_VLAN_TAG_VTHM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_VTHM_SHIFT
)è& 
ENET_MAC_VLAN_TAG_VTHM_MASK
)

	)

3094 
	#ENET_MAC_VLAN_TAG_EDVLP_MASK
 (0x4000000U)

	)

3095 
	#ENET_MAC_VLAN_TAG_EDVLP_SHIFT
 (26U)

	)

3096 
	#ENET_MAC_VLAN_TAG_EDVLP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_EDVLP_SHIFT
)è& 
ENET_MAC_VLAN_TAG_EDVLP_MASK
)

	)

3097 
	#ENET_MAC_VLAN_TAG_ERIVLT_MASK
 (0x8000000U)

	)

3098 
	#ENET_MAC_VLAN_TAG_ERIVLT_SHIFT
 (27U)

	)

3099 
	#ENET_MAC_VLAN_TAG_ERIVLT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_ERIVLT_SHIFT
)è& 
ENET_MAC_VLAN_TAG_ERIVLT_MASK
)

	)

3100 
	#ENET_MAC_VLAN_TAG_EIVLS_MASK
 (0x30000000U)

	)

3101 
	#ENET_MAC_VLAN_TAG_EIVLS_SHIFT
 (28U)

	)

3102 
	#ENET_MAC_VLAN_TAG_EIVLS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_EIVLS_SHIFT
)è& 
ENET_MAC_VLAN_TAG_EIVLS_MASK
)

	)

3103 
	#ENET_MAC_VLAN_TAG_EIVLRXS_MASK
 (0x80000000U)

	)

3104 
	#ENET_MAC_VLAN_TAG_EIVLRXS_SHIFT
 (31U)

	)

3105 
	#ENET_MAC_VLAN_TAG_EIVLRXS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VLAN_TAG_EIVLRXS_SHIFT
)è& 
ENET_MAC_VLAN_TAG_EIVLRXS_MASK
)

	)

3108 
	#ENET_MAC_TX_FLOW_CTRL_Q_FCB_MASK
 (0x1U)

	)

3109 
	#ENET_MAC_TX_FLOW_CTRL_Q_FCB_SHIFT
 (0U)

	)

3110 
	#ENET_MAC_TX_FLOW_CTRL_Q_FCB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TX_FLOW_CTRL_Q_FCB_SHIFT
)è& 
ENET_MAC_TX_FLOW_CTRL_Q_FCB_MASK
)

	)

3111 
	#ENET_MAC_TX_FLOW_CTRL_Q_TFE_MASK
 (0x2U)

	)

3112 
	#ENET_MAC_TX_FLOW_CTRL_Q_TFE_SHIFT
 (1U)

	)

3113 
	#ENET_MAC_TX_FLOW_CTRL_Q_TFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TX_FLOW_CTRL_Q_TFE_SHIFT
)è& 
ENET_MAC_TX_FLOW_CTRL_Q_TFE_MASK
)

	)

3114 
	#ENET_MAC_TX_FLOW_CTRL_Q_PLT_MASK
 (0x70U)

	)

3115 
	#ENET_MAC_TX_FLOW_CTRL_Q_PLT_SHIFT
 (4U)

	)

3116 
	#ENET_MAC_TX_FLOW_CTRL_Q_PLT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TX_FLOW_CTRL_Q_PLT_SHIFT
)è& 
ENET_MAC_TX_FLOW_CTRL_Q_PLT_MASK
)

	)

3117 
	#ENET_MAC_TX_FLOW_CTRL_Q_DZPQ_MASK
 (0x80U)

	)

3118 
	#ENET_MAC_TX_FLOW_CTRL_Q_DZPQ_SHIFT
 (7U)

	)

3119 
	#ENET_MAC_TX_FLOW_CTRL_Q_DZPQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TX_FLOW_CTRL_Q_DZPQ_SHIFT
)è& 
ENET_MAC_TX_FLOW_CTRL_Q_DZPQ_MASK
)

	)

3120 
	#ENET_MAC_TX_FLOW_CTRL_Q_PT_MASK
 (0xFFFF0000U)

	)

3121 
	#ENET_MAC_TX_FLOW_CTRL_Q_PT_SHIFT
 (16U)

	)

3122 
	#ENET_MAC_TX_FLOW_CTRL_Q_PT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TX_FLOW_CTRL_Q_PT_SHIFT
)è& 
ENET_MAC_TX_FLOW_CTRL_Q_PT_MASK
)

	)

3125 
	#ENET_MAC_TX_FLOW_CTRL_Q_COUNT
 (2U)

	)

3128 
	#ENET_MAC_RX_FLOW_CTRL_RFE_MASK
 (0x1U)

	)

3129 
	#ENET_MAC_RX_FLOW_CTRL_RFE_SHIFT
 (0U)

	)

3130 
	#ENET_MAC_RX_FLOW_CTRL_RFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RX_FLOW_CTRL_RFE_SHIFT
)è& 
ENET_MAC_RX_FLOW_CTRL_RFE_MASK
)

	)

3131 
	#ENET_MAC_RX_FLOW_CTRL_UP_MASK
 (0x2U)

	)

3132 
	#ENET_MAC_RX_FLOW_CTRL_UP_SHIFT
 (1U)

	)

3133 
	#ENET_MAC_RX_FLOW_CTRL_UP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RX_FLOW_CTRL_UP_SHIFT
)è& 
ENET_MAC_RX_FLOW_CTRL_UP_MASK
)

	)

3136 
	#ENET_MAC_TXQ_PRIO_MAP_PSTQ0_MASK
 (0xFFU)

	)

3137 
	#ENET_MAC_TXQ_PRIO_MAP_PSTQ0_SHIFT
 (0U)

	)

3138 
	#ENET_MAC_TXQ_PRIO_MAP_PSTQ0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TXQ_PRIO_MAP_PSTQ0_SHIFT
)è& 
ENET_MAC_TXQ_PRIO_MAP_PSTQ0_MASK
)

	)

3139 
	#ENET_MAC_TXQ_PRIO_MAP_PSTQ1_MASK
 (0xFF00U)

	)

3140 
	#ENET_MAC_TXQ_PRIO_MAP_PSTQ1_SHIFT
 (8U)

	)

3141 
	#ENET_MAC_TXQ_PRIO_MAP_PSTQ1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TXQ_PRIO_MAP_PSTQ1_SHIFT
)è& 
ENET_MAC_TXQ_PRIO_MAP_PSTQ1_MASK
)

	)

3144 
	#ENET_MAC_RXQ_CTRL_RXQ0EN_MASK
 (0x3U)

	)

3145 
	#ENET_MAC_RXQ_CTRL_RXQ0EN_SHIFT
 (0U)

	)

3146 
	#ENET_MAC_RXQ_CTRL_RXQ0EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXQ_CTRL_RXQ0EN_SHIFT
)è& 
ENET_MAC_RXQ_CTRL_RXQ0EN_MASK
)

	)

3147 
	#ENET_MAC_RXQ_CTRL_PSRQ0_MASK
 (0xFFU)

	)

3148 
	#ENET_MAC_RXQ_CTRL_PSRQ0_SHIFT
 (0U)

	)

3149 
	#ENET_MAC_RXQ_CTRL_PSRQ0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXQ_CTRL_PSRQ0_SHIFT
)è& 
ENET_MAC_RXQ_CTRL_PSRQ0_MASK
)

	)

3150 
	#ENET_MAC_RXQ_CTRL_AVCPQ_MASK
 (0x7U)

	)

3151 
	#ENET_MAC_RXQ_CTRL_AVCPQ_SHIFT
 (0U)

	)

3152 
	#ENET_MAC_RXQ_CTRL_AVCPQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXQ_CTRL_AVCPQ_SHIFT
)è& 
ENET_MAC_RXQ_CTRL_AVCPQ_MASK
)

	)

3153 
	#ENET_MAC_RXQ_CTRL_RXQ1EN_MASK
 (0xCU)

	)

3154 
	#ENET_MAC_RXQ_CTRL_RXQ1EN_SHIFT
 (2U)

	)

3155 
	#ENET_MAC_RXQ_CTRL_RXQ1EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXQ_CTRL_RXQ1EN_SHIFT
)è& 
ENET_MAC_RXQ_CTRL_RXQ1EN_MASK
)

	)

3156 
	#ENET_MAC_RXQ_CTRL_AVPTPQ_MASK
 (0x70U)

	)

3157 
	#ENET_MAC_RXQ_CTRL_AVPTPQ_SHIFT
 (4U)

	)

3158 
	#ENET_MAC_RXQ_CTRL_AVPTPQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXQ_CTRL_AVPTPQ_SHIFT
)è& 
ENET_MAC_RXQ_CTRL_AVPTPQ_MASK
)

	)

3159 
	#ENET_MAC_RXQ_CTRL_PSRQ1_MASK
 (0xFF00U)

	)

3160 
	#ENET_MAC_RXQ_CTRL_PSRQ1_SHIFT
 (8U)

	)

3161 
	#ENET_MAC_RXQ_CTRL_PSRQ1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXQ_CTRL_PSRQ1_SHIFT
)è& 
ENET_MAC_RXQ_CTRL_PSRQ1_MASK
)

	)

3162 
	#ENET_MAC_RXQ_CTRL_UPQ_MASK
 (0x7000U)

	)

3163 
	#ENET_MAC_RXQ_CTRL_UPQ_SHIFT
 (12U)

	)

3164 
	#ENET_MAC_RXQ_CTRL_UPQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXQ_CTRL_UPQ_SHIFT
)è& 
ENET_MAC_RXQ_CTRL_UPQ_MASK
)

	)

3165 
	#ENET_MAC_RXQ_CTRL_PSRQ2_MASK
 (0xFF0000U)

	)

3166 
	#ENET_MAC_RXQ_CTRL_PSRQ2_SHIFT
 (16U)

	)

3167 
	#ENET_MAC_RXQ_CTRL_PSRQ2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXQ_CTRL_PSRQ2_SHIFT
)è& 
ENET_MAC_RXQ_CTRL_PSRQ2_MASK
)

	)

3168 
	#ENET_MAC_RXQ_CTRL_MCBCQ_MASK
 (0x70000U)

	)

3169 
	#ENET_MAC_RXQ_CTRL_MCBCQ_SHIFT
 (16U)

	)

3170 
	#ENET_MAC_RXQ_CTRL_MCBCQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXQ_CTRL_MCBCQ_SHIFT
)è& 
ENET_MAC_RXQ_CTRL_MCBCQ_MASK
)

	)

3171 
	#ENET_MAC_RXQ_CTRL_MCBCQEN_MASK
 (0x100000U)

	)

3172 
	#ENET_MAC_RXQ_CTRL_MCBCQEN_SHIFT
 (20U)

	)

3173 
	#ENET_MAC_RXQ_CTRL_MCBCQEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXQ_CTRL_MCBCQEN_SHIFT
)è& 
ENET_MAC_RXQ_CTRL_MCBCQEN_MASK
)

	)

3174 
	#ENET_MAC_RXQ_CTRL_PSRQ3_MASK
 (0xFF000000U)

	)

3175 
	#ENET_MAC_RXQ_CTRL_PSRQ3_SHIFT
 (24U)

	)

3176 
	#ENET_MAC_RXQ_CTRL_PSRQ3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXQ_CTRL_PSRQ3_SHIFT
)è& 
ENET_MAC_RXQ_CTRL_PSRQ3_MASK
)

	)

3179 
	#ENET_MAC_RXQ_CTRL_COUNT
 (3U)

	)

3182 
	#ENET_MAC_INTR_STAT_PHYIS_MASK
 (0x8U)

	)

3183 
	#ENET_MAC_INTR_STAT_PHYIS_SHIFT
 (3U)

	)

3184 
	#ENET_MAC_INTR_STAT_PHYIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_STAT_PHYIS_SHIFT
)è& 
ENET_MAC_INTR_STAT_PHYIS_MASK
)

	)

3185 
	#ENET_MAC_INTR_STAT_PMTIS_MASK
 (0x10U)

	)

3186 
	#ENET_MAC_INTR_STAT_PMTIS_SHIFT
 (4U)

	)

3187 
	#ENET_MAC_INTR_STAT_PMTIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_STAT_PMTIS_SHIFT
)è& 
ENET_MAC_INTR_STAT_PMTIS_MASK
)

	)

3188 
	#ENET_MAC_INTR_STAT_LPIIS_MASK
 (0x20U)

	)

3189 
	#ENET_MAC_INTR_STAT_LPIIS_SHIFT
 (5U)

	)

3190 
	#ENET_MAC_INTR_STAT_LPIIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_STAT_LPIIS_SHIFT
)è& 
ENET_MAC_INTR_STAT_LPIIS_MASK
)

	)

3191 
	#ENET_MAC_INTR_STAT_TSIS_MASK
 (0x1000U)

	)

3192 
	#ENET_MAC_INTR_STAT_TSIS_SHIFT
 (12U)

	)

3193 
	#ENET_MAC_INTR_STAT_TSIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_STAT_TSIS_SHIFT
)è& 
ENET_MAC_INTR_STAT_TSIS_MASK
)

	)

3194 
	#ENET_MAC_INTR_STAT_TXSTSIS_MASK
 (0x2000U)

	)

3195 
	#ENET_MAC_INTR_STAT_TXSTSIS_SHIFT
 (13U)

	)

3196 
	#ENET_MAC_INTR_STAT_TXSTSIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_STAT_TXSTSIS_SHIFT
)è& 
ENET_MAC_INTR_STAT_TXSTSIS_MASK
)

	)

3197 
	#ENET_MAC_INTR_STAT_RXSTSIS_MASK
 (0x4000U)

	)

3198 
	#ENET_MAC_INTR_STAT_RXSTSIS_SHIFT
 (14U)

	)

3199 
	#ENET_MAC_INTR_STAT_RXSTSIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_STAT_RXSTSIS_SHIFT
)è& 
ENET_MAC_INTR_STAT_RXSTSIS_MASK
)

	)

3202 
	#ENET_MAC_INTR_EN_PHYIE_MASK
 (0x8U)

	)

3203 
	#ENET_MAC_INTR_EN_PHYIE_SHIFT
 (3U)

	)

3204 
	#ENET_MAC_INTR_EN_PHYIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_EN_PHYIE_SHIFT
)è& 
ENET_MAC_INTR_EN_PHYIE_MASK
)

	)

3205 
	#ENET_MAC_INTR_EN_PMTIE_MASK
 (0x10U)

	)

3206 
	#ENET_MAC_INTR_EN_PMTIE_SHIFT
 (4U)

	)

3207 
	#ENET_MAC_INTR_EN_PMTIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_EN_PMTIE_SHIFT
)è& 
ENET_MAC_INTR_EN_PMTIE_MASK
)

	)

3208 
	#ENET_MAC_INTR_EN_LPIIE_MASK
 (0x20U)

	)

3209 
	#ENET_MAC_INTR_EN_LPIIE_SHIFT
 (5U)

	)

3210 
	#ENET_MAC_INTR_EN_LPIIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_EN_LPIIE_SHIFT
)è& 
ENET_MAC_INTR_EN_LPIIE_MASK
)

	)

3211 
	#ENET_MAC_INTR_EN_TSIE_MASK
 (0x1000U)

	)

3212 
	#ENET_MAC_INTR_EN_TSIE_SHIFT
 (12U)

	)

3213 
	#ENET_MAC_INTR_EN_TSIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_EN_TSIE_SHIFT
)è& 
ENET_MAC_INTR_EN_TSIE_MASK
)

	)

3214 
	#ENET_MAC_INTR_EN_TXSTSIE_MASK
 (0x2000U)

	)

3215 
	#ENET_MAC_INTR_EN_TXSTSIE_SHIFT
 (13U)

	)

3216 
	#ENET_MAC_INTR_EN_TXSTSIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_EN_TXSTSIE_SHIFT
)è& 
ENET_MAC_INTR_EN_TXSTSIE_MASK
)

	)

3217 
	#ENET_MAC_INTR_EN_RXSTSIS_MASK
 (0x4000U)

	)

3218 
	#ENET_MAC_INTR_EN_RXSTSIS_SHIFT
 (14U)

	)

3219 
	#ENET_MAC_INTR_EN_RXSTSIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_INTR_EN_RXSTSIS_SHIFT
)è& 
ENET_MAC_INTR_EN_RXSTSIS_MASK
)

	)

3222 
	#ENET_MAC_RXTX_STAT_TJT_MASK
 (0x1U)

	)

3223 
	#ENET_MAC_RXTX_STAT_TJT_SHIFT
 (0U)

	)

3224 
	#ENET_MAC_RXTX_STAT_TJT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXTX_STAT_TJT_SHIFT
)è& 
ENET_MAC_RXTX_STAT_TJT_MASK
)

	)

3225 
	#ENET_MAC_RXTX_STAT_NCARR_MASK
 (0x2U)

	)

3226 
	#ENET_MAC_RXTX_STAT_NCARR_SHIFT
 (1U)

	)

3227 
	#ENET_MAC_RXTX_STAT_NCARR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXTX_STAT_NCARR_SHIFT
)è& 
ENET_MAC_RXTX_STAT_NCARR_MASK
)

	)

3228 
	#ENET_MAC_RXTX_STAT_LCARR_MASK
 (0x4U)

	)

3229 
	#ENET_MAC_RXTX_STAT_LCARR_SHIFT
 (2U)

	)

3230 
	#ENET_MAC_RXTX_STAT_LCARR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXTX_STAT_LCARR_SHIFT
)è& 
ENET_MAC_RXTX_STAT_LCARR_MASK
)

	)

3231 
	#ENET_MAC_RXTX_STAT_EXDEF_MASK
 (0x8U)

	)

3232 
	#ENET_MAC_RXTX_STAT_EXDEF_SHIFT
 (3U)

	)

3233 
	#ENET_MAC_RXTX_STAT_EXDEF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXTX_STAT_EXDEF_SHIFT
)è& 
ENET_MAC_RXTX_STAT_EXDEF_MASK
)

	)

3234 
	#ENET_MAC_RXTX_STAT_LCOL_MASK
 (0x10U)

	)

3235 
	#ENET_MAC_RXTX_STAT_LCOL_SHIFT
 (4U)

	)

3236 
	#ENET_MAC_RXTX_STAT_LCOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXTX_STAT_LCOL_SHIFT
)è& 
ENET_MAC_RXTX_STAT_LCOL_MASK
)

	)

3237 
	#ENET_MAC_RXTX_STAT_EXCOL_MASK
 (0x20U)

	)

3238 
	#ENET_MAC_RXTX_STAT_EXCOL_SHIFT
 (5U)

	)

3239 
	#ENET_MAC_RXTX_STAT_EXCOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXTX_STAT_EXCOL_SHIFT
)è& 
ENET_MAC_RXTX_STAT_EXCOL_MASK
)

	)

3240 
	#ENET_MAC_RXTX_STAT_RWT_MASK
 (0x100U)

	)

3241 
	#ENET_MAC_RXTX_STAT_RWT_SHIFT
 (8U)

	)

3242 
	#ENET_MAC_RXTX_STAT_RWT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RXTX_STAT_RWT_SHIFT
)è& 
ENET_MAC_RXTX_STAT_RWT_MASK
)

	)

3245 
	#ENET_MAC_PMT_CRTL_STAT_PWRDWN_MASK
 (0x1U)

	)

3246 
	#ENET_MAC_PMT_CRTL_STAT_PWRDWN_SHIFT
 (0U)

	)

3247 
	#ENET_MAC_PMT_CRTL_STAT_PWRDWN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_PMT_CRTL_STAT_PWRDWN_SHIFT
)è& 
ENET_MAC_PMT_CRTL_STAT_PWRDWN_MASK
)

	)

3248 
	#ENET_MAC_PMT_CRTL_STAT_MGKPKTEN_MASK
 (0x2U)

	)

3249 
	#ENET_MAC_PMT_CRTL_STAT_MGKPKTEN_SHIFT
 (1U)

	)

3250 
	#ENET_MAC_PMT_CRTL_STAT_MGKPKTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_PMT_CRTL_STAT_MGKPKTEN_SHIFT
)è& 
ENET_MAC_PMT_CRTL_STAT_MGKPKTEN_MASK
)

	)

3251 
	#ENET_MAC_PMT_CRTL_STAT_RWKPKTEN_MASK
 (0x4U)

	)

3252 
	#ENET_MAC_PMT_CRTL_STAT_RWKPKTEN_SHIFT
 (2U)

	)

3253 
	#ENET_MAC_PMT_CRTL_STAT_RWKPKTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_PMT_CRTL_STAT_RWKPKTEN_SHIFT
)è& 
ENET_MAC_PMT_CRTL_STAT_RWKPKTEN_MASK
)

	)

3254 
	#ENET_MAC_PMT_CRTL_STAT_MGKPRCVD_MASK
 (0x20U)

	)

3255 
	#ENET_MAC_PMT_CRTL_STAT_MGKPRCVD_SHIFT
 (5U)

	)

3256 
	#ENET_MAC_PMT_CRTL_STAT_MGKPRCVD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_PMT_CRTL_STAT_MGKPRCVD_SHIFT
)è& 
ENET_MAC_PMT_CRTL_STAT_MGKPRCVD_MASK
)

	)

3257 
	#ENET_MAC_PMT_CRTL_STAT_RWKPRCVD_MASK
 (0x40U)

	)

3258 
	#ENET_MAC_PMT_CRTL_STAT_RWKPRCVD_SHIFT
 (6U)

	)

3259 
	#ENET_MAC_PMT_CRTL_STAT_RWKPRCVD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_PMT_CRTL_STAT_RWKPRCVD_SHIFT
)è& 
ENET_MAC_PMT_CRTL_STAT_RWKPRCVD_MASK
)

	)

3260 
	#ENET_MAC_PMT_CRTL_STAT_GLBLUCAST_MASK
 (0x200U)

	)

3261 
	#ENET_MAC_PMT_CRTL_STAT_GLBLUCAST_SHIFT
 (9U)

	)

3262 
	#ENET_MAC_PMT_CRTL_STAT_GLBLUCAST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_PMT_CRTL_STAT_GLBLUCAST_SHIFT
)è& 
ENET_MAC_PMT_CRTL_STAT_GLBLUCAST_MASK
)

	)

3263 
	#ENET_MAC_PMT_CRTL_STAT_RWKPFE_MASK
 (0x400U)

	)

3264 
	#ENET_MAC_PMT_CRTL_STAT_RWKPFE_SHIFT
 (10U)

	)

3265 
	#ENET_MAC_PMT_CRTL_STAT_RWKPFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_PMT_CRTL_STAT_RWKPFE_SHIFT
)è& 
ENET_MAC_PMT_CRTL_STAT_RWKPFE_MASK
)

	)

3266 
	#ENET_MAC_PMT_CRTL_STAT_RWKPTR_MASK
 (0x1F000000U)

	)

3267 
	#ENET_MAC_PMT_CRTL_STAT_RWKPTR_SHIFT
 (24U)

	)

3268 
	#ENET_MAC_PMT_CRTL_STAT_RWKPTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_PMT_CRTL_STAT_RWKPTR_SHIFT
)è& 
ENET_MAC_PMT_CRTL_STAT_RWKPTR_MASK
)

	)

3269 
	#ENET_MAC_PMT_CRTL_STAT_RWKFILTRST_MASK
 (0x80000000U)

	)

3270 
	#ENET_MAC_PMT_CRTL_STAT_RWKFILTRST_SHIFT
 (31U)

	)

3271 
	#ENET_MAC_PMT_CRTL_STAT_RWKFILTRST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_PMT_CRTL_STAT_RWKFILTRST_SHIFT
)è& 
ENET_MAC_PMT_CRTL_STAT_RWKFILTRST_MASK
)

	)

3274 
	#ENET_MAC_RWAKE_FRFLT_ADDR_MASK
 (0xFFFFFFFFU)

	)

3275 
	#ENET_MAC_RWAKE_FRFLT_ADDR_SHIFT
 (0U)

	)

3276 
	#ENET_MAC_RWAKE_FRFLT_ADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_RWAKE_FRFLT_ADDR_SHIFT
)è& 
ENET_MAC_RWAKE_FRFLT_ADDR_MASK
)

	)

3279 
	#ENET_MAC_LPI_CTRL_STAT_TLPIEN_MASK
 (0x1U)

	)

3280 
	#ENET_MAC_LPI_CTRL_STAT_TLPIEN_SHIFT
 (0U)

	)

3281 
	#ENET_MAC_LPI_CTRL_STAT_TLPIEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_CTRL_STAT_TLPIEN_SHIFT
)è& 
ENET_MAC_LPI_CTRL_STAT_TLPIEN_MASK
)

	)

3282 
	#ENET_MAC_LPI_CTRL_STAT_TLPIEX_MASK
 (0x2U)

	)

3283 
	#ENET_MAC_LPI_CTRL_STAT_TLPIEX_SHIFT
 (1U)

	)

3284 
	#ENET_MAC_LPI_CTRL_STAT_TLPIEX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_CTRL_STAT_TLPIEX_SHIFT
)è& 
ENET_MAC_LPI_CTRL_STAT_TLPIEX_MASK
)

	)

3285 
	#ENET_MAC_LPI_CTRL_STAT_RLPIEN_MASK
 (0x4U)

	)

3286 
	#ENET_MAC_LPI_CTRL_STAT_RLPIEN_SHIFT
 (2U)

	)

3287 
	#ENET_MAC_LPI_CTRL_STAT_RLPIEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_CTRL_STAT_RLPIEN_SHIFT
)è& 
ENET_MAC_LPI_CTRL_STAT_RLPIEN_MASK
)

	)

3288 
	#ENET_MAC_LPI_CTRL_STAT_RLPIEX_MASK
 (0x8U)

	)

3289 
	#ENET_MAC_LPI_CTRL_STAT_RLPIEX_SHIFT
 (3U)

	)

3290 
	#ENET_MAC_LPI_CTRL_STAT_RLPIEX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_CTRL_STAT_RLPIEX_SHIFT
)è& 
ENET_MAC_LPI_CTRL_STAT_RLPIEX_MASK
)

	)

3291 
	#ENET_MAC_LPI_CTRL_STAT_TLPIST_MASK
 (0x100U)

	)

3292 
	#ENET_MAC_LPI_CTRL_STAT_TLPIST_SHIFT
 (8U)

	)

3293 
	#ENET_MAC_LPI_CTRL_STAT_TLPIST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_CTRL_STAT_TLPIST_SHIFT
)è& 
ENET_MAC_LPI_CTRL_STAT_TLPIST_MASK
)

	)

3294 
	#ENET_MAC_LPI_CTRL_STAT_RLPIST_MASK
 (0x200U)

	)

3295 
	#ENET_MAC_LPI_CTRL_STAT_RLPIST_SHIFT
 (9U)

	)

3296 
	#ENET_MAC_LPI_CTRL_STAT_RLPIST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_CTRL_STAT_RLPIST_SHIFT
)è& 
ENET_MAC_LPI_CTRL_STAT_RLPIST_MASK
)

	)

3297 
	#ENET_MAC_LPI_CTRL_STAT_LPIEN_MASK
 (0x10000U)

	)

3298 
	#ENET_MAC_LPI_CTRL_STAT_LPIEN_SHIFT
 (16U)

	)

3299 
	#ENET_MAC_LPI_CTRL_STAT_LPIEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_CTRL_STAT_LPIEN_SHIFT
)è& 
ENET_MAC_LPI_CTRL_STAT_LPIEN_MASK
)

	)

3300 
	#ENET_MAC_LPI_CTRL_STAT_PLS_MASK
 (0x20000U)

	)

3301 
	#ENET_MAC_LPI_CTRL_STAT_PLS_SHIFT
 (17U)

	)

3302 
	#ENET_MAC_LPI_CTRL_STAT_PLS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_CTRL_STAT_PLS_SHIFT
)è& 
ENET_MAC_LPI_CTRL_STAT_PLS_MASK
)

	)

3303 
	#ENET_MAC_LPI_CTRL_STAT_LPITXA_MASK
 (0x80000U)

	)

3304 
	#ENET_MAC_LPI_CTRL_STAT_LPITXA_SHIFT
 (19U)

	)

3305 
	#ENET_MAC_LPI_CTRL_STAT_LPITXA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_CTRL_STAT_LPITXA_SHIFT
)è& 
ENET_MAC_LPI_CTRL_STAT_LPITXA_MASK
)

	)

3306 
	#ENET_MAC_LPI_CTRL_STAT_LPIATE_MASK
 (0x100000U)

	)

3307 
	#ENET_MAC_LPI_CTRL_STAT_LPIATE_SHIFT
 (20U)

	)

3308 
	#ENET_MAC_LPI_CTRL_STAT_LPIATE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_CTRL_STAT_LPIATE_SHIFT
)è& 
ENET_MAC_LPI_CTRL_STAT_LPIATE_MASK
)

	)

3309 
	#ENET_MAC_LPI_CTRL_STAT_LPITCSE_MASK
 (0x200000U)

	)

3310 
	#ENET_MAC_LPI_CTRL_STAT_LPITCSE_SHIFT
 (21U)

	)

3311 
	#ENET_MAC_LPI_CTRL_STAT_LPITCSE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_CTRL_STAT_LPITCSE_SHIFT
)è& 
ENET_MAC_LPI_CTRL_STAT_LPITCSE_MASK
)

	)

3314 
	#ENET_MAC_LPI_TIMER_CTRL_TWT_MASK
 (0xFFFFU)

	)

3315 
	#ENET_MAC_LPI_TIMER_CTRL_TWT_SHIFT
 (0U)

	)

3316 
	#ENET_MAC_LPI_TIMER_CTRL_TWT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_TIMER_CTRL_TWT_SHIFT
)è& 
ENET_MAC_LPI_TIMER_CTRL_TWT_MASK
)

	)

3317 
	#ENET_MAC_LPI_TIMER_CTRL_LST_MASK
 (0x3FF0000U)

	)

3318 
	#ENET_MAC_LPI_TIMER_CTRL_LST_SHIFT
 (16U)

	)

3319 
	#ENET_MAC_LPI_TIMER_CTRL_LST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_TIMER_CTRL_LST_SHIFT
)è& 
ENET_MAC_LPI_TIMER_CTRL_LST_MASK
)

	)

3322 
	#ENET_MAC_LPI_ENTR_TIMR_LPIET_MASK
 (0xFFFF8U)

	)

3323 
	#ENET_MAC_LPI_ENTR_TIMR_LPIET_SHIFT
 (3U)

	)

3324 
	#ENET_MAC_LPI_ENTR_TIMR_LPIET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_LPI_ENTR_TIMR_LPIET_SHIFT
)è& 
ENET_MAC_LPI_ENTR_TIMR_LPIET_MASK
)

	)

3327 
	#ENET_MAC_1US_TIC_COUNTR_TIC_1US_CNTR_MASK
 (0xFFFU)

	)

3328 
	#ENET_MAC_1US_TIC_COUNTR_TIC_1US_CNTR_SHIFT
 (0U)

	)

3329 
	#ENET_MAC_1US_TIC_COUNTR_TIC_1US_CNTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_1US_TIC_COUNTR_TIC_1US_CNTR_SHIFT
)è& 
ENET_MAC_1US_TIC_COUNTR_TIC_1US_CNTR_MASK
)

	)

3332 
	#ENET_MAC_VERSION_SNPVER_MASK
 (0xFFU)

	)

3333 
	#ENET_MAC_VERSION_SNPVER_SHIFT
 (0U)

	)

3334 
	#ENET_MAC_VERSION_SNPVER
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VERSION_SNPVER_SHIFT
)è& 
ENET_MAC_VERSION_SNPVER_MASK
)

	)

3335 
	#ENET_MAC_VERSION_USERVER_MASK
 (0xFF00U)

	)

3336 
	#ENET_MAC_VERSION_USERVER_SHIFT
 (8U)

	)

3337 
	#ENET_MAC_VERSION_USERVER
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_VERSION_USERVER_SHIFT
)è& 
ENET_MAC_VERSION_USERVER_MASK
)

	)

3340 
	#ENET_MAC_DBG_REPESTS_MASK
 (0x1U)

	)

3341 
	#ENET_MAC_DBG_REPESTS_SHIFT
 (0U)

	)

3342 
	#ENET_MAC_DBG_REPESTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_DBG_REPESTS_SHIFT
)è& 
ENET_MAC_DBG_REPESTS_MASK
)

	)

3343 
	#ENET_MAC_DBG_RFCFCSTS_MASK
 (0x6U)

	)

3344 
	#ENET_MAC_DBG_RFCFCSTS_SHIFT
 (1U)

	)

3345 
	#ENET_MAC_DBG_RFCFCSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_DBG_RFCFCSTS_SHIFT
)è& 
ENET_MAC_DBG_RFCFCSTS_MASK
)

	)

3346 
	#ENET_MAC_DBG_TPESTS_MASK
 (0x10000U)

	)

3347 
	#ENET_MAC_DBG_TPESTS_SHIFT
 (16U)

	)

3348 
	#ENET_MAC_DBG_TPESTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_DBG_TPESTS_SHIFT
)è& 
ENET_MAC_DBG_TPESTS_MASK
)

	)

3349 
	#ENET_MAC_DBG_TFCSTS_MASK
 (0x60000U)

	)

3350 
	#ENET_MAC_DBG_TFCSTS_SHIFT
 (17U)

	)

3351 
	#ENET_MAC_DBG_TFCSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_DBG_TFCSTS_SHIFT
)è& 
ENET_MAC_DBG_TFCSTS_MASK
)

	)

3354 
	#ENET_MAC_HW_FEAT_RXFIFOSIZE_MASK
 (0x1FU)

	)

3355 
	#ENET_MAC_HW_FEAT_RXFIFOSIZE_SHIFT
 (0U)

	)

3356 
	#ENET_MAC_HW_FEAT_RXFIFOSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_RXFIFOSIZE_SHIFT
)è& 
ENET_MAC_HW_FEAT_RXFIFOSIZE_MASK
)

	)

3357 
	#ENET_MAC_HW_FEAT_RXQCNT_MASK
 (0xFU)

	)

3358 
	#ENET_MAC_HW_FEAT_RXQCNT_SHIFT
 (0U)

	)

3359 
	#ENET_MAC_HW_FEAT_RXQCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_RXQCNT_SHIFT
)è& 
ENET_MAC_HW_FEAT_RXQCNT_MASK
)

	)

3360 
	#ENET_MAC_HW_FEAT_MIISEL_MASK
 (0x1U)

	)

3361 
	#ENET_MAC_HW_FEAT_MIISEL_SHIFT
 (0U)

	)

3362 
	#ENET_MAC_HW_FEAT_MIISEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_MIISEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_MIISEL_MASK
)

	)

3363 
	#ENET_MAC_HW_FEAT_HDSEL_MASK
 (0x4U)

	)

3364 
	#ENET_MAC_HW_FEAT_HDSEL_SHIFT
 (2U)

	)

3365 
	#ENET_MAC_HW_FEAT_HDSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_HDSEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_HDSEL_MASK
)

	)

3366 
	#ENET_MAC_HW_FEAT_VLHASH_MASK
 (0x10U)

	)

3367 
	#ENET_MAC_HW_FEAT_VLHASH_SHIFT
 (4U)

	)

3368 
	#ENET_MAC_HW_FEAT_VLHASH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_VLHASH_SHIFT
)è& 
ENET_MAC_HW_FEAT_VLHASH_MASK
)

	)

3369 
	#ENET_MAC_HW_FEAT_SMASEL_MASK
 (0x20U)

	)

3370 
	#ENET_MAC_HW_FEAT_SMASEL_SHIFT
 (5U)

	)

3371 
	#ENET_MAC_HW_FEAT_SMASEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_SMASEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_SMASEL_MASK
)

	)

3372 
	#ENET_MAC_HW_FEAT_TXQCNT_MASK
 (0x3C0U)

	)

3373 
	#ENET_MAC_HW_FEAT_TXQCNT_SHIFT
 (6U)

	)

3374 
	#ENET_MAC_HW_FEAT_TXQCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_TXQCNT_SHIFT
)è& 
ENET_MAC_HW_FEAT_TXQCNT_MASK
)

	)

3375 
	#ENET_MAC_HW_FEAT_RWKSEL_MASK
 (0x40U)

	)

3376 
	#ENET_MAC_HW_FEAT_RWKSEL_SHIFT
 (6U)

	)

3377 
	#ENET_MAC_HW_FEAT_RWKSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_RWKSEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_RWKSEL_MASK
)

	)

3378 
	#ENET_MAC_HW_FEAT_TXFIFOSIZE_MASK
 (0x7C0U)

	)

3379 
	#ENET_MAC_HW_FEAT_TXFIFOSIZE_SHIFT
 (6U)

	)

3380 
	#ENET_MAC_HW_FEAT_TXFIFOSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_TXFIFOSIZE_SHIFT
)è& 
ENET_MAC_HW_FEAT_TXFIFOSIZE_MASK
)

	)

3381 
	#ENET_MAC_HW_FEAT_MGKSEL_MASK
 (0x80U)

	)

3382 
	#ENET_MAC_HW_FEAT_MGKSEL_SHIFT
 (7U)

	)

3383 
	#ENET_MAC_HW_FEAT_MGKSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_MGKSEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_MGKSEL_MASK
)

	)

3384 
	#ENET_MAC_HW_FEAT_MMCSEL_MASK
 (0x100U)

	)

3385 
	#ENET_MAC_HW_FEAT_MMCSEL_SHIFT
 (8U)

	)

3386 
	#ENET_MAC_HW_FEAT_MMCSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_MMCSEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_MMCSEL_MASK
)

	)

3387 
	#ENET_MAC_HW_FEAT_ARPOFFSEL_MASK
 (0x200U)

	)

3388 
	#ENET_MAC_HW_FEAT_ARPOFFSEL_SHIFT
 (9U)

	)

3389 
	#ENET_MAC_HW_FEAT_ARPOFFSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_ARPOFFSEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_ARPOFFSEL_MASK
)

	)

3390 
	#ENET_MAC_HW_FEAT_OSTEN_MASK
 (0x800U)

	)

3391 
	#ENET_MAC_HW_FEAT_OSTEN_SHIFT
 (11U)

	)

3392 
	#ENET_MAC_HW_FEAT_OSTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_OSTEN_SHIFT
)è& 
ENET_MAC_HW_FEAT_OSTEN_MASK
)

	)

3393 
	#ENET_MAC_HW_FEAT_RXCHCNT_MASK
 (0xF000U)

	)

3394 
	#ENET_MAC_HW_FEAT_RXCHCNT_SHIFT
 (12U)

	)

3395 
	#ENET_MAC_HW_FEAT_RXCHCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_RXCHCNT_SHIFT
)è& 
ENET_MAC_HW_FEAT_RXCHCNT_MASK
)

	)

3396 
	#ENET_MAC_HW_FEAT_TSSEL_MASK
 (0x1000U)

	)

3397 
	#ENET_MAC_HW_FEAT_TSSEL_SHIFT
 (12U)

	)

3398 
	#ENET_MAC_HW_FEAT_TSSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_TSSEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_TSSEL_MASK
)

	)

3399 
	#ENET_MAC_HW_FEAT_PTOEN_MASK
 (0x1000U)

	)

3400 
	#ENET_MAC_HW_FEAT_PTOEN_SHIFT
 (12U)

	)

3401 
	#ENET_MAC_HW_FEAT_PTOEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_PTOEN_SHIFT
)è& 
ENET_MAC_HW_FEAT_PTOEN_MASK
)

	)

3402 
	#ENET_MAC_HW_FEAT_EEESEL_MASK
 (0x2000U)

	)

3403 
	#ENET_MAC_HW_FEAT_EEESEL_SHIFT
 (13U)

	)

3404 
	#ENET_MAC_HW_FEAT_EEESEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_EEESEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_EEESEL_MASK
)

	)

3405 
	#ENET_MAC_HW_FEAT_ADVTHWORD_MASK
 (0x2000U)

	)

3406 
	#ENET_MAC_HW_FEAT_ADVTHWORD_SHIFT
 (13U)

	)

3407 
	#ENET_MAC_HW_FEAT_ADVTHWORD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_ADVTHWORD_SHIFT
)è& 
ENET_MAC_HW_FEAT_ADVTHWORD_MASK
)

	)

3408 
	#ENET_MAC_HW_FEAT_ADDR64_MASK
 (0xC000U)

	)

3409 
	#ENET_MAC_HW_FEAT_ADDR64_SHIFT
 (14U)

	)

3410 
	#ENET_MAC_HW_FEAT_ADDR64
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_ADDR64_SHIFT
)è& 
ENET_MAC_HW_FEAT_ADDR64_MASK
)

	)

3411 
	#ENET_MAC_HW_FEAT_TXCOESEL_MASK
 (0x4000U)

	)

3412 
	#ENET_MAC_HW_FEAT_TXCOESEL_SHIFT
 (14U)

	)

3413 
	#ENET_MAC_HW_FEAT_TXCOESEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_TXCOESEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_TXCOESEL_MASK
)

	)

3414 
	#ENET_MAC_HW_FEAT_DCBEN_MASK
 (0x10000U)

	)

3415 
	#ENET_MAC_HW_FEAT_DCBEN_SHIFT
 (16U)

	)

3416 
	#ENET_MAC_HW_FEAT_DCBEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_DCBEN_SHIFT
)è& 
ENET_MAC_HW_FEAT_DCBEN_MASK
)

	)

3417 
	#ENET_MAC_HW_FEAT_RXCOESEL_MASK
 (0x10000U)

	)

3418 
	#ENET_MAC_HW_FEAT_RXCOESEL_SHIFT
 (16U)

	)

3419 
	#ENET_MAC_HW_FEAT_RXCOESEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_RXCOESEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_RXCOESEL_MASK
)

	)

3420 
	#ENET_MAC_HW_FEAT_SPEN_MASK
 (0x20000U)

	)

3421 
	#ENET_MAC_HW_FEAT_SPEN_SHIFT
 (17U)

	)

3422 
	#ENET_MAC_HW_FEAT_SPEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_SPEN_SHIFT
)è& 
ENET_MAC_HW_FEAT_SPEN_MASK
)

	)

3423 
	#ENET_MAC_HW_FEAT_TXCHCNT_MASK
 (0x3C0000U)

	)

3424 
	#ENET_MAC_HW_FEAT_TXCHCNT_SHIFT
 (18U)

	)

3425 
	#ENET_MAC_HW_FEAT_TXCHCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_TXCHCNT_SHIFT
)è& 
ENET_MAC_HW_FEAT_TXCHCNT_MASK
)

	)

3426 
	#ENET_MAC_HW_FEAT_TSOEN_MASK
 (0x40000U)

	)

3427 
	#ENET_MAC_HW_FEAT_TSOEN_SHIFT
 (18U)

	)

3428 
	#ENET_MAC_HW_FEAT_TSOEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_TSOEN_SHIFT
)è& 
ENET_MAC_HW_FEAT_TSOEN_MASK
)

	)

3429 
	#ENET_MAC_HW_FEAT_DBGMEMA_MASK
 (0x80000U)

	)

3430 
	#ENET_MAC_HW_FEAT_DBGMEMA_SHIFT
 (19U)

	)

3431 
	#ENET_MAC_HW_FEAT_DBGMEMA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_DBGMEMA_SHIFT
)è& 
ENET_MAC_HW_FEAT_DBGMEMA_MASK
)

	)

3432 
	#ENET_MAC_HW_FEAT_AVSEL_MASK
 (0x100000U)

	)

3433 
	#ENET_MAC_HW_FEAT_AVSEL_SHIFT
 (20U)

	)

3434 
	#ENET_MAC_HW_FEAT_AVSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_AVSEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_AVSEL_MASK
)

	)

3435 
	#ENET_MAC_HW_FEAT_LPMODEEN_MASK
 (0x800000U)

	)

3436 
	#ENET_MAC_HW_FEAT_LPMODEEN_SHIFT
 (23U)

	)

3437 
	#ENET_MAC_HW_FEAT_LPMODEEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_LPMODEEN_SHIFT
)è& 
ENET_MAC_HW_FEAT_LPMODEEN_MASK
)

	)

3438 
	#ENET_MAC_HW_FEAT_PPSOUTNUM_MASK
 (0x7000000U)

	)

3439 
	#ENET_MAC_HW_FEAT_PPSOUTNUM_SHIFT
 (24U)

	)

3440 
	#ENET_MAC_HW_FEAT_PPSOUTNUM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_PPSOUTNUM_SHIFT
)è& 
ENET_MAC_HW_FEAT_PPSOUTNUM_MASK
)

	)

3441 
	#ENET_MAC_HW_FEAT_HASHTBLSZ_MASK
 (0x3000000U)

	)

3442 
	#ENET_MAC_HW_FEAT_HASHTBLSZ_SHIFT
 (24U)

	)

3443 
	#ENET_MAC_HW_FEAT_HASHTBLSZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_HASHTBLSZ_SHIFT
)è& 
ENET_MAC_HW_FEAT_HASHTBLSZ_MASK
)

	)

3444 
	#ENET_MAC_HW_FEAT_TSSTSSEL_MASK
 (0x6000000U)

	)

3445 
	#ENET_MAC_HW_FEAT_TSSTSSEL_SHIFT
 (25U)

	)

3446 
	#ENET_MAC_HW_FEAT_TSSTSSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_TSSTSSEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_TSSTSSEL_MASK
)

	)

3447 
	#ENET_MAC_HW_FEAT_L3_L4_FILTER_MASK
 (0x78000000U)

	)

3448 
	#ENET_MAC_HW_FEAT_L3_L4_FILTER_SHIFT
 (27U)

	)

3449 
	#ENET_MAC_HW_FEAT_L3_L4_FILTER
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_L3_L4_FILTER_SHIFT
)è& 
ENET_MAC_HW_FEAT_L3_L4_FILTER_MASK
)

	)

3450 
	#ENET_MAC_HW_FEAT_AUXSNAPNUM_MASK
 (0x70000000U)

	)

3451 
	#ENET_MAC_HW_FEAT_AUXSNAPNUM_SHIFT
 (28U)

	)

3452 
	#ENET_MAC_HW_FEAT_AUXSNAPNUM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_AUXSNAPNUM_SHIFT
)è& 
ENET_MAC_HW_FEAT_AUXSNAPNUM_MASK
)

	)

3453 
	#ENET_MAC_HW_FEAT_ACTPHYSEL_MASK
 (0x70000000U)

	)

3454 
	#ENET_MAC_HW_FEAT_ACTPHYSEL_SHIFT
 (28U)

	)

3455 
	#ENET_MAC_HW_FEAT_ACTPHYSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_HW_FEAT_ACTPHYSEL_SHIFT
)è& 
ENET_MAC_HW_FEAT_ACTPHYSEL_MASK
)

	)

3458 
	#ENET_MAC_HW_FEAT_COUNT
 (3U)

	)

3461 
	#ENET_MAC_MDIO_ADDR_MB_MASK
 (0x1U)

	)

3462 
	#ENET_MAC_MDIO_ADDR_MB_SHIFT
 (0U)

	)

3463 
	#ENET_MAC_MDIO_ADDR_MB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_MDIO_ADDR_MB_SHIFT
)è& 
ENET_MAC_MDIO_ADDR_MB_MASK
)

	)

3464 
	#ENET_MAC_MDIO_ADDR_MOC_MASK
 (0xCU)

	)

3465 
	#ENET_MAC_MDIO_ADDR_MOC_SHIFT
 (2U)

	)

3466 
	#ENET_MAC_MDIO_ADDR_MOC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_MDIO_ADDR_MOC_SHIFT
)è& 
ENET_MAC_MDIO_ADDR_MOC_MASK
)

	)

3467 
	#ENET_MAC_MDIO_ADDR_CR_MASK
 (0xF00U)

	)

3468 
	#ENET_MAC_MDIO_ADDR_CR_SHIFT
 (8U)

	)

3469 
	#ENET_MAC_MDIO_ADDR_CR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_MDIO_ADDR_CR_SHIFT
)è& 
ENET_MAC_MDIO_ADDR_CR_MASK
)

	)

3470 
	#ENET_MAC_MDIO_ADDR_NTC_MASK
 (0x7000U)

	)

3471 
	#ENET_MAC_MDIO_ADDR_NTC_SHIFT
 (12U)

	)

3472 
	#ENET_MAC_MDIO_ADDR_NTC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_MDIO_ADDR_NTC_SHIFT
)è& 
ENET_MAC_MDIO_ADDR_NTC_MASK
)

	)

3473 
	#ENET_MAC_MDIO_ADDR_RDA_MASK
 (0x1F0000U)

	)

3474 
	#ENET_MAC_MDIO_ADDR_RDA_SHIFT
 (16U)

	)

3475 
	#ENET_MAC_MDIO_ADDR_RDA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_MDIO_ADDR_RDA_SHIFT
)è& 
ENET_MAC_MDIO_ADDR_RDA_MASK
)

	)

3476 
	#ENET_MAC_MDIO_ADDR_PA_MASK
 (0x3E00000U)

	)

3477 
	#ENET_MAC_MDIO_ADDR_PA_SHIFT
 (21U)

	)

3478 
	#ENET_MAC_MDIO_ADDR_PA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_MDIO_ADDR_PA_SHIFT
)è& 
ENET_MAC_MDIO_ADDR_PA_MASK
)

	)

3479 
	#ENET_MAC_MDIO_ADDR_BTB_MASK
 (0x4000000U)

	)

3480 
	#ENET_MAC_MDIO_ADDR_BTB_SHIFT
 (26U)

	)

3481 
	#ENET_MAC_MDIO_ADDR_BTB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_MDIO_ADDR_BTB_SHIFT
)è& 
ENET_MAC_MDIO_ADDR_BTB_MASK
)

	)

3482 
	#ENET_MAC_MDIO_ADDR_PSE_MASK
 (0x8000000U)

	)

3483 
	#ENET_MAC_MDIO_ADDR_PSE_SHIFT
 (27U)

	)

3484 
	#ENET_MAC_MDIO_ADDR_PSE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_MDIO_ADDR_PSE_SHIFT
)è& 
ENET_MAC_MDIO_ADDR_PSE_MASK
)

	)

3487 
	#ENET_MAC_MDIO_DATA_MD_MASK
 (0xFFFFU)

	)

3488 
	#ENET_MAC_MDIO_DATA_MD_SHIFT
 (0U)

	)

3489 
	#ENET_MAC_MDIO_DATA_MD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_MDIO_DATA_MD_SHIFT
)è& 
ENET_MAC_MDIO_DATA_MD_MASK
)

	)

3492 
	#ENET_MAC_ADDR_HIGH_A47_32_MASK
 (0xFFFFU)

	)

3493 
	#ENET_MAC_ADDR_HIGH_A47_32_SHIFT
 (0U)

	)

3494 
	#ENET_MAC_ADDR_HIGH_A47_32
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_ADDR_HIGH_A47_32_SHIFT
)è& 
ENET_MAC_ADDR_HIGH_A47_32_MASK
)

	)

3495 
	#ENET_MAC_ADDR_HIGH_DCS_MASK
 (0x10000U)

	)

3496 
	#ENET_MAC_ADDR_HIGH_DCS_SHIFT
 (16U)

	)

3497 
	#ENET_MAC_ADDR_HIGH_DCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_ADDR_HIGH_DCS_SHIFT
)è& 
ENET_MAC_ADDR_HIGH_DCS_MASK
)

	)

3498 
	#ENET_MAC_ADDR_HIGH_AE_MASK
 (0x80000000U)

	)

3499 
	#ENET_MAC_ADDR_HIGH_AE_SHIFT
 (31U)

	)

3500 
	#ENET_MAC_ADDR_HIGH_AE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_ADDR_HIGH_AE_SHIFT
)è& 
ENET_MAC_ADDR_HIGH_AE_MASK
)

	)

3503 
	#ENET_MAC_ADDR_LOW_A31_0_MASK
 (0xFFFFFFFFU)

	)

3504 
	#ENET_MAC_ADDR_LOW_A31_0_SHIFT
 (0U)

	)

3505 
	#ENET_MAC_ADDR_LOW_A31_0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_ADDR_LOW_A31_0_SHIFT
)è& 
ENET_MAC_ADDR_LOW_A31_0_MASK
)

	)

3508 
	#ENET_MAC_TIMESTAMP_CTRL_TSENA_MASK
 (0x1U)

	)

3509 
	#ENET_MAC_TIMESTAMP_CTRL_TSENA_SHIFT
 (0U)

	)

3510 
	#ENET_MAC_TIMESTAMP_CTRL_TSENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSENA_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSENA_MASK
)

	)

3511 
	#ENET_MAC_TIMESTAMP_CTRL_TSCFUPDT_MASK
 (0x2U)

	)

3512 
	#ENET_MAC_TIMESTAMP_CTRL_TSCFUPDT_SHIFT
 (1U)

	)

3513 
	#ENET_MAC_TIMESTAMP_CTRL_TSCFUPDT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSCFUPDT_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSCFUPDT_MASK
)

	)

3514 
	#ENET_MAC_TIMESTAMP_CTRL_TSINIT_MASK
 (0x4U)

	)

3515 
	#ENET_MAC_TIMESTAMP_CTRL_TSINIT_SHIFT
 (2U)

	)

3516 
	#ENET_MAC_TIMESTAMP_CTRL_TSINIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSINIT_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSINIT_MASK
)

	)

3517 
	#ENET_MAC_TIMESTAMP_CTRL_TSUPDT_MASK
 (0x8U)

	)

3518 
	#ENET_MAC_TIMESTAMP_CTRL_TSUPDT_SHIFT
 (3U)

	)

3519 
	#ENET_MAC_TIMESTAMP_CTRL_TSUPDT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSUPDT_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSUPDT_MASK
)

	)

3520 
	#ENET_MAC_TIMESTAMP_CTRL_TSTRIG_MASK
 (0x10U)

	)

3521 
	#ENET_MAC_TIMESTAMP_CTRL_TSTRIG_SHIFT
 (4U)

	)

3522 
	#ENET_MAC_TIMESTAMP_CTRL_TSTRIG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSTRIG_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSTRIG_MASK
)

	)

3523 
	#ENET_MAC_TIMESTAMP_CTRL_TADDREG_MASK
 (0x20U)

	)

3524 
	#ENET_MAC_TIMESTAMP_CTRL_TADDREG_SHIFT
 (5U)

	)

3525 
	#ENET_MAC_TIMESTAMP_CTRL_TADDREG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TADDREG_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TADDREG_MASK
)

	)

3526 
	#ENET_MAC_TIMESTAMP_CTRL_TSENALL_MASK
 (0x100U)

	)

3527 
	#ENET_MAC_TIMESTAMP_CTRL_TSENALL_SHIFT
 (8U)

	)

3528 
	#ENET_MAC_TIMESTAMP_CTRL_TSENALL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSENALL_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSENALL_MASK
)

	)

3529 
	#ENET_MAC_TIMESTAMP_CTRL_TSCTRLSSR_MASK
 (0x200U)

	)

3530 
	#ENET_MAC_TIMESTAMP_CTRL_TSCTRLSSR_SHIFT
 (9U)

	)

3531 
	#ENET_MAC_TIMESTAMP_CTRL_TSCTRLSSR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSCTRLSSR_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSCTRLSSR_MASK
)

	)

3532 
	#ENET_MAC_TIMESTAMP_CTRL_TSVER2ENA_MASK
 (0x400U)

	)

3533 
	#ENET_MAC_TIMESTAMP_CTRL_TSVER2ENA_SHIFT
 (10U)

	)

3534 
	#ENET_MAC_TIMESTAMP_CTRL_TSVER2ENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSVER2ENA_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSVER2ENA_MASK
)

	)

3535 
	#ENET_MAC_TIMESTAMP_CTRL_TSIPENA_MASK
 (0x800U)

	)

3536 
	#ENET_MAC_TIMESTAMP_CTRL_TSIPENA_SHIFT
 (11U)

	)

3537 
	#ENET_MAC_TIMESTAMP_CTRL_TSIPENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSIPENA_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSIPENA_MASK
)

	)

3538 
	#ENET_MAC_TIMESTAMP_CTRL_TSIPV6ENA_MASK
 (0x1000U)

	)

3539 
	#ENET_MAC_TIMESTAMP_CTRL_TSIPV6ENA_SHIFT
 (12U)

	)

3540 
	#ENET_MAC_TIMESTAMP_CTRL_TSIPV6ENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSIPV6ENA_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSIPV6ENA_MASK
)

	)

3541 
	#ENET_MAC_TIMESTAMP_CTRL_TSIPV4ENA_MASK
 (0x2000U)

	)

3542 
	#ENET_MAC_TIMESTAMP_CTRL_TSIPV4ENA_SHIFT
 (13U)

	)

3543 
	#ENET_MAC_TIMESTAMP_CTRL_TSIPV4ENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSIPV4ENA_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSIPV4ENA_MASK
)

	)

3544 
	#ENET_MAC_TIMESTAMP_CTRL_TSEVTENA_MASK
 (0x4000U)

	)

3545 
	#ENET_MAC_TIMESTAMP_CTRL_TSEVTENA_SHIFT
 (14U)

	)

3546 
	#ENET_MAC_TIMESTAMP_CTRL_TSEVTENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSEVTENA_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSEVTENA_MASK
)

	)

3547 
	#ENET_MAC_TIMESTAMP_CTRL_TSMSTRENA_MASK
 (0x8000U)

	)

3548 
	#ENET_MAC_TIMESTAMP_CTRL_TSMSTRENA_SHIFT
 (15U)

	)

3549 
	#ENET_MAC_TIMESTAMP_CTRL_TSMSTRENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSMSTRENA_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSMSTRENA_MASK
)

	)

3550 
	#ENET_MAC_TIMESTAMP_CTRL_SNAPTYPSEL_MASK
 (0x30000U)

	)

3551 
	#ENET_MAC_TIMESTAMP_CTRL_SNAPTYPSEL_SHIFT
 (16U)

	)

3552 
	#ENET_MAC_TIMESTAMP_CTRL_SNAPTYPSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_SNAPTYPSEL_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_SNAPTYPSEL_MASK
)

	)

3553 
	#ENET_MAC_TIMESTAMP_CTRL_TSENMACADDR_MASK
 (0x40000U)

	)

3554 
	#ENET_MAC_TIMESTAMP_CTRL_TSENMACADDR_SHIFT
 (18U)

	)

3555 
	#ENET_MAC_TIMESTAMP_CTRL_TSENMACADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TSENMACADDR_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TSENMACADDR_MASK
)

	)

3556 
	#ENET_MAC_TIMESTAMP_CTRL_TXTTSSTSM_MASK
 (0x1000000U)

	)

3557 
	#ENET_MAC_TIMESTAMP_CTRL_TXTTSSTSM_SHIFT
 (24U)

	)

3558 
	#ENET_MAC_TIMESTAMP_CTRL_TXTTSSTSM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_TXTTSSTSM_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_TXTTSSTSM_MASK
)

	)

3559 
	#ENET_MAC_TIMESTAMP_CTRL_AV8021ASMEN_MASK
 (0x10000000U)

	)

3560 
	#ENET_MAC_TIMESTAMP_CTRL_AV8021ASMEN_SHIFT
 (28U)

	)

3561 
	#ENET_MAC_TIMESTAMP_CTRL_AV8021ASMEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_CTRL_AV8021ASMEN_SHIFT
)è& 
ENET_MAC_TIMESTAMP_CTRL_AV8021ASMEN_MASK
)

	)

3564 
	#ENET_MAC_SUB_SCND_INCR_SSINC_MASK
 (0xFF0000U)

	)

3565 
	#ENET_MAC_SUB_SCND_INCR_SSINC_SHIFT
 (16U)

	)

3566 
	#ENET_MAC_SUB_SCND_INCR_SSINC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_SUB_SCND_INCR_SSINC_SHIFT
)è& 
ENET_MAC_SUB_SCND_INCR_SSINC_MASK
)

	)

3569 
	#ENET_MAC_SYS_TIME_SCND_TSS_MASK
 (0xFFFFFFFFU)

	)

3570 
	#ENET_MAC_SYS_TIME_SCND_TSS_SHIFT
 (0U)

	)

3571 
	#ENET_MAC_SYS_TIME_SCND_TSS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_SYS_TIME_SCND_TSS_SHIFT
)è& 
ENET_MAC_SYS_TIME_SCND_TSS_MASK
)

	)

3574 
	#ENET_MAC_SYS_TIME_NSCND_TSSS_MASK
 (0x7FFFFFFFU)

	)

3575 
	#ENET_MAC_SYS_TIME_NSCND_TSSS_SHIFT
 (0U)

	)

3576 
	#ENET_MAC_SYS_TIME_NSCND_TSSS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_SYS_TIME_NSCND_TSSS_SHIFT
)è& 
ENET_MAC_SYS_TIME_NSCND_TSSS_MASK
)

	)

3579 
	#ENET_MAC_SYS_TIME_SCND_UPD_TSS_MASK
 (0xFFFFFFFFU)

	)

3580 
	#ENET_MAC_SYS_TIME_SCND_UPD_TSS_SHIFT
 (0U)

	)

3581 
	#ENET_MAC_SYS_TIME_SCND_UPD_TSS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_SYS_TIME_SCND_UPD_TSS_SHIFT
)è& 
ENET_MAC_SYS_TIME_SCND_UPD_TSS_MASK
)

	)

3584 
	#ENET_MAC_SYS_TIME_NSCND_UPD_TSSS_MASK
 (0x7FFFFFFFU)

	)

3585 
	#ENET_MAC_SYS_TIME_NSCND_UPD_TSSS_SHIFT
 (0U)

	)

3586 
	#ENET_MAC_SYS_TIME_NSCND_UPD_TSSS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_SYS_TIME_NSCND_UPD_TSSS_SHIFT
)è& 
ENET_MAC_SYS_TIME_NSCND_UPD_TSSS_MASK
)

	)

3587 
	#ENET_MAC_SYS_TIME_NSCND_UPD_ADDSUB_MASK
 (0x80000000U)

	)

3588 
	#ENET_MAC_SYS_TIME_NSCND_UPD_ADDSUB_SHIFT
 (31U)

	)

3589 
	#ENET_MAC_SYS_TIME_NSCND_UPD_ADDSUB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_SYS_TIME_NSCND_UPD_ADDSUB_SHIFT
)è& 
ENET_MAC_SYS_TIME_NSCND_UPD_ADDSUB_MASK
)

	)

3592 
	#ENET_MAC_SYS_TIMESTMP_ADDEND_TSAR_MASK
 (0xFFFFFFFFU)

	)

3593 
	#ENET_MAC_SYS_TIMESTMP_ADDEND_TSAR_SHIFT
 (0U)

	)

3594 
	#ENET_MAC_SYS_TIMESTMP_ADDEND_TSAR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_SYS_TIMESTMP_ADDEND_TSAR_SHIFT
)è& 
ENET_MAC_SYS_TIMESTMP_ADDEND_TSAR_MASK
)

	)

3597 
	#ENET_MAC_SYS_TIME_HWORD_SCND_TSHWR_MASK
 (0xFFFFU)

	)

3598 
	#ENET_MAC_SYS_TIME_HWORD_SCND_TSHWR_SHIFT
 (0U)

	)

3599 
	#ENET_MAC_SYS_TIME_HWORD_SCND_TSHWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_SYS_TIME_HWORD_SCND_TSHWR_SHIFT
)è& 
ENET_MAC_SYS_TIME_HWORD_SCND_TSHWR_MASK
)

	)

3602 
	#ENET_MAC_SYS_TIMESTMP_STAT_TSSOVF_MASK
 (0x1U)

	)

3603 
	#ENET_MAC_SYS_TIMESTMP_STAT_TSSOVF_SHIFT
 (0U)

	)

3604 
	#ENET_MAC_SYS_TIMESTMP_STAT_TSSOVF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_SYS_TIMESTMP_STAT_TSSOVF_SHIFT
)è& 
ENET_MAC_SYS_TIMESTMP_STAT_TSSOVF_MASK
)

	)

3607 
	#ENET_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSTSLO_MASK
 (0x7FFFFFFFU)

	)

3608 
	#ENET_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSTSLO_SHIFT
 (0U)

	)

3609 
	#ENET_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSTSLO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSTSLO_SHIFT
)è& 
ENET_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSTSLO_MASK
)

	)

3610 
	#ENET_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSTSMIS_MASK
 (0x80000000U)

	)

3611 
	#ENET_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSTSMIS_SHIFT
 (31U)

	)

3612 
	#ENET_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSTSMIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSTSMIS_SHIFT
)è& 
ENET_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSTSMIS_MASK
)

	)

3615 
	#ENET_MAC_TX_TIMESTAMP_STATUS_SECONDS_TXTSSTSHI_MASK
 (0xFFFFFFFFU)

	)

3616 
	#ENET_MAC_TX_TIMESTAMP_STATUS_SECONDS_TXTSSTSHI_SHIFT
 (0U)

	)

3617 
	#ENET_MAC_TX_TIMESTAMP_STATUS_SECONDS_TXTSSTSHI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TX_TIMESTAMP_STATUS_SECONDS_TXTSSTSHI_SHIFT
)è& 
ENET_MAC_TX_TIMESTAMP_STATUS_SECONDS_TXTSSTSHI_MASK
)

	)

3620 
	#ENET_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_TSIC_MASK
 (0xFFFFFFFFU)

	)

3621 
	#ENET_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_TSIC_SHIFT
 (0U)

	)

3622 
	#ENET_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_TSIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_TSIC_SHIFT
)è& 
ENET_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_TSIC_MASK
)

	)

3625 
	#ENET_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_TSEC_MASK
 (0xFFFFFFFFU)

	)

3626 
	#ENET_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_TSEC_SHIFT
 (0U)

	)

3627 
	#ENET_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_TSEC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_TSEC_SHIFT
)è& 
ENET_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_TSEC_MASK
)

	)

3630 
	#ENET_MTL_OP_MODE_DTXSTS_MASK
 (0x2U)

	)

3631 
	#ENET_MTL_OP_MODE_DTXSTS_SHIFT
 (1U)

	)

3632 
	#ENET_MTL_OP_MODE_DTXSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_OP_MODE_DTXSTS_SHIFT
)è& 
ENET_MTL_OP_MODE_DTXSTS_MASK
)

	)

3633 
	#ENET_MTL_OP_MODE_RAA_MASK
 (0x4U)

	)

3634 
	#ENET_MTL_OP_MODE_RAA_SHIFT
 (2U)

	)

3635 
	#ENET_MTL_OP_MODE_RAA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_OP_MODE_RAA_SHIFT
)è& 
ENET_MTL_OP_MODE_RAA_MASK
)

	)

3636 
	#ENET_MTL_OP_MODE_SCHALG_MASK
 (0x60U)

	)

3637 
	#ENET_MTL_OP_MODE_SCHALG_SHIFT
 (5U)

	)

3638 
	#ENET_MTL_OP_MODE_SCHALG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_OP_MODE_SCHALG_SHIFT
)è& 
ENET_MTL_OP_MODE_SCHALG_MASK
)

	)

3639 
	#ENET_MTL_OP_MODE_CNTPRST_MASK
 (0x100U)

	)

3640 
	#ENET_MTL_OP_MODE_CNTPRST_SHIFT
 (8U)

	)

3641 
	#ENET_MTL_OP_MODE_CNTPRST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_OP_MODE_CNTPRST_SHIFT
)è& 
ENET_MTL_OP_MODE_CNTPRST_MASK
)

	)

3642 
	#ENET_MTL_OP_MODE_CNTCLR_MASK
 (0x200U)

	)

3643 
	#ENET_MTL_OP_MODE_CNTCLR_SHIFT
 (9U)

	)

3644 
	#ENET_MTL_OP_MODE_CNTCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_OP_MODE_CNTCLR_SHIFT
)è& 
ENET_MTL_OP_MODE_CNTCLR_MASK
)

	)

3647 
	#ENET_MTL_INTR_STAT_Q0IS_MASK
 (0x1U)

	)

3648 
	#ENET_MTL_INTR_STAT_Q0IS_SHIFT
 (0U)

	)

3649 
	#ENET_MTL_INTR_STAT_Q0IS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_INTR_STAT_Q0IS_SHIFT
)è& 
ENET_MTL_INTR_STAT_Q0IS_MASK
)

	)

3650 
	#ENET_MTL_INTR_STAT_Q1IS_MASK
 (0x2U)

	)

3651 
	#ENET_MTL_INTR_STAT_Q1IS_SHIFT
 (1U)

	)

3652 
	#ENET_MTL_INTR_STAT_Q1IS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_INTR_STAT_Q1IS_SHIFT
)è& 
ENET_MTL_INTR_STAT_Q1IS_MASK
)

	)

3655 
	#ENET_MTL_RXQ_DMA_MAP_Q0MDMACH_MASK
 (0x1U)

	)

3656 
	#ENET_MTL_RXQ_DMA_MAP_Q0MDMACH_SHIFT
 (0U)

	)

3657 
	#ENET_MTL_RXQ_DMA_MAP_Q0MDMACH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_RXQ_DMA_MAP_Q0MDMACH_SHIFT
)è& 
ENET_MTL_RXQ_DMA_MAP_Q0MDMACH_MASK
)

	)

3658 
	#ENET_MTL_RXQ_DMA_MAP_Q0DDMACH_MASK
 (0x10U)

	)

3659 
	#ENET_MTL_RXQ_DMA_MAP_Q0DDMACH_SHIFT
 (4U)

	)

3660 
	#ENET_MTL_RXQ_DMA_MAP_Q0DDMACH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_RXQ_DMA_MAP_Q0DDMACH_SHIFT
)è& 
ENET_MTL_RXQ_DMA_MAP_Q0DDMACH_MASK
)

	)

3661 
	#ENET_MTL_RXQ_DMA_MAP_Q1MDMACH_MASK
 (0x100U)

	)

3662 
	#ENET_MTL_RXQ_DMA_MAP_Q1MDMACH_SHIFT
 (8U)

	)

3663 
	#ENET_MTL_RXQ_DMA_MAP_Q1MDMACH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_RXQ_DMA_MAP_Q1MDMACH_SHIFT
)è& 
ENET_MTL_RXQ_DMA_MAP_Q1MDMACH_MASK
)

	)

3664 
	#ENET_MTL_RXQ_DMA_MAP_Q1DDMACH_MASK
 (0x1000U)

	)

3665 
	#ENET_MTL_RXQ_DMA_MAP_Q1DDMACH_SHIFT
 (12U)

	)

3666 
	#ENET_MTL_RXQ_DMA_MAP_Q1DDMACH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_RXQ_DMA_MAP_Q1DDMACH_SHIFT
)è& 
ENET_MTL_RXQ_DMA_MAP_Q1DDMACH_MASK
)

	)

3669 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_FTQ_MASK
 (0x1U)

	)

3670 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_FTQ_SHIFT
 (0U)

	)

3671 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_FTQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_FTQ_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_FTQ_MASK
)

	)

3672 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TSF_MASK
 (0x2U)

	)

3673 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TSF_SHIFT
 (1U)

	)

3674 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TSF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TSF_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TSF_MASK
)

	)

3675 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TXQEN_MASK
 (0xCU)

	)

3676 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TXQEN_SHIFT
 (2U)

	)

3677 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TXQEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TXQEN_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TXQEN_MASK
)

	)

3678 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TTC_MASK
 (0x70U)

	)

3679 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TTC_SHIFT
 (4U)

	)

3680 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TTC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TTC_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TTC_MASK
)

	)

3681 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TQS_MASK
 (0x70000U)

	)

3682 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TQS_SHIFT
 (16U)

	)

3683 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TQS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TQS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_TQS_MASK
)

	)

3686 
	#ENET_MTL_QUEUE_MTL_TXQX_OP_MODE_COUNT
 (2U)

	)

3689 
	#ENET_MTL_QUEUE_MTL_TXQX_UNDRFLW_UFFRMCNT_MASK
 (0x7FFU)

	)

3690 
	#ENET_MTL_QUEUE_MTL_TXQX_UNDRFLW_UFFRMCNT_SHIFT
 (0U)

	)

3691 
	#ENET_MTL_QUEUE_MTL_TXQX_UNDRFLW_UFFRMCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_UNDRFLW_UFFRMCNT_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_UNDRFLW_UFFRMCNT_MASK
)

	)

3692 
	#ENET_MTL_QUEUE_MTL_TXQX_UNDRFLW_UFCNTOVF_MASK
 (0x800U)

	)

3693 
	#ENET_MTL_QUEUE_MTL_TXQX_UNDRFLW_UFCNTOVF_SHIFT
 (11U)

	)

3694 
	#ENET_MTL_QUEUE_MTL_TXQX_UNDRFLW_UFCNTOVF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_UNDRFLW_UFCNTOVF_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_UNDRFLW_UFCNTOVF_MASK
)

	)

3697 
	#ENET_MTL_QUEUE_MTL_TXQX_UNDRFLW_COUNT
 (2U)

	)

3700 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TXQPAUSED_MASK
 (0x1U)

	)

3701 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TXQPAUSED_SHIFT
 (0U)

	)

3702 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TXQPAUSED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_DBG_TXQPAUSED_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_DBG_TXQPAUSED_MASK
)

	)

3703 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TRCSTS_MASK
 (0x6U)

	)

3704 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TRCSTS_SHIFT
 (1U)

	)

3705 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TRCSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_DBG_TRCSTS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_DBG_TRCSTS_MASK
)

	)

3706 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TWCSTS_MASK
 (0x8U)

	)

3707 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TWCSTS_SHIFT
 (3U)

	)

3708 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TWCSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_DBG_TWCSTS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_DBG_TWCSTS_MASK
)

	)

3709 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TXQSTS_MASK
 (0x10U)

	)

3710 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TXQSTS_SHIFT
 (4U)

	)

3711 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TXQSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_DBG_TXQSTS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_DBG_TXQSTS_MASK
)

	)

3712 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TXSTSFSTS_MASK
 (0x20U)

	)

3713 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TXSTSFSTS_SHIFT
 (5U)

	)

3714 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_TXSTSFSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_DBG_TXSTSFSTS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_DBG_TXSTSFSTS_MASK
)

	)

3715 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_PTXQ_MASK
 (0x70000U)

	)

3716 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_PTXQ_SHIFT
 (16U)

	)

3717 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_PTXQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_DBG_PTXQ_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_DBG_PTXQ_MASK
)

	)

3718 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_STSXSTSF_MASK
 (0x700000U)

	)

3719 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_STSXSTSF_SHIFT
 (20U)

	)

3720 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_STSXSTSF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_DBG_STSXSTSF_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_DBG_STSXSTSF_MASK
)

	)

3723 
	#ENET_MTL_QUEUE_MTL_TXQX_DBG_COUNT
 (2U)

	)

3726 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_AVALG_MASK
 (0x4U)

	)

3727 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_AVALG_SHIFT
 (2U)

	)

3728 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_AVALG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_AVALG_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_AVALG_MASK
)

	)

3729 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_CC_MASK
 (0x8U)

	)

3730 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_CC_SHIFT
 (3U)

	)

3731 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_CC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_CC_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_CC_MASK
)

	)

3732 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_SLC_MASK
 (0x70U)

	)

3733 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_SLC_SHIFT
 (4U)

	)

3734 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_SLC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_SLC_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_SLC_MASK
)

	)

3737 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_CTRL_COUNT
 (2U)

	)

3740 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_STAT_ABS_MASK
 (0xFFFFFFU)

	)

3741 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_STAT_ABS_SHIFT
 (0U)

	)

3742 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_STAT_ABS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_ETS_STAT_ABS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_ETS_STAT_ABS_MASK
)

	)

3745 
	#ENET_MTL_QUEUE_MTL_TXQX_ETS_STAT_COUNT
 (2U)

	)

3748 
	#ENET_MTL_QUEUE_MTL_TXQX_QNTM_WGHT_ISCQW_MASK
 (0x1FFFFFU)

	)

3749 
	#ENET_MTL_QUEUE_MTL_TXQX_QNTM_WGHT_ISCQW_SHIFT
 (0U)

	)

3750 
	#ENET_MTL_QUEUE_MTL_TXQX_QNTM_WGHT_ISCQW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_QNTM_WGHT_ISCQW_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_QNTM_WGHT_ISCQW_MASK
)

	)

3753 
	#ENET_MTL_QUEUE_MTL_TXQX_QNTM_WGHT_COUNT
 (2U)

	)

3756 
	#ENET_MTL_QUEUE_MTL_TXQX_SNDSLP_CRDT_SSC_MASK
 (0x3FFFU)

	)

3757 
	#ENET_MTL_QUEUE_MTL_TXQX_SNDSLP_CRDT_SSC_SHIFT
 (0U)

	)

3758 
	#ENET_MTL_QUEUE_MTL_TXQX_SNDSLP_CRDT_SSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_SNDSLP_CRDT_SSC_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_SNDSLP_CRDT_SSC_MASK
)

	)

3761 
	#ENET_MTL_QUEUE_MTL_TXQX_SNDSLP_CRDT_COUNT
 (2U)

	)

3764 
	#ENET_MTL_QUEUE_MTL_TXQX_HI_CRDT_HC_MASK
 (0x1FFFFFFFU)

	)

3765 
	#ENET_MTL_QUEUE_MTL_TXQX_HI_CRDT_HC_SHIFT
 (0U)

	)

3766 
	#ENET_MTL_QUEUE_MTL_TXQX_HI_CRDT_HC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_HI_CRDT_HC_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_HI_CRDT_HC_MASK
)

	)

3769 
	#ENET_MTL_QUEUE_MTL_TXQX_HI_CRDT_COUNT
 (2U)

	)

3772 
	#ENET_MTL_QUEUE_MTL_TXQX_LO_CRDT_LC_MASK
 (0x1FFFFFFFU)

	)

3773 
	#ENET_MTL_QUEUE_MTL_TXQX_LO_CRDT_LC_SHIFT
 (0U)

	)

3774 
	#ENET_MTL_QUEUE_MTL_TXQX_LO_CRDT_LC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_LO_CRDT_LC_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_LO_CRDT_LC_MASK
)

	)

3777 
	#ENET_MTL_QUEUE_MTL_TXQX_LO_CRDT_COUNT
 (2U)

	)

3780 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_TXUNFIS_MASK
 (0x1U)

	)

3781 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_TXUNFIS_SHIFT
 (0U)

	)

3782 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_TXUNFIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_TXUNFIS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_TXUNFIS_MASK
)

	)

3783 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_ABPSIS_MASK
 (0x2U)

	)

3784 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_ABPSIS_SHIFT
 (1U)

	)

3785 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_ABPSIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_ABPSIS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_ABPSIS_MASK
)

	)

3786 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_TXUIE_MASK
 (0x100U)

	)

3787 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_TXUIE_SHIFT
 (8U)

	)

3788 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_TXUIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_TXUIE_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_TXUIE_MASK
)

	)

3789 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_ABPSIE_MASK
 (0x200U)

	)

3790 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_ABPSIE_SHIFT
 (9U)

	)

3791 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_ABPSIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_ABPSIE_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_ABPSIE_MASK
)

	)

3792 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_RXOVFIS_MASK
 (0x10000U)

	)

3793 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_RXOVFIS_SHIFT
 (16U)

	)

3794 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_RXOVFIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_RXOVFIS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_RXOVFIS_MASK
)

	)

3795 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_RXOIE_MASK
 (0x1000000U)

	)

3796 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_RXOIE_SHIFT
 (24U)

	)

3797 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_RXOIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_RXOIE_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_RXOIE_MASK
)

	)

3800 
	#ENET_MTL_QUEUE_MTL_TXQX_INTCTRL_STAT_COUNT
 (2U)

	)

3803 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RTC_MASK
 (0x3U)

	)

3804 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RTC_SHIFT
 (0U)

	)

3805 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RTC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RTC_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RTC_MASK
)

	)

3806 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_FUP_MASK
 (0x8U)

	)

3807 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_FUP_SHIFT
 (3U)

	)

3808 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_FUP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_FUP_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_FUP_MASK
)

	)

3809 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_FEP_MASK
 (0x10U)

	)

3810 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_FEP_SHIFT
 (4U)

	)

3811 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_FEP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_FEP_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_FEP_MASK
)

	)

3812 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RSF_MASK
 (0x20U)

	)

3813 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RSF_SHIFT
 (5U)

	)

3814 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RSF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RSF_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RSF_MASK
)

	)

3815 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_DIS_TCP_EF_MASK
 (0x40U)

	)

3816 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_DIS_TCP_EF_SHIFT
 (6U)

	)

3817 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_DIS_TCP_EF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_DIS_TCP_EF_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_DIS_TCP_EF_MASK
)

	)

3818 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RQS_MASK
 (0x700000U)

	)

3819 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RQS_SHIFT
 (20U)

	)

3820 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RQS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RQS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_RQS_MASK
)

	)

3823 
	#ENET_MTL_QUEUE_MTL_RXQX_OP_MODE_COUNT
 (2U)

	)

3826 
	#ENET_MTL_QUEUE_MTL_RXQX_MISSPKT_OVRFLW_CNT_OVFPKTCNT_MASK
 (0x7FFU)

	)

3827 
	#ENET_MTL_QUEUE_MTL_RXQX_MISSPKT_OVRFLW_CNT_OVFPKTCNT_SHIFT
 (0U)

	)

3828 
	#ENET_MTL_QUEUE_MTL_RXQX_MISSPKT_OVRFLW_CNT_OVFPKTCNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_MISSPKT_OVRFLW_CNT_OVFPKTCNT_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_MISSPKT_OVRFLW_CNT_OVFPKTCNT_MASK
)

	)

3829 
	#ENET_MTL_QUEUE_MTL_RXQX_MISSPKT_OVRFLW_CNT_OVFCNTOVF_MASK
 (0x800U)

	)

3830 
	#ENET_MTL_QUEUE_MTL_RXQX_MISSPKT_OVRFLW_CNT_OVFCNTOVF_SHIFT
 (11U)

	)

3831 
	#ENET_MTL_QUEUE_MTL_RXQX_MISSPKT_OVRFLW_CNT_OVFCNTOVF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_MISSPKT_OVRFLW_CNT_OVFCNTOVF_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_MISSPKT_OVRFLW_CNT_OVFCNTOVF_MASK
)

	)

3834 
	#ENET_MTL_QUEUE_MTL_RXQX_MISSPKT_OVRFLW_CNT_COUNT
 (2U)

	)

3837 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_RWCSTS_MASK
 (0x1U)

	)

3838 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_RWCSTS_SHIFT
 (0U)

	)

3839 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_RWCSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_DBG_RWCSTS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_DBG_RWCSTS_MASK
)

	)

3840 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_RRCSTS_MASK
 (0x6U)

	)

3841 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_RRCSTS_SHIFT
 (1U)

	)

3842 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_RRCSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_DBG_RRCSTS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_DBG_RRCSTS_MASK
)

	)

3843 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_RXQSTS_MASK
 (0x30U)

	)

3844 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_RXQSTS_SHIFT
 (4U)

	)

3845 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_RXQSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_DBG_RXQSTS_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_DBG_RXQSTS_MASK
)

	)

3846 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_PRXQ_MASK
 (0x3FFF0000U)

	)

3847 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_PRXQ_SHIFT
 (16U)

	)

3848 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_PRXQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_DBG_PRXQ_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_DBG_PRXQ_MASK
)

	)

3851 
	#ENET_MTL_QUEUE_MTL_RXQX_DBG_COUNT
 (2U)

	)

3854 
	#ENET_MTL_QUEUE_MTL_RXQX_CTRL_RXQ_WEGT_MASK
 (0x7U)

	)

3855 
	#ENET_MTL_QUEUE_MTL_RXQX_CTRL_RXQ_WEGT_SHIFT
 (0U)

	)

3856 
	#ENET_MTL_QUEUE_MTL_RXQX_CTRL_RXQ_WEGT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_CTRL_RXQ_WEGT_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_CTRL_RXQ_WEGT_MASK
)

	)

3857 
	#ENET_MTL_QUEUE_MTL_RXQX_CTRL_RXQ_FRM_ARBIT_MASK
 (0x8U)

	)

3858 
	#ENET_MTL_QUEUE_MTL_RXQX_CTRL_RXQ_FRM_ARBIT_SHIFT
 (3U)

	)

3859 
	#ENET_MTL_QUEUE_MTL_RXQX_CTRL_RXQ_FRM_ARBIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_MTL_QUEUE_MTL_RXQX_CTRL_RXQ_FRM_ARBIT_SHIFT
)è& 
ENET_MTL_QUEUE_MTL_RXQX_CTRL_RXQ_FRM_ARBIT_MASK
)

	)

3862 
	#ENET_MTL_QUEUE_MTL_RXQX_CTRL_COUNT
 (2U)

	)

3865 
	#ENET_DMA_MODE_SWR_MASK
 (0x1U)

	)

3866 
	#ENET_DMA_MODE_SWR_SHIFT
 (0U)

	)

3867 
	#ENET_DMA_MODE_SWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_MODE_SWR_SHIFT
)è& 
ENET_DMA_MODE_SWR_MASK
)

	)

3868 
	#ENET_DMA_MODE_DA_MASK
 (0x2U)

	)

3869 
	#ENET_DMA_MODE_DA_SHIFT
 (1U)

	)

3870 
	#ENET_DMA_MODE_DA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_MODE_DA_SHIFT
)è& 
ENET_DMA_MODE_DA_MASK
)

	)

3871 
	#ENET_DMA_MODE_TAA_MASK
 (0x1CU)

	)

3872 
	#ENET_DMA_MODE_TAA_SHIFT
 (2U)

	)

3873 
	#ENET_DMA_MODE_TAA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_MODE_TAA_SHIFT
)è& 
ENET_DMA_MODE_TAA_MASK
)

	)

3874 
	#ENET_DMA_MODE_TXPR_MASK
 (0x800U)

	)

3875 
	#ENET_DMA_MODE_TXPR_SHIFT
 (11U)

	)

3876 
	#ENET_DMA_MODE_TXPR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_MODE_TXPR_SHIFT
)è& 
ENET_DMA_MODE_TXPR_MASK
)

	)

3877 
	#ENET_DMA_MODE_PR_MASK
 (0x7000U)

	)

3878 
	#ENET_DMA_MODE_PR_SHIFT
 (12U)

	)

3879 
	#ENET_DMA_MODE_PR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_MODE_PR_SHIFT
)è& 
ENET_DMA_MODE_PR_MASK
)

	)

3882 
	#ENET_DMA_SYSBUS_MODE_FB_MASK
 (0x1U)

	)

3883 
	#ENET_DMA_SYSBUS_MODE_FB_SHIFT
 (0U)

	)

3884 
	#ENET_DMA_SYSBUS_MODE_FB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_SYSBUS_MODE_FB_SHIFT
)è& 
ENET_DMA_SYSBUS_MODE_FB_MASK
)

	)

3885 
	#ENET_DMA_SYSBUS_MODE_AAL_MASK
 (0x1000U)

	)

3886 
	#ENET_DMA_SYSBUS_MODE_AAL_SHIFT
 (12U)

	)

3887 
	#ENET_DMA_SYSBUS_MODE_AAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_SYSBUS_MODE_AAL_SHIFT
)è& 
ENET_DMA_SYSBUS_MODE_AAL_MASK
)

	)

3888 
	#ENET_DMA_SYSBUS_MODE_MB_MASK
 (0x4000U)

	)

3889 
	#ENET_DMA_SYSBUS_MODE_MB_SHIFT
 (14U)

	)

3890 
	#ENET_DMA_SYSBUS_MODE_MB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_SYSBUS_MODE_MB_SHIFT
)è& 
ENET_DMA_SYSBUS_MODE_MB_MASK
)

	)

3891 
	#ENET_DMA_SYSBUS_MODE_RB_MASK
 (0x8000U)

	)

3892 
	#ENET_DMA_SYSBUS_MODE_RB_SHIFT
 (15U)

	)

3893 
	#ENET_DMA_SYSBUS_MODE_RB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_SYSBUS_MODE_RB_SHIFT
)è& 
ENET_DMA_SYSBUS_MODE_RB_MASK
)

	)

3896 
	#ENET_DMA_INTR_STAT_DC0IS_MASK
 (0x1U)

	)

3897 
	#ENET_DMA_INTR_STAT_DC0IS_SHIFT
 (0U)

	)

3898 
	#ENET_DMA_INTR_STAT_DC0IS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_INTR_STAT_DC0IS_SHIFT
)è& 
ENET_DMA_INTR_STAT_DC0IS_MASK
)

	)

3899 
	#ENET_DMA_INTR_STAT_DC1IS_MASK
 (0x2U)

	)

3900 
	#ENET_DMA_INTR_STAT_DC1IS_SHIFT
 (1U)

	)

3901 
	#ENET_DMA_INTR_STAT_DC1IS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_INTR_STAT_DC1IS_SHIFT
)è& 
ENET_DMA_INTR_STAT_DC1IS_MASK
)

	)

3902 
	#ENET_DMA_INTR_STAT_MTLIS_MASK
 (0x10000U)

	)

3903 
	#ENET_DMA_INTR_STAT_MTLIS_SHIFT
 (16U)

	)

3904 
	#ENET_DMA_INTR_STAT_MTLIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_INTR_STAT_MTLIS_SHIFT
)è& 
ENET_DMA_INTR_STAT_MTLIS_MASK
)

	)

3905 
	#ENET_DMA_INTR_STAT_MACIS_MASK
 (0x20000U)

	)

3906 
	#ENET_DMA_INTR_STAT_MACIS_SHIFT
 (17U)

	)

3907 
	#ENET_DMA_INTR_STAT_MACIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_INTR_STAT_MACIS_SHIFT
)è& 
ENET_DMA_INTR_STAT_MACIS_MASK
)

	)

3910 
	#ENET_DMA_DBG_STAT_AHSTS_MASK
 (0x1U)

	)

3911 
	#ENET_DMA_DBG_STAT_AHSTS_SHIFT
 (0U)

	)

3912 
	#ENET_DMA_DBG_STAT_AHSTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_DBG_STAT_AHSTS_SHIFT
)è& 
ENET_DMA_DBG_STAT_AHSTS_MASK
)

	)

3913 
	#ENET_DMA_DBG_STAT_RPS0_MASK
 (0xF00U)

	)

3914 
	#ENET_DMA_DBG_STAT_RPS0_SHIFT
 (8U)

	)

3915 
	#ENET_DMA_DBG_STAT_RPS0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_DBG_STAT_RPS0_SHIFT
)è& 
ENET_DMA_DBG_STAT_RPS0_MASK
)

	)

3916 
	#ENET_DMA_DBG_STAT_TPS0_MASK
 (0xF000U)

	)

3917 
	#ENET_DMA_DBG_STAT_TPS0_SHIFT
 (12U)

	)

3918 
	#ENET_DMA_DBG_STAT_TPS0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_DBG_STAT_TPS0_SHIFT
)è& 
ENET_DMA_DBG_STAT_TPS0_MASK
)

	)

3919 
	#ENET_DMA_DBG_STAT_RPS1_MASK
 (0xF0000U)

	)

3920 
	#ENET_DMA_DBG_STAT_RPS1_SHIFT
 (16U)

	)

3921 
	#ENET_DMA_DBG_STAT_RPS1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_DBG_STAT_RPS1_SHIFT
)è& 
ENET_DMA_DBG_STAT_RPS1_MASK
)

	)

3922 
	#ENET_DMA_DBG_STAT_TPS1_MASK
 (0xF00000U)

	)

3923 
	#ENET_DMA_DBG_STAT_TPS1_SHIFT
 (20U)

	)

3924 
	#ENET_DMA_DBG_STAT_TPS1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_DBG_STAT_TPS1_SHIFT
)è& 
ENET_DMA_DBG_STAT_TPS1_MASK
)

	)

3927 
	#ENET_DMA_CH_DMA_CHX_CTRL_PBLx8_MASK
 (0x10000U)

	)

3928 
	#ENET_DMA_CH_DMA_CHX_CTRL_PBLx8_SHIFT
 (16U)

	)

3929 
	#ENET_DMA_CH_DMA_CHX_CTRL_PBLx8
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_CTRL_PBLx8_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_CTRL_PBLx8_MASK
)

	)

3930 
	#ENET_DMA_CH_DMA_CHX_CTRL_DSL_MASK
 (0x1C0000U)

	)

3931 
	#ENET_DMA_CH_DMA_CHX_CTRL_DSL_SHIFT
 (18U)

	)

3932 
	#ENET_DMA_CH_DMA_CHX_CTRL_DSL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_CTRL_DSL_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_CTRL_DSL_MASK
)

	)

3935 
	#ENET_DMA_CH_DMA_CHX_CTRL_COUNT
 (2U)

	)

3938 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_ST_MASK
 (0x1U)

	)

3939 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_ST_SHIFT
 (0U)

	)

3940 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_ST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_TX_CTRL_ST_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_TX_CTRL_ST_MASK
)

	)

3941 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_TCW_MASK
 (0xEU)

	)

3942 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_TCW_SHIFT
 (1U)

	)

3943 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_TCW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_TX_CTRL_TCW_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_TX_CTRL_TCW_MASK
)

	)

3944 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_OSF_MASK
 (0x10U)

	)

3945 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_OSF_SHIFT
 (4U)

	)

3946 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_OSF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_TX_CTRL_OSF_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_TX_CTRL_OSF_MASK
)

	)

3947 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_TxPBL_MASK
 (0x3F0000U)

	)

3948 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_TxPBL_SHIFT
 (16U)

	)

3949 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_TxPBL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_TX_CTRL_TxPBL_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_TX_CTRL_TxPBL_MASK
)

	)

3952 
	#ENET_DMA_CH_DMA_CHX_TX_CTRL_COUNT
 (2U)

	)

3955 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_SR_MASK
 (0x1U)

	)

3956 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_SR_SHIFT
 (0U)

	)

3957 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_SR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_RX_CTRL_SR_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_RX_CTRL_SR_MASK
)

	)

3958 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_RBSZ_MASK
 (0x7FF8U)

	)

3959 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_RBSZ_SHIFT
 (3U)

	)

3960 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_RBSZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_RX_CTRL_RBSZ_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_RX_CTRL_RBSZ_MASK
)

	)

3961 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_RxPBL_MASK
 (0x3F0000U)

	)

3962 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_RxPBL_SHIFT
 (16U)

	)

3963 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_RxPBL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_RX_CTRL_RxPBL_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_RX_CTRL_RxPBL_MASK
)

	)

3964 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_RPF_MASK
 (0x80000000U)

	)

3965 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_RPF_SHIFT
 (31U)

	)

3966 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_RPF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_RX_CTRL_RPF_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_RX_CTRL_RPF_MASK
)

	)

3969 
	#ENET_DMA_CH_DMA_CHX_RX_CTRL_COUNT
 (2U)

	)

3972 
	#ENET_DMA_CH_DMA_CHX_TXDESC_LIST_ADDR_STL_MASK
 (0xFFFFFFFCU)

	)

3973 
	#ENET_DMA_CH_DMA_CHX_TXDESC_LIST_ADDR_STL_SHIFT
 (2U)

	)

3974 
	#ENET_DMA_CH_DMA_CHX_TXDESC_LIST_ADDR_STL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_TXDESC_LIST_ADDR_STL_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_TXDESC_LIST_ADDR_STL_MASK
)

	)

3977 
	#ENET_DMA_CH_DMA_CHX_TXDESC_LIST_ADDR_COUNT
 (2U)

	)

3980 
	#ENET_DMA_CH_DMA_CHX_RXDESC_LIST_ADDR_SRL_MASK
 (0xFFFFFFFCU)

	)

3981 
	#ENET_DMA_CH_DMA_CHX_RXDESC_LIST_ADDR_SRL_SHIFT
 (2U)

	)

3982 
	#ENET_DMA_CH_DMA_CHX_RXDESC_LIST_ADDR_SRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_RXDESC_LIST_ADDR_SRL_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_RXDESC_LIST_ADDR_SRL_MASK
)

	)

3985 
	#ENET_DMA_CH_DMA_CHX_RXDESC_LIST_ADDR_COUNT
 (2U)

	)

3988 
	#ENET_DMA_CH_DMA_CHX_TXDESC_TAIL_PTR_TDTP_MASK
 (0xFFFFFFFCU)

	)

3989 
	#ENET_DMA_CH_DMA_CHX_TXDESC_TAIL_PTR_TDTP_SHIFT
 (2U)

	)

3990 
	#ENET_DMA_CH_DMA_CHX_TXDESC_TAIL_PTR_TDTP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_TXDESC_TAIL_PTR_TDTP_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_TXDESC_TAIL_PTR_TDTP_MASK
)

	)

3993 
	#ENET_DMA_CH_DMA_CHX_TXDESC_TAIL_PTR_COUNT
 (2U)

	)

3996 
	#ENET_DMA_CH_DMA_CHX_RXDESC_TAIL_PTR_RDTP_MASK
 (0xFFFFFFFCU)

	)

3997 
	#ENET_DMA_CH_DMA_CHX_RXDESC_TAIL_PTR_RDTP_SHIFT
 (2U)

	)

3998 
	#ENET_DMA_CH_DMA_CHX_RXDESC_TAIL_PTR_RDTP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_RXDESC_TAIL_PTR_RDTP_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_RXDESC_TAIL_PTR_RDTP_MASK
)

	)

4001 
	#ENET_DMA_CH_DMA_CHX_RXDESC_TAIL_PTR_COUNT
 (2U)

	)

4004 
	#ENET_DMA_CH_DMA_CHX_TXDESC_RING_LENGTH_TDRL_MASK
 (0x3FFU)

	)

4005 
	#ENET_DMA_CH_DMA_CHX_TXDESC_RING_LENGTH_TDRL_SHIFT
 (0U)

	)

4006 
	#ENET_DMA_CH_DMA_CHX_TXDESC_RING_LENGTH_TDRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_TXDESC_RING_LENGTH_TDRL_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_TXDESC_RING_LENGTH_TDRL_MASK
)

	)

4009 
	#ENET_DMA_CH_DMA_CHX_TXDESC_RING_LENGTH_COUNT
 (2U)

	)

4012 
	#ENET_DMA_CH_DMA_CHX_RXDESC_RING_LENGTH_RDRL_MASK
 (0x3FFU)

	)

4013 
	#ENET_DMA_CH_DMA_CHX_RXDESC_RING_LENGTH_RDRL_SHIFT
 (0U)

	)

4014 
	#ENET_DMA_CH_DMA_CHX_RXDESC_RING_LENGTH_RDRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_RXDESC_RING_LENGTH_RDRL_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_RXDESC_RING_LENGTH_RDRL_MASK
)

	)

4017 
	#ENET_DMA_CH_DMA_CHX_RXDESC_RING_LENGTH_COUNT
 (2U)

	)

4020 
	#ENET_DMA_CH_DMA_CHX_INT_EN_TIE_MASK
 (0x1U)

	)

4021 
	#ENET_DMA_CH_DMA_CHX_INT_EN_TIE_SHIFT
 (0U)

	)

4022 
	#ENET_DMA_CH_DMA_CHX_INT_EN_TIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_TIE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_TIE_MASK
)

	)

4023 
	#ENET_DMA_CH_DMA_CHX_INT_EN_TSE_MASK
 (0x2U)

	)

4024 
	#ENET_DMA_CH_DMA_CHX_INT_EN_TSE_SHIFT
 (1U)

	)

4025 
	#ENET_DMA_CH_DMA_CHX_INT_EN_TSE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_TSE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_TSE_MASK
)

	)

4026 
	#ENET_DMA_CH_DMA_CHX_INT_EN_TBUE_MASK
 (0x4U)

	)

4027 
	#ENET_DMA_CH_DMA_CHX_INT_EN_TBUE_SHIFT
 (2U)

	)

4028 
	#ENET_DMA_CH_DMA_CHX_INT_EN_TBUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_TBUE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_TBUE_MASK
)

	)

4029 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RIE_MASK
 (0x40U)

	)

4030 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RIE_SHIFT
 (6U)

	)

4031 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_RIE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_RIE_MASK
)

	)

4032 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RBUE_MASK
 (0x80U)

	)

4033 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RBUE_SHIFT
 (7U)

	)

4034 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RBUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_RBUE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_RBUE_MASK
)

	)

4035 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RSE_MASK
 (0x100U)

	)

4036 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RSE_SHIFT
 (8U)

	)

4037 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RSE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_RSE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_RSE_MASK
)

	)

4038 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RWTE_MASK
 (0x200U)

	)

4039 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RWTE_SHIFT
 (9U)

	)

4040 
	#ENET_DMA_CH_DMA_CHX_INT_EN_RWTE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_RWTE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_RWTE_MASK
)

	)

4041 
	#ENET_DMA_CH_DMA_CHX_INT_EN_ETIE_MASK
 (0x400U)

	)

4042 
	#ENET_DMA_CH_DMA_CHX_INT_EN_ETIE_SHIFT
 (10U)

	)

4043 
	#ENET_DMA_CH_DMA_CHX_INT_EN_ETIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_ETIE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_ETIE_MASK
)

	)

4044 
	#ENET_DMA_CH_DMA_CHX_INT_EN_ERIE_MASK
 (0x800U)

	)

4045 
	#ENET_DMA_CH_DMA_CHX_INT_EN_ERIE_SHIFT
 (11U)

	)

4046 
	#ENET_DMA_CH_DMA_CHX_INT_EN_ERIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_ERIE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_ERIE_MASK
)

	)

4047 
	#ENET_DMA_CH_DMA_CHX_INT_EN_FBEE_MASK
 (0x1000U)

	)

4048 
	#ENET_DMA_CH_DMA_CHX_INT_EN_FBEE_SHIFT
 (12U)

	)

4049 
	#ENET_DMA_CH_DMA_CHX_INT_EN_FBEE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_FBEE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_FBEE_MASK
)

	)

4050 
	#ENET_DMA_CH_DMA_CHX_INT_EN_AIE_MASK
 (0x4000U)

	)

4051 
	#ENET_DMA_CH_DMA_CHX_INT_EN_AIE_SHIFT
 (14U)

	)

4052 
	#ENET_DMA_CH_DMA_CHX_INT_EN_AIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_AIE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_AIE_MASK
)

	)

4053 
	#ENET_DMA_CH_DMA_CHX_INT_EN_NIE_MASK
 (0x8000U)

	)

4054 
	#ENET_DMA_CH_DMA_CHX_INT_EN_NIE_SHIFT
 (15U)

	)

4055 
	#ENET_DMA_CH_DMA_CHX_INT_EN_NIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_INT_EN_NIE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_INT_EN_NIE_MASK
)

	)

4058 
	#ENET_DMA_CH_DMA_CHX_INT_EN_COUNT
 (2U)

	)

4061 
	#ENET_DMA_CH_DMA_CHX_RX_INT_WDTIMER_RIWT_MASK
 (0xFFU)

	)

4062 
	#ENET_DMA_CH_DMA_CHX_RX_INT_WDTIMER_RIWT_SHIFT
 (0U)

	)

4063 
	#ENET_DMA_CH_DMA_CHX_RX_INT_WDTIMER_RIWT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_RX_INT_WDTIMER_RIWT_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_RX_INT_WDTIMER_RIWT_MASK
)

	)

4066 
	#ENET_DMA_CH_DMA_CHX_RX_INT_WDTIMER_COUNT
 (2U)

	)

4069 
	#ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_ESC_MASK
 (0x1U)

	)

4070 
	#ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_ESC_SHIFT
 (0U)

	)

4071 
	#ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_ESC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_ESC_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_ESC_MASK
)

	)

4072 
	#ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_ASC_MASK
 (0x2U)

	)

4073 
	#ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_ASC_SHIFT
 (1U)

	)

4074 
	#ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_ASC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_ASC_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_ASC_MASK
)

	)

4075 
	#ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_RSN_MASK
 (0xF0000U)

	)

4076 
	#ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_RSN_SHIFT
 (16U)

	)

4077 
	#ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_RSN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_RSN_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_RSN_MASK
)

	)

4080 
	#ENET_DMA_CH_DMA_CHX_SLOT_FUNC_CTRL_STAT_COUNT
 (2U)

	)

4083 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_TXDESC_HTD_MASK
 (0xFFFFFFFFU)

	)

4084 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_TXDESC_HTD_SHIFT
 (0U)

	)

4085 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_TXDESC_HTD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_CUR_HST_TXDESC_HTD_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_CUR_HST_TXDESC_HTD_MASK
)

	)

4088 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_TXDESC_COUNT
 (2U)

	)

4091 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_RXDESC_HRD_MASK
 (0xFFFFFFFFU)

	)

4092 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_RXDESC_HRD_SHIFT
 (0U)

	)

4093 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_RXDESC_HRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_CUR_HST_RXDESC_HRD_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_CUR_HST_RXDESC_HRD_MASK
)

	)

4096 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_RXDESC_COUNT
 (2U)

	)

4099 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_TXBUF_HTB_MASK
 (0xFFFFFFFFU)

	)

4100 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_TXBUF_HTB_SHIFT
 (0U)

	)

4101 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_TXBUF_HTB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_CUR_HST_TXBUF_HTB_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_CUR_HST_TXBUF_HTB_MASK
)

	)

4104 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_TXBUF_COUNT
 (2U)

	)

4107 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_RXBUF_HRB_MASK
 (0xFFFFFFFFU)

	)

4108 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_RXBUF_HRB_SHIFT
 (0U)

	)

4109 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_RXBUF_HRB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_CUR_HST_RXBUF_HRB_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_CUR_HST_RXBUF_HRB_MASK
)

	)

4112 
	#ENET_DMA_CH_DMA_CHX_CUR_HST_RXBUF_COUNT
 (2U)

	)

4115 
	#ENET_DMA_CH_DMA_CHX_STAT_TI_MASK
 (0x1U)

	)

4116 
	#ENET_DMA_CH_DMA_CHX_STAT_TI_SHIFT
 (0U)

	)

4117 
	#ENET_DMA_CH_DMA_CHX_STAT_TI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_TI_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_TI_MASK
)

	)

4118 
	#ENET_DMA_CH_DMA_CHX_STAT_TPS_MASK
 (0x2U)

	)

4119 
	#ENET_DMA_CH_DMA_CHX_STAT_TPS_SHIFT
 (1U)

	)

4120 
	#ENET_DMA_CH_DMA_CHX_STAT_TPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_TPS_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_TPS_MASK
)

	)

4121 
	#ENET_DMA_CH_DMA_CHX_STAT_TBU_MASK
 (0x4U)

	)

4122 
	#ENET_DMA_CH_DMA_CHX_STAT_TBU_SHIFT
 (2U)

	)

4123 
	#ENET_DMA_CH_DMA_CHX_STAT_TBU
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_TBU_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_TBU_MASK
)

	)

4124 
	#ENET_DMA_CH_DMA_CHX_STAT_RI_MASK
 (0x40U)

	)

4125 
	#ENET_DMA_CH_DMA_CHX_STAT_RI_SHIFT
 (6U)

	)

4126 
	#ENET_DMA_CH_DMA_CHX_STAT_RI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_RI_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_RI_MASK
)

	)

4127 
	#ENET_DMA_CH_DMA_CHX_STAT_RBU_MASK
 (0x80U)

	)

4128 
	#ENET_DMA_CH_DMA_CHX_STAT_RBU_SHIFT
 (7U)

	)

4129 
	#ENET_DMA_CH_DMA_CHX_STAT_RBU
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_RBU_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_RBU_MASK
)

	)

4130 
	#ENET_DMA_CH_DMA_CHX_STAT_RPS_MASK
 (0x100U)

	)

4131 
	#ENET_DMA_CH_DMA_CHX_STAT_RPS_SHIFT
 (8U)

	)

4132 
	#ENET_DMA_CH_DMA_CHX_STAT_RPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_RPS_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_RPS_MASK
)

	)

4133 
	#ENET_DMA_CH_DMA_CHX_STAT_RWT_MASK
 (0x200U)

	)

4134 
	#ENET_DMA_CH_DMA_CHX_STAT_RWT_SHIFT
 (9U)

	)

4135 
	#ENET_DMA_CH_DMA_CHX_STAT_RWT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_RWT_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_RWT_MASK
)

	)

4136 
	#ENET_DMA_CH_DMA_CHX_STAT_ETI_MASK
 (0x400U)

	)

4137 
	#ENET_DMA_CH_DMA_CHX_STAT_ETI_SHIFT
 (10U)

	)

4138 
	#ENET_DMA_CH_DMA_CHX_STAT_ETI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_ETI_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_ETI_MASK
)

	)

4139 
	#ENET_DMA_CH_DMA_CHX_STAT_ERI_MASK
 (0x800U)

	)

4140 
	#ENET_DMA_CH_DMA_CHX_STAT_ERI_SHIFT
 (11U)

	)

4141 
	#ENET_DMA_CH_DMA_CHX_STAT_ERI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_ERI_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_ERI_MASK
)

	)

4142 
	#ENET_DMA_CH_DMA_CHX_STAT_FBE_MASK
 (0x1000U)

	)

4143 
	#ENET_DMA_CH_DMA_CHX_STAT_FBE_SHIFT
 (12U)

	)

4144 
	#ENET_DMA_CH_DMA_CHX_STAT_FBE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_FBE_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_FBE_MASK
)

	)

4145 
	#ENET_DMA_CH_DMA_CHX_STAT_AIS_MASK
 (0x4000U)

	)

4146 
	#ENET_DMA_CH_DMA_CHX_STAT_AIS_SHIFT
 (14U)

	)

4147 
	#ENET_DMA_CH_DMA_CHX_STAT_AIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_AIS_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_AIS_MASK
)

	)

4148 
	#ENET_DMA_CH_DMA_CHX_STAT_NIS_MASK
 (0x8000U)

	)

4149 
	#ENET_DMA_CH_DMA_CHX_STAT_NIS_SHIFT
 (15U)

	)

4150 
	#ENET_DMA_CH_DMA_CHX_STAT_NIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_NIS_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_NIS_MASK
)

	)

4151 
	#ENET_DMA_CH_DMA_CHX_STAT_EB_MASK
 (0x70000U)

	)

4152 
	#ENET_DMA_CH_DMA_CHX_STAT_EB_SHIFT
 (16U)

	)

4153 
	#ENET_DMA_CH_DMA_CHX_STAT_EB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
ENET_DMA_CH_DMA_CHX_STAT_EB_SHIFT
)è& 
ENET_DMA_CH_DMA_CHX_STAT_EB_MASK
)

	)

4156 
	#ENET_DMA_CH_DMA_CHX_STAT_COUNT
 (2U)

	)

4166 
	#ENET_BASE
 (0x40092000u)

	)

4168 
	#ENET
 ((
ENET_Ty³
 *)
ENET_BASE
)

	)

4170 
	#ENET_BASE_ADDRS
 { 
ENET_BASE
 }

	)

4172 
	#ENET_BASE_PTRS
 { 
ENET
 }

	)

4174 
	#ENET_IRQS
 { 
ETHERNET_IRQn
 }

	)

4175 
	#ENET_PMT_IRQS
 { 
ETHERNET_PMT_IRQn
 }

	)

4176 
	#ENET_MACLP_IRQS
 { 
ETHERNET_MACLP_IRQn
 }

	)

4194 
ušt8_t
 
	mRESERVED_0
[4088];

4195 
__IO
 
ušt32_t
 
	mPSELID
;

4196 
__IO
 
ušt32_t
 
	mPID
;

4197 } 
	tFLEXCOMM_Ty³
;

4209 
	#FLEXCOMM_PSELID_PERSEL_MASK
 (0x7U)

	)

4210 
	#FLEXCOMM_PSELID_PERSEL_SHIFT
 (0U)

	)

4211 
	#FLEXCOMM_PSELID_PERSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FLEXCOMM_PSELID_PERSEL_SHIFT
)è& 
FLEXCOMM_PSELID_PERSEL_MASK
)

	)

4212 
	#FLEXCOMM_PSELID_LOCK_MASK
 (0x8U)

	)

4213 
	#FLEXCOMM_PSELID_LOCK_SHIFT
 (3U)

	)

4214 
	#FLEXCOMM_PSELID_LOCK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FLEXCOMM_PSELID_LOCK_SHIFT
)è& 
FLEXCOMM_PSELID_LOCK_MASK
)

	)

4215 
	#FLEXCOMM_PSELID_USARTPRESENT_MASK
 (0x10U)

	)

4216 
	#FLEXCOMM_PSELID_USARTPRESENT_SHIFT
 (4U)

	)

4217 
	#FLEXCOMM_PSELID_USARTPRESENT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FLEXCOMM_PSELID_USARTPRESENT_SHIFT
)è& 
FLEXCOMM_PSELID_USARTPRESENT_MASK
)

	)

4218 
	#FLEXCOMM_PSELID_SPIPRESENT_MASK
 (0x20U)

	)

4219 
	#FLEXCOMM_PSELID_SPIPRESENT_SHIFT
 (5U)

	)

4220 
	#FLEXCOMM_PSELID_SPIPRESENT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FLEXCOMM_PSELID_SPIPRESENT_SHIFT
)è& 
FLEXCOMM_PSELID_SPIPRESENT_MASK
)

	)

4221 
	#FLEXCOMM_PSELID_I2CPRESENT_MASK
 (0x40U)

	)

4222 
	#FLEXCOMM_PSELID_I2CPRESENT_SHIFT
 (6U)

	)

4223 
	#FLEXCOMM_PSELID_I2CPRESENT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FLEXCOMM_PSELID_I2CPRESENT_SHIFT
)è& 
FLEXCOMM_PSELID_I2CPRESENT_MASK
)

	)

4224 
	#FLEXCOMM_PSELID_I2SPRESENT_MASK
 (0x80U)

	)

4225 
	#FLEXCOMM_PSELID_I2SPRESENT_SHIFT
 (7U)

	)

4226 
	#FLEXCOMM_PSELID_I2SPRESENT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FLEXCOMM_PSELID_I2SPRESENT_SHIFT
)è& 
FLEXCOMM_PSELID_I2SPRESENT_MASK
)

	)

4227 
	#FLEXCOMM_PSELID_ID_MASK
 (0xFFFFF000U)

	)

4228 
	#FLEXCOMM_PSELID_ID_SHIFT
 (12U)

	)

4229 
	#FLEXCOMM_PSELID_ID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FLEXCOMM_PSELID_ID_SHIFT
)è& 
FLEXCOMM_PSELID_ID_MASK
)

	)

4232 
	#FLEXCOMM_PID_MšÜ_Rev_MASK
 (0xF00U)

	)

4233 
	#FLEXCOMM_PID_MšÜ_Rev_SHIFT
 (8U)

	)

4234 
	#FLEXCOMM_PID_MšÜ_Rev
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FLEXCOMM_PID_MšÜ_Rev_SHIFT
)è& 
FLEXCOMM_PID_MšÜ_Rev_MASK
)

	)

4235 
	#FLEXCOMM_PID_MajÜ_Rev_MASK
 (0xF000U)

	)

4236 
	#FLEXCOMM_PID_MajÜ_Rev_SHIFT
 (12U)

	)

4237 
	#FLEXCOMM_PID_MajÜ_Rev
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FLEXCOMM_PID_MajÜ_Rev_SHIFT
)è& 
FLEXCOMM_PID_MajÜ_Rev_MASK
)

	)

4238 
	#FLEXCOMM_PID_ID_MASK
 (0xFFFF0000U)

	)

4239 
	#FLEXCOMM_PID_ID_SHIFT
 (16U)

	)

4240 
	#FLEXCOMM_PID_ID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FLEXCOMM_PID_ID_SHIFT
)è& 
FLEXCOMM_PID_ID_MASK
)

	)

4250 
	#FLEXCOMM0_BASE
 (0x40086000u)

	)

4252 
	#FLEXCOMM0
 ((
FLEXCOMM_Ty³
 *)
FLEXCOMM0_BASE
)

	)

4254 
	#FLEXCOMM1_BASE
 (0x40087000u)

	)

4256 
	#FLEXCOMM1
 ((
FLEXCOMM_Ty³
 *)
FLEXCOMM1_BASE
)

	)

4258 
	#FLEXCOMM2_BASE
 (0x40088000u)

	)

4260 
	#FLEXCOMM2
 ((
FLEXCOMM_Ty³
 *)
FLEXCOMM2_BASE
)

	)

4262 
	#FLEXCOMM3_BASE
 (0x40089000u)

	)

4264 
	#FLEXCOMM3
 ((
FLEXCOMM_Ty³
 *)
FLEXCOMM3_BASE
)

	)

4266 
	#FLEXCOMM4_BASE
 (0x4008A000u)

	)

4268 
	#FLEXCOMM4
 ((
FLEXCOMM_Ty³
 *)
FLEXCOMM4_BASE
)

	)

4270 
	#FLEXCOMM5_BASE
 (0x40096000u)

	)

4272 
	#FLEXCOMM5
 ((
FLEXCOMM_Ty³
 *)
FLEXCOMM5_BASE
)

	)

4274 
	#FLEXCOMM6_BASE
 (0x40097000u)

	)

4276 
	#FLEXCOMM6
 ((
FLEXCOMM_Ty³
 *)
FLEXCOMM6_BASE
)

	)

4278 
	#FLEXCOMM7_BASE
 (0x40098000u)

	)

4280 
	#FLEXCOMM7
 ((
FLEXCOMM_Ty³
 *)
FLEXCOMM7_BASE
)

	)

4282 
	#FLEXCOMM8_BASE
 (0x40099000u)

	)

4284 
	#FLEXCOMM8
 ((
FLEXCOMM_Ty³
 *)
FLEXCOMM8_BASE
)

	)

4286 
	#FLEXCOMM9_BASE
 (0x4009A000u)

	)

4288 
	#FLEXCOMM9
 ((
FLEXCOMM_Ty³
 *)
FLEXCOMM9_BASE
)

	)

4290 
	#FLEXCOMM_BASE_ADDRS
 { 
FLEXCOMM0_BASE
, 
FLEXCOMM1_BASE
, 
FLEXCOMM2_BASE
, 
FLEXCOMM3_BASE
, 
FLEXCOMM4_BASE
, 
FLEXCOMM5_BASE
, 
FLEXCOMM6_BASE
, 
FLEXCOMM7_BASE
, 
FLEXCOMM8_BASE
, 
FLEXCOMM9_BASE
 }

	)

4292 
	#FLEXCOMM_BASE_PTRS
 { 
FLEXCOMM0
, 
FLEXCOMM1
, 
FLEXCOMM2
, 
FLEXCOMM3
, 
FLEXCOMM4
, 
FLEXCOMM5
, 
FLEXCOMM6
, 
FLEXCOMM7
, 
FLEXCOMM8
, 
FLEXCOMM9
 }

	)

4294 
	#FLEXCOMM_IRQS
 { 
FLEXCOMM0_IRQn
, 
FLEXCOMM1_IRQn
, 
FLEXCOMM2_IRQn
, 
FLEXCOMM3_IRQn
, 
FLEXCOMM4_IRQn
, 
FLEXCOMM5_IRQn
, 
FLEXCOMM6_IRQn
, 
FLEXCOMM7_IRQn
, 
FLEXCOMM8_IRQn
, 
FLEXCOMM9_IRQn
 }

	)

4312 
__IO
 
ušt32_t
 
	mFCTR
;

4313 
ušt8_t
 
	mRESERVED_0
[12];

4314 
__IO
 
ušt32_t
 
	mFBWST
;

4315 
ušt8_t
 
	mRESERVED_1
[12];

4316 
__IO
 
ušt32_t
 
	mFMSSTART
;

4317 
__IO
 
ušt32_t
 
	mFMSSTOP
;

4318 
ušt8_t
 
	mRESERVED_2
[4];

4319 
__I
 
ušt32_t
 
	mFMSW
[4];

4320 
ušt8_t
 
	mRESERVED_3
[4004];

4321 
__I
 
ušt32_t
 
	mFMSTAT
;

4322 
ušt8_t
 
	mRESERVED_4
[4];

4323 
__O
 
ušt32_t
 
	mFMSTATCLR
;

4324 } 
	tFMC_Ty³
;

4336 
	#FMC_FCTR_FS_RD0_MASK
 (0x8U)

	)

4337 
	#FMC_FCTR_FS_RD0_SHIFT
 (3U)

	)

4338 
	#FMC_FCTR_FS_RD0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FMC_FCTR_FS_RD0_SHIFT
)è& 
FMC_FCTR_FS_RD0_MASK
)

	)

4339 
	#FMC_FCTR_FS_RD1_MASK
 (0x10U)

	)

4340 
	#FMC_FCTR_FS_RD1_SHIFT
 (4U)

	)

4341 
	#FMC_FCTR_FS_RD1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FMC_FCTR_FS_RD1_SHIFT
)è& 
FMC_FCTR_FS_RD1_MASK
)

	)

4344 
	#FMC_FBWST_WAITSTATES_MASK
 (0xFFU)

	)

4345 
	#FMC_FBWST_WAITSTATES_SHIFT
 (0U)

	)

4346 
	#FMC_FBWST_WAITSTATES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FMC_FBWST_WAITSTATES_SHIFT
)è& 
FMC_FBWST_WAITSTATES_MASK
)

	)

4349 
	#FMC_FMSSTART_START_MASK
 (0x1FFFFU)

	)

4350 
	#FMC_FMSSTART_START_SHIFT
 (0U)

	)

4351 
	#FMC_FMSSTART_START
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FMC_FMSSTART_START_SHIFT
)è& 
FMC_FMSSTART_START_MASK
)

	)

4354 
	#FMC_FMSSTOP_STOP_MASK
 (0x1FFFFU)

	)

4355 
	#FMC_FMSSTOP_STOP_SHIFT
 (0U)

	)

4356 
	#FMC_FMSSTOP_STOP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FMC_FMSSTOP_STOP_SHIFT
)è& 
FMC_FMSSTOP_STOP_MASK
)

	)

4357 
	#FMC_FMSSTOP_SIG_START_MASK
 (0x20000U)

	)

4358 
	#FMC_FMSSTOP_SIG_START_SHIFT
 (17U)

	)

4359 
	#FMC_FMSSTOP_SIG_START
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FMC_FMSSTOP_SIG_START_SHIFT
)è& 
FMC_FMSSTOP_SIG_START_MASK
)

	)

4362 
	#FMC_FMSW_SW_MASK
 (0xFFFFFFFFU)

	)

4363 
	#FMC_FMSW_SW_SHIFT
 (0U)

	)

4364 
	#FMC_FMSW_SW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FMC_FMSW_SW_SHIFT
)è& 
FMC_FMSW_SW_MASK
)

	)

4367 
	#FMC_FMSW_COUNT
 (4U)

	)

4370 
	#FMC_FMSTAT_SIG_DONE_MASK
 (0x4U)

	)

4371 
	#FMC_FMSTAT_SIG_DONE_SHIFT
 (2U)

	)

4372 
	#FMC_FMSTAT_SIG_DONE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FMC_FMSTAT_SIG_DONE_SHIFT
)è& 
FMC_FMSTAT_SIG_DONE_MASK
)

	)

4375 
	#FMC_FMSTATCLR_SIG_DONE_CLR_MASK
 (0x4U)

	)

4376 
	#FMC_FMSTATCLR_SIG_DONE_CLR_SHIFT
 (2U)

	)

4377 
	#FMC_FMSTATCLR_SIG_DONE_CLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
FMC_FMSTATCLR_SIG_DONE_CLR_SHIFT
)è& 
FMC_FMSTATCLR_SIG_DONE_CLR_MASK
)

	)

4387 
	#FMC_BASE
 (0x40034000u)

	)

4389 
	#FMC
 ((
FMC_Ty³
 *)
FMC_BASE
)

	)

4391 
	#FMC_BASE_ADDRS
 { 
FMC_BASE
 }

	)

4393 
	#FMC_BASE_PTRS
 { 
FMC
 }

	)

4411 
__IO
 
ušt32_t
 
	mCTRL
;

4412 
ušt8_t
 
	mRESERVED_0
[28];

4413 
__IO
 
ušt32_t
 
	mPORT_POL
[2];

4414 
ušt8_t
 
	mRESERVED_1
[24];

4415 
__IO
 
ušt32_t
 
	mPORT_ENA
[2];

4416 } 
	tGINT_Ty³
;

4428 
	#GINT_CTRL_INT_MASK
 (0x1U)

	)

4429 
	#GINT_CTRL_INT_SHIFT
 (0U)

	)

4430 
	#GINT_CTRL_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GINT_CTRL_INT_SHIFT
)è& 
GINT_CTRL_INT_MASK
)

	)

4431 
	#GINT_CTRL_COMB_MASK
 (0x2U)

	)

4432 
	#GINT_CTRL_COMB_SHIFT
 (1U)

	)

4433 
	#GINT_CTRL_COMB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GINT_CTRL_COMB_SHIFT
)è& 
GINT_CTRL_COMB_MASK
)

	)

4434 
	#GINT_CTRL_TRIG_MASK
 (0x4U)

	)

4435 
	#GINT_CTRL_TRIG_SHIFT
 (2U)

	)

4436 
	#GINT_CTRL_TRIG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GINT_CTRL_TRIG_SHIFT
)è& 
GINT_CTRL_TRIG_MASK
)

	)

4439 
	#GINT_PORT_POL_POL_MASK
 (0xFFFFFFFFU)

	)

4440 
	#GINT_PORT_POL_POL_SHIFT
 (0U)

	)

4441 
	#GINT_PORT_POL_POL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GINT_PORT_POL_POL_SHIFT
)è& 
GINT_PORT_POL_POL_MASK
)

	)

4444 
	#GINT_PORT_POL_COUNT
 (2U)

	)

4447 
	#GINT_PORT_ENA_ENA_MASK
 (0xFFFFFFFFU)

	)

4448 
	#GINT_PORT_ENA_ENA_SHIFT
 (0U)

	)

4449 
	#GINT_PORT_ENA_ENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GINT_PORT_ENA_ENA_SHIFT
)è& 
GINT_PORT_ENA_ENA_MASK
)

	)

4452 
	#GINT_PORT_ENA_COUNT
 (2U)

	)

4462 
	#GINT0_BASE
 (0x40002000u)

	)

4464 
	#GINT0
 ((
GINT_Ty³
 *)
GINT0_BASE
)

	)

4466 
	#GINT1_BASE
 (0x40003000u)

	)

4468 
	#GINT1
 ((
GINT_Ty³
 *)
GINT1_BASE
)

	)

4470 
	#GINT_BASE_ADDRS
 { 
GINT0_BASE
, 
GINT1_BASE
 }

	)

4472 
	#GINT_BASE_PTRS
 { 
GINT0
, 
GINT1
 }

	)

4474 
	#GINT_IRQS
 { 
GINT0_IRQn
, 
GINT1_IRQn
 }

	)

4492 
__IO
 
ušt8_t
 
	mB
[6][32];

4493 
ušt8_t
 
	mRESERVED_0
[3904];

4494 
__IO
 
ušt32_t
 
	mW
[6][32];

4495 
ušt8_t
 
	mRESERVED_1
[3328];

4496 
__IO
 
ušt32_t
 
	mDIR
[6];

4497 
ušt8_t
 
	mRESERVED_2
[104];

4498 
__IO
 
ušt32_t
 
	mMASK
[6];

4499 
ušt8_t
 
	mRESERVED_3
[104];

4500 
__IO
 
ušt32_t
 
	mPIN
[6];

4501 
ušt8_t
 
	mRESERVED_4
[104];

4502 
__IO
 
ušt32_t
 
	mMPIN
[6];

4503 
ušt8_t
 
	mRESERVED_5
[104];

4504 
__IO
 
ušt32_t
 
	mSET
[6];

4505 
ušt8_t
 
	mRESERVED_6
[104];

4506 
__O
 
ušt32_t
 
	mCLR
[6];

4507 
ušt8_t
 
	mRESERVED_7
[104];

4508 
__O
 
ušt32_t
 
	mNOT
[6];

4509 
ušt8_t
 
	mRESERVED_8
[104];

4510 
__O
 
ušt32_t
 
	mDIRSET
[6];

4511 
ušt8_t
 
	mRESERVED_9
[104];

4512 
__O
 
ušt32_t
 
	mDIRCLR
[6];

4513 
ušt8_t
 
	mRESERVED_10
[104];

4514 
__O
 
ušt32_t
 
	mDIRNOT
[6];

4515 } 
	tGPIO_Ty³
;

4527 
	#GPIO_B_PBYTE_MASK
 (0x1U)

	)

4528 
	#GPIO_B_PBYTE_SHIFT
 (0U)

	)

4529 
	#GPIO_B_PBYTE
(
x
è(((
ušt8_t
)(((ušt8_t)(x)è<< 
GPIO_B_PBYTE_SHIFT
)è& 
GPIO_B_PBYTE_MASK
)

	)

4532 
	#GPIO_B_COUNT
 (6U)

	)

4535 
	#GPIO_B_COUNT2
 (32U)

	)

4538 
	#GPIO_W_PWORD_MASK
 (0xFFFFFFFFU)

	)

4539 
	#GPIO_W_PWORD_SHIFT
 (0U)

	)

4540 
	#GPIO_W_PWORD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GPIO_W_PWORD_SHIFT
)è& 
GPIO_W_PWORD_MASK
)

	)

4543 
	#GPIO_W_COUNT
 (6U)

	)

4546 
	#GPIO_W_COUNT2
 (32U)

	)

4549 
	#GPIO_DIR_DIRP_MASK
 (0xFFFFFFFFU)

	)

4550 
	#GPIO_DIR_DIRP_SHIFT
 (0U)

	)

4551 
	#GPIO_DIR_DIRP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GPIO_DIR_DIRP_SHIFT
)è& 
GPIO_DIR_DIRP_MASK
)

	)

4554 
	#GPIO_DIR_COUNT
 (6U)

	)

4557 
	#GPIO_MASK_MASKP_MASK
 (0xFFFFFFFFU)

	)

4558 
	#GPIO_MASK_MASKP_SHIFT
 (0U)

	)

4559 
	#GPIO_MASK_MASKP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GPIO_MASK_MASKP_SHIFT
)è& 
GPIO_MASK_MASKP_MASK
)

	)

4562 
	#GPIO_MASK_COUNT
 (6U)

	)

4565 
	#GPIO_PIN_PORT_MASK
 (0xFFFFFFFFU)

	)

4566 
	#GPIO_PIN_PORT_SHIFT
 (0U)

	)

4567 
	#GPIO_PIN_PORT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GPIO_PIN_PORT_SHIFT
)è& 
GPIO_PIN_PORT_MASK
)

	)

4570 
	#GPIO_PIN_COUNT
 (6U)

	)

4573 
	#GPIO_MPIN_MPORTP_MASK
 (0xFFFFFFFFU)

	)

4574 
	#GPIO_MPIN_MPORTP_SHIFT
 (0U)

	)

4575 
	#GPIO_MPIN_MPORTP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GPIO_MPIN_MPORTP_SHIFT
)è& 
GPIO_MPIN_MPORTP_MASK
)

	)

4578 
	#GPIO_MPIN_COUNT
 (6U)

	)

4581 
	#GPIO_SET_SETP_MASK
 (0xFFFFFFFFU)

	)

4582 
	#GPIO_SET_SETP_SHIFT
 (0U)

	)

4583 
	#GPIO_SET_SETP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GPIO_SET_SETP_SHIFT
)è& 
GPIO_SET_SETP_MASK
)

	)

4586 
	#GPIO_SET_COUNT
 (6U)

	)

4589 
	#GPIO_CLR_CLRP_MASK
 (0xFFFFFFFFU)

	)

4590 
	#GPIO_CLR_CLRP_SHIFT
 (0U)

	)

4591 
	#GPIO_CLR_CLRP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GPIO_CLR_CLRP_SHIFT
)è& 
GPIO_CLR_CLRP_MASK
)

	)

4594 
	#GPIO_CLR_COUNT
 (6U)

	)

4597 
	#GPIO_NOT_NOTP_MASK
 (0xFFFFFFFFU)

	)

4598 
	#GPIO_NOT_NOTP_SHIFT
 (0U)

	)

4599 
	#GPIO_NOT_NOTP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GPIO_NOT_NOTP_SHIFT
)è& 
GPIO_NOT_NOTP_MASK
)

	)

4602 
	#GPIO_NOT_COUNT
 (6U)

	)

4605 
	#GPIO_DIRSET_DIRSETP_MASK
 (0x1FFFFFFFU)

	)

4606 
	#GPIO_DIRSET_DIRSETP_SHIFT
 (0U)

	)

4607 
	#GPIO_DIRSET_DIRSETP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GPIO_DIRSET_DIRSETP_SHIFT
)è& 
GPIO_DIRSET_DIRSETP_MASK
)

	)

4610 
	#GPIO_DIRSET_COUNT
 (6U)

	)

4613 
	#GPIO_DIRCLR_DIRCLRP_MASK
 (0x1FFFFFFFU)

	)

4614 
	#GPIO_DIRCLR_DIRCLRP_SHIFT
 (0U)

	)

4615 
	#GPIO_DIRCLR_DIRCLRP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GPIO_DIRCLR_DIRCLRP_SHIFT
)è& 
GPIO_DIRCLR_DIRCLRP_MASK
)

	)

4618 
	#GPIO_DIRCLR_COUNT
 (6U)

	)

4621 
	#GPIO_DIRNOT_DIRNOTP_MASK
 (0x1FFFFFFFU)

	)

4622 
	#GPIO_DIRNOT_DIRNOTP_SHIFT
 (0U)

	)

4623 
	#GPIO_DIRNOT_DIRNOTP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
GPIO_DIRNOT_DIRNOTP_SHIFT
)è& 
GPIO_DIRNOT_DIRNOTP_MASK
)

	)

4626 
	#GPIO_DIRNOT_COUNT
 (6U)

	)

4636 
	#GPIO_BASE
 (0x4008C000u)

	)

4638 
	#GPIO
 ((
GPIO_Ty³
 *)
GPIO_BASE
)

	)

4640 
	#GPIO_BASE_ADDRS
 { 
GPIO_BASE
 }

	)

4642 
	#GPIO_BASE_PTRS
 { 
GPIO
 }

	)

4660 
ušt8_t
 
	mRESERVED_0
[2048];

4661 
__IO
 
ušt32_t
 
	mCFG
;

4662 
__IO
 
ušt32_t
 
	mSTAT
;

4663 
__IO
 
ušt32_t
 
	mINTENSET
;

4664 
__O
 
ušt32_t
 
	mINTENCLR
;

4665 
__IO
 
ušt32_t
 
	mTIMEOUT
;

4666 
__IO
 
ušt32_t
 
	mCLKDIV
;

4667 
__I
 
ušt32_t
 
	mINTSTAT
;

4668 
ušt8_t
 
	mRESERVED_1
[4];

4669 
__IO
 
ušt32_t
 
	mMSTCTL
;

4670 
__IO
 
ušt32_t
 
	mMSTTIME
;

4671 
__IO
 
ušt32_t
 
	mMSTDAT
;

4672 
ušt8_t
 
	mRESERVED_2
[20];

4673 
__IO
 
ušt32_t
 
	mSLVCTL
;

4674 
__IO
 
ušt32_t
 
	mSLVDAT
;

4675 
__IO
 
ušt32_t
 
	mSLVADR
[4];

4676 
__IO
 
ušt32_t
 
	mSLVQUAL0
;

4677 
ušt8_t
 
	mRESERVED_3
[36];

4678 
__I
 
ušt32_t
 
	mMONRXDAT
;

4679 
ušt8_t
 
	mRESERVED_4
[1912];

4680 
__I
 
ušt32_t
 
	mID
;

4681 } 
	tI2C_Ty³
;

4693 
	#I2C_CFG_MSTEN_MASK
 (0x1U)

	)

4694 
	#I2C_CFG_MSTEN_SHIFT
 (0U)

	)

4695 
	#I2C_CFG_MSTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_CFG_MSTEN_SHIFT
)è& 
I2C_CFG_MSTEN_MASK
)

	)

4696 
	#I2C_CFG_SLVEN_MASK
 (0x2U)

	)

4697 
	#I2C_CFG_SLVEN_SHIFT
 (1U)

	)

4698 
	#I2C_CFG_SLVEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_CFG_SLVEN_SHIFT
)è& 
I2C_CFG_SLVEN_MASK
)

	)

4699 
	#I2C_CFG_MONEN_MASK
 (0x4U)

	)

4700 
	#I2C_CFG_MONEN_SHIFT
 (2U)

	)

4701 
	#I2C_CFG_MONEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_CFG_MONEN_SHIFT
)è& 
I2C_CFG_MONEN_MASK
)

	)

4702 
	#I2C_CFG_TIMEOUTEN_MASK
 (0x8U)

	)

4703 
	#I2C_CFG_TIMEOUTEN_SHIFT
 (3U)

	)

4704 
	#I2C_CFG_TIMEOUTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_CFG_TIMEOUTEN_SHIFT
)è& 
I2C_CFG_TIMEOUTEN_MASK
)

	)

4705 
	#I2C_CFG_MONCLKSTR_MASK
 (0x10U)

	)

4706 
	#I2C_CFG_MONCLKSTR_SHIFT
 (4U)

	)

4707 
	#I2C_CFG_MONCLKSTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_CFG_MONCLKSTR_SHIFT
)è& 
I2C_CFG_MONCLKSTR_MASK
)

	)

4708 
	#I2C_CFG_HSCAPABLE_MASK
 (0x20U)

	)

4709 
	#I2C_CFG_HSCAPABLE_SHIFT
 (5U)

	)

4710 
	#I2C_CFG_HSCAPABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_CFG_HSCAPABLE_SHIFT
)è& 
I2C_CFG_HSCAPABLE_MASK
)

	)

4713 
	#I2C_STAT_MSTPENDING_MASK
 (0x1U)

	)

4714 
	#I2C_STAT_MSTPENDING_SHIFT
 (0U)

	)

4715 
	#I2C_STAT_MSTPENDING
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_MSTPENDING_SHIFT
)è& 
I2C_STAT_MSTPENDING_MASK
)

	)

4716 
	#I2C_STAT_MSTSTATE_MASK
 (0xEU)

	)

4717 
	#I2C_STAT_MSTSTATE_SHIFT
 (1U)

	)

4718 
	#I2C_STAT_MSTSTATE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_MSTSTATE_SHIFT
)è& 
I2C_STAT_MSTSTATE_MASK
)

	)

4719 
	#I2C_STAT_MSTARBLOSS_MASK
 (0x10U)

	)

4720 
	#I2C_STAT_MSTARBLOSS_SHIFT
 (4U)

	)

4721 
	#I2C_STAT_MSTARBLOSS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_MSTARBLOSS_SHIFT
)è& 
I2C_STAT_MSTARBLOSS_MASK
)

	)

4722 
	#I2C_STAT_MSTSTSTPERR_MASK
 (0x40U)

	)

4723 
	#I2C_STAT_MSTSTSTPERR_SHIFT
 (6U)

	)

4724 
	#I2C_STAT_MSTSTSTPERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_MSTSTSTPERR_SHIFT
)è& 
I2C_STAT_MSTSTSTPERR_MASK
)

	)

4725 
	#I2C_STAT_SLVPENDING_MASK
 (0x100U)

	)

4726 
	#I2C_STAT_SLVPENDING_SHIFT
 (8U)

	)

4727 
	#I2C_STAT_SLVPENDING
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_SLVPENDING_SHIFT
)è& 
I2C_STAT_SLVPENDING_MASK
)

	)

4728 
	#I2C_STAT_SLVSTATE_MASK
 (0x600U)

	)

4729 
	#I2C_STAT_SLVSTATE_SHIFT
 (9U)

	)

4730 
	#I2C_STAT_SLVSTATE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_SLVSTATE_SHIFT
)è& 
I2C_STAT_SLVSTATE_MASK
)

	)

4731 
	#I2C_STAT_SLVNOTSTR_MASK
 (0x800U)

	)

4732 
	#I2C_STAT_SLVNOTSTR_SHIFT
 (11U)

	)

4733 
	#I2C_STAT_SLVNOTSTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_SLVNOTSTR_SHIFT
)è& 
I2C_STAT_SLVNOTSTR_MASK
)

	)

4734 
	#I2C_STAT_SLVIDX_MASK
 (0x3000U)

	)

4735 
	#I2C_STAT_SLVIDX_SHIFT
 (12U)

	)

4736 
	#I2C_STAT_SLVIDX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_SLVIDX_SHIFT
)è& 
I2C_STAT_SLVIDX_MASK
)

	)

4737 
	#I2C_STAT_SLVSEL_MASK
 (0x4000U)

	)

4738 
	#I2C_STAT_SLVSEL_SHIFT
 (14U)

	)

4739 
	#I2C_STAT_SLVSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_SLVSEL_SHIFT
)è& 
I2C_STAT_SLVSEL_MASK
)

	)

4740 
	#I2C_STAT_SLVDESEL_MASK
 (0x8000U)

	)

4741 
	#I2C_STAT_SLVDESEL_SHIFT
 (15U)

	)

4742 
	#I2C_STAT_SLVDESEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_SLVDESEL_SHIFT
)è& 
I2C_STAT_SLVDESEL_MASK
)

	)

4743 
	#I2C_STAT_MONRDY_MASK
 (0x10000U)

	)

4744 
	#I2C_STAT_MONRDY_SHIFT
 (16U)

	)

4745 
	#I2C_STAT_MONRDY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_MONRDY_SHIFT
)è& 
I2C_STAT_MONRDY_MASK
)

	)

4746 
	#I2C_STAT_MONOV_MASK
 (0x20000U)

	)

4747 
	#I2C_STAT_MONOV_SHIFT
 (17U)

	)

4748 
	#I2C_STAT_MONOV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_MONOV_SHIFT
)è& 
I2C_STAT_MONOV_MASK
)

	)

4749 
	#I2C_STAT_MONACTIVE_MASK
 (0x40000U)

	)

4750 
	#I2C_STAT_MONACTIVE_SHIFT
 (18U)

	)

4751 
	#I2C_STAT_MONACTIVE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_MONACTIVE_SHIFT
)è& 
I2C_STAT_MONACTIVE_MASK
)

	)

4752 
	#I2C_STAT_MONIDLE_MASK
 (0x80000U)

	)

4753 
	#I2C_STAT_MONIDLE_SHIFT
 (19U)

	)

4754 
	#I2C_STAT_MONIDLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_MONIDLE_SHIFT
)è& 
I2C_STAT_MONIDLE_MASK
)

	)

4755 
	#I2C_STAT_EVENTTIMEOUT_MASK
 (0x1000000U)

	)

4756 
	#I2C_STAT_EVENTTIMEOUT_SHIFT
 (24U)

	)

4757 
	#I2C_STAT_EVENTTIMEOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_EVENTTIMEOUT_SHIFT
)è& 
I2C_STAT_EVENTTIMEOUT_MASK
)

	)

4758 
	#I2C_STAT_SCLTIMEOUT_MASK
 (0x2000000U)

	)

4759 
	#I2C_STAT_SCLTIMEOUT_SHIFT
 (25U)

	)

4760 
	#I2C_STAT_SCLTIMEOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_STAT_SCLTIMEOUT_SHIFT
)è& 
I2C_STAT_SCLTIMEOUT_MASK
)

	)

4763 
	#I2C_INTENSET_MSTPENDINGEN_MASK
 (0x1U)

	)

4764 
	#I2C_INTENSET_MSTPENDINGEN_SHIFT
 (0U)

	)

4765 
	#I2C_INTENSET_MSTPENDINGEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENSET_MSTPENDINGEN_SHIFT
)è& 
I2C_INTENSET_MSTPENDINGEN_MASK
)

	)

4766 
	#I2C_INTENSET_MSTARBLOSSEN_MASK
 (0x10U)

	)

4767 
	#I2C_INTENSET_MSTARBLOSSEN_SHIFT
 (4U)

	)

4768 
	#I2C_INTENSET_MSTARBLOSSEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENSET_MSTARBLOSSEN_SHIFT
)è& 
I2C_INTENSET_MSTARBLOSSEN_MASK
)

	)

4769 
	#I2C_INTENSET_MSTSTSTPERREN_MASK
 (0x40U)

	)

4770 
	#I2C_INTENSET_MSTSTSTPERREN_SHIFT
 (6U)

	)

4771 
	#I2C_INTENSET_MSTSTSTPERREN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENSET_MSTSTSTPERREN_SHIFT
)è& 
I2C_INTENSET_MSTSTSTPERREN_MASK
)

	)

4772 
	#I2C_INTENSET_SLVPENDINGEN_MASK
 (0x100U)

	)

4773 
	#I2C_INTENSET_SLVPENDINGEN_SHIFT
 (8U)

	)

4774 
	#I2C_INTENSET_SLVPENDINGEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENSET_SLVPENDINGEN_SHIFT
)è& 
I2C_INTENSET_SLVPENDINGEN_MASK
)

	)

4775 
	#I2C_INTENSET_SLVNOTSTREN_MASK
 (0x800U)

	)

4776 
	#I2C_INTENSET_SLVNOTSTREN_SHIFT
 (11U)

	)

4777 
	#I2C_INTENSET_SLVNOTSTREN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENSET_SLVNOTSTREN_SHIFT
)è& 
I2C_INTENSET_SLVNOTSTREN_MASK
)

	)

4778 
	#I2C_INTENSET_SLVDESELEN_MASK
 (0x8000U)

	)

4779 
	#I2C_INTENSET_SLVDESELEN_SHIFT
 (15U)

	)

4780 
	#I2C_INTENSET_SLVDESELEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENSET_SLVDESELEN_SHIFT
)è& 
I2C_INTENSET_SLVDESELEN_MASK
)

	)

4781 
	#I2C_INTENSET_MONRDYEN_MASK
 (0x10000U)

	)

4782 
	#I2C_INTENSET_MONRDYEN_SHIFT
 (16U)

	)

4783 
	#I2C_INTENSET_MONRDYEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENSET_MONRDYEN_SHIFT
)è& 
I2C_INTENSET_MONRDYEN_MASK
)

	)

4784 
	#I2C_INTENSET_MONOVEN_MASK
 (0x20000U)

	)

4785 
	#I2C_INTENSET_MONOVEN_SHIFT
 (17U)

	)

4786 
	#I2C_INTENSET_MONOVEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENSET_MONOVEN_SHIFT
)è& 
I2C_INTENSET_MONOVEN_MASK
)

	)

4787 
	#I2C_INTENSET_MONIDLEEN_MASK
 (0x80000U)

	)

4788 
	#I2C_INTENSET_MONIDLEEN_SHIFT
 (19U)

	)

4789 
	#I2C_INTENSET_MONIDLEEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENSET_MONIDLEEN_SHIFT
)è& 
I2C_INTENSET_MONIDLEEN_MASK
)

	)

4790 
	#I2C_INTENSET_EVENTTIMEOUTEN_MASK
 (0x1000000U)

	)

4791 
	#I2C_INTENSET_EVENTTIMEOUTEN_SHIFT
 (24U)

	)

4792 
	#I2C_INTENSET_EVENTTIMEOUTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENSET_EVENTTIMEOUTEN_SHIFT
)è& 
I2C_INTENSET_EVENTTIMEOUTEN_MASK
)

	)

4793 
	#I2C_INTENSET_SCLTIMEOUTEN_MASK
 (0x2000000U)

	)

4794 
	#I2C_INTENSET_SCLTIMEOUTEN_SHIFT
 (25U)

	)

4795 
	#I2C_INTENSET_SCLTIMEOUTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENSET_SCLTIMEOUTEN_SHIFT
)è& 
I2C_INTENSET_SCLTIMEOUTEN_MASK
)

	)

4798 
	#I2C_INTENCLR_MSTPENDINGCLR_MASK
 (0x1U)

	)

4799 
	#I2C_INTENCLR_MSTPENDINGCLR_SHIFT
 (0U)

	)

4800 
	#I2C_INTENCLR_MSTPENDINGCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENCLR_MSTPENDINGCLR_SHIFT
)è& 
I2C_INTENCLR_MSTPENDINGCLR_MASK
)

	)

4801 
	#I2C_INTENCLR_MSTARBLOSSCLR_MASK
 (0x10U)

	)

4802 
	#I2C_INTENCLR_MSTARBLOSSCLR_SHIFT
 (4U)

	)

4803 
	#I2C_INTENCLR_MSTARBLOSSCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENCLR_MSTARBLOSSCLR_SHIFT
)è& 
I2C_INTENCLR_MSTARBLOSSCLR_MASK
)

	)

4804 
	#I2C_INTENCLR_MSTSTSTPERRCLR_MASK
 (0x40U)

	)

4805 
	#I2C_INTENCLR_MSTSTSTPERRCLR_SHIFT
 (6U)

	)

4806 
	#I2C_INTENCLR_MSTSTSTPERRCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENCLR_MSTSTSTPERRCLR_SHIFT
)è& 
I2C_INTENCLR_MSTSTSTPERRCLR_MASK
)

	)

4807 
	#I2C_INTENCLR_SLVPENDINGCLR_MASK
 (0x100U)

	)

4808 
	#I2C_INTENCLR_SLVPENDINGCLR_SHIFT
 (8U)

	)

4809 
	#I2C_INTENCLR_SLVPENDINGCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENCLR_SLVPENDINGCLR_SHIFT
)è& 
I2C_INTENCLR_SLVPENDINGCLR_MASK
)

	)

4810 
	#I2C_INTENCLR_SLVNOTSTRCLR_MASK
 (0x800U)

	)

4811 
	#I2C_INTENCLR_SLVNOTSTRCLR_SHIFT
 (11U)

	)

4812 
	#I2C_INTENCLR_SLVNOTSTRCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENCLR_SLVNOTSTRCLR_SHIFT
)è& 
I2C_INTENCLR_SLVNOTSTRCLR_MASK
)

	)

4813 
	#I2C_INTENCLR_SLVDESELCLR_MASK
 (0x8000U)

	)

4814 
	#I2C_INTENCLR_SLVDESELCLR_SHIFT
 (15U)

	)

4815 
	#I2C_INTENCLR_SLVDESELCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENCLR_SLVDESELCLR_SHIFT
)è& 
I2C_INTENCLR_SLVDESELCLR_MASK
)

	)

4816 
	#I2C_INTENCLR_MONRDYCLR_MASK
 (0x10000U)

	)

4817 
	#I2C_INTENCLR_MONRDYCLR_SHIFT
 (16U)

	)

4818 
	#I2C_INTENCLR_MONRDYCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENCLR_MONRDYCLR_SHIFT
)è& 
I2C_INTENCLR_MONRDYCLR_MASK
)

	)

4819 
	#I2C_INTENCLR_MONOVCLR_MASK
 (0x20000U)

	)

4820 
	#I2C_INTENCLR_MONOVCLR_SHIFT
 (17U)

	)

4821 
	#I2C_INTENCLR_MONOVCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENCLR_MONOVCLR_SHIFT
)è& 
I2C_INTENCLR_MONOVCLR_MASK
)

	)

4822 
	#I2C_INTENCLR_MONIDLECLR_MASK
 (0x80000U)

	)

4823 
	#I2C_INTENCLR_MONIDLECLR_SHIFT
 (19U)

	)

4824 
	#I2C_INTENCLR_MONIDLECLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENCLR_MONIDLECLR_SHIFT
)è& 
I2C_INTENCLR_MONIDLECLR_MASK
)

	)

4825 
	#I2C_INTENCLR_EVENTTIMEOUTCLR_MASK
 (0x1000000U)

	)

4826 
	#I2C_INTENCLR_EVENTTIMEOUTCLR_SHIFT
 (24U)

	)

4827 
	#I2C_INTENCLR_EVENTTIMEOUTCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENCLR_EVENTTIMEOUTCLR_SHIFT
)è& 
I2C_INTENCLR_EVENTTIMEOUTCLR_MASK
)

	)

4828 
	#I2C_INTENCLR_SCLTIMEOUTCLR_MASK
 (0x2000000U)

	)

4829 
	#I2C_INTENCLR_SCLTIMEOUTCLR_SHIFT
 (25U)

	)

4830 
	#I2C_INTENCLR_SCLTIMEOUTCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTENCLR_SCLTIMEOUTCLR_SHIFT
)è& 
I2C_INTENCLR_SCLTIMEOUTCLR_MASK
)

	)

4833 
	#I2C_TIMEOUT_TOMIN_MASK
 (0xFU)

	)

4834 
	#I2C_TIMEOUT_TOMIN_SHIFT
 (0U)

	)

4835 
	#I2C_TIMEOUT_TOMIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_TIMEOUT_TOMIN_SHIFT
)è& 
I2C_TIMEOUT_TOMIN_MASK
)

	)

4836 
	#I2C_TIMEOUT_TO_MASK
 (0xFFF0U)

	)

4837 
	#I2C_TIMEOUT_TO_SHIFT
 (4U)

	)

4838 
	#I2C_TIMEOUT_TO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_TIMEOUT_TO_SHIFT
)è& 
I2C_TIMEOUT_TO_MASK
)

	)

4841 
	#I2C_CLKDIV_DIVVAL_MASK
 (0xFFFFU)

	)

4842 
	#I2C_CLKDIV_DIVVAL_SHIFT
 (0U)

	)

4843 
	#I2C_CLKDIV_DIVVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_CLKDIV_DIVVAL_SHIFT
)è& 
I2C_CLKDIV_DIVVAL_MASK
)

	)

4846 
	#I2C_INTSTAT_MSTPENDING_MASK
 (0x1U)

	)

4847 
	#I2C_INTSTAT_MSTPENDING_SHIFT
 (0U)

	)

4848 
	#I2C_INTSTAT_MSTPENDING
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTSTAT_MSTPENDING_SHIFT
)è& 
I2C_INTSTAT_MSTPENDING_MASK
)

	)

4849 
	#I2C_INTSTAT_MSTARBLOSS_MASK
 (0x10U)

	)

4850 
	#I2C_INTSTAT_MSTARBLOSS_SHIFT
 (4U)

	)

4851 
	#I2C_INTSTAT_MSTARBLOSS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTSTAT_MSTARBLOSS_SHIFT
)è& 
I2C_INTSTAT_MSTARBLOSS_MASK
)

	)

4852 
	#I2C_INTSTAT_MSTSTSTPERR_MASK
 (0x40U)

	)

4853 
	#I2C_INTSTAT_MSTSTSTPERR_SHIFT
 (6U)

	)

4854 
	#I2C_INTSTAT_MSTSTSTPERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTSTAT_MSTSTSTPERR_SHIFT
)è& 
I2C_INTSTAT_MSTSTSTPERR_MASK
)

	)

4855 
	#I2C_INTSTAT_SLVPENDING_MASK
 (0x100U)

	)

4856 
	#I2C_INTSTAT_SLVPENDING_SHIFT
 (8U)

	)

4857 
	#I2C_INTSTAT_SLVPENDING
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTSTAT_SLVPENDING_SHIFT
)è& 
I2C_INTSTAT_SLVPENDING_MASK
)

	)

4858 
	#I2C_INTSTAT_SLVNOTSTR_MASK
 (0x800U)

	)

4859 
	#I2C_INTSTAT_SLVNOTSTR_SHIFT
 (11U)

	)

4860 
	#I2C_INTSTAT_SLVNOTSTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTSTAT_SLVNOTSTR_SHIFT
)è& 
I2C_INTSTAT_SLVNOTSTR_MASK
)

	)

4861 
	#I2C_INTSTAT_SLVDESEL_MASK
 (0x8000U)

	)

4862 
	#I2C_INTSTAT_SLVDESEL_SHIFT
 (15U)

	)

4863 
	#I2C_INTSTAT_SLVDESEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTSTAT_SLVDESEL_SHIFT
)è& 
I2C_INTSTAT_SLVDESEL_MASK
)

	)

4864 
	#I2C_INTSTAT_MONRDY_MASK
 (0x10000U)

	)

4865 
	#I2C_INTSTAT_MONRDY_SHIFT
 (16U)

	)

4866 
	#I2C_INTSTAT_MONRDY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTSTAT_MONRDY_SHIFT
)è& 
I2C_INTSTAT_MONRDY_MASK
)

	)

4867 
	#I2C_INTSTAT_MONOV_MASK
 (0x20000U)

	)

4868 
	#I2C_INTSTAT_MONOV_SHIFT
 (17U)

	)

4869 
	#I2C_INTSTAT_MONOV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTSTAT_MONOV_SHIFT
)è& 
I2C_INTSTAT_MONOV_MASK
)

	)

4870 
	#I2C_INTSTAT_MONIDLE_MASK
 (0x80000U)

	)

4871 
	#I2C_INTSTAT_MONIDLE_SHIFT
 (19U)

	)

4872 
	#I2C_INTSTAT_MONIDLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTSTAT_MONIDLE_SHIFT
)è& 
I2C_INTSTAT_MONIDLE_MASK
)

	)

4873 
	#I2C_INTSTAT_EVENTTIMEOUT_MASK
 (0x1000000U)

	)

4874 
	#I2C_INTSTAT_EVENTTIMEOUT_SHIFT
 (24U)

	)

4875 
	#I2C_INTSTAT_EVENTTIMEOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTSTAT_EVENTTIMEOUT_SHIFT
)è& 
I2C_INTSTAT_EVENTTIMEOUT_MASK
)

	)

4876 
	#I2C_INTSTAT_SCLTIMEOUT_MASK
 (0x2000000U)

	)

4877 
	#I2C_INTSTAT_SCLTIMEOUT_SHIFT
 (25U)

	)

4878 
	#I2C_INTSTAT_SCLTIMEOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_INTSTAT_SCLTIMEOUT_SHIFT
)è& 
I2C_INTSTAT_SCLTIMEOUT_MASK
)

	)

4881 
	#I2C_MSTCTL_MSTCONTINUE_MASK
 (0x1U)

	)

4882 
	#I2C_MSTCTL_MSTCONTINUE_SHIFT
 (0U)

	)

4883 
	#I2C_MSTCTL_MSTCONTINUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_MSTCTL_MSTCONTINUE_SHIFT
)è& 
I2C_MSTCTL_MSTCONTINUE_MASK
)

	)

4884 
	#I2C_MSTCTL_MSTSTART_MASK
 (0x2U)

	)

4885 
	#I2C_MSTCTL_MSTSTART_SHIFT
 (1U)

	)

4886 
	#I2C_MSTCTL_MSTSTART
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_MSTCTL_MSTSTART_SHIFT
)è& 
I2C_MSTCTL_MSTSTART_MASK
)

	)

4887 
	#I2C_MSTCTL_MSTSTOP_MASK
 (0x4U)

	)

4888 
	#I2C_MSTCTL_MSTSTOP_SHIFT
 (2U)

	)

4889 
	#I2C_MSTCTL_MSTSTOP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_MSTCTL_MSTSTOP_SHIFT
)è& 
I2C_MSTCTL_MSTSTOP_MASK
)

	)

4890 
	#I2C_MSTCTL_MSTDMA_MASK
 (0x8U)

	)

4891 
	#I2C_MSTCTL_MSTDMA_SHIFT
 (3U)

	)

4892 
	#I2C_MSTCTL_MSTDMA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_MSTCTL_MSTDMA_SHIFT
)è& 
I2C_MSTCTL_MSTDMA_MASK
)

	)

4895 
	#I2C_MSTTIME_MSTSCLLOW_MASK
 (0x7U)

	)

4896 
	#I2C_MSTTIME_MSTSCLLOW_SHIFT
 (0U)

	)

4897 
	#I2C_MSTTIME_MSTSCLLOW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_MSTTIME_MSTSCLLOW_SHIFT
)è& 
I2C_MSTTIME_MSTSCLLOW_MASK
)

	)

4898 
	#I2C_MSTTIME_MSTSCLHIGH_MASK
 (0x70U)

	)

4899 
	#I2C_MSTTIME_MSTSCLHIGH_SHIFT
 (4U)

	)

4900 
	#I2C_MSTTIME_MSTSCLHIGH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_MSTTIME_MSTSCLHIGH_SHIFT
)è& 
I2C_MSTTIME_MSTSCLHIGH_MASK
)

	)

4903 
	#I2C_MSTDAT_DATA_MASK
 (0xFFU)

	)

4904 
	#I2C_MSTDAT_DATA_SHIFT
 (0U)

	)

4905 
	#I2C_MSTDAT_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_MSTDAT_DATA_SHIFT
)è& 
I2C_MSTDAT_DATA_MASK
)

	)

4908 
	#I2C_SLVCTL_SLVCONTINUE_MASK
 (0x1U)

	)

4909 
	#I2C_SLVCTL_SLVCONTINUE_SHIFT
 (0U)

	)

4910 
	#I2C_SLVCTL_SLVCONTINUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_SLVCTL_SLVCONTINUE_SHIFT
)è& 
I2C_SLVCTL_SLVCONTINUE_MASK
)

	)

4911 
	#I2C_SLVCTL_SLVNACK_MASK
 (0x2U)

	)

4912 
	#I2C_SLVCTL_SLVNACK_SHIFT
 (1U)

	)

4913 
	#I2C_SLVCTL_SLVNACK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_SLVCTL_SLVNACK_SHIFT
)è& 
I2C_SLVCTL_SLVNACK_MASK
)

	)

4914 
	#I2C_SLVCTL_SLVDMA_MASK
 (0x8U)

	)

4915 
	#I2C_SLVCTL_SLVDMA_SHIFT
 (3U)

	)

4916 
	#I2C_SLVCTL_SLVDMA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_SLVCTL_SLVDMA_SHIFT
)è& 
I2C_SLVCTL_SLVDMA_MASK
)

	)

4917 
	#I2C_SLVCTL_AUTOACK_MASK
 (0x100U)

	)

4918 
	#I2C_SLVCTL_AUTOACK_SHIFT
 (8U)

	)

4919 
	#I2C_SLVCTL_AUTOACK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_SLVCTL_AUTOACK_SHIFT
)è& 
I2C_SLVCTL_AUTOACK_MASK
)

	)

4920 
	#I2C_SLVCTL_AUTOMATCHREAD_MASK
 (0x200U)

	)

4921 
	#I2C_SLVCTL_AUTOMATCHREAD_SHIFT
 (9U)

	)

4922 
	#I2C_SLVCTL_AUTOMATCHREAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_SLVCTL_AUTOMATCHREAD_SHIFT
)è& 
I2C_SLVCTL_AUTOMATCHREAD_MASK
)

	)

4925 
	#I2C_SLVDAT_DATA_MASK
 (0xFFU)

	)

4926 
	#I2C_SLVDAT_DATA_SHIFT
 (0U)

	)

4927 
	#I2C_SLVDAT_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_SLVDAT_DATA_SHIFT
)è& 
I2C_SLVDAT_DATA_MASK
)

	)

4930 
	#I2C_SLVADR_SADISABLE_MASK
 (0x1U)

	)

4931 
	#I2C_SLVADR_SADISABLE_SHIFT
 (0U)

	)

4932 
	#I2C_SLVADR_SADISABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_SLVADR_SADISABLE_SHIFT
)è& 
I2C_SLVADR_SADISABLE_MASK
)

	)

4933 
	#I2C_SLVADR_SLVADR_MASK
 (0xFEU)

	)

4934 
	#I2C_SLVADR_SLVADR_SHIFT
 (1U)

	)

4935 
	#I2C_SLVADR_SLVADR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_SLVADR_SLVADR_SHIFT
)è& 
I2C_SLVADR_SLVADR_MASK
)

	)

4936 
	#I2C_SLVADR_AUTONACK_MASK
 (0x8000U)

	)

4937 
	#I2C_SLVADR_AUTONACK_SHIFT
 (15U)

	)

4938 
	#I2C_SLVADR_AUTONACK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_SLVADR_AUTONACK_SHIFT
)è& 
I2C_SLVADR_AUTONACK_MASK
)

	)

4941 
	#I2C_SLVADR_COUNT
 (4U)

	)

4944 
	#I2C_SLVQUAL0_QUALMODE0_MASK
 (0x1U)

	)

4945 
	#I2C_SLVQUAL0_QUALMODE0_SHIFT
 (0U)

	)

4946 
	#I2C_SLVQUAL0_QUALMODE0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_SLVQUAL0_QUALMODE0_SHIFT
)è& 
I2C_SLVQUAL0_QUALMODE0_MASK
)

	)

4947 
	#I2C_SLVQUAL0_SLVQUAL0_MASK
 (0xFEU)

	)

4948 
	#I2C_SLVQUAL0_SLVQUAL0_SHIFT
 (1U)

	)

4949 
	#I2C_SLVQUAL0_SLVQUAL0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_SLVQUAL0_SLVQUAL0_SHIFT
)è& 
I2C_SLVQUAL0_SLVQUAL0_MASK
)

	)

4952 
	#I2C_MONRXDAT_MONRXDAT_MASK
 (0xFFU)

	)

4953 
	#I2C_MONRXDAT_MONRXDAT_SHIFT
 (0U)

	)

4954 
	#I2C_MONRXDAT_MONRXDAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_MONRXDAT_MONRXDAT_SHIFT
)è& 
I2C_MONRXDAT_MONRXDAT_MASK
)

	)

4955 
	#I2C_MONRXDAT_MONSTART_MASK
 (0x100U)

	)

4956 
	#I2C_MONRXDAT_MONSTART_SHIFT
 (8U)

	)

4957 
	#I2C_MONRXDAT_MONSTART
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_MONRXDAT_MONSTART_SHIFT
)è& 
I2C_MONRXDAT_MONSTART_MASK
)

	)

4958 
	#I2C_MONRXDAT_MONRESTART_MASK
 (0x200U)

	)

4959 
	#I2C_MONRXDAT_MONRESTART_SHIFT
 (9U)

	)

4960 
	#I2C_MONRXDAT_MONRESTART
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_MONRXDAT_MONRESTART_SHIFT
)è& 
I2C_MONRXDAT_MONRESTART_MASK
)

	)

4961 
	#I2C_MONRXDAT_MONNACK_MASK
 (0x400U)

	)

4962 
	#I2C_MONRXDAT_MONNACK_SHIFT
 (10U)

	)

4963 
	#I2C_MONRXDAT_MONNACK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_MONRXDAT_MONNACK_SHIFT
)è& 
I2C_MONRXDAT_MONNACK_MASK
)

	)

4966 
	#I2C_ID_APERTURE_MASK
 (0xFFU)

	)

4967 
	#I2C_ID_APERTURE_SHIFT
 (0U)

	)

4968 
	#I2C_ID_APERTURE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_ID_APERTURE_SHIFT
)è& 
I2C_ID_APERTURE_MASK
)

	)

4969 
	#I2C_ID_MINOR_REV_MASK
 (0xF00U)

	)

4970 
	#I2C_ID_MINOR_REV_SHIFT
 (8U)

	)

4971 
	#I2C_ID_MINOR_REV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_ID_MINOR_REV_SHIFT
)è& 
I2C_ID_MINOR_REV_MASK
)

	)

4972 
	#I2C_ID_MAJOR_REV_MASK
 (0xF000U)

	)

4973 
	#I2C_ID_MAJOR_REV_SHIFT
 (12U)

	)

4974 
	#I2C_ID_MAJOR_REV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_ID_MAJOR_REV_SHIFT
)è& 
I2C_ID_MAJOR_REV_MASK
)

	)

4975 
	#I2C_ID_ID_MASK
 (0xFFFF0000U)

	)

4976 
	#I2C_ID_ID_SHIFT
 (16U)

	)

4977 
	#I2C_ID_ID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2C_ID_ID_SHIFT
)è& 
I2C_ID_ID_MASK
)

	)

4987 
	#I2C0_BASE
 (0x40086000u)

	)

4989 
	#I2C0
 ((
I2C_Ty³
 *)
I2C0_BASE
)

	)

4991 
	#I2C1_BASE
 (0x40087000u)

	)

4993 
	#I2C1
 ((
I2C_Ty³
 *)
I2C1_BASE
)

	)

4995 
	#I2C2_BASE
 (0x40088000u)

	)

4997 
	#I2C2
 ((
I2C_Ty³
 *)
I2C2_BASE
)

	)

4999 
	#I2C3_BASE
 (0x40089000u)

	)

5001 
	#I2C3
 ((
I2C_Ty³
 *)
I2C3_BASE
)

	)

5003 
	#I2C4_BASE
 (0x4008A000u)

	)

5005 
	#I2C4
 ((
I2C_Ty³
 *)
I2C4_BASE
)

	)

5007 
	#I2C5_BASE
 (0x40096000u)

	)

5009 
	#I2C5
 ((
I2C_Ty³
 *)
I2C5_BASE
)

	)

5011 
	#I2C6_BASE
 (0x40097000u)

	)

5013 
	#I2C6
 ((
I2C_Ty³
 *)
I2C6_BASE
)

	)

5015 
	#I2C7_BASE
 (0x40098000u)

	)

5017 
	#I2C7
 ((
I2C_Ty³
 *)
I2C7_BASE
)

	)

5019 
	#I2C8_BASE
 (0x40099000u)

	)

5021 
	#I2C8
 ((
I2C_Ty³
 *)
I2C8_BASE
)

	)

5023 
	#I2C9_BASE
 (0x4009A000u)

	)

5025 
	#I2C9
 ((
I2C_Ty³
 *)
I2C9_BASE
)

	)

5027 
	#I2C_BASE_ADDRS
 { 
I2C0_BASE
, 
I2C1_BASE
, 
I2C2_BASE
, 
I2C3_BASE
, 
I2C4_BASE
, 
I2C5_BASE
, 
I2C6_BASE
, 
I2C7_BASE
, 
I2C8_BASE
, 
I2C9_BASE
 }

	)

5029 
	#I2C_BASE_PTRS
 { 
I2C0
, 
I2C1
, 
I2C2
, 
I2C3
, 
I2C4
, 
I2C5
, 
I2C6
, 
I2C7
, 
I2C8
, 
I2C9
 }

	)

5031 
	#I2C_IRQS
 { 
FLEXCOMM0_IRQn
, 
FLEXCOMM1_IRQn
, 
FLEXCOMM2_IRQn
, 
FLEXCOMM3_IRQn
, 
FLEXCOMM4_IRQn
, 
FLEXCOMM5_IRQn
, 
FLEXCOMM6_IRQn
, 
FLEXCOMM7_IRQn
, 
FLEXCOMM8_IRQn
, 
FLEXCOMM9_IRQn
 }

	)

5049 
ušt8_t
 
	mRESERVED_0
[32];

5051 
__IO
 
ušt32_t
 
	mPCFG1
;

5052 
__IO
 
ušt32_t
 
	mPCFG2
;

5053 
__IO
 
ušt32_t
 
	mPSTAT
;

5054 
ušt8_t
 
	mRESERVED_0
[20];

5055 } 
	mSECCHANNEL
[3];

5056 
ušt8_t
 
	mRESERVED_1
[2944];

5057 
__IO
 
ušt32_t
 
	mCFG1
;

5058 
__IO
 
ušt32_t
 
	mCFG2
;

5059 
__IO
 
ušt32_t
 
	mSTAT
;

5060 
ušt8_t
 
	mRESERVED_2
[16];

5061 
__IO
 
ušt32_t
 
	mDIV
;

5062 
ušt8_t
 
	mRESERVED_3
[480];

5063 
__IO
 
ušt32_t
 
	mFIFOCFG
;

5064 
__IO
 
ušt32_t
 
	mFIFOSTAT
;

5065 
__IO
 
ušt32_t
 
	mFIFOTRIG
;

5066 
ušt8_t
 
	mRESERVED_4
[4];

5067 
__IO
 
ušt32_t
 
	mFIFOINTENSET
;

5068 
__IO
 
ušt32_t
 
	mFIFOINTENCLR
;

5069 
__I
 
ušt32_t
 
	mFIFOINTSTAT
;

5070 
ušt8_t
 
	mRESERVED_5
[4];

5071 
__O
 
ušt32_t
 
	mFIFOWR
;

5072 
__O
 
ušt32_t
 
	mFIFOWR48H
;

5073 
ušt8_t
 
	mRESERVED_6
[8];

5074 
__I
 
ušt32_t
 
	mFIFORD
;

5075 
__I
 
ušt32_t
 
	mFIFORD48H
;

5076 
ušt8_t
 
	mRESERVED_7
[8];

5077 
__I
 
ušt32_t
 
	mFIFORDNOPOP
;

5078 
__I
 
ušt32_t
 
	mFIFORD48HNOPOP
;

5079 
ušt8_t
 
	mRESERVED_8
[4020];

5080 
__I
 
ušt32_t
 
	mID
;

5081 } 
	tI2S_Ty³
;

5093 
	#I2S_SECCHANNEL_PCFG1_PAIRENABLE_MASK
 (0x1U)

	)

5094 
	#I2S_SECCHANNEL_PCFG1_PAIRENABLE_SHIFT
 (0U)

	)

5095 
	#I2S_SECCHANNEL_PCFG1_PAIRENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_SECCHANNEL_PCFG1_PAIRENABLE_SHIFT
)è& 
I2S_SECCHANNEL_PCFG1_PAIRENABLE_MASK
)

	)

5096 
	#I2S_SECCHANNEL_PCFG1_ONECHANNEL_MASK
 (0x400U)

	)

5097 
	#I2S_SECCHANNEL_PCFG1_ONECHANNEL_SHIFT
 (10U)

	)

5098 
	#I2S_SECCHANNEL_PCFG1_ONECHANNEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_SECCHANNEL_PCFG1_ONECHANNEL_SHIFT
)è& 
I2S_SECCHANNEL_PCFG1_ONECHANNEL_MASK
)

	)

5101 
	#I2S_SECCHANNEL_PCFG1_COUNT
 (3U)

	)

5104 
	#I2S_SECCHANNEL_PCFG2_POSITION_MASK
 (0x1FF0000U)

	)

5105 
	#I2S_SECCHANNEL_PCFG2_POSITION_SHIFT
 (16U)

	)

5106 
	#I2S_SECCHANNEL_PCFG2_POSITION
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_SECCHANNEL_PCFG2_POSITION_SHIFT
)è& 
I2S_SECCHANNEL_PCFG2_POSITION_MASK
)

	)

5109 
	#I2S_SECCHANNEL_PCFG2_COUNT
 (3U)

	)

5112 
	#I2S_SECCHANNEL_PSTAT_BUSY_MASK
 (0x1U)

	)

5113 
	#I2S_SECCHANNEL_PSTAT_BUSY_SHIFT
 (0U)

	)

5114 
	#I2S_SECCHANNEL_PSTAT_BUSY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_SECCHANNEL_PSTAT_BUSY_SHIFT
)è& 
I2S_SECCHANNEL_PSTAT_BUSY_MASK
)

	)

5115 
	#I2S_SECCHANNEL_PSTAT_SLVFRMERR_MASK
 (0x2U)

	)

5116 
	#I2S_SECCHANNEL_PSTAT_SLVFRMERR_SHIFT
 (1U)

	)

5117 
	#I2S_SECCHANNEL_PSTAT_SLVFRMERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_SECCHANNEL_PSTAT_SLVFRMERR_SHIFT
)è& 
I2S_SECCHANNEL_PSTAT_SLVFRMERR_MASK
)

	)

5118 
	#I2S_SECCHANNEL_PSTAT_LR_MASK
 (0x4U)

	)

5119 
	#I2S_SECCHANNEL_PSTAT_LR_SHIFT
 (2U)

	)

5120 
	#I2S_SECCHANNEL_PSTAT_LR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_SECCHANNEL_PSTAT_LR_SHIFT
)è& 
I2S_SECCHANNEL_PSTAT_LR_MASK
)

	)

5121 
	#I2S_SECCHANNEL_PSTAT_DATAPAUSED_MASK
 (0x8U)

	)

5122 
	#I2S_SECCHANNEL_PSTAT_DATAPAUSED_SHIFT
 (3U)

	)

5123 
	#I2S_SECCHANNEL_PSTAT_DATAPAUSED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_SECCHANNEL_PSTAT_DATAPAUSED_SHIFT
)è& 
I2S_SECCHANNEL_PSTAT_DATAPAUSED_MASK
)

	)

5126 
	#I2S_SECCHANNEL_PSTAT_COUNT
 (3U)

	)

5129 
	#I2S_CFG1_MAINENABLE_MASK
 (0x1U)

	)

5130 
	#I2S_CFG1_MAINENABLE_SHIFT
 (0U)

	)

5131 
	#I2S_CFG1_MAINENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_MAINENABLE_SHIFT
)è& 
I2S_CFG1_MAINENABLE_MASK
)

	)

5132 
	#I2S_CFG1_DATAPAUSE_MASK
 (0x2U)

	)

5133 
	#I2S_CFG1_DATAPAUSE_SHIFT
 (1U)

	)

5134 
	#I2S_CFG1_DATAPAUSE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_DATAPAUSE_SHIFT
)è& 
I2S_CFG1_DATAPAUSE_MASK
)

	)

5135 
	#I2S_CFG1_PAIRCOUNT_MASK
 (0xCU)

	)

5136 
	#I2S_CFG1_PAIRCOUNT_SHIFT
 (2U)

	)

5137 
	#I2S_CFG1_PAIRCOUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_PAIRCOUNT_SHIFT
)è& 
I2S_CFG1_PAIRCOUNT_MASK
)

	)

5138 
	#I2S_CFG1_MSTSLVCFG_MASK
 (0x30U)

	)

5139 
	#I2S_CFG1_MSTSLVCFG_SHIFT
 (4U)

	)

5140 
	#I2S_CFG1_MSTSLVCFG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_MSTSLVCFG_SHIFT
)è& 
I2S_CFG1_MSTSLVCFG_MASK
)

	)

5141 
	#I2S_CFG1_MODE_MASK
 (0xC0U)

	)

5142 
	#I2S_CFG1_MODE_SHIFT
 (6U)

	)

5143 
	#I2S_CFG1_MODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_MODE_SHIFT
)è& 
I2S_CFG1_MODE_MASK
)

	)

5144 
	#I2S_CFG1_RIGHTLOW_MASK
 (0x100U)

	)

5145 
	#I2S_CFG1_RIGHTLOW_SHIFT
 (8U)

	)

5146 
	#I2S_CFG1_RIGHTLOW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_RIGHTLOW_SHIFT
)è& 
I2S_CFG1_RIGHTLOW_MASK
)

	)

5147 
	#I2S_CFG1_LEFTJUST_MASK
 (0x200U)

	)

5148 
	#I2S_CFG1_LEFTJUST_SHIFT
 (9U)

	)

5149 
	#I2S_CFG1_LEFTJUST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_LEFTJUST_SHIFT
)è& 
I2S_CFG1_LEFTJUST_MASK
)

	)

5150 
	#I2S_CFG1_ONECHANNEL_MASK
 (0x400U)

	)

5151 
	#I2S_CFG1_ONECHANNEL_SHIFT
 (10U)

	)

5152 
	#I2S_CFG1_ONECHANNEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_ONECHANNEL_SHIFT
)è& 
I2S_CFG1_ONECHANNEL_MASK
)

	)

5153 
	#I2S_CFG1_PDMDATA_MASK
 (0x800U)

	)

5154 
	#I2S_CFG1_PDMDATA_SHIFT
 (11U)

	)

5155 
	#I2S_CFG1_PDMDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_PDMDATA_SHIFT
)è& 
I2S_CFG1_PDMDATA_MASK
)

	)

5156 
	#I2S_CFG1_SCK_POL_MASK
 (0x1000U)

	)

5157 
	#I2S_CFG1_SCK_POL_SHIFT
 (12U)

	)

5158 
	#I2S_CFG1_SCK_POL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_SCK_POL_SHIFT
)è& 
I2S_CFG1_SCK_POL_MASK
)

	)

5159 
	#I2S_CFG1_WS_POL_MASK
 (0x2000U)

	)

5160 
	#I2S_CFG1_WS_POL_SHIFT
 (13U)

	)

5161 
	#I2S_CFG1_WS_POL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_WS_POL_SHIFT
)è& 
I2S_CFG1_WS_POL_MASK
)

	)

5162 
	#I2S_CFG1_DATALEN_MASK
 (0x1F0000U)

	)

5163 
	#I2S_CFG1_DATALEN_SHIFT
 (16U)

	)

5164 
	#I2S_CFG1_DATALEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG1_DATALEN_SHIFT
)è& 
I2S_CFG1_DATALEN_MASK
)

	)

5167 
	#I2S_CFG2_FRAMELEN_MASK
 (0x1FFU)

	)

5168 
	#I2S_CFG2_FRAMELEN_SHIFT
 (0U)

	)

5169 
	#I2S_CFG2_FRAMELEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG2_FRAMELEN_SHIFT
)è& 
I2S_CFG2_FRAMELEN_MASK
)

	)

5170 
	#I2S_CFG2_POSITION_MASK
 (0x1FF0000U)

	)

5171 
	#I2S_CFG2_POSITION_SHIFT
 (16U)

	)

5172 
	#I2S_CFG2_POSITION
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_CFG2_POSITION_SHIFT
)è& 
I2S_CFG2_POSITION_MASK
)

	)

5175 
	#I2S_STAT_BUSY_MASK
 (0x1U)

	)

5176 
	#I2S_STAT_BUSY_SHIFT
 (0U)

	)

5177 
	#I2S_STAT_BUSY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_STAT_BUSY_SHIFT
)è& 
I2S_STAT_BUSY_MASK
)

	)

5178 
	#I2S_STAT_SLVFRMERR_MASK
 (0x2U)

	)

5179 
	#I2S_STAT_SLVFRMERR_SHIFT
 (1U)

	)

5180 
	#I2S_STAT_SLVFRMERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_STAT_SLVFRMERR_SHIFT
)è& 
I2S_STAT_SLVFRMERR_MASK
)

	)

5181 
	#I2S_STAT_LR_MASK
 (0x4U)

	)

5182 
	#I2S_STAT_LR_SHIFT
 (2U)

	)

5183 
	#I2S_STAT_LR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_STAT_LR_SHIFT
)è& 
I2S_STAT_LR_MASK
)

	)

5184 
	#I2S_STAT_DATAPAUSED_MASK
 (0x8U)

	)

5185 
	#I2S_STAT_DATAPAUSED_SHIFT
 (3U)

	)

5186 
	#I2S_STAT_DATAPAUSED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_STAT_DATAPAUSED_SHIFT
)è& 
I2S_STAT_DATAPAUSED_MASK
)

	)

5189 
	#I2S_DIV_DIV_MASK
 (0xFFFU)

	)

5190 
	#I2S_DIV_DIV_SHIFT
 (0U)

	)

5191 
	#I2S_DIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_DIV_DIV_SHIFT
)è& 
I2S_DIV_DIV_MASK
)

	)

5194 
	#I2S_FIFOCFG_ENABLETX_MASK
 (0x1U)

	)

5195 
	#I2S_FIFOCFG_ENABLETX_SHIFT
 (0U)

	)

5196 
	#I2S_FIFOCFG_ENABLETX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_ENABLETX_SHIFT
)è& 
I2S_FIFOCFG_ENABLETX_MASK
)

	)

5197 
	#I2S_FIFOCFG_ENABLERX_MASK
 (0x2U)

	)

5198 
	#I2S_FIFOCFG_ENABLERX_SHIFT
 (1U)

	)

5199 
	#I2S_FIFOCFG_ENABLERX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_ENABLERX_SHIFT
)è& 
I2S_FIFOCFG_ENABLERX_MASK
)

	)

5200 
	#I2S_FIFOCFG_TXI2SE0_MASK
 (0x4U)

	)

5201 
	#I2S_FIFOCFG_TXI2SE0_SHIFT
 (2U)

	)

5202 
	#I2S_FIFOCFG_TXI2SE0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_TXI2SE0_SHIFT
)è& 
I2S_FIFOCFG_TXI2SE0_MASK
)

	)

5203 
	#I2S_FIFOCFG_PACK48_MASK
 (0x8U)

	)

5204 
	#I2S_FIFOCFG_PACK48_SHIFT
 (3U)

	)

5205 
	#I2S_FIFOCFG_PACK48
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_PACK48_SHIFT
)è& 
I2S_FIFOCFG_PACK48_MASK
)

	)

5206 
	#I2S_FIFOCFG_SIZE_MASK
 (0x30U)

	)

5207 
	#I2S_FIFOCFG_SIZE_SHIFT
 (4U)

	)

5208 
	#I2S_FIFOCFG_SIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_SIZE_SHIFT
)è& 
I2S_FIFOCFG_SIZE_MASK
)

	)

5209 
	#I2S_FIFOCFG_DMATX_MASK
 (0x1000U)

	)

5210 
	#I2S_FIFOCFG_DMATX_SHIFT
 (12U)

	)

5211 
	#I2S_FIFOCFG_DMATX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_DMATX_SHIFT
)è& 
I2S_FIFOCFG_DMATX_MASK
)

	)

5212 
	#I2S_FIFOCFG_DMARX_MASK
 (0x2000U)

	)

5213 
	#I2S_FIFOCFG_DMARX_SHIFT
 (13U)

	)

5214 
	#I2S_FIFOCFG_DMARX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_DMARX_SHIFT
)è& 
I2S_FIFOCFG_DMARX_MASK
)

	)

5215 
	#I2S_FIFOCFG_WAKETX_MASK
 (0x4000U)

	)

5216 
	#I2S_FIFOCFG_WAKETX_SHIFT
 (14U)

	)

5217 
	#I2S_FIFOCFG_WAKETX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_WAKETX_SHIFT
)è& 
I2S_FIFOCFG_WAKETX_MASK
)

	)

5218 
	#I2S_FIFOCFG_WAKERX_MASK
 (0x8000U)

	)

5219 
	#I2S_FIFOCFG_WAKERX_SHIFT
 (15U)

	)

5220 
	#I2S_FIFOCFG_WAKERX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_WAKERX_SHIFT
)è& 
I2S_FIFOCFG_WAKERX_MASK
)

	)

5221 
	#I2S_FIFOCFG_EMPTYTX_MASK
 (0x10000U)

	)

5222 
	#I2S_FIFOCFG_EMPTYTX_SHIFT
 (16U)

	)

5223 
	#I2S_FIFOCFG_EMPTYTX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_EMPTYTX_SHIFT
)è& 
I2S_FIFOCFG_EMPTYTX_MASK
)

	)

5224 
	#I2S_FIFOCFG_EMPTYRX_MASK
 (0x20000U)

	)

5225 
	#I2S_FIFOCFG_EMPTYRX_SHIFT
 (17U)

	)

5226 
	#I2S_FIFOCFG_EMPTYRX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_EMPTYRX_SHIFT
)è& 
I2S_FIFOCFG_EMPTYRX_MASK
)

	)

5227 
	#I2S_FIFOCFG_POPDBG_MASK
 (0x40000U)

	)

5228 
	#I2S_FIFOCFG_POPDBG_SHIFT
 (18U)

	)

5229 
	#I2S_FIFOCFG_POPDBG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOCFG_POPDBG_SHIFT
)è& 
I2S_FIFOCFG_POPDBG_MASK
)

	)

5232 
	#I2S_FIFOSTAT_TXERR_MASK
 (0x1U)

	)

5233 
	#I2S_FIFOSTAT_TXERR_SHIFT
 (0U)

	)

5234 
	#I2S_FIFOSTAT_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOSTAT_TXERR_SHIFT
)è& 
I2S_FIFOSTAT_TXERR_MASK
)

	)

5235 
	#I2S_FIFOSTAT_RXERR_MASK
 (0x2U)

	)

5236 
	#I2S_FIFOSTAT_RXERR_SHIFT
 (1U)

	)

5237 
	#I2S_FIFOSTAT_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOSTAT_RXERR_SHIFT
)è& 
I2S_FIFOSTAT_RXERR_MASK
)

	)

5238 
	#I2S_FIFOSTAT_PERINT_MASK
 (0x8U)

	)

5239 
	#I2S_FIFOSTAT_PERINT_SHIFT
 (3U)

	)

5240 
	#I2S_FIFOSTAT_PERINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOSTAT_PERINT_SHIFT
)è& 
I2S_FIFOSTAT_PERINT_MASK
)

	)

5241 
	#I2S_FIFOSTAT_TXEMPTY_MASK
 (0x10U)

	)

5242 
	#I2S_FIFOSTAT_TXEMPTY_SHIFT
 (4U)

	)

5243 
	#I2S_FIFOSTAT_TXEMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOSTAT_TXEMPTY_SHIFT
)è& 
I2S_FIFOSTAT_TXEMPTY_MASK
)

	)

5244 
	#I2S_FIFOSTAT_TXNOTFULL_MASK
 (0x20U)

	)

5245 
	#I2S_FIFOSTAT_TXNOTFULL_SHIFT
 (5U)

	)

5246 
	#I2S_FIFOSTAT_TXNOTFULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOSTAT_TXNOTFULL_SHIFT
)è& 
I2S_FIFOSTAT_TXNOTFULL_MASK
)

	)

5247 
	#I2S_FIFOSTAT_RXNOTEMPTY_MASK
 (0x40U)

	)

5248 
	#I2S_FIFOSTAT_RXNOTEMPTY_SHIFT
 (6U)

	)

5249 
	#I2S_FIFOSTAT_RXNOTEMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOSTAT_RXNOTEMPTY_SHIFT
)è& 
I2S_FIFOSTAT_RXNOTEMPTY_MASK
)

	)

5250 
	#I2S_FIFOSTAT_RXFULL_MASK
 (0x80U)

	)

5251 
	#I2S_FIFOSTAT_RXFULL_SHIFT
 (7U)

	)

5252 
	#I2S_FIFOSTAT_RXFULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOSTAT_RXFULL_SHIFT
)è& 
I2S_FIFOSTAT_RXFULL_MASK
)

	)

5253 
	#I2S_FIFOSTAT_TXLVL_MASK
 (0x1F00U)

	)

5254 
	#I2S_FIFOSTAT_TXLVL_SHIFT
 (8U)

	)

5255 
	#I2S_FIFOSTAT_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOSTAT_TXLVL_SHIFT
)è& 
I2S_FIFOSTAT_TXLVL_MASK
)

	)

5256 
	#I2S_FIFOSTAT_RXLVL_MASK
 (0x1F0000U)

	)

5257 
	#I2S_FIFOSTAT_RXLVL_SHIFT
 (16U)

	)

5258 
	#I2S_FIFOSTAT_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOSTAT_RXLVL_SHIFT
)è& 
I2S_FIFOSTAT_RXLVL_MASK
)

	)

5261 
	#I2S_FIFOTRIG_TXLVLENA_MASK
 (0x1U)

	)

5262 
	#I2S_FIFOTRIG_TXLVLENA_SHIFT
 (0U)

	)

5263 
	#I2S_FIFOTRIG_TXLVLENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOTRIG_TXLVLENA_SHIFT
)è& 
I2S_FIFOTRIG_TXLVLENA_MASK
)

	)

5264 
	#I2S_FIFOTRIG_RXLVLENA_MASK
 (0x2U)

	)

5265 
	#I2S_FIFOTRIG_RXLVLENA_SHIFT
 (1U)

	)

5266 
	#I2S_FIFOTRIG_RXLVLENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOTRIG_RXLVLENA_SHIFT
)è& 
I2S_FIFOTRIG_RXLVLENA_MASK
)

	)

5267 
	#I2S_FIFOTRIG_TXLVL_MASK
 (0xF00U)

	)

5268 
	#I2S_FIFOTRIG_TXLVL_SHIFT
 (8U)

	)

5269 
	#I2S_FIFOTRIG_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOTRIG_TXLVL_SHIFT
)è& 
I2S_FIFOTRIG_TXLVL_MASK
)

	)

5270 
	#I2S_FIFOTRIG_RXLVL_MASK
 (0xF0000U)

	)

5271 
	#I2S_FIFOTRIG_RXLVL_SHIFT
 (16U)

	)

5272 
	#I2S_FIFOTRIG_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOTRIG_RXLVL_SHIFT
)è& 
I2S_FIFOTRIG_RXLVL_MASK
)

	)

5275 
	#I2S_FIFOINTENSET_TXERR_MASK
 (0x1U)

	)

5276 
	#I2S_FIFOINTENSET_TXERR_SHIFT
 (0U)

	)

5277 
	#I2S_FIFOINTENSET_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTENSET_TXERR_SHIFT
)è& 
I2S_FIFOINTENSET_TXERR_MASK
)

	)

5278 
	#I2S_FIFOINTENSET_RXERR_MASK
 (0x2U)

	)

5279 
	#I2S_FIFOINTENSET_RXERR_SHIFT
 (1U)

	)

5280 
	#I2S_FIFOINTENSET_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTENSET_RXERR_SHIFT
)è& 
I2S_FIFOINTENSET_RXERR_MASK
)

	)

5281 
	#I2S_FIFOINTENSET_TXLVL_MASK
 (0x4U)

	)

5282 
	#I2S_FIFOINTENSET_TXLVL_SHIFT
 (2U)

	)

5283 
	#I2S_FIFOINTENSET_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTENSET_TXLVL_SHIFT
)è& 
I2S_FIFOINTENSET_TXLVL_MASK
)

	)

5284 
	#I2S_FIFOINTENSET_RXLVL_MASK
 (0x8U)

	)

5285 
	#I2S_FIFOINTENSET_RXLVL_SHIFT
 (3U)

	)

5286 
	#I2S_FIFOINTENSET_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTENSET_RXLVL_SHIFT
)è& 
I2S_FIFOINTENSET_RXLVL_MASK
)

	)

5289 
	#I2S_FIFOINTENCLR_TXERR_MASK
 (0x1U)

	)

5290 
	#I2S_FIFOINTENCLR_TXERR_SHIFT
 (0U)

	)

5291 
	#I2S_FIFOINTENCLR_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTENCLR_TXERR_SHIFT
)è& 
I2S_FIFOINTENCLR_TXERR_MASK
)

	)

5292 
	#I2S_FIFOINTENCLR_RXERR_MASK
 (0x2U)

	)

5293 
	#I2S_FIFOINTENCLR_RXERR_SHIFT
 (1U)

	)

5294 
	#I2S_FIFOINTENCLR_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTENCLR_RXERR_SHIFT
)è& 
I2S_FIFOINTENCLR_RXERR_MASK
)

	)

5295 
	#I2S_FIFOINTENCLR_TXLVL_MASK
 (0x4U)

	)

5296 
	#I2S_FIFOINTENCLR_TXLVL_SHIFT
 (2U)

	)

5297 
	#I2S_FIFOINTENCLR_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTENCLR_TXLVL_SHIFT
)è& 
I2S_FIFOINTENCLR_TXLVL_MASK
)

	)

5298 
	#I2S_FIFOINTENCLR_RXLVL_MASK
 (0x8U)

	)

5299 
	#I2S_FIFOINTENCLR_RXLVL_SHIFT
 (3U)

	)

5300 
	#I2S_FIFOINTENCLR_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTENCLR_RXLVL_SHIFT
)è& 
I2S_FIFOINTENCLR_RXLVL_MASK
)

	)

5303 
	#I2S_FIFOINTSTAT_TXERR_MASK
 (0x1U)

	)

5304 
	#I2S_FIFOINTSTAT_TXERR_SHIFT
 (0U)

	)

5305 
	#I2S_FIFOINTSTAT_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTSTAT_TXERR_SHIFT
)è& 
I2S_FIFOINTSTAT_TXERR_MASK
)

	)

5306 
	#I2S_FIFOINTSTAT_RXERR_MASK
 (0x2U)

	)

5307 
	#I2S_FIFOINTSTAT_RXERR_SHIFT
 (1U)

	)

5308 
	#I2S_FIFOINTSTAT_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTSTAT_RXERR_SHIFT
)è& 
I2S_FIFOINTSTAT_RXERR_MASK
)

	)

5309 
	#I2S_FIFOINTSTAT_TXLVL_MASK
 (0x4U)

	)

5310 
	#I2S_FIFOINTSTAT_TXLVL_SHIFT
 (2U)

	)

5311 
	#I2S_FIFOINTSTAT_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTSTAT_TXLVL_SHIFT
)è& 
I2S_FIFOINTSTAT_TXLVL_MASK
)

	)

5312 
	#I2S_FIFOINTSTAT_RXLVL_MASK
 (0x8U)

	)

5313 
	#I2S_FIFOINTSTAT_RXLVL_SHIFT
 (3U)

	)

5314 
	#I2S_FIFOINTSTAT_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTSTAT_RXLVL_SHIFT
)è& 
I2S_FIFOINTSTAT_RXLVL_MASK
)

	)

5315 
	#I2S_FIFOINTSTAT_PERINT_MASK
 (0x10U)

	)

5316 
	#I2S_FIFOINTSTAT_PERINT_SHIFT
 (4U)

	)

5317 
	#I2S_FIFOINTSTAT_PERINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOINTSTAT_PERINT_SHIFT
)è& 
I2S_FIFOINTSTAT_PERINT_MASK
)

	)

5320 
	#I2S_FIFOWR_TXDATA_MASK
 (0xFFFFFFFFU)

	)

5321 
	#I2S_FIFOWR_TXDATA_SHIFT
 (0U)

	)

5322 
	#I2S_FIFOWR_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOWR_TXDATA_SHIFT
)è& 
I2S_FIFOWR_TXDATA_MASK
)

	)

5325 
	#I2S_FIFOWR48H_TXDATA_MASK
 (0xFFFFFFU)

	)

5326 
	#I2S_FIFOWR48H_TXDATA_SHIFT
 (0U)

	)

5327 
	#I2S_FIFOWR48H_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFOWR48H_TXDATA_SHIFT
)è& 
I2S_FIFOWR48H_TXDATA_MASK
)

	)

5330 
	#I2S_FIFORD_RXDATA_MASK
 (0xFFFFFFFFU)

	)

5331 
	#I2S_FIFORD_RXDATA_SHIFT
 (0U)

	)

5332 
	#I2S_FIFORD_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFORD_RXDATA_SHIFT
)è& 
I2S_FIFORD_RXDATA_MASK
)

	)

5335 
	#I2S_FIFORD48H_RXDATA_MASK
 (0xFFFFFFU)

	)

5336 
	#I2S_FIFORD48H_RXDATA_SHIFT
 (0U)

	)

5337 
	#I2S_FIFORD48H_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFORD48H_RXDATA_SHIFT
)è& 
I2S_FIFORD48H_RXDATA_MASK
)

	)

5340 
	#I2S_FIFORDNOPOP_RXDATA_MASK
 (0xFFFFFFFFU)

	)

5341 
	#I2S_FIFORDNOPOP_RXDATA_SHIFT
 (0U)

	)

5342 
	#I2S_FIFORDNOPOP_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFORDNOPOP_RXDATA_SHIFT
)è& 
I2S_FIFORDNOPOP_RXDATA_MASK
)

	)

5345 
	#I2S_FIFORD48HNOPOP_RXDATA_MASK
 (0xFFFFFFU)

	)

5346 
	#I2S_FIFORD48HNOPOP_RXDATA_SHIFT
 (0U)

	)

5347 
	#I2S_FIFORD48HNOPOP_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_FIFORD48HNOPOP_RXDATA_SHIFT
)è& 
I2S_FIFORD48HNOPOP_RXDATA_MASK
)

	)

5350 
	#I2S_ID_A³¹u»_MASK
 (0xFFU)

	)

5351 
	#I2S_ID_A³¹u»_SHIFT
 (0U)

	)

5352 
	#I2S_ID_A³¹u»
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_ID_A³¹u»_SHIFT
)è& 
I2S_ID_A³¹u»_MASK
)

	)

5353 
	#I2S_ID_MšÜ_Rev_MASK
 (0xF00U)

	)

5354 
	#I2S_ID_MšÜ_Rev_SHIFT
 (8U)

	)

5355 
	#I2S_ID_MšÜ_Rev
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_ID_MšÜ_Rev_SHIFT
)è& 
I2S_ID_MšÜ_Rev_MASK
)

	)

5356 
	#I2S_ID_MajÜ_Rev_MASK
 (0xF000U)

	)

5357 
	#I2S_ID_MajÜ_Rev_SHIFT
 (12U)

	)

5358 
	#I2S_ID_MajÜ_Rev
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_ID_MajÜ_Rev_SHIFT
)è& 
I2S_ID_MajÜ_Rev_MASK
)

	)

5359 
	#I2S_ID_ID_MASK
 (0xFFFF0000U)

	)

5360 
	#I2S_ID_ID_SHIFT
 (16U)

	)

5361 
	#I2S_ID_ID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
I2S_ID_ID_SHIFT
)è& 
I2S_ID_ID_MASK
)

	)

5371 
	#I2S0_BASE
 (0x40097000u)

	)

5373 
	#I2S0
 ((
I2S_Ty³
 *)
I2S0_BASE
)

	)

5375 
	#I2S1_BASE
 (0x40098000u)

	)

5377 
	#I2S1
 ((
I2S_Ty³
 *)
I2S1_BASE
)

	)

5379 
	#I2S_BASE_ADDRS
 { 
I2S0_BASE
, 
I2S1_BASE
 }

	)

5381 
	#I2S_BASE_PTRS
 { 
I2S0
, 
I2S1
 }

	)

5383 
	#I2S_IRQS
 { 
FLEXCOMM6_IRQn
, 
FLEXCOMM7_IRQn
 }

	)

5401 
__IO
 
ušt32_t
 
	mSCT0_INMUX
[7];

5402 
ušt8_t
 
	mRESERVED_0
[164];

5403 
__IO
 
ušt32_t
 
	mPINTSEL
[8];

5404 
__IO
 
ušt32_t
 
	mDMA_ITRIG_INMUX
[30];

5405 
ušt8_t
 
	mRESERVED_1
[8];

5406 
__IO
 
ušt32_t
 
	mDMA_OTRIG_INMUX
[4];

5407 
ušt8_t
 
	mRESERVED_2
[16];

5408 
__IO
 
ušt32_t
 
	mFREQMEAS_REF
;

5409 
__IO
 
ušt32_t
 
	mFREQMEAS_TARGET
;

5410 } 
	tINPUTMUX_Ty³
;

5422 
	#INPUTMUX_SCT0_INMUX_INP_N_MASK
 (0x1FU)

	)

5423 
	#INPUTMUX_SCT0_INMUX_INP_N_SHIFT
 (0U)

	)

5424 
	#INPUTMUX_SCT0_INMUX_INP_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
INPUTMUX_SCT0_INMUX_INP_N_SHIFT
)è& 
INPUTMUX_SCT0_INMUX_INP_N_MASK
)

	)

5427 
	#INPUTMUX_SCT0_INMUX_COUNT
 (7U)

	)

5430 
	#INPUTMUX_PINTSEL_INTPIN_MASK
 (0xFFU)

	)

5431 
	#INPUTMUX_PINTSEL_INTPIN_SHIFT
 (0U)

	)

5432 
	#INPUTMUX_PINTSEL_INTPIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
INPUTMUX_PINTSEL_INTPIN_SHIFT
)è& 
INPUTMUX_PINTSEL_INTPIN_MASK
)

	)

5435 
	#INPUTMUX_PINTSEL_COUNT
 (8U)

	)

5438 
	#INPUTMUX_DMA_ITRIG_INMUX_INP_MASK
 (0x1FU)

	)

5439 
	#INPUTMUX_DMA_ITRIG_INMUX_INP_SHIFT
 (0U)

	)

5440 
	#INPUTMUX_DMA_ITRIG_INMUX_INP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
INPUTMUX_DMA_ITRIG_INMUX_INP_SHIFT
)è& 
INPUTMUX_DMA_ITRIG_INMUX_INP_MASK
)

	)

5443 
	#INPUTMUX_DMA_ITRIG_INMUX_COUNT
 (30U)

	)

5446 
	#INPUTMUX_DMA_OTRIG_INMUX_INP_MASK
 (0x1FU)

	)

5447 
	#INPUTMUX_DMA_OTRIG_INMUX_INP_SHIFT
 (0U)

	)

5448 
	#INPUTMUX_DMA_OTRIG_INMUX_INP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
INPUTMUX_DMA_OTRIG_INMUX_INP_SHIFT
)è& 
INPUTMUX_DMA_OTRIG_INMUX_INP_MASK
)

	)

5451 
	#INPUTMUX_DMA_OTRIG_INMUX_COUNT
 (4U)

	)

5454 
	#INPUTMUX_FREQMEAS_REF_CLKIN_MASK
 (0x1FU)

	)

5455 
	#INPUTMUX_FREQMEAS_REF_CLKIN_SHIFT
 (0U)

	)

5456 
	#INPUTMUX_FREQMEAS_REF_CLKIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
INPUTMUX_FREQMEAS_REF_CLKIN_SHIFT
)è& 
INPUTMUX_FREQMEAS_REF_CLKIN_MASK
)

	)

5459 
	#INPUTMUX_FREQMEAS_TARGET_CLKIN_MASK
 (0x1FU)

	)

5460 
	#INPUTMUX_FREQMEAS_TARGET_CLKIN_SHIFT
 (0U)

	)

5461 
	#INPUTMUX_FREQMEAS_TARGET_CLKIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
INPUTMUX_FREQMEAS_TARGET_CLKIN_SHIFT
)è& 
INPUTMUX_FREQMEAS_TARGET_CLKIN_MASK
)

	)

5471 
	#INPUTMUX_BASE
 (0x40005000u)

	)

5473 
	#INPUTMUX
 ((
INPUTMUX_Ty³
 *)
INPUTMUX_BASE
)

	)

5475 
	#INPUTMUX_BASE_ADDRS
 { 
INPUTMUX_BASE
 }

	)

5477 
	#INPUTMUX_BASE_PTRS
 { 
INPUTMUX
 }

	)

5495 
__IO
 
ušt32_t
 
	mPIO
[6][32];

5496 } 
	tIOCON_Ty³
;

5508 
	#IOCON_PIO_FUNC_MASK
 (0xFU)

	)

5509 
	#IOCON_PIO_FUNC_SHIFT
 (0U)

	)

5510 
	#IOCON_PIO_FUNC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
IOCON_PIO_FUNC_SHIFT
)è& 
IOCON_PIO_FUNC_MASK
)

	)

5511 
	#IOCON_PIO_MODE_MASK
 (0x30U)

	)

5512 
	#IOCON_PIO_MODE_SHIFT
 (4U)

	)

5513 
	#IOCON_PIO_MODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
IOCON_PIO_MODE_SHIFT
)è& 
IOCON_PIO_MODE_MASK
)

	)

5514 
	#IOCON_PIO_I2CSLEW_MASK
 (0x40U)

	)

5515 
	#IOCON_PIO_I2CSLEW_SHIFT
 (6U)

	)

5516 
	#IOCON_PIO_I2CSLEW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
IOCON_PIO_I2CSLEW_SHIFT
)è& 
IOCON_PIO_I2CSLEW_MASK
)

	)

5517 
	#IOCON_PIO_INVERT_MASK
 (0x80U)

	)

5518 
	#IOCON_PIO_INVERT_SHIFT
 (7U)

	)

5519 
	#IOCON_PIO_INVERT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
IOCON_PIO_INVERT_SHIFT
)è& 
IOCON_PIO_INVERT_MASK
)

	)

5520 
	#IOCON_PIO_DIGIMODE_MASK
 (0x100U)

	)

5521 
	#IOCON_PIO_DIGIMODE_SHIFT
 (8U)

	)

5522 
	#IOCON_PIO_DIGIMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
IOCON_PIO_DIGIMODE_SHIFT
)è& 
IOCON_PIO_DIGIMODE_MASK
)

	)

5523 
	#IOCON_PIO_FILTEROFF_MASK
 (0x200U)

	)

5524 
	#IOCON_PIO_FILTEROFF_SHIFT
 (9U)

	)

5525 
	#IOCON_PIO_FILTEROFF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
IOCON_PIO_FILTEROFF_SHIFT
)è& 
IOCON_PIO_FILTEROFF_MASK
)

	)

5526 
	#IOCON_PIO_I2CDRIVE_MASK
 (0x400U)

	)

5527 
	#IOCON_PIO_I2CDRIVE_SHIFT
 (10U)

	)

5528 
	#IOCON_PIO_I2CDRIVE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
IOCON_PIO_I2CDRIVE_SHIFT
)è& 
IOCON_PIO_I2CDRIVE_MASK
)

	)

5529 
	#IOCON_PIO_SLEW_MASK
 (0x400U)

	)

5530 
	#IOCON_PIO_SLEW_SHIFT
 (10U)

	)

5531 
	#IOCON_PIO_SLEW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
IOCON_PIO_SLEW_SHIFT
)è& 
IOCON_PIO_SLEW_MASK
)

	)

5532 
	#IOCON_PIO_OD_MASK
 (0x800U)

	)

5533 
	#IOCON_PIO_OD_SHIFT
 (11U)

	)

5534 
	#IOCON_PIO_OD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
IOCON_PIO_OD_SHIFT
)è& 
IOCON_PIO_OD_MASK
)

	)

5535 
	#IOCON_PIO_I2CFILTER_MASK
 (0x800U)

	)

5536 
	#IOCON_PIO_I2CFILTER_SHIFT
 (11U)

	)

5537 
	#IOCON_PIO_I2CFILTER
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
IOCON_PIO_I2CFILTER_SHIFT
)è& 
IOCON_PIO_I2CFILTER_MASK
)

	)

5540 
	#IOCON_PIO_COUNT
 (6U)

	)

5543 
	#IOCON_PIO_COUNT2
 (32U)

	)

5553 
	#IOCON_BASE
 (0x40001000u)

	)

5555 
	#IOCON
 ((
IOCON_Ty³
 *)
IOCON_BASE
)

	)

5557 
	#IOCON_BASE_ADDRS
 { 
IOCON_BASE
 }

	)

5559 
	#IOCON_BASE_PTRS
 { 
IOCON
 }

	)

5577 
__IO
 
ušt32_t
 
	mTIMH
;

5578 
__IO
 
ušt32_t
 
	mTIMV
;

5579 
__IO
 
ušt32_t
 
	mPOL
;

5580 
__IO
 
ušt32_t
 
	mLE
;

5581 
__IO
 
ušt32_t
 
	mUPBASE
;

5582 
__IO
 
ušt32_t
 
	mLPBASE
;

5583 
__IO
 
ušt32_t
 
	mCTRL
;

5584 
__IO
 
ušt32_t
 
	mINTMSK
;

5585 
__I
 
ušt32_t
 
	mINTRAW
;

5586 
__I
 
ušt32_t
 
	mINTSTAT
;

5587 
__IO
 
ušt32_t
 
	mINTCLR
;

5588 
__I
 
ušt32_t
 
	mUPCURR
;

5589 
__I
 
ušt32_t
 
	mLPCURR
;

5590 
ušt8_t
 
	mRESERVED_0
[460];

5591 
__IO
 
ušt32_t
 
	mPAL
[128];

5592 
ušt8_t
 
	mRESERVED_1
[1024];

5593 
__IO
 
ušt32_t
 
	mCRSR_IMG
[256];

5594 
__IO
 
ušt32_t
 
	mCRSR_CTRL
;

5595 
__IO
 
ušt32_t
 
	mCRSR_CFG
;

5596 
__IO
 
ušt32_t
 
	mCRSR_PAL0
;

5597 
__IO
 
ušt32_t
 
	mCRSR_PAL1
;

5598 
__IO
 
ušt32_t
 
	mCRSR_XY
;

5599 
__IO
 
ušt32_t
 
	mCRSR_CLIP
;

5600 
ušt8_t
 
	mRESERVED_2
[8];

5601 
__IO
 
ušt32_t
 
	mCRSR_INTMSK
;

5602 
__O
 
ušt32_t
 
	mCRSR_INTCLR
;

5603 
__I
 
ušt32_t
 
	mCRSR_INTRAW
;

5604 
__I
 
ušt32_t
 
	mCRSR_INTSTAT
;

5605 } 
	tLCD_Ty³
;

5617 
	#LCD_TIMH_PPL_MASK
 (0xFCU)

	)

5618 
	#LCD_TIMH_PPL_SHIFT
 (2U)

	)

5619 
	#LCD_TIMH_PPL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_TIMH_PPL_SHIFT
)è& 
LCD_TIMH_PPL_MASK
)

	)

5620 
	#LCD_TIMH_HSW_MASK
 (0xFF00U)

	)

5621 
	#LCD_TIMH_HSW_SHIFT
 (8U)

	)

5622 
	#LCD_TIMH_HSW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_TIMH_HSW_SHIFT
)è& 
LCD_TIMH_HSW_MASK
)

	)

5623 
	#LCD_TIMH_HFP_MASK
 (0xFF0000U)

	)

5624 
	#LCD_TIMH_HFP_SHIFT
 (16U)

	)

5625 
	#LCD_TIMH_HFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_TIMH_HFP_SHIFT
)è& 
LCD_TIMH_HFP_MASK
)

	)

5626 
	#LCD_TIMH_HBP_MASK
 (0xFF000000U)

	)

5627 
	#LCD_TIMH_HBP_SHIFT
 (24U)

	)

5628 
	#LCD_TIMH_HBP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_TIMH_HBP_SHIFT
)è& 
LCD_TIMH_HBP_MASK
)

	)

5631 
	#LCD_TIMV_LPP_MASK
 (0x3FFU)

	)

5632 
	#LCD_TIMV_LPP_SHIFT
 (0U)

	)

5633 
	#LCD_TIMV_LPP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_TIMV_LPP_SHIFT
)è& 
LCD_TIMV_LPP_MASK
)

	)

5634 
	#LCD_TIMV_VSW_MASK
 (0xFC00U)

	)

5635 
	#LCD_TIMV_VSW_SHIFT
 (10U)

	)

5636 
	#LCD_TIMV_VSW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_TIMV_VSW_SHIFT
)è& 
LCD_TIMV_VSW_MASK
)

	)

5637 
	#LCD_TIMV_VFP_MASK
 (0xFF0000U)

	)

5638 
	#LCD_TIMV_VFP_SHIFT
 (16U)

	)

5639 
	#LCD_TIMV_VFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_TIMV_VFP_SHIFT
)è& 
LCD_TIMV_VFP_MASK
)

	)

5640 
	#LCD_TIMV_VBP_MASK
 (0xFF000000U)

	)

5641 
	#LCD_TIMV_VBP_SHIFT
 (24U)

	)

5642 
	#LCD_TIMV_VBP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_TIMV_VBP_SHIFT
)è& 
LCD_TIMV_VBP_MASK
)

	)

5645 
	#LCD_POL_PCD_LO_MASK
 (0x1FU)

	)

5646 
	#LCD_POL_PCD_LO_SHIFT
 (0U)

	)

5647 
	#LCD_POL_PCD_LO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_POL_PCD_LO_SHIFT
)è& 
LCD_POL_PCD_LO_MASK
)

	)

5648 
	#LCD_POL_ACB_MASK
 (0x7C0U)

	)

5649 
	#LCD_POL_ACB_SHIFT
 (6U)

	)

5650 
	#LCD_POL_ACB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_POL_ACB_SHIFT
)è& 
LCD_POL_ACB_MASK
)

	)

5651 
	#LCD_POL_IVS_MASK
 (0x800U)

	)

5652 
	#LCD_POL_IVS_SHIFT
 (11U)

	)

5653 
	#LCD_POL_IVS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_POL_IVS_SHIFT
)è& 
LCD_POL_IVS_MASK
)

	)

5654 
	#LCD_POL_IHS_MASK
 (0x1000U)

	)

5655 
	#LCD_POL_IHS_SHIFT
 (12U)

	)

5656 
	#LCD_POL_IHS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_POL_IHS_SHIFT
)è& 
LCD_POL_IHS_MASK
)

	)

5657 
	#LCD_POL_IPC_MASK
 (0x2000U)

	)

5658 
	#LCD_POL_IPC_SHIFT
 (13U)

	)

5659 
	#LCD_POL_IPC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_POL_IPC_SHIFT
)è& 
LCD_POL_IPC_MASK
)

	)

5660 
	#LCD_POL_IOE_MASK
 (0x4000U)

	)

5661 
	#LCD_POL_IOE_SHIFT
 (14U)

	)

5662 
	#LCD_POL_IOE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_POL_IOE_SHIFT
)è& 
LCD_POL_IOE_MASK
)

	)

5663 
	#LCD_POL_CPL_MASK
 (0x3FF0000U)

	)

5664 
	#LCD_POL_CPL_SHIFT
 (16U)

	)

5665 
	#LCD_POL_CPL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_POL_CPL_SHIFT
)è& 
LCD_POL_CPL_MASK
)

	)

5666 
	#LCD_POL_BCD_MASK
 (0x4000000U)

	)

5667 
	#LCD_POL_BCD_SHIFT
 (26U)

	)

5668 
	#LCD_POL_BCD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_POL_BCD_SHIFT
)è& 
LCD_POL_BCD_MASK
)

	)

5669 
	#LCD_POL_PCD_HI_MASK
 (0xF8000000U)

	)

5670 
	#LCD_POL_PCD_HI_SHIFT
 (27U)

	)

5671 
	#LCD_POL_PCD_HI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_POL_PCD_HI_SHIFT
)è& 
LCD_POL_PCD_HI_MASK
)

	)

5674 
	#LCD_LE_LED_MASK
 (0x7FU)

	)

5675 
	#LCD_LE_LED_SHIFT
 (0U)

	)

5676 
	#LCD_LE_LED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_LE_LED_SHIFT
)è& 
LCD_LE_LED_MASK
)

	)

5677 
	#LCD_LE_LEE_MASK
 (0x10000U)

	)

5678 
	#LCD_LE_LEE_SHIFT
 (16U)

	)

5679 
	#LCD_LE_LEE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_LE_LEE_SHIFT
)è& 
LCD_LE_LEE_MASK
)

	)

5682 
	#LCD_UPBASE_LCDUPBASE_MASK
 (0xFFFFFFF8U)

	)

5683 
	#LCD_UPBASE_LCDUPBASE_SHIFT
 (3U)

	)

5684 
	#LCD_UPBASE_LCDUPBASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_UPBASE_LCDUPBASE_SHIFT
)è& 
LCD_UPBASE_LCDUPBASE_MASK
)

	)

5687 
	#LCD_LPBASE_LCDLPBASE_MASK
 (0xFFFFFFF8U)

	)

5688 
	#LCD_LPBASE_LCDLPBASE_SHIFT
 (3U)

	)

5689 
	#LCD_LPBASE_LCDLPBASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_LPBASE_LCDLPBASE_SHIFT
)è& 
LCD_LPBASE_LCDLPBASE_MASK
)

	)

5692 
	#LCD_CTRL_LCDEN_MASK
 (0x1U)

	)

5693 
	#LCD_CTRL_LCDEN_SHIFT
 (0U)

	)

5694 
	#LCD_CTRL_LCDEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_LCDEN_SHIFT
)è& 
LCD_CTRL_LCDEN_MASK
)

	)

5695 
	#LCD_CTRL_LCDBPP_MASK
 (0xEU)

	)

5696 
	#LCD_CTRL_LCDBPP_SHIFT
 (1U)

	)

5697 
	#LCD_CTRL_LCDBPP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_LCDBPP_SHIFT
)è& 
LCD_CTRL_LCDBPP_MASK
)

	)

5698 
	#LCD_CTRL_LCDBW_MASK
 (0x10U)

	)

5699 
	#LCD_CTRL_LCDBW_SHIFT
 (4U)

	)

5700 
	#LCD_CTRL_LCDBW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_LCDBW_SHIFT
)è& 
LCD_CTRL_LCDBW_MASK
)

	)

5701 
	#LCD_CTRL_LCDTFT_MASK
 (0x20U)

	)

5702 
	#LCD_CTRL_LCDTFT_SHIFT
 (5U)

	)

5703 
	#LCD_CTRL_LCDTFT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_LCDTFT_SHIFT
)è& 
LCD_CTRL_LCDTFT_MASK
)

	)

5704 
	#LCD_CTRL_LCDMONO8_MASK
 (0x40U)

	)

5705 
	#LCD_CTRL_LCDMONO8_SHIFT
 (6U)

	)

5706 
	#LCD_CTRL_LCDMONO8
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_LCDMONO8_SHIFT
)è& 
LCD_CTRL_LCDMONO8_MASK
)

	)

5707 
	#LCD_CTRL_LCDDUAL_MASK
 (0x80U)

	)

5708 
	#LCD_CTRL_LCDDUAL_SHIFT
 (7U)

	)

5709 
	#LCD_CTRL_LCDDUAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_LCDDUAL_SHIFT
)è& 
LCD_CTRL_LCDDUAL_MASK
)

	)

5710 
	#LCD_CTRL_BGR_MASK
 (0x100U)

	)

5711 
	#LCD_CTRL_BGR_SHIFT
 (8U)

	)

5712 
	#LCD_CTRL_BGR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_BGR_SHIFT
)è& 
LCD_CTRL_BGR_MASK
)

	)

5713 
	#LCD_CTRL_BEBO_MASK
 (0x200U)

	)

5714 
	#LCD_CTRL_BEBO_SHIFT
 (9U)

	)

5715 
	#LCD_CTRL_BEBO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_BEBO_SHIFT
)è& 
LCD_CTRL_BEBO_MASK
)

	)

5716 
	#LCD_CTRL_BEPO_MASK
 (0x400U)

	)

5717 
	#LCD_CTRL_BEPO_SHIFT
 (10U)

	)

5718 
	#LCD_CTRL_BEPO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_BEPO_SHIFT
)è& 
LCD_CTRL_BEPO_MASK
)

	)

5719 
	#LCD_CTRL_LCDPWR_MASK
 (0x800U)

	)

5720 
	#LCD_CTRL_LCDPWR_SHIFT
 (11U)

	)

5721 
	#LCD_CTRL_LCDPWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_LCDPWR_SHIFT
)è& 
LCD_CTRL_LCDPWR_MASK
)

	)

5722 
	#LCD_CTRL_LCDVCOMP_MASK
 (0x3000U)

	)

5723 
	#LCD_CTRL_LCDVCOMP_SHIFT
 (12U)

	)

5724 
	#LCD_CTRL_LCDVCOMP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_LCDVCOMP_SHIFT
)è& 
LCD_CTRL_LCDVCOMP_MASK
)

	)

5725 
	#LCD_CTRL_WATERMARK_MASK
 (0x10000U)

	)

5726 
	#LCD_CTRL_WATERMARK_SHIFT
 (16U)

	)

5727 
	#LCD_CTRL_WATERMARK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CTRL_WATERMARK_SHIFT
)è& 
LCD_CTRL_WATERMARK_MASK
)

	)

5730 
	#LCD_INTMSK_FUFIM_MASK
 (0x2U)

	)

5731 
	#LCD_INTMSK_FUFIM_SHIFT
 (1U)

	)

5732 
	#LCD_INTMSK_FUFIM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTMSK_FUFIM_SHIFT
)è& 
LCD_INTMSK_FUFIM_MASK
)

	)

5733 
	#LCD_INTMSK_LNBUIM_MASK
 (0x4U)

	)

5734 
	#LCD_INTMSK_LNBUIM_SHIFT
 (2U)

	)

5735 
	#LCD_INTMSK_LNBUIM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTMSK_LNBUIM_SHIFT
)è& 
LCD_INTMSK_LNBUIM_MASK
)

	)

5736 
	#LCD_INTMSK_VCOMPIM_MASK
 (0x8U)

	)

5737 
	#LCD_INTMSK_VCOMPIM_SHIFT
 (3U)

	)

5738 
	#LCD_INTMSK_VCOMPIM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTMSK_VCOMPIM_SHIFT
)è& 
LCD_INTMSK_VCOMPIM_MASK
)

	)

5739 
	#LCD_INTMSK_BERIM_MASK
 (0x10U)

	)

5740 
	#LCD_INTMSK_BERIM_SHIFT
 (4U)

	)

5741 
	#LCD_INTMSK_BERIM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTMSK_BERIM_SHIFT
)è& 
LCD_INTMSK_BERIM_MASK
)

	)

5744 
	#LCD_INTRAW_FUFRIS_MASK
 (0x2U)

	)

5745 
	#LCD_INTRAW_FUFRIS_SHIFT
 (1U)

	)

5746 
	#LCD_INTRAW_FUFRIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTRAW_FUFRIS_SHIFT
)è& 
LCD_INTRAW_FUFRIS_MASK
)

	)

5747 
	#LCD_INTRAW_LNBURIS_MASK
 (0x4U)

	)

5748 
	#LCD_INTRAW_LNBURIS_SHIFT
 (2U)

	)

5749 
	#LCD_INTRAW_LNBURIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTRAW_LNBURIS_SHIFT
)è& 
LCD_INTRAW_LNBURIS_MASK
)

	)

5750 
	#LCD_INTRAW_VCOMPRIS_MASK
 (0x8U)

	)

5751 
	#LCD_INTRAW_VCOMPRIS_SHIFT
 (3U)

	)

5752 
	#LCD_INTRAW_VCOMPRIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTRAW_VCOMPRIS_SHIFT
)è& 
LCD_INTRAW_VCOMPRIS_MASK
)

	)

5753 
	#LCD_INTRAW_BERRAW_MASK
 (0x10U)

	)

5754 
	#LCD_INTRAW_BERRAW_SHIFT
 (4U)

	)

5755 
	#LCD_INTRAW_BERRAW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTRAW_BERRAW_SHIFT
)è& 
LCD_INTRAW_BERRAW_MASK
)

	)

5758 
	#LCD_INTSTAT_FUFMIS_MASK
 (0x2U)

	)

5759 
	#LCD_INTSTAT_FUFMIS_SHIFT
 (1U)

	)

5760 
	#LCD_INTSTAT_FUFMIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTSTAT_FUFMIS_SHIFT
)è& 
LCD_INTSTAT_FUFMIS_MASK
)

	)

5761 
	#LCD_INTSTAT_LNBUMIS_MASK
 (0x4U)

	)

5762 
	#LCD_INTSTAT_LNBUMIS_SHIFT
 (2U)

	)

5763 
	#LCD_INTSTAT_LNBUMIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTSTAT_LNBUMIS_SHIFT
)è& 
LCD_INTSTAT_LNBUMIS_MASK
)

	)

5764 
	#LCD_INTSTAT_VCOMPMIS_MASK
 (0x8U)

	)

5765 
	#LCD_INTSTAT_VCOMPMIS_SHIFT
 (3U)

	)

5766 
	#LCD_INTSTAT_VCOMPMIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTSTAT_VCOMPMIS_SHIFT
)è& 
LCD_INTSTAT_VCOMPMIS_MASK
)

	)

5767 
	#LCD_INTSTAT_BERMIS_MASK
 (0x10U)

	)

5768 
	#LCD_INTSTAT_BERMIS_SHIFT
 (4U)

	)

5769 
	#LCD_INTSTAT_BERMIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTSTAT_BERMIS_SHIFT
)è& 
LCD_INTSTAT_BERMIS_MASK
)

	)

5772 
	#LCD_INTCLR_FUFIC_MASK
 (0x2U)

	)

5773 
	#LCD_INTCLR_FUFIC_SHIFT
 (1U)

	)

5774 
	#LCD_INTCLR_FUFIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTCLR_FUFIC_SHIFT
)è& 
LCD_INTCLR_FUFIC_MASK
)

	)

5775 
	#LCD_INTCLR_LNBUIC_MASK
 (0x4U)

	)

5776 
	#LCD_INTCLR_LNBUIC_SHIFT
 (2U)

	)

5777 
	#LCD_INTCLR_LNBUIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTCLR_LNBUIC_SHIFT
)è& 
LCD_INTCLR_LNBUIC_MASK
)

	)

5778 
	#LCD_INTCLR_VCOMPIC_MASK
 (0x8U)

	)

5779 
	#LCD_INTCLR_VCOMPIC_SHIFT
 (3U)

	)

5780 
	#LCD_INTCLR_VCOMPIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTCLR_VCOMPIC_SHIFT
)è& 
LCD_INTCLR_VCOMPIC_MASK
)

	)

5781 
	#LCD_INTCLR_BERIC_MASK
 (0x10U)

	)

5782 
	#LCD_INTCLR_BERIC_SHIFT
 (4U)

	)

5783 
	#LCD_INTCLR_BERIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_INTCLR_BERIC_SHIFT
)è& 
LCD_INTCLR_BERIC_MASK
)

	)

5786 
	#LCD_UPCURR_LCDUPCURR_MASK
 (0xFFFFFFFFU)

	)

5787 
	#LCD_UPCURR_LCDUPCURR_SHIFT
 (0U)

	)

5788 
	#LCD_UPCURR_LCDUPCURR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_UPCURR_LCDUPCURR_SHIFT
)è& 
LCD_UPCURR_LCDUPCURR_MASK
)

	)

5791 
	#LCD_LPCURR_LCDLPCURR_MASK
 (0xFFFFFFFFU)

	)

5792 
	#LCD_LPCURR_LCDLPCURR_SHIFT
 (0U)

	)

5793 
	#LCD_LPCURR_LCDLPCURR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_LPCURR_LCDLPCURR_SHIFT
)è& 
LCD_LPCURR_LCDLPCURR_MASK
)

	)

5796 
	#LCD_PAL_R04_0_MASK
 (0x1FU)

	)

5797 
	#LCD_PAL_R04_0_SHIFT
 (0U)

	)

5798 
	#LCD_PAL_R04_0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_PAL_R04_0_SHIFT
)è& 
LCD_PAL_R04_0_MASK
)

	)

5799 
	#LCD_PAL_G04_0_MASK
 (0x3E0U)

	)

5800 
	#LCD_PAL_G04_0_SHIFT
 (5U)

	)

5801 
	#LCD_PAL_G04_0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_PAL_G04_0_SHIFT
)è& 
LCD_PAL_G04_0_MASK
)

	)

5802 
	#LCD_PAL_B04_0_MASK
 (0x7C00U)

	)

5803 
	#LCD_PAL_B04_0_SHIFT
 (10U)

	)

5804 
	#LCD_PAL_B04_0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_PAL_B04_0_SHIFT
)è& 
LCD_PAL_B04_0_MASK
)

	)

5805 
	#LCD_PAL_I0_MASK
 (0x8000U)

	)

5806 
	#LCD_PAL_I0_SHIFT
 (15U)

	)

5807 
	#LCD_PAL_I0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_PAL_I0_SHIFT
)è& 
LCD_PAL_I0_MASK
)

	)

5808 
	#LCD_PAL_R14_0_MASK
 (0x1F0000U)

	)

5809 
	#LCD_PAL_R14_0_SHIFT
 (16U)

	)

5810 
	#LCD_PAL_R14_0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_PAL_R14_0_SHIFT
)è& 
LCD_PAL_R14_0_MASK
)

	)

5811 
	#LCD_PAL_G14_0_MASK
 (0x3E00000U)

	)

5812 
	#LCD_PAL_G14_0_SHIFT
 (21U)

	)

5813 
	#LCD_PAL_G14_0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_PAL_G14_0_SHIFT
)è& 
LCD_PAL_G14_0_MASK
)

	)

5814 
	#LCD_PAL_B14_0_MASK
 (0x7C000000U)

	)

5815 
	#LCD_PAL_B14_0_SHIFT
 (26U)

	)

5816 
	#LCD_PAL_B14_0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_PAL_B14_0_SHIFT
)è& 
LCD_PAL_B14_0_MASK
)

	)

5817 
	#LCD_PAL_I1_MASK
 (0x80000000U)

	)

5818 
	#LCD_PAL_I1_SHIFT
 (31U)

	)

5819 
	#LCD_PAL_I1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_PAL_I1_SHIFT
)è& 
LCD_PAL_I1_MASK
)

	)

5822 
	#LCD_PAL_COUNT
 (128U)

	)

5825 
	#LCD_CRSR_IMG_CRSR_IMG_MASK
 (0xFFFFFFFFU)

	)

5826 
	#LCD_CRSR_IMG_CRSR_IMG_SHIFT
 (0U)

	)

5827 
	#LCD_CRSR_IMG_CRSR_IMG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_IMG_CRSR_IMG_SHIFT
)è& 
LCD_CRSR_IMG_CRSR_IMG_MASK
)

	)

5830 
	#LCD_CRSR_IMG_COUNT
 (256U)

	)

5833 
	#LCD_CRSR_CTRL_CRSRON_MASK
 (0x1U)

	)

5834 
	#LCD_CRSR_CTRL_CRSRON_SHIFT
 (0U)

	)

5835 
	#LCD_CRSR_CTRL_CRSRON
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_CTRL_CRSRON_SHIFT
)è& 
LCD_CRSR_CTRL_CRSRON_MASK
)

	)

5836 
	#LCD_CRSR_CTRL_CRSRNUM1_0_MASK
 (0x30U)

	)

5837 
	#LCD_CRSR_CTRL_CRSRNUM1_0_SHIFT
 (4U)

	)

5838 
	#LCD_CRSR_CTRL_CRSRNUM1_0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_CTRL_CRSRNUM1_0_SHIFT
)è& 
LCD_CRSR_CTRL_CRSRNUM1_0_MASK
)

	)

5841 
	#LCD_CRSR_CFG_CRSRSIZE_MASK
 (0x1U)

	)

5842 
	#LCD_CRSR_CFG_CRSRSIZE_SHIFT
 (0U)

	)

5843 
	#LCD_CRSR_CFG_CRSRSIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_CFG_CRSRSIZE_SHIFT
)è& 
LCD_CRSR_CFG_CRSRSIZE_MASK
)

	)

5844 
	#LCD_CRSR_CFG_FRAMESYNC_MASK
 (0x2U)

	)

5845 
	#LCD_CRSR_CFG_FRAMESYNC_SHIFT
 (1U)

	)

5846 
	#LCD_CRSR_CFG_FRAMESYNC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_CFG_FRAMESYNC_SHIFT
)è& 
LCD_CRSR_CFG_FRAMESYNC_MASK
)

	)

5849 
	#LCD_CRSR_PAL0_RED_MASK
 (0xFFU)

	)

5850 
	#LCD_CRSR_PAL0_RED_SHIFT
 (0U)

	)

5851 
	#LCD_CRSR_PAL0_RED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_PAL0_RED_SHIFT
)è& 
LCD_CRSR_PAL0_RED_MASK
)

	)

5852 
	#LCD_CRSR_PAL0_GREEN_MASK
 (0xFF00U)

	)

5853 
	#LCD_CRSR_PAL0_GREEN_SHIFT
 (8U)

	)

5854 
	#LCD_CRSR_PAL0_GREEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_PAL0_GREEN_SHIFT
)è& 
LCD_CRSR_PAL0_GREEN_MASK
)

	)

5855 
	#LCD_CRSR_PAL0_BLUE_MASK
 (0xFF0000U)

	)

5856 
	#LCD_CRSR_PAL0_BLUE_SHIFT
 (16U)

	)

5857 
	#LCD_CRSR_PAL0_BLUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_PAL0_BLUE_SHIFT
)è& 
LCD_CRSR_PAL0_BLUE_MASK
)

	)

5860 
	#LCD_CRSR_PAL1_RED_MASK
 (0xFFU)

	)

5861 
	#LCD_CRSR_PAL1_RED_SHIFT
 (0U)

	)

5862 
	#LCD_CRSR_PAL1_RED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_PAL1_RED_SHIFT
)è& 
LCD_CRSR_PAL1_RED_MASK
)

	)

5863 
	#LCD_CRSR_PAL1_GREEN_MASK
 (0xFF00U)

	)

5864 
	#LCD_CRSR_PAL1_GREEN_SHIFT
 (8U)

	)

5865 
	#LCD_CRSR_PAL1_GREEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_PAL1_GREEN_SHIFT
)è& 
LCD_CRSR_PAL1_GREEN_MASK
)

	)

5866 
	#LCD_CRSR_PAL1_BLUE_MASK
 (0xFF0000U)

	)

5867 
	#LCD_CRSR_PAL1_BLUE_SHIFT
 (16U)

	)

5868 
	#LCD_CRSR_PAL1_BLUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_PAL1_BLUE_SHIFT
)è& 
LCD_CRSR_PAL1_BLUE_MASK
)

	)

5871 
	#LCD_CRSR_XY_CRSRX_MASK
 (0x3FFU)

	)

5872 
	#LCD_CRSR_XY_CRSRX_SHIFT
 (0U)

	)

5873 
	#LCD_CRSR_XY_CRSRX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_XY_CRSRX_SHIFT
)è& 
LCD_CRSR_XY_CRSRX_MASK
)

	)

5874 
	#LCD_CRSR_XY_CRSRY_MASK
 (0x3FF0000U)

	)

5875 
	#LCD_CRSR_XY_CRSRY_SHIFT
 (16U)

	)

5876 
	#LCD_CRSR_XY_CRSRY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_XY_CRSRY_SHIFT
)è& 
LCD_CRSR_XY_CRSRY_MASK
)

	)

5879 
	#LCD_CRSR_CLIP_CRSRCLIPX_MASK
 (0x3FU)

	)

5880 
	#LCD_CRSR_CLIP_CRSRCLIPX_SHIFT
 (0U)

	)

5881 
	#LCD_CRSR_CLIP_CRSRCLIPX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_CLIP_CRSRCLIPX_SHIFT
)è& 
LCD_CRSR_CLIP_CRSRCLIPX_MASK
)

	)

5882 
	#LCD_CRSR_CLIP_CRSRCLIPY_MASK
 (0x3F00U)

	)

5883 
	#LCD_CRSR_CLIP_CRSRCLIPY_SHIFT
 (8U)

	)

5884 
	#LCD_CRSR_CLIP_CRSRCLIPY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_CLIP_CRSRCLIPY_SHIFT
)è& 
LCD_CRSR_CLIP_CRSRCLIPY_MASK
)

	)

5887 
	#LCD_CRSR_INTMSK_CRSRIM_MASK
 (0x1U)

	)

5888 
	#LCD_CRSR_INTMSK_CRSRIM_SHIFT
 (0U)

	)

5889 
	#LCD_CRSR_INTMSK_CRSRIM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_INTMSK_CRSRIM_SHIFT
)è& 
LCD_CRSR_INTMSK_CRSRIM_MASK
)

	)

5892 
	#LCD_CRSR_INTCLR_CRSRIC_MASK
 (0x1U)

	)

5893 
	#LCD_CRSR_INTCLR_CRSRIC_SHIFT
 (0U)

	)

5894 
	#LCD_CRSR_INTCLR_CRSRIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_INTCLR_CRSRIC_SHIFT
)è& 
LCD_CRSR_INTCLR_CRSRIC_MASK
)

	)

5897 
	#LCD_CRSR_INTRAW_CRSRRIS_MASK
 (0x1U)

	)

5898 
	#LCD_CRSR_INTRAW_CRSRRIS_SHIFT
 (0U)

	)

5899 
	#LCD_CRSR_INTRAW_CRSRRIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_INTRAW_CRSRRIS_SHIFT
)è& 
LCD_CRSR_INTRAW_CRSRRIS_MASK
)

	)

5902 
	#LCD_CRSR_INTSTAT_CRSRMIS_MASK
 (0x1U)

	)

5903 
	#LCD_CRSR_INTSTAT_CRSRMIS_SHIFT
 (0U)

	)

5904 
	#LCD_CRSR_INTSTAT_CRSRMIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
LCD_CRSR_INTSTAT_CRSRMIS_SHIFT
)è& 
LCD_CRSR_INTSTAT_CRSRMIS_MASK
)

	)

5914 
	#LCD_BASE
 (0x40083000u)

	)

5916 
	#LCD
 ((
LCD_Ty³
 *)
LCD_BASE
)

	)

5918 
	#LCD_BASE_ADDRS
 { 
LCD_BASE
 }

	)

5920 
	#LCD_BASE_PTRS
 { 
LCD
 }

	)

5922 
	#LCD_IRQS
 { 
LCD_IRQn
 }

	)

5941 
__IO
 
ušt32_t
 
	mINTVAL
;

5942 
__I
 
ušt32_t
 
	mTIMER
;

5943 
__IO
 
ušt32_t
 
	mCTRL
;

5944 
__IO
 
ušt32_t
 
	mSTAT
;

5945 } 
	mCHANNEL
[4];

5946 
ušt8_t
 
	mRESERVED_0
[176];

5947 
__IO
 
ušt32_t
 
	mMODCFG
;

5948 
__I
 
ušt32_t
 
	mIDLE_CH
;

5949 
__IO
 
ušt32_t
 
	mIRQ_FLAG
;

5950 } 
	tMRT_Ty³
;

5962 
	#MRT_CHANNEL_INTVAL_IVALUE_MASK
 (0xFFFFFFU)

	)

5963 
	#MRT_CHANNEL_INTVAL_IVALUE_SHIFT
 (0U)

	)

5964 
	#MRT_CHANNEL_INTVAL_IVALUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_CHANNEL_INTVAL_IVALUE_SHIFT
)è& 
MRT_CHANNEL_INTVAL_IVALUE_MASK
)

	)

5965 
	#MRT_CHANNEL_INTVAL_LOAD_MASK
 (0x80000000U)

	)

5966 
	#MRT_CHANNEL_INTVAL_LOAD_SHIFT
 (31U)

	)

5967 
	#MRT_CHANNEL_INTVAL_LOAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_CHANNEL_INTVAL_LOAD_SHIFT
)è& 
MRT_CHANNEL_INTVAL_LOAD_MASK
)

	)

5970 
	#MRT_CHANNEL_INTVAL_COUNT
 (4U)

	)

5973 
	#MRT_CHANNEL_TIMER_VALUE_MASK
 (0xFFFFFFU)

	)

5974 
	#MRT_CHANNEL_TIMER_VALUE_SHIFT
 (0U)

	)

5975 
	#MRT_CHANNEL_TIMER_VALUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_CHANNEL_TIMER_VALUE_SHIFT
)è& 
MRT_CHANNEL_TIMER_VALUE_MASK
)

	)

5978 
	#MRT_CHANNEL_TIMER_COUNT
 (4U)

	)

5981 
	#MRT_CHANNEL_CTRL_INTEN_MASK
 (0x1U)

	)

5982 
	#MRT_CHANNEL_CTRL_INTEN_SHIFT
 (0U)

	)

5983 
	#MRT_CHANNEL_CTRL_INTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_CHANNEL_CTRL_INTEN_SHIFT
)è& 
MRT_CHANNEL_CTRL_INTEN_MASK
)

	)

5984 
	#MRT_CHANNEL_CTRL_MODE_MASK
 (0x6U)

	)

5985 
	#MRT_CHANNEL_CTRL_MODE_SHIFT
 (1U)

	)

5986 
	#MRT_CHANNEL_CTRL_MODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_CHANNEL_CTRL_MODE_SHIFT
)è& 
MRT_CHANNEL_CTRL_MODE_MASK
)

	)

5989 
	#MRT_CHANNEL_CTRL_COUNT
 (4U)

	)

5992 
	#MRT_CHANNEL_STAT_INTFLAG_MASK
 (0x1U)

	)

5993 
	#MRT_CHANNEL_STAT_INTFLAG_SHIFT
 (0U)

	)

5994 
	#MRT_CHANNEL_STAT_INTFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_CHANNEL_STAT_INTFLAG_SHIFT
)è& 
MRT_CHANNEL_STAT_INTFLAG_MASK
)

	)

5995 
	#MRT_CHANNEL_STAT_RUN_MASK
 (0x2U)

	)

5996 
	#MRT_CHANNEL_STAT_RUN_SHIFT
 (1U)

	)

5997 
	#MRT_CHANNEL_STAT_RUN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_CHANNEL_STAT_RUN_SHIFT
)è& 
MRT_CHANNEL_STAT_RUN_MASK
)

	)

5998 
	#MRT_CHANNEL_STAT_INUSE_MASK
 (0x4U)

	)

5999 
	#MRT_CHANNEL_STAT_INUSE_SHIFT
 (2U)

	)

6000 
	#MRT_CHANNEL_STAT_INUSE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_CHANNEL_STAT_INUSE_SHIFT
)è& 
MRT_CHANNEL_STAT_INUSE_MASK
)

	)

6003 
	#MRT_CHANNEL_STAT_COUNT
 (4U)

	)

6006 
	#MRT_MODCFG_NOC_MASK
 (0xFU)

	)

6007 
	#MRT_MODCFG_NOC_SHIFT
 (0U)

	)

6008 
	#MRT_MODCFG_NOC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_MODCFG_NOC_SHIFT
)è& 
MRT_MODCFG_NOC_MASK
)

	)

6009 
	#MRT_MODCFG_NOB_MASK
 (0x1F0U)

	)

6010 
	#MRT_MODCFG_NOB_SHIFT
 (4U)

	)

6011 
	#MRT_MODCFG_NOB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_MODCFG_NOB_SHIFT
)è& 
MRT_MODCFG_NOB_MASK
)

	)

6012 
	#MRT_MODCFG_MULTITASK_MASK
 (0x80000000U)

	)

6013 
	#MRT_MODCFG_MULTITASK_SHIFT
 (31U)

	)

6014 
	#MRT_MODCFG_MULTITASK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_MODCFG_MULTITASK_SHIFT
)è& 
MRT_MODCFG_MULTITASK_MASK
)

	)

6017 
	#MRT_IDLE_CH_CHAN_MASK
 (0xF0U)

	)

6018 
	#MRT_IDLE_CH_CHAN_SHIFT
 (4U)

	)

6019 
	#MRT_IDLE_CH_CHAN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_IDLE_CH_CHAN_SHIFT
)è& 
MRT_IDLE_CH_CHAN_MASK
)

	)

6022 
	#MRT_IRQ_FLAG_GFLAG0_MASK
 (0x1U)

	)

6023 
	#MRT_IRQ_FLAG_GFLAG0_SHIFT
 (0U)

	)

6024 
	#MRT_IRQ_FLAG_GFLAG0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_IRQ_FLAG_GFLAG0_SHIFT
)è& 
MRT_IRQ_FLAG_GFLAG0_MASK
)

	)

6025 
	#MRT_IRQ_FLAG_GFLAG1_MASK
 (0x2U)

	)

6026 
	#MRT_IRQ_FLAG_GFLAG1_SHIFT
 (1U)

	)

6027 
	#MRT_IRQ_FLAG_GFLAG1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_IRQ_FLAG_GFLAG1_SHIFT
)è& 
MRT_IRQ_FLAG_GFLAG1_MASK
)

	)

6028 
	#MRT_IRQ_FLAG_GFLAG2_MASK
 (0x4U)

	)

6029 
	#MRT_IRQ_FLAG_GFLAG2_SHIFT
 (2U)

	)

6030 
	#MRT_IRQ_FLAG_GFLAG2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_IRQ_FLAG_GFLAG2_SHIFT
)è& 
MRT_IRQ_FLAG_GFLAG2_MASK
)

	)

6031 
	#MRT_IRQ_FLAG_GFLAG3_MASK
 (0x8U)

	)

6032 
	#MRT_IRQ_FLAG_GFLAG3_SHIFT
 (3U)

	)

6033 
	#MRT_IRQ_FLAG_GFLAG3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
MRT_IRQ_FLAG_GFLAG3_SHIFT
)è& 
MRT_IRQ_FLAG_GFLAG3_MASK
)

	)

6043 
	#MRT0_BASE
 (0x4000D000u)

	)

6045 
	#MRT0
 ((
MRT_Ty³
 *)
MRT0_BASE
)

	)

6047 
	#MRT_BASE_ADDRS
 { 
MRT0_BASE
 }

	)

6049 
	#MRT_BASE_PTRS
 { 
MRT0
 }

	)

6051 
	#MRT_IRQS
 { 
MRT0_IRQn
 }

	)

6069 
ušt8_t
 
	mRESERVED_0
[16];

6070 
__I
 
ušt32_t
 
	mAESKEY
[8];

6071 
__I
 
ušt32_t
 
	mECRP
;

6072 
ušt8_t
 
	mRESERVED_1
[4];

6073 
__I
 
ušt32_t
 
	mUSER0
;

6074 
__I
 
ušt32_t
 
	mUSER1
;

6075 } 
	tOTPC_Ty³
;

6087 
	#OTPC_AESKEY_KEY_MASK
 (0xFFFFFFFFU)

	)

6088 
	#OTPC_AESKEY_KEY_SHIFT
 (0U)

	)

6089 
	#OTPC_AESKEY_KEY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
OTPC_AESKEY_KEY_SHIFT
)è& 
OTPC_AESKEY_KEY_MASK
)

	)

6092 
	#OTPC_AESKEY_COUNT
 (8U)

	)

6095 
	#OTPC_ECRP_CRP_MASS_ERASE_DISABLE_MASK
 (0x10U)

	)

6096 
	#OTPC_ECRP_CRP_MASS_ERASE_DISABLE_SHIFT
 (4U)

	)

6097 
	#OTPC_ECRP_CRP_MASS_ERASE_DISABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
OTPC_ECRP_CRP_MASS_ERASE_DISABLE_SHIFT
)è& 
OTPC_ECRP_CRP_MASS_ERASE_DISABLE_MASK
)

	)

6098 
	#OTPC_ECRP_IAP_PROTECTION_ENABLE_MASK
 (0x20U)

	)

6099 
	#OTPC_ECRP_IAP_PROTECTION_ENABLE_SHIFT
 (5U)

	)

6100 
	#OTPC_ECRP_IAP_PROTECTION_ENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
OTPC_ECRP_IAP_PROTECTION_ENABLE_SHIFT
)è& 
OTPC_ECRP_IAP_PROTECTION_ENABLE_MASK
)

	)

6101 
	#OTPC_ECRP_CRP_ISP_DISABLE_PIN_MASK
 (0x40U)

	)

6102 
	#OTPC_ECRP_CRP_ISP_DISABLE_PIN_SHIFT
 (6U)

	)

6103 
	#OTPC_ECRP_CRP_ISP_DISABLE_PIN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
OTPC_ECRP_CRP_ISP_DISABLE_PIN_SHIFT
)è& 
OTPC_ECRP_CRP_ISP_DISABLE_PIN_MASK
)

	)

6104 
	#OTPC_ECRP_CRP_ISP_DISABLE_IAP_MASK
 (0x80U)

	)

6105 
	#OTPC_ECRP_CRP_ISP_DISABLE_IAP_SHIFT
 (7U)

	)

6106 
	#OTPC_ECRP_CRP_ISP_DISABLE_IAP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
OTPC_ECRP_CRP_ISP_DISABLE_IAP_SHIFT
)è& 
OTPC_ECRP_CRP_ISP_DISABLE_IAP_MASK
)

	)

6107 
	#OTPC_ECRP_CRP_ALLOW_ZERO_MASK
 (0x200U)

	)

6108 
	#OTPC_ECRP_CRP_ALLOW_ZERO_SHIFT
 (9U)

	)

6109 
	#OTPC_ECRP_CRP_ALLOW_ZERO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
OTPC_ECRP_CRP_ALLOW_ZERO_SHIFT
)è& 
OTPC_ECRP_CRP_ALLOW_ZERO_MASK
)

	)

6110 
	#OTPC_ECRP_JTAG_DISABLE_MASK
 (0x80000000U)

	)

6111 
	#OTPC_ECRP_JTAG_DISABLE_SHIFT
 (31U)

	)

6112 
	#OTPC_ECRP_JTAG_DISABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
OTPC_ECRP_JTAG_DISABLE_SHIFT
)è& 
OTPC_ECRP_JTAG_DISABLE_MASK
)

	)

6115 
	#OTPC_USER0_USER0_MASK
 (0xFFFFFFFFU)

	)

6116 
	#OTPC_USER0_USER0_SHIFT
 (0U)

	)

6117 
	#OTPC_USER0_USER0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
OTPC_USER0_USER0_SHIFT
)è& 
OTPC_USER0_USER0_MASK
)

	)

6120 
	#OTPC_USER1_USER1_MASK
 (0xFFFFFFFFU)

	)

6121 
	#OTPC_USER1_USER1_SHIFT
 (0U)

	)

6122 
	#OTPC_USER1_USER1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
OTPC_USER1_USER1_SHIFT
)è& 
OTPC_USER1_USER1_MASK
)

	)

6132 
	#OTPC_BASE
 (0x40015000u)

	)

6134 
	#OTPC
 ((
OTPC_Ty³
 *)
OTPC_BASE
)

	)

6136 
	#OTPC_BASE_ADDRS
 { 
OTPC_BASE
 }

	)

6138 
	#OTPC_BASE_PTRS
 { 
OTPC
 }

	)

6156 
__IO
 
ušt32_t
 
	mISEL
;

6157 
__IO
 
ušt32_t
 
	mIENR
;

6158 
__O
 
ušt32_t
 
	mSIENR
;

6159 
__O
 
ušt32_t
 
	mCIENR
;

6160 
__IO
 
ušt32_t
 
	mIENF
;

6161 
__O
 
ušt32_t
 
	mSIENF
;

6162 
__O
 
ušt32_t
 
	mCIENF
;

6163 
__IO
 
ušt32_t
 
	mRISE
;

6164 
__IO
 
ušt32_t
 
	mFALL
;

6165 
__IO
 
ušt32_t
 
	mIST
;

6166 
__IO
 
ušt32_t
 
	mPMCTRL
;

6167 
__IO
 
ušt32_t
 
	mPMSRC
;

6168 
__IO
 
ušt32_t
 
	mPMCFG
;

6169 } 
	tPINT_Ty³
;

6181 
	#PINT_ISEL_PMODE_MASK
 (0xFFU)

	)

6182 
	#PINT_ISEL_PMODE_SHIFT
 (0U)

	)

6183 
	#PINT_ISEL_PMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_ISEL_PMODE_SHIFT
)è& 
PINT_ISEL_PMODE_MASK
)

	)

6186 
	#PINT_IENR_ENRL_MASK
 (0xFFU)

	)

6187 
	#PINT_IENR_ENRL_SHIFT
 (0U)

	)

6188 
	#PINT_IENR_ENRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_IENR_ENRL_SHIFT
)è& 
PINT_IENR_ENRL_MASK
)

	)

6191 
	#PINT_SIENR_SETENRL_MASK
 (0xFFU)

	)

6192 
	#PINT_SIENR_SETENRL_SHIFT
 (0U)

	)

6193 
	#PINT_SIENR_SETENRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_SIENR_SETENRL_SHIFT
)è& 
PINT_SIENR_SETENRL_MASK
)

	)

6196 
	#PINT_CIENR_CENRL_MASK
 (0xFFU)

	)

6197 
	#PINT_CIENR_CENRL_SHIFT
 (0U)

	)

6198 
	#PINT_CIENR_CENRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_CIENR_CENRL_SHIFT
)è& 
PINT_CIENR_CENRL_MASK
)

	)

6201 
	#PINT_IENF_ENAF_MASK
 (0xFFU)

	)

6202 
	#PINT_IENF_ENAF_SHIFT
 (0U)

	)

6203 
	#PINT_IENF_ENAF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_IENF_ENAF_SHIFT
)è& 
PINT_IENF_ENAF_MASK
)

	)

6206 
	#PINT_SIENF_SETENAF_MASK
 (0xFFU)

	)

6207 
	#PINT_SIENF_SETENAF_SHIFT
 (0U)

	)

6208 
	#PINT_SIENF_SETENAF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_SIENF_SETENAF_SHIFT
)è& 
PINT_SIENF_SETENAF_MASK
)

	)

6211 
	#PINT_CIENF_CENAF_MASK
 (0xFFU)

	)

6212 
	#PINT_CIENF_CENAF_SHIFT
 (0U)

	)

6213 
	#PINT_CIENF_CENAF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_CIENF_CENAF_SHIFT
)è& 
PINT_CIENF_CENAF_MASK
)

	)

6216 
	#PINT_RISE_RDET_MASK
 (0xFFU)

	)

6217 
	#PINT_RISE_RDET_SHIFT
 (0U)

	)

6218 
	#PINT_RISE_RDET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_RISE_RDET_SHIFT
)è& 
PINT_RISE_RDET_MASK
)

	)

6221 
	#PINT_FALL_FDET_MASK
 (0xFFU)

	)

6222 
	#PINT_FALL_FDET_SHIFT
 (0U)

	)

6223 
	#PINT_FALL_FDET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_FALL_FDET_SHIFT
)è& 
PINT_FALL_FDET_MASK
)

	)

6226 
	#PINT_IST_PSTAT_MASK
 (0xFFU)

	)

6227 
	#PINT_IST_PSTAT_SHIFT
 (0U)

	)

6228 
	#PINT_IST_PSTAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_IST_PSTAT_SHIFT
)è& 
PINT_IST_PSTAT_MASK
)

	)

6231 
	#PINT_PMCTRL_SEL_PMATCH_MASK
 (0x1U)

	)

6232 
	#PINT_PMCTRL_SEL_PMATCH_SHIFT
 (0U)

	)

6233 
	#PINT_PMCTRL_SEL_PMATCH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCTRL_SEL_PMATCH_SHIFT
)è& 
PINT_PMCTRL_SEL_PMATCH_MASK
)

	)

6234 
	#PINT_PMCTRL_ENA_RXEV_MASK
 (0x2U)

	)

6235 
	#PINT_PMCTRL_ENA_RXEV_SHIFT
 (1U)

	)

6236 
	#PINT_PMCTRL_ENA_RXEV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCTRL_ENA_RXEV_SHIFT
)è& 
PINT_PMCTRL_ENA_RXEV_MASK
)

	)

6237 
	#PINT_PMCTRL_PMAT_MASK
 (0xFF000000U)

	)

6238 
	#PINT_PMCTRL_PMAT_SHIFT
 (24U)

	)

6239 
	#PINT_PMCTRL_PMAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCTRL_PMAT_SHIFT
)è& 
PINT_PMCTRL_PMAT_MASK
)

	)

6242 
	#PINT_PMSRC_SRC0_MASK
 (0x700U)

	)

6243 
	#PINT_PMSRC_SRC0_SHIFT
 (8U)

	)

6244 
	#PINT_PMSRC_SRC0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMSRC_SRC0_SHIFT
)è& 
PINT_PMSRC_SRC0_MASK
)

	)

6245 
	#PINT_PMSRC_SRC1_MASK
 (0x3800U)

	)

6246 
	#PINT_PMSRC_SRC1_SHIFT
 (11U)

	)

6247 
	#PINT_PMSRC_SRC1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMSRC_SRC1_SHIFT
)è& 
PINT_PMSRC_SRC1_MASK
)

	)

6248 
	#PINT_PMSRC_SRC2_MASK
 (0x1C000U)

	)

6249 
	#PINT_PMSRC_SRC2_SHIFT
 (14U)

	)

6250 
	#PINT_PMSRC_SRC2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMSRC_SRC2_SHIFT
)è& 
PINT_PMSRC_SRC2_MASK
)

	)

6251 
	#PINT_PMSRC_SRC3_MASK
 (0xE0000U)

	)

6252 
	#PINT_PMSRC_SRC3_SHIFT
 (17U)

	)

6253 
	#PINT_PMSRC_SRC3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMSRC_SRC3_SHIFT
)è& 
PINT_PMSRC_SRC3_MASK
)

	)

6254 
	#PINT_PMSRC_SRC4_MASK
 (0x700000U)

	)

6255 
	#PINT_PMSRC_SRC4_SHIFT
 (20U)

	)

6256 
	#PINT_PMSRC_SRC4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMSRC_SRC4_SHIFT
)è& 
PINT_PMSRC_SRC4_MASK
)

	)

6257 
	#PINT_PMSRC_SRC5_MASK
 (0x3800000U)

	)

6258 
	#PINT_PMSRC_SRC5_SHIFT
 (23U)

	)

6259 
	#PINT_PMSRC_SRC5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMSRC_SRC5_SHIFT
)è& 
PINT_PMSRC_SRC5_MASK
)

	)

6260 
	#PINT_PMSRC_SRC6_MASK
 (0x1C000000U)

	)

6261 
	#PINT_PMSRC_SRC6_SHIFT
 (26U)

	)

6262 
	#PINT_PMSRC_SRC6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMSRC_SRC6_SHIFT
)è& 
PINT_PMSRC_SRC6_MASK
)

	)

6263 
	#PINT_PMSRC_SRC7_MASK
 (0xE0000000U)

	)

6264 
	#PINT_PMSRC_SRC7_SHIFT
 (29U)

	)

6265 
	#PINT_PMSRC_SRC7
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMSRC_SRC7_SHIFT
)è& 
PINT_PMSRC_SRC7_MASK
)

	)

6268 
	#PINT_PMCFG_PROD_ENDPTS0_MASK
 (0x1U)

	)

6269 
	#PINT_PMCFG_PROD_ENDPTS0_SHIFT
 (0U)

	)

6270 
	#PINT_PMCFG_PROD_ENDPTS0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_PROD_ENDPTS0_SHIFT
)è& 
PINT_PMCFG_PROD_ENDPTS0_MASK
)

	)

6271 
	#PINT_PMCFG_PROD_ENDPTS1_MASK
 (0x2U)

	)

6272 
	#PINT_PMCFG_PROD_ENDPTS1_SHIFT
 (1U)

	)

6273 
	#PINT_PMCFG_PROD_ENDPTS1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_PROD_ENDPTS1_SHIFT
)è& 
PINT_PMCFG_PROD_ENDPTS1_MASK
)

	)

6274 
	#PINT_PMCFG_PROD_ENDPTS2_MASK
 (0x4U)

	)

6275 
	#PINT_PMCFG_PROD_ENDPTS2_SHIFT
 (2U)

	)

6276 
	#PINT_PMCFG_PROD_ENDPTS2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_PROD_ENDPTS2_SHIFT
)è& 
PINT_PMCFG_PROD_ENDPTS2_MASK
)

	)

6277 
	#PINT_PMCFG_PROD_ENDPTS3_MASK
 (0x8U)

	)

6278 
	#PINT_PMCFG_PROD_ENDPTS3_SHIFT
 (3U)

	)

6279 
	#PINT_PMCFG_PROD_ENDPTS3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_PROD_ENDPTS3_SHIFT
)è& 
PINT_PMCFG_PROD_ENDPTS3_MASK
)

	)

6280 
	#PINT_PMCFG_PROD_ENDPTS4_MASK
 (0x10U)

	)

6281 
	#PINT_PMCFG_PROD_ENDPTS4_SHIFT
 (4U)

	)

6282 
	#PINT_PMCFG_PROD_ENDPTS4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_PROD_ENDPTS4_SHIFT
)è& 
PINT_PMCFG_PROD_ENDPTS4_MASK
)

	)

6283 
	#PINT_PMCFG_PROD_ENDPTS5_MASK
 (0x20U)

	)

6284 
	#PINT_PMCFG_PROD_ENDPTS5_SHIFT
 (5U)

	)

6285 
	#PINT_PMCFG_PROD_ENDPTS5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_PROD_ENDPTS5_SHIFT
)è& 
PINT_PMCFG_PROD_ENDPTS5_MASK
)

	)

6286 
	#PINT_PMCFG_PROD_ENDPTS6_MASK
 (0x40U)

	)

6287 
	#PINT_PMCFG_PROD_ENDPTS6_SHIFT
 (6U)

	)

6288 
	#PINT_PMCFG_PROD_ENDPTS6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_PROD_ENDPTS6_SHIFT
)è& 
PINT_PMCFG_PROD_ENDPTS6_MASK
)

	)

6289 
	#PINT_PMCFG_CFG0_MASK
 (0x700U)

	)

6290 
	#PINT_PMCFG_CFG0_SHIFT
 (8U)

	)

6291 
	#PINT_PMCFG_CFG0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_CFG0_SHIFT
)è& 
PINT_PMCFG_CFG0_MASK
)

	)

6292 
	#PINT_PMCFG_CFG1_MASK
 (0x3800U)

	)

6293 
	#PINT_PMCFG_CFG1_SHIFT
 (11U)

	)

6294 
	#PINT_PMCFG_CFG1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_CFG1_SHIFT
)è& 
PINT_PMCFG_CFG1_MASK
)

	)

6295 
	#PINT_PMCFG_CFG2_MASK
 (0x1C000U)

	)

6296 
	#PINT_PMCFG_CFG2_SHIFT
 (14U)

	)

6297 
	#PINT_PMCFG_CFG2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_CFG2_SHIFT
)è& 
PINT_PMCFG_CFG2_MASK
)

	)

6298 
	#PINT_PMCFG_CFG3_MASK
 (0xE0000U)

	)

6299 
	#PINT_PMCFG_CFG3_SHIFT
 (17U)

	)

6300 
	#PINT_PMCFG_CFG3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_CFG3_SHIFT
)è& 
PINT_PMCFG_CFG3_MASK
)

	)

6301 
	#PINT_PMCFG_CFG4_MASK
 (0x700000U)

	)

6302 
	#PINT_PMCFG_CFG4_SHIFT
 (20U)

	)

6303 
	#PINT_PMCFG_CFG4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_CFG4_SHIFT
)è& 
PINT_PMCFG_CFG4_MASK
)

	)

6304 
	#PINT_PMCFG_CFG5_MASK
 (0x3800000U)

	)

6305 
	#PINT_PMCFG_CFG5_SHIFT
 (23U)

	)

6306 
	#PINT_PMCFG_CFG5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_CFG5_SHIFT
)è& 
PINT_PMCFG_CFG5_MASK
)

	)

6307 
	#PINT_PMCFG_CFG6_MASK
 (0x1C000000U)

	)

6308 
	#PINT_PMCFG_CFG6_SHIFT
 (26U)

	)

6309 
	#PINT_PMCFG_CFG6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_CFG6_SHIFT
)è& 
PINT_PMCFG_CFG6_MASK
)

	)

6310 
	#PINT_PMCFG_CFG7_MASK
 (0xE0000000U)

	)

6311 
	#PINT_PMCFG_CFG7_SHIFT
 (29U)

	)

6312 
	#PINT_PMCFG_CFG7
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
PINT_PMCFG_CFG7_SHIFT
)è& 
PINT_PMCFG_CFG7_MASK
)

	)

6322 
	#PINT_BASE
 (0x40004000u)

	)

6324 
	#PINT
 ((
PINT_Ty³
 *)
PINT_BASE
)

	)

6326 
	#PINT_BASE_ADDRS
 { 
PINT_BASE
 }

	)

6328 
	#PINT_BASE_PTRS
 { 
PINT
 }

	)

6330 
	#PINT_IRQS
 { 
PIN_INT0_IRQn
, 
PIN_INT1_IRQn
, 
PIN_INT2_IRQn
, 
PIN_INT3_IRQn
, 
PIN_INT4_IRQn
, 
PIN_INT5_IRQn
, 
PIN_INT6_IRQn
, 
PIN_INT7_IRQn
 }

	)

6348 
__IO
 
ušt32_t
 
	mCOMPVAL
;

6349 
__IO
 
ušt32_t
 
	mMASK
;

6350 
__IO
 
ušt32_t
 
	mCTRL
;

6351 
__IO
 
ušt32_t
 
	mCOUNTER
;

6352 
__IO
 
ušt32_t
 
	mCOMPVAL_H
;

6353 
__IO
 
ušt32_t
 
	mMASK_H
;

6354 
ušt8_t
 
	mRESERVED_0
[4];

6355 
__IO
 
ušt32_t
 
	mCOUNTER_H
;

6356 } 
	tRIT_Ty³
;

6368 
	#RIT_COMPVAL_RICOMP_MASK
 (0xFFFFFFFFU)

	)

6369 
	#RIT_COMPVAL_RICOMP_SHIFT
 (0U)

	)

6370 
	#RIT_COMPVAL_RICOMP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RIT_COMPVAL_RICOMP_SHIFT
)è& 
RIT_COMPVAL_RICOMP_MASK
)

	)

6373 
	#RIT_MASK_RIMASK_MASK
 (0xFFFFFFFFU)

	)

6374 
	#RIT_MASK_RIMASK_SHIFT
 (0U)

	)

6375 
	#RIT_MASK_RIMASK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RIT_MASK_RIMASK_SHIFT
)è& 
RIT_MASK_RIMASK_MASK
)

	)

6378 
	#RIT_CTRL_RITINT_MASK
 (0x1U)

	)

6379 
	#RIT_CTRL_RITINT_SHIFT
 (0U)

	)

6380 
	#RIT_CTRL_RITINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RIT_CTRL_RITINT_SHIFT
)è& 
RIT_CTRL_RITINT_MASK
)

	)

6381 
	#RIT_CTRL_RITENCLR_MASK
 (0x2U)

	)

6382 
	#RIT_CTRL_RITENCLR_SHIFT
 (1U)

	)

6383 
	#RIT_CTRL_RITENCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RIT_CTRL_RITENCLR_SHIFT
)è& 
RIT_CTRL_RITENCLR_MASK
)

	)

6384 
	#RIT_CTRL_RITENBR_MASK
 (0x4U)

	)

6385 
	#RIT_CTRL_RITENBR_SHIFT
 (2U)

	)

6386 
	#RIT_CTRL_RITENBR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RIT_CTRL_RITENBR_SHIFT
)è& 
RIT_CTRL_RITENBR_MASK
)

	)

6387 
	#RIT_CTRL_RITEN_MASK
 (0x8U)

	)

6388 
	#RIT_CTRL_RITEN_SHIFT
 (3U)

	)

6389 
	#RIT_CTRL_RITEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RIT_CTRL_RITEN_SHIFT
)è& 
RIT_CTRL_RITEN_MASK
)

	)

6392 
	#RIT_COUNTER_RICOUNTER_MASK
 (0xFFFFFFFFU)

	)

6393 
	#RIT_COUNTER_RICOUNTER_SHIFT
 (0U)

	)

6394 
	#RIT_COUNTER_RICOUNTER
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RIT_COUNTER_RICOUNTER_SHIFT
)è& 
RIT_COUNTER_RICOUNTER_MASK
)

	)

6397 
	#RIT_COMPVAL_H_RICOMP_MASK
 (0xFFFFU)

	)

6398 
	#RIT_COMPVAL_H_RICOMP_SHIFT
 (0U)

	)

6399 
	#RIT_COMPVAL_H_RICOMP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RIT_COMPVAL_H_RICOMP_SHIFT
)è& 
RIT_COMPVAL_H_RICOMP_MASK
)

	)

6402 
	#RIT_MASK_H_RIMASK_MASK
 (0xFFFFU)

	)

6403 
	#RIT_MASK_H_RIMASK_SHIFT
 (0U)

	)

6404 
	#RIT_MASK_H_RIMASK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RIT_MASK_H_RIMASK_SHIFT
)è& 
RIT_MASK_H_RIMASK_MASK
)

	)

6407 
	#RIT_COUNTER_H_RICOUNTER_MASK
 (0xFFFFU)

	)

6408 
	#RIT_COUNTER_H_RICOUNTER_SHIFT
 (0U)

	)

6409 
	#RIT_COUNTER_H_RICOUNTER
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RIT_COUNTER_H_RICOUNTER_SHIFT
)è& 
RIT_COUNTER_H_RICOUNTER_MASK
)

	)

6419 
	#RIT_BASE
 (0x4002D000u)

	)

6421 
	#RIT
 ((
RIT_Ty³
 *)
RIT_BASE
)

	)

6423 
	#RIT_BASE_ADDRS
 { 
RIT_BASE
 }

	)

6425 
	#RIT_BASE_PTRS
 { 
RIT
 }

	)

6427 
	#RIT_IRQS
 { 
RIT_IRQn
 }

	)

6445 
__IO
 
ušt32_t
 
	mCTRL
;

6446 
__IO
 
ušt32_t
 
	mMATCH
;

6447 
__IO
 
ušt32_t
 
	mCOUNT
;

6448 
__IO
 
ušt32_t
 
	mWAKE
;

6449 
ušt8_t
 
	mRESERVED_0
[48];

6450 
__IO
 
ušt32_t
 
	mGPREG
[8];

6451 } 
	tRTC_Ty³
;

6463 
	#RTC_CTRL_SWRESET_MASK
 (0x1U)

	)

6464 
	#RTC_CTRL_SWRESET_SHIFT
 (0U)

	)

6465 
	#RTC_CTRL_SWRESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_CTRL_SWRESET_SHIFT
)è& 
RTC_CTRL_SWRESET_MASK
)

	)

6466 
	#RTC_CTRL_ALARM1HZ_MASK
 (0x4U)

	)

6467 
	#RTC_CTRL_ALARM1HZ_SHIFT
 (2U)

	)

6468 
	#RTC_CTRL_ALARM1HZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_CTRL_ALARM1HZ_SHIFT
)è& 
RTC_CTRL_ALARM1HZ_MASK
)

	)

6469 
	#RTC_CTRL_WAKE1KHZ_MASK
 (0x8U)

	)

6470 
	#RTC_CTRL_WAKE1KHZ_SHIFT
 (3U)

	)

6471 
	#RTC_CTRL_WAKE1KHZ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_CTRL_WAKE1KHZ_SHIFT
)è& 
RTC_CTRL_WAKE1KHZ_MASK
)

	)

6472 
	#RTC_CTRL_ALARMDPD_EN_MASK
 (0x10U)

	)

6473 
	#RTC_CTRL_ALARMDPD_EN_SHIFT
 (4U)

	)

6474 
	#RTC_CTRL_ALARMDPD_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_CTRL_ALARMDPD_EN_SHIFT
)è& 
RTC_CTRL_ALARMDPD_EN_MASK
)

	)

6475 
	#RTC_CTRL_WAKEDPD_EN_MASK
 (0x20U)

	)

6476 
	#RTC_CTRL_WAKEDPD_EN_SHIFT
 (5U)

	)

6477 
	#RTC_CTRL_WAKEDPD_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_CTRL_WAKEDPD_EN_SHIFT
)è& 
RTC_CTRL_WAKEDPD_EN_MASK
)

	)

6478 
	#RTC_CTRL_RTC1KHZ_EN_MASK
 (0x40U)

	)

6479 
	#RTC_CTRL_RTC1KHZ_EN_SHIFT
 (6U)

	)

6480 
	#RTC_CTRL_RTC1KHZ_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_CTRL_RTC1KHZ_EN_SHIFT
)è& 
RTC_CTRL_RTC1KHZ_EN_MASK
)

	)

6481 
	#RTC_CTRL_RTC_EN_MASK
 (0x80U)

	)

6482 
	#RTC_CTRL_RTC_EN_SHIFT
 (7U)

	)

6483 
	#RTC_CTRL_RTC_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_CTRL_RTC_EN_SHIFT
)è& 
RTC_CTRL_RTC_EN_MASK
)

	)

6484 
	#RTC_CTRL_RTC_OSC_PD_MASK
 (0x100U)

	)

6485 
	#RTC_CTRL_RTC_OSC_PD_SHIFT
 (8U)

	)

6486 
	#RTC_CTRL_RTC_OSC_PD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_CTRL_RTC_OSC_PD_SHIFT
)è& 
RTC_CTRL_RTC_OSC_PD_MASK
)

	)

6489 
	#RTC_MATCH_MATVAL_MASK
 (0xFFFFFFFFU)

	)

6490 
	#RTC_MATCH_MATVAL_SHIFT
 (0U)

	)

6491 
	#RTC_MATCH_MATVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_MATCH_MATVAL_SHIFT
)è& 
RTC_MATCH_MATVAL_MASK
)

	)

6494 
	#RTC_COUNT_VAL_MASK
 (0xFFFFFFFFU)

	)

6495 
	#RTC_COUNT_VAL_SHIFT
 (0U)

	)

6496 
	#RTC_COUNT_VAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_COUNT_VAL_SHIFT
)è& 
RTC_COUNT_VAL_MASK
)

	)

6499 
	#RTC_WAKE_VAL_MASK
 (0xFFFFU)

	)

6500 
	#RTC_WAKE_VAL_SHIFT
 (0U)

	)

6501 
	#RTC_WAKE_VAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_WAKE_VAL_SHIFT
)è& 
RTC_WAKE_VAL_MASK
)

	)

6504 
	#RTC_GPREG_GPDATA_MASK
 (0xFFFFFFFFU)

	)

6505 
	#RTC_GPREG_GPDATA_SHIFT
 (0U)

	)

6506 
	#RTC_GPREG_GPDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
RTC_GPREG_GPDATA_SHIFT
)è& 
RTC_GPREG_GPDATA_MASK
)

	)

6509 
	#RTC_GPREG_COUNT
 (8U)

	)

6519 
	#RTC_BASE
 (0x4002C000u)

	)

6521 
	#RTC
 ((
RTC_Ty³
 *)
RTC_BASE
)

	)

6523 
	#RTC_BASE_ADDRS
 { 
RTC_BASE
 }

	)

6525 
	#RTC_BASE_PTRS
 { 
RTC
 }

	)

6527 
	#RTC_IRQS
 { 
RTC_IRQn
 }

	)

6545 
__IO
 
ušt32_t
 
	mCONFIG
;

6546 
__IO
 
ušt32_t
 
	mCTRL
;

6547 
__IO
 
ušt32_t
 
	mLIMIT
;

6548 
__IO
 
ušt32_t
 
	mHALT
;

6549 
__IO
 
ušt32_t
 
	mSTOP
;

6550 
__IO
 
ušt32_t
 
	mSTART
;

6551 
ušt8_t
 
	mRESERVED_0
[40];

6552 
__IO
 
ušt32_t
 
	mCOUNT
;

6553 
__IO
 
ušt32_t
 
	mSTATE
;

6554 
__I
 
ušt32_t
 
	mINPUT
;

6555 
__IO
 
ušt32_t
 
	mREGMODE
;

6556 
__IO
 
ušt32_t
 
	mOUTPUT
;

6557 
__IO
 
ušt32_t
 
	mOUTPUTDIRCTRL
;

6558 
__IO
 
ušt32_t
 
	mRES
;

6559 
__IO
 
ušt32_t
 
	mDMA0REQUEST
;

6560 
__IO
 
ušt32_t
 
	mDMA1REQUEST
;

6561 
ušt8_t
 
	mRESERVED_1
[140];

6562 
__IO
 
ušt32_t
 
	mEVEN
;

6563 
__IO
 
ušt32_t
 
	mEVFLAG
;

6564 
__IO
 
ušt32_t
 
	mCONEN
;

6565 
__IO
 
ušt32_t
 
	mCONFLAG
;

6567 
__IO
 
ušt32_t
 
	mSCTCAP
[10];

6568 
__IO
 
ušt32_t
 
	mSCTMATCH
[10];

6570 
ušt8_t
 
	mRESERVED_2
[216];

6572 
__IO
 
ušt32_t
 
	mSCTCAPCTRL
[10];

6573 
__IO
 
ušt32_t
 
	mSCTMATCHREL
[10];

6575 
ušt8_t
 
	mRESERVED_3
[216];

6577 
__IO
 
ušt32_t
 
	mSTATE
;

6578 
__IO
 
ušt32_t
 
	mCTRL
;

6579 } 
	mEVENT
[10];

6580 
ušt8_t
 
	mRESERVED_4
[432];

6582 
__IO
 
ušt32_t
 
	mSET
;

6583 
__IO
 
ušt32_t
 
	mCLR
;

6584 } 
	mOUT
[10];

6585 } 
	tSCT_Ty³
;

6597 
	#SCT_CONFIG_UNIFY_MASK
 (0x1U)

	)

6598 
	#SCT_CONFIG_UNIFY_SHIFT
 (0U)

	)

6599 
	#SCT_CONFIG_UNIFY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONFIG_UNIFY_SHIFT
)è& 
SCT_CONFIG_UNIFY_MASK
)

	)

6600 
	#SCT_CONFIG_CLKMODE_MASK
 (0x6U)

	)

6601 
	#SCT_CONFIG_CLKMODE_SHIFT
 (1U)

	)

6602 
	#SCT_CONFIG_CLKMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONFIG_CLKMODE_SHIFT
)è& 
SCT_CONFIG_CLKMODE_MASK
)

	)

6603 
	#SCT_CONFIG_CKSEL_MASK
 (0x78U)

	)

6604 
	#SCT_CONFIG_CKSEL_SHIFT
 (3U)

	)

6605 
	#SCT_CONFIG_CKSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONFIG_CKSEL_SHIFT
)è& 
SCT_CONFIG_CKSEL_MASK
)

	)

6606 
	#SCT_CONFIG_NORELAOD_L_MASK
 (0x80U)

	)

6607 
	#SCT_CONFIG_NORELAOD_L_SHIFT
 (7U)

	)

6608 
	#SCT_CONFIG_NORELAOD_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONFIG_NORELAOD_L_SHIFT
)è& 
SCT_CONFIG_NORELAOD_L_MASK
)

	)

6609 
	#SCT_CONFIG_NORELOAD_H_MASK
 (0x100U)

	)

6610 
	#SCT_CONFIG_NORELOAD_H_SHIFT
 (8U)

	)

6611 
	#SCT_CONFIG_NORELOAD_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONFIG_NORELOAD_H_SHIFT
)è& 
SCT_CONFIG_NORELOAD_H_MASK
)

	)

6612 
	#SCT_CONFIG_INSYNC_MASK
 (0x1E00U)

	)

6613 
	#SCT_CONFIG_INSYNC_SHIFT
 (9U)

	)

6614 
	#SCT_CONFIG_INSYNC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONFIG_INSYNC_SHIFT
)è& 
SCT_CONFIG_INSYNC_MASK
)

	)

6615 
	#SCT_CONFIG_AUTOLIMIT_L_MASK
 (0x20000U)

	)

6616 
	#SCT_CONFIG_AUTOLIMIT_L_SHIFT
 (17U)

	)

6617 
	#SCT_CONFIG_AUTOLIMIT_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONFIG_AUTOLIMIT_L_SHIFT
)è& 
SCT_CONFIG_AUTOLIMIT_L_MASK
)

	)

6618 
	#SCT_CONFIG_AUTOLIMIT_H_MASK
 (0x40000U)

	)

6619 
	#SCT_CONFIG_AUTOLIMIT_H_SHIFT
 (18U)

	)

6620 
	#SCT_CONFIG_AUTOLIMIT_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONFIG_AUTOLIMIT_H_SHIFT
)è& 
SCT_CONFIG_AUTOLIMIT_H_MASK
)

	)

6623 
	#SCT_CTRL_DOWN_L_MASK
 (0x1U)

	)

6624 
	#SCT_CTRL_DOWN_L_SHIFT
 (0U)

	)

6625 
	#SCT_CTRL_DOWN_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_DOWN_L_SHIFT
)è& 
SCT_CTRL_DOWN_L_MASK
)

	)

6626 
	#SCT_CTRL_STOP_L_MASK
 (0x2U)

	)

6627 
	#SCT_CTRL_STOP_L_SHIFT
 (1U)

	)

6628 
	#SCT_CTRL_STOP_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_STOP_L_SHIFT
)è& 
SCT_CTRL_STOP_L_MASK
)

	)

6629 
	#SCT_CTRL_HALT_L_MASK
 (0x4U)

	)

6630 
	#SCT_CTRL_HALT_L_SHIFT
 (2U)

	)

6631 
	#SCT_CTRL_HALT_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_HALT_L_SHIFT
)è& 
SCT_CTRL_HALT_L_MASK
)

	)

6632 
	#SCT_CTRL_CLRCTR_L_MASK
 (0x8U)

	)

6633 
	#SCT_CTRL_CLRCTR_L_SHIFT
 (3U)

	)

6634 
	#SCT_CTRL_CLRCTR_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_CLRCTR_L_SHIFT
)è& 
SCT_CTRL_CLRCTR_L_MASK
)

	)

6635 
	#SCT_CTRL_BIDIR_L_MASK
 (0x10U)

	)

6636 
	#SCT_CTRL_BIDIR_L_SHIFT
 (4U)

	)

6637 
	#SCT_CTRL_BIDIR_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_BIDIR_L_SHIFT
)è& 
SCT_CTRL_BIDIR_L_MASK
)

	)

6638 
	#SCT_CTRL_PRE_L_MASK
 (0x1FE0U)

	)

6639 
	#SCT_CTRL_PRE_L_SHIFT
 (5U)

	)

6640 
	#SCT_CTRL_PRE_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_PRE_L_SHIFT
)è& 
SCT_CTRL_PRE_L_MASK
)

	)

6641 
	#SCT_CTRL_DOWN_H_MASK
 (0x10000U)

	)

6642 
	#SCT_CTRL_DOWN_H_SHIFT
 (16U)

	)

6643 
	#SCT_CTRL_DOWN_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_DOWN_H_SHIFT
)è& 
SCT_CTRL_DOWN_H_MASK
)

	)

6644 
	#SCT_CTRL_STOP_H_MASK
 (0x20000U)

	)

6645 
	#SCT_CTRL_STOP_H_SHIFT
 (17U)

	)

6646 
	#SCT_CTRL_STOP_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_STOP_H_SHIFT
)è& 
SCT_CTRL_STOP_H_MASK
)

	)

6647 
	#SCT_CTRL_HALT_H_MASK
 (0x40000U)

	)

6648 
	#SCT_CTRL_HALT_H_SHIFT
 (18U)

	)

6649 
	#SCT_CTRL_HALT_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_HALT_H_SHIFT
)è& 
SCT_CTRL_HALT_H_MASK
)

	)

6650 
	#SCT_CTRL_CLRCTR_H_MASK
 (0x80000U)

	)

6651 
	#SCT_CTRL_CLRCTR_H_SHIFT
 (19U)

	)

6652 
	#SCT_CTRL_CLRCTR_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_CLRCTR_H_SHIFT
)è& 
SCT_CTRL_CLRCTR_H_MASK
)

	)

6653 
	#SCT_CTRL_BIDIR_H_MASK
 (0x100000U)

	)

6654 
	#SCT_CTRL_BIDIR_H_SHIFT
 (20U)

	)

6655 
	#SCT_CTRL_BIDIR_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_BIDIR_H_SHIFT
)è& 
SCT_CTRL_BIDIR_H_MASK
)

	)

6656 
	#SCT_CTRL_PRE_H_MASK
 (0x1FE00000U)

	)

6657 
	#SCT_CTRL_PRE_H_SHIFT
 (21U)

	)

6658 
	#SCT_CTRL_PRE_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CTRL_PRE_H_SHIFT
)è& 
SCT_CTRL_PRE_H_MASK
)

	)

6661 
	#SCT_LIMIT_LIMMSK_L_MASK
 (0xFFFFU)

	)

6662 
	#SCT_LIMIT_LIMMSK_L_SHIFT
 (0U)

	)

6663 
	#SCT_LIMIT_LIMMSK_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_LIMIT_LIMMSK_L_SHIFT
)è& 
SCT_LIMIT_LIMMSK_L_MASK
)

	)

6664 
	#SCT_LIMIT_LIMMSK_H_MASK
 (0xFFFF0000U)

	)

6665 
	#SCT_LIMIT_LIMMSK_H_SHIFT
 (16U)

	)

6666 
	#SCT_LIMIT_LIMMSK_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_LIMIT_LIMMSK_H_SHIFT
)è& 
SCT_LIMIT_LIMMSK_H_MASK
)

	)

6669 
	#SCT_HALT_HALTMSK_L_MASK
 (0xFFFFU)

	)

6670 
	#SCT_HALT_HALTMSK_L_SHIFT
 (0U)

	)

6671 
	#SCT_HALT_HALTMSK_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_HALT_HALTMSK_L_SHIFT
)è& 
SCT_HALT_HALTMSK_L_MASK
)

	)

6672 
	#SCT_HALT_HALTMSK_H_MASK
 (0xFFFF0000U)

	)

6673 
	#SCT_HALT_HALTMSK_H_SHIFT
 (16U)

	)

6674 
	#SCT_HALT_HALTMSK_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_HALT_HALTMSK_H_SHIFT
)è& 
SCT_HALT_HALTMSK_H_MASK
)

	)

6677 
	#SCT_STOP_STOPMSK_L_MASK
 (0xFFFFU)

	)

6678 
	#SCT_STOP_STOPMSK_L_SHIFT
 (0U)

	)

6679 
	#SCT_STOP_STOPMSK_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_STOP_STOPMSK_L_SHIFT
)è& 
SCT_STOP_STOPMSK_L_MASK
)

	)

6680 
	#SCT_STOP_STOPMSK_H_MASK
 (0xFFFF0000U)

	)

6681 
	#SCT_STOP_STOPMSK_H_SHIFT
 (16U)

	)

6682 
	#SCT_STOP_STOPMSK_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_STOP_STOPMSK_H_SHIFT
)è& 
SCT_STOP_STOPMSK_H_MASK
)

	)

6685 
	#SCT_START_STARTMSK_L_MASK
 (0xFFFFU)

	)

6686 
	#SCT_START_STARTMSK_L_SHIFT
 (0U)

	)

6687 
	#SCT_START_STARTMSK_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_START_STARTMSK_L_SHIFT
)è& 
SCT_START_STARTMSK_L_MASK
)

	)

6688 
	#SCT_START_STARTMSK_H_MASK
 (0xFFFF0000U)

	)

6689 
	#SCT_START_STARTMSK_H_SHIFT
 (16U)

	)

6690 
	#SCT_START_STARTMSK_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_START_STARTMSK_H_SHIFT
)è& 
SCT_START_STARTMSK_H_MASK
)

	)

6693 
	#SCT_COUNT_CTR_L_MASK
 (0xFFFFU)

	)

6694 
	#SCT_COUNT_CTR_L_SHIFT
 (0U)

	)

6695 
	#SCT_COUNT_CTR_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_COUNT_CTR_L_SHIFT
)è& 
SCT_COUNT_CTR_L_MASK
)

	)

6696 
	#SCT_COUNT_CTR_H_MASK
 (0xFFFF0000U)

	)

6697 
	#SCT_COUNT_CTR_H_SHIFT
 (16U)

	)

6698 
	#SCT_COUNT_CTR_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_COUNT_CTR_H_SHIFT
)è& 
SCT_COUNT_CTR_H_MASK
)

	)

6701 
	#SCT_STATE_STATE_L_MASK
 (0x1FU)

	)

6702 
	#SCT_STATE_STATE_L_SHIFT
 (0U)

	)

6703 
	#SCT_STATE_STATE_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_STATE_STATE_L_SHIFT
)è& 
SCT_STATE_STATE_L_MASK
)

	)

6704 
	#SCT_STATE_STATE_H_MASK
 (0x1F0000U)

	)

6705 
	#SCT_STATE_STATE_H_SHIFT
 (16U)

	)

6706 
	#SCT_STATE_STATE_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_STATE_STATE_H_SHIFT
)è& 
SCT_STATE_STATE_H_MASK
)

	)

6709 
	#SCT_INPUT_AIN0_MASK
 (0x1U)

	)

6710 
	#SCT_INPUT_AIN0_SHIFT
 (0U)

	)

6711 
	#SCT_INPUT_AIN0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN0_SHIFT
)è& 
SCT_INPUT_AIN0_MASK
)

	)

6712 
	#SCT_INPUT_AIN1_MASK
 (0x2U)

	)

6713 
	#SCT_INPUT_AIN1_SHIFT
 (1U)

	)

6714 
	#SCT_INPUT_AIN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN1_SHIFT
)è& 
SCT_INPUT_AIN1_MASK
)

	)

6715 
	#SCT_INPUT_AIN2_MASK
 (0x4U)

	)

6716 
	#SCT_INPUT_AIN2_SHIFT
 (2U)

	)

6717 
	#SCT_INPUT_AIN2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN2_SHIFT
)è& 
SCT_INPUT_AIN2_MASK
)

	)

6718 
	#SCT_INPUT_AIN3_MASK
 (0x8U)

	)

6719 
	#SCT_INPUT_AIN3_SHIFT
 (3U)

	)

6720 
	#SCT_INPUT_AIN3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN3_SHIFT
)è& 
SCT_INPUT_AIN3_MASK
)

	)

6721 
	#SCT_INPUT_AIN4_MASK
 (0x10U)

	)

6722 
	#SCT_INPUT_AIN4_SHIFT
 (4U)

	)

6723 
	#SCT_INPUT_AIN4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN4_SHIFT
)è& 
SCT_INPUT_AIN4_MASK
)

	)

6724 
	#SCT_INPUT_AIN5_MASK
 (0x20U)

	)

6725 
	#SCT_INPUT_AIN5_SHIFT
 (5U)

	)

6726 
	#SCT_INPUT_AIN5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN5_SHIFT
)è& 
SCT_INPUT_AIN5_MASK
)

	)

6727 
	#SCT_INPUT_AIN6_MASK
 (0x40U)

	)

6728 
	#SCT_INPUT_AIN6_SHIFT
 (6U)

	)

6729 
	#SCT_INPUT_AIN6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN6_SHIFT
)è& 
SCT_INPUT_AIN6_MASK
)

	)

6730 
	#SCT_INPUT_AIN7_MASK
 (0x80U)

	)

6731 
	#SCT_INPUT_AIN7_SHIFT
 (7U)

	)

6732 
	#SCT_INPUT_AIN7
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN7_SHIFT
)è& 
SCT_INPUT_AIN7_MASK
)

	)

6733 
	#SCT_INPUT_AIN8_MASK
 (0x100U)

	)

6734 
	#SCT_INPUT_AIN8_SHIFT
 (8U)

	)

6735 
	#SCT_INPUT_AIN8
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN8_SHIFT
)è& 
SCT_INPUT_AIN8_MASK
)

	)

6736 
	#SCT_INPUT_AIN9_MASK
 (0x200U)

	)

6737 
	#SCT_INPUT_AIN9_SHIFT
 (9U)

	)

6738 
	#SCT_INPUT_AIN9
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN9_SHIFT
)è& 
SCT_INPUT_AIN9_MASK
)

	)

6739 
	#SCT_INPUT_AIN10_MASK
 (0x400U)

	)

6740 
	#SCT_INPUT_AIN10_SHIFT
 (10U)

	)

6741 
	#SCT_INPUT_AIN10
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN10_SHIFT
)è& 
SCT_INPUT_AIN10_MASK
)

	)

6742 
	#SCT_INPUT_AIN11_MASK
 (0x800U)

	)

6743 
	#SCT_INPUT_AIN11_SHIFT
 (11U)

	)

6744 
	#SCT_INPUT_AIN11
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN11_SHIFT
)è& 
SCT_INPUT_AIN11_MASK
)

	)

6745 
	#SCT_INPUT_AIN12_MASK
 (0x1000U)

	)

6746 
	#SCT_INPUT_AIN12_SHIFT
 (12U)

	)

6747 
	#SCT_INPUT_AIN12
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN12_SHIFT
)è& 
SCT_INPUT_AIN12_MASK
)

	)

6748 
	#SCT_INPUT_AIN13_MASK
 (0x2000U)

	)

6749 
	#SCT_INPUT_AIN13_SHIFT
 (13U)

	)

6750 
	#SCT_INPUT_AIN13
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN13_SHIFT
)è& 
SCT_INPUT_AIN13_MASK
)

	)

6751 
	#SCT_INPUT_AIN14_MASK
 (0x4000U)

	)

6752 
	#SCT_INPUT_AIN14_SHIFT
 (14U)

	)

6753 
	#SCT_INPUT_AIN14
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN14_SHIFT
)è& 
SCT_INPUT_AIN14_MASK
)

	)

6754 
	#SCT_INPUT_AIN15_MASK
 (0x8000U)

	)

6755 
	#SCT_INPUT_AIN15_SHIFT
 (15U)

	)

6756 
	#SCT_INPUT_AIN15
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_AIN15_SHIFT
)è& 
SCT_INPUT_AIN15_MASK
)

	)

6757 
	#SCT_INPUT_SIN0_MASK
 (0x10000U)

	)

6758 
	#SCT_INPUT_SIN0_SHIFT
 (16U)

	)

6759 
	#SCT_INPUT_SIN0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN0_SHIFT
)è& 
SCT_INPUT_SIN0_MASK
)

	)

6760 
	#SCT_INPUT_SIN1_MASK
 (0x20000U)

	)

6761 
	#SCT_INPUT_SIN1_SHIFT
 (17U)

	)

6762 
	#SCT_INPUT_SIN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN1_SHIFT
)è& 
SCT_INPUT_SIN1_MASK
)

	)

6763 
	#SCT_INPUT_SIN2_MASK
 (0x40000U)

	)

6764 
	#SCT_INPUT_SIN2_SHIFT
 (18U)

	)

6765 
	#SCT_INPUT_SIN2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN2_SHIFT
)è& 
SCT_INPUT_SIN2_MASK
)

	)

6766 
	#SCT_INPUT_SIN3_MASK
 (0x80000U)

	)

6767 
	#SCT_INPUT_SIN3_SHIFT
 (19U)

	)

6768 
	#SCT_INPUT_SIN3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN3_SHIFT
)è& 
SCT_INPUT_SIN3_MASK
)

	)

6769 
	#SCT_INPUT_SIN4_MASK
 (0x100000U)

	)

6770 
	#SCT_INPUT_SIN4_SHIFT
 (20U)

	)

6771 
	#SCT_INPUT_SIN4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN4_SHIFT
)è& 
SCT_INPUT_SIN4_MASK
)

	)

6772 
	#SCT_INPUT_SIN5_MASK
 (0x200000U)

	)

6773 
	#SCT_INPUT_SIN5_SHIFT
 (21U)

	)

6774 
	#SCT_INPUT_SIN5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN5_SHIFT
)è& 
SCT_INPUT_SIN5_MASK
)

	)

6775 
	#SCT_INPUT_SIN6_MASK
 (0x400000U)

	)

6776 
	#SCT_INPUT_SIN6_SHIFT
 (22U)

	)

6777 
	#SCT_INPUT_SIN6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN6_SHIFT
)è& 
SCT_INPUT_SIN6_MASK
)

	)

6778 
	#SCT_INPUT_SIN7_MASK
 (0x800000U)

	)

6779 
	#SCT_INPUT_SIN7_SHIFT
 (23U)

	)

6780 
	#SCT_INPUT_SIN7
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN7_SHIFT
)è& 
SCT_INPUT_SIN7_MASK
)

	)

6781 
	#SCT_INPUT_SIN8_MASK
 (0x1000000U)

	)

6782 
	#SCT_INPUT_SIN8_SHIFT
 (24U)

	)

6783 
	#SCT_INPUT_SIN8
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN8_SHIFT
)è& 
SCT_INPUT_SIN8_MASK
)

	)

6784 
	#SCT_INPUT_SIN9_MASK
 (0x2000000U)

	)

6785 
	#SCT_INPUT_SIN9_SHIFT
 (25U)

	)

6786 
	#SCT_INPUT_SIN9
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN9_SHIFT
)è& 
SCT_INPUT_SIN9_MASK
)

	)

6787 
	#SCT_INPUT_SIN10_MASK
 (0x4000000U)

	)

6788 
	#SCT_INPUT_SIN10_SHIFT
 (26U)

	)

6789 
	#SCT_INPUT_SIN10
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN10_SHIFT
)è& 
SCT_INPUT_SIN10_MASK
)

	)

6790 
	#SCT_INPUT_SIN11_MASK
 (0x8000000U)

	)

6791 
	#SCT_INPUT_SIN11_SHIFT
 (27U)

	)

6792 
	#SCT_INPUT_SIN11
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN11_SHIFT
)è& 
SCT_INPUT_SIN11_MASK
)

	)

6793 
	#SCT_INPUT_SIN12_MASK
 (0x10000000U)

	)

6794 
	#SCT_INPUT_SIN12_SHIFT
 (28U)

	)

6795 
	#SCT_INPUT_SIN12
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN12_SHIFT
)è& 
SCT_INPUT_SIN12_MASK
)

	)

6796 
	#SCT_INPUT_SIN13_MASK
 (0x20000000U)

	)

6797 
	#SCT_INPUT_SIN13_SHIFT
 (29U)

	)

6798 
	#SCT_INPUT_SIN13
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN13_SHIFT
)è& 
SCT_INPUT_SIN13_MASK
)

	)

6799 
	#SCT_INPUT_SIN14_MASK
 (0x40000000U)

	)

6800 
	#SCT_INPUT_SIN14_SHIFT
 (30U)

	)

6801 
	#SCT_INPUT_SIN14
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN14_SHIFT
)è& 
SCT_INPUT_SIN14_MASK
)

	)

6802 
	#SCT_INPUT_SIN15_MASK
 (0x80000000U)

	)

6803 
	#SCT_INPUT_SIN15_SHIFT
 (31U)

	)

6804 
	#SCT_INPUT_SIN15
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_INPUT_SIN15_SHIFT
)è& 
SCT_INPUT_SIN15_MASK
)

	)

6807 
	#SCT_REGMODE_REGMOD_L_MASK
 (0xFFFFU)

	)

6808 
	#SCT_REGMODE_REGMOD_L_SHIFT
 (0U)

	)

6809 
	#SCT_REGMODE_REGMOD_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_REGMODE_REGMOD_L_SHIFT
)è& 
SCT_REGMODE_REGMOD_L_MASK
)

	)

6810 
	#SCT_REGMODE_REGMOD_H_MASK
 (0xFFFF0000U)

	)

6811 
	#SCT_REGMODE_REGMOD_H_SHIFT
 (16U)

	)

6812 
	#SCT_REGMODE_REGMOD_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_REGMODE_REGMOD_H_SHIFT
)è& 
SCT_REGMODE_REGMOD_H_MASK
)

	)

6815 
	#SCT_OUTPUT_OUT_MASK
 (0xFFFFU)

	)

6816 
	#SCT_OUTPUT_OUT_SHIFT
 (0U)

	)

6817 
	#SCT_OUTPUT_OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUT_OUT_SHIFT
)è& 
SCT_OUTPUT_OUT_MASK
)

	)

6820 
	#SCT_OUTPUTDIRCTRL_SETCLR0_MASK
 (0x3U)

	)

6821 
	#SCT_OUTPUTDIRCTRL_SETCLR0_SHIFT
 (0U)

	)

6822 
	#SCT_OUTPUTDIRCTRL_SETCLR0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR0_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR0_MASK
)

	)

6823 
	#SCT_OUTPUTDIRCTRL_SETCLR1_MASK
 (0xCU)

	)

6824 
	#SCT_OUTPUTDIRCTRL_SETCLR1_SHIFT
 (2U)

	)

6825 
	#SCT_OUTPUTDIRCTRL_SETCLR1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR1_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR1_MASK
)

	)

6826 
	#SCT_OUTPUTDIRCTRL_SETCLR2_MASK
 (0x30U)

	)

6827 
	#SCT_OUTPUTDIRCTRL_SETCLR2_SHIFT
 (4U)

	)

6828 
	#SCT_OUTPUTDIRCTRL_SETCLR2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR2_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR2_MASK
)

	)

6829 
	#SCT_OUTPUTDIRCTRL_SETCLR3_MASK
 (0xC0U)

	)

6830 
	#SCT_OUTPUTDIRCTRL_SETCLR3_SHIFT
 (6U)

	)

6831 
	#SCT_OUTPUTDIRCTRL_SETCLR3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR3_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR3_MASK
)

	)

6832 
	#SCT_OUTPUTDIRCTRL_SETCLR4_MASK
 (0x300U)

	)

6833 
	#SCT_OUTPUTDIRCTRL_SETCLR4_SHIFT
 (8U)

	)

6834 
	#SCT_OUTPUTDIRCTRL_SETCLR4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR4_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR4_MASK
)

	)

6835 
	#SCT_OUTPUTDIRCTRL_SETCLR5_MASK
 (0xC00U)

	)

6836 
	#SCT_OUTPUTDIRCTRL_SETCLR5_SHIFT
 (10U)

	)

6837 
	#SCT_OUTPUTDIRCTRL_SETCLR5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR5_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR5_MASK
)

	)

6838 
	#SCT_OUTPUTDIRCTRL_SETCLR6_MASK
 (0x3000U)

	)

6839 
	#SCT_OUTPUTDIRCTRL_SETCLR6_SHIFT
 (12U)

	)

6840 
	#SCT_OUTPUTDIRCTRL_SETCLR6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR6_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR6_MASK
)

	)

6841 
	#SCT_OUTPUTDIRCTRL_SETCLR7_MASK
 (0xC000U)

	)

6842 
	#SCT_OUTPUTDIRCTRL_SETCLR7_SHIFT
 (14U)

	)

6843 
	#SCT_OUTPUTDIRCTRL_SETCLR7
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR7_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR7_MASK
)

	)

6844 
	#SCT_OUTPUTDIRCTRL_SETCLR8_MASK
 (0x30000U)

	)

6845 
	#SCT_OUTPUTDIRCTRL_SETCLR8_SHIFT
 (16U)

	)

6846 
	#SCT_OUTPUTDIRCTRL_SETCLR8
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR8_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR8_MASK
)

	)

6847 
	#SCT_OUTPUTDIRCTRL_SETCLR9_MASK
 (0xC0000U)

	)

6848 
	#SCT_OUTPUTDIRCTRL_SETCLR9_SHIFT
 (18U)

	)

6849 
	#SCT_OUTPUTDIRCTRL_SETCLR9
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR9_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR9_MASK
)

	)

6850 
	#SCT_OUTPUTDIRCTRL_SETCLR10_MASK
 (0x300000U)

	)

6851 
	#SCT_OUTPUTDIRCTRL_SETCLR10_SHIFT
 (20U)

	)

6852 
	#SCT_OUTPUTDIRCTRL_SETCLR10
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR10_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR10_MASK
)

	)

6853 
	#SCT_OUTPUTDIRCTRL_SETCLR11_MASK
 (0xC00000U)

	)

6854 
	#SCT_OUTPUTDIRCTRL_SETCLR11_SHIFT
 (22U)

	)

6855 
	#SCT_OUTPUTDIRCTRL_SETCLR11
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR11_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR11_MASK
)

	)

6856 
	#SCT_OUTPUTDIRCTRL_SETCLR12_MASK
 (0x3000000U)

	)

6857 
	#SCT_OUTPUTDIRCTRL_SETCLR12_SHIFT
 (24U)

	)

6858 
	#SCT_OUTPUTDIRCTRL_SETCLR12
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR12_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR12_MASK
)

	)

6859 
	#SCT_OUTPUTDIRCTRL_SETCLR13_MASK
 (0xC000000U)

	)

6860 
	#SCT_OUTPUTDIRCTRL_SETCLR13_SHIFT
 (26U)

	)

6861 
	#SCT_OUTPUTDIRCTRL_SETCLR13
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR13_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR13_MASK
)

	)

6862 
	#SCT_OUTPUTDIRCTRL_SETCLR14_MASK
 (0x30000000U)

	)

6863 
	#SCT_OUTPUTDIRCTRL_SETCLR14_SHIFT
 (28U)

	)

6864 
	#SCT_OUTPUTDIRCTRL_SETCLR14
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR14_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR14_MASK
)

	)

6865 
	#SCT_OUTPUTDIRCTRL_SETCLR15_MASK
 (0xC0000000U)

	)

6866 
	#SCT_OUTPUTDIRCTRL_SETCLR15_SHIFT
 (30U)

	)

6867 
	#SCT_OUTPUTDIRCTRL_SETCLR15
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUTPUTDIRCTRL_SETCLR15_SHIFT
)è& 
SCT_OUTPUTDIRCTRL_SETCLR15_MASK
)

	)

6870 
	#SCT_RES_O0RES_MASK
 (0x3U)

	)

6871 
	#SCT_RES_O0RES_SHIFT
 (0U)

	)

6872 
	#SCT_RES_O0RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O0RES_SHIFT
)è& 
SCT_RES_O0RES_MASK
)

	)

6873 
	#SCT_RES_O1RES_MASK
 (0xCU)

	)

6874 
	#SCT_RES_O1RES_SHIFT
 (2U)

	)

6875 
	#SCT_RES_O1RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O1RES_SHIFT
)è& 
SCT_RES_O1RES_MASK
)

	)

6876 
	#SCT_RES_O2RES_MASK
 (0x30U)

	)

6877 
	#SCT_RES_O2RES_SHIFT
 (4U)

	)

6878 
	#SCT_RES_O2RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O2RES_SHIFT
)è& 
SCT_RES_O2RES_MASK
)

	)

6879 
	#SCT_RES_O3RES_MASK
 (0xC0U)

	)

6880 
	#SCT_RES_O3RES_SHIFT
 (6U)

	)

6881 
	#SCT_RES_O3RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O3RES_SHIFT
)è& 
SCT_RES_O3RES_MASK
)

	)

6882 
	#SCT_RES_O4RES_MASK
 (0x300U)

	)

6883 
	#SCT_RES_O4RES_SHIFT
 (8U)

	)

6884 
	#SCT_RES_O4RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O4RES_SHIFT
)è& 
SCT_RES_O4RES_MASK
)

	)

6885 
	#SCT_RES_O5RES_MASK
 (0xC00U)

	)

6886 
	#SCT_RES_O5RES_SHIFT
 (10U)

	)

6887 
	#SCT_RES_O5RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O5RES_SHIFT
)è& 
SCT_RES_O5RES_MASK
)

	)

6888 
	#SCT_RES_O6RES_MASK
 (0x3000U)

	)

6889 
	#SCT_RES_O6RES_SHIFT
 (12U)

	)

6890 
	#SCT_RES_O6RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O6RES_SHIFT
)è& 
SCT_RES_O6RES_MASK
)

	)

6891 
	#SCT_RES_O7RES_MASK
 (0xC000U)

	)

6892 
	#SCT_RES_O7RES_SHIFT
 (14U)

	)

6893 
	#SCT_RES_O7RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O7RES_SHIFT
)è& 
SCT_RES_O7RES_MASK
)

	)

6894 
	#SCT_RES_O8RES_MASK
 (0x30000U)

	)

6895 
	#SCT_RES_O8RES_SHIFT
 (16U)

	)

6896 
	#SCT_RES_O8RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O8RES_SHIFT
)è& 
SCT_RES_O8RES_MASK
)

	)

6897 
	#SCT_RES_O9RES_MASK
 (0xC0000U)

	)

6898 
	#SCT_RES_O9RES_SHIFT
 (18U)

	)

6899 
	#SCT_RES_O9RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O9RES_SHIFT
)è& 
SCT_RES_O9RES_MASK
)

	)

6900 
	#SCT_RES_O10RES_MASK
 (0x300000U)

	)

6901 
	#SCT_RES_O10RES_SHIFT
 (20U)

	)

6902 
	#SCT_RES_O10RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O10RES_SHIFT
)è& 
SCT_RES_O10RES_MASK
)

	)

6903 
	#SCT_RES_O11RES_MASK
 (0xC00000U)

	)

6904 
	#SCT_RES_O11RES_SHIFT
 (22U)

	)

6905 
	#SCT_RES_O11RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O11RES_SHIFT
)è& 
SCT_RES_O11RES_MASK
)

	)

6906 
	#SCT_RES_O12RES_MASK
 (0x3000000U)

	)

6907 
	#SCT_RES_O12RES_SHIFT
 (24U)

	)

6908 
	#SCT_RES_O12RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O12RES_SHIFT
)è& 
SCT_RES_O12RES_MASK
)

	)

6909 
	#SCT_RES_O13RES_MASK
 (0xC000000U)

	)

6910 
	#SCT_RES_O13RES_SHIFT
 (26U)

	)

6911 
	#SCT_RES_O13RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O13RES_SHIFT
)è& 
SCT_RES_O13RES_MASK
)

	)

6912 
	#SCT_RES_O14RES_MASK
 (0x30000000U)

	)

6913 
	#SCT_RES_O14RES_SHIFT
 (28U)

	)

6914 
	#SCT_RES_O14RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O14RES_SHIFT
)è& 
SCT_RES_O14RES_MASK
)

	)

6915 
	#SCT_RES_O15RES_MASK
 (0xC0000000U)

	)

6916 
	#SCT_RES_O15RES_SHIFT
 (30U)

	)

6917 
	#SCT_RES_O15RES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_RES_O15RES_SHIFT
)è& 
SCT_RES_O15RES_MASK
)

	)

6920 
	#SCT_DMA0REQUEST_DEV_0_MASK
 (0xFFFFU)

	)

6921 
	#SCT_DMA0REQUEST_DEV_0_SHIFT
 (0U)

	)

6922 
	#SCT_DMA0REQUEST_DEV_0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_DMA0REQUEST_DEV_0_SHIFT
)è& 
SCT_DMA0REQUEST_DEV_0_MASK
)

	)

6923 
	#SCT_DMA0REQUEST_DRL0_MASK
 (0x40000000U)

	)

6924 
	#SCT_DMA0REQUEST_DRL0_SHIFT
 (30U)

	)

6925 
	#SCT_DMA0REQUEST_DRL0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_DMA0REQUEST_DRL0_SHIFT
)è& 
SCT_DMA0REQUEST_DRL0_MASK
)

	)

6926 
	#SCT_DMA0REQUEST_DRQ0_MASK
 (0x80000000U)

	)

6927 
	#SCT_DMA0REQUEST_DRQ0_SHIFT
 (31U)

	)

6928 
	#SCT_DMA0REQUEST_DRQ0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_DMA0REQUEST_DRQ0_SHIFT
)è& 
SCT_DMA0REQUEST_DRQ0_MASK
)

	)

6931 
	#SCT_DMA1REQUEST_DEV_1_MASK
 (0xFFFFU)

	)

6932 
	#SCT_DMA1REQUEST_DEV_1_SHIFT
 (0U)

	)

6933 
	#SCT_DMA1REQUEST_DEV_1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_DMA1REQUEST_DEV_1_SHIFT
)è& 
SCT_DMA1REQUEST_DEV_1_MASK
)

	)

6934 
	#SCT_DMA1REQUEST_DRL1_MASK
 (0x40000000U)

	)

6935 
	#SCT_DMA1REQUEST_DRL1_SHIFT
 (30U)

	)

6936 
	#SCT_DMA1REQUEST_DRL1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_DMA1REQUEST_DRL1_SHIFT
)è& 
SCT_DMA1REQUEST_DRL1_MASK
)

	)

6937 
	#SCT_DMA1REQUEST_DRQ1_MASK
 (0x80000000U)

	)

6938 
	#SCT_DMA1REQUEST_DRQ1_SHIFT
 (31U)

	)

6939 
	#SCT_DMA1REQUEST_DRQ1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_DMA1REQUEST_DRQ1_SHIFT
)è& 
SCT_DMA1REQUEST_DRQ1_MASK
)

	)

6942 
	#SCT_EVEN_IEN_MASK
 (0xFFFFU)

	)

6943 
	#SCT_EVEN_IEN_SHIFT
 (0U)

	)

6944 
	#SCT_EVEN_IEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVEN_IEN_SHIFT
)è& 
SCT_EVEN_IEN_MASK
)

	)

6947 
	#SCT_EVFLAG_FLAG_MASK
 (0xFFFFU)

	)

6948 
	#SCT_EVFLAG_FLAG_SHIFT
 (0U)

	)

6949 
	#SCT_EVFLAG_FLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVFLAG_FLAG_SHIFT
)è& 
SCT_EVFLAG_FLAG_MASK
)

	)

6952 
	#SCT_CONEN_NCEN_MASK
 (0xFFFFU)

	)

6953 
	#SCT_CONEN_NCEN_SHIFT
 (0U)

	)

6954 
	#SCT_CONEN_NCEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONEN_NCEN_SHIFT
)è& 
SCT_CONEN_NCEN_MASK
)

	)

6957 
	#SCT_CONFLAG_NCFLAG_MASK
 (0xFFFFU)

	)

6958 
	#SCT_CONFLAG_NCFLAG_SHIFT
 (0U)

	)

6959 
	#SCT_CONFLAG_NCFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONFLAG_NCFLAG_SHIFT
)è& 
SCT_CONFLAG_NCFLAG_MASK
)

	)

6960 
	#SCT_CONFLAG_BUSERRL_MASK
 (0x40000000U)

	)

6961 
	#SCT_CONFLAG_BUSERRL_SHIFT
 (30U)

	)

6962 
	#SCT_CONFLAG_BUSERRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONFLAG_BUSERRL_SHIFT
)è& 
SCT_CONFLAG_BUSERRL_MASK
)

	)

6963 
	#SCT_CONFLAG_BUSERRH_MASK
 (0x80000000U)

	)

6964 
	#SCT_CONFLAG_BUSERRH_SHIFT
 (31U)

	)

6965 
	#SCT_CONFLAG_BUSERRH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_CONFLAG_BUSERRH_SHIFT
)è& 
SCT_CONFLAG_BUSERRH_MASK
)

	)

6968 
	#SCT_SCTCAP_CAPn_L_MASK
 (0xFFFFU)

	)

6969 
	#SCT_SCTCAP_CAPn_L_SHIFT
 (0U)

	)

6970 
	#SCT_SCTCAP_CAPn_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_SCTCAP_CAPn_L_SHIFT
)è& 
SCT_SCTCAP_CAPn_L_MASK
)

	)

6971 
	#SCT_SCTCAP_CAPn_H_MASK
 (0xFFFF0000U)

	)

6972 
	#SCT_SCTCAP_CAPn_H_SHIFT
 (16U)

	)

6973 
	#SCT_SCTCAP_CAPn_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_SCTCAP_CAPn_H_SHIFT
)è& 
SCT_SCTCAP_CAPn_H_MASK
)

	)

6976 
	#SCT_SCTCAP_COUNT
 (10U)

	)

6979 
	#SCT_SCTMATCH_MATCHn_L_MASK
 (0xFFFFU)

	)

6980 
	#SCT_SCTMATCH_MATCHn_L_SHIFT
 (0U)

	)

6981 
	#SCT_SCTMATCH_MATCHn_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_SCTMATCH_MATCHn_L_SHIFT
)è& 
SCT_SCTMATCH_MATCHn_L_MASK
)

	)

6982 
	#SCT_SCTMATCH_MATCHn_H_MASK
 (0xFFFF0000U)

	)

6983 
	#SCT_SCTMATCH_MATCHn_H_SHIFT
 (16U)

	)

6984 
	#SCT_SCTMATCH_MATCHn_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_SCTMATCH_MATCHn_H_SHIFT
)è& 
SCT_SCTMATCH_MATCHn_H_MASK
)

	)

6987 
	#SCT_SCTMATCH_COUNT
 (10U)

	)

6990 
	#SCT_SCTCAPCTRL_CAPCONn_L_MASK
 (0xFFFFU)

	)

6991 
	#SCT_SCTCAPCTRL_CAPCONn_L_SHIFT
 (0U)

	)

6992 
	#SCT_SCTCAPCTRL_CAPCONn_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_SCTCAPCTRL_CAPCONn_L_SHIFT
)è& 
SCT_SCTCAPCTRL_CAPCONn_L_MASK
)

	)

6993 
	#SCT_SCTCAPCTRL_CAPCONn_H_MASK
 (0xFFFF0000U)

	)

6994 
	#SCT_SCTCAPCTRL_CAPCONn_H_SHIFT
 (16U)

	)

6995 
	#SCT_SCTCAPCTRL_CAPCONn_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_SCTCAPCTRL_CAPCONn_H_SHIFT
)è& 
SCT_SCTCAPCTRL_CAPCONn_H_MASK
)

	)

6998 
	#SCT_SCTCAPCTRL_COUNT
 (10U)

	)

7001 
	#SCT_SCTMATCHREL_RELOADn_L_MASK
 (0xFFFFU)

	)

7002 
	#SCT_SCTMATCHREL_RELOADn_L_SHIFT
 (0U)

	)

7003 
	#SCT_SCTMATCHREL_RELOADn_L
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_SCTMATCHREL_RELOADn_L_SHIFT
)è& 
SCT_SCTMATCHREL_RELOADn_L_MASK
)

	)

7004 
	#SCT_SCTMATCHREL_RELOADn_H_MASK
 (0xFFFF0000U)

	)

7005 
	#SCT_SCTMATCHREL_RELOADn_H_SHIFT
 (16U)

	)

7006 
	#SCT_SCTMATCHREL_RELOADn_H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_SCTMATCHREL_RELOADn_H_SHIFT
)è& 
SCT_SCTMATCHREL_RELOADn_H_MASK
)

	)

7009 
	#SCT_SCTMATCHREL_COUNT
 (10U)

	)

7012 
	#SCT_EVENT_STATE_STATEMSKn_MASK
 (0xFFFFU)

	)

7013 
	#SCT_EVENT_STATE_STATEMSKn_SHIFT
 (0U)

	)

7014 
	#SCT_EVENT_STATE_STATEMSKn
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVENT_STATE_STATEMSKn_SHIFT
)è& 
SCT_EVENT_STATE_STATEMSKn_MASK
)

	)

7017 
	#SCT_EVENT_STATE_COUNT
 (10U)

	)

7020 
	#SCT_EVENT_CTRL_MATCHSEL_MASK
 (0xFU)

	)

7021 
	#SCT_EVENT_CTRL_MATCHSEL_SHIFT
 (0U)

	)

7022 
	#SCT_EVENT_CTRL_MATCHSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVENT_CTRL_MATCHSEL_SHIFT
)è& 
SCT_EVENT_CTRL_MATCHSEL_MASK
)

	)

7023 
	#SCT_EVENT_CTRL_HEVENT_MASK
 (0x10U)

	)

7024 
	#SCT_EVENT_CTRL_HEVENT_SHIFT
 (4U)

	)

7025 
	#SCT_EVENT_CTRL_HEVENT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVENT_CTRL_HEVENT_SHIFT
)è& 
SCT_EVENT_CTRL_HEVENT_MASK
)

	)

7026 
	#SCT_EVENT_CTRL_OUTSEL_MASK
 (0x20U)

	)

7027 
	#SCT_EVENT_CTRL_OUTSEL_SHIFT
 (5U)

	)

7028 
	#SCT_EVENT_CTRL_OUTSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVENT_CTRL_OUTSEL_SHIFT
)è& 
SCT_EVENT_CTRL_OUTSEL_MASK
)

	)

7029 
	#SCT_EVENT_CTRL_IOSEL_MASK
 (0x3C0U)

	)

7030 
	#SCT_EVENT_CTRL_IOSEL_SHIFT
 (6U)

	)

7031 
	#SCT_EVENT_CTRL_IOSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVENT_CTRL_IOSEL_SHIFT
)è& 
SCT_EVENT_CTRL_IOSEL_MASK
)

	)

7032 
	#SCT_EVENT_CTRL_IOCOND_MASK
 (0xC00U)

	)

7033 
	#SCT_EVENT_CTRL_IOCOND_SHIFT
 (10U)

	)

7034 
	#SCT_EVENT_CTRL_IOCOND
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVENT_CTRL_IOCOND_SHIFT
)è& 
SCT_EVENT_CTRL_IOCOND_MASK
)

	)

7035 
	#SCT_EVENT_CTRL_COMBMODE_MASK
 (0x3000U)

	)

7036 
	#SCT_EVENT_CTRL_COMBMODE_SHIFT
 (12U)

	)

7037 
	#SCT_EVENT_CTRL_COMBMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVENT_CTRL_COMBMODE_SHIFT
)è& 
SCT_EVENT_CTRL_COMBMODE_MASK
)

	)

7038 
	#SCT_EVENT_CTRL_STATELD_MASK
 (0x4000U)

	)

7039 
	#SCT_EVENT_CTRL_STATELD_SHIFT
 (14U)

	)

7040 
	#SCT_EVENT_CTRL_STATELD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVENT_CTRL_STATELD_SHIFT
)è& 
SCT_EVENT_CTRL_STATELD_MASK
)

	)

7041 
	#SCT_EVENT_CTRL_STATEV_MASK
 (0xF8000U)

	)

7042 
	#SCT_EVENT_CTRL_STATEV_SHIFT
 (15U)

	)

7043 
	#SCT_EVENT_CTRL_STATEV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVENT_CTRL_STATEV_SHIFT
)è& 
SCT_EVENT_CTRL_STATEV_MASK
)

	)

7044 
	#SCT_EVENT_CTRL_MATCHMEM_MASK
 (0x100000U)

	)

7045 
	#SCT_EVENT_CTRL_MATCHMEM_SHIFT
 (20U)

	)

7046 
	#SCT_EVENT_CTRL_MATCHMEM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVENT_CTRL_MATCHMEM_SHIFT
)è& 
SCT_EVENT_CTRL_MATCHMEM_MASK
)

	)

7047 
	#SCT_EVENT_CTRL_DIRECTION_MASK
 (0x600000U)

	)

7048 
	#SCT_EVENT_CTRL_DIRECTION_SHIFT
 (21U)

	)

7049 
	#SCT_EVENT_CTRL_DIRECTION
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_EVENT_CTRL_DIRECTION_SHIFT
)è& 
SCT_EVENT_CTRL_DIRECTION_MASK
)

	)

7052 
	#SCT_EVENT_CTRL_COUNT
 (10U)

	)

7055 
	#SCT_OUT_SET_SET_MASK
 (0xFFFFU)

	)

7056 
	#SCT_OUT_SET_SET_SHIFT
 (0U)

	)

7057 
	#SCT_OUT_SET_SET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUT_SET_SET_SHIFT
)è& 
SCT_OUT_SET_SET_MASK
)

	)

7060 
	#SCT_OUT_SET_COUNT
 (10U)

	)

7063 
	#SCT_OUT_CLR_CLR_MASK
 (0xFFFFU)

	)

7064 
	#SCT_OUT_CLR_CLR_SHIFT
 (0U)

	)

7065 
	#SCT_OUT_CLR_CLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SCT_OUT_CLR_CLR_SHIFT
)è& 
SCT_OUT_CLR_CLR_MASK
)

	)

7068 
	#SCT_OUT_CLR_COUNT
 (10U)

	)

7078 
	#SCT0_BASE
 (0x40085000u)

	)

7080 
	#SCT0
 ((
SCT_Ty³
 *)
SCT0_BASE
)

	)

7082 
	#SCT_BASE_ADDRS
 { 
SCT0_BASE
 }

	)

7084 
	#SCT_BASE_PTRS
 { 
SCT0
 }

	)

7086 
	#SCT_IRQS
 { 
SCT0_IRQn
 }

	)

7104 
__IO
 
ušt32_t
 
	mCTRL
;

7105 
__IO
 
ušt32_t
 
	mPWREN
;

7106 
__IO
 
ušt32_t
 
	mCLKDIV
;

7107 
ušt8_t
 
	mRESERVED_0
[4];

7108 
__IO
 
ušt32_t
 
	mCLKENA
;

7109 
__IO
 
ušt32_t
 
	mTMOUT
;

7110 
__IO
 
ušt32_t
 
	mCTYPE
;

7111 
__IO
 
ušt32_t
 
	mBLKSIZ
;

7112 
__IO
 
ušt32_t
 
	mBYTCNT
;

7113 
__IO
 
ušt32_t
 
	mINTMASK
;

7114 
__IO
 
ušt32_t
 
	mCMDARG
;

7115 
__IO
 
ušt32_t
 
	mCMD
;

7116 
__IO
 
ušt32_t
 
	mRESP
[4];

7117 
__IO
 
ušt32_t
 
	mMINTSTS
;

7118 
__IO
 
ušt32_t
 
	mRINTSTS
;

7119 
__IO
 
ušt32_t
 
	mSTATUS
;

7120 
__IO
 
ušt32_t
 
	mFIFOTH
;

7121 
__IO
 
ušt32_t
 
	mCDETECT
;

7122 
__IO
 
ušt32_t
 
	mWRTPRT
;

7123 
ušt8_t
 
	mRESERVED_1
[4];

7124 
__IO
 
ušt32_t
 
	mTCBCNT
;

7125 
__IO
 
ušt32_t
 
	mTBBCNT
;

7126 
__IO
 
ušt32_t
 
	mDEBNCE
;

7127 
ušt8_t
 
	mRESERVED_2
[16];

7128 
__IO
 
ušt32_t
 
	mRST_N
;

7129 
ušt8_t
 
	mRESERVED_3
[4];

7130 
__IO
 
ušt32_t
 
	mBMOD
;

7131 
__IO
 
ušt32_t
 
	mPLDMND
;

7132 
__IO
 
ušt32_t
 
	mDBADDR
;

7133 
__IO
 
ušt32_t
 
	mIDSTS
;

7134 
__IO
 
ušt32_t
 
	mIDINTEN
;

7135 
__IO
 
ušt32_t
 
	mDSCADDR
;

7136 
__IO
 
ušt32_t
 
	mBUFADDR
;

7137 
ušt8_t
 
	mRESERVED_4
[100];

7138 
__IO
 
ušt32_t
 
	mCARDTHRCTL
;

7139 
__IO
 
ušt32_t
 
	mBACKENDPWR
;

7140 
ušt8_t
 
	mRESERVED_5
[248];

7141 
__IO
 
ušt32_t
 
	mFIFO
[64];

7142 } 
	tSDIF_Ty³
;

7154 
	#SDIF_CTRL_CONTROLLER_RESET_MASK
 (0x1U)

	)

7155 
	#SDIF_CTRL_CONTROLLER_RESET_SHIFT
 (0U)

	)

7156 
	#SDIF_CTRL_CONTROLLER_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_CONTROLLER_RESET_SHIFT
)è& 
SDIF_CTRL_CONTROLLER_RESET_MASK
)

	)

7157 
	#SDIF_CTRL_FIFO_RESET_MASK
 (0x2U)

	)

7158 
	#SDIF_CTRL_FIFO_RESET_SHIFT
 (1U)

	)

7159 
	#SDIF_CTRL_FIFO_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_FIFO_RESET_SHIFT
)è& 
SDIF_CTRL_FIFO_RESET_MASK
)

	)

7160 
	#SDIF_CTRL_DMA_RESET_MASK
 (0x4U)

	)

7161 
	#SDIF_CTRL_DMA_RESET_SHIFT
 (2U)

	)

7162 
	#SDIF_CTRL_DMA_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_DMA_RESET_SHIFT
)è& 
SDIF_CTRL_DMA_RESET_MASK
)

	)

7163 
	#SDIF_CTRL_INT_ENABLE_MASK
 (0x10U)

	)

7164 
	#SDIF_CTRL_INT_ENABLE_SHIFT
 (4U)

	)

7165 
	#SDIF_CTRL_INT_ENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_INT_ENABLE_SHIFT
)è& 
SDIF_CTRL_INT_ENABLE_MASK
)

	)

7166 
	#SDIF_CTRL_READ_WAIT_MASK
 (0x40U)

	)

7167 
	#SDIF_CTRL_READ_WAIT_SHIFT
 (6U)

	)

7168 
	#SDIF_CTRL_READ_WAIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_READ_WAIT_SHIFT
)è& 
SDIF_CTRL_READ_WAIT_MASK
)

	)

7169 
	#SDIF_CTRL_SEND_IRQ_RESPONSE_MASK
 (0x80U)

	)

7170 
	#SDIF_CTRL_SEND_IRQ_RESPONSE_SHIFT
 (7U)

	)

7171 
	#SDIF_CTRL_SEND_IRQ_RESPONSE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_SEND_IRQ_RESPONSE_SHIFT
)è& 
SDIF_CTRL_SEND_IRQ_RESPONSE_MASK
)

	)

7172 
	#SDIF_CTRL_ABORT_READ_DATA_MASK
 (0x100U)

	)

7173 
	#SDIF_CTRL_ABORT_READ_DATA_SHIFT
 (8U)

	)

7174 
	#SDIF_CTRL_ABORT_READ_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_ABORT_READ_DATA_SHIFT
)è& 
SDIF_CTRL_ABORT_READ_DATA_MASK
)

	)

7175 
	#SDIF_CTRL_SEND_CCSD_MASK
 (0x200U)

	)

7176 
	#SDIF_CTRL_SEND_CCSD_SHIFT
 (9U)

	)

7177 
	#SDIF_CTRL_SEND_CCSD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_SEND_CCSD_SHIFT
)è& 
SDIF_CTRL_SEND_CCSD_MASK
)

	)

7178 
	#SDIF_CTRL_SEND_AUTO_STOP_CCSD_MASK
 (0x400U)

	)

7179 
	#SDIF_CTRL_SEND_AUTO_STOP_CCSD_SHIFT
 (10U)

	)

7180 
	#SDIF_CTRL_SEND_AUTO_STOP_CCSD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_SEND_AUTO_STOP_CCSD_SHIFT
)è& 
SDIF_CTRL_SEND_AUTO_STOP_CCSD_MASK
)

	)

7181 
	#SDIF_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_MASK
 (0x800U)

	)

7182 
	#SDIF_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_SHIFT
 (11U)

	)

7183 
	#SDIF_CTRL_CEATA_DEVICE_INTERRUPT_STATUS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_SHIFT
)è& 
SDIF_CTRL_CEATA_DEVICE_INTERRUPT_STATUS_MASK
)

	)

7184 
	#SDIF_CTRL_CARD_VOLTAGE_A0_MASK
 (0x10000U)

	)

7185 
	#SDIF_CTRL_CARD_VOLTAGE_A0_SHIFT
 (16U)

	)

7186 
	#SDIF_CTRL_CARD_VOLTAGE_A0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_CARD_VOLTAGE_A0_SHIFT
)è& 
SDIF_CTRL_CARD_VOLTAGE_A0_MASK
)

	)

7187 
	#SDIF_CTRL_CARD_VOLTAGE_A1_MASK
 (0x20000U)

	)

7188 
	#SDIF_CTRL_CARD_VOLTAGE_A1_SHIFT
 (17U)

	)

7189 
	#SDIF_CTRL_CARD_VOLTAGE_A1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_CARD_VOLTAGE_A1_SHIFT
)è& 
SDIF_CTRL_CARD_VOLTAGE_A1_MASK
)

	)

7190 
	#SDIF_CTRL_CARD_VOLTAGE_A2_MASK
 (0x40000U)

	)

7191 
	#SDIF_CTRL_CARD_VOLTAGE_A2_SHIFT
 (18U)

	)

7192 
	#SDIF_CTRL_CARD_VOLTAGE_A2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_CARD_VOLTAGE_A2_SHIFT
)è& 
SDIF_CTRL_CARD_VOLTAGE_A2_MASK
)

	)

7193 
	#SDIF_CTRL_USE_INTERNAL_DMAC_MASK
 (0x2000000U)

	)

7194 
	#SDIF_CTRL_USE_INTERNAL_DMAC_SHIFT
 (25U)

	)

7195 
	#SDIF_CTRL_USE_INTERNAL_DMAC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTRL_USE_INTERNAL_DMAC_SHIFT
)è& 
SDIF_CTRL_USE_INTERNAL_DMAC_MASK
)

	)

7198 
	#SDIF_PWREN_POWER_ENABLE_MASK
 (0x1U)

	)

7199 
	#SDIF_PWREN_POWER_ENABLE_SHIFT
 (0U)

	)

7200 
	#SDIF_PWREN_POWER_ENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_PWREN_POWER_ENABLE_SHIFT
)è& 
SDIF_PWREN_POWER_ENABLE_MASK
)

	)

7203 
	#SDIF_CLKDIV_CLK_DIVIDER0_MASK
 (0xFFU)

	)

7204 
	#SDIF_CLKDIV_CLK_DIVIDER0_SHIFT
 (0U)

	)

7205 
	#SDIF_CLKDIV_CLK_DIVIDER0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CLKDIV_CLK_DIVIDER0_SHIFT
)è& 
SDIF_CLKDIV_CLK_DIVIDER0_MASK
)

	)

7208 
	#SDIF_CLKENA_CCLK_ENABLE_MASK
 (0x1U)

	)

7209 
	#SDIF_CLKENA_CCLK_ENABLE_SHIFT
 (0U)

	)

7210 
	#SDIF_CLKENA_CCLK_ENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CLKENA_CCLK_ENABLE_SHIFT
)è& 
SDIF_CLKENA_CCLK_ENABLE_MASK
)

	)

7211 
	#SDIF_CLKENA_CCLK_LOW_POWER_MASK
 (0x10000U)

	)

7212 
	#SDIF_CLKENA_CCLK_LOW_POWER_SHIFT
 (16U)

	)

7213 
	#SDIF_CLKENA_CCLK_LOW_POWER
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CLKENA_CCLK_LOW_POWER_SHIFT
)è& 
SDIF_CLKENA_CCLK_LOW_POWER_MASK
)

	)

7216 
	#SDIF_TMOUT_RESPONSE_TIMEOUT_MASK
 (0xFFU)

	)

7217 
	#SDIF_TMOUT_RESPONSE_TIMEOUT_SHIFT
 (0U)

	)

7218 
	#SDIF_TMOUT_RESPONSE_TIMEOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_TMOUT_RESPONSE_TIMEOUT_SHIFT
)è& 
SDIF_TMOUT_RESPONSE_TIMEOUT_MASK
)

	)

7219 
	#SDIF_TMOUT_DATA_TIMEOUT_MASK
 (0xFFFFFF00U)

	)

7220 
	#SDIF_TMOUT_DATA_TIMEOUT_SHIFT
 (8U)

	)

7221 
	#SDIF_TMOUT_DATA_TIMEOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_TMOUT_DATA_TIMEOUT_SHIFT
)è& 
SDIF_TMOUT_DATA_TIMEOUT_MASK
)

	)

7224 
	#SDIF_CTYPE_CARD_WIDTH0_MASK
 (0x1U)

	)

7225 
	#SDIF_CTYPE_CARD_WIDTH0_SHIFT
 (0U)

	)

7226 
	#SDIF_CTYPE_CARD_WIDTH0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTYPE_CARD_WIDTH0_SHIFT
)è& 
SDIF_CTYPE_CARD_WIDTH0_MASK
)

	)

7227 
	#SDIF_CTYPE_CARD_WIDTH1_MASK
 (0x10000U)

	)

7228 
	#SDIF_CTYPE_CARD_WIDTH1_SHIFT
 (16U)

	)

7229 
	#SDIF_CTYPE_CARD_WIDTH1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CTYPE_CARD_WIDTH1_SHIFT
)è& 
SDIF_CTYPE_CARD_WIDTH1_MASK
)

	)

7232 
	#SDIF_BLKSIZ_BLOCK_SIZE_MASK
 (0xFFFFU)

	)

7233 
	#SDIF_BLKSIZ_BLOCK_SIZE_SHIFT
 (0U)

	)

7234 
	#SDIF_BLKSIZ_BLOCK_SIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_BLKSIZ_BLOCK_SIZE_SHIFT
)è& 
SDIF_BLKSIZ_BLOCK_SIZE_MASK
)

	)

7237 
	#SDIF_BYTCNT_BYTE_COUNT_MASK
 (0xFFFFFFFFU)

	)

7238 
	#SDIF_BYTCNT_BYTE_COUNT_SHIFT
 (0U)

	)

7239 
	#SDIF_BYTCNT_BYTE_COUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_BYTCNT_BYTE_COUNT_SHIFT
)è& 
SDIF_BYTCNT_BYTE_COUNT_MASK
)

	)

7242 
	#SDIF_INTMASK_CDET_MASK
 (0x1U)

	)

7243 
	#SDIF_INTMASK_CDET_SHIFT
 (0U)

	)

7244 
	#SDIF_INTMASK_CDET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_CDET_SHIFT
)è& 
SDIF_INTMASK_CDET_MASK
)

	)

7245 
	#SDIF_INTMASK_RE_MASK
 (0x2U)

	)

7246 
	#SDIF_INTMASK_RE_SHIFT
 (1U)

	)

7247 
	#SDIF_INTMASK_RE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_RE_SHIFT
)è& 
SDIF_INTMASK_RE_MASK
)

	)

7248 
	#SDIF_INTMASK_CDONE_MASK
 (0x4U)

	)

7249 
	#SDIF_INTMASK_CDONE_SHIFT
 (2U)

	)

7250 
	#SDIF_INTMASK_CDONE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_CDONE_SHIFT
)è& 
SDIF_INTMASK_CDONE_MASK
)

	)

7251 
	#SDIF_INTMASK_DTO_MASK
 (0x8U)

	)

7252 
	#SDIF_INTMASK_DTO_SHIFT
 (3U)

	)

7253 
	#SDIF_INTMASK_DTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_DTO_SHIFT
)è& 
SDIF_INTMASK_DTO_MASK
)

	)

7254 
	#SDIF_INTMASK_TXDR_MASK
 (0x10U)

	)

7255 
	#SDIF_INTMASK_TXDR_SHIFT
 (4U)

	)

7256 
	#SDIF_INTMASK_TXDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_TXDR_SHIFT
)è& 
SDIF_INTMASK_TXDR_MASK
)

	)

7257 
	#SDIF_INTMASK_RXDR_MASK
 (0x20U)

	)

7258 
	#SDIF_INTMASK_RXDR_SHIFT
 (5U)

	)

7259 
	#SDIF_INTMASK_RXDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_RXDR_SHIFT
)è& 
SDIF_INTMASK_RXDR_MASK
)

	)

7260 
	#SDIF_INTMASK_RCRC_MASK
 (0x40U)

	)

7261 
	#SDIF_INTMASK_RCRC_SHIFT
 (6U)

	)

7262 
	#SDIF_INTMASK_RCRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_RCRC_SHIFT
)è& 
SDIF_INTMASK_RCRC_MASK
)

	)

7263 
	#SDIF_INTMASK_DCRC_MASK
 (0x80U)

	)

7264 
	#SDIF_INTMASK_DCRC_SHIFT
 (7U)

	)

7265 
	#SDIF_INTMASK_DCRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_DCRC_SHIFT
)è& 
SDIF_INTMASK_DCRC_MASK
)

	)

7266 
	#SDIF_INTMASK_RTO_MASK
 (0x100U)

	)

7267 
	#SDIF_INTMASK_RTO_SHIFT
 (8U)

	)

7268 
	#SDIF_INTMASK_RTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_RTO_SHIFT
)è& 
SDIF_INTMASK_RTO_MASK
)

	)

7269 
	#SDIF_INTMASK_DRTO_MASK
 (0x200U)

	)

7270 
	#SDIF_INTMASK_DRTO_SHIFT
 (9U)

	)

7271 
	#SDIF_INTMASK_DRTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_DRTO_SHIFT
)è& 
SDIF_INTMASK_DRTO_MASK
)

	)

7272 
	#SDIF_INTMASK_HTO_MASK
 (0x400U)

	)

7273 
	#SDIF_INTMASK_HTO_SHIFT
 (10U)

	)

7274 
	#SDIF_INTMASK_HTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_HTO_SHIFT
)è& 
SDIF_INTMASK_HTO_MASK
)

	)

7275 
	#SDIF_INTMASK_FRUN_MASK
 (0x800U)

	)

7276 
	#SDIF_INTMASK_FRUN_SHIFT
 (11U)

	)

7277 
	#SDIF_INTMASK_FRUN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_FRUN_SHIFT
)è& 
SDIF_INTMASK_FRUN_MASK
)

	)

7278 
	#SDIF_INTMASK_HLE_MASK
 (0x1000U)

	)

7279 
	#SDIF_INTMASK_HLE_SHIFT
 (12U)

	)

7280 
	#SDIF_INTMASK_HLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_HLE_SHIFT
)è& 
SDIF_INTMASK_HLE_MASK
)

	)

7281 
	#SDIF_INTMASK_SBE_MASK
 (0x2000U)

	)

7282 
	#SDIF_INTMASK_SBE_SHIFT
 (13U)

	)

7283 
	#SDIF_INTMASK_SBE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_SBE_SHIFT
)è& 
SDIF_INTMASK_SBE_MASK
)

	)

7284 
	#SDIF_INTMASK_ACD_MASK
 (0x4000U)

	)

7285 
	#SDIF_INTMASK_ACD_SHIFT
 (14U)

	)

7286 
	#SDIF_INTMASK_ACD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_ACD_SHIFT
)è& 
SDIF_INTMASK_ACD_MASK
)

	)

7287 
	#SDIF_INTMASK_EBE_MASK
 (0x8000U)

	)

7288 
	#SDIF_INTMASK_EBE_SHIFT
 (15U)

	)

7289 
	#SDIF_INTMASK_EBE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_EBE_SHIFT
)è& 
SDIF_INTMASK_EBE_MASK
)

	)

7290 
	#SDIF_INTMASK_SDIO_INT_MASK_MASK
 (0x10000U)

	)

7291 
	#SDIF_INTMASK_SDIO_INT_MASK_SHIFT
 (16U)

	)

7292 
	#SDIF_INTMASK_SDIO_INT_MASK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_INTMASK_SDIO_INT_MASK_SHIFT
)è& 
SDIF_INTMASK_SDIO_INT_MASK_MASK
)

	)

7295 
	#SDIF_CMDARG_CMD_ARG_MASK
 (0xFFFFFFFFU)

	)

7296 
	#SDIF_CMDARG_CMD_ARG_SHIFT
 (0U)

	)

7297 
	#SDIF_CMDARG_CMD_ARG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMDARG_CMD_ARG_SHIFT
)è& 
SDIF_CMDARG_CMD_ARG_MASK
)

	)

7300 
	#SDIF_CMD_CMD_INDEX_MASK
 (0x3FU)

	)

7301 
	#SDIF_CMD_CMD_INDEX_SHIFT
 (0U)

	)

7302 
	#SDIF_CMD_CMD_INDEX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_CMD_INDEX_SHIFT
)è& 
SDIF_CMD_CMD_INDEX_MASK
)

	)

7303 
	#SDIF_CMD_RESPONSE_EXPECT_MASK
 (0x40U)

	)

7304 
	#SDIF_CMD_RESPONSE_EXPECT_SHIFT
 (6U)

	)

7305 
	#SDIF_CMD_RESPONSE_EXPECT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_RESPONSE_EXPECT_SHIFT
)è& 
SDIF_CMD_RESPONSE_EXPECT_MASK
)

	)

7306 
	#SDIF_CMD_RESPONSE_LENGTH_MASK
 (0x80U)

	)

7307 
	#SDIF_CMD_RESPONSE_LENGTH_SHIFT
 (7U)

	)

7308 
	#SDIF_CMD_RESPONSE_LENGTH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_RESPONSE_LENGTH_SHIFT
)è& 
SDIF_CMD_RESPONSE_LENGTH_MASK
)

	)

7309 
	#SDIF_CMD_CHECK_RESPONSE_CRC_MASK
 (0x100U)

	)

7310 
	#SDIF_CMD_CHECK_RESPONSE_CRC_SHIFT
 (8U)

	)

7311 
	#SDIF_CMD_CHECK_RESPONSE_CRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_CHECK_RESPONSE_CRC_SHIFT
)è& 
SDIF_CMD_CHECK_RESPONSE_CRC_MASK
)

	)

7312 
	#SDIF_CMD_DATA_EXPECTED_MASK
 (0x200U)

	)

7313 
	#SDIF_CMD_DATA_EXPECTED_SHIFT
 (9U)

	)

7314 
	#SDIF_CMD_DATA_EXPECTED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_DATA_EXPECTED_SHIFT
)è& 
SDIF_CMD_DATA_EXPECTED_MASK
)

	)

7315 
	#SDIF_CMD_READ_WRITE_MASK
 (0x400U)

	)

7316 
	#SDIF_CMD_READ_WRITE_SHIFT
 (10U)

	)

7317 
	#SDIF_CMD_READ_WRITE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_READ_WRITE_SHIFT
)è& 
SDIF_CMD_READ_WRITE_MASK
)

	)

7318 
	#SDIF_CMD_TRANSFER_MODE_MASK
 (0x800U)

	)

7319 
	#SDIF_CMD_TRANSFER_MODE_SHIFT
 (11U)

	)

7320 
	#SDIF_CMD_TRANSFER_MODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_TRANSFER_MODE_SHIFT
)è& 
SDIF_CMD_TRANSFER_MODE_MASK
)

	)

7321 
	#SDIF_CMD_SEND_AUTO_STOP_MASK
 (0x1000U)

	)

7322 
	#SDIF_CMD_SEND_AUTO_STOP_SHIFT
 (12U)

	)

7323 
	#SDIF_CMD_SEND_AUTO_STOP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_SEND_AUTO_STOP_SHIFT
)è& 
SDIF_CMD_SEND_AUTO_STOP_MASK
)

	)

7324 
	#SDIF_CMD_WAIT_PRVDATA_COMPLETE_MASK
 (0x2000U)

	)

7325 
	#SDIF_CMD_WAIT_PRVDATA_COMPLETE_SHIFT
 (13U)

	)

7326 
	#SDIF_CMD_WAIT_PRVDATA_COMPLETE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_WAIT_PRVDATA_COMPLETE_SHIFT
)è& 
SDIF_CMD_WAIT_PRVDATA_COMPLETE_MASK
)

	)

7327 
	#SDIF_CMD_STOP_ABORT_CMD_MASK
 (0x4000U)

	)

7328 
	#SDIF_CMD_STOP_ABORT_CMD_SHIFT
 (14U)

	)

7329 
	#SDIF_CMD_STOP_ABORT_CMD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_STOP_ABORT_CMD_SHIFT
)è& 
SDIF_CMD_STOP_ABORT_CMD_MASK
)

	)

7330 
	#SDIF_CMD_SEND_INITIALIZATION_MASK
 (0x8000U)

	)

7331 
	#SDIF_CMD_SEND_INITIALIZATION_SHIFT
 (15U)

	)

7332 
	#SDIF_CMD_SEND_INITIALIZATION
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_SEND_INITIALIZATION_SHIFT
)è& 
SDIF_CMD_SEND_INITIALIZATION_MASK
)

	)

7333 
	#SDIF_CMD_UPDATE_CLOCK_REGISTERS_ONLY_MASK
 (0x200000U)

	)

7334 
	#SDIF_CMD_UPDATE_CLOCK_REGISTERS_ONLY_SHIFT
 (21U)

	)

7335 
	#SDIF_CMD_UPDATE_CLOCK_REGISTERS_ONLY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_UPDATE_CLOCK_REGISTERS_ONLY_SHIFT
)è& 
SDIF_CMD_UPDATE_CLOCK_REGISTERS_ONLY_MASK
)

	)

7336 
	#SDIF_CMD_READ_CEATA_DEVICE_MASK
 (0x400000U)

	)

7337 
	#SDIF_CMD_READ_CEATA_DEVICE_SHIFT
 (22U)

	)

7338 
	#SDIF_CMD_READ_CEATA_DEVICE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_READ_CEATA_DEVICE_SHIFT
)è& 
SDIF_CMD_READ_CEATA_DEVICE_MASK
)

	)

7339 
	#SDIF_CMD_CCS_EXPECTED_MASK
 (0x800000U)

	)

7340 
	#SDIF_CMD_CCS_EXPECTED_SHIFT
 (23U)

	)

7341 
	#SDIF_CMD_CCS_EXPECTED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_CCS_EXPECTED_SHIFT
)è& 
SDIF_CMD_CCS_EXPECTED_MASK
)

	)

7342 
	#SDIF_CMD_ENABLE_BOOT_MASK
 (0x1000000U)

	)

7343 
	#SDIF_CMD_ENABLE_BOOT_SHIFT
 (24U)

	)

7344 
	#SDIF_CMD_ENABLE_BOOT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_ENABLE_BOOT_SHIFT
)è& 
SDIF_CMD_ENABLE_BOOT_MASK
)

	)

7345 
	#SDIF_CMD_EXPECT_BOOT_ACK_MASK
 (0x2000000U)

	)

7346 
	#SDIF_CMD_EXPECT_BOOT_ACK_SHIFT
 (25U)

	)

7347 
	#SDIF_CMD_EXPECT_BOOT_ACK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_EXPECT_BOOT_ACK_SHIFT
)è& 
SDIF_CMD_EXPECT_BOOT_ACK_MASK
)

	)

7348 
	#SDIF_CMD_DISABLE_BOOT_MASK
 (0x4000000U)

	)

7349 
	#SDIF_CMD_DISABLE_BOOT_SHIFT
 (26U)

	)

7350 
	#SDIF_CMD_DISABLE_BOOT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_DISABLE_BOOT_SHIFT
)è& 
SDIF_CMD_DISABLE_BOOT_MASK
)

	)

7351 
	#SDIF_CMD_BOOT_MODE_MASK
 (0x8000000U)

	)

7352 
	#SDIF_CMD_BOOT_MODE_SHIFT
 (27U)

	)

7353 
	#SDIF_CMD_BOOT_MODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_BOOT_MODE_SHIFT
)è& 
SDIF_CMD_BOOT_MODE_MASK
)

	)

7354 
	#SDIF_CMD_VOLT_SWITCH_MASK
 (0x10000000U)

	)

7355 
	#SDIF_CMD_VOLT_SWITCH_SHIFT
 (28U)

	)

7356 
	#SDIF_CMD_VOLT_SWITCH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_VOLT_SWITCH_SHIFT
)è& 
SDIF_CMD_VOLT_SWITCH_MASK
)

	)

7357 
	#SDIF_CMD_USE_HOLD_REG_MASK
 (0x20000000U)

	)

7358 
	#SDIF_CMD_USE_HOLD_REG_SHIFT
 (29U)

	)

7359 
	#SDIF_CMD_USE_HOLD_REG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_USE_HOLD_REG_SHIFT
)è& 
SDIF_CMD_USE_HOLD_REG_MASK
)

	)

7360 
	#SDIF_CMD_START_CMD_MASK
 (0x80000000U)

	)

7361 
	#SDIF_CMD_START_CMD_SHIFT
 (31U)

	)

7362 
	#SDIF_CMD_START_CMD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CMD_START_CMD_SHIFT
)è& 
SDIF_CMD_START_CMD_MASK
)

	)

7365 
	#SDIF_RESP_RESPONSE_MASK
 (0xFFFFFFFFU)

	)

7366 
	#SDIF_RESP_RESPONSE_SHIFT
 (0U)

	)

7367 
	#SDIF_RESP_RESPONSE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RESP_RESPONSE_SHIFT
)è& 
SDIF_RESP_RESPONSE_MASK
)

	)

7370 
	#SDIF_RESP_COUNT
 (4U)

	)

7373 
	#SDIF_MINTSTS_CDET_MASK
 (0x1U)

	)

7374 
	#SDIF_MINTSTS_CDET_SHIFT
 (0U)

	)

7375 
	#SDIF_MINTSTS_CDET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_CDET_SHIFT
)è& 
SDIF_MINTSTS_CDET_MASK
)

	)

7376 
	#SDIF_MINTSTS_RE_MASK
 (0x2U)

	)

7377 
	#SDIF_MINTSTS_RE_SHIFT
 (1U)

	)

7378 
	#SDIF_MINTSTS_RE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_RE_SHIFT
)è& 
SDIF_MINTSTS_RE_MASK
)

	)

7379 
	#SDIF_MINTSTS_CDONE_MASK
 (0x4U)

	)

7380 
	#SDIF_MINTSTS_CDONE_SHIFT
 (2U)

	)

7381 
	#SDIF_MINTSTS_CDONE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_CDONE_SHIFT
)è& 
SDIF_MINTSTS_CDONE_MASK
)

	)

7382 
	#SDIF_MINTSTS_DTO_MASK
 (0x8U)

	)

7383 
	#SDIF_MINTSTS_DTO_SHIFT
 (3U)

	)

7384 
	#SDIF_MINTSTS_DTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_DTO_SHIFT
)è& 
SDIF_MINTSTS_DTO_MASK
)

	)

7385 
	#SDIF_MINTSTS_TXDR_MASK
 (0x10U)

	)

7386 
	#SDIF_MINTSTS_TXDR_SHIFT
 (4U)

	)

7387 
	#SDIF_MINTSTS_TXDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_TXDR_SHIFT
)è& 
SDIF_MINTSTS_TXDR_MASK
)

	)

7388 
	#SDIF_MINTSTS_RXDR_MASK
 (0x20U)

	)

7389 
	#SDIF_MINTSTS_RXDR_SHIFT
 (5U)

	)

7390 
	#SDIF_MINTSTS_RXDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_RXDR_SHIFT
)è& 
SDIF_MINTSTS_RXDR_MASK
)

	)

7391 
	#SDIF_MINTSTS_RCRC_MASK
 (0x40U)

	)

7392 
	#SDIF_MINTSTS_RCRC_SHIFT
 (6U)

	)

7393 
	#SDIF_MINTSTS_RCRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_RCRC_SHIFT
)è& 
SDIF_MINTSTS_RCRC_MASK
)

	)

7394 
	#SDIF_MINTSTS_DCRC_MASK
 (0x80U)

	)

7395 
	#SDIF_MINTSTS_DCRC_SHIFT
 (7U)

	)

7396 
	#SDIF_MINTSTS_DCRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_DCRC_SHIFT
)è& 
SDIF_MINTSTS_DCRC_MASK
)

	)

7397 
	#SDIF_MINTSTS_RTO_MASK
 (0x100U)

	)

7398 
	#SDIF_MINTSTS_RTO_SHIFT
 (8U)

	)

7399 
	#SDIF_MINTSTS_RTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_RTO_SHIFT
)è& 
SDIF_MINTSTS_RTO_MASK
)

	)

7400 
	#SDIF_MINTSTS_DRTO_MASK
 (0x200U)

	)

7401 
	#SDIF_MINTSTS_DRTO_SHIFT
 (9U)

	)

7402 
	#SDIF_MINTSTS_DRTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_DRTO_SHIFT
)è& 
SDIF_MINTSTS_DRTO_MASK
)

	)

7403 
	#SDIF_MINTSTS_HTO_MASK
 (0x400U)

	)

7404 
	#SDIF_MINTSTS_HTO_SHIFT
 (10U)

	)

7405 
	#SDIF_MINTSTS_HTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_HTO_SHIFT
)è& 
SDIF_MINTSTS_HTO_MASK
)

	)

7406 
	#SDIF_MINTSTS_FRUN_MASK
 (0x800U)

	)

7407 
	#SDIF_MINTSTS_FRUN_SHIFT
 (11U)

	)

7408 
	#SDIF_MINTSTS_FRUN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_FRUN_SHIFT
)è& 
SDIF_MINTSTS_FRUN_MASK
)

	)

7409 
	#SDIF_MINTSTS_HLE_MASK
 (0x1000U)

	)

7410 
	#SDIF_MINTSTS_HLE_SHIFT
 (12U)

	)

7411 
	#SDIF_MINTSTS_HLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_HLE_SHIFT
)è& 
SDIF_MINTSTS_HLE_MASK
)

	)

7412 
	#SDIF_MINTSTS_SBE_MASK
 (0x2000U)

	)

7413 
	#SDIF_MINTSTS_SBE_SHIFT
 (13U)

	)

7414 
	#SDIF_MINTSTS_SBE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_SBE_SHIFT
)è& 
SDIF_MINTSTS_SBE_MASK
)

	)

7415 
	#SDIF_MINTSTS_ACD_MASK
 (0x4000U)

	)

7416 
	#SDIF_MINTSTS_ACD_SHIFT
 (14U)

	)

7417 
	#SDIF_MINTSTS_ACD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_ACD_SHIFT
)è& 
SDIF_MINTSTS_ACD_MASK
)

	)

7418 
	#SDIF_MINTSTS_EBE_MASK
 (0x8000U)

	)

7419 
	#SDIF_MINTSTS_EBE_SHIFT
 (15U)

	)

7420 
	#SDIF_MINTSTS_EBE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_EBE_SHIFT
)è& 
SDIF_MINTSTS_EBE_MASK
)

	)

7421 
	#SDIF_MINTSTS_SDIO_INTERRUPT_MASK
 (0x10000U)

	)

7422 
	#SDIF_MINTSTS_SDIO_INTERRUPT_SHIFT
 (16U)

	)

7423 
	#SDIF_MINTSTS_SDIO_INTERRUPT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_MINTSTS_SDIO_INTERRUPT_SHIFT
)è& 
SDIF_MINTSTS_SDIO_INTERRUPT_MASK
)

	)

7426 
	#SDIF_RINTSTS_CDET_MASK
 (0x1U)

	)

7427 
	#SDIF_RINTSTS_CDET_SHIFT
 (0U)

	)

7428 
	#SDIF_RINTSTS_CDET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_CDET_SHIFT
)è& 
SDIF_RINTSTS_CDET_MASK
)

	)

7429 
	#SDIF_RINTSTS_RE_MASK
 (0x2U)

	)

7430 
	#SDIF_RINTSTS_RE_SHIFT
 (1U)

	)

7431 
	#SDIF_RINTSTS_RE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_RE_SHIFT
)è& 
SDIF_RINTSTS_RE_MASK
)

	)

7432 
	#SDIF_RINTSTS_CDONE_MASK
 (0x4U)

	)

7433 
	#SDIF_RINTSTS_CDONE_SHIFT
 (2U)

	)

7434 
	#SDIF_RINTSTS_CDONE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_CDONE_SHIFT
)è& 
SDIF_RINTSTS_CDONE_MASK
)

	)

7435 
	#SDIF_RINTSTS_DTO_MASK
 (0x8U)

	)

7436 
	#SDIF_RINTSTS_DTO_SHIFT
 (3U)

	)

7437 
	#SDIF_RINTSTS_DTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_DTO_SHIFT
)è& 
SDIF_RINTSTS_DTO_MASK
)

	)

7438 
	#SDIF_RINTSTS_TXDR_MASK
 (0x10U)

	)

7439 
	#SDIF_RINTSTS_TXDR_SHIFT
 (4U)

	)

7440 
	#SDIF_RINTSTS_TXDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_TXDR_SHIFT
)è& 
SDIF_RINTSTS_TXDR_MASK
)

	)

7441 
	#SDIF_RINTSTS_RXDR_MASK
 (0x20U)

	)

7442 
	#SDIF_RINTSTS_RXDR_SHIFT
 (5U)

	)

7443 
	#SDIF_RINTSTS_RXDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_RXDR_SHIFT
)è& 
SDIF_RINTSTS_RXDR_MASK
)

	)

7444 
	#SDIF_RINTSTS_RCRC_MASK
 (0x40U)

	)

7445 
	#SDIF_RINTSTS_RCRC_SHIFT
 (6U)

	)

7446 
	#SDIF_RINTSTS_RCRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_RCRC_SHIFT
)è& 
SDIF_RINTSTS_RCRC_MASK
)

	)

7447 
	#SDIF_RINTSTS_DCRC_MASK
 (0x80U)

	)

7448 
	#SDIF_RINTSTS_DCRC_SHIFT
 (7U)

	)

7449 
	#SDIF_RINTSTS_DCRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_DCRC_SHIFT
)è& 
SDIF_RINTSTS_DCRC_MASK
)

	)

7450 
	#SDIF_RINTSTS_RTO_BAR_MASK
 (0x100U)

	)

7451 
	#SDIF_RINTSTS_RTO_BAR_SHIFT
 (8U)

	)

7452 
	#SDIF_RINTSTS_RTO_BAR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_RTO_BAR_SHIFT
)è& 
SDIF_RINTSTS_RTO_BAR_MASK
)

	)

7453 
	#SDIF_RINTSTS_DRTO_BDS_MASK
 (0x200U)

	)

7454 
	#SDIF_RINTSTS_DRTO_BDS_SHIFT
 (9U)

	)

7455 
	#SDIF_RINTSTS_DRTO_BDS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_DRTO_BDS_SHIFT
)è& 
SDIF_RINTSTS_DRTO_BDS_MASK
)

	)

7456 
	#SDIF_RINTSTS_HTO_MASK
 (0x400U)

	)

7457 
	#SDIF_RINTSTS_HTO_SHIFT
 (10U)

	)

7458 
	#SDIF_RINTSTS_HTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_HTO_SHIFT
)è& 
SDIF_RINTSTS_HTO_MASK
)

	)

7459 
	#SDIF_RINTSTS_FRUN_MASK
 (0x800U)

	)

7460 
	#SDIF_RINTSTS_FRUN_SHIFT
 (11U)

	)

7461 
	#SDIF_RINTSTS_FRUN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_FRUN_SHIFT
)è& 
SDIF_RINTSTS_FRUN_MASK
)

	)

7462 
	#SDIF_RINTSTS_HLE_MASK
 (0x1000U)

	)

7463 
	#SDIF_RINTSTS_HLE_SHIFT
 (12U)

	)

7464 
	#SDIF_RINTSTS_HLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_HLE_SHIFT
)è& 
SDIF_RINTSTS_HLE_MASK
)

	)

7465 
	#SDIF_RINTSTS_SBE_MASK
 (0x2000U)

	)

7466 
	#SDIF_RINTSTS_SBE_SHIFT
 (13U)

	)

7467 
	#SDIF_RINTSTS_SBE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_SBE_SHIFT
)è& 
SDIF_RINTSTS_SBE_MASK
)

	)

7468 
	#SDIF_RINTSTS_ACD_MASK
 (0x4000U)

	)

7469 
	#SDIF_RINTSTS_ACD_SHIFT
 (14U)

	)

7470 
	#SDIF_RINTSTS_ACD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_ACD_SHIFT
)è& 
SDIF_RINTSTS_ACD_MASK
)

	)

7471 
	#SDIF_RINTSTS_EBE_MASK
 (0x8000U)

	)

7472 
	#SDIF_RINTSTS_EBE_SHIFT
 (15U)

	)

7473 
	#SDIF_RINTSTS_EBE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_EBE_SHIFT
)è& 
SDIF_RINTSTS_EBE_MASK
)

	)

7474 
	#SDIF_RINTSTS_SDIO_INTERRUPT_MASK
 (0x10000U)

	)

7475 
	#SDIF_RINTSTS_SDIO_INTERRUPT_SHIFT
 (16U)

	)

7476 
	#SDIF_RINTSTS_SDIO_INTERRUPT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RINTSTS_SDIO_INTERRUPT_SHIFT
)è& 
SDIF_RINTSTS_SDIO_INTERRUPT_MASK
)

	)

7479 
	#SDIF_STATUS_FIFO_RX_WATERMARK_MASK
 (0x1U)

	)

7480 
	#SDIF_STATUS_FIFO_RX_WATERMARK_SHIFT
 (0U)

	)

7481 
	#SDIF_STATUS_FIFO_RX_WATERMARK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_FIFO_RX_WATERMARK_SHIFT
)è& 
SDIF_STATUS_FIFO_RX_WATERMARK_MASK
)

	)

7482 
	#SDIF_STATUS_FIFO_TX_WATERMARK_MASK
 (0x2U)

	)

7483 
	#SDIF_STATUS_FIFO_TX_WATERMARK_SHIFT
 (1U)

	)

7484 
	#SDIF_STATUS_FIFO_TX_WATERMARK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_FIFO_TX_WATERMARK_SHIFT
)è& 
SDIF_STATUS_FIFO_TX_WATERMARK_MASK
)

	)

7485 
	#SDIF_STATUS_FIFO_EMPTY_MASK
 (0x4U)

	)

7486 
	#SDIF_STATUS_FIFO_EMPTY_SHIFT
 (2U)

	)

7487 
	#SDIF_STATUS_FIFO_EMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_FIFO_EMPTY_SHIFT
)è& 
SDIF_STATUS_FIFO_EMPTY_MASK
)

	)

7488 
	#SDIF_STATUS_FIFO_FULL_MASK
 (0x8U)

	)

7489 
	#SDIF_STATUS_FIFO_FULL_SHIFT
 (3U)

	)

7490 
	#SDIF_STATUS_FIFO_FULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_FIFO_FULL_SHIFT
)è& 
SDIF_STATUS_FIFO_FULL_MASK
)

	)

7491 
	#SDIF_STATUS_CMDFSMSTATES_MASK
 (0xF0U)

	)

7492 
	#SDIF_STATUS_CMDFSMSTATES_SHIFT
 (4U)

	)

7493 
	#SDIF_STATUS_CMDFSMSTATES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_CMDFSMSTATES_SHIFT
)è& 
SDIF_STATUS_CMDFSMSTATES_MASK
)

	)

7494 
	#SDIF_STATUS_DATA_3_STATUS_MASK
 (0x100U)

	)

7495 
	#SDIF_STATUS_DATA_3_STATUS_SHIFT
 (8U)

	)

7496 
	#SDIF_STATUS_DATA_3_STATUS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_DATA_3_STATUS_SHIFT
)è& 
SDIF_STATUS_DATA_3_STATUS_MASK
)

	)

7497 
	#SDIF_STATUS_DATA_BUSY_MASK
 (0x200U)

	)

7498 
	#SDIF_STATUS_DATA_BUSY_SHIFT
 (9U)

	)

7499 
	#SDIF_STATUS_DATA_BUSY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_DATA_BUSY_SHIFT
)è& 
SDIF_STATUS_DATA_BUSY_MASK
)

	)

7500 
	#SDIF_STATUS_DATA_STATE_MC_BUSY_MASK
 (0x400U)

	)

7501 
	#SDIF_STATUS_DATA_STATE_MC_BUSY_SHIFT
 (10U)

	)

7502 
	#SDIF_STATUS_DATA_STATE_MC_BUSY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_DATA_STATE_MC_BUSY_SHIFT
)è& 
SDIF_STATUS_DATA_STATE_MC_BUSY_MASK
)

	)

7503 
	#SDIF_STATUS_RESPONSE_INDEX_MASK
 (0x1F800U)

	)

7504 
	#SDIF_STATUS_RESPONSE_INDEX_SHIFT
 (11U)

	)

7505 
	#SDIF_STATUS_RESPONSE_INDEX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_RESPONSE_INDEX_SHIFT
)è& 
SDIF_STATUS_RESPONSE_INDEX_MASK
)

	)

7506 
	#SDIF_STATUS_FIFO_COUNT_MASK
 (0x3FFE0000U)

	)

7507 
	#SDIF_STATUS_FIFO_COUNT_SHIFT
 (17U)

	)

7508 
	#SDIF_STATUS_FIFO_COUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_FIFO_COUNT_SHIFT
)è& 
SDIF_STATUS_FIFO_COUNT_MASK
)

	)

7509 
	#SDIF_STATUS_DMA_ACK_MASK
 (0x40000000U)

	)

7510 
	#SDIF_STATUS_DMA_ACK_SHIFT
 (30U)

	)

7511 
	#SDIF_STATUS_DMA_ACK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_DMA_ACK_SHIFT
)è& 
SDIF_STATUS_DMA_ACK_MASK
)

	)

7512 
	#SDIF_STATUS_DMA_REQ_MASK
 (0x80000000U)

	)

7513 
	#SDIF_STATUS_DMA_REQ_SHIFT
 (31U)

	)

7514 
	#SDIF_STATUS_DMA_REQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_STATUS_DMA_REQ_SHIFT
)è& 
SDIF_STATUS_DMA_REQ_MASK
)

	)

7517 
	#SDIF_FIFOTH_TX_WMARK_MASK
 (0xFFFU)

	)

7518 
	#SDIF_FIFOTH_TX_WMARK_SHIFT
 (0U)

	)

7519 
	#SDIF_FIFOTH_TX_WMARK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_FIFOTH_TX_WMARK_SHIFT
)è& 
SDIF_FIFOTH_TX_WMARK_MASK
)

	)

7520 
	#SDIF_FIFOTH_RX_WMARK_MASK
 (0xFFF0000U)

	)

7521 
	#SDIF_FIFOTH_RX_WMARK_SHIFT
 (16U)

	)

7522 
	#SDIF_FIFOTH_RX_WMARK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_FIFOTH_RX_WMARK_SHIFT
)è& 
SDIF_FIFOTH_RX_WMARK_MASK
)

	)

7523 
	#SDIF_FIFOTH_DMA_MTS_MASK
 (0x70000000U)

	)

7524 
	#SDIF_FIFOTH_DMA_MTS_SHIFT
 (28U)

	)

7525 
	#SDIF_FIFOTH_DMA_MTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_FIFOTH_DMA_MTS_SHIFT
)è& 
SDIF_FIFOTH_DMA_MTS_MASK
)

	)

7528 
	#SDIF_CDETECT_CARD_DETECT_MASK
 (0x1U)

	)

7529 
	#SDIF_CDETECT_CARD_DETECT_SHIFT
 (0U)

	)

7530 
	#SDIF_CDETECT_CARD_DETECT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CDETECT_CARD_DETECT_SHIFT
)è& 
SDIF_CDETECT_CARD_DETECT_MASK
)

	)

7533 
	#SDIF_WRTPRT_WRITE_PROTECT_MASK
 (0x1U)

	)

7534 
	#SDIF_WRTPRT_WRITE_PROTECT_SHIFT
 (0U)

	)

7535 
	#SDIF_WRTPRT_WRITE_PROTECT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_WRTPRT_WRITE_PROTECT_SHIFT
)è& 
SDIF_WRTPRT_WRITE_PROTECT_MASK
)

	)

7538 
	#SDIF_TCBCNT_TRANS_CARD_BYTE_COUNT_MASK
 (0xFFFFFFFFU)

	)

7539 
	#SDIF_TCBCNT_TRANS_CARD_BYTE_COUNT_SHIFT
 (0U)

	)

7540 
	#SDIF_TCBCNT_TRANS_CARD_BYTE_COUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_TCBCNT_TRANS_CARD_BYTE_COUNT_SHIFT
)è& 
SDIF_TCBCNT_TRANS_CARD_BYTE_COUNT_MASK
)

	)

7543 
	#SDIF_TBBCNT_TRANS_FIFO_BYTE_COUNT_MASK
 (0xFFFFFFFFU)

	)

7544 
	#SDIF_TBBCNT_TRANS_FIFO_BYTE_COUNT_SHIFT
 (0U)

	)

7545 
	#SDIF_TBBCNT_TRANS_FIFO_BYTE_COUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_TBBCNT_TRANS_FIFO_BYTE_COUNT_SHIFT
)è& 
SDIF_TBBCNT_TRANS_FIFO_BYTE_COUNT_MASK
)

	)

7548 
	#SDIF_DEBNCE_DEBOUNCE_COUNT_MASK
 (0xFFFFFFU)

	)

7549 
	#SDIF_DEBNCE_DEBOUNCE_COUNT_SHIFT
 (0U)

	)

7550 
	#SDIF_DEBNCE_DEBOUNCE_COUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_DEBNCE_DEBOUNCE_COUNT_SHIFT
)è& 
SDIF_DEBNCE_DEBOUNCE_COUNT_MASK
)

	)

7553 
	#SDIF_RST_N_CARD_RESET_MASK
 (0x1U)

	)

7554 
	#SDIF_RST_N_CARD_RESET_SHIFT
 (0U)

	)

7555 
	#SDIF_RST_N_CARD_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_RST_N_CARD_RESET_SHIFT
)è& 
SDIF_RST_N_CARD_RESET_MASK
)

	)

7558 
	#SDIF_BMOD_SWR_MASK
 (0x1U)

	)

7559 
	#SDIF_BMOD_SWR_SHIFT
 (0U)

	)

7560 
	#SDIF_BMOD_SWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_BMOD_SWR_SHIFT
)è& 
SDIF_BMOD_SWR_MASK
)

	)

7561 
	#SDIF_BMOD_FB_MASK
 (0x2U)

	)

7562 
	#SDIF_BMOD_FB_SHIFT
 (1U)

	)

7563 
	#SDIF_BMOD_FB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_BMOD_FB_SHIFT
)è& 
SDIF_BMOD_FB_MASK
)

	)

7564 
	#SDIF_BMOD_DSL_MASK
 (0x7CU)

	)

7565 
	#SDIF_BMOD_DSL_SHIFT
 (2U)

	)

7566 
	#SDIF_BMOD_DSL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_BMOD_DSL_SHIFT
)è& 
SDIF_BMOD_DSL_MASK
)

	)

7567 
	#SDIF_BMOD_DE_MASK
 (0x80U)

	)

7568 
	#SDIF_BMOD_DE_SHIFT
 (7U)

	)

7569 
	#SDIF_BMOD_DE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_BMOD_DE_SHIFT
)è& 
SDIF_BMOD_DE_MASK
)

	)

7570 
	#SDIF_BMOD_PBL_MASK
 (0x700U)

	)

7571 
	#SDIF_BMOD_PBL_SHIFT
 (8U)

	)

7572 
	#SDIF_BMOD_PBL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_BMOD_PBL_SHIFT
)è& 
SDIF_BMOD_PBL_MASK
)

	)

7575 
	#SDIF_PLDMND_PD_MASK
 (0xFFFFFFFFU)

	)

7576 
	#SDIF_PLDMND_PD_SHIFT
 (0U)

	)

7577 
	#SDIF_PLDMND_PD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_PLDMND_PD_SHIFT
)è& 
SDIF_PLDMND_PD_MASK
)

	)

7580 
	#SDIF_DBADDR_SDL_MASK
 (0xFFFFFFFFU)

	)

7581 
	#SDIF_DBADDR_SDL_SHIFT
 (0U)

	)

7582 
	#SDIF_DBADDR_SDL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_DBADDR_SDL_SHIFT
)è& 
SDIF_DBADDR_SDL_MASK
)

	)

7585 
	#SDIF_IDSTS_TI_MASK
 (0x1U)

	)

7586 
	#SDIF_IDSTS_TI_SHIFT
 (0U)

	)

7587 
	#SDIF_IDSTS_TI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDSTS_TI_SHIFT
)è& 
SDIF_IDSTS_TI_MASK
)

	)

7588 
	#SDIF_IDSTS_RI_MASK
 (0x2U)

	)

7589 
	#SDIF_IDSTS_RI_SHIFT
 (1U)

	)

7590 
	#SDIF_IDSTS_RI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDSTS_RI_SHIFT
)è& 
SDIF_IDSTS_RI_MASK
)

	)

7591 
	#SDIF_IDSTS_FBE_MASK
 (0x4U)

	)

7592 
	#SDIF_IDSTS_FBE_SHIFT
 (2U)

	)

7593 
	#SDIF_IDSTS_FBE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDSTS_FBE_SHIFT
)è& 
SDIF_IDSTS_FBE_MASK
)

	)

7594 
	#SDIF_IDSTS_DU_MASK
 (0x10U)

	)

7595 
	#SDIF_IDSTS_DU_SHIFT
 (4U)

	)

7596 
	#SDIF_IDSTS_DU
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDSTS_DU_SHIFT
)è& 
SDIF_IDSTS_DU_MASK
)

	)

7597 
	#SDIF_IDSTS_CES_MASK
 (0x20U)

	)

7598 
	#SDIF_IDSTS_CES_SHIFT
 (5U)

	)

7599 
	#SDIF_IDSTS_CES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDSTS_CES_SHIFT
)è& 
SDIF_IDSTS_CES_MASK
)

	)

7600 
	#SDIF_IDSTS_NIS_MASK
 (0x100U)

	)

7601 
	#SDIF_IDSTS_NIS_SHIFT
 (8U)

	)

7602 
	#SDIF_IDSTS_NIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDSTS_NIS_SHIFT
)è& 
SDIF_IDSTS_NIS_MASK
)

	)

7603 
	#SDIF_IDSTS_AIS_MASK
 (0x200U)

	)

7604 
	#SDIF_IDSTS_AIS_SHIFT
 (9U)

	)

7605 
	#SDIF_IDSTS_AIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDSTS_AIS_SHIFT
)è& 
SDIF_IDSTS_AIS_MASK
)

	)

7606 
	#SDIF_IDSTS_EB_MASK
 (0x1C00U)

	)

7607 
	#SDIF_IDSTS_EB_SHIFT
 (10U)

	)

7608 
	#SDIF_IDSTS_EB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDSTS_EB_SHIFT
)è& 
SDIF_IDSTS_EB_MASK
)

	)

7609 
	#SDIF_IDSTS_FSM_MASK
 (0x1E000U)

	)

7610 
	#SDIF_IDSTS_FSM_SHIFT
 (13U)

	)

7611 
	#SDIF_IDSTS_FSM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDSTS_FSM_SHIFT
)è& 
SDIF_IDSTS_FSM_MASK
)

	)

7614 
	#SDIF_IDINTEN_TI_MASK
 (0x1U)

	)

7615 
	#SDIF_IDINTEN_TI_SHIFT
 (0U)

	)

7616 
	#SDIF_IDINTEN_TI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDINTEN_TI_SHIFT
)è& 
SDIF_IDINTEN_TI_MASK
)

	)

7617 
	#SDIF_IDINTEN_RI_MASK
 (0x2U)

	)

7618 
	#SDIF_IDINTEN_RI_SHIFT
 (1U)

	)

7619 
	#SDIF_IDINTEN_RI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDINTEN_RI_SHIFT
)è& 
SDIF_IDINTEN_RI_MASK
)

	)

7620 
	#SDIF_IDINTEN_FBE_MASK
 (0x4U)

	)

7621 
	#SDIF_IDINTEN_FBE_SHIFT
 (2U)

	)

7622 
	#SDIF_IDINTEN_FBE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDINTEN_FBE_SHIFT
)è& 
SDIF_IDINTEN_FBE_MASK
)

	)

7623 
	#SDIF_IDINTEN_DU_MASK
 (0x10U)

	)

7624 
	#SDIF_IDINTEN_DU_SHIFT
 (4U)

	)

7625 
	#SDIF_IDINTEN_DU
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDINTEN_DU_SHIFT
)è& 
SDIF_IDINTEN_DU_MASK
)

	)

7626 
	#SDIF_IDINTEN_CES_MASK
 (0x20U)

	)

7627 
	#SDIF_IDINTEN_CES_SHIFT
 (5U)

	)

7628 
	#SDIF_IDINTEN_CES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDINTEN_CES_SHIFT
)è& 
SDIF_IDINTEN_CES_MASK
)

	)

7629 
	#SDIF_IDINTEN_NIS_MASK
 (0x100U)

	)

7630 
	#SDIF_IDINTEN_NIS_SHIFT
 (8U)

	)

7631 
	#SDIF_IDINTEN_NIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDINTEN_NIS_SHIFT
)è& 
SDIF_IDINTEN_NIS_MASK
)

	)

7632 
	#SDIF_IDINTEN_AIS_MASK
 (0x200U)

	)

7633 
	#SDIF_IDINTEN_AIS_SHIFT
 (9U)

	)

7634 
	#SDIF_IDINTEN_AIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_IDINTEN_AIS_SHIFT
)è& 
SDIF_IDINTEN_AIS_MASK
)

	)

7637 
	#SDIF_DSCADDR_HDA_MASK
 (0xFFFFFFFFU)

	)

7638 
	#SDIF_DSCADDR_HDA_SHIFT
 (0U)

	)

7639 
	#SDIF_DSCADDR_HDA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_DSCADDR_HDA_SHIFT
)è& 
SDIF_DSCADDR_HDA_MASK
)

	)

7642 
	#SDIF_BUFADDR_HBA_MASK
 (0xFFFFFFFFU)

	)

7643 
	#SDIF_BUFADDR_HBA_SHIFT
 (0U)

	)

7644 
	#SDIF_BUFADDR_HBA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_BUFADDR_HBA_SHIFT
)è& 
SDIF_BUFADDR_HBA_MASK
)

	)

7647 
	#SDIF_CARDTHRCTL_CARDRDTHREN_MASK
 (0x1U)

	)

7648 
	#SDIF_CARDTHRCTL_CARDRDTHREN_SHIFT
 (0U)

	)

7649 
	#SDIF_CARDTHRCTL_CARDRDTHREN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CARDTHRCTL_CARDRDTHREN_SHIFT
)è& 
SDIF_CARDTHRCTL_CARDRDTHREN_MASK
)

	)

7650 
	#SDIF_CARDTHRCTL_BSYCLRINTEN_MASK
 (0x2U)

	)

7651 
	#SDIF_CARDTHRCTL_BSYCLRINTEN_SHIFT
 (1U)

	)

7652 
	#SDIF_CARDTHRCTL_BSYCLRINTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CARDTHRCTL_BSYCLRINTEN_SHIFT
)è& 
SDIF_CARDTHRCTL_BSYCLRINTEN_MASK
)

	)

7653 
	#SDIF_CARDTHRCTL_CARDTHRESHOLD_MASK
 (0xFF0000U)

	)

7654 
	#SDIF_CARDTHRCTL_CARDTHRESHOLD_SHIFT
 (16U)

	)

7655 
	#SDIF_CARDTHRCTL_CARDTHRESHOLD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_CARDTHRCTL_CARDTHRESHOLD_SHIFT
)è& 
SDIF_CARDTHRCTL_CARDTHRESHOLD_MASK
)

	)

7658 
	#SDIF_BACKENDPWR_BACKENDPWR_MASK
 (0x1U)

	)

7659 
	#SDIF_BACKENDPWR_BACKENDPWR_SHIFT
 (0U)

	)

7660 
	#SDIF_BACKENDPWR_BACKENDPWR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_BACKENDPWR_BACKENDPWR_SHIFT
)è& 
SDIF_BACKENDPWR_BACKENDPWR_MASK
)

	)

7663 
	#SDIF_FIFO_DATA_MASK
 (0xFFFFFFFFU)

	)

7664 
	#SDIF_FIFO_DATA_SHIFT
 (0U)

	)

7665 
	#SDIF_FIFO_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SDIF_FIFO_DATA_SHIFT
)è& 
SDIF_FIFO_DATA_MASK
)

	)

7668 
	#SDIF_FIFO_COUNT
 (64U)

	)

7678 
	#SDIF_BASE
 (0x4009B000u)

	)

7680 
	#SDIF
 ((
SDIF_Ty³
 *)
SDIF_BASE
)

	)

7682 
	#SDIF_BASE_ADDRS
 { 
SDIF_BASE
 }

	)

7684 
	#SDIF_BASE_PTRS
 { 
SDIF
 }

	)

7686 
	#SDIF_IRQS
 { 
SDIO_IRQn
 }

	)

7705 
__IO
 
ušt32_t
 
	mDLL
;

7706 
__I
 
ušt32_t
 
	mRBR
;

7707 
__O
 
ušt32_t
 
	mTHR
;

7710 
__IO
 
ušt32_t
 
	mDLM
;

7711 
__IO
 
ušt32_t
 
	mIER
;

7714 
__O
 
ušt32_t
 
	mFCR
;

7715 
__I
 
ušt32_t
 
	mIIR
;

7717 
__IO
 
ušt32_t
 
	mLCR
;

7718 
ušt8_t
 
	mRESERVED_0
[4];

7719 
__I
 
ušt32_t
 
	mLSR
;

7720 
ušt8_t
 
	mRESERVED_1
[4];

7721 
__IO
 
ušt32_t
 
	mSCR
;

7722 
ušt8_t
 
	mRESERVED_2
[12];

7723 
__IO
 
ušt32_t
 
	mOSR
;

7724 
ušt8_t
 
	mRESERVED_3
[24];

7725 
__IO
 
ušt32_t
 
	mSCICTRL
;

7726 } 
	tSMARTCARD_Ty³
;

7738 
	#SMARTCARD_DLL_DLLSB_MASK
 (0xFFU)

	)

7739 
	#SMARTCARD_DLL_DLLSB_SHIFT
 (0U)

	)

7740 
	#SMARTCARD_DLL_DLLSB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_DLL_DLLSB_SHIFT
)è& 
SMARTCARD_DLL_DLLSB_MASK
)

	)

7743 
	#SMARTCARD_RBR_RBR_MASK
 (0xFFU)

	)

7744 
	#SMARTCARD_RBR_RBR_SHIFT
 (0U)

	)

7745 
	#SMARTCARD_RBR_RBR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_RBR_RBR_SHIFT
)è& 
SMARTCARD_RBR_RBR_MASK
)

	)

7748 
	#SMARTCARD_THR_THR_MASK
 (0xFFU)

	)

7749 
	#SMARTCARD_THR_THR_SHIFT
 (0U)

	)

7750 
	#SMARTCARD_THR_THR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_THR_THR_SHIFT
)è& 
SMARTCARD_THR_THR_MASK
)

	)

7753 
	#SMARTCARD_DLM_DLMSB_MASK
 (0xFFU)

	)

7754 
	#SMARTCARD_DLM_DLMSB_SHIFT
 (0U)

	)

7755 
	#SMARTCARD_DLM_DLMSB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_DLM_DLMSB_SHIFT
)è& 
SMARTCARD_DLM_DLMSB_MASK
)

	)

7758 
	#SMARTCARD_IER_RBRIE_MASK
 (0x1U)

	)

7759 
	#SMARTCARD_IER_RBRIE_SHIFT
 (0U)

	)

7760 
	#SMARTCARD_IER_RBRIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_IER_RBRIE_SHIFT
)è& 
SMARTCARD_IER_RBRIE_MASK
)

	)

7761 
	#SMARTCARD_IER_THREIE_MASK
 (0x2U)

	)

7762 
	#SMARTCARD_IER_THREIE_SHIFT
 (1U)

	)

7763 
	#SMARTCARD_IER_THREIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_IER_THREIE_SHIFT
)è& 
SMARTCARD_IER_THREIE_MASK
)

	)

7764 
	#SMARTCARD_IER_RXIE_MASK
 (0x4U)

	)

7765 
	#SMARTCARD_IER_RXIE_SHIFT
 (2U)

	)

7766 
	#SMARTCARD_IER_RXIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_IER_RXIE_SHIFT
)è& 
SMARTCARD_IER_RXIE_MASK
)

	)

7769 
	#SMARTCARD_FCR_FIFOEN_MASK
 (0x1U)

	)

7770 
	#SMARTCARD_FCR_FIFOEN_SHIFT
 (0U)

	)

7771 
	#SMARTCARD_FCR_FIFOEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_FCR_FIFOEN_SHIFT
)è& 
SMARTCARD_FCR_FIFOEN_MASK
)

	)

7772 
	#SMARTCARD_FCR_RXFIFORES_MASK
 (0x2U)

	)

7773 
	#SMARTCARD_FCR_RXFIFORES_SHIFT
 (1U)

	)

7774 
	#SMARTCARD_FCR_RXFIFORES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_FCR_RXFIFORES_SHIFT
)è& 
SMARTCARD_FCR_RXFIFORES_MASK
)

	)

7775 
	#SMARTCARD_FCR_TXFIFORES_MASK
 (0x4U)

	)

7776 
	#SMARTCARD_FCR_TXFIFORES_SHIFT
 (2U)

	)

7777 
	#SMARTCARD_FCR_TXFIFORES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_FCR_TXFIFORES_SHIFT
)è& 
SMARTCARD_FCR_TXFIFORES_MASK
)

	)

7778 
	#SMARTCARD_FCR_DMAMODE_MASK
 (0x8U)

	)

7779 
	#SMARTCARD_FCR_DMAMODE_SHIFT
 (3U)

	)

7780 
	#SMARTCARD_FCR_DMAMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_FCR_DMAMODE_SHIFT
)è& 
SMARTCARD_FCR_DMAMODE_MASK
)

	)

7781 
	#SMARTCARD_FCR_RXTRIGLVL_MASK
 (0xC0U)

	)

7782 
	#SMARTCARD_FCR_RXTRIGLVL_SHIFT
 (6U)

	)

7783 
	#SMARTCARD_FCR_RXTRIGLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_FCR_RXTRIGLVL_SHIFT
)è& 
SMARTCARD_FCR_RXTRIGLVL_MASK
)

	)

7786 
	#SMARTCARD_IIR_INTSTATUS_MASK
 (0x1U)

	)

7787 
	#SMARTCARD_IIR_INTSTATUS_SHIFT
 (0U)

	)

7788 
	#SMARTCARD_IIR_INTSTATUS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_IIR_INTSTATUS_SHIFT
)è& 
SMARTCARD_IIR_INTSTATUS_MASK
)

	)

7789 
	#SMARTCARD_IIR_INTID_MASK
 (0xEU)

	)

7790 
	#SMARTCARD_IIR_INTID_SHIFT
 (1U)

	)

7791 
	#SMARTCARD_IIR_INTID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_IIR_INTID_SHIFT
)è& 
SMARTCARD_IIR_INTID_MASK
)

	)

7792 
	#SMARTCARD_IIR_FIFOENABLE_MASK
 (0xC0U)

	)

7793 
	#SMARTCARD_IIR_FIFOENABLE_SHIFT
 (6U)

	)

7794 
	#SMARTCARD_IIR_FIFOENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_IIR_FIFOENABLE_SHIFT
)è& 
SMARTCARD_IIR_FIFOENABLE_MASK
)

	)

7797 
	#SMARTCARD_LCR_WLS_MASK
 (0x3U)

	)

7798 
	#SMARTCARD_LCR_WLS_SHIFT
 (0U)

	)

7799 
	#SMARTCARD_LCR_WLS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LCR_WLS_SHIFT
)è& 
SMARTCARD_LCR_WLS_MASK
)

	)

7800 
	#SMARTCARD_LCR_SBS_MASK
 (0x4U)

	)

7801 
	#SMARTCARD_LCR_SBS_SHIFT
 (2U)

	)

7802 
	#SMARTCARD_LCR_SBS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LCR_SBS_SHIFT
)è& 
SMARTCARD_LCR_SBS_MASK
)

	)

7803 
	#SMARTCARD_LCR_PE_MASK
 (0x8U)

	)

7804 
	#SMARTCARD_LCR_PE_SHIFT
 (3U)

	)

7805 
	#SMARTCARD_LCR_PE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LCR_PE_SHIFT
)è& 
SMARTCARD_LCR_PE_MASK
)

	)

7806 
	#SMARTCARD_LCR_PS_MASK
 (0x30U)

	)

7807 
	#SMARTCARD_LCR_PS_SHIFT
 (4U)

	)

7808 
	#SMARTCARD_LCR_PS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LCR_PS_SHIFT
)è& 
SMARTCARD_LCR_PS_MASK
)

	)

7809 
	#SMARTCARD_LCR_DLAB_MASK
 (0x80U)

	)

7810 
	#SMARTCARD_LCR_DLAB_SHIFT
 (7U)

	)

7811 
	#SMARTCARD_LCR_DLAB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LCR_DLAB_SHIFT
)è& 
SMARTCARD_LCR_DLAB_MASK
)

	)

7814 
	#SMARTCARD_LSR_RDR_MASK
 (0x1U)

	)

7815 
	#SMARTCARD_LSR_RDR_SHIFT
 (0U)

	)

7816 
	#SMARTCARD_LSR_RDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LSR_RDR_SHIFT
)è& 
SMARTCARD_LSR_RDR_MASK
)

	)

7817 
	#SMARTCARD_LSR_OE_MASK
 (0x2U)

	)

7818 
	#SMARTCARD_LSR_OE_SHIFT
 (1U)

	)

7819 
	#SMARTCARD_LSR_OE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LSR_OE_SHIFT
)è& 
SMARTCARD_LSR_OE_MASK
)

	)

7820 
	#SMARTCARD_LSR_PE_MASK
 (0x4U)

	)

7821 
	#SMARTCARD_LSR_PE_SHIFT
 (2U)

	)

7822 
	#SMARTCARD_LSR_PE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LSR_PE_SHIFT
)è& 
SMARTCARD_LSR_PE_MASK
)

	)

7823 
	#SMARTCARD_LSR_FE_MASK
 (0x8U)

	)

7824 
	#SMARTCARD_LSR_FE_SHIFT
 (3U)

	)

7825 
	#SMARTCARD_LSR_FE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LSR_FE_SHIFT
)è& 
SMARTCARD_LSR_FE_MASK
)

	)

7826 
	#SMARTCARD_LSR_THRE_MASK
 (0x20U)

	)

7827 
	#SMARTCARD_LSR_THRE_SHIFT
 (5U)

	)

7828 
	#SMARTCARD_LSR_THRE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LSR_THRE_SHIFT
)è& 
SMARTCARD_LSR_THRE_MASK
)

	)

7829 
	#SMARTCARD_LSR_TEMT_MASK
 (0x40U)

	)

7830 
	#SMARTCARD_LSR_TEMT_SHIFT
 (6U)

	)

7831 
	#SMARTCARD_LSR_TEMT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LSR_TEMT_SHIFT
)è& 
SMARTCARD_LSR_TEMT_MASK
)

	)

7832 
	#SMARTCARD_LSR_RXFE_MASK
 (0x80U)

	)

7833 
	#SMARTCARD_LSR_RXFE_SHIFT
 (7U)

	)

7834 
	#SMARTCARD_LSR_RXFE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_LSR_RXFE_SHIFT
)è& 
SMARTCARD_LSR_RXFE_MASK
)

	)

7837 
	#SMARTCARD_SCR_PAD_MASK
 (0xFFU)

	)

7838 
	#SMARTCARD_SCR_PAD_SHIFT
 (0U)

	)

7839 
	#SMARTCARD_SCR_PAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_SCR_PAD_SHIFT
)è& 
SMARTCARD_SCR_PAD_MASK
)

	)

7842 
	#SMARTCARD_OSR_OSFRAC_MASK
 (0xEU)

	)

7843 
	#SMARTCARD_OSR_OSFRAC_SHIFT
 (1U)

	)

7844 
	#SMARTCARD_OSR_OSFRAC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_OSR_OSFRAC_SHIFT
)è& 
SMARTCARD_OSR_OSFRAC_MASK
)

	)

7845 
	#SMARTCARD_OSR_OSINT_MASK
 (0xF0U)

	)

7846 
	#SMARTCARD_OSR_OSINT_SHIFT
 (4U)

	)

7847 
	#SMARTCARD_OSR_OSINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_OSR_OSINT_SHIFT
)è& 
SMARTCARD_OSR_OSINT_MASK
)

	)

7848 
	#SMARTCARD_OSR_FDINT_MASK
 (0x7F00U)

	)

7849 
	#SMARTCARD_OSR_FDINT_SHIFT
 (8U)

	)

7850 
	#SMARTCARD_OSR_FDINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_OSR_FDINT_SHIFT
)è& 
SMARTCARD_OSR_FDINT_MASK
)

	)

7853 
	#SMARTCARD_SCICTRL_SCIEN_MASK
 (0x1U)

	)

7854 
	#SMARTCARD_SCICTRL_SCIEN_SHIFT
 (0U)

	)

7855 
	#SMARTCARD_SCICTRL_SCIEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_SCICTRL_SCIEN_SHIFT
)è& 
SMARTCARD_SCICTRL_SCIEN_MASK
)

	)

7856 
	#SMARTCARD_SCICTRL_NACKDIS_MASK
 (0x2U)

	)

7857 
	#SMARTCARD_SCICTRL_NACKDIS_SHIFT
 (1U)

	)

7858 
	#SMARTCARD_SCICTRL_NACKDIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_SCICTRL_NACKDIS_SHIFT
)è& 
SMARTCARD_SCICTRL_NACKDIS_MASK
)

	)

7859 
	#SMARTCARD_SCICTRL_PROTSEL_MASK
 (0x4U)

	)

7860 
	#SMARTCARD_SCICTRL_PROTSEL_SHIFT
 (2U)

	)

7861 
	#SMARTCARD_SCICTRL_PROTSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_SCICTRL_PROTSEL_SHIFT
)è& 
SMARTCARD_SCICTRL_PROTSEL_MASK
)

	)

7862 
	#SMARTCARD_SCICTRL_TXRETRY_MASK
 (0xE0U)

	)

7863 
	#SMARTCARD_SCICTRL_TXRETRY_SHIFT
 (5U)

	)

7864 
	#SMARTCARD_SCICTRL_TXRETRY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_SCICTRL_TXRETRY_SHIFT
)è& 
SMARTCARD_SCICTRL_TXRETRY_MASK
)

	)

7865 
	#SMARTCARD_SCICTRL_GUARDTIME_MASK
 (0xFF00U)

	)

7866 
	#SMARTCARD_SCICTRL_GUARDTIME_SHIFT
 (8U)

	)

7867 
	#SMARTCARD_SCICTRL_GUARDTIME
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SMARTCARD_SCICTRL_GUARDTIME_SHIFT
)è& 
SMARTCARD_SCICTRL_GUARDTIME_MASK
)

	)

7877 
	#SMARTCARD0_BASE
 (0x40036000u)

	)

7879 
	#SMARTCARD0
 ((
SMARTCARD_Ty³
 *)
SMARTCARD0_BASE
)

	)

7881 
	#SMARTCARD1_BASE
 (0x40037000u)

	)

7883 
	#SMARTCARD1
 ((
SMARTCARD_Ty³
 *)
SMARTCARD1_BASE
)

	)

7885 
	#SMARTCARD_BASE_ADDRS
 { 
SMARTCARD0_BASE
, 
SMARTCARD1_BASE
 }

	)

7887 
	#SMARTCARD_BASE_PTRS
 { 
SMARTCARD0
, 
SMARTCARD1
 }

	)

7889 
	#SMARTCARD_IRQS
 { 
SMARTCARD0_IRQn
, 
SMARTCARD1_IRQn
 }

	)

7907 
ušt8_t
 
	mRESERVED_0
[1024];

7908 
__IO
 
ušt32_t
 
	mCFG
;

7909 
__IO
 
ušt32_t
 
	mDLY
;

7910 
__IO
 
ušt32_t
 
	mSTAT
;

7911 
__IO
 
ušt32_t
 
	mINTENSET
;

7912 
__O
 
ušt32_t
 
	mINTENCLR
;

7913 
ušt8_t
 
	mRESERVED_1
[16];

7914 
__IO
 
ušt32_t
 
	mDIV
;

7915 
__I
 
ušt32_t
 
	mINTSTAT
;

7916 
ušt8_t
 
	mRESERVED_2
[2516];

7917 
__IO
 
ušt32_t
 
	mFIFOCFG
;

7918 
__IO
 
ušt32_t
 
	mFIFOSTAT
;

7919 
__IO
 
ušt32_t
 
	mFIFOTRIG
;

7920 
ušt8_t
 
	mRESERVED_3
[4];

7921 
__IO
 
ušt32_t
 
	mFIFOINTENSET
;

7922 
__IO
 
ušt32_t
 
	mFIFOINTENCLR
;

7923 
__I
 
ušt32_t
 
	mFIFOINTSTAT
;

7924 
ušt8_t
 
	mRESERVED_4
[4];

7925 
__IO
 
ušt32_t
 
	mFIFOWR
;

7926 
ušt8_t
 
	mRESERVED_5
[12];

7927 
__I
 
ušt32_t
 
	mFIFORD
;

7928 
ušt8_t
 
	mRESERVED_6
[12];

7929 
__I
 
ušt32_t
 
	mFIFORDNOPOP
;

7930 
ušt8_t
 
	mRESERVED_7
[440];

7931 
__I
 
ušt32_t
 
	mID
;

7932 } 
	tSPI_Ty³
;

7944 
	#SPI_CFG_ENABLE_MASK
 (0x1U)

	)

7945 
	#SPI_CFG_ENABLE_SHIFT
 (0U)

	)

7946 
	#SPI_CFG_ENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_CFG_ENABLE_SHIFT
)è& 
SPI_CFG_ENABLE_MASK
)

	)

7947 
	#SPI_CFG_MASTER_MASK
 (0x4U)

	)

7948 
	#SPI_CFG_MASTER_SHIFT
 (2U)

	)

7949 
	#SPI_CFG_MASTER
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_CFG_MASTER_SHIFT
)è& 
SPI_CFG_MASTER_MASK
)

	)

7950 
	#SPI_CFG_LSBF_MASK
 (0x8U)

	)

7951 
	#SPI_CFG_LSBF_SHIFT
 (3U)

	)

7952 
	#SPI_CFG_LSBF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_CFG_LSBF_SHIFT
)è& 
SPI_CFG_LSBF_MASK
)

	)

7953 
	#SPI_CFG_CPHA_MASK
 (0x10U)

	)

7954 
	#SPI_CFG_CPHA_SHIFT
 (4U)

	)

7955 
	#SPI_CFG_CPHA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_CFG_CPHA_SHIFT
)è& 
SPI_CFG_CPHA_MASK
)

	)

7956 
	#SPI_CFG_CPOL_MASK
 (0x20U)

	)

7957 
	#SPI_CFG_CPOL_SHIFT
 (5U)

	)

7958 
	#SPI_CFG_CPOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_CFG_CPOL_SHIFT
)è& 
SPI_CFG_CPOL_MASK
)

	)

7959 
	#SPI_CFG_LOOP_MASK
 (0x80U)

	)

7960 
	#SPI_CFG_LOOP_SHIFT
 (7U)

	)

7961 
	#SPI_CFG_LOOP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_CFG_LOOP_SHIFT
)è& 
SPI_CFG_LOOP_MASK
)

	)

7962 
	#SPI_CFG_SPOL0_MASK
 (0x100U)

	)

7963 
	#SPI_CFG_SPOL0_SHIFT
 (8U)

	)

7964 
	#SPI_CFG_SPOL0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_CFG_SPOL0_SHIFT
)è& 
SPI_CFG_SPOL0_MASK
)

	)

7965 
	#SPI_CFG_SPOL1_MASK
 (0x200U)

	)

7966 
	#SPI_CFG_SPOL1_SHIFT
 (9U)

	)

7967 
	#SPI_CFG_SPOL1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_CFG_SPOL1_SHIFT
)è& 
SPI_CFG_SPOL1_MASK
)

	)

7968 
	#SPI_CFG_SPOL2_MASK
 (0x400U)

	)

7969 
	#SPI_CFG_SPOL2_SHIFT
 (10U)

	)

7970 
	#SPI_CFG_SPOL2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_CFG_SPOL2_SHIFT
)è& 
SPI_CFG_SPOL2_MASK
)

	)

7971 
	#SPI_CFG_SPOL3_MASK
 (0x800U)

	)

7972 
	#SPI_CFG_SPOL3_SHIFT
 (11U)

	)

7973 
	#SPI_CFG_SPOL3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_CFG_SPOL3_SHIFT
)è& 
SPI_CFG_SPOL3_MASK
)

	)

7976 
	#SPI_DLY_PRE_DELAY_MASK
 (0xFU)

	)

7977 
	#SPI_DLY_PRE_DELAY_SHIFT
 (0U)

	)

7978 
	#SPI_DLY_PRE_DELAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_DLY_PRE_DELAY_SHIFT
)è& 
SPI_DLY_PRE_DELAY_MASK
)

	)

7979 
	#SPI_DLY_POST_DELAY_MASK
 (0xF0U)

	)

7980 
	#SPI_DLY_POST_DELAY_SHIFT
 (4U)

	)

7981 
	#SPI_DLY_POST_DELAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_DLY_POST_DELAY_SHIFT
)è& 
SPI_DLY_POST_DELAY_MASK
)

	)

7982 
	#SPI_DLY_FRAME_DELAY_MASK
 (0xF00U)

	)

7983 
	#SPI_DLY_FRAME_DELAY_SHIFT
 (8U)

	)

7984 
	#SPI_DLY_FRAME_DELAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_DLY_FRAME_DELAY_SHIFT
)è& 
SPI_DLY_FRAME_DELAY_MASK
)

	)

7985 
	#SPI_DLY_TRANSFER_DELAY_MASK
 (0xF000U)

	)

7986 
	#SPI_DLY_TRANSFER_DELAY_SHIFT
 (12U)

	)

7987 
	#SPI_DLY_TRANSFER_DELAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_DLY_TRANSFER_DELAY_SHIFT
)è& 
SPI_DLY_TRANSFER_DELAY_MASK
)

	)

7990 
	#SPI_STAT_SSA_MASK
 (0x10U)

	)

7991 
	#SPI_STAT_SSA_SHIFT
 (4U)

	)

7992 
	#SPI_STAT_SSA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_STAT_SSA_SHIFT
)è& 
SPI_STAT_SSA_MASK
)

	)

7993 
	#SPI_STAT_SSD_MASK
 (0x20U)

	)

7994 
	#SPI_STAT_SSD_SHIFT
 (5U)

	)

7995 
	#SPI_STAT_SSD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_STAT_SSD_SHIFT
)è& 
SPI_STAT_SSD_MASK
)

	)

7996 
	#SPI_STAT_STALLED_MASK
 (0x40U)

	)

7997 
	#SPI_STAT_STALLED_SHIFT
 (6U)

	)

7998 
	#SPI_STAT_STALLED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_STAT_STALLED_SHIFT
)è& 
SPI_STAT_STALLED_MASK
)

	)

7999 
	#SPI_STAT_ENDTRANSFER_MASK
 (0x80U)

	)

8000 
	#SPI_STAT_ENDTRANSFER_SHIFT
 (7U)

	)

8001 
	#SPI_STAT_ENDTRANSFER
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_STAT_ENDTRANSFER_SHIFT
)è& 
SPI_STAT_ENDTRANSFER_MASK
)

	)

8002 
	#SPI_STAT_MSTIDLE_MASK
 (0x100U)

	)

8003 
	#SPI_STAT_MSTIDLE_SHIFT
 (8U)

	)

8004 
	#SPI_STAT_MSTIDLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_STAT_MSTIDLE_SHIFT
)è& 
SPI_STAT_MSTIDLE_MASK
)

	)

8007 
	#SPI_INTENSET_SSAEN_MASK
 (0x10U)

	)

8008 
	#SPI_INTENSET_SSAEN_SHIFT
 (4U)

	)

8009 
	#SPI_INTENSET_SSAEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_INTENSET_SSAEN_SHIFT
)è& 
SPI_INTENSET_SSAEN_MASK
)

	)

8010 
	#SPI_INTENSET_SSDEN_MASK
 (0x20U)

	)

8011 
	#SPI_INTENSET_SSDEN_SHIFT
 (5U)

	)

8012 
	#SPI_INTENSET_SSDEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_INTENSET_SSDEN_SHIFT
)è& 
SPI_INTENSET_SSDEN_MASK
)

	)

8013 
	#SPI_INTENSET_MSTIDLEEN_MASK
 (0x100U)

	)

8014 
	#SPI_INTENSET_MSTIDLEEN_SHIFT
 (8U)

	)

8015 
	#SPI_INTENSET_MSTIDLEEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_INTENSET_MSTIDLEEN_SHIFT
)è& 
SPI_INTENSET_MSTIDLEEN_MASK
)

	)

8018 
	#SPI_INTENCLR_SSAEN_MASK
 (0x10U)

	)

8019 
	#SPI_INTENCLR_SSAEN_SHIFT
 (4U)

	)

8020 
	#SPI_INTENCLR_SSAEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_INTENCLR_SSAEN_SHIFT
)è& 
SPI_INTENCLR_SSAEN_MASK
)

	)

8021 
	#SPI_INTENCLR_SSDEN_MASK
 (0x20U)

	)

8022 
	#SPI_INTENCLR_SSDEN_SHIFT
 (5U)

	)

8023 
	#SPI_INTENCLR_SSDEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_INTENCLR_SSDEN_SHIFT
)è& 
SPI_INTENCLR_SSDEN_MASK
)

	)

8024 
	#SPI_INTENCLR_MSTIDLE_MASK
 (0x100U)

	)

8025 
	#SPI_INTENCLR_MSTIDLE_SHIFT
 (8U)

	)

8026 
	#SPI_INTENCLR_MSTIDLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_INTENCLR_MSTIDLE_SHIFT
)è& 
SPI_INTENCLR_MSTIDLE_MASK
)

	)

8029 
	#SPI_DIV_DIVVAL_MASK
 (0xFFFFU)

	)

8030 
	#SPI_DIV_DIVVAL_SHIFT
 (0U)

	)

8031 
	#SPI_DIV_DIVVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_DIV_DIVVAL_SHIFT
)è& 
SPI_DIV_DIVVAL_MASK
)

	)

8034 
	#SPI_INTSTAT_SSA_MASK
 (0x10U)

	)

8035 
	#SPI_INTSTAT_SSA_SHIFT
 (4U)

	)

8036 
	#SPI_INTSTAT_SSA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_INTSTAT_SSA_SHIFT
)è& 
SPI_INTSTAT_SSA_MASK
)

	)

8037 
	#SPI_INTSTAT_SSD_MASK
 (0x20U)

	)

8038 
	#SPI_INTSTAT_SSD_SHIFT
 (5U)

	)

8039 
	#SPI_INTSTAT_SSD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_INTSTAT_SSD_SHIFT
)è& 
SPI_INTSTAT_SSD_MASK
)

	)

8040 
	#SPI_INTSTAT_MSTIDLE_MASK
 (0x100U)

	)

8041 
	#SPI_INTSTAT_MSTIDLE_SHIFT
 (8U)

	)

8042 
	#SPI_INTSTAT_MSTIDLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_INTSTAT_MSTIDLE_SHIFT
)è& 
SPI_INTSTAT_MSTIDLE_MASK
)

	)

8045 
	#SPI_FIFOCFG_ENABLETX_MASK
 (0x1U)

	)

8046 
	#SPI_FIFOCFG_ENABLETX_SHIFT
 (0U)

	)

8047 
	#SPI_FIFOCFG_ENABLETX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOCFG_ENABLETX_SHIFT
)è& 
SPI_FIFOCFG_ENABLETX_MASK
)

	)

8048 
	#SPI_FIFOCFG_ENABLERX_MASK
 (0x2U)

	)

8049 
	#SPI_FIFOCFG_ENABLERX_SHIFT
 (1U)

	)

8050 
	#SPI_FIFOCFG_ENABLERX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOCFG_ENABLERX_SHIFT
)è& 
SPI_FIFOCFG_ENABLERX_MASK
)

	)

8051 
	#SPI_FIFOCFG_SIZE_MASK
 (0x30U)

	)

8052 
	#SPI_FIFOCFG_SIZE_SHIFT
 (4U)

	)

8053 
	#SPI_FIFOCFG_SIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOCFG_SIZE_SHIFT
)è& 
SPI_FIFOCFG_SIZE_MASK
)

	)

8054 
	#SPI_FIFOCFG_DMATX_MASK
 (0x1000U)

	)

8055 
	#SPI_FIFOCFG_DMATX_SHIFT
 (12U)

	)

8056 
	#SPI_FIFOCFG_DMATX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOCFG_DMATX_SHIFT
)è& 
SPI_FIFOCFG_DMATX_MASK
)

	)

8057 
	#SPI_FIFOCFG_DMARX_MASK
 (0x2000U)

	)

8058 
	#SPI_FIFOCFG_DMARX_SHIFT
 (13U)

	)

8059 
	#SPI_FIFOCFG_DMARX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOCFG_DMARX_SHIFT
)è& 
SPI_FIFOCFG_DMARX_MASK
)

	)

8060 
	#SPI_FIFOCFG_WAKETX_MASK
 (0x4000U)

	)

8061 
	#SPI_FIFOCFG_WAKETX_SHIFT
 (14U)

	)

8062 
	#SPI_FIFOCFG_WAKETX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOCFG_WAKETX_SHIFT
)è& 
SPI_FIFOCFG_WAKETX_MASK
)

	)

8063 
	#SPI_FIFOCFG_WAKERX_MASK
 (0x8000U)

	)

8064 
	#SPI_FIFOCFG_WAKERX_SHIFT
 (15U)

	)

8065 
	#SPI_FIFOCFG_WAKERX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOCFG_WAKERX_SHIFT
)è& 
SPI_FIFOCFG_WAKERX_MASK
)

	)

8066 
	#SPI_FIFOCFG_EMPTYTX_MASK
 (0x10000U)

	)

8067 
	#SPI_FIFOCFG_EMPTYTX_SHIFT
 (16U)

	)

8068 
	#SPI_FIFOCFG_EMPTYTX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOCFG_EMPTYTX_SHIFT
)è& 
SPI_FIFOCFG_EMPTYTX_MASK
)

	)

8069 
	#SPI_FIFOCFG_EMPTYRX_MASK
 (0x20000U)

	)

8070 
	#SPI_FIFOCFG_EMPTYRX_SHIFT
 (17U)

	)

8071 
	#SPI_FIFOCFG_EMPTYRX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOCFG_EMPTYRX_SHIFT
)è& 
SPI_FIFOCFG_EMPTYRX_MASK
)

	)

8072 
	#SPI_FIFOCFG_POPDBG_MASK
 (0x40000U)

	)

8073 
	#SPI_FIFOCFG_POPDBG_SHIFT
 (18U)

	)

8074 
	#SPI_FIFOCFG_POPDBG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOCFG_POPDBG_SHIFT
)è& 
SPI_FIFOCFG_POPDBG_MASK
)

	)

8077 
	#SPI_FIFOSTAT_TXERR_MASK
 (0x1U)

	)

8078 
	#SPI_FIFOSTAT_TXERR_SHIFT
 (0U)

	)

8079 
	#SPI_FIFOSTAT_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOSTAT_TXERR_SHIFT
)è& 
SPI_FIFOSTAT_TXERR_MASK
)

	)

8080 
	#SPI_FIFOSTAT_RXERR_MASK
 (0x2U)

	)

8081 
	#SPI_FIFOSTAT_RXERR_SHIFT
 (1U)

	)

8082 
	#SPI_FIFOSTAT_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOSTAT_RXERR_SHIFT
)è& 
SPI_FIFOSTAT_RXERR_MASK
)

	)

8083 
	#SPI_FIFOSTAT_PERINT_MASK
 (0x8U)

	)

8084 
	#SPI_FIFOSTAT_PERINT_SHIFT
 (3U)

	)

8085 
	#SPI_FIFOSTAT_PERINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOSTAT_PERINT_SHIFT
)è& 
SPI_FIFOSTAT_PERINT_MASK
)

	)

8086 
	#SPI_FIFOSTAT_TXEMPTY_MASK
 (0x10U)

	)

8087 
	#SPI_FIFOSTAT_TXEMPTY_SHIFT
 (4U)

	)

8088 
	#SPI_FIFOSTAT_TXEMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOSTAT_TXEMPTY_SHIFT
)è& 
SPI_FIFOSTAT_TXEMPTY_MASK
)

	)

8089 
	#SPI_FIFOSTAT_TXNOTFULL_MASK
 (0x20U)

	)

8090 
	#SPI_FIFOSTAT_TXNOTFULL_SHIFT
 (5U)

	)

8091 
	#SPI_FIFOSTAT_TXNOTFULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOSTAT_TXNOTFULL_SHIFT
)è& 
SPI_FIFOSTAT_TXNOTFULL_MASK
)

	)

8092 
	#SPI_FIFOSTAT_RXNOTEMPTY_MASK
 (0x40U)

	)

8093 
	#SPI_FIFOSTAT_RXNOTEMPTY_SHIFT
 (6U)

	)

8094 
	#SPI_FIFOSTAT_RXNOTEMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOSTAT_RXNOTEMPTY_SHIFT
)è& 
SPI_FIFOSTAT_RXNOTEMPTY_MASK
)

	)

8095 
	#SPI_FIFOSTAT_RXFULL_MASK
 (0x80U)

	)

8096 
	#SPI_FIFOSTAT_RXFULL_SHIFT
 (7U)

	)

8097 
	#SPI_FIFOSTAT_RXFULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOSTAT_RXFULL_SHIFT
)è& 
SPI_FIFOSTAT_RXFULL_MASK
)

	)

8098 
	#SPI_FIFOSTAT_TXLVL_MASK
 (0x1F00U)

	)

8099 
	#SPI_FIFOSTAT_TXLVL_SHIFT
 (8U)

	)

8100 
	#SPI_FIFOSTAT_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOSTAT_TXLVL_SHIFT
)è& 
SPI_FIFOSTAT_TXLVL_MASK
)

	)

8101 
	#SPI_FIFOSTAT_RXLVL_MASK
 (0x1F0000U)

	)

8102 
	#SPI_FIFOSTAT_RXLVL_SHIFT
 (16U)

	)

8103 
	#SPI_FIFOSTAT_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOSTAT_RXLVL_SHIFT
)è& 
SPI_FIFOSTAT_RXLVL_MASK
)

	)

8106 
	#SPI_FIFOTRIG_TXLVLENA_MASK
 (0x1U)

	)

8107 
	#SPI_FIFOTRIG_TXLVLENA_SHIFT
 (0U)

	)

8108 
	#SPI_FIFOTRIG_TXLVLENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOTRIG_TXLVLENA_SHIFT
)è& 
SPI_FIFOTRIG_TXLVLENA_MASK
)

	)

8109 
	#SPI_FIFOTRIG_RXLVLENA_MASK
 (0x2U)

	)

8110 
	#SPI_FIFOTRIG_RXLVLENA_SHIFT
 (1U)

	)

8111 
	#SPI_FIFOTRIG_RXLVLENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOTRIG_RXLVLENA_SHIFT
)è& 
SPI_FIFOTRIG_RXLVLENA_MASK
)

	)

8112 
	#SPI_FIFOTRIG_TXLVL_MASK
 (0xF00U)

	)

8113 
	#SPI_FIFOTRIG_TXLVL_SHIFT
 (8U)

	)

8114 
	#SPI_FIFOTRIG_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOTRIG_TXLVL_SHIFT
)è& 
SPI_FIFOTRIG_TXLVL_MASK
)

	)

8115 
	#SPI_FIFOTRIG_RXLVL_MASK
 (0xF0000U)

	)

8116 
	#SPI_FIFOTRIG_RXLVL_SHIFT
 (16U)

	)

8117 
	#SPI_FIFOTRIG_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOTRIG_RXLVL_SHIFT
)è& 
SPI_FIFOTRIG_RXLVL_MASK
)

	)

8120 
	#SPI_FIFOINTENSET_TXERR_MASK
 (0x1U)

	)

8121 
	#SPI_FIFOINTENSET_TXERR_SHIFT
 (0U)

	)

8122 
	#SPI_FIFOINTENSET_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTENSET_TXERR_SHIFT
)è& 
SPI_FIFOINTENSET_TXERR_MASK
)

	)

8123 
	#SPI_FIFOINTENSET_RXERR_MASK
 (0x2U)

	)

8124 
	#SPI_FIFOINTENSET_RXERR_SHIFT
 (1U)

	)

8125 
	#SPI_FIFOINTENSET_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTENSET_RXERR_SHIFT
)è& 
SPI_FIFOINTENSET_RXERR_MASK
)

	)

8126 
	#SPI_FIFOINTENSET_TXLVL_MASK
 (0x4U)

	)

8127 
	#SPI_FIFOINTENSET_TXLVL_SHIFT
 (2U)

	)

8128 
	#SPI_FIFOINTENSET_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTENSET_TXLVL_SHIFT
)è& 
SPI_FIFOINTENSET_TXLVL_MASK
)

	)

8129 
	#SPI_FIFOINTENSET_RXLVL_MASK
 (0x8U)

	)

8130 
	#SPI_FIFOINTENSET_RXLVL_SHIFT
 (3U)

	)

8131 
	#SPI_FIFOINTENSET_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTENSET_RXLVL_SHIFT
)è& 
SPI_FIFOINTENSET_RXLVL_MASK
)

	)

8134 
	#SPI_FIFOINTENCLR_TXERR_MASK
 (0x1U)

	)

8135 
	#SPI_FIFOINTENCLR_TXERR_SHIFT
 (0U)

	)

8136 
	#SPI_FIFOINTENCLR_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTENCLR_TXERR_SHIFT
)è& 
SPI_FIFOINTENCLR_TXERR_MASK
)

	)

8137 
	#SPI_FIFOINTENCLR_RXERR_MASK
 (0x2U)

	)

8138 
	#SPI_FIFOINTENCLR_RXERR_SHIFT
 (1U)

	)

8139 
	#SPI_FIFOINTENCLR_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTENCLR_RXERR_SHIFT
)è& 
SPI_FIFOINTENCLR_RXERR_MASK
)

	)

8140 
	#SPI_FIFOINTENCLR_TXLVL_MASK
 (0x4U)

	)

8141 
	#SPI_FIFOINTENCLR_TXLVL_SHIFT
 (2U)

	)

8142 
	#SPI_FIFOINTENCLR_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTENCLR_TXLVL_SHIFT
)è& 
SPI_FIFOINTENCLR_TXLVL_MASK
)

	)

8143 
	#SPI_FIFOINTENCLR_RXLVL_MASK
 (0x8U)

	)

8144 
	#SPI_FIFOINTENCLR_RXLVL_SHIFT
 (3U)

	)

8145 
	#SPI_FIFOINTENCLR_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTENCLR_RXLVL_SHIFT
)è& 
SPI_FIFOINTENCLR_RXLVL_MASK
)

	)

8148 
	#SPI_FIFOINTSTAT_TXERR_MASK
 (0x1U)

	)

8149 
	#SPI_FIFOINTSTAT_TXERR_SHIFT
 (0U)

	)

8150 
	#SPI_FIFOINTSTAT_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTSTAT_TXERR_SHIFT
)è& 
SPI_FIFOINTSTAT_TXERR_MASK
)

	)

8151 
	#SPI_FIFOINTSTAT_RXERR_MASK
 (0x2U)

	)

8152 
	#SPI_FIFOINTSTAT_RXERR_SHIFT
 (1U)

	)

8153 
	#SPI_FIFOINTSTAT_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTSTAT_RXERR_SHIFT
)è& 
SPI_FIFOINTSTAT_RXERR_MASK
)

	)

8154 
	#SPI_FIFOINTSTAT_TXLVL_MASK
 (0x4U)

	)

8155 
	#SPI_FIFOINTSTAT_TXLVL_SHIFT
 (2U)

	)

8156 
	#SPI_FIFOINTSTAT_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTSTAT_TXLVL_SHIFT
)è& 
SPI_FIFOINTSTAT_TXLVL_MASK
)

	)

8157 
	#SPI_FIFOINTSTAT_RXLVL_MASK
 (0x8U)

	)

8158 
	#SPI_FIFOINTSTAT_RXLVL_SHIFT
 (3U)

	)

8159 
	#SPI_FIFOINTSTAT_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTSTAT_RXLVL_SHIFT
)è& 
SPI_FIFOINTSTAT_RXLVL_MASK
)

	)

8160 
	#SPI_FIFOINTSTAT_PERINT_MASK
 (0x10U)

	)

8161 
	#SPI_FIFOINTSTAT_PERINT_SHIFT
 (4U)

	)

8162 
	#SPI_FIFOINTSTAT_PERINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOINTSTAT_PERINT_SHIFT
)è& 
SPI_FIFOINTSTAT_PERINT_MASK
)

	)

8165 
	#SPI_FIFOWR_TXDATA_MASK
 (0xFFFFU)

	)

8166 
	#SPI_FIFOWR_TXDATA_SHIFT
 (0U)

	)

8167 
	#SPI_FIFOWR_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOWR_TXDATA_SHIFT
)è& 
SPI_FIFOWR_TXDATA_MASK
)

	)

8168 
	#SPI_FIFOWR_TXSSEL0_N_MASK
 (0x10000U)

	)

8169 
	#SPI_FIFOWR_TXSSEL0_N_SHIFT
 (16U)

	)

8170 
	#SPI_FIFOWR_TXSSEL0_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOWR_TXSSEL0_N_SHIFT
)è& 
SPI_FIFOWR_TXSSEL0_N_MASK
)

	)

8171 
	#SPI_FIFOWR_TXSSEL1_N_MASK
 (0x20000U)

	)

8172 
	#SPI_FIFOWR_TXSSEL1_N_SHIFT
 (17U)

	)

8173 
	#SPI_FIFOWR_TXSSEL1_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOWR_TXSSEL1_N_SHIFT
)è& 
SPI_FIFOWR_TXSSEL1_N_MASK
)

	)

8174 
	#SPI_FIFOWR_TXSSEL2_N_MASK
 (0x40000U)

	)

8175 
	#SPI_FIFOWR_TXSSEL2_N_SHIFT
 (18U)

	)

8176 
	#SPI_FIFOWR_TXSSEL2_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOWR_TXSSEL2_N_SHIFT
)è& 
SPI_FIFOWR_TXSSEL2_N_MASK
)

	)

8177 
	#SPI_FIFOWR_TXSSEL3_N_MASK
 (0x80000U)

	)

8178 
	#SPI_FIFOWR_TXSSEL3_N_SHIFT
 (19U)

	)

8179 
	#SPI_FIFOWR_TXSSEL3_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOWR_TXSSEL3_N_SHIFT
)è& 
SPI_FIFOWR_TXSSEL3_N_MASK
)

	)

8180 
	#SPI_FIFOWR_EOT_MASK
 (0x100000U)

	)

8181 
	#SPI_FIFOWR_EOT_SHIFT
 (20U)

	)

8182 
	#SPI_FIFOWR_EOT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOWR_EOT_SHIFT
)è& 
SPI_FIFOWR_EOT_MASK
)

	)

8183 
	#SPI_FIFOWR_EOF_MASK
 (0x200000U)

	)

8184 
	#SPI_FIFOWR_EOF_SHIFT
 (21U)

	)

8185 
	#SPI_FIFOWR_EOF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOWR_EOF_SHIFT
)è& 
SPI_FIFOWR_EOF_MASK
)

	)

8186 
	#SPI_FIFOWR_RXIGNORE_MASK
 (0x400000U)

	)

8187 
	#SPI_FIFOWR_RXIGNORE_SHIFT
 (22U)

	)

8188 
	#SPI_FIFOWR_RXIGNORE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOWR_RXIGNORE_SHIFT
)è& 
SPI_FIFOWR_RXIGNORE_MASK
)

	)

8189 
	#SPI_FIFOWR_LEN_MASK
 (0xF000000U)

	)

8190 
	#SPI_FIFOWR_LEN_SHIFT
 (24U)

	)

8191 
	#SPI_FIFOWR_LEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFOWR_LEN_SHIFT
)è& 
SPI_FIFOWR_LEN_MASK
)

	)

8194 
	#SPI_FIFORD_RXDATA_MASK
 (0xFFFFU)

	)

8195 
	#SPI_FIFORD_RXDATA_SHIFT
 (0U)

	)

8196 
	#SPI_FIFORD_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORD_RXDATA_SHIFT
)è& 
SPI_FIFORD_RXDATA_MASK
)

	)

8197 
	#SPI_FIFORD_RXSSEL0_N_MASK
 (0x10000U)

	)

8198 
	#SPI_FIFORD_RXSSEL0_N_SHIFT
 (16U)

	)

8199 
	#SPI_FIFORD_RXSSEL0_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORD_RXSSEL0_N_SHIFT
)è& 
SPI_FIFORD_RXSSEL0_N_MASK
)

	)

8200 
	#SPI_FIFORD_RXSSEL1_N_MASK
 (0x20000U)

	)

8201 
	#SPI_FIFORD_RXSSEL1_N_SHIFT
 (17U)

	)

8202 
	#SPI_FIFORD_RXSSEL1_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORD_RXSSEL1_N_SHIFT
)è& 
SPI_FIFORD_RXSSEL1_N_MASK
)

	)

8203 
	#SPI_FIFORD_RXSSEL2_N_MASK
 (0x40000U)

	)

8204 
	#SPI_FIFORD_RXSSEL2_N_SHIFT
 (18U)

	)

8205 
	#SPI_FIFORD_RXSSEL2_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORD_RXSSEL2_N_SHIFT
)è& 
SPI_FIFORD_RXSSEL2_N_MASK
)

	)

8206 
	#SPI_FIFORD_RXSSEL3_N_MASK
 (0x80000U)

	)

8207 
	#SPI_FIFORD_RXSSEL3_N_SHIFT
 (19U)

	)

8208 
	#SPI_FIFORD_RXSSEL3_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORD_RXSSEL3_N_SHIFT
)è& 
SPI_FIFORD_RXSSEL3_N_MASK
)

	)

8209 
	#SPI_FIFORD_SOT_MASK
 (0x100000U)

	)

8210 
	#SPI_FIFORD_SOT_SHIFT
 (20U)

	)

8211 
	#SPI_FIFORD_SOT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORD_SOT_SHIFT
)è& 
SPI_FIFORD_SOT_MASK
)

	)

8214 
	#SPI_FIFORDNOPOP_RXDATA_MASK
 (0xFFFFU)

	)

8215 
	#SPI_FIFORDNOPOP_RXDATA_SHIFT
 (0U)

	)

8216 
	#SPI_FIFORDNOPOP_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORDNOPOP_RXDATA_SHIFT
)è& 
SPI_FIFORDNOPOP_RXDATA_MASK
)

	)

8217 
	#SPI_FIFORDNOPOP_RXSSEL0_N_MASK
 (0x10000U)

	)

8218 
	#SPI_FIFORDNOPOP_RXSSEL0_N_SHIFT
 (16U)

	)

8219 
	#SPI_FIFORDNOPOP_RXSSEL0_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORDNOPOP_RXSSEL0_N_SHIFT
)è& 
SPI_FIFORDNOPOP_RXSSEL0_N_MASK
)

	)

8220 
	#SPI_FIFORDNOPOP_RXSSEL1_N_MASK
 (0x20000U)

	)

8221 
	#SPI_FIFORDNOPOP_RXSSEL1_N_SHIFT
 (17U)

	)

8222 
	#SPI_FIFORDNOPOP_RXSSEL1_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORDNOPOP_RXSSEL1_N_SHIFT
)è& 
SPI_FIFORDNOPOP_RXSSEL1_N_MASK
)

	)

8223 
	#SPI_FIFORDNOPOP_RXSSEL2_N_MASK
 (0x40000U)

	)

8224 
	#SPI_FIFORDNOPOP_RXSSEL2_N_SHIFT
 (18U)

	)

8225 
	#SPI_FIFORDNOPOP_RXSSEL2_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORDNOPOP_RXSSEL2_N_SHIFT
)è& 
SPI_FIFORDNOPOP_RXSSEL2_N_MASK
)

	)

8226 
	#SPI_FIFORDNOPOP_RXSSEL3_N_MASK
 (0x80000U)

	)

8227 
	#SPI_FIFORDNOPOP_RXSSEL3_N_SHIFT
 (19U)

	)

8228 
	#SPI_FIFORDNOPOP_RXSSEL3_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORDNOPOP_RXSSEL3_N_SHIFT
)è& 
SPI_FIFORDNOPOP_RXSSEL3_N_MASK
)

	)

8229 
	#SPI_FIFORDNOPOP_SOT_MASK
 (0x100000U)

	)

8230 
	#SPI_FIFORDNOPOP_SOT_SHIFT
 (20U)

	)

8231 
	#SPI_FIFORDNOPOP_SOT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_FIFORDNOPOP_SOT_SHIFT
)è& 
SPI_FIFORDNOPOP_SOT_MASK
)

	)

8234 
	#SPI_ID_APERTURE_MASK
 (0xFFU)

	)

8235 
	#SPI_ID_APERTURE_SHIFT
 (0U)

	)

8236 
	#SPI_ID_APERTURE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_ID_APERTURE_SHIFT
)è& 
SPI_ID_APERTURE_MASK
)

	)

8237 
	#SPI_ID_MINOR_REV_MASK
 (0xF00U)

	)

8238 
	#SPI_ID_MINOR_REV_SHIFT
 (8U)

	)

8239 
	#SPI_ID_MINOR_REV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_ID_MINOR_REV_SHIFT
)è& 
SPI_ID_MINOR_REV_MASK
)

	)

8240 
	#SPI_ID_MAJOR_REV_MASK
 (0xF000U)

	)

8241 
	#SPI_ID_MAJOR_REV_SHIFT
 (12U)

	)

8242 
	#SPI_ID_MAJOR_REV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_ID_MAJOR_REV_SHIFT
)è& 
SPI_ID_MAJOR_REV_MASK
)

	)

8243 
	#SPI_ID_ID_MASK
 (0xFFFF0000U)

	)

8244 
	#SPI_ID_ID_SHIFT
 (16U)

	)

8245 
	#SPI_ID_ID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPI_ID_ID_SHIFT
)è& 
SPI_ID_ID_MASK
)

	)

8255 
	#SPI0_BASE
 (0x40086000u)

	)

8257 
	#SPI0
 ((
SPI_Ty³
 *)
SPI0_BASE
)

	)

8259 
	#SPI1_BASE
 (0x40087000u)

	)

8261 
	#SPI1
 ((
SPI_Ty³
 *)
SPI1_BASE
)

	)

8263 
	#SPI2_BASE
 (0x40088000u)

	)

8265 
	#SPI2
 ((
SPI_Ty³
 *)
SPI2_BASE
)

	)

8267 
	#SPI3_BASE
 (0x40089000u)

	)

8269 
	#SPI3
 ((
SPI_Ty³
 *)
SPI3_BASE
)

	)

8271 
	#SPI4_BASE
 (0x4008A000u)

	)

8273 
	#SPI4
 ((
SPI_Ty³
 *)
SPI4_BASE
)

	)

8275 
	#SPI5_BASE
 (0x40096000u)

	)

8277 
	#SPI5
 ((
SPI_Ty³
 *)
SPI5_BASE
)

	)

8279 
	#SPI6_BASE
 (0x40097000u)

	)

8281 
	#SPI6
 ((
SPI_Ty³
 *)
SPI6_BASE
)

	)

8283 
	#SPI7_BASE
 (0x40098000u)

	)

8285 
	#SPI7
 ((
SPI_Ty³
 *)
SPI7_BASE
)

	)

8287 
	#SPI8_BASE
 (0x40099000u)

	)

8289 
	#SPI8
 ((
SPI_Ty³
 *)
SPI8_BASE
)

	)

8291 
	#SPI9_BASE
 (0x4009A000u)

	)

8293 
	#SPI9
 ((
SPI_Ty³
 *)
SPI9_BASE
)

	)

8295 
	#SPI_BASE_ADDRS
 { 
SPI0_BASE
, 
SPI1_BASE
, 
SPI2_BASE
, 
SPI3_BASE
, 
SPI4_BASE
, 
SPI5_BASE
, 
SPI6_BASE
, 
SPI7_BASE
, 
SPI8_BASE
, 
SPI9_BASE
 }

	)

8297 
	#SPI_BASE_PTRS
 { 
SPI0
, 
SPI1
, 
SPI2
, 
SPI3
, 
SPI4
, 
SPI5
, 
SPI6
, 
SPI7
, 
SPI8
, 
SPI9
 }

	)

8299 
	#SPI_IRQS
 { 
FLEXCOMM0_IRQn
, 
FLEXCOMM1_IRQn
, 
FLEXCOMM2_IRQn
, 
FLEXCOMM3_IRQn
, 
FLEXCOMM4_IRQn
, 
FLEXCOMM5_IRQn
, 
FLEXCOMM6_IRQn
, 
FLEXCOMM7_IRQn
, 
FLEXCOMM8_IRQn
, 
FLEXCOMM9_IRQn
 }

	)

8317 
__IO
 
ušt32_t
 
	mCTRL
;

8318 
__IO
 
ušt32_t
 
	mCMD
;

8319 
__IO
 
ušt32_t
 
	mADDR
;

8320 
__IO
 
ušt32_t
 
	mIDATA
;

8321 
__IO
 
ušt32_t
 
	mCLIMIT
;

8322 
__IO
 
ušt32_t
 
	mDATA
;

8323 
__IO
 
ušt32_t
 
	mMCMD
;

8324 
__IO
 
ušt32_t
 
	mSTAT
;

8325 } 
	tSPIFI_Ty³
;

8337 
	#SPIFI_CTRL_TIMEOUT_MASK
 (0xFFFFU)

	)

8338 
	#SPIFI_CTRL_TIMEOUT_SHIFT
 (0U)

	)

8339 
	#SPIFI_CTRL_TIMEOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CTRL_TIMEOUT_SHIFT
)è& 
SPIFI_CTRL_TIMEOUT_MASK
)

	)

8340 
	#SPIFI_CTRL_CSHIGH_MASK
 (0xF0000U)

	)

8341 
	#SPIFI_CTRL_CSHIGH_SHIFT
 (16U)

	)

8342 
	#SPIFI_CTRL_CSHIGH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CTRL_CSHIGH_SHIFT
)è& 
SPIFI_CTRL_CSHIGH_MASK
)

	)

8343 
	#SPIFI_CTRL_D_PRFTCH_DIS_MASK
 (0x200000U)

	)

8344 
	#SPIFI_CTRL_D_PRFTCH_DIS_SHIFT
 (21U)

	)

8345 
	#SPIFI_CTRL_D_PRFTCH_DIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CTRL_D_PRFTCH_DIS_SHIFT
)è& 
SPIFI_CTRL_D_PRFTCH_DIS_MASK
)

	)

8346 
	#SPIFI_CTRL_INTEN_MASK
 (0x400000U)

	)

8347 
	#SPIFI_CTRL_INTEN_SHIFT
 (22U)

	)

8348 
	#SPIFI_CTRL_INTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CTRL_INTEN_SHIFT
)è& 
SPIFI_CTRL_INTEN_MASK
)

	)

8349 
	#SPIFI_CTRL_MODE3_MASK
 (0x800000U)

	)

8350 
	#SPIFI_CTRL_MODE3_SHIFT
 (23U)

	)

8351 
	#SPIFI_CTRL_MODE3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CTRL_MODE3_SHIFT
)è& 
SPIFI_CTRL_MODE3_MASK
)

	)

8352 
	#SPIFI_CTRL_PRFTCH_DIS_MASK
 (0x8000000U)

	)

8353 
	#SPIFI_CTRL_PRFTCH_DIS_SHIFT
 (27U)

	)

8354 
	#SPIFI_CTRL_PRFTCH_DIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CTRL_PRFTCH_DIS_SHIFT
)è& 
SPIFI_CTRL_PRFTCH_DIS_MASK
)

	)

8355 
	#SPIFI_CTRL_DUAL_MASK
 (0x10000000U)

	)

8356 
	#SPIFI_CTRL_DUAL_SHIFT
 (28U)

	)

8357 
	#SPIFI_CTRL_DUAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CTRL_DUAL_SHIFT
)è& 
SPIFI_CTRL_DUAL_MASK
)

	)

8358 
	#SPIFI_CTRL_RFCLK_MASK
 (0x20000000U)

	)

8359 
	#SPIFI_CTRL_RFCLK_SHIFT
 (29U)

	)

8360 
	#SPIFI_CTRL_RFCLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CTRL_RFCLK_SHIFT
)è& 
SPIFI_CTRL_RFCLK_MASK
)

	)

8361 
	#SPIFI_CTRL_FBCLK_MASK
 (0x40000000U)

	)

8362 
	#SPIFI_CTRL_FBCLK_SHIFT
 (30U)

	)

8363 
	#SPIFI_CTRL_FBCLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CTRL_FBCLK_SHIFT
)è& 
SPIFI_CTRL_FBCLK_MASK
)

	)

8364 
	#SPIFI_CTRL_DMAEN_MASK
 (0x80000000U)

	)

8365 
	#SPIFI_CTRL_DMAEN_SHIFT
 (31U)

	)

8366 
	#SPIFI_CTRL_DMAEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CTRL_DMAEN_SHIFT
)è& 
SPIFI_CTRL_DMAEN_MASK
)

	)

8369 
	#SPIFI_CMD_DATALEN_MASK
 (0x3FFFU)

	)

8370 
	#SPIFI_CMD_DATALEN_SHIFT
 (0U)

	)

8371 
	#SPIFI_CMD_DATALEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CMD_DATALEN_SHIFT
)è& 
SPIFI_CMD_DATALEN_MASK
)

	)

8372 
	#SPIFI_CMD_POLL_MASK
 (0x4000U)

	)

8373 
	#SPIFI_CMD_POLL_SHIFT
 (14U)

	)

8374 
	#SPIFI_CMD_POLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CMD_POLL_SHIFT
)è& 
SPIFI_CMD_POLL_MASK
)

	)

8375 
	#SPIFI_CMD_DOUT_MASK
 (0x8000U)

	)

8376 
	#SPIFI_CMD_DOUT_SHIFT
 (15U)

	)

8377 
	#SPIFI_CMD_DOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CMD_DOUT_SHIFT
)è& 
SPIFI_CMD_DOUT_MASK
)

	)

8378 
	#SPIFI_CMD_INTLEN_MASK
 (0x70000U)

	)

8379 
	#SPIFI_CMD_INTLEN_SHIFT
 (16U)

	)

8380 
	#SPIFI_CMD_INTLEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CMD_INTLEN_SHIFT
)è& 
SPIFI_CMD_INTLEN_MASK
)

	)

8381 
	#SPIFI_CMD_FIELDFORM_MASK
 (0x180000U)

	)

8382 
	#SPIFI_CMD_FIELDFORM_SHIFT
 (19U)

	)

8383 
	#SPIFI_CMD_FIELDFORM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CMD_FIELDFORM_SHIFT
)è& 
SPIFI_CMD_FIELDFORM_MASK
)

	)

8384 
	#SPIFI_CMD_FRAMEFORM_MASK
 (0xE00000U)

	)

8385 
	#SPIFI_CMD_FRAMEFORM_SHIFT
 (21U)

	)

8386 
	#SPIFI_CMD_FRAMEFORM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CMD_FRAMEFORM_SHIFT
)è& 
SPIFI_CMD_FRAMEFORM_MASK
)

	)

8387 
	#SPIFI_CMD_OPCODE_MASK
 (0xFF000000U)

	)

8388 
	#SPIFI_CMD_OPCODE_SHIFT
 (24U)

	)

8389 
	#SPIFI_CMD_OPCODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CMD_OPCODE_SHIFT
)è& 
SPIFI_CMD_OPCODE_MASK
)

	)

8392 
	#SPIFI_ADDR_ADDRESS_MASK
 (0xFFFFFFFFU)

	)

8393 
	#SPIFI_ADDR_ADDRESS_SHIFT
 (0U)

	)

8394 
	#SPIFI_ADDR_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_ADDR_ADDRESS_SHIFT
)è& 
SPIFI_ADDR_ADDRESS_MASK
)

	)

8397 
	#SPIFI_IDATA_IDATA_MASK
 (0xFFFFFFFFU)

	)

8398 
	#SPIFI_IDATA_IDATA_SHIFT
 (0U)

	)

8399 
	#SPIFI_IDATA_IDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_IDATA_IDATA_SHIFT
)è& 
SPIFI_IDATA_IDATA_MASK
)

	)

8402 
	#SPIFI_CLIMIT_CLIMIT_MASK
 (0xFFFFFFFFU)

	)

8403 
	#SPIFI_CLIMIT_CLIMIT_SHIFT
 (0U)

	)

8404 
	#SPIFI_CLIMIT_CLIMIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_CLIMIT_CLIMIT_SHIFT
)è& 
SPIFI_CLIMIT_CLIMIT_MASK
)

	)

8407 
	#SPIFI_DATA_DATA_MASK
 (0xFFFFFFFFU)

	)

8408 
	#SPIFI_DATA_DATA_SHIFT
 (0U)

	)

8409 
	#SPIFI_DATA_DATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_DATA_DATA_SHIFT
)è& 
SPIFI_DATA_DATA_MASK
)

	)

8412 
	#SPIFI_MCMD_POLL_MASK
 (0x4000U)

	)

8413 
	#SPIFI_MCMD_POLL_SHIFT
 (14U)

	)

8414 
	#SPIFI_MCMD_POLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_MCMD_POLL_SHIFT
)è& 
SPIFI_MCMD_POLL_MASK
)

	)

8415 
	#SPIFI_MCMD_DOUT_MASK
 (0x8000U)

	)

8416 
	#SPIFI_MCMD_DOUT_SHIFT
 (15U)

	)

8417 
	#SPIFI_MCMD_DOUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_MCMD_DOUT_SHIFT
)è& 
SPIFI_MCMD_DOUT_MASK
)

	)

8418 
	#SPIFI_MCMD_INTLEN_MASK
 (0x70000U)

	)

8419 
	#SPIFI_MCMD_INTLEN_SHIFT
 (16U)

	)

8420 
	#SPIFI_MCMD_INTLEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_MCMD_INTLEN_SHIFT
)è& 
SPIFI_MCMD_INTLEN_MASK
)

	)

8421 
	#SPIFI_MCMD_FIELDFORM_MASK
 (0x180000U)

	)

8422 
	#SPIFI_MCMD_FIELDFORM_SHIFT
 (19U)

	)

8423 
	#SPIFI_MCMD_FIELDFORM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_MCMD_FIELDFORM_SHIFT
)è& 
SPIFI_MCMD_FIELDFORM_MASK
)

	)

8424 
	#SPIFI_MCMD_FRAMEFORM_MASK
 (0xE00000U)

	)

8425 
	#SPIFI_MCMD_FRAMEFORM_SHIFT
 (21U)

	)

8426 
	#SPIFI_MCMD_FRAMEFORM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_MCMD_FRAMEFORM_SHIFT
)è& 
SPIFI_MCMD_FRAMEFORM_MASK
)

	)

8427 
	#SPIFI_MCMD_OPCODE_MASK
 (0xFF000000U)

	)

8428 
	#SPIFI_MCMD_OPCODE_SHIFT
 (24U)

	)

8429 
	#SPIFI_MCMD_OPCODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_MCMD_OPCODE_SHIFT
)è& 
SPIFI_MCMD_OPCODE_MASK
)

	)

8432 
	#SPIFI_STAT_MCINIT_MASK
 (0x1U)

	)

8433 
	#SPIFI_STAT_MCINIT_SHIFT
 (0U)

	)

8434 
	#SPIFI_STAT_MCINIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_STAT_MCINIT_SHIFT
)è& 
SPIFI_STAT_MCINIT_MASK
)

	)

8435 
	#SPIFI_STAT_CMD_MASK
 (0x2U)

	)

8436 
	#SPIFI_STAT_CMD_SHIFT
 (1U)

	)

8437 
	#SPIFI_STAT_CMD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_STAT_CMD_SHIFT
)è& 
SPIFI_STAT_CMD_MASK
)

	)

8438 
	#SPIFI_STAT_RESET_MASK
 (0x10U)

	)

8439 
	#SPIFI_STAT_RESET_SHIFT
 (4U)

	)

8440 
	#SPIFI_STAT_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_STAT_RESET_SHIFT
)è& 
SPIFI_STAT_RESET_MASK
)

	)

8441 
	#SPIFI_STAT_INTRQ_MASK
 (0x20U)

	)

8442 
	#SPIFI_STAT_INTRQ_SHIFT
 (5U)

	)

8443 
	#SPIFI_STAT_INTRQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SPIFI_STAT_INTRQ_SHIFT
)è& 
SPIFI_STAT_INTRQ_MASK
)

	)

8453 
	#SPIFI0_BASE
 (0x40080000u)

	)

8455 
	#SPIFI0
 ((
SPIFI_Ty³
 *)
SPIFI0_BASE
)

	)

8457 
	#SPIFI_BASE_ADDRS
 { 
SPIFI0_BASE
 }

	)

8459 
	#SPIFI_BASE_PTRS
 { 
SPIFI0
 }

	)

8461 
	#SPIFI_IRQS
 { 
SPIFI0_IRQn
 }

	)

8479 
ušt8_t
 
	mRESERVED_0
[16];

8480 
__IO
 
ušt32_t
 
	mAHBMATPRIO
;

8481 
ušt8_t
 
	mRESERVED_1
[44];

8482 
__IO
 
ušt32_t
 
	mSYSTCKCAL
;

8483 
ušt8_t
 
	mRESERVED_2
[4];

8484 
__IO
 
ušt32_t
 
	mNMISRC
;

8485 
__IO
 
ušt32_t
 
	mASYNCAPBCTRL
;

8486 
ušt8_t
 
	mRESERVED_3
[112];

8487 
__I
 
ušt32_t
 
	mPIOPORCAP
[2];

8488 
ušt8_t
 
	mRESERVED_4
[8];

8489 
__I
 
ušt32_t
 
	mPIORESCAP
[2];

8490 
ušt8_t
 
	mRESERVED_5
[40];

8491 
__IO
 
ušt32_t
 
	mPRESETCTRL
[3];

8492 
ušt8_t
 
	mRESERVED_6
[20];

8493 
__O
 
ušt32_t
 
	mPRESETCTRLSET
[3];

8494 
ušt8_t
 
	mRESERVED_7
[20];

8495 
__O
 
ušt32_t
 
	mPRESETCTRLCLR
[3];

8496 
ušt8_t
 
	mRESERVED_8
[164];

8497 
__IO
 
ušt32_t
 
	mSYSRSTSTAT
;

8498 
ušt8_t
 
	mRESERVED_9
[12];

8499 
__IO
 
ušt32_t
 
	mAHBCLKCTRL
[3];

8500 
ušt8_t
 
	mRESERVED_10
[20];

8501 
__O
 
ušt32_t
 
	mAHBCLKCTRLSET
[3];

8502 
ušt8_t
 
	mRESERVED_11
[20];

8503 
__O
 
ušt32_t
 
	mAHBCLKCTRLCLR
[3];

8504 
ušt8_t
 
	mRESERVED_12
[52];

8505 
__IO
 
ušt32_t
 
	mMAINCLKSELA
;

8506 
__IO
 
ušt32_t
 
	mMAINCLKSELB
;

8507 
__IO
 
ušt32_t
 
	mCLKOUTSELA
;

8508 
ušt8_t
 
	mRESERVED_13
[4];

8509 
__IO
 
ušt32_t
 
	mSYSPLLCLKSEL
;

8510 
ušt8_t
 
	mRESERVED_14
[4];

8511 
__IO
 
ušt32_t
 
	mAUDPLLCLKSEL
;

8512 
ušt8_t
 
	mRESERVED_15
[4];

8513 
__IO
 
ušt32_t
 
	mSPIFICLKSEL
;

8514 
__IO
 
ušt32_t
 
	mADCCLKSEL
;

8515 
__IO
 
ušt32_t
 
	mUSB0CLKSEL
;

8516 
__IO
 
ušt32_t
 
	mUSB1CLKSEL
;

8517 
__IO
 
ušt32_t
 
	mFCLKSEL
[10];

8518 
ušt8_t
 
	mRESERVED_16
[8];

8519 
__IO
 
ušt32_t
 
	mMCLKCLKSEL
;

8520 
ušt8_t
 
	mRESERVED_17
[4];

8521 
__IO
 
ušt32_t
 
	mFRGCLKSEL
;

8522 
__IO
 
ušt32_t
 
	mDMICCLKSEL
;

8523 
__IO
 
ušt32_t
 
	mSCTCLKSEL
;

8524 
__IO
 
ušt32_t
 
	mLCDCLKSEL
;

8525 
__IO
 
ušt32_t
 
	mSDIOCLKSEL
;

8526 
ušt8_t
 
	mRESERVED_18
[4];

8527 
__IO
 
ušt32_t
 
	mSYSTICKCLKDIV
;

8528 
__IO
 
ušt32_t
 
	mARMTRACECLKDIV
;

8529 
__IO
 
ušt32_t
 
	mCAN0CLKDIV
;

8530 
__IO
 
ušt32_t
 
	mCAN1CLKDIV
;

8531 
__IO
 
ušt32_t
 
	mSC0CLKDIV
;

8532 
__IO
 
ušt32_t
 
	mSC1CLKDIV
;

8533 
ušt8_t
 
	mRESERVED_19
[104];

8534 
__IO
 
ušt32_t
 
	mAHBCLKDIV
;

8535 
__IO
 
ušt32_t
 
	mCLKOUTDIV
;

8536 
__IO
 
ušt32_t
 
	mFROHFCLKDIV
;

8537 
ušt8_t
 
	mRESERVED_20
[4];

8538 
__IO
 
ušt32_t
 
	mSPIFICLKDIV
;

8539 
__IO
 
ušt32_t
 
	mADCCLKDIV
;

8540 
__IO
 
ušt32_t
 
	mUSB0CLKDIV
;

8541 
__IO
 
ušt32_t
 
	mUSB1CLKDIV
;

8542 
__IO
 
ušt32_t
 
	mFRGCTRL
;

8543 
ušt8_t
 
	mRESERVED_21
[4];

8544 
__IO
 
ušt32_t
 
	mDMICCLKDIV
;

8545 
__IO
 
ušt32_t
 
	mMCLKDIV
;

8546 
__IO
 
ušt32_t
 
	mLCDCLKDIV
;

8547 
__IO
 
ušt32_t
 
	mSCTCLKDIV
;

8548 
__IO
 
ušt32_t
 
	mEMCCLKDIV
;

8549 
__IO
 
ušt32_t
 
	mSDIOCLKDIV
;

8550 
ušt8_t
 
	mRESERVED_22
[64];

8551 
__IO
 
ušt32_t
 
	mFLASHCFG
;

8552 
ušt8_t
 
	mRESERVED_23
[8];

8553 
__IO
 
ušt32_t
 
	mUSB0CLKCTRL
;

8554 
__IO
 
ušt32_t
 
	mUSB0CLKSTAT
;

8555 
ušt8_t
 
	mRESERVED_24
[4];

8556 
__IO
 
ušt32_t
 
	mFREQMECTRL
;

8557 
ušt8_t
 
	mRESERVED_25
[4];

8558 
__IO
 
ušt32_t
 
	mMCLKIO
;

8559 
__IO
 
ušt32_t
 
	mUSB1CLKCTRL
;

8560 
__IO
 
ušt32_t
 
	mUSB1CLKSTAT
;

8561 
ušt8_t
 
	mRESERVED_26
[24];

8562 
__IO
 
ušt32_t
 
	mEMCSYSCTRL
;

8563 
__IO
 
ušt32_t
 
	mEMCDLYCTRL
;

8564 
__IO
 
ušt32_t
 
	mEMCDLYCAL
;

8565 
__IO
 
ušt32_t
 
	mETHPHYSEL
;

8566 
__IO
 
ušt32_t
 
	mETHSBDCTRL
;

8567 
ušt8_t
 
	mRESERVED_27
[8];

8568 
__IO
 
ušt32_t
 
	mSDIOCLKCTRL
;

8569 
ušt8_t
 
	mRESERVED_28
[156];

8570 
__IO
 
ušt32_t
 
	mFROCTRL
;

8571 
__IO
 
ušt32_t
 
	mSYSOSCCTRL
;

8572 
__IO
 
ušt32_t
 
	mWDTOSCCTRL
;

8573 
__IO
 
ušt32_t
 
	mRTCOSCCTRL
;

8574 
ušt8_t
 
	mRESERVED_29
[12];

8575 
__IO
 
ušt32_t
 
	mUSBPLLCTRL
;

8576 
__IO
 
ušt32_t
 
	mUSBPLLSTAT
;

8577 
ušt8_t
 
	mRESERVED_30
[92];

8578 
__IO
 
ušt32_t
 
	mSYSPLLCTRL
;

8579 
__IO
 
ušt32_t
 
	mSYSPLLSTAT
;

8580 
__IO
 
ušt32_t
 
	mSYSPLLNDEC
;

8581 
__IO
 
ušt32_t
 
	mSYSPLLPDEC
;

8582 
__IO
 
ušt32_t
 
	mSYSPLLMDEC
;

8583 
ušt8_t
 
	mRESERVED_31
[12];

8584 
__IO
 
ušt32_t
 
	mAUDPLLCTRL
;

8585 
__IO
 
ušt32_t
 
	mAUDPLLSTAT
;

8586 
__IO
 
ušt32_t
 
	mAUDPLLNDEC
;

8587 
__IO
 
ušt32_t
 
	mAUDPLLPDEC
;

8588 
__IO
 
ušt32_t
 
	mAUDPLLMDEC
;

8589 
__IO
 
ušt32_t
 
	mAUDPLLFRAC
;

8590 
ušt8_t
 
	mRESERVED_32
[72];

8591 
__IO
 
ušt32_t
 
	mPDSLEEPCFG
[2];

8592 
ušt8_t
 
	mRESERVED_33
[8];

8593 
__IO
 
ušt32_t
 
	mPDRUNCFG
[2];

8594 
ušt8_t
 
	mRESERVED_34
[8];

8595 
__IO
 
ušt32_t
 
	mPDRUNCFGSET
[2];

8596 
ušt8_t
 
	mRESERVED_35
[8];

8597 
__IO
 
ušt32_t
 
	mPDRUNCFGCLR
[2];

8598 
ušt8_t
 
	mRESERVED_36
[72];

8599 
__IO
 
ušt32_t
 
	mSTARTER
[2];

8600 
ušt8_t
 
	mRESERVED_37
[24];

8601 
__O
 
ušt32_t
 
	mSTARTERSET
[2];

8602 
ušt8_t
 
	mRESERVED_38
[24];

8603 
__O
 
ušt32_t
 
	mSTARTERCLR
[2];

8604 
ušt8_t
 
	mRESERVED_39
[184];

8605 
__IO
 
ušt32_t
 
	mHWWAKE
;

8606 
ušt8_t
 
	mRESERVED_40
[1664];

8607 
__IO
 
ušt32_t
 
	mAUTOCGOR
;

8608 
ušt8_t
 
	mRESERVED_41
[492];

8609 
__I
 
ušt32_t
 
	mJTAGIDCODE
;

8610 
__I
 
ušt32_t
 
	mDEVICE_ID0
;

8611 
__I
 
ušt32_t
 
	mDEVICE_ID1
;

8612 
ušt8_t
 
	mRESERVED_42
[127044];

8613 
__IO
 
ušt32_t
 
	mBODCTRL
;

8614 } 
	tSYSCON_Ty³
;

8626 
	#SYSCON_AHBMATPRIO_PRI_ICODE_MASK
 (0x3U)

	)

8627 
	#SYSCON_AHBMATPRIO_PRI_ICODE_SHIFT
 (0U)

	)

8628 
	#SYSCON_AHBMATPRIO_PRI_ICODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_ICODE_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_ICODE_MASK
)

	)

8629 
	#SYSCON_AHBMATPRIO_PRI_DCODE_MASK
 (0xCU)

	)

8630 
	#SYSCON_AHBMATPRIO_PRI_DCODE_SHIFT
 (2U)

	)

8631 
	#SYSCON_AHBMATPRIO_PRI_DCODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_DCODE_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_DCODE_MASK
)

	)

8632 
	#SYSCON_AHBMATPRIO_PRI_SYS_MASK
 (0x30U)

	)

8633 
	#SYSCON_AHBMATPRIO_PRI_SYS_SHIFT
 (4U)

	)

8634 
	#SYSCON_AHBMATPRIO_PRI_SYS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_SYS_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_SYS_MASK
)

	)

8635 
	#SYSCON_AHBMATPRIO_PRI_DMA_MASK
 (0x3C0U)

	)

8636 
	#SYSCON_AHBMATPRIO_PRI_DMA_SHIFT
 (6U)

	)

8637 
	#SYSCON_AHBMATPRIO_PRI_DMA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_DMA_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_DMA_MASK
)

	)

8638 
	#SYSCON_AHBMATPRIO_PRI_ETH_MASK
 (0xC00U)

	)

8639 
	#SYSCON_AHBMATPRIO_PRI_ETH_SHIFT
 (10U)

	)

8640 
	#SYSCON_AHBMATPRIO_PRI_ETH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_ETH_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_ETH_MASK
)

	)

8641 
	#SYSCON_AHBMATPRIO_PRI_LCD_MASK
 (0x3000U)

	)

8642 
	#SYSCON_AHBMATPRIO_PRI_LCD_SHIFT
 (12U)

	)

8643 
	#SYSCON_AHBMATPRIO_PRI_LCD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_LCD_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_LCD_MASK
)

	)

8644 
	#SYSCON_AHBMATPRIO_PRI_USB0_MASK
 (0xC000U)

	)

8645 
	#SYSCON_AHBMATPRIO_PRI_USB0_SHIFT
 (14U)

	)

8646 
	#SYSCON_AHBMATPRIO_PRI_USB0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_USB0_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_USB0_MASK
)

	)

8647 
	#SYSCON_AHBMATPRIO_PRI_USB1_MASK
 (0x30000U)

	)

8648 
	#SYSCON_AHBMATPRIO_PRI_USB1_SHIFT
 (16U)

	)

8649 
	#SYSCON_AHBMATPRIO_PRI_USB1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_USB1_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_USB1_MASK
)

	)

8650 
	#SYSCON_AHBMATPRIO_PRI_SDIO_MASK
 (0xC0000U)

	)

8651 
	#SYSCON_AHBMATPRIO_PRI_SDIO_SHIFT
 (18U)

	)

8652 
	#SYSCON_AHBMATPRIO_PRI_SDIO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_SDIO_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_SDIO_MASK
)

	)

8653 
	#SYSCON_AHBMATPRIO_PRI_MCAN1_MASK
 (0x300000U)

	)

8654 
	#SYSCON_AHBMATPRIO_PRI_MCAN1_SHIFT
 (20U)

	)

8655 
	#SYSCON_AHBMATPRIO_PRI_MCAN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_MCAN1_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_MCAN1_MASK
)

	)

8656 
	#SYSCON_AHBMATPRIO_PRI_MCAN2_MASK
 (0xC00000U)

	)

8657 
	#SYSCON_AHBMATPRIO_PRI_MCAN2_SHIFT
 (22U)

	)

8658 
	#SYSCON_AHBMATPRIO_PRI_MCAN2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_MCAN2_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_MCAN2_MASK
)

	)

8659 
	#SYSCON_AHBMATPRIO_PRI_SHA_MASK
 (0x3000000U)

	)

8660 
	#SYSCON_AHBMATPRIO_PRI_SHA_SHIFT
 (24U)

	)

8661 
	#SYSCON_AHBMATPRIO_PRI_SHA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBMATPRIO_PRI_SHA_SHIFT
)è& 
SYSCON_AHBMATPRIO_PRI_SHA_MASK
)

	)

8664 
	#SYSCON_SYSTCKCAL_CAL_MASK
 (0xFFFFFFU)

	)

8665 
	#SYSCON_SYSTCKCAL_CAL_SHIFT
 (0U)

	)

8666 
	#SYSCON_SYSTCKCAL_CAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSTCKCAL_CAL_SHIFT
)è& 
SYSCON_SYSTCKCAL_CAL_MASK
)

	)

8667 
	#SYSCON_SYSTCKCAL_SKEW_MASK
 (0x1000000U)

	)

8668 
	#SYSCON_SYSTCKCAL_SKEW_SHIFT
 (24U)

	)

8669 
	#SYSCON_SYSTCKCAL_SKEW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSTCKCAL_SKEW_SHIFT
)è& 
SYSCON_SYSTCKCAL_SKEW_MASK
)

	)

8670 
	#SYSCON_SYSTCKCAL_NOREF_MASK
 (0x2000000U)

	)

8671 
	#SYSCON_SYSTCKCAL_NOREF_SHIFT
 (25U)

	)

8672 
	#SYSCON_SYSTCKCAL_NOREF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSTCKCAL_NOREF_SHIFT
)è& 
SYSCON_SYSTCKCAL_NOREF_MASK
)

	)

8675 
	#SYSCON_NMISRC_IRQM4_MASK
 (0x3FU)

	)

8676 
	#SYSCON_NMISRC_IRQM4_SHIFT
 (0U)

	)

8677 
	#SYSCON_NMISRC_IRQM4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_NMISRC_IRQM4_SHIFT
)è& 
SYSCON_NMISRC_IRQM4_MASK
)

	)

8678 
	#SYSCON_NMISRC_NMIENM4_MASK
 (0x80000000U)

	)

8679 
	#SYSCON_NMISRC_NMIENM4_SHIFT
 (31U)

	)

8680 
	#SYSCON_NMISRC_NMIENM4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_NMISRC_NMIENM4_SHIFT
)è& 
SYSCON_NMISRC_NMIENM4_MASK
)

	)

8683 
	#SYSCON_ASYNCAPBCTRL_ENABLE_MASK
 (0x1U)

	)

8684 
	#SYSCON_ASYNCAPBCTRL_ENABLE_SHIFT
 (0U)

	)

8685 
	#SYSCON_ASYNCAPBCTRL_ENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ASYNCAPBCTRL_ENABLE_SHIFT
)è& 
SYSCON_ASYNCAPBCTRL_ENABLE_MASK
)

	)

8688 
	#SYSCON_PIOPORCAP_PIOPORCAP_MASK
 (0xFFFFFFFFU)

	)

8689 
	#SYSCON_PIOPORCAP_PIOPORCAP_SHIFT
 (0U)

	)

8690 
	#SYSCON_PIOPORCAP_PIOPORCAP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PIOPORCAP_PIOPORCAP_SHIFT
)è& 
SYSCON_PIOPORCAP_PIOPORCAP_MASK
)

	)

8693 
	#SYSCON_PIOPORCAP_COUNT
 (2U)

	)

8696 
	#SYSCON_PIORESCAP_PIORESCAP_MASK
 (0xFFFFFFFFU)

	)

8697 
	#SYSCON_PIORESCAP_PIORESCAP_SHIFT
 (0U)

	)

8698 
	#SYSCON_PIORESCAP_PIORESCAP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PIORESCAP_PIORESCAP_SHIFT
)è& 
SYSCON_PIORESCAP_PIORESCAP_MASK
)

	)

8701 
	#SYSCON_PIORESCAP_COUNT
 (2U)

	)

8704 
	#SYSCON_PRESETCTRL_MRT_RST_MASK
 (0x1U)

	)

8705 
	#SYSCON_PRESETCTRL_MRT_RST_SHIFT
 (0U)

	)

8706 
	#SYSCON_PRESETCTRL_MRT_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_MRT_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_MRT_RST_MASK
)

	)

8707 
	#SYSCON_PRESETCTRL_SCT0_RST_MASK
 (0x4U)

	)

8708 
	#SYSCON_PRESETCTRL_SCT0_RST_SHIFT
 (2U)

	)

8709 
	#SYSCON_PRESETCTRL_SCT0_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_SCT0_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_SCT0_RST_MASK
)

	)

8710 
	#SYSCON_PRESETCTRL_LCD_RST_MASK
 (0x4U)

	)

8711 
	#SYSCON_PRESETCTRL_LCD_RST_SHIFT
 (2U)

	)

8712 
	#SYSCON_PRESETCTRL_LCD_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_LCD_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_LCD_RST_MASK
)

	)

8713 
	#SYSCON_PRESETCTRL_SDIO_RST_MASK
 (0x8U)

	)

8714 
	#SYSCON_PRESETCTRL_SDIO_RST_SHIFT
 (3U)

	)

8715 
	#SYSCON_PRESETCTRL_SDIO_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_SDIO_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_SDIO_RST_MASK
)

	)

8716 
	#SYSCON_PRESETCTRL_USB1H_RST_MASK
 (0x10U)

	)

8717 
	#SYSCON_PRESETCTRL_USB1H_RST_SHIFT
 (4U)

	)

8718 
	#SYSCON_PRESETCTRL_USB1H_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_USB1H_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_USB1H_RST_MASK
)

	)

8719 
	#SYSCON_PRESETCTRL_USB1D_RST_MASK
 (0x20U)

	)

8720 
	#SYSCON_PRESETCTRL_USB1D_RST_SHIFT
 (5U)

	)

8721 
	#SYSCON_PRESETCTRL_USB1D_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_USB1D_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_USB1D_RST_MASK
)

	)

8722 
	#SYSCON_PRESETCTRL_USB1RAM_RST_MASK
 (0x40U)

	)

8723 
	#SYSCON_PRESETCTRL_USB1RAM_RST_SHIFT
 (6U)

	)

8724 
	#SYSCON_PRESETCTRL_USB1RAM_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_USB1RAM_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_USB1RAM_RST_MASK
)

	)

8725 
	#SYSCON_PRESETCTRL_EMC_RESET_MASK
 (0x80U)

	)

8726 
	#SYSCON_PRESETCTRL_EMC_RESET_SHIFT
 (7U)

	)

8727 
	#SYSCON_PRESETCTRL_EMC_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_EMC_RESET_SHIFT
)è& 
SYSCON_PRESETCTRL_EMC_RESET_MASK
)

	)

8728 
	#SYSCON_PRESETCTRL_FLASH_RST_MASK
 (0x80U)

	)

8729 
	#SYSCON_PRESETCTRL_FLASH_RST_SHIFT
 (7U)

	)

8730 
	#SYSCON_PRESETCTRL_FLASH_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FLASH_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FLASH_RST_MASK
)

	)

8731 
	#SYSCON_PRESETCTRL_MCAN0_RST_MASK
 (0x80U)

	)

8732 
	#SYSCON_PRESETCTRL_MCAN0_RST_SHIFT
 (7U)

	)

8733 
	#SYSCON_PRESETCTRL_MCAN0_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_MCAN0_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_MCAN0_RST_MASK
)

	)

8734 
	#SYSCON_PRESETCTRL_FMC_RST_MASK
 (0x100U)

	)

8735 
	#SYSCON_PRESETCTRL_FMC_RST_SHIFT
 (8U)

	)

8736 
	#SYSCON_PRESETCTRL_FMC_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FMC_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FMC_RST_MASK
)

	)

8737 
	#SYSCON_PRESETCTRL_ETH_RST_MASK
 (0x100U)

	)

8738 
	#SYSCON_PRESETCTRL_ETH_RST_SHIFT
 (8U)

	)

8739 
	#SYSCON_PRESETCTRL_ETH_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_ETH_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_ETH_RST_MASK
)

	)

8740 
	#SYSCON_PRESETCTRL_MCAN1_RST_MASK
 (0x100U)

	)

8741 
	#SYSCON_PRESETCTRL_MCAN1_RST_SHIFT
 (8U)

	)

8742 
	#SYSCON_PRESETCTRL_MCAN1_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_MCAN1_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_MCAN1_RST_MASK
)

	)

8743 
	#SYSCON_PRESETCTRL_GPIO4_RST_MASK
 (0x200U)

	)

8744 
	#SYSCON_PRESETCTRL_GPIO4_RST_SHIFT
 (9U)

	)

8745 
	#SYSCON_PRESETCTRL_GPIO4_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_GPIO4_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_GPIO4_RST_MASK
)

	)

8746 
	#SYSCON_PRESETCTRL_EEPROM_RST_MASK
 (0x200U)

	)

8747 
	#SYSCON_PRESETCTRL_EEPROM_RST_SHIFT
 (9U)

	)

8748 
	#SYSCON_PRESETCTRL_EEPROM_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_EEPROM_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_EEPROM_RST_MASK
)

	)

8749 
	#SYSCON_PRESETCTRL_GPIO5_RST_MASK
 (0x400U)

	)

8750 
	#SYSCON_PRESETCTRL_GPIO5_RST_SHIFT
 (10U)

	)

8751 
	#SYSCON_PRESETCTRL_GPIO5_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_GPIO5_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_GPIO5_RST_MASK
)

	)

8752 
	#SYSCON_PRESETCTRL_UTICK_RST_MASK
 (0x400U)

	)

8753 
	#SYSCON_PRESETCTRL_UTICK_RST_SHIFT
 (10U)

	)

8754 
	#SYSCON_PRESETCTRL_UTICK_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_UTICK_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_UTICK_RST_MASK
)

	)

8755 
	#SYSCON_PRESETCTRL_SPIFI_RST_MASK
 (0x400U)

	)

8756 
	#SYSCON_PRESETCTRL_SPIFI_RST_SHIFT
 (10U)

	)

8757 
	#SYSCON_PRESETCTRL_SPIFI_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_SPIFI_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_SPIFI_RST_MASK
)

	)

8758 
	#SYSCON_PRESETCTRL_AES_RST_MASK
 (0x800U)

	)

8759 
	#SYSCON_PRESETCTRL_AES_RST_SHIFT
 (11U)

	)

8760 
	#SYSCON_PRESETCTRL_AES_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_AES_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_AES_RST_MASK
)

	)

8761 
	#SYSCON_PRESETCTRL_MUX_RST_MASK
 (0x800U)

	)

8762 
	#SYSCON_PRESETCTRL_MUX_RST_SHIFT
 (11U)

	)

8763 
	#SYSCON_PRESETCTRL_MUX_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_MUX_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_MUX_RST_MASK
)

	)

8764 
	#SYSCON_PRESETCTRL_FC0_RST_MASK
 (0x800U)

	)

8765 
	#SYSCON_PRESETCTRL_FC0_RST_SHIFT
 (11U)

	)

8766 
	#SYSCON_PRESETCTRL_FC0_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FC0_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FC0_RST_MASK
)

	)

8767 
	#SYSCON_PRESETCTRL_OTP_RST_MASK
 (0x1000U)

	)

8768 
	#SYSCON_PRESETCTRL_OTP_RST_SHIFT
 (12U)

	)

8769 
	#SYSCON_PRESETCTRL_OTP_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_OTP_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_OTP_RST_MASK
)

	)

8770 
	#SYSCON_PRESETCTRL_FC1_RST_MASK
 (0x1000U)

	)

8771 
	#SYSCON_PRESETCTRL_FC1_RST_SHIFT
 (12U)

	)

8772 
	#SYSCON_PRESETCTRL_FC1_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FC1_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FC1_RST_MASK
)

	)

8773 
	#SYSCON_PRESETCTRL_IOCON_RST_MASK
 (0x2000U)

	)

8774 
	#SYSCON_PRESETCTRL_IOCON_RST_SHIFT
 (13U)

	)

8775 
	#SYSCON_PRESETCTRL_IOCON_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_IOCON_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_IOCON_RST_MASK
)

	)

8776 
	#SYSCON_PRESETCTRL_RNG_RST_MASK
 (0x2000U)

	)

8777 
	#SYSCON_PRESETCTRL_RNG_RST_SHIFT
 (13U)

	)

8778 
	#SYSCON_PRESETCTRL_RNG_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_RNG_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_RNG_RST_MASK
)

	)

8779 
	#SYSCON_PRESETCTRL_FC2_RST_MASK
 (0x2000U)

	)

8780 
	#SYSCON_PRESETCTRL_FC2_RST_SHIFT
 (13U)

	)

8781 
	#SYSCON_PRESETCTRL_FC2_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FC2_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FC2_RST_MASK
)

	)

8782 
	#SYSCON_PRESETCTRL_FC8_RST_MASK
 (0x4000U)

	)

8783 
	#SYSCON_PRESETCTRL_FC8_RST_SHIFT
 (14U)

	)

8784 
	#SYSCON_PRESETCTRL_FC8_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FC8_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FC8_RST_MASK
)

	)

8785 
	#SYSCON_PRESETCTRL_FC3_RST_MASK
 (0x4000U)

	)

8786 
	#SYSCON_PRESETCTRL_FC3_RST_SHIFT
 (14U)

	)

8787 
	#SYSCON_PRESETCTRL_FC3_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FC3_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FC3_RST_MASK
)

	)

8788 
	#SYSCON_PRESETCTRL_GPIO0_RST_MASK
 (0x4000U)

	)

8789 
	#SYSCON_PRESETCTRL_GPIO0_RST_SHIFT
 (14U)

	)

8790 
	#SYSCON_PRESETCTRL_GPIO0_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_GPIO0_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_GPIO0_RST_MASK
)

	)

8791 
	#SYSCON_PRESETCTRL_GPIO1_RST_MASK
 (0x8000U)

	)

8792 
	#SYSCON_PRESETCTRL_GPIO1_RST_SHIFT
 (15U)

	)

8793 
	#SYSCON_PRESETCTRL_GPIO1_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_GPIO1_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_GPIO1_RST_MASK
)

	)

8794 
	#SYSCON_PRESETCTRL_FC9_RST_MASK
 (0x8000U)

	)

8795 
	#SYSCON_PRESETCTRL_FC9_RST_SHIFT
 (15U)

	)

8796 
	#SYSCON_PRESETCTRL_FC9_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FC9_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FC9_RST_MASK
)

	)

8797 
	#SYSCON_PRESETCTRL_FC4_RST_MASK
 (0x8000U)

	)

8798 
	#SYSCON_PRESETCTRL_FC4_RST_SHIFT
 (15U)

	)

8799 
	#SYSCON_PRESETCTRL_FC4_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FC4_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FC4_RST_MASK
)

	)

8800 
	#SYSCON_PRESETCTRL_USB0HMR_RST_MASK
 (0x10000U)

	)

8801 
	#SYSCON_PRESETCTRL_USB0HMR_RST_SHIFT
 (16U)

	)

8802 
	#SYSCON_PRESETCTRL_USB0HMR_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_USB0HMR_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_USB0HMR_RST_MASK
)

	)

8803 
	#SYSCON_PRESETCTRL_GPIO2_RST_MASK
 (0x10000U)

	)

8804 
	#SYSCON_PRESETCTRL_GPIO2_RST_SHIFT
 (16U)

	)

8805 
	#SYSCON_PRESETCTRL_GPIO2_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_GPIO2_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_GPIO2_RST_MASK
)

	)

8806 
	#SYSCON_PRESETCTRL_FC5_RST_MASK
 (0x10000U)

	)

8807 
	#SYSCON_PRESETCTRL_FC5_RST_SHIFT
 (16U)

	)

8808 
	#SYSCON_PRESETCTRL_FC5_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FC5_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FC5_RST_MASK
)

	)

8809 
	#SYSCON_PRESETCTRL_GPIO3_RST_MASK
 (0x20000U)

	)

8810 
	#SYSCON_PRESETCTRL_GPIO3_RST_SHIFT
 (17U)

	)

8811 
	#SYSCON_PRESETCTRL_GPIO3_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_GPIO3_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_GPIO3_RST_MASK
)

	)

8812 
	#SYSCON_PRESETCTRL_FC6_RST_MASK
 (0x20000U)

	)

8813 
	#SYSCON_PRESETCTRL_FC6_RST_SHIFT
 (17U)

	)

8814 
	#SYSCON_PRESETCTRL_FC6_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FC6_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FC6_RST_MASK
)

	)

8815 
	#SYSCON_PRESETCTRL_USB0HSL_RST_MASK
 (0x20000U)

	)

8816 
	#SYSCON_PRESETCTRL_USB0HSL_RST_SHIFT
 (17U)

	)

8817 
	#SYSCON_PRESETCTRL_USB0HSL_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_USB0HSL_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_USB0HSL_RST_MASK
)

	)

8818 
	#SYSCON_PRESETCTRL_FC7_RST_MASK
 (0x40000U)

	)

8819 
	#SYSCON_PRESETCTRL_FC7_RST_SHIFT
 (18U)

	)

8820 
	#SYSCON_PRESETCTRL_FC7_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_FC7_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_FC7_RST_MASK
)

	)

8821 
	#SYSCON_PRESETCTRL_SHA_RST_MASK
 (0x40000U)

	)

8822 
	#SYSCON_PRESETCTRL_SHA_RST_SHIFT
 (18U)

	)

8823 
	#SYSCON_PRESETCTRL_SHA_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_SHA_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_SHA_RST_MASK
)

	)

8824 
	#SYSCON_PRESETCTRL_PINT_RST_MASK
 (0x40000U)

	)

8825 
	#SYSCON_PRESETCTRL_PINT_RST_SHIFT
 (18U)

	)

8826 
	#SYSCON_PRESETCTRL_PINT_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_PINT_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_PINT_RST_MASK
)

	)

8827 
	#SYSCON_PRESETCTRL_DMIC_RST_MASK
 (0x80000U)

	)

8828 
	#SYSCON_PRESETCTRL_DMIC_RST_SHIFT
 (19U)

	)

8829 
	#SYSCON_PRESETCTRL_DMIC_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_DMIC_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_DMIC_RST_MASK
)

	)

8830 
	#SYSCON_PRESETCTRL_SC0_RST_MASK
 (0x80000U)

	)

8831 
	#SYSCON_PRESETCTRL_SC0_RST_SHIFT
 (19U)

	)

8832 
	#SYSCON_PRESETCTRL_SC0_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_SC0_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_SC0_RST_MASK
)

	)

8833 
	#SYSCON_PRESETCTRL_GINT_RST_MASK
 (0x80000U)

	)

8834 
	#SYSCON_PRESETCTRL_GINT_RST_SHIFT
 (19U)

	)

8835 
	#SYSCON_PRESETCTRL_GINT_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_GINT_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_GINT_RST_MASK
)

	)

8836 
	#SYSCON_PRESETCTRL_SC1_RST_MASK
 (0x100000U)

	)

8837 
	#SYSCON_PRESETCTRL_SC1_RST_SHIFT
 (20U)

	)

8838 
	#SYSCON_PRESETCTRL_SC1_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_SC1_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_SC1_RST_MASK
)

	)

8839 
	#SYSCON_PRESETCTRL_DMA0_RST_MASK
 (0x100000U)

	)

8840 
	#SYSCON_PRESETCTRL_DMA0_RST_SHIFT
 (20U)

	)

8841 
	#SYSCON_PRESETCTRL_DMA0_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_DMA0_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_DMA0_RST_MASK
)

	)

8842 
	#SYSCON_PRESETCTRL_CRC_RST_MASK
 (0x200000U)

	)

8843 
	#SYSCON_PRESETCTRL_CRC_RST_SHIFT
 (21U)

	)

8844 
	#SYSCON_PRESETCTRL_CRC_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_CRC_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_CRC_RST_MASK
)

	)

8845 
	#SYSCON_PRESETCTRL_CTIMER2_RST_MASK
 (0x400000U)

	)

8846 
	#SYSCON_PRESETCTRL_CTIMER2_RST_SHIFT
 (22U)

	)

8847 
	#SYSCON_PRESETCTRL_CTIMER2_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_CTIMER2_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_CTIMER2_RST_MASK
)

	)

8848 
	#SYSCON_PRESETCTRL_WWDT_RST_MASK
 (0x400000U)

	)

8849 
	#SYSCON_PRESETCTRL_WWDT_RST_SHIFT
 (22U)

	)

8850 
	#SYSCON_PRESETCTRL_WWDT_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_WWDT_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_WWDT_RST_MASK
)

	)

8851 
	#SYSCON_PRESETCTRL_USB0D_RST_MASK
 (0x2000000U)

	)

8852 
	#SYSCON_PRESETCTRL_USB0D_RST_SHIFT
 (25U)

	)

8853 
	#SYSCON_PRESETCTRL_USB0D_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_USB0D_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_USB0D_RST_MASK
)

	)

8854 
	#SYSCON_PRESETCTRL_CTIMER0_RST_MASK
 (0x4000000U)

	)

8855 
	#SYSCON_PRESETCTRL_CTIMER0_RST_SHIFT
 (26U)

	)

8856 
	#SYSCON_PRESETCTRL_CTIMER0_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_CTIMER0_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_CTIMER0_RST_MASK
)

	)

8857 
	#SYSCON_PRESETCTRL_ADC0_RST_MASK
 (0x8000000U)

	)

8858 
	#SYSCON_PRESETCTRL_ADC0_RST_SHIFT
 (27U)

	)

8859 
	#SYSCON_PRESETCTRL_ADC0_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_ADC0_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_ADC0_RST_MASK
)

	)

8860 
	#SYSCON_PRESETCTRL_CTIMER1_RST_MASK
 (0x8000000U)

	)

8861 
	#SYSCON_PRESETCTRL_CTIMER1_RST_SHIFT
 (27U)

	)

8862 
	#SYSCON_PRESETCTRL_CTIMER1_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRL_CTIMER1_RST_SHIFT
)è& 
SYSCON_PRESETCTRL_CTIMER1_RST_MASK
)

	)

8865 
	#SYSCON_PRESETCTRL_COUNT
 (3U)

	)

8868 
	#SYSCON_PRESETCTRLSET_RST_SET_MASK
 (0xFFFFFFFFU)

	)

8869 
	#SYSCON_PRESETCTRLSET_RST_SET_SHIFT
 (0U)

	)

8870 
	#SYSCON_PRESETCTRLSET_RST_SET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRLSET_RST_SET_SHIFT
)è& 
SYSCON_PRESETCTRLSET_RST_SET_MASK
)

	)

8873 
	#SYSCON_PRESETCTRLSET_COUNT
 (3U)

	)

8876 
	#SYSCON_PRESETCTRLCLR_RST_CLR_MASK
 (0xFFFFFFFFU)

	)

8877 
	#SYSCON_PRESETCTRLCLR_RST_CLR_SHIFT
 (0U)

	)

8878 
	#SYSCON_PRESETCTRLCLR_RST_CLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PRESETCTRLCLR_RST_CLR_SHIFT
)è& 
SYSCON_PRESETCTRLCLR_RST_CLR_MASK
)

	)

8881 
	#SYSCON_PRESETCTRLCLR_COUNT
 (3U)

	)

8884 
	#SYSCON_SYSRSTSTAT_POR_MASK
 (0x1U)

	)

8885 
	#SYSCON_SYSRSTSTAT_POR_SHIFT
 (0U)

	)

8886 
	#SYSCON_SYSRSTSTAT_POR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSRSTSTAT_POR_SHIFT
)è& 
SYSCON_SYSRSTSTAT_POR_MASK
)

	)

8887 
	#SYSCON_SYSRSTSTAT_EXTRST_MASK
 (0x2U)

	)

8888 
	#SYSCON_SYSRSTSTAT_EXTRST_SHIFT
 (1U)

	)

8889 
	#SYSCON_SYSRSTSTAT_EXTRST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSRSTSTAT_EXTRST_SHIFT
)è& 
SYSCON_SYSRSTSTAT_EXTRST_MASK
)

	)

8890 
	#SYSCON_SYSRSTSTAT_WDT_MASK
 (0x4U)

	)

8891 
	#SYSCON_SYSRSTSTAT_WDT_SHIFT
 (2U)

	)

8892 
	#SYSCON_SYSRSTSTAT_WDT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSRSTSTAT_WDT_SHIFT
)è& 
SYSCON_SYSRSTSTAT_WDT_MASK
)

	)

8893 
	#SYSCON_SYSRSTSTAT_BOD_MASK
 (0x8U)

	)

8894 
	#SYSCON_SYSRSTSTAT_BOD_SHIFT
 (3U)

	)

8895 
	#SYSCON_SYSRSTSTAT_BOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSRSTSTAT_BOD_SHIFT
)è& 
SYSCON_SYSRSTSTAT_BOD_MASK
)

	)

8896 
	#SYSCON_SYSRSTSTAT_SYSRST_MASK
 (0x10U)

	)

8897 
	#SYSCON_SYSRSTSTAT_SYSRST_SHIFT
 (4U)

	)

8898 
	#SYSCON_SYSRSTSTAT_SYSRST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSRSTSTAT_SYSRST_SHIFT
)è& 
SYSCON_SYSRSTSTAT_SYSRST_MASK
)

	)

8901 
	#SYSCON_AHBCLKCTRL_MRT_MASK
 (0x1U)

	)

8902 
	#SYSCON_AHBCLKCTRL_MRT_SHIFT
 (0U)

	)

8903 
	#SYSCON_AHBCLKCTRL_MRT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_MRT_SHIFT
)è& 
SYSCON_AHBCLKCTRL_MRT_MASK
)

	)

8904 
	#SYSCON_AHBCLKCTRL_RIT_MASK
 (0x2U)

	)

8905 
	#SYSCON_AHBCLKCTRL_RIT_SHIFT
 (1U)

	)

8906 
	#SYSCON_AHBCLKCTRL_RIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_RIT_SHIFT
)è& 
SYSCON_AHBCLKCTRL_RIT_MASK
)

	)

8907 
	#SYSCON_AHBCLKCTRL_ROM_MASK
 (0x2U)

	)

8908 
	#SYSCON_AHBCLKCTRL_ROM_SHIFT
 (1U)

	)

8909 
	#SYSCON_AHBCLKCTRL_ROM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_ROM_SHIFT
)è& 
SYSCON_AHBCLKCTRL_ROM_MASK
)

	)

8910 
	#SYSCON_AHBCLKCTRL_SCT0_MASK
 (0x4U)

	)

8911 
	#SYSCON_AHBCLKCTRL_SCT0_SHIFT
 (2U)

	)

8912 
	#SYSCON_AHBCLKCTRL_SCT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_SCT0_SHIFT
)è& 
SYSCON_AHBCLKCTRL_SCT0_MASK
)

	)

8913 
	#SYSCON_AHBCLKCTRL_LCD_MASK
 (0x4U)

	)

8914 
	#SYSCON_AHBCLKCTRL_LCD_SHIFT
 (2U)

	)

8915 
	#SYSCON_AHBCLKCTRL_LCD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_LCD_SHIFT
)è& 
SYSCON_AHBCLKCTRL_LCD_MASK
)

	)

8916 
	#SYSCON_AHBCLKCTRL_SRAM1_MASK
 (0x8U)

	)

8917 
	#SYSCON_AHBCLKCTRL_SRAM1_SHIFT
 (3U)

	)

8918 
	#SYSCON_AHBCLKCTRL_SRAM1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_SRAM1_SHIFT
)è& 
SYSCON_AHBCLKCTRL_SRAM1_MASK
)

	)

8919 
	#SYSCON_AHBCLKCTRL_SDIO_MASK
 (0x8U)

	)

8920 
	#SYSCON_AHBCLKCTRL_SDIO_SHIFT
 (3U)

	)

8921 
	#SYSCON_AHBCLKCTRL_SDIO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_SDIO_SHIFT
)è& 
SYSCON_AHBCLKCTRL_SDIO_MASK
)

	)

8922 
	#SYSCON_AHBCLKCTRL_SRAM2_MASK
 (0x10U)

	)

8923 
	#SYSCON_AHBCLKCTRL_SRAM2_SHIFT
 (4U)

	)

8924 
	#SYSCON_AHBCLKCTRL_SRAM2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_SRAM2_SHIFT
)è& 
SYSCON_AHBCLKCTRL_SRAM2_MASK
)

	)

8925 
	#SYSCON_AHBCLKCTRL_USB1H_MASK
 (0x10U)

	)

8926 
	#SYSCON_AHBCLKCTRL_USB1H_SHIFT
 (4U)

	)

8927 
	#SYSCON_AHBCLKCTRL_USB1H
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_USB1H_SHIFT
)è& 
SYSCON_AHBCLKCTRL_USB1H_MASK
)

	)

8928 
	#SYSCON_AHBCLKCTRL_SRAM3_MASK
 (0x20U)

	)

8929 
	#SYSCON_AHBCLKCTRL_SRAM3_SHIFT
 (5U)

	)

8930 
	#SYSCON_AHBCLKCTRL_SRAM3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_SRAM3_SHIFT
)è& 
SYSCON_AHBCLKCTRL_SRAM3_MASK
)

	)

8931 
	#SYSCON_AHBCLKCTRL_USB1D_MASK
 (0x20U)

	)

8932 
	#SYSCON_AHBCLKCTRL_USB1D_SHIFT
 (5U)

	)

8933 
	#SYSCON_AHBCLKCTRL_USB1D
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_USB1D_SHIFT
)è& 
SYSCON_AHBCLKCTRL_USB1D_MASK
)

	)

8934 
	#SYSCON_AHBCLKCTRL_USB1RAM_MASK
 (0x40U)

	)

8935 
	#SYSCON_AHBCLKCTRL_USB1RAM_SHIFT
 (6U)

	)

8936 
	#SYSCON_AHBCLKCTRL_USB1RAM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_USB1RAM_SHIFT
)è& 
SYSCON_AHBCLKCTRL_USB1RAM_MASK
)

	)

8937 
	#SYSCON_AHBCLKCTRL_FLASH_MASK
 (0x80U)

	)

8938 
	#SYSCON_AHBCLKCTRL_FLASH_SHIFT
 (7U)

	)

8939 
	#SYSCON_AHBCLKCTRL_FLASH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FLASH_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FLASH_MASK
)

	)

8940 
	#SYSCON_AHBCLKCTRL_EMC_MASK
 (0x80U)

	)

8941 
	#SYSCON_AHBCLKCTRL_EMC_SHIFT
 (7U)

	)

8942 
	#SYSCON_AHBCLKCTRL_EMC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_EMC_SHIFT
)è& 
SYSCON_AHBCLKCTRL_EMC_MASK
)

	)

8943 
	#SYSCON_AHBCLKCTRL_MCAN0_MASK
 (0x80U)

	)

8944 
	#SYSCON_AHBCLKCTRL_MCAN0_SHIFT
 (7U)

	)

8945 
	#SYSCON_AHBCLKCTRL_MCAN0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_MCAN0_SHIFT
)è& 
SYSCON_AHBCLKCTRL_MCAN0_MASK
)

	)

8946 
	#SYSCON_AHBCLKCTRL_FMC_MASK
 (0x100U)

	)

8947 
	#SYSCON_AHBCLKCTRL_FMC_SHIFT
 (8U)

	)

8948 
	#SYSCON_AHBCLKCTRL_FMC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FMC_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FMC_MASK
)

	)

8949 
	#SYSCON_AHBCLKCTRL_ETH_MASK
 (0x100U)

	)

8950 
	#SYSCON_AHBCLKCTRL_ETH_SHIFT
 (8U)

	)

8951 
	#SYSCON_AHBCLKCTRL_ETH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_ETH_SHIFT
)è& 
SYSCON_AHBCLKCTRL_ETH_MASK
)

	)

8952 
	#SYSCON_AHBCLKCTRL_MCAN1_MASK
 (0x100U)

	)

8953 
	#SYSCON_AHBCLKCTRL_MCAN1_SHIFT
 (8U)

	)

8954 
	#SYSCON_AHBCLKCTRL_MCAN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_MCAN1_SHIFT
)è& 
SYSCON_AHBCLKCTRL_MCAN1_MASK
)

	)

8955 
	#SYSCON_AHBCLKCTRL_EEPROM_MASK
 (0x200U)

	)

8956 
	#SYSCON_AHBCLKCTRL_EEPROM_SHIFT
 (9U)

	)

8957 
	#SYSCON_AHBCLKCTRL_EEPROM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_EEPROM_SHIFT
)è& 
SYSCON_AHBCLKCTRL_EEPROM_MASK
)

	)

8958 
	#SYSCON_AHBCLKCTRL_GPIO4_MASK
 (0x200U)

	)

8959 
	#SYSCON_AHBCLKCTRL_GPIO4_SHIFT
 (9U)

	)

8960 
	#SYSCON_AHBCLKCTRL_GPIO4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_GPIO4_SHIFT
)è& 
SYSCON_AHBCLKCTRL_GPIO4_MASK
)

	)

8961 
	#SYSCON_AHBCLKCTRL_GPIO5_MASK
 (0x400U)

	)

8962 
	#SYSCON_AHBCLKCTRL_GPIO5_SHIFT
 (10U)

	)

8963 
	#SYSCON_AHBCLKCTRL_GPIO5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_GPIO5_SHIFT
)è& 
SYSCON_AHBCLKCTRL_GPIO5_MASK
)

	)

8964 
	#SYSCON_AHBCLKCTRL_UTICK_MASK
 (0x400U)

	)

8965 
	#SYSCON_AHBCLKCTRL_UTICK_SHIFT
 (10U)

	)

8966 
	#SYSCON_AHBCLKCTRL_UTICK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_UTICK_SHIFT
)è& 
SYSCON_AHBCLKCTRL_UTICK_MASK
)

	)

8967 
	#SYSCON_AHBCLKCTRL_SPIFI_MASK
 (0x400U)

	)

8968 
	#SYSCON_AHBCLKCTRL_SPIFI_SHIFT
 (10U)

	)

8969 
	#SYSCON_AHBCLKCTRL_SPIFI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_SPIFI_SHIFT
)è& 
SYSCON_AHBCLKCTRL_SPIFI_MASK
)

	)

8970 
	#SYSCON_AHBCLKCTRL_INPUTMUX_MASK
 (0x800U)

	)

8971 
	#SYSCON_AHBCLKCTRL_INPUTMUX_SHIFT
 (11U)

	)

8972 
	#SYSCON_AHBCLKCTRL_INPUTMUX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_INPUTMUX_SHIFT
)è& 
SYSCON_AHBCLKCTRL_INPUTMUX_MASK
)

	)

8973 
	#SYSCON_AHBCLKCTRL_AES_MASK
 (0x800U)

	)

8974 
	#SYSCON_AHBCLKCTRL_AES_SHIFT
 (11U)

	)

8975 
	#SYSCON_AHBCLKCTRL_AES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_AES_SHIFT
)è& 
SYSCON_AHBCLKCTRL_AES_MASK
)

	)

8976 
	#SYSCON_AHBCLKCTRL_FLEXCOMM0_MASK
 (0x800U)

	)

8977 
	#SYSCON_AHBCLKCTRL_FLEXCOMM0_SHIFT
 (11U)

	)

8978 
	#SYSCON_AHBCLKCTRL_FLEXCOMM0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FLEXCOMM0_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FLEXCOMM0_MASK
)

	)

8979 
	#SYSCON_AHBCLKCTRL_OTP_MASK
 (0x1000U)

	)

8980 
	#SYSCON_AHBCLKCTRL_OTP_SHIFT
 (12U)

	)

8981 
	#SYSCON_AHBCLKCTRL_OTP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_OTP_SHIFT
)è& 
SYSCON_AHBCLKCTRL_OTP_MASK
)

	)

8982 
	#SYSCON_AHBCLKCTRL_FLEXCOMM1_MASK
 (0x1000U)

	)

8983 
	#SYSCON_AHBCLKCTRL_FLEXCOMM1_SHIFT
 (12U)

	)

8984 
	#SYSCON_AHBCLKCTRL_FLEXCOMM1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FLEXCOMM1_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FLEXCOMM1_MASK
)

	)

8985 
	#SYSCON_AHBCLKCTRL_RNG_MASK
 (0x2000U)

	)

8986 
	#SYSCON_AHBCLKCTRL_RNG_SHIFT
 (13U)

	)

8987 
	#SYSCON_AHBCLKCTRL_RNG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_RNG_SHIFT
)è& 
SYSCON_AHBCLKCTRL_RNG_MASK
)

	)

8988 
	#SYSCON_AHBCLKCTRL_IOCON_MASK
 (0x2000U)

	)

8989 
	#SYSCON_AHBCLKCTRL_IOCON_SHIFT
 (13U)

	)

8990 
	#SYSCON_AHBCLKCTRL_IOCON
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_IOCON_SHIFT
)è& 
SYSCON_AHBCLKCTRL_IOCON_MASK
)

	)

8991 
	#SYSCON_AHBCLKCTRL_FLEXCOMM2_MASK
 (0x2000U)

	)

8992 
	#SYSCON_AHBCLKCTRL_FLEXCOMM2_SHIFT
 (13U)

	)

8993 
	#SYSCON_AHBCLKCTRL_FLEXCOMM2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FLEXCOMM2_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FLEXCOMM2_MASK
)

	)

8994 
	#SYSCON_AHBCLKCTRL_GPIO0_MASK
 (0x4000U)

	)

8995 
	#SYSCON_AHBCLKCTRL_GPIO0_SHIFT
 (14U)

	)

8996 
	#SYSCON_AHBCLKCTRL_GPIO0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_GPIO0_SHIFT
)è& 
SYSCON_AHBCLKCTRL_GPIO0_MASK
)

	)

8997 
	#SYSCON_AHBCLKCTRL_FLEXCOMM3_MASK
 (0x4000U)

	)

8998 
	#SYSCON_AHBCLKCTRL_FLEXCOMM3_SHIFT
 (14U)

	)

8999 
	#SYSCON_AHBCLKCTRL_FLEXCOMM3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FLEXCOMM3_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FLEXCOMM3_MASK
)

	)

9000 
	#SYSCON_AHBCLKCTRL_FLEXCOMM8_MASK
 (0x4000U)

	)

9001 
	#SYSCON_AHBCLKCTRL_FLEXCOMM8_SHIFT
 (14U)

	)

9002 
	#SYSCON_AHBCLKCTRL_FLEXCOMM8
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FLEXCOMM8_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FLEXCOMM8_MASK
)

	)

9003 
	#SYSCON_AHBCLKCTRL_FLEXCOMM9_MASK
 (0x8000U)

	)

9004 
	#SYSCON_AHBCLKCTRL_FLEXCOMM9_SHIFT
 (15U)

	)

9005 
	#SYSCON_AHBCLKCTRL_FLEXCOMM9
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FLEXCOMM9_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FLEXCOMM9_MASK
)

	)

9006 
	#SYSCON_AHBCLKCTRL_FLEXCOMM4_MASK
 (0x8000U)

	)

9007 
	#SYSCON_AHBCLKCTRL_FLEXCOMM4_SHIFT
 (15U)

	)

9008 
	#SYSCON_AHBCLKCTRL_FLEXCOMM4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FLEXCOMM4_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FLEXCOMM4_MASK
)

	)

9009 
	#SYSCON_AHBCLKCTRL_GPIO1_MASK
 (0x8000U)

	)

9010 
	#SYSCON_AHBCLKCTRL_GPIO1_SHIFT
 (15U)

	)

9011 
	#SYSCON_AHBCLKCTRL_GPIO1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_GPIO1_SHIFT
)è& 
SYSCON_AHBCLKCTRL_GPIO1_MASK
)

	)

9012 
	#SYSCON_AHBCLKCTRL_GPIO2_MASK
 (0x10000U)

	)

9013 
	#SYSCON_AHBCLKCTRL_GPIO2_SHIFT
 (16U)

	)

9014 
	#SYSCON_AHBCLKCTRL_GPIO2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_GPIO2_SHIFT
)è& 
SYSCON_AHBCLKCTRL_GPIO2_MASK
)

	)

9015 
	#SYSCON_AHBCLKCTRL_USB0HMR_MASK
 (0x10000U)

	)

9016 
	#SYSCON_AHBCLKCTRL_USB0HMR_SHIFT
 (16U)

	)

9017 
	#SYSCON_AHBCLKCTRL_USB0HMR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_USB0HMR_SHIFT
)è& 
SYSCON_AHBCLKCTRL_USB0HMR_MASK
)

	)

9018 
	#SYSCON_AHBCLKCTRL_FLEXCOMM5_MASK
 (0x10000U)

	)

9019 
	#SYSCON_AHBCLKCTRL_FLEXCOMM5_SHIFT
 (16U)

	)

9020 
	#SYSCON_AHBCLKCTRL_FLEXCOMM5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FLEXCOMM5_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FLEXCOMM5_MASK
)

	)

9021 
	#SYSCON_AHBCLKCTRL_FLEXCOMM6_MASK
 (0x20000U)

	)

9022 
	#SYSCON_AHBCLKCTRL_FLEXCOMM6_SHIFT
 (17U)

	)

9023 
	#SYSCON_AHBCLKCTRL_FLEXCOMM6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FLEXCOMM6_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FLEXCOMM6_MASK
)

	)

9024 
	#SYSCON_AHBCLKCTRL_GPIO3_MASK
 (0x20000U)

	)

9025 
	#SYSCON_AHBCLKCTRL_GPIO3_SHIFT
 (17U)

	)

9026 
	#SYSCON_AHBCLKCTRL_GPIO3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_GPIO3_SHIFT
)è& 
SYSCON_AHBCLKCTRL_GPIO3_MASK
)

	)

9027 
	#SYSCON_AHBCLKCTRL_USB0HSL_MASK
 (0x20000U)

	)

9028 
	#SYSCON_AHBCLKCTRL_USB0HSL_SHIFT
 (17U)

	)

9029 
	#SYSCON_AHBCLKCTRL_USB0HSL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_USB0HSL_SHIFT
)è& 
SYSCON_AHBCLKCTRL_USB0HSL_MASK
)

	)

9030 
	#SYSCON_AHBCLKCTRL_PINT_MASK
 (0x40000U)

	)

9031 
	#SYSCON_AHBCLKCTRL_PINT_SHIFT
 (18U)

	)

9032 
	#SYSCON_AHBCLKCTRL_PINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_PINT_SHIFT
)è& 
SYSCON_AHBCLKCTRL_PINT_MASK
)

	)

9033 
	#SYSCON_AHBCLKCTRL_SHA0_MASK
 (0x40000U)

	)

9034 
	#SYSCON_AHBCLKCTRL_SHA0_SHIFT
 (18U)

	)

9035 
	#SYSCON_AHBCLKCTRL_SHA0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_SHA0_SHIFT
)è& 
SYSCON_AHBCLKCTRL_SHA0_MASK
)

	)

9036 
	#SYSCON_AHBCLKCTRL_FLEXCOMM7_MASK
 (0x40000U)

	)

9037 
	#SYSCON_AHBCLKCTRL_FLEXCOMM7_SHIFT
 (18U)

	)

9038 
	#SYSCON_AHBCLKCTRL_FLEXCOMM7
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_FLEXCOMM7_SHIFT
)è& 
SYSCON_AHBCLKCTRL_FLEXCOMM7_MASK
)

	)

9039 
	#SYSCON_AHBCLKCTRL_DMIC_MASK
 (0x80000U)

	)

9040 
	#SYSCON_AHBCLKCTRL_DMIC_SHIFT
 (19U)

	)

9041 
	#SYSCON_AHBCLKCTRL_DMIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_DMIC_SHIFT
)è& 
SYSCON_AHBCLKCTRL_DMIC_MASK
)

	)

9042 
	#SYSCON_AHBCLKCTRL_GINT_MASK
 (0x80000U)

	)

9043 
	#SYSCON_AHBCLKCTRL_GINT_SHIFT
 (19U)

	)

9044 
	#SYSCON_AHBCLKCTRL_GINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_GINT_SHIFT
)è& 
SYSCON_AHBCLKCTRL_GINT_MASK
)

	)

9045 
	#SYSCON_AHBCLKCTRL_SC0_MASK
 (0x80000U)

	)

9046 
	#SYSCON_AHBCLKCTRL_SC0_SHIFT
 (19U)

	)

9047 
	#SYSCON_AHBCLKCTRL_SC0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_SC0_SHIFT
)è& 
SYSCON_AHBCLKCTRL_SC0_MASK
)

	)

9048 
	#SYSCON_AHBCLKCTRL_SC1_MASK
 (0x100000U)

	)

9049 
	#SYSCON_AHBCLKCTRL_SC1_SHIFT
 (20U)

	)

9050 
	#SYSCON_AHBCLKCTRL_SC1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_SC1_SHIFT
)è& 
SYSCON_AHBCLKCTRL_SC1_MASK
)

	)

9051 
	#SYSCON_AHBCLKCTRL_DMA_MASK
 (0x100000U)

	)

9052 
	#SYSCON_AHBCLKCTRL_DMA_SHIFT
 (20U)

	)

9053 
	#SYSCON_AHBCLKCTRL_DMA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_DMA_SHIFT
)è& 
SYSCON_AHBCLKCTRL_DMA_MASK
)

	)

9054 
	#SYSCON_AHBCLKCTRL_CRC_MASK
 (0x200000U)

	)

9055 
	#SYSCON_AHBCLKCTRL_CRC_SHIFT
 (21U)

	)

9056 
	#SYSCON_AHBCLKCTRL_CRC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_CRC_SHIFT
)è& 
SYSCON_AHBCLKCTRL_CRC_MASK
)

	)

9057 
	#SYSCON_AHBCLKCTRL_WWDT_MASK
 (0x400000U)

	)

9058 
	#SYSCON_AHBCLKCTRL_WWDT_SHIFT
 (22U)

	)

9059 
	#SYSCON_AHBCLKCTRL_WWDT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_WWDT_SHIFT
)è& 
SYSCON_AHBCLKCTRL_WWDT_MASK
)

	)

9060 
	#SYSCON_AHBCLKCTRL_CTIMER2_MASK
 (0x400000U)

	)

9061 
	#SYSCON_AHBCLKCTRL_CTIMER2_SHIFT
 (22U)

	)

9062 
	#SYSCON_AHBCLKCTRL_CTIMER2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_CTIMER2_SHIFT
)è& 
SYSCON_AHBCLKCTRL_CTIMER2_MASK
)

	)

9063 
	#SYSCON_AHBCLKCTRL_RTC_MASK
 (0x800000U)

	)

9064 
	#SYSCON_AHBCLKCTRL_RTC_SHIFT
 (23U)

	)

9065 
	#SYSCON_AHBCLKCTRL_RTC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_RTC_SHIFT
)è& 
SYSCON_AHBCLKCTRL_RTC_MASK
)

	)

9066 
	#SYSCON_AHBCLKCTRL_USB0D_MASK
 (0x2000000U)

	)

9067 
	#SYSCON_AHBCLKCTRL_USB0D_SHIFT
 (25U)

	)

9068 
	#SYSCON_AHBCLKCTRL_USB0D
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_USB0D_SHIFT
)è& 
SYSCON_AHBCLKCTRL_USB0D_MASK
)

	)

9069 
	#SYSCON_AHBCLKCTRL_CTIMER0_MASK
 (0x4000000U)

	)

9070 
	#SYSCON_AHBCLKCTRL_CTIMER0_SHIFT
 (26U)

	)

9071 
	#SYSCON_AHBCLKCTRL_CTIMER0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_CTIMER0_SHIFT
)è& 
SYSCON_AHBCLKCTRL_CTIMER0_MASK
)

	)

9072 
	#SYSCON_AHBCLKCTRL_CTIMER1_MASK
 (0x8000000U)

	)

9073 
	#SYSCON_AHBCLKCTRL_CTIMER1_SHIFT
 (27U)

	)

9074 
	#SYSCON_AHBCLKCTRL_CTIMER1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_CTIMER1_SHIFT
)è& 
SYSCON_AHBCLKCTRL_CTIMER1_MASK
)

	)

9075 
	#SYSCON_AHBCLKCTRL_ADC0_MASK
 (0x8000000U)

	)

9076 
	#SYSCON_AHBCLKCTRL_ADC0_SHIFT
 (27U)

	)

9077 
	#SYSCON_AHBCLKCTRL_ADC0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRL_ADC0_SHIFT
)è& 
SYSCON_AHBCLKCTRL_ADC0_MASK
)

	)

9080 
	#SYSCON_AHBCLKCTRL_COUNT
 (3U)

	)

9083 
	#SYSCON_AHBCLKCTRLSET_CLK_SET_MASK
 (0xFFFFFFFFU)

	)

9084 
	#SYSCON_AHBCLKCTRLSET_CLK_SET_SHIFT
 (0U)

	)

9085 
	#SYSCON_AHBCLKCTRLSET_CLK_SET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRLSET_CLK_SET_SHIFT
)è& 
SYSCON_AHBCLKCTRLSET_CLK_SET_MASK
)

	)

9088 
	#SYSCON_AHBCLKCTRLSET_COUNT
 (3U)

	)

9091 
	#SYSCON_AHBCLKCTRLCLR_CLK_CLR_MASK
 (0xFFFFFFFFU)

	)

9092 
	#SYSCON_AHBCLKCTRLCLR_CLK_CLR_SHIFT
 (0U)

	)

9093 
	#SYSCON_AHBCLKCTRLCLR_CLK_CLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKCTRLCLR_CLK_CLR_SHIFT
)è& 
SYSCON_AHBCLKCTRLCLR_CLK_CLR_MASK
)

	)

9096 
	#SYSCON_AHBCLKCTRLCLR_COUNT
 (3U)

	)

9099 
	#SYSCON_MAINCLKSELA_SEL_MASK
 (0x3U)

	)

9100 
	#SYSCON_MAINCLKSELA_SEL_SHIFT
 (0U)

	)

9101 
	#SYSCON_MAINCLKSELA_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_MAINCLKSELA_SEL_SHIFT
)è& 
SYSCON_MAINCLKSELA_SEL_MASK
)

	)

9104 
	#SYSCON_MAINCLKSELB_SEL_MASK
 (0x3U)

	)

9105 
	#SYSCON_MAINCLKSELB_SEL_SHIFT
 (0U)

	)

9106 
	#SYSCON_MAINCLKSELB_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_MAINCLKSELB_SEL_SHIFT
)è& 
SYSCON_MAINCLKSELB_SEL_MASK
)

	)

9109 
	#SYSCON_CLKOUTSELA_SEL_MASK
 (0x7U)

	)

9110 
	#SYSCON_CLKOUTSELA_SEL_SHIFT
 (0U)

	)

9111 
	#SYSCON_CLKOUTSELA_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CLKOUTSELA_SEL_SHIFT
)è& 
SYSCON_CLKOUTSELA_SEL_MASK
)

	)

9114 
	#SYSCON_SYSPLLCLKSEL_SEL_MASK
 (0x7U)

	)

9115 
	#SYSCON_SYSPLLCLKSEL_SEL_SHIFT
 (0U)

	)

9116 
	#SYSCON_SYSPLLCLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLCLKSEL_SEL_SHIFT
)è& 
SYSCON_SYSPLLCLKSEL_SEL_MASK
)

	)

9119 
	#SYSCON_AUDPLLCLKSEL_SEL_MASK
 (0x7U)

	)

9120 
	#SYSCON_AUDPLLCLKSEL_SEL_SHIFT
 (0U)

	)

9121 
	#SYSCON_AUDPLLCLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLCLKSEL_SEL_SHIFT
)è& 
SYSCON_AUDPLLCLKSEL_SEL_MASK
)

	)

9124 
	#SYSCON_SPIFICLKSEL_SEL_MASK
 (0x7U)

	)

9125 
	#SYSCON_SPIFICLKSEL_SEL_SHIFT
 (0U)

	)

9126 
	#SYSCON_SPIFICLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SPIFICLKSEL_SEL_SHIFT
)è& 
SYSCON_SPIFICLKSEL_SEL_MASK
)

	)

9129 
	#SYSCON_ADCCLKSEL_SEL_MASK
 (0x7U)

	)

9130 
	#SYSCON_ADCCLKSEL_SEL_SHIFT
 (0U)

	)

9131 
	#SYSCON_ADCCLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ADCCLKSEL_SEL_SHIFT
)è& 
SYSCON_ADCCLKSEL_SEL_MASK
)

	)

9134 
	#SYSCON_USB0CLKSEL_SEL_MASK
 (0x7U)

	)

9135 
	#SYSCON_USB0CLKSEL_SEL_SHIFT
 (0U)

	)

9136 
	#SYSCON_USB0CLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKSEL_SEL_SHIFT
)è& 
SYSCON_USB0CLKSEL_SEL_MASK
)

	)

9139 
	#SYSCON_USB1CLKSEL_SEL_MASK
 (0x7U)

	)

9140 
	#SYSCON_USB1CLKSEL_SEL_SHIFT
 (0U)

	)

9141 
	#SYSCON_USB1CLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKSEL_SEL_SHIFT
)è& 
SYSCON_USB1CLKSEL_SEL_MASK
)

	)

9144 
	#SYSCON_FCLKSEL_SEL_MASK
 (0x7U)

	)

9145 
	#SYSCON_FCLKSEL_SEL_SHIFT
 (0U)

	)

9146 
	#SYSCON_FCLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FCLKSEL_SEL_SHIFT
)è& 
SYSCON_FCLKSEL_SEL_MASK
)

	)

9149 
	#SYSCON_FCLKSEL_COUNT
 (10U)

	)

9152 
	#SYSCON_MCLKCLKSEL_SEL_MASK
 (0x7U)

	)

9153 
	#SYSCON_MCLKCLKSEL_SEL_SHIFT
 (0U)

	)

9154 
	#SYSCON_MCLKCLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_MCLKCLKSEL_SEL_SHIFT
)è& 
SYSCON_MCLKCLKSEL_SEL_MASK
)

	)

9157 
	#SYSCON_FRGCLKSEL_SEL_MASK
 (0x7U)

	)

9158 
	#SYSCON_FRGCLKSEL_SEL_SHIFT
 (0U)

	)

9159 
	#SYSCON_FRGCLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FRGCLKSEL_SEL_SHIFT
)è& 
SYSCON_FRGCLKSEL_SEL_MASK
)

	)

9162 
	#SYSCON_DMICCLKSEL_SEL_MASK
 (0x7U)

	)

9163 
	#SYSCON_DMICCLKSEL_SEL_SHIFT
 (0U)

	)

9164 
	#SYSCON_DMICCLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_DMICCLKSEL_SEL_SHIFT
)è& 
SYSCON_DMICCLKSEL_SEL_MASK
)

	)

9167 
	#SYSCON_SCTCLKSEL_SEL_MASK
 (0x7U)

	)

9168 
	#SYSCON_SCTCLKSEL_SEL_SHIFT
 (0U)

	)

9169 
	#SYSCON_SCTCLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SCTCLKSEL_SEL_SHIFT
)è& 
SYSCON_SCTCLKSEL_SEL_MASK
)

	)

9172 
	#SYSCON_LCDCLKSEL_SEL_MASK
 (0x3U)

	)

9173 
	#SYSCON_LCDCLKSEL_SEL_SHIFT
 (0U)

	)

9174 
	#SYSCON_LCDCLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_LCDCLKSEL_SEL_SHIFT
)è& 
SYSCON_LCDCLKSEL_SEL_MASK
)

	)

9177 
	#SYSCON_SDIOCLKSEL_SEL_MASK
 (0x7U)

	)

9178 
	#SYSCON_SDIOCLKSEL_SEL_SHIFT
 (0U)

	)

9179 
	#SYSCON_SDIOCLKSEL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKSEL_SEL_SHIFT
)è& 
SYSCON_SDIOCLKSEL_SEL_MASK
)

	)

9182 
	#SYSCON_SYSTICKCLKDIV_DIV_MASK
 (0xFFU)

	)

9183 
	#SYSCON_SYSTICKCLKDIV_DIV_SHIFT
 (0U)

	)

9184 
	#SYSCON_SYSTICKCLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSTICKCLKDIV_DIV_SHIFT
)è& 
SYSCON_SYSTICKCLKDIV_DIV_MASK
)

	)

9185 
	#SYSCON_SYSTICKCLKDIV_RESET_MASK
 (0x20000000U)

	)

9186 
	#SYSCON_SYSTICKCLKDIV_RESET_SHIFT
 (29U)

	)

9187 
	#SYSCON_SYSTICKCLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSTICKCLKDIV_RESET_SHIFT
)è& 
SYSCON_SYSTICKCLKDIV_RESET_MASK
)

	)

9188 
	#SYSCON_SYSTICKCLKDIV_HALT_MASK
 (0x40000000U)

	)

9189 
	#SYSCON_SYSTICKCLKDIV_HALT_SHIFT
 (30U)

	)

9190 
	#SYSCON_SYSTICKCLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSTICKCLKDIV_HALT_SHIFT
)è& 
SYSCON_SYSTICKCLKDIV_HALT_MASK
)

	)

9191 
	#SYSCON_SYSTICKCLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9192 
	#SYSCON_SYSTICKCLKDIV_REQFLAG_SHIFT
 (31U)

	)

9193 
	#SYSCON_SYSTICKCLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSTICKCLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_SYSTICKCLKDIV_REQFLAG_MASK
)

	)

9196 
	#SYSCON_ARMTRACECLKDIV_DIV_MASK
 (0xFFU)

	)

9197 
	#SYSCON_ARMTRACECLKDIV_DIV_SHIFT
 (0U)

	)

9198 
	#SYSCON_ARMTRACECLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ARMTRACECLKDIV_DIV_SHIFT
)è& 
SYSCON_ARMTRACECLKDIV_DIV_MASK
)

	)

9199 
	#SYSCON_ARMTRACECLKDIV_RESET_MASK
 (0x20000000U)

	)

9200 
	#SYSCON_ARMTRACECLKDIV_RESET_SHIFT
 (29U)

	)

9201 
	#SYSCON_ARMTRACECLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ARMTRACECLKDIV_RESET_SHIFT
)è& 
SYSCON_ARMTRACECLKDIV_RESET_MASK
)

	)

9202 
	#SYSCON_ARMTRACECLKDIV_HALT_MASK
 (0x40000000U)

	)

9203 
	#SYSCON_ARMTRACECLKDIV_HALT_SHIFT
 (30U)

	)

9204 
	#SYSCON_ARMTRACECLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ARMTRACECLKDIV_HALT_SHIFT
)è& 
SYSCON_ARMTRACECLKDIV_HALT_MASK
)

	)

9205 
	#SYSCON_ARMTRACECLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9206 
	#SYSCON_ARMTRACECLKDIV_REQFLAG_SHIFT
 (31U)

	)

9207 
	#SYSCON_ARMTRACECLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ARMTRACECLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_ARMTRACECLKDIV_REQFLAG_MASK
)

	)

9210 
	#SYSCON_CAN0CLKDIV_DIV_MASK
 (0xFFU)

	)

9211 
	#SYSCON_CAN0CLKDIV_DIV_SHIFT
 (0U)

	)

9212 
	#SYSCON_CAN0CLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CAN0CLKDIV_DIV_SHIFT
)è& 
SYSCON_CAN0CLKDIV_DIV_MASK
)

	)

9213 
	#SYSCON_CAN0CLKDIV_RESET_MASK
 (0x20000000U)

	)

9214 
	#SYSCON_CAN0CLKDIV_RESET_SHIFT
 (29U)

	)

9215 
	#SYSCON_CAN0CLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CAN0CLKDIV_RESET_SHIFT
)è& 
SYSCON_CAN0CLKDIV_RESET_MASK
)

	)

9216 
	#SYSCON_CAN0CLKDIV_HALT_MASK
 (0x40000000U)

	)

9217 
	#SYSCON_CAN0CLKDIV_HALT_SHIFT
 (30U)

	)

9218 
	#SYSCON_CAN0CLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CAN0CLKDIV_HALT_SHIFT
)è& 
SYSCON_CAN0CLKDIV_HALT_MASK
)

	)

9219 
	#SYSCON_CAN0CLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9220 
	#SYSCON_CAN0CLKDIV_REQFLAG_SHIFT
 (31U)

	)

9221 
	#SYSCON_CAN0CLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CAN0CLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_CAN0CLKDIV_REQFLAG_MASK
)

	)

9224 
	#SYSCON_CAN1CLKDIV_DIV_MASK
 (0xFFU)

	)

9225 
	#SYSCON_CAN1CLKDIV_DIV_SHIFT
 (0U)

	)

9226 
	#SYSCON_CAN1CLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CAN1CLKDIV_DIV_SHIFT
)è& 
SYSCON_CAN1CLKDIV_DIV_MASK
)

	)

9227 
	#SYSCON_CAN1CLKDIV_RESET_MASK
 (0x20000000U)

	)

9228 
	#SYSCON_CAN1CLKDIV_RESET_SHIFT
 (29U)

	)

9229 
	#SYSCON_CAN1CLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CAN1CLKDIV_RESET_SHIFT
)è& 
SYSCON_CAN1CLKDIV_RESET_MASK
)

	)

9230 
	#SYSCON_CAN1CLKDIV_HALT_MASK
 (0x40000000U)

	)

9231 
	#SYSCON_CAN1CLKDIV_HALT_SHIFT
 (30U)

	)

9232 
	#SYSCON_CAN1CLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CAN1CLKDIV_HALT_SHIFT
)è& 
SYSCON_CAN1CLKDIV_HALT_MASK
)

	)

9233 
	#SYSCON_CAN1CLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9234 
	#SYSCON_CAN1CLKDIV_REQFLAG_SHIFT
 (31U)

	)

9235 
	#SYSCON_CAN1CLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CAN1CLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_CAN1CLKDIV_REQFLAG_MASK
)

	)

9238 
	#SYSCON_SC0CLKDIV_DIV_MASK
 (0xFFU)

	)

9239 
	#SYSCON_SC0CLKDIV_DIV_SHIFT
 (0U)

	)

9240 
	#SYSCON_SC0CLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SC0CLKDIV_DIV_SHIFT
)è& 
SYSCON_SC0CLKDIV_DIV_MASK
)

	)

9241 
	#SYSCON_SC0CLKDIV_RESET_MASK
 (0x20000000U)

	)

9242 
	#SYSCON_SC0CLKDIV_RESET_SHIFT
 (29U)

	)

9243 
	#SYSCON_SC0CLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SC0CLKDIV_RESET_SHIFT
)è& 
SYSCON_SC0CLKDIV_RESET_MASK
)

	)

9244 
	#SYSCON_SC0CLKDIV_HALT_MASK
 (0x40000000U)

	)

9245 
	#SYSCON_SC0CLKDIV_HALT_SHIFT
 (30U)

	)

9246 
	#SYSCON_SC0CLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SC0CLKDIV_HALT_SHIFT
)è& 
SYSCON_SC0CLKDIV_HALT_MASK
)

	)

9247 
	#SYSCON_SC0CLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9248 
	#SYSCON_SC0CLKDIV_REQFLAG_SHIFT
 (31U)

	)

9249 
	#SYSCON_SC0CLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SC0CLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_SC0CLKDIV_REQFLAG_MASK
)

	)

9252 
	#SYSCON_SC1CLKDIV_DIV_MASK
 (0xFFU)

	)

9253 
	#SYSCON_SC1CLKDIV_DIV_SHIFT
 (0U)

	)

9254 
	#SYSCON_SC1CLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SC1CLKDIV_DIV_SHIFT
)è& 
SYSCON_SC1CLKDIV_DIV_MASK
)

	)

9255 
	#SYSCON_SC1CLKDIV_RESET_MASK
 (0x20000000U)

	)

9256 
	#SYSCON_SC1CLKDIV_RESET_SHIFT
 (29U)

	)

9257 
	#SYSCON_SC1CLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SC1CLKDIV_RESET_SHIFT
)è& 
SYSCON_SC1CLKDIV_RESET_MASK
)

	)

9258 
	#SYSCON_SC1CLKDIV_HALT_MASK
 (0x40000000U)

	)

9259 
	#SYSCON_SC1CLKDIV_HALT_SHIFT
 (30U)

	)

9260 
	#SYSCON_SC1CLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SC1CLKDIV_HALT_SHIFT
)è& 
SYSCON_SC1CLKDIV_HALT_MASK
)

	)

9261 
	#SYSCON_SC1CLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9262 
	#SYSCON_SC1CLKDIV_REQFLAG_SHIFT
 (31U)

	)

9263 
	#SYSCON_SC1CLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SC1CLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_SC1CLKDIV_REQFLAG_MASK
)

	)

9266 
	#SYSCON_AHBCLKDIV_DIV_MASK
 (0xFFU)

	)

9267 
	#SYSCON_AHBCLKDIV_DIV_SHIFT
 (0U)

	)

9268 
	#SYSCON_AHBCLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKDIV_DIV_SHIFT
)è& 
SYSCON_AHBCLKDIV_DIV_MASK
)

	)

9269 
	#SYSCON_AHBCLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9270 
	#SYSCON_AHBCLKDIV_REQFLAG_SHIFT
 (31U)

	)

9271 
	#SYSCON_AHBCLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AHBCLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_AHBCLKDIV_REQFLAG_MASK
)

	)

9274 
	#SYSCON_CLKOUTDIV_DIV_MASK
 (0xFFU)

	)

9275 
	#SYSCON_CLKOUTDIV_DIV_SHIFT
 (0U)

	)

9276 
	#SYSCON_CLKOUTDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CLKOUTDIV_DIV_SHIFT
)è& 
SYSCON_CLKOUTDIV_DIV_MASK
)

	)

9277 
	#SYSCON_CLKOUTDIV_RESET_MASK
 (0x20000000U)

	)

9278 
	#SYSCON_CLKOUTDIV_RESET_SHIFT
 (29U)

	)

9279 
	#SYSCON_CLKOUTDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CLKOUTDIV_RESET_SHIFT
)è& 
SYSCON_CLKOUTDIV_RESET_MASK
)

	)

9280 
	#SYSCON_CLKOUTDIV_HALT_MASK
 (0x40000000U)

	)

9281 
	#SYSCON_CLKOUTDIV_HALT_SHIFT
 (30U)

	)

9282 
	#SYSCON_CLKOUTDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CLKOUTDIV_HALT_SHIFT
)è& 
SYSCON_CLKOUTDIV_HALT_MASK
)

	)

9283 
	#SYSCON_CLKOUTDIV_REQFLAG_MASK
 (0x80000000U)

	)

9284 
	#SYSCON_CLKOUTDIV_REQFLAG_SHIFT
 (31U)

	)

9285 
	#SYSCON_CLKOUTDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_CLKOUTDIV_REQFLAG_SHIFT
)è& 
SYSCON_CLKOUTDIV_REQFLAG_MASK
)

	)

9288 
	#SYSCON_FROHFCLKDIV_DIV_MASK
 (0xFFU)

	)

9289 
	#SYSCON_FROHFCLKDIV_DIV_SHIFT
 (0U)

	)

9290 
	#SYSCON_FROHFCLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FROHFCLKDIV_DIV_SHIFT
)è& 
SYSCON_FROHFCLKDIV_DIV_MASK
)

	)

9291 
	#SYSCON_FROHFCLKDIV_RESET_MASK
 (0x20000000U)

	)

9292 
	#SYSCON_FROHFCLKDIV_RESET_SHIFT
 (29U)

	)

9293 
	#SYSCON_FROHFCLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FROHFCLKDIV_RESET_SHIFT
)è& 
SYSCON_FROHFCLKDIV_RESET_MASK
)

	)

9294 
	#SYSCON_FROHFCLKDIV_HALT_MASK
 (0x40000000U)

	)

9295 
	#SYSCON_FROHFCLKDIV_HALT_SHIFT
 (30U)

	)

9296 
	#SYSCON_FROHFCLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FROHFCLKDIV_HALT_SHIFT
)è& 
SYSCON_FROHFCLKDIV_HALT_MASK
)

	)

9297 
	#SYSCON_FROHFCLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9298 
	#SYSCON_FROHFCLKDIV_REQFLAG_SHIFT
 (31U)

	)

9299 
	#SYSCON_FROHFCLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FROHFCLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_FROHFCLKDIV_REQFLAG_MASK
)

	)

9302 
	#SYSCON_SPIFICLKDIV_DIV_MASK
 (0xFFU)

	)

9303 
	#SYSCON_SPIFICLKDIV_DIV_SHIFT
 (0U)

	)

9304 
	#SYSCON_SPIFICLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SPIFICLKDIV_DIV_SHIFT
)è& 
SYSCON_SPIFICLKDIV_DIV_MASK
)

	)

9305 
	#SYSCON_SPIFICLKDIV_RESET_MASK
 (0x20000000U)

	)

9306 
	#SYSCON_SPIFICLKDIV_RESET_SHIFT
 (29U)

	)

9307 
	#SYSCON_SPIFICLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SPIFICLKDIV_RESET_SHIFT
)è& 
SYSCON_SPIFICLKDIV_RESET_MASK
)

	)

9308 
	#SYSCON_SPIFICLKDIV_HALT_MASK
 (0x40000000U)

	)

9309 
	#SYSCON_SPIFICLKDIV_HALT_SHIFT
 (30U)

	)

9310 
	#SYSCON_SPIFICLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SPIFICLKDIV_HALT_SHIFT
)è& 
SYSCON_SPIFICLKDIV_HALT_MASK
)

	)

9311 
	#SYSCON_SPIFICLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9312 
	#SYSCON_SPIFICLKDIV_REQFLAG_SHIFT
 (31U)

	)

9313 
	#SYSCON_SPIFICLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SPIFICLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_SPIFICLKDIV_REQFLAG_MASK
)

	)

9316 
	#SYSCON_ADCCLKDIV_DIV_MASK
 (0xFFU)

	)

9317 
	#SYSCON_ADCCLKDIV_DIV_SHIFT
 (0U)

	)

9318 
	#SYSCON_ADCCLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ADCCLKDIV_DIV_SHIFT
)è& 
SYSCON_ADCCLKDIV_DIV_MASK
)

	)

9319 
	#SYSCON_ADCCLKDIV_RESET_MASK
 (0x20000000U)

	)

9320 
	#SYSCON_ADCCLKDIV_RESET_SHIFT
 (29U)

	)

9321 
	#SYSCON_ADCCLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ADCCLKDIV_RESET_SHIFT
)è& 
SYSCON_ADCCLKDIV_RESET_MASK
)

	)

9322 
	#SYSCON_ADCCLKDIV_HALT_MASK
 (0x40000000U)

	)

9323 
	#SYSCON_ADCCLKDIV_HALT_SHIFT
 (30U)

	)

9324 
	#SYSCON_ADCCLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ADCCLKDIV_HALT_SHIFT
)è& 
SYSCON_ADCCLKDIV_HALT_MASK
)

	)

9325 
	#SYSCON_ADCCLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9326 
	#SYSCON_ADCCLKDIV_REQFLAG_SHIFT
 (31U)

	)

9327 
	#SYSCON_ADCCLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ADCCLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_ADCCLKDIV_REQFLAG_MASK
)

	)

9330 
	#SYSCON_USB0CLKDIV_DIV_MASK
 (0xFFU)

	)

9331 
	#SYSCON_USB0CLKDIV_DIV_SHIFT
 (0U)

	)

9332 
	#SYSCON_USB0CLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKDIV_DIV_SHIFT
)è& 
SYSCON_USB0CLKDIV_DIV_MASK
)

	)

9333 
	#SYSCON_USB0CLKDIV_RESET_MASK
 (0x20000000U)

	)

9334 
	#SYSCON_USB0CLKDIV_RESET_SHIFT
 (29U)

	)

9335 
	#SYSCON_USB0CLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKDIV_RESET_SHIFT
)è& 
SYSCON_USB0CLKDIV_RESET_MASK
)

	)

9336 
	#SYSCON_USB0CLKDIV_HALT_MASK
 (0x40000000U)

	)

9337 
	#SYSCON_USB0CLKDIV_HALT_SHIFT
 (30U)

	)

9338 
	#SYSCON_USB0CLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKDIV_HALT_SHIFT
)è& 
SYSCON_USB0CLKDIV_HALT_MASK
)

	)

9339 
	#SYSCON_USB0CLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9340 
	#SYSCON_USB0CLKDIV_REQFLAG_SHIFT
 (31U)

	)

9341 
	#SYSCON_USB0CLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_USB0CLKDIV_REQFLAG_MASK
)

	)

9344 
	#SYSCON_USB1CLKDIV_DIV_MASK
 (0xFFU)

	)

9345 
	#SYSCON_USB1CLKDIV_DIV_SHIFT
 (0U)

	)

9346 
	#SYSCON_USB1CLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKDIV_DIV_SHIFT
)è& 
SYSCON_USB1CLKDIV_DIV_MASK
)

	)

9347 
	#SYSCON_USB1CLKDIV_RESET_MASK
 (0x20000000U)

	)

9348 
	#SYSCON_USB1CLKDIV_RESET_SHIFT
 (29U)

	)

9349 
	#SYSCON_USB1CLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKDIV_RESET_SHIFT
)è& 
SYSCON_USB1CLKDIV_RESET_MASK
)

	)

9350 
	#SYSCON_USB1CLKDIV_HALT_MASK
 (0x40000000U)

	)

9351 
	#SYSCON_USB1CLKDIV_HALT_SHIFT
 (30U)

	)

9352 
	#SYSCON_USB1CLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKDIV_HALT_SHIFT
)è& 
SYSCON_USB1CLKDIV_HALT_MASK
)

	)

9353 
	#SYSCON_USB1CLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9354 
	#SYSCON_USB1CLKDIV_REQFLAG_SHIFT
 (31U)

	)

9355 
	#SYSCON_USB1CLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_USB1CLKDIV_REQFLAG_MASK
)

	)

9358 
	#SYSCON_FRGCTRL_DIV_MASK
 (0xFFU)

	)

9359 
	#SYSCON_FRGCTRL_DIV_SHIFT
 (0U)

	)

9360 
	#SYSCON_FRGCTRL_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FRGCTRL_DIV_SHIFT
)è& 
SYSCON_FRGCTRL_DIV_MASK
)

	)

9361 
	#SYSCON_FRGCTRL_MULT_MASK
 (0xFF00U)

	)

9362 
	#SYSCON_FRGCTRL_MULT_SHIFT
 (8U)

	)

9363 
	#SYSCON_FRGCTRL_MULT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FRGCTRL_MULT_SHIFT
)è& 
SYSCON_FRGCTRL_MULT_MASK
)

	)

9366 
	#SYSCON_DMICCLKDIV_DIV_MASK
 (0xFFU)

	)

9367 
	#SYSCON_DMICCLKDIV_DIV_SHIFT
 (0U)

	)

9368 
	#SYSCON_DMICCLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_DMICCLKDIV_DIV_SHIFT
)è& 
SYSCON_DMICCLKDIV_DIV_MASK
)

	)

9369 
	#SYSCON_DMICCLKDIV_RESET_MASK
 (0x20000000U)

	)

9370 
	#SYSCON_DMICCLKDIV_RESET_SHIFT
 (29U)

	)

9371 
	#SYSCON_DMICCLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_DMICCLKDIV_RESET_SHIFT
)è& 
SYSCON_DMICCLKDIV_RESET_MASK
)

	)

9372 
	#SYSCON_DMICCLKDIV_HALT_MASK
 (0x40000000U)

	)

9373 
	#SYSCON_DMICCLKDIV_HALT_SHIFT
 (30U)

	)

9374 
	#SYSCON_DMICCLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_DMICCLKDIV_HALT_SHIFT
)è& 
SYSCON_DMICCLKDIV_HALT_MASK
)

	)

9375 
	#SYSCON_DMICCLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9376 
	#SYSCON_DMICCLKDIV_REQFLAG_SHIFT
 (31U)

	)

9377 
	#SYSCON_DMICCLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_DMICCLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_DMICCLKDIV_REQFLAG_MASK
)

	)

9380 
	#SYSCON_MCLKDIV_DIV_MASK
 (0xFFU)

	)

9381 
	#SYSCON_MCLKDIV_DIV_SHIFT
 (0U)

	)

9382 
	#SYSCON_MCLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_MCLKDIV_DIV_SHIFT
)è& 
SYSCON_MCLKDIV_DIV_MASK
)

	)

9383 
	#SYSCON_MCLKDIV_RESET_MASK
 (0x20000000U)

	)

9384 
	#SYSCON_MCLKDIV_RESET_SHIFT
 (29U)

	)

9385 
	#SYSCON_MCLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_MCLKDIV_RESET_SHIFT
)è& 
SYSCON_MCLKDIV_RESET_MASK
)

	)

9386 
	#SYSCON_MCLKDIV_HALT_MASK
 (0x40000000U)

	)

9387 
	#SYSCON_MCLKDIV_HALT_SHIFT
 (30U)

	)

9388 
	#SYSCON_MCLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_MCLKDIV_HALT_SHIFT
)è& 
SYSCON_MCLKDIV_HALT_MASK
)

	)

9389 
	#SYSCON_MCLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9390 
	#SYSCON_MCLKDIV_REQFLAG_SHIFT
 (31U)

	)

9391 
	#SYSCON_MCLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_MCLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_MCLKDIV_REQFLAG_MASK
)

	)

9394 
	#SYSCON_LCDCLKDIV_DIV_MASK
 (0xFFU)

	)

9395 
	#SYSCON_LCDCLKDIV_DIV_SHIFT
 (0U)

	)

9396 
	#SYSCON_LCDCLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_LCDCLKDIV_DIV_SHIFT
)è& 
SYSCON_LCDCLKDIV_DIV_MASK
)

	)

9397 
	#SYSCON_LCDCLKDIV_RESET_MASK
 (0x20000000U)

	)

9398 
	#SYSCON_LCDCLKDIV_RESET_SHIFT
 (29U)

	)

9399 
	#SYSCON_LCDCLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_LCDCLKDIV_RESET_SHIFT
)è& 
SYSCON_LCDCLKDIV_RESET_MASK
)

	)

9400 
	#SYSCON_LCDCLKDIV_HALT_MASK
 (0x40000000U)

	)

9401 
	#SYSCON_LCDCLKDIV_HALT_SHIFT
 (30U)

	)

9402 
	#SYSCON_LCDCLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_LCDCLKDIV_HALT_SHIFT
)è& 
SYSCON_LCDCLKDIV_HALT_MASK
)

	)

9403 
	#SYSCON_LCDCLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9404 
	#SYSCON_LCDCLKDIV_REQFLAG_SHIFT
 (31U)

	)

9405 
	#SYSCON_LCDCLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_LCDCLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_LCDCLKDIV_REQFLAG_MASK
)

	)

9408 
	#SYSCON_SCTCLKDIV_DIV_MASK
 (0xFFU)

	)

9409 
	#SYSCON_SCTCLKDIV_DIV_SHIFT
 (0U)

	)

9410 
	#SYSCON_SCTCLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SCTCLKDIV_DIV_SHIFT
)è& 
SYSCON_SCTCLKDIV_DIV_MASK
)

	)

9411 
	#SYSCON_SCTCLKDIV_RESET_MASK
 (0x20000000U)

	)

9412 
	#SYSCON_SCTCLKDIV_RESET_SHIFT
 (29U)

	)

9413 
	#SYSCON_SCTCLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SCTCLKDIV_RESET_SHIFT
)è& 
SYSCON_SCTCLKDIV_RESET_MASK
)

	)

9414 
	#SYSCON_SCTCLKDIV_HALT_MASK
 (0x40000000U)

	)

9415 
	#SYSCON_SCTCLKDIV_HALT_SHIFT
 (30U)

	)

9416 
	#SYSCON_SCTCLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SCTCLKDIV_HALT_SHIFT
)è& 
SYSCON_SCTCLKDIV_HALT_MASK
)

	)

9417 
	#SYSCON_SCTCLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9418 
	#SYSCON_SCTCLKDIV_REQFLAG_SHIFT
 (31U)

	)

9419 
	#SYSCON_SCTCLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SCTCLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_SCTCLKDIV_REQFLAG_MASK
)

	)

9422 
	#SYSCON_EMCCLKDIV_DIV_MASK
 (0xFFU)

	)

9423 
	#SYSCON_EMCCLKDIV_DIV_SHIFT
 (0U)

	)

9424 
	#SYSCON_EMCCLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCCLKDIV_DIV_SHIFT
)è& 
SYSCON_EMCCLKDIV_DIV_MASK
)

	)

9425 
	#SYSCON_EMCCLKDIV_RESET_MASK
 (0x20000000U)

	)

9426 
	#SYSCON_EMCCLKDIV_RESET_SHIFT
 (29U)

	)

9427 
	#SYSCON_EMCCLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCCLKDIV_RESET_SHIFT
)è& 
SYSCON_EMCCLKDIV_RESET_MASK
)

	)

9428 
	#SYSCON_EMCCLKDIV_HALT_MASK
 (0x40000000U)

	)

9429 
	#SYSCON_EMCCLKDIV_HALT_SHIFT
 (30U)

	)

9430 
	#SYSCON_EMCCLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCCLKDIV_HALT_SHIFT
)è& 
SYSCON_EMCCLKDIV_HALT_MASK
)

	)

9431 
	#SYSCON_EMCCLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9432 
	#SYSCON_EMCCLKDIV_REQFLAG_SHIFT
 (31U)

	)

9433 
	#SYSCON_EMCCLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCCLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_EMCCLKDIV_REQFLAG_MASK
)

	)

9436 
	#SYSCON_SDIOCLKDIV_DIV_MASK
 (0xFFU)

	)

9437 
	#SYSCON_SDIOCLKDIV_DIV_SHIFT
 (0U)

	)

9438 
	#SYSCON_SDIOCLKDIV_DIV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKDIV_DIV_SHIFT
)è& 
SYSCON_SDIOCLKDIV_DIV_MASK
)

	)

9439 
	#SYSCON_SDIOCLKDIV_RESET_MASK
 (0x20000000U)

	)

9440 
	#SYSCON_SDIOCLKDIV_RESET_SHIFT
 (29U)

	)

9441 
	#SYSCON_SDIOCLKDIV_RESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKDIV_RESET_SHIFT
)è& 
SYSCON_SDIOCLKDIV_RESET_MASK
)

	)

9442 
	#SYSCON_SDIOCLKDIV_HALT_MASK
 (0x40000000U)

	)

9443 
	#SYSCON_SDIOCLKDIV_HALT_SHIFT
 (30U)

	)

9444 
	#SYSCON_SDIOCLKDIV_HALT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKDIV_HALT_SHIFT
)è& 
SYSCON_SDIOCLKDIV_HALT_MASK
)

	)

9445 
	#SYSCON_SDIOCLKDIV_REQFLAG_MASK
 (0x80000000U)

	)

9446 
	#SYSCON_SDIOCLKDIV_REQFLAG_SHIFT
 (31U)

	)

9447 
	#SYSCON_SDIOCLKDIV_REQFLAG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKDIV_REQFLAG_SHIFT
)è& 
SYSCON_SDIOCLKDIV_REQFLAG_MASK
)

	)

9450 
	#SYSCON_FLASHCFG_FETCHCFG_MASK
 (0x3U)

	)

9451 
	#SYSCON_FLASHCFG_FETCHCFG_SHIFT
 (0U)

	)

9452 
	#SYSCON_FLASHCFG_FETCHCFG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FLASHCFG_FETCHCFG_SHIFT
)è& 
SYSCON_FLASHCFG_FETCHCFG_MASK
)

	)

9453 
	#SYSCON_FLASHCFG_DATACFG_MASK
 (0xCU)

	)

9454 
	#SYSCON_FLASHCFG_DATACFG_SHIFT
 (2U)

	)

9455 
	#SYSCON_FLASHCFG_DATACFG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FLASHCFG_DATACFG_SHIFT
)è& 
SYSCON_FLASHCFG_DATACFG_MASK
)

	)

9456 
	#SYSCON_FLASHCFG_ACCEL_MASK
 (0x10U)

	)

9457 
	#SYSCON_FLASHCFG_ACCEL_SHIFT
 (4U)

	)

9458 
	#SYSCON_FLASHCFG_ACCEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FLASHCFG_ACCEL_SHIFT
)è& 
SYSCON_FLASHCFG_ACCEL_MASK
)

	)

9459 
	#SYSCON_FLASHCFG_PREFEN_MASK
 (0x20U)

	)

9460 
	#SYSCON_FLASHCFG_PREFEN_SHIFT
 (5U)

	)

9461 
	#SYSCON_FLASHCFG_PREFEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FLASHCFG_PREFEN_SHIFT
)è& 
SYSCON_FLASHCFG_PREFEN_MASK
)

	)

9462 
	#SYSCON_FLASHCFG_PREFOVR_MASK
 (0x40U)

	)

9463 
	#SYSCON_FLASHCFG_PREFOVR_SHIFT
 (6U)

	)

9464 
	#SYSCON_FLASHCFG_PREFOVR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FLASHCFG_PREFOVR_SHIFT
)è& 
SYSCON_FLASHCFG_PREFOVR_MASK
)

	)

9465 
	#SYSCON_FLASHCFG_FLASHTIM_MASK
 (0xF000U)

	)

9466 
	#SYSCON_FLASHCFG_FLASHTIM_SHIFT
 (12U)

	)

9467 
	#SYSCON_FLASHCFG_FLASHTIM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FLASHCFG_FLASHTIM_SHIFT
)è& 
SYSCON_FLASHCFG_FLASHTIM_MASK
)

	)

9470 
	#SYSCON_USB0CLKCTRL_AP_FS_DEV_CLK_MASK
 (0x1U)

	)

9471 
	#SYSCON_USB0CLKCTRL_AP_FS_DEV_CLK_SHIFT
 (0U)

	)

9472 
	#SYSCON_USB0CLKCTRL_AP_FS_DEV_CLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKCTRL_AP_FS_DEV_CLK_SHIFT
)è& 
SYSCON_USB0CLKCTRL_AP_FS_DEV_CLK_MASK
)

	)

9473 
	#SYSCON_USB0CLKCTRL_POL_FS_DEV_CLK_MASK
 (0x2U)

	)

9474 
	#SYSCON_USB0CLKCTRL_POL_FS_DEV_CLK_SHIFT
 (1U)

	)

9475 
	#SYSCON_USB0CLKCTRL_POL_FS_DEV_CLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKCTRL_POL_FS_DEV_CLK_SHIFT
)è& 
SYSCON_USB0CLKCTRL_POL_FS_DEV_CLK_MASK
)

	)

9476 
	#SYSCON_USB0CLKCTRL_AP_FS_HOST_CLK_MASK
 (0x4U)

	)

9477 
	#SYSCON_USB0CLKCTRL_AP_FS_HOST_CLK_SHIFT
 (2U)

	)

9478 
	#SYSCON_USB0CLKCTRL_AP_FS_HOST_CLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKCTRL_AP_FS_HOST_CLK_SHIFT
)è& 
SYSCON_USB0CLKCTRL_AP_FS_HOST_CLK_MASK
)

	)

9479 
	#SYSCON_USB0CLKCTRL_POL_FS_HOST_CLK_MASK
 (0x8U)

	)

9480 
	#SYSCON_USB0CLKCTRL_POL_FS_HOST_CLK_SHIFT
 (3U)

	)

9481 
	#SYSCON_USB0CLKCTRL_POL_FS_HOST_CLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKCTRL_POL_FS_HOST_CLK_SHIFT
)è& 
SYSCON_USB0CLKCTRL_POL_FS_HOST_CLK_MASK
)

	)

9482 
	#SYSCON_USB0CLKCTRL_PU_DISABLE_MASK
 (0x10U)

	)

9483 
	#SYSCON_USB0CLKCTRL_PU_DISABLE_SHIFT
 (4U)

	)

9484 
	#SYSCON_USB0CLKCTRL_PU_DISABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKCTRL_PU_DISABLE_SHIFT
)è& 
SYSCON_USB0CLKCTRL_PU_DISABLE_MASK
)

	)

9487 
	#SYSCON_USB0CLKSTAT_DEV_NEED_CLKST_MASK
 (0x1U)

	)

9488 
	#SYSCON_USB0CLKSTAT_DEV_NEED_CLKST_SHIFT
 (0U)

	)

9489 
	#SYSCON_USB0CLKSTAT_DEV_NEED_CLKST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKSTAT_DEV_NEED_CLKST_SHIFT
)è& 
SYSCON_USB0CLKSTAT_DEV_NEED_CLKST_MASK
)

	)

9490 
	#SYSCON_USB0CLKSTAT_HOST_NEED_CLKST_MASK
 (0x2U)

	)

9491 
	#SYSCON_USB0CLKSTAT_HOST_NEED_CLKST_SHIFT
 (1U)

	)

9492 
	#SYSCON_USB0CLKSTAT_HOST_NEED_CLKST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB0CLKSTAT_HOST_NEED_CLKST_SHIFT
)è& 
SYSCON_USB0CLKSTAT_HOST_NEED_CLKST_MASK
)

	)

9495 
	#SYSCON_FREQMECTRL_CAPVAL_MASK
 (0x3FFFU)

	)

9496 
	#SYSCON_FREQMECTRL_CAPVAL_SHIFT
 (0U)

	)

9497 
	#SYSCON_FREQMECTRL_CAPVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FREQMECTRL_CAPVAL_SHIFT
)è& 
SYSCON_FREQMECTRL_CAPVAL_MASK
)

	)

9498 
	#SYSCON_FREQMECTRL_PROG_MASK
 (0x80000000U)

	)

9499 
	#SYSCON_FREQMECTRL_PROG_SHIFT
 (31U)

	)

9500 
	#SYSCON_FREQMECTRL_PROG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FREQMECTRL_PROG_SHIFT
)è& 
SYSCON_FREQMECTRL_PROG_MASK
)

	)

9503 
	#SYSCON_MCLKIO_DIR_MASK
 (0x1U)

	)

9504 
	#SYSCON_MCLKIO_DIR_SHIFT
 (0U)

	)

9505 
	#SYSCON_MCLKIO_DIR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_MCLKIO_DIR_SHIFT
)è& 
SYSCON_MCLKIO_DIR_MASK
)

	)

9508 
	#SYSCON_USB1CLKCTRL_AP_FS_DEV_CLK_MASK
 (0x1U)

	)

9509 
	#SYSCON_USB1CLKCTRL_AP_FS_DEV_CLK_SHIFT
 (0U)

	)

9510 
	#SYSCON_USB1CLKCTRL_AP_FS_DEV_CLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKCTRL_AP_FS_DEV_CLK_SHIFT
)è& 
SYSCON_USB1CLKCTRL_AP_FS_DEV_CLK_MASK
)

	)

9511 
	#SYSCON_USB1CLKCTRL_POL_FS_DEV_CLK_MASK
 (0x2U)

	)

9512 
	#SYSCON_USB1CLKCTRL_POL_FS_DEV_CLK_SHIFT
 (1U)

	)

9513 
	#SYSCON_USB1CLKCTRL_POL_FS_DEV_CLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKCTRL_POL_FS_DEV_CLK_SHIFT
)è& 
SYSCON_USB1CLKCTRL_POL_FS_DEV_CLK_MASK
)

	)

9514 
	#SYSCON_USB1CLKCTRL_AP_FS_HOST_CLK_MASK
 (0x4U)

	)

9515 
	#SYSCON_USB1CLKCTRL_AP_FS_HOST_CLK_SHIFT
 (2U)

	)

9516 
	#SYSCON_USB1CLKCTRL_AP_FS_HOST_CLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKCTRL_AP_FS_HOST_CLK_SHIFT
)è& 
SYSCON_USB1CLKCTRL_AP_FS_HOST_CLK_MASK
)

	)

9517 
	#SYSCON_USB1CLKCTRL_POL_FS_HOST_CLK_MASK
 (0x8U)

	)

9518 
	#SYSCON_USB1CLKCTRL_POL_FS_HOST_CLK_SHIFT
 (3U)

	)

9519 
	#SYSCON_USB1CLKCTRL_POL_FS_HOST_CLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKCTRL_POL_FS_HOST_CLK_SHIFT
)è& 
SYSCON_USB1CLKCTRL_POL_FS_HOST_CLK_MASK
)

	)

9520 
	#SYSCON_USB1CLKCTRL_HS_DEV_WAKEUP_N_MASK
 (0x10U)

	)

9521 
	#SYSCON_USB1CLKCTRL_HS_DEV_WAKEUP_N_SHIFT
 (4U)

	)

9522 
	#SYSCON_USB1CLKCTRL_HS_DEV_WAKEUP_N
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKCTRL_HS_DEV_WAKEUP_N_SHIFT
)è& 
SYSCON_USB1CLKCTRL_HS_DEV_WAKEUP_N_MASK
)

	)

9525 
	#SYSCON_USB1CLKSTAT_DEV_NEED_CLKST_MASK
 (0x1U)

	)

9526 
	#SYSCON_USB1CLKSTAT_DEV_NEED_CLKST_SHIFT
 (0U)

	)

9527 
	#SYSCON_USB1CLKSTAT_DEV_NEED_CLKST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKSTAT_DEV_NEED_CLKST_SHIFT
)è& 
SYSCON_USB1CLKSTAT_DEV_NEED_CLKST_MASK
)

	)

9528 
	#SYSCON_USB1CLKSTAT_HOST_NEED_CLKST_MASK
 (0x2U)

	)

9529 
	#SYSCON_USB1CLKSTAT_HOST_NEED_CLKST_SHIFT
 (1U)

	)

9530 
	#SYSCON_USB1CLKSTAT_HOST_NEED_CLKST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USB1CLKSTAT_HOST_NEED_CLKST_SHIFT
)è& 
SYSCON_USB1CLKSTAT_HOST_NEED_CLKST_MASK
)

	)

9533 
	#SYSCON_EMCSYSCTRL_EMCSC_MASK
 (0x1U)

	)

9534 
	#SYSCON_EMCSYSCTRL_EMCSC_SHIFT
 (0U)

	)

9535 
	#SYSCON_EMCSYSCTRL_EMCSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCSYSCTRL_EMCSC_SHIFT
)è& 
SYSCON_EMCSYSCTRL_EMCSC_MASK
)

	)

9536 
	#SYSCON_EMCSYSCTRL_EMCRD_MASK
 (0x2U)

	)

9537 
	#SYSCON_EMCSYSCTRL_EMCRD_SHIFT
 (1U)

	)

9538 
	#SYSCON_EMCSYSCTRL_EMCRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCSYSCTRL_EMCRD_SHIFT
)è& 
SYSCON_EMCSYSCTRL_EMCRD_MASK
)

	)

9539 
	#SYSCON_EMCSYSCTRL_EMCBC_MASK
 (0x4U)

	)

9540 
	#SYSCON_EMCSYSCTRL_EMCBC_SHIFT
 (2U)

	)

9541 
	#SYSCON_EMCSYSCTRL_EMCBC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCSYSCTRL_EMCBC_SHIFT
)è& 
SYSCON_EMCSYSCTRL_EMCBC_MASK
)

	)

9542 
	#SYSCON_EMCSYSCTRL_EMCFBCLKINSEL_MASK
 (0x8U)

	)

9543 
	#SYSCON_EMCSYSCTRL_EMCFBCLKINSEL_SHIFT
 (3U)

	)

9544 
	#SYSCON_EMCSYSCTRL_EMCFBCLKINSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCSYSCTRL_EMCFBCLKINSEL_SHIFT
)è& 
SYSCON_EMCSYSCTRL_EMCFBCLKINSEL_MASK
)

	)

9547 
	#SYSCON_EMCDLYCTRL_CMD_DELAY_MASK
 (0x1FU)

	)

9548 
	#SYSCON_EMCDLYCTRL_CMD_DELAY_SHIFT
 (0U)

	)

9549 
	#SYSCON_EMCDLYCTRL_CMD_DELAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCDLYCTRL_CMD_DELAY_SHIFT
)è& 
SYSCON_EMCDLYCTRL_CMD_DELAY_MASK
)

	)

9550 
	#SYSCON_EMCDLYCTRL_FBCLK_DELAY_MASK
 (0x1F00U)

	)

9551 
	#SYSCON_EMCDLYCTRL_FBCLK_DELAY_SHIFT
 (8U)

	)

9552 
	#SYSCON_EMCDLYCTRL_FBCLK_DELAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCDLYCTRL_FBCLK_DELAY_SHIFT
)è& 
SYSCON_EMCDLYCTRL_FBCLK_DELAY_MASK
)

	)

9555 
	#SYSCON_EMCDLYCAL_CALVALUE_MASK
 (0xFFU)

	)

9556 
	#SYSCON_EMCDLYCAL_CALVALUE_SHIFT
 (0U)

	)

9557 
	#SYSCON_EMCDLYCAL_CALVALUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCDLYCAL_CALVALUE_SHIFT
)è& 
SYSCON_EMCDLYCAL_CALVALUE_MASK
)

	)

9558 
	#SYSCON_EMCDLYCAL_START_MASK
 (0x4000U)

	)

9559 
	#SYSCON_EMCDLYCAL_START_SHIFT
 (14U)

	)

9560 
	#SYSCON_EMCDLYCAL_START
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCDLYCAL_START_SHIFT
)è& 
SYSCON_EMCDLYCAL_START_MASK
)

	)

9561 
	#SYSCON_EMCDLYCAL_DONE_MASK
 (0x8000U)

	)

9562 
	#SYSCON_EMCDLYCAL_DONE_SHIFT
 (15U)

	)

9563 
	#SYSCON_EMCDLYCAL_DONE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_EMCDLYCAL_DONE_SHIFT
)è& 
SYSCON_EMCDLYCAL_DONE_MASK
)

	)

9566 
	#SYSCON_ETHPHYSEL_PHY_SEL_MASK
 (0x4U)

	)

9567 
	#SYSCON_ETHPHYSEL_PHY_SEL_SHIFT
 (2U)

	)

9568 
	#SYSCON_ETHPHYSEL_PHY_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ETHPHYSEL_PHY_SEL_SHIFT
)è& 
SYSCON_ETHPHYSEL_PHY_SEL_MASK
)

	)

9571 
	#SYSCON_ETHSBDCTRL_SBD_CTRL_MASK
 (0x3U)

	)

9572 
	#SYSCON_ETHSBDCTRL_SBD_CTRL_SHIFT
 (0U)

	)

9573 
	#SYSCON_ETHSBDCTRL_SBD_CTRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_ETHSBDCTRL_SBD_CTRL_SHIFT
)è& 
SYSCON_ETHSBDCTRL_SBD_CTRL_MASK
)

	)

9576 
	#SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK
 (0x3U)

	)

9577 
	#SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT
 (0U)

	)

9578 
	#SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_SHIFT
)è& 
SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE_MASK
)

	)

9579 
	#SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_PHASE_MASK
 (0xCU)

	)

9580 
	#SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_PHASE_SHIFT
 (2U)

	)

9581 
	#SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_PHASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_PHASE_SHIFT
)è& 
SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_PHASE_MASK
)

	)

9582 
	#SYSCON_SDIOCLKCTRL_PHASE_ACTIVE_MASK
 (0x80U)

	)

9583 
	#SYSCON_SDIOCLKCTRL_PHASE_ACTIVE_SHIFT
 (7U)

	)

9584 
	#SYSCON_SDIOCLKCTRL_PHASE_ACTIVE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKCTRL_PHASE_ACTIVE_SHIFT
)è& 
SYSCON_SDIOCLKCTRL_PHASE_ACTIVE_MASK
)

	)

9585 
	#SYSCON_SDIOCLKCTRL_CCLK_DRV_DELAY_MASK
 (0x1F0000U)

	)

9586 
	#SYSCON_SDIOCLKCTRL_CCLK_DRV_DELAY_SHIFT
 (16U)

	)

9587 
	#SYSCON_SDIOCLKCTRL_CCLK_DRV_DELAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKCTRL_CCLK_DRV_DELAY_SHIFT
)è& 
SYSCON_SDIOCLKCTRL_CCLK_DRV_DELAY_MASK
)

	)

9588 
	#SYSCON_SDIOCLKCTRL_CCLK_DRV_DELAY_ACTIVE_MASK
 (0x800000U)

	)

9589 
	#SYSCON_SDIOCLKCTRL_CCLK_DRV_DELAY_ACTIVE_SHIFT
 (23U)

	)

9590 
	#SYSCON_SDIOCLKCTRL_CCLK_DRV_DELAY_ACTIVE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKCTRL_CCLK_DRV_DELAY_ACTIVE_SHIFT
)è& 
SYSCON_SDIOCLKCTRL_CCLK_DRV_DELAY_ACTIVE_MASK
)

	)

9591 
	#SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_DELAY_MASK
 (0x1F000000U)

	)

9592 
	#SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_DELAY_SHIFT
 (24U)

	)

9593 
	#SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_DELAY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_DELAY_SHIFT
)è& 
SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_DELAY_MASK
)

	)

9594 
	#SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_DELAY_ACTIVE_MASK
 (0x80000000U)

	)

9595 
	#SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_DELAY_ACTIVE_SHIFT
 (31U)

	)

9596 
	#SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_DELAY_ACTIVE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_DELAY_ACTIVE_SHIFT
)è& 
SYSCON_SDIOCLKCTRL_CCLK_SAMPLE_DELAY_ACTIVE_MASK
)

	)

9599 
	#SYSCON_FROCTRL_TRIM_MASK
 (0x3FFFU)

	)

9600 
	#SYSCON_FROCTRL_TRIM_SHIFT
 (0U)

	)

9601 
	#SYSCON_FROCTRL_TRIM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FROCTRL_TRIM_SHIFT
)è& 
SYSCON_FROCTRL_TRIM_MASK
)

	)

9602 
	#SYSCON_FROCTRL_SEL_MASK
 (0x4000U)

	)

9603 
	#SYSCON_FROCTRL_SEL_SHIFT
 (14U)

	)

9604 
	#SYSCON_FROCTRL_SEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FROCTRL_SEL_SHIFT
)è& 
SYSCON_FROCTRL_SEL_MASK
)

	)

9605 
	#SYSCON_FROCTRL_FREQTRIM_MASK
 (0xFF0000U)

	)

9606 
	#SYSCON_FROCTRL_FREQTRIM_SHIFT
 (16U)

	)

9607 
	#SYSCON_FROCTRL_FREQTRIM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FROCTRL_FREQTRIM_SHIFT
)è& 
SYSCON_FROCTRL_FREQTRIM_MASK
)

	)

9608 
	#SYSCON_FROCTRL_USBCLKADJ_MASK
 (0x1000000U)

	)

9609 
	#SYSCON_FROCTRL_USBCLKADJ_SHIFT
 (24U)

	)

9610 
	#SYSCON_FROCTRL_USBCLKADJ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FROCTRL_USBCLKADJ_SHIFT
)è& 
SYSCON_FROCTRL_USBCLKADJ_MASK
)

	)

9611 
	#SYSCON_FROCTRL_USBMODCHG_MASK
 (0x2000000U)

	)

9612 
	#SYSCON_FROCTRL_USBMODCHG_SHIFT
 (25U)

	)

9613 
	#SYSCON_FROCTRL_USBMODCHG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FROCTRL_USBMODCHG_SHIFT
)è& 
SYSCON_FROCTRL_USBMODCHG_MASK
)

	)

9614 
	#SYSCON_FROCTRL_HSPDCLK_MASK
 (0x40000000U)

	)

9615 
	#SYSCON_FROCTRL_HSPDCLK_SHIFT
 (30U)

	)

9616 
	#SYSCON_FROCTRL_HSPDCLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FROCTRL_HSPDCLK_SHIFT
)è& 
SYSCON_FROCTRL_HSPDCLK_MASK
)

	)

9617 
	#SYSCON_FROCTRL_WRTRIM_MASK
 (0x80000000U)

	)

9618 
	#SYSCON_FROCTRL_WRTRIM_SHIFT
 (31U)

	)

9619 
	#SYSCON_FROCTRL_WRTRIM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_FROCTRL_WRTRIM_SHIFT
)è& 
SYSCON_FROCTRL_WRTRIM_MASK
)

	)

9622 
	#SYSCON_SYSOSCCTRL_BYPASS_MASK
 (0x1U)

	)

9623 
	#SYSCON_SYSOSCCTRL_BYPASS_SHIFT
 (0U)

	)

9624 
	#SYSCON_SYSOSCCTRL_BYPASS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSOSCCTRL_BYPASS_SHIFT
)è& 
SYSCON_SYSOSCCTRL_BYPASS_MASK
)

	)

9625 
	#SYSCON_SYSOSCCTRL_FREQRANGE_MASK
 (0x2U)

	)

9626 
	#SYSCON_SYSOSCCTRL_FREQRANGE_SHIFT
 (1U)

	)

9627 
	#SYSCON_SYSOSCCTRL_FREQRANGE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSOSCCTRL_FREQRANGE_SHIFT
)è& 
SYSCON_SYSOSCCTRL_FREQRANGE_MASK
)

	)

9630 
	#SYSCON_WDTOSCCTRL_DIVSEL_MASK
 (0x1FU)

	)

9631 
	#SYSCON_WDTOSCCTRL_DIVSEL_SHIFT
 (0U)

	)

9632 
	#SYSCON_WDTOSCCTRL_DIVSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_WDTOSCCTRL_DIVSEL_SHIFT
)è& 
SYSCON_WDTOSCCTRL_DIVSEL_MASK
)

	)

9633 
	#SYSCON_WDTOSCCTRL_FREQSEL_MASK
 (0x3E0U)

	)

9634 
	#SYSCON_WDTOSCCTRL_FREQSEL_SHIFT
 (5U)

	)

9635 
	#SYSCON_WDTOSCCTRL_FREQSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_WDTOSCCTRL_FREQSEL_SHIFT
)è& 
SYSCON_WDTOSCCTRL_FREQSEL_MASK
)

	)

9638 
	#SYSCON_RTCOSCCTRL_EN_MASK
 (0x1U)

	)

9639 
	#SYSCON_RTCOSCCTRL_EN_SHIFT
 (0U)

	)

9640 
	#SYSCON_RTCOSCCTRL_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_RTCOSCCTRL_EN_SHIFT
)è& 
SYSCON_RTCOSCCTRL_EN_MASK
)

	)

9643 
	#SYSCON_USBPLLCTRL_MSEL_MASK
 (0xFFU)

	)

9644 
	#SYSCON_USBPLLCTRL_MSEL_SHIFT
 (0U)

	)

9645 
	#SYSCON_USBPLLCTRL_MSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USBPLLCTRL_MSEL_SHIFT
)è& 
SYSCON_USBPLLCTRL_MSEL_MASK
)

	)

9646 
	#SYSCON_USBPLLCTRL_PSEL_MASK
 (0x300U)

	)

9647 
	#SYSCON_USBPLLCTRL_PSEL_SHIFT
 (8U)

	)

9648 
	#SYSCON_USBPLLCTRL_PSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USBPLLCTRL_PSEL_SHIFT
)è& 
SYSCON_USBPLLCTRL_PSEL_MASK
)

	)

9649 
	#SYSCON_USBPLLCTRL_NSEL_MASK
 (0xC00U)

	)

9650 
	#SYSCON_USBPLLCTRL_NSEL_SHIFT
 (10U)

	)

9651 
	#SYSCON_USBPLLCTRL_NSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USBPLLCTRL_NSEL_SHIFT
)è& 
SYSCON_USBPLLCTRL_NSEL_MASK
)

	)

9652 
	#SYSCON_USBPLLCTRL_DIRECT_MASK
 (0x1000U)

	)

9653 
	#SYSCON_USBPLLCTRL_DIRECT_SHIFT
 (12U)

	)

9654 
	#SYSCON_USBPLLCTRL_DIRECT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USBPLLCTRL_DIRECT_SHIFT
)è& 
SYSCON_USBPLLCTRL_DIRECT_MASK
)

	)

9655 
	#SYSCON_USBPLLCTRL_BYPASS_MASK
 (0x2000U)

	)

9656 
	#SYSCON_USBPLLCTRL_BYPASS_SHIFT
 (13U)

	)

9657 
	#SYSCON_USBPLLCTRL_BYPASS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USBPLLCTRL_BYPASS_SHIFT
)è& 
SYSCON_USBPLLCTRL_BYPASS_MASK
)

	)

9658 
	#SYSCON_USBPLLCTRL_FBSEL_MASK
 (0x4000U)

	)

9659 
	#SYSCON_USBPLLCTRL_FBSEL_SHIFT
 (14U)

	)

9660 
	#SYSCON_USBPLLCTRL_FBSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USBPLLCTRL_FBSEL_SHIFT
)è& 
SYSCON_USBPLLCTRL_FBSEL_MASK
)

	)

9663 
	#SYSCON_USBPLLSTAT_LOCK_MASK
 (0x1U)

	)

9664 
	#SYSCON_USBPLLSTAT_LOCK_SHIFT
 (0U)

	)

9665 
	#SYSCON_USBPLLSTAT_LOCK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_USBPLLSTAT_LOCK_SHIFT
)è& 
SYSCON_USBPLLSTAT_LOCK_MASK
)

	)

9668 
	#SYSCON_SYSPLLCTRL_SELR_MASK
 (0xFU)

	)

9669 
	#SYSCON_SYSPLLCTRL_SELR_SHIFT
 (0U)

	)

9670 
	#SYSCON_SYSPLLCTRL_SELR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLCTRL_SELR_SHIFT
)è& 
SYSCON_SYSPLLCTRL_SELR_MASK
)

	)

9671 
	#SYSCON_SYSPLLCTRL_SELI_MASK
 (0x3F0U)

	)

9672 
	#SYSCON_SYSPLLCTRL_SELI_SHIFT
 (4U)

	)

9673 
	#SYSCON_SYSPLLCTRL_SELI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLCTRL_SELI_SHIFT
)è& 
SYSCON_SYSPLLCTRL_SELI_MASK
)

	)

9674 
	#SYSCON_SYSPLLCTRL_SELP_MASK
 (0x7C00U)

	)

9675 
	#SYSCON_SYSPLLCTRL_SELP_SHIFT
 (10U)

	)

9676 
	#SYSCON_SYSPLLCTRL_SELP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLCTRL_SELP_SHIFT
)è& 
SYSCON_SYSPLLCTRL_SELP_MASK
)

	)

9677 
	#SYSCON_SYSPLLCTRL_BYPASS_MASK
 (0x8000U)

	)

9678 
	#SYSCON_SYSPLLCTRL_BYPASS_SHIFT
 (15U)

	)

9679 
	#SYSCON_SYSPLLCTRL_BYPASS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLCTRL_BYPASS_SHIFT
)è& 
SYSCON_SYSPLLCTRL_BYPASS_MASK
)

	)

9680 
	#SYSCON_SYSPLLCTRL_UPLIMOFF_MASK
 (0x20000U)

	)

9681 
	#SYSCON_SYSPLLCTRL_UPLIMOFF_SHIFT
 (17U)

	)

9682 
	#SYSCON_SYSPLLCTRL_UPLIMOFF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLCTRL_UPLIMOFF_SHIFT
)è& 
SYSCON_SYSPLLCTRL_UPLIMOFF_MASK
)

	)

9683 
	#SYSCON_SYSPLLCTRL_DIRECTI_MASK
 (0x80000U)

	)

9684 
	#SYSCON_SYSPLLCTRL_DIRECTI_SHIFT
 (19U)

	)

9685 
	#SYSCON_SYSPLLCTRL_DIRECTI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLCTRL_DIRECTI_SHIFT
)è& 
SYSCON_SYSPLLCTRL_DIRECTI_MASK
)

	)

9686 
	#SYSCON_SYSPLLCTRL_DIRECTO_MASK
 (0x100000U)

	)

9687 
	#SYSCON_SYSPLLCTRL_DIRECTO_SHIFT
 (20U)

	)

9688 
	#SYSCON_SYSPLLCTRL_DIRECTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLCTRL_DIRECTO_SHIFT
)è& 
SYSCON_SYSPLLCTRL_DIRECTO_MASK
)

	)

9691 
	#SYSCON_SYSPLLSTAT_LOCK_MASK
 (0x1U)

	)

9692 
	#SYSCON_SYSPLLSTAT_LOCK_SHIFT
 (0U)

	)

9693 
	#SYSCON_SYSPLLSTAT_LOCK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLSTAT_LOCK_SHIFT
)è& 
SYSCON_SYSPLLSTAT_LOCK_MASK
)

	)

9696 
	#SYSCON_SYSPLLNDEC_NDEC_MASK
 (0x3FFU)

	)

9697 
	#SYSCON_SYSPLLNDEC_NDEC_SHIFT
 (0U)

	)

9698 
	#SYSCON_SYSPLLNDEC_NDEC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLNDEC_NDEC_SHIFT
)è& 
SYSCON_SYSPLLNDEC_NDEC_MASK
)

	)

9699 
	#SYSCON_SYSPLLNDEC_NREQ_MASK
 (0x400U)

	)

9700 
	#SYSCON_SYSPLLNDEC_NREQ_SHIFT
 (10U)

	)

9701 
	#SYSCON_SYSPLLNDEC_NREQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLNDEC_NREQ_SHIFT
)è& 
SYSCON_SYSPLLNDEC_NREQ_MASK
)

	)

9704 
	#SYSCON_SYSPLLPDEC_PDEC_MASK
 (0x7FU)

	)

9705 
	#SYSCON_SYSPLLPDEC_PDEC_SHIFT
 (0U)

	)

9706 
	#SYSCON_SYSPLLPDEC_PDEC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLPDEC_PDEC_SHIFT
)è& 
SYSCON_SYSPLLPDEC_PDEC_MASK
)

	)

9707 
	#SYSCON_SYSPLLPDEC_PREQ_MASK
 (0x80U)

	)

9708 
	#SYSCON_SYSPLLPDEC_PREQ_SHIFT
 (7U)

	)

9709 
	#SYSCON_SYSPLLPDEC_PREQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLPDEC_PREQ_SHIFT
)è& 
SYSCON_SYSPLLPDEC_PREQ_MASK
)

	)

9712 
	#SYSCON_SYSPLLMDEC_MDEC_MASK
 (0x1FFFFU)

	)

9713 
	#SYSCON_SYSPLLMDEC_MDEC_SHIFT
 (0U)

	)

9714 
	#SYSCON_SYSPLLMDEC_MDEC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLMDEC_MDEC_SHIFT
)è& 
SYSCON_SYSPLLMDEC_MDEC_MASK
)

	)

9715 
	#SYSCON_SYSPLLMDEC_MREQ_MASK
 (0x20000U)

	)

9716 
	#SYSCON_SYSPLLMDEC_MREQ_SHIFT
 (17U)

	)

9717 
	#SYSCON_SYSPLLMDEC_MREQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_SYSPLLMDEC_MREQ_SHIFT
)è& 
SYSCON_SYSPLLMDEC_MREQ_MASK
)

	)

9720 
	#SYSCON_AUDPLLCTRL_SELR_MASK
 (0xFU)

	)

9721 
	#SYSCON_AUDPLLCTRL_SELR_SHIFT
 (0U)

	)

9722 
	#SYSCON_AUDPLLCTRL_SELR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLCTRL_SELR_SHIFT
)è& 
SYSCON_AUDPLLCTRL_SELR_MASK
)

	)

9723 
	#SYSCON_AUDPLLCTRL_SELI_MASK
 (0x3F0U)

	)

9724 
	#SYSCON_AUDPLLCTRL_SELI_SHIFT
 (4U)

	)

9725 
	#SYSCON_AUDPLLCTRL_SELI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLCTRL_SELI_SHIFT
)è& 
SYSCON_AUDPLLCTRL_SELI_MASK
)

	)

9726 
	#SYSCON_AUDPLLCTRL_SELP_MASK
 (0x7C00U)

	)

9727 
	#SYSCON_AUDPLLCTRL_SELP_SHIFT
 (10U)

	)

9728 
	#SYSCON_AUDPLLCTRL_SELP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLCTRL_SELP_SHIFT
)è& 
SYSCON_AUDPLLCTRL_SELP_MASK
)

	)

9729 
	#SYSCON_AUDPLLCTRL_BYPASS_MASK
 (0x8000U)

	)

9730 
	#SYSCON_AUDPLLCTRL_BYPASS_SHIFT
 (15U)

	)

9731 
	#SYSCON_AUDPLLCTRL_BYPASS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLCTRL_BYPASS_SHIFT
)è& 
SYSCON_AUDPLLCTRL_BYPASS_MASK
)

	)

9732 
	#SYSCON_AUDPLLCTRL_UPLIMOFF_MASK
 (0x20000U)

	)

9733 
	#SYSCON_AUDPLLCTRL_UPLIMOFF_SHIFT
 (17U)

	)

9734 
	#SYSCON_AUDPLLCTRL_UPLIMOFF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLCTRL_UPLIMOFF_SHIFT
)è& 
SYSCON_AUDPLLCTRL_UPLIMOFF_MASK
)

	)

9735 
	#SYSCON_AUDPLLCTRL_DIRECTI_MASK
 (0x80000U)

	)

9736 
	#SYSCON_AUDPLLCTRL_DIRECTI_SHIFT
 (19U)

	)

9737 
	#SYSCON_AUDPLLCTRL_DIRECTI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLCTRL_DIRECTI_SHIFT
)è& 
SYSCON_AUDPLLCTRL_DIRECTI_MASK
)

	)

9738 
	#SYSCON_AUDPLLCTRL_DIRECTO_MASK
 (0x100000U)

	)

9739 
	#SYSCON_AUDPLLCTRL_DIRECTO_SHIFT
 (20U)

	)

9740 
	#SYSCON_AUDPLLCTRL_DIRECTO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLCTRL_DIRECTO_SHIFT
)è& 
SYSCON_AUDPLLCTRL_DIRECTO_MASK
)

	)

9743 
	#SYSCON_AUDPLLSTAT_LOCK_MASK
 (0x1U)

	)

9744 
	#SYSCON_AUDPLLSTAT_LOCK_SHIFT
 (0U)

	)

9745 
	#SYSCON_AUDPLLSTAT_LOCK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLSTAT_LOCK_SHIFT
)è& 
SYSCON_AUDPLLSTAT_LOCK_MASK
)

	)

9748 
	#SYSCON_AUDPLLNDEC_NDEC_MASK
 (0x3FFU)

	)

9749 
	#SYSCON_AUDPLLNDEC_NDEC_SHIFT
 (0U)

	)

9750 
	#SYSCON_AUDPLLNDEC_NDEC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLNDEC_NDEC_SHIFT
)è& 
SYSCON_AUDPLLNDEC_NDEC_MASK
)

	)

9751 
	#SYSCON_AUDPLLNDEC_NREQ_MASK
 (0x400U)

	)

9752 
	#SYSCON_AUDPLLNDEC_NREQ_SHIFT
 (10U)

	)

9753 
	#SYSCON_AUDPLLNDEC_NREQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLNDEC_NREQ_SHIFT
)è& 
SYSCON_AUDPLLNDEC_NREQ_MASK
)

	)

9756 
	#SYSCON_AUDPLLPDEC_PDEC_MASK
 (0x7FU)

	)

9757 
	#SYSCON_AUDPLLPDEC_PDEC_SHIFT
 (0U)

	)

9758 
	#SYSCON_AUDPLLPDEC_PDEC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLPDEC_PDEC_SHIFT
)è& 
SYSCON_AUDPLLPDEC_PDEC_MASK
)

	)

9759 
	#SYSCON_AUDPLLPDEC_PREQ_MASK
 (0x80U)

	)

9760 
	#SYSCON_AUDPLLPDEC_PREQ_SHIFT
 (7U)

	)

9761 
	#SYSCON_AUDPLLPDEC_PREQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLPDEC_PREQ_SHIFT
)è& 
SYSCON_AUDPLLPDEC_PREQ_MASK
)

	)

9764 
	#SYSCON_AUDPLLMDEC_MDEC_MASK
 (0x1FFFFU)

	)

9765 
	#SYSCON_AUDPLLMDEC_MDEC_SHIFT
 (0U)

	)

9766 
	#SYSCON_AUDPLLMDEC_MDEC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLMDEC_MDEC_SHIFT
)è& 
SYSCON_AUDPLLMDEC_MDEC_MASK
)

	)

9767 
	#SYSCON_AUDPLLMDEC_MREQ_MASK
 (0x20000U)

	)

9768 
	#SYSCON_AUDPLLMDEC_MREQ_SHIFT
 (17U)

	)

9769 
	#SYSCON_AUDPLLMDEC_MREQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLMDEC_MREQ_SHIFT
)è& 
SYSCON_AUDPLLMDEC_MREQ_MASK
)

	)

9772 
	#SYSCON_AUDPLLFRAC_CTRL_MASK
 (0x3FFFFFU)

	)

9773 
	#SYSCON_AUDPLLFRAC_CTRL_SHIFT
 (0U)

	)

9774 
	#SYSCON_AUDPLLFRAC_CTRL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLFRAC_CTRL_SHIFT
)è& 
SYSCON_AUDPLLFRAC_CTRL_MASK
)

	)

9775 
	#SYSCON_AUDPLLFRAC_REQ_MASK
 (0x400000U)

	)

9776 
	#SYSCON_AUDPLLFRAC_REQ_SHIFT
 (22U)

	)

9777 
	#SYSCON_AUDPLLFRAC_REQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLFRAC_REQ_SHIFT
)è& 
SYSCON_AUDPLLFRAC_REQ_MASK
)

	)

9778 
	#SYSCON_AUDPLLFRAC_SEL_EXT_MASK
 (0x800000U)

	)

9779 
	#SYSCON_AUDPLLFRAC_SEL_EXT_SHIFT
 (23U)

	)

9780 
	#SYSCON_AUDPLLFRAC_SEL_EXT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUDPLLFRAC_SEL_EXT_SHIFT
)è& 
SYSCON_AUDPLLFRAC_SEL_EXT_MASK
)

	)

9783 
	#SYSCON_PDSLEEPCFG_PDEN_USB1_PHY_MASK
 (0x1U)

	)

9784 
	#SYSCON_PDSLEEPCFG_PDEN_USB1_PHY_SHIFT
 (0U)

	)

9785 
	#SYSCON_PDSLEEPCFG_PDEN_USB1_PHY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_USB1_PHY_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_USB1_PHY_MASK
)

	)

9786 
	#SYSCON_PDSLEEPCFG_PDEN_USB1_PLL_MASK
 (0x2U)

	)

9787 
	#SYSCON_PDSLEEPCFG_PDEN_USB1_PLL_SHIFT
 (1U)

	)

9788 
	#SYSCON_PDSLEEPCFG_PDEN_USB1_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_USB1_PLL_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_USB1_PLL_MASK
)

	)

9789 
	#SYSCON_PDSLEEPCFG_PDEN_AUD_PLL_MASK
 (0x4U)

	)

9790 
	#SYSCON_PDSLEEPCFG_PDEN_AUD_PLL_SHIFT
 (2U)

	)

9791 
	#SYSCON_PDSLEEPCFG_PDEN_AUD_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_AUD_PLL_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_AUD_PLL_MASK
)

	)

9792 
	#SYSCON_PDSLEEPCFG_PDEN_SYSOSC_MASK
 (0x8U)

	)

9793 
	#SYSCON_PDSLEEPCFG_PDEN_SYSOSC_SHIFT
 (3U)

	)

9794 
	#SYSCON_PDSLEEPCFG_PDEN_SYSOSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_SYSOSC_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_SYSOSC_MASK
)

	)

9795 
	#SYSCON_PDSLEEPCFG_PDEN_FRO_MASK
 (0x10U)

	)

9796 
	#SYSCON_PDSLEEPCFG_PDEN_FRO_SHIFT
 (4U)

	)

9797 
	#SYSCON_PDSLEEPCFG_PDEN_FRO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_FRO_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_FRO_MASK
)

	)

9798 
	#SYSCON_PDSLEEPCFG_PDEN_EEPROM_MASK
 (0x20U)

	)

9799 
	#SYSCON_PDSLEEPCFG_PDEN_EEPROM_SHIFT
 (5U)

	)

9800 
	#SYSCON_PDSLEEPCFG_PDEN_EEPROM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_EEPROM_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_EEPROM_MASK
)

	)

9801 
	#SYSCON_PDSLEEPCFG_PDEN_TS_MASK
 (0x40U)

	)

9802 
	#SYSCON_PDSLEEPCFG_PDEN_TS_SHIFT
 (6U)

	)

9803 
	#SYSCON_PDSLEEPCFG_PDEN_TS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_TS_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_TS_MASK
)

	)

9804 
	#SYSCON_PDSLEEPCFG_PDEN_BOD_RST_MASK
 (0x80U)

	)

9805 
	#SYSCON_PDSLEEPCFG_PDEN_BOD_RST_SHIFT
 (7U)

	)

9806 
	#SYSCON_PDSLEEPCFG_PDEN_BOD_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_BOD_RST_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_BOD_RST_MASK
)

	)

9807 
	#SYSCON_PDSLEEPCFG_PDEN_RNG_MASK
 (0x80U)

	)

9808 
	#SYSCON_PDSLEEPCFG_PDEN_RNG_SHIFT
 (7U)

	)

9809 
	#SYSCON_PDSLEEPCFG_PDEN_RNG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_RNG_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_RNG_MASK
)

	)

9810 
	#SYSCON_PDSLEEPCFG_PDEN_BOD_INTR_MASK
 (0x100U)

	)

9811 
	#SYSCON_PDSLEEPCFG_PDEN_BOD_INTR_SHIFT
 (8U)

	)

9812 
	#SYSCON_PDSLEEPCFG_PDEN_BOD_INTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_BOD_INTR_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_BOD_INTR_MASK
)

	)

9813 
	#SYSCON_PDSLEEPCFG_PDEN_VD2_ANA_MASK
 (0x200U)

	)

9814 
	#SYSCON_PDSLEEPCFG_PDEN_VD2_ANA_SHIFT
 (9U)

	)

9815 
	#SYSCON_PDSLEEPCFG_PDEN_VD2_ANA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_VD2_ANA_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_VD2_ANA_MASK
)

	)

9816 
	#SYSCON_PDSLEEPCFG_PDEN_ADC0_MASK
 (0x400U)

	)

9817 
	#SYSCON_PDSLEEPCFG_PDEN_ADC0_SHIFT
 (10U)

	)

9818 
	#SYSCON_PDSLEEPCFG_PDEN_ADC0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_ADC0_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_ADC0_MASK
)

	)

9819 
	#SYSCON_PDSLEEPCFG_PDEN_SRAMX_MASK
 (0x2000U)

	)

9820 
	#SYSCON_PDSLEEPCFG_PDEN_SRAMX_SHIFT
 (13U)

	)

9821 
	#SYSCON_PDSLEEPCFG_PDEN_SRAMX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_SRAMX_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_SRAMX_MASK
)

	)

9822 
	#SYSCON_PDSLEEPCFG_PDEN_SRAM0_MASK
 (0x4000U)

	)

9823 
	#SYSCON_PDSLEEPCFG_PDEN_SRAM0_SHIFT
 (14U)

	)

9824 
	#SYSCON_PDSLEEPCFG_PDEN_SRAM0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_SRAM0_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_SRAM0_MASK
)

	)

9825 
	#SYSCON_PDSLEEPCFG_PDEN_SRAM1_2_3_MASK
 (0x8000U)

	)

9826 
	#SYSCON_PDSLEEPCFG_PDEN_SRAM1_2_3_SHIFT
 (15U)

	)

9827 
	#SYSCON_PDSLEEPCFG_PDEN_SRAM1_2_3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_SRAM1_2_3_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_SRAM1_2_3_MASK
)

	)

9828 
	#SYSCON_PDSLEEPCFG_PDEN_USB_RAM_MASK
 (0x10000U)

	)

9829 
	#SYSCON_PDSLEEPCFG_PDEN_USB_RAM_SHIFT
 (16U)

	)

9830 
	#SYSCON_PDSLEEPCFG_PDEN_USB_RAM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_USB_RAM_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_USB_RAM_MASK
)

	)

9831 
	#SYSCON_PDSLEEPCFG_PDEN_ROM_MASK
 (0x20000U)

	)

9832 
	#SYSCON_PDSLEEPCFG_PDEN_ROM_SHIFT
 (17U)

	)

9833 
	#SYSCON_PDSLEEPCFG_PDEN_ROM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_ROM_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_ROM_MASK
)

	)

9834 
	#SYSCON_PDSLEEPCFG_PDEN_VDDA_MASK
 (0x80000U)

	)

9835 
	#SYSCON_PDSLEEPCFG_PDEN_VDDA_SHIFT
 (19U)

	)

9836 
	#SYSCON_PDSLEEPCFG_PDEN_VDDA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_VDDA_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_VDDA_MASK
)

	)

9837 
	#SYSCON_PDSLEEPCFG_PDEN_WDT_OSC_MASK
 (0x100000U)

	)

9838 
	#SYSCON_PDSLEEPCFG_PDEN_WDT_OSC_SHIFT
 (20U)

	)

9839 
	#SYSCON_PDSLEEPCFG_PDEN_WDT_OSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_WDT_OSC_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_WDT_OSC_MASK
)

	)

9840 
	#SYSCON_PDSLEEPCFG_PDEN_USB0_PHY_MASK
 (0x200000U)

	)

9841 
	#SYSCON_PDSLEEPCFG_PDEN_USB0_PHY_SHIFT
 (21U)

	)

9842 
	#SYSCON_PDSLEEPCFG_PDEN_USB0_PHY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_USB0_PHY_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_USB0_PHY_MASK
)

	)

9843 
	#SYSCON_PDSLEEPCFG_PDEN_SYS_PLL_MASK
 (0x400000U)

	)

9844 
	#SYSCON_PDSLEEPCFG_PDEN_SYS_PLL_SHIFT
 (22U)

	)

9845 
	#SYSCON_PDSLEEPCFG_PDEN_SYS_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_SYS_PLL_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_SYS_PLL_MASK
)

	)

9846 
	#SYSCON_PDSLEEPCFG_PDEN_VREFP_MASK
 (0x800000U)

	)

9847 
	#SYSCON_PDSLEEPCFG_PDEN_VREFP_SHIFT
 (23U)

	)

9848 
	#SYSCON_PDSLEEPCFG_PDEN_VREFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_VREFP_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_VREFP_MASK
)

	)

9849 
	#SYSCON_PDSLEEPCFG_PDEN_VD3_MASK
 (0x4000000U)

	)

9850 
	#SYSCON_PDSLEEPCFG_PDEN_VD3_SHIFT
 (26U)

	)

9851 
	#SYSCON_PDSLEEPCFG_PDEN_VD3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_VD3_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_VD3_MASK
)

	)

9852 
	#SYSCON_PDSLEEPCFG_PDEN_VD4_MASK
 (0x8000000U)

	)

9853 
	#SYSCON_PDSLEEPCFG_PDEN_VD4_SHIFT
 (27U)

	)

9854 
	#SYSCON_PDSLEEPCFG_PDEN_VD4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_VD4_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_VD4_MASK
)

	)

9855 
	#SYSCON_PDSLEEPCFG_PDEN_VD5_MASK
 (0x10000000U)

	)

9856 
	#SYSCON_PDSLEEPCFG_PDEN_VD5_SHIFT
 (28U)

	)

9857 
	#SYSCON_PDSLEEPCFG_PDEN_VD5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_VD5_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_VD5_MASK
)

	)

9858 
	#SYSCON_PDSLEEPCFG_PDEN_VD6_MASK
 (0x20000000U)

	)

9859 
	#SYSCON_PDSLEEPCFG_PDEN_VD6_SHIFT
 (29U)

	)

9860 
	#SYSCON_PDSLEEPCFG_PDEN_VD6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDSLEEPCFG_PDEN_VD6_SHIFT
)è& 
SYSCON_PDSLEEPCFG_PDEN_VD6_MASK
)

	)

9863 
	#SYSCON_PDSLEEPCFG_COUNT
 (2U)

	)

9866 
	#SYSCON_PDRUNCFG_PDEN_USB1_PHY_MASK
 (0x1U)

	)

9867 
	#SYSCON_PDRUNCFG_PDEN_USB1_PHY_SHIFT
 (0U)

	)

9868 
	#SYSCON_PDRUNCFG_PDEN_USB1_PHY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_USB1_PHY_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_USB1_PHY_MASK
)

	)

9869 
	#SYSCON_PDRUNCFG_PDEN_USB1_PLL_MASK
 (0x2U)

	)

9870 
	#SYSCON_PDRUNCFG_PDEN_USB1_PLL_SHIFT
 (1U)

	)

9871 
	#SYSCON_PDRUNCFG_PDEN_USB1_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_USB1_PLL_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_USB1_PLL_MASK
)

	)

9872 
	#SYSCON_PDRUNCFG_PDEN_AUD_PLL_MASK
 (0x4U)

	)

9873 
	#SYSCON_PDRUNCFG_PDEN_AUD_PLL_SHIFT
 (2U)

	)

9874 
	#SYSCON_PDRUNCFG_PDEN_AUD_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_AUD_PLL_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_AUD_PLL_MASK
)

	)

9875 
	#SYSCON_PDRUNCFG_PDEN_SYSOSC_MASK
 (0x8U)

	)

9876 
	#SYSCON_PDRUNCFG_PDEN_SYSOSC_SHIFT
 (3U)

	)

9877 
	#SYSCON_PDRUNCFG_PDEN_SYSOSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_SYSOSC_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_SYSOSC_MASK
)

	)

9878 
	#SYSCON_PDRUNCFG_PDEN_FRO_MASK
 (0x10U)

	)

9879 
	#SYSCON_PDRUNCFG_PDEN_FRO_SHIFT
 (4U)

	)

9880 
	#SYSCON_PDRUNCFG_PDEN_FRO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_FRO_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_FRO_MASK
)

	)

9881 
	#SYSCON_PDRUNCFG_PDEN_EEPROM_MASK
 (0x20U)

	)

9882 
	#SYSCON_PDRUNCFG_PDEN_EEPROM_SHIFT
 (5U)

	)

9883 
	#SYSCON_PDRUNCFG_PDEN_EEPROM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_EEPROM_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_EEPROM_MASK
)

	)

9884 
	#SYSCON_PDRUNCFG_PDEN_TS_MASK
 (0x40U)

	)

9885 
	#SYSCON_PDRUNCFG_PDEN_TS_SHIFT
 (6U)

	)

9886 
	#SYSCON_PDRUNCFG_PDEN_TS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_TS_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_TS_MASK
)

	)

9887 
	#SYSCON_PDRUNCFG_PDEN_BOD_RST_MASK
 (0x80U)

	)

9888 
	#SYSCON_PDRUNCFG_PDEN_BOD_RST_SHIFT
 (7U)

	)

9889 
	#SYSCON_PDRUNCFG_PDEN_BOD_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_BOD_RST_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_BOD_RST_MASK
)

	)

9890 
	#SYSCON_PDRUNCFG_PDEN_RNG_MASK
 (0x80U)

	)

9891 
	#SYSCON_PDRUNCFG_PDEN_RNG_SHIFT
 (7U)

	)

9892 
	#SYSCON_PDRUNCFG_PDEN_RNG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_RNG_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_RNG_MASK
)

	)

9893 
	#SYSCON_PDRUNCFG_PDEN_BOD_INTR_MASK
 (0x100U)

	)

9894 
	#SYSCON_PDRUNCFG_PDEN_BOD_INTR_SHIFT
 (8U)

	)

9895 
	#SYSCON_PDRUNCFG_PDEN_BOD_INTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_BOD_INTR_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_BOD_INTR_MASK
)

	)

9896 
	#SYSCON_PDRUNCFG_PDEN_VD2_ANA_MASK
 (0x200U)

	)

9897 
	#SYSCON_PDRUNCFG_PDEN_VD2_ANA_SHIFT
 (9U)

	)

9898 
	#SYSCON_PDRUNCFG_PDEN_VD2_ANA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_VD2_ANA_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_VD2_ANA_MASK
)

	)

9899 
	#SYSCON_PDRUNCFG_PDEN_ADC0_MASK
 (0x400U)

	)

9900 
	#SYSCON_PDRUNCFG_PDEN_ADC0_SHIFT
 (10U)

	)

9901 
	#SYSCON_PDRUNCFG_PDEN_ADC0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_ADC0_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_ADC0_MASK
)

	)

9902 
	#SYSCON_PDRUNCFG_PDEN_SRAMX_MASK
 (0x2000U)

	)

9903 
	#SYSCON_PDRUNCFG_PDEN_SRAMX_SHIFT
 (13U)

	)

9904 
	#SYSCON_PDRUNCFG_PDEN_SRAMX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_SRAMX_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_SRAMX_MASK
)

	)

9905 
	#SYSCON_PDRUNCFG_PDEN_SRAM0_MASK
 (0x4000U)

	)

9906 
	#SYSCON_PDRUNCFG_PDEN_SRAM0_SHIFT
 (14U)

	)

9907 
	#SYSCON_PDRUNCFG_PDEN_SRAM0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_SRAM0_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_SRAM0_MASK
)

	)

9908 
	#SYSCON_PDRUNCFG_PDEN_SRAM1_2_3_MASK
 (0x8000U)

	)

9909 
	#SYSCON_PDRUNCFG_PDEN_SRAM1_2_3_SHIFT
 (15U)

	)

9910 
	#SYSCON_PDRUNCFG_PDEN_SRAM1_2_3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_SRAM1_2_3_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_SRAM1_2_3_MASK
)

	)

9911 
	#SYSCON_PDRUNCFG_PDEN_USB_RAM_MASK
 (0x10000U)

	)

9912 
	#SYSCON_PDRUNCFG_PDEN_USB_RAM_SHIFT
 (16U)

	)

9913 
	#SYSCON_PDRUNCFG_PDEN_USB_RAM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_USB_RAM_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_USB_RAM_MASK
)

	)

9914 
	#SYSCON_PDRUNCFG_PDEN_ROM_MASK
 (0x20000U)

	)

9915 
	#SYSCON_PDRUNCFG_PDEN_ROM_SHIFT
 (17U)

	)

9916 
	#SYSCON_PDRUNCFG_PDEN_ROM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_ROM_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_ROM_MASK
)

	)

9917 
	#SYSCON_PDRUNCFG_PDEN_VDDA_MASK
 (0x80000U)

	)

9918 
	#SYSCON_PDRUNCFG_PDEN_VDDA_SHIFT
 (19U)

	)

9919 
	#SYSCON_PDRUNCFG_PDEN_VDDA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_VDDA_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_VDDA_MASK
)

	)

9920 
	#SYSCON_PDRUNCFG_PDEN_WDT_OSC_MASK
 (0x100000U)

	)

9921 
	#SYSCON_PDRUNCFG_PDEN_WDT_OSC_SHIFT
 (20U)

	)

9922 
	#SYSCON_PDRUNCFG_PDEN_WDT_OSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_WDT_OSC_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_WDT_OSC_MASK
)

	)

9923 
	#SYSCON_PDRUNCFG_PDEN_USB0_PHY_MASK
 (0x200000U)

	)

9924 
	#SYSCON_PDRUNCFG_PDEN_USB0_PHY_SHIFT
 (21U)

	)

9925 
	#SYSCON_PDRUNCFG_PDEN_USB0_PHY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_USB0_PHY_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_USB0_PHY_MASK
)

	)

9926 
	#SYSCON_PDRUNCFG_PDEN_SYS_PLL_MASK
 (0x400000U)

	)

9927 
	#SYSCON_PDRUNCFG_PDEN_SYS_PLL_SHIFT
 (22U)

	)

9928 
	#SYSCON_PDRUNCFG_PDEN_SYS_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_SYS_PLL_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_SYS_PLL_MASK
)

	)

9929 
	#SYSCON_PDRUNCFG_PDEN_VREFP_MASK
 (0x800000U)

	)

9930 
	#SYSCON_PDRUNCFG_PDEN_VREFP_SHIFT
 (23U)

	)

9931 
	#SYSCON_PDRUNCFG_PDEN_VREFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_VREFP_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_VREFP_MASK
)

	)

9932 
	#SYSCON_PDRUNCFG_PDEN_VD3_MASK
 (0x4000000U)

	)

9933 
	#SYSCON_PDRUNCFG_PDEN_VD3_SHIFT
 (26U)

	)

9934 
	#SYSCON_PDRUNCFG_PDEN_VD3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_VD3_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_VD3_MASK
)

	)

9935 
	#SYSCON_PDRUNCFG_PDEN_VD4_MASK
 (0x8000000U)

	)

9936 
	#SYSCON_PDRUNCFG_PDEN_VD4_SHIFT
 (27U)

	)

9937 
	#SYSCON_PDRUNCFG_PDEN_VD4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_VD4_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_VD4_MASK
)

	)

9938 
	#SYSCON_PDRUNCFG_PDEN_VD5_MASK
 (0x10000000U)

	)

9939 
	#SYSCON_PDRUNCFG_PDEN_VD5_SHIFT
 (28U)

	)

9940 
	#SYSCON_PDRUNCFG_PDEN_VD5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_VD5_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_VD5_MASK
)

	)

9941 
	#SYSCON_PDRUNCFG_PDEN_VD6_MASK
 (0x20000000U)

	)

9942 
	#SYSCON_PDRUNCFG_PDEN_VD6_SHIFT
 (29U)

	)

9943 
	#SYSCON_PDRUNCFG_PDEN_VD6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFG_PDEN_VD6_SHIFT
)è& 
SYSCON_PDRUNCFG_PDEN_VD6_MASK
)

	)

9946 
	#SYSCON_PDRUNCFG_COUNT
 (2U)

	)

9949 
	#SYSCON_PDRUNCFGSET_PDEN_USB1_PHY_MASK
 (0x1U)

	)

9950 
	#SYSCON_PDRUNCFGSET_PDEN_USB1_PHY_SHIFT
 (0U)

	)

9951 
	#SYSCON_PDRUNCFGSET_PDEN_USB1_PHY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_USB1_PHY_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_USB1_PHY_MASK
)

	)

9952 
	#SYSCON_PDRUNCFGSET_PDEN_USB1_PLL_MASK
 (0x2U)

	)

9953 
	#SYSCON_PDRUNCFGSET_PDEN_USB1_PLL_SHIFT
 (1U)

	)

9954 
	#SYSCON_PDRUNCFGSET_PDEN_USB1_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_USB1_PLL_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_USB1_PLL_MASK
)

	)

9955 
	#SYSCON_PDRUNCFGSET_PDEN_AUD_PLL_MASK
 (0x4U)

	)

9956 
	#SYSCON_PDRUNCFGSET_PDEN_AUD_PLL_SHIFT
 (2U)

	)

9957 
	#SYSCON_PDRUNCFGSET_PDEN_AUD_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_AUD_PLL_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_AUD_PLL_MASK
)

	)

9958 
	#SYSCON_PDRUNCFGSET_PDEN_SYSOSC_MASK
 (0x8U)

	)

9959 
	#SYSCON_PDRUNCFGSET_PDEN_SYSOSC_SHIFT
 (3U)

	)

9960 
	#SYSCON_PDRUNCFGSET_PDEN_SYSOSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_SYSOSC_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_SYSOSC_MASK
)

	)

9961 
	#SYSCON_PDRUNCFGSET_PDEN_FRO_MASK
 (0x10U)

	)

9962 
	#SYSCON_PDRUNCFGSET_PDEN_FRO_SHIFT
 (4U)

	)

9963 
	#SYSCON_PDRUNCFGSET_PDEN_FRO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_FRO_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_FRO_MASK
)

	)

9964 
	#SYSCON_PDRUNCFGSET_PDEN_EEPROM_MASK
 (0x20U)

	)

9965 
	#SYSCON_PDRUNCFGSET_PDEN_EEPROM_SHIFT
 (5U)

	)

9966 
	#SYSCON_PDRUNCFGSET_PDEN_EEPROM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_EEPROM_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_EEPROM_MASK
)

	)

9967 
	#SYSCON_PDRUNCFGSET_PDEN_TS_MASK
 (0x40U)

	)

9968 
	#SYSCON_PDRUNCFGSET_PDEN_TS_SHIFT
 (6U)

	)

9969 
	#SYSCON_PDRUNCFGSET_PDEN_TS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_TS_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_TS_MASK
)

	)

9970 
	#SYSCON_PDRUNCFGSET_PDEN_BOD_RST_MASK
 (0x80U)

	)

9971 
	#SYSCON_PDRUNCFGSET_PDEN_BOD_RST_SHIFT
 (7U)

	)

9972 
	#SYSCON_PDRUNCFGSET_PDEN_BOD_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_BOD_RST_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_BOD_RST_MASK
)

	)

9973 
	#SYSCON_PDRUNCFGSET_PDEN_RNG_MASK
 (0x80U)

	)

9974 
	#SYSCON_PDRUNCFGSET_PDEN_RNG_SHIFT
 (7U)

	)

9975 
	#SYSCON_PDRUNCFGSET_PDEN_RNG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_RNG_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_RNG_MASK
)

	)

9976 
	#SYSCON_PDRUNCFGSET_PDEN_BOD_INTR_MASK
 (0x100U)

	)

9977 
	#SYSCON_PDRUNCFGSET_PDEN_BOD_INTR_SHIFT
 (8U)

	)

9978 
	#SYSCON_PDRUNCFGSET_PDEN_BOD_INTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_BOD_INTR_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_BOD_INTR_MASK
)

	)

9979 
	#SYSCON_PDRUNCFGSET_PDEN_VD2_ANA_MASK
 (0x200U)

	)

9980 
	#SYSCON_PDRUNCFGSET_PDEN_VD2_ANA_SHIFT
 (9U)

	)

9981 
	#SYSCON_PDRUNCFGSET_PDEN_VD2_ANA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_VD2_ANA_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_VD2_ANA_MASK
)

	)

9982 
	#SYSCON_PDRUNCFGSET_PDEN_ADC0_MASK
 (0x400U)

	)

9983 
	#SYSCON_PDRUNCFGSET_PDEN_ADC0_SHIFT
 (10U)

	)

9984 
	#SYSCON_PDRUNCFGSET_PDEN_ADC0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_ADC0_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_ADC0_MASK
)

	)

9985 
	#SYSCON_PDRUNCFGSET_PDEN_SRAMX_MASK
 (0x2000U)

	)

9986 
	#SYSCON_PDRUNCFGSET_PDEN_SRAMX_SHIFT
 (13U)

	)

9987 
	#SYSCON_PDRUNCFGSET_PDEN_SRAMX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_SRAMX_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_SRAMX_MASK
)

	)

9988 
	#SYSCON_PDRUNCFGSET_PDEN_SRAM0_MASK
 (0x4000U)

	)

9989 
	#SYSCON_PDRUNCFGSET_PDEN_SRAM0_SHIFT
 (14U)

	)

9990 
	#SYSCON_PDRUNCFGSET_PDEN_SRAM0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_SRAM0_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_SRAM0_MASK
)

	)

9991 
	#SYSCON_PDRUNCFGSET_PDEN_SRAM1_2_3_MASK
 (0x8000U)

	)

9992 
	#SYSCON_PDRUNCFGSET_PDEN_SRAM1_2_3_SHIFT
 (15U)

	)

9993 
	#SYSCON_PDRUNCFGSET_PDEN_SRAM1_2_3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_SRAM1_2_3_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_SRAM1_2_3_MASK
)

	)

9994 
	#SYSCON_PDRUNCFGSET_PDEN_USB_RAM_MASK
 (0x10000U)

	)

9995 
	#SYSCON_PDRUNCFGSET_PDEN_USB_RAM_SHIFT
 (16U)

	)

9996 
	#SYSCON_PDRUNCFGSET_PDEN_USB_RAM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_USB_RAM_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_USB_RAM_MASK
)

	)

9997 
	#SYSCON_PDRUNCFGSET_PDEN_ROM_MASK
 (0x20000U)

	)

9998 
	#SYSCON_PDRUNCFGSET_PDEN_ROM_SHIFT
 (17U)

	)

9999 
	#SYSCON_PDRUNCFGSET_PDEN_ROM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_ROM_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_ROM_MASK
)

	)

10000 
	#SYSCON_PDRUNCFGSET_PDEN_VDDA_MASK
 (0x80000U)

	)

10001 
	#SYSCON_PDRUNCFGSET_PDEN_VDDA_SHIFT
 (19U)

	)

10002 
	#SYSCON_PDRUNCFGSET_PDEN_VDDA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_VDDA_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_VDDA_MASK
)

	)

10003 
	#SYSCON_PDRUNCFGSET_PDEN_WDT_OSC_MASK
 (0x100000U)

	)

10004 
	#SYSCON_PDRUNCFGSET_PDEN_WDT_OSC_SHIFT
 (20U)

	)

10005 
	#SYSCON_PDRUNCFGSET_PDEN_WDT_OSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_WDT_OSC_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_WDT_OSC_MASK
)

	)

10006 
	#SYSCON_PDRUNCFGSET_PDEN_USB0_PHY_MASK
 (0x200000U)

	)

10007 
	#SYSCON_PDRUNCFGSET_PDEN_USB0_PHY_SHIFT
 (21U)

	)

10008 
	#SYSCON_PDRUNCFGSET_PDEN_USB0_PHY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_USB0_PHY_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_USB0_PHY_MASK
)

	)

10009 
	#SYSCON_PDRUNCFGSET_PDEN_SYS_PLL_MASK
 (0x400000U)

	)

10010 
	#SYSCON_PDRUNCFGSET_PDEN_SYS_PLL_SHIFT
 (22U)

	)

10011 
	#SYSCON_PDRUNCFGSET_PDEN_SYS_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_SYS_PLL_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_SYS_PLL_MASK
)

	)

10012 
	#SYSCON_PDRUNCFGSET_PDEN_VREFP_MASK
 (0x800000U)

	)

10013 
	#SYSCON_PDRUNCFGSET_PDEN_VREFP_SHIFT
 (23U)

	)

10014 
	#SYSCON_PDRUNCFGSET_PDEN_VREFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_VREFP_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_VREFP_MASK
)

	)

10015 
	#SYSCON_PDRUNCFGSET_PDEN_VD3_MASK
 (0x4000000U)

	)

10016 
	#SYSCON_PDRUNCFGSET_PDEN_VD3_SHIFT
 (26U)

	)

10017 
	#SYSCON_PDRUNCFGSET_PDEN_VD3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_VD3_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_VD3_MASK
)

	)

10018 
	#SYSCON_PDRUNCFGSET_PDEN_VD4_MASK
 (0x8000000U)

	)

10019 
	#SYSCON_PDRUNCFGSET_PDEN_VD4_SHIFT
 (27U)

	)

10020 
	#SYSCON_PDRUNCFGSET_PDEN_VD4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_VD4_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_VD4_MASK
)

	)

10021 
	#SYSCON_PDRUNCFGSET_PDEN_VD5_MASK
 (0x10000000U)

	)

10022 
	#SYSCON_PDRUNCFGSET_PDEN_VD5_SHIFT
 (28U)

	)

10023 
	#SYSCON_PDRUNCFGSET_PDEN_VD5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_VD5_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_VD5_MASK
)

	)

10024 
	#SYSCON_PDRUNCFGSET_PDEN_VD6_MASK
 (0x20000000U)

	)

10025 
	#SYSCON_PDRUNCFGSET_PDEN_VD6_SHIFT
 (29U)

	)

10026 
	#SYSCON_PDRUNCFGSET_PDEN_VD6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGSET_PDEN_VD6_SHIFT
)è& 
SYSCON_PDRUNCFGSET_PDEN_VD6_MASK
)

	)

10029 
	#SYSCON_PDRUNCFGSET_COUNT
 (2U)

	)

10032 
	#SYSCON_PDRUNCFGCLR_PDEN_USB1_PHY_MASK
 (0x1U)

	)

10033 
	#SYSCON_PDRUNCFGCLR_PDEN_USB1_PHY_SHIFT
 (0U)

	)

10034 
	#SYSCON_PDRUNCFGCLR_PDEN_USB1_PHY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_USB1_PHY_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_USB1_PHY_MASK
)

	)

10035 
	#SYSCON_PDRUNCFGCLR_PDEN_USB1_PLL_MASK
 (0x2U)

	)

10036 
	#SYSCON_PDRUNCFGCLR_PDEN_USB1_PLL_SHIFT
 (1U)

	)

10037 
	#SYSCON_PDRUNCFGCLR_PDEN_USB1_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_USB1_PLL_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_USB1_PLL_MASK
)

	)

10038 
	#SYSCON_PDRUNCFGCLR_PDEN_AUD_PLL_MASK
 (0x4U)

	)

10039 
	#SYSCON_PDRUNCFGCLR_PDEN_AUD_PLL_SHIFT
 (2U)

	)

10040 
	#SYSCON_PDRUNCFGCLR_PDEN_AUD_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_AUD_PLL_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_AUD_PLL_MASK
)

	)

10041 
	#SYSCON_PDRUNCFGCLR_PDEN_SYSOSC_MASK
 (0x8U)

	)

10042 
	#SYSCON_PDRUNCFGCLR_PDEN_SYSOSC_SHIFT
 (3U)

	)

10043 
	#SYSCON_PDRUNCFGCLR_PDEN_SYSOSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_SYSOSC_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_SYSOSC_MASK
)

	)

10044 
	#SYSCON_PDRUNCFGCLR_PDEN_FRO_MASK
 (0x10U)

	)

10045 
	#SYSCON_PDRUNCFGCLR_PDEN_FRO_SHIFT
 (4U)

	)

10046 
	#SYSCON_PDRUNCFGCLR_PDEN_FRO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_FRO_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_FRO_MASK
)

	)

10047 
	#SYSCON_PDRUNCFGCLR_PDEN_EEPROM_MASK
 (0x20U)

	)

10048 
	#SYSCON_PDRUNCFGCLR_PDEN_EEPROM_SHIFT
 (5U)

	)

10049 
	#SYSCON_PDRUNCFGCLR_PDEN_EEPROM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_EEPROM_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_EEPROM_MASK
)

	)

10050 
	#SYSCON_PDRUNCFGCLR_PDEN_TS_MASK
 (0x40U)

	)

10051 
	#SYSCON_PDRUNCFGCLR_PDEN_TS_SHIFT
 (6U)

	)

10052 
	#SYSCON_PDRUNCFGCLR_PDEN_TS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_TS_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_TS_MASK
)

	)

10053 
	#SYSCON_PDRUNCFGCLR_PDEN_BOD_RST_MASK
 (0x80U)

	)

10054 
	#SYSCON_PDRUNCFGCLR_PDEN_BOD_RST_SHIFT
 (7U)

	)

10055 
	#SYSCON_PDRUNCFGCLR_PDEN_BOD_RST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_BOD_RST_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_BOD_RST_MASK
)

	)

10056 
	#SYSCON_PDRUNCFGCLR_PDEN_RNG_MASK
 (0x80U)

	)

10057 
	#SYSCON_PDRUNCFGCLR_PDEN_RNG_SHIFT
 (7U)

	)

10058 
	#SYSCON_PDRUNCFGCLR_PDEN_RNG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_RNG_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_RNG_MASK
)

	)

10059 
	#SYSCON_PDRUNCFGCLR_PDEN_BOD_INTR_MASK
 (0x100U)

	)

10060 
	#SYSCON_PDRUNCFGCLR_PDEN_BOD_INTR_SHIFT
 (8U)

	)

10061 
	#SYSCON_PDRUNCFGCLR_PDEN_BOD_INTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_BOD_INTR_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_BOD_INTR_MASK
)

	)

10062 
	#SYSCON_PDRUNCFGCLR_PDEN_VD2_ANA_MASK
 (0x200U)

	)

10063 
	#SYSCON_PDRUNCFGCLR_PDEN_VD2_ANA_SHIFT
 (9U)

	)

10064 
	#SYSCON_PDRUNCFGCLR_PDEN_VD2_ANA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_VD2_ANA_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_VD2_ANA_MASK
)

	)

10065 
	#SYSCON_PDRUNCFGCLR_PDEN_ADC0_MASK
 (0x400U)

	)

10066 
	#SYSCON_PDRUNCFGCLR_PDEN_ADC0_SHIFT
 (10U)

	)

10067 
	#SYSCON_PDRUNCFGCLR_PDEN_ADC0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_ADC0_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_ADC0_MASK
)

	)

10068 
	#SYSCON_PDRUNCFGCLR_PDEN_SRAMX_MASK
 (0x2000U)

	)

10069 
	#SYSCON_PDRUNCFGCLR_PDEN_SRAMX_SHIFT
 (13U)

	)

10070 
	#SYSCON_PDRUNCFGCLR_PDEN_SRAMX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_SRAMX_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_SRAMX_MASK
)

	)

10071 
	#SYSCON_PDRUNCFGCLR_PDEN_SRAM0_MASK
 (0x4000U)

	)

10072 
	#SYSCON_PDRUNCFGCLR_PDEN_SRAM0_SHIFT
 (14U)

	)

10073 
	#SYSCON_PDRUNCFGCLR_PDEN_SRAM0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_SRAM0_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_SRAM0_MASK
)

	)

10074 
	#SYSCON_PDRUNCFGCLR_PDEN_SRAM1_2_3_MASK
 (0x8000U)

	)

10075 
	#SYSCON_PDRUNCFGCLR_PDEN_SRAM1_2_3_SHIFT
 (15U)

	)

10076 
	#SYSCON_PDRUNCFGCLR_PDEN_SRAM1_2_3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_SRAM1_2_3_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_SRAM1_2_3_MASK
)

	)

10077 
	#SYSCON_PDRUNCFGCLR_PDEN_USB_RAM_MASK
 (0x10000U)

	)

10078 
	#SYSCON_PDRUNCFGCLR_PDEN_USB_RAM_SHIFT
 (16U)

	)

10079 
	#SYSCON_PDRUNCFGCLR_PDEN_USB_RAM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_USB_RAM_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_USB_RAM_MASK
)

	)

10080 
	#SYSCON_PDRUNCFGCLR_PDEN_ROM_MASK
 (0x20000U)

	)

10081 
	#SYSCON_PDRUNCFGCLR_PDEN_ROM_SHIFT
 (17U)

	)

10082 
	#SYSCON_PDRUNCFGCLR_PDEN_ROM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_ROM_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_ROM_MASK
)

	)

10083 
	#SYSCON_PDRUNCFGCLR_PDEN_VDDA_MASK
 (0x80000U)

	)

10084 
	#SYSCON_PDRUNCFGCLR_PDEN_VDDA_SHIFT
 (19U)

	)

10085 
	#SYSCON_PDRUNCFGCLR_PDEN_VDDA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_VDDA_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_VDDA_MASK
)

	)

10086 
	#SYSCON_PDRUNCFGCLR_PDEN_WDT_OSC_MASK
 (0x100000U)

	)

10087 
	#SYSCON_PDRUNCFGCLR_PDEN_WDT_OSC_SHIFT
 (20U)

	)

10088 
	#SYSCON_PDRUNCFGCLR_PDEN_WDT_OSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_WDT_OSC_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_WDT_OSC_MASK
)

	)

10089 
	#SYSCON_PDRUNCFGCLR_PDEN_USB0_PHY_MASK
 (0x200000U)

	)

10090 
	#SYSCON_PDRUNCFGCLR_PDEN_USB0_PHY_SHIFT
 (21U)

	)

10091 
	#SYSCON_PDRUNCFGCLR_PDEN_USB0_PHY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_USB0_PHY_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_USB0_PHY_MASK
)

	)

10092 
	#SYSCON_PDRUNCFGCLR_PDEN_SYS_PLL_MASK
 (0x400000U)

	)

10093 
	#SYSCON_PDRUNCFGCLR_PDEN_SYS_PLL_SHIFT
 (22U)

	)

10094 
	#SYSCON_PDRUNCFGCLR_PDEN_SYS_PLL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_SYS_PLL_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_SYS_PLL_MASK
)

	)

10095 
	#SYSCON_PDRUNCFGCLR_PDEN_VREFP_MASK
 (0x800000U)

	)

10096 
	#SYSCON_PDRUNCFGCLR_PDEN_VREFP_SHIFT
 (23U)

	)

10097 
	#SYSCON_PDRUNCFGCLR_PDEN_VREFP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_VREFP_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_VREFP_MASK
)

	)

10098 
	#SYSCON_PDRUNCFGCLR_PDEN_VD3_MASK
 (0x4000000U)

	)

10099 
	#SYSCON_PDRUNCFGCLR_PDEN_VD3_SHIFT
 (26U)

	)

10100 
	#SYSCON_PDRUNCFGCLR_PDEN_VD3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_VD3_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_VD3_MASK
)

	)

10101 
	#SYSCON_PDRUNCFGCLR_PDEN_VD4_MASK
 (0x8000000U)

	)

10102 
	#SYSCON_PDRUNCFGCLR_PDEN_VD4_SHIFT
 (27U)

	)

10103 
	#SYSCON_PDRUNCFGCLR_PDEN_VD4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_VD4_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_VD4_MASK
)

	)

10104 
	#SYSCON_PDRUNCFGCLR_PDEN_VD5_MASK
 (0x10000000U)

	)

10105 
	#SYSCON_PDRUNCFGCLR_PDEN_VD5_SHIFT
 (28U)

	)

10106 
	#SYSCON_PDRUNCFGCLR_PDEN_VD5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_VD5_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_VD5_MASK
)

	)

10107 
	#SYSCON_PDRUNCFGCLR_PDEN_VD6_MASK
 (0x20000000U)

	)

10108 
	#SYSCON_PDRUNCFGCLR_PDEN_VD6_SHIFT
 (29U)

	)

10109 
	#SYSCON_PDRUNCFGCLR_PDEN_VD6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_PDRUNCFGCLR_PDEN_VD6_SHIFT
)è& 
SYSCON_PDRUNCFGCLR_PDEN_VD6_MASK
)

	)

10112 
	#SYSCON_PDRUNCFGCLR_COUNT
 (2U)

	)

10115 
	#SYSCON_STARTER_WDT_BOD_MASK
 (0x1U)

	)

10116 
	#SYSCON_STARTER_WDT_BOD_SHIFT
 (0U)

	)

10117 
	#SYSCON_STARTER_WDT_BOD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_WDT_BOD_SHIFT
)è& 
SYSCON_STARTER_WDT_BOD_MASK
)

	)

10118 
	#SYSCON_STARTER_PINT4_MASK
 (0x1U)

	)

10119 
	#SYSCON_STARTER_PINT4_SHIFT
 (0U)

	)

10120 
	#SYSCON_STARTER_PINT4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_PINT4_SHIFT
)è& 
SYSCON_STARTER_PINT4_MASK
)

	)

10121 
	#SYSCON_STARTER_PINT5_MASK
 (0x2U)

	)

10122 
	#SYSCON_STARTER_PINT5_SHIFT
 (1U)

	)

10123 
	#SYSCON_STARTER_PINT5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_PINT5_SHIFT
)è& 
SYSCON_STARTER_PINT5_MASK
)

	)

10124 
	#SYSCON_STARTER_DMA_MASK
 (0x2U)

	)

10125 
	#SYSCON_STARTER_DMA_SHIFT
 (1U)

	)

10126 
	#SYSCON_STARTER_DMA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_DMA_SHIFT
)è& 
SYSCON_STARTER_DMA_MASK
)

	)

10127 
	#SYSCON_STARTER_GINT0_MASK
 (0x4U)

	)

10128 
	#SYSCON_STARTER_GINT0_SHIFT
 (2U)

	)

10129 
	#SYSCON_STARTER_GINT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_GINT0_SHIFT
)è& 
SYSCON_STARTER_GINT0_MASK
)

	)

10130 
	#SYSCON_STARTER_PINT6_MASK
 (0x4U)

	)

10131 
	#SYSCON_STARTER_PINT6_SHIFT
 (2U)

	)

10132 
	#SYSCON_STARTER_PINT6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_PINT6_SHIFT
)è& 
SYSCON_STARTER_PINT6_MASK
)

	)

10133 
	#SYSCON_STARTER_GINT1_MASK
 (0x8U)

	)

10134 
	#SYSCON_STARTER_GINT1_SHIFT
 (3U)

	)

10135 
	#SYSCON_STARTER_GINT1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_GINT1_SHIFT
)è& 
SYSCON_STARTER_GINT1_MASK
)

	)

10136 
	#SYSCON_STARTER_PINT7_MASK
 (0x8U)

	)

10137 
	#SYSCON_STARTER_PINT7_SHIFT
 (3U)

	)

10138 
	#SYSCON_STARTER_PINT7
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_PINT7_SHIFT
)è& 
SYSCON_STARTER_PINT7_MASK
)

	)

10139 
	#SYSCON_STARTER_CTIMER2_MASK
 (0x10U)

	)

10140 
	#SYSCON_STARTER_CTIMER2_SHIFT
 (4U)

	)

10141 
	#SYSCON_STARTER_CTIMER2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_CTIMER2_SHIFT
)è& 
SYSCON_STARTER_CTIMER2_MASK
)

	)

10142 
	#SYSCON_STARTER_PIN_INT0_MASK
 (0x10U)

	)

10143 
	#SYSCON_STARTER_PIN_INT0_SHIFT
 (4U)

	)

10144 
	#SYSCON_STARTER_PIN_INT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_PIN_INT0_SHIFT
)è& 
SYSCON_STARTER_PIN_INT0_MASK
)

	)

10145 
	#SYSCON_STARTER_CTIMER4_MASK
 (0x20U)

	)

10146 
	#SYSCON_STARTER_CTIMER4_SHIFT
 (5U)

	)

10147 
	#SYSCON_STARTER_CTIMER4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_CTIMER4_SHIFT
)è& 
SYSCON_STARTER_CTIMER4_MASK
)

	)

10148 
	#SYSCON_STARTER_PIN_INT1_MASK
 (0x20U)

	)

10149 
	#SYSCON_STARTER_PIN_INT1_SHIFT
 (5U)

	)

10150 
	#SYSCON_STARTER_PIN_INT1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_PIN_INT1_SHIFT
)è& 
SYSCON_STARTER_PIN_INT1_MASK
)

	)

10151 
	#SYSCON_STARTER_PIN_INT2_MASK
 (0x40U)

	)

10152 
	#SYSCON_STARTER_PIN_INT2_SHIFT
 (6U)

	)

10153 
	#SYSCON_STARTER_PIN_INT2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_PIN_INT2_SHIFT
)è& 
SYSCON_STARTER_PIN_INT2_MASK
)

	)

10154 
	#SYSCON_STARTER_PIN_INT3_MASK
 (0x80U)

	)

10155 
	#SYSCON_STARTER_PIN_INT3_SHIFT
 (7U)

	)

10156 
	#SYSCON_STARTER_PIN_INT3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_PIN_INT3_SHIFT
)è& 
SYSCON_STARTER_PIN_INT3_MASK
)

	)

10157 
	#SYSCON_STARTER_SPIFI_MASK
 (0x80U)

	)

10158 
	#SYSCON_STARTER_SPIFI_SHIFT
 (7U)

	)

10159 
	#SYSCON_STARTER_SPIFI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_SPIFI_SHIFT
)è& 
SYSCON_STARTER_SPIFI_MASK
)

	)

10160 
	#SYSCON_STARTER_FLEXCOMM8_MASK
 (0x100U)

	)

10161 
	#SYSCON_STARTER_FLEXCOMM8_SHIFT
 (8U)

	)

10162 
	#SYSCON_STARTER_FLEXCOMM8
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_FLEXCOMM8_SHIFT
)è& 
SYSCON_STARTER_FLEXCOMM8_MASK
)

	)

10163 
	#SYSCON_STARTER_UTICK_MASK
 (0x100U)

	)

10164 
	#SYSCON_STARTER_UTICK_SHIFT
 (8U)

	)

10165 
	#SYSCON_STARTER_UTICK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_UTICK_SHIFT
)è& 
SYSCON_STARTER_UTICK_MASK
)

	)

10166 
	#SYSCON_STARTER_MRT_MASK
 (0x200U)

	)

10167 
	#SYSCON_STARTER_MRT_SHIFT
 (9U)

	)

10168 
	#SYSCON_STARTER_MRT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_MRT_SHIFT
)è& 
SYSCON_STARTER_MRT_MASK
)

	)

10169 
	#SYSCON_STARTER_FLEXCOMM9_MASK
 (0x200U)

	)

10170 
	#SYSCON_STARTER_FLEXCOMM9_SHIFT
 (9U)

	)

10171 
	#SYSCON_STARTER_FLEXCOMM9
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_FLEXCOMM9_SHIFT
)è& 
SYSCON_STARTER_FLEXCOMM9_MASK
)

	)

10172 
	#SYSCON_STARTER_CTIMER0_MASK
 (0x400U)

	)

10173 
	#SYSCON_STARTER_CTIMER0_SHIFT
 (10U)

	)

10174 
	#SYSCON_STARTER_CTIMER0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_CTIMER0_SHIFT
)è& 
SYSCON_STARTER_CTIMER0_MASK
)

	)

10175 
	#SYSCON_STARTER_CTIMER1_MASK
 (0x800U)

	)

10176 
	#SYSCON_STARTER_CTIMER1_SHIFT
 (11U)

	)

10177 
	#SYSCON_STARTER_CTIMER1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_CTIMER1_SHIFT
)è& 
SYSCON_STARTER_CTIMER1_MASK
)

	)

10178 
	#SYSCON_STARTER_SCT0_MASK
 (0x1000U)

	)

10179 
	#SYSCON_STARTER_SCT0_SHIFT
 (12U)

	)

10180 
	#SYSCON_STARTER_SCT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_SCT0_SHIFT
)è& 
SYSCON_STARTER_SCT0_MASK
)

	)

10181 
	#SYSCON_STARTER_CTIMER3_MASK
 (0x2000U)

	)

10182 
	#SYSCON_STARTER_CTIMER3_SHIFT
 (13U)

	)

10183 
	#SYSCON_STARTER_CTIMER3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_CTIMER3_SHIFT
)è& 
SYSCON_STARTER_CTIMER3_MASK
)

	)

10184 
	#SYSCON_STARTER_FLEXCOMM0_MASK
 (0x4000U)

	)

10185 
	#SYSCON_STARTER_FLEXCOMM0_SHIFT
 (14U)

	)

10186 
	#SYSCON_STARTER_FLEXCOMM0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_FLEXCOMM0_SHIFT
)è& 
SYSCON_STARTER_FLEXCOMM0_MASK
)

	)

10187 
	#SYSCON_STARTER_FLEXCOMM1_MASK
 (0x8000U)

	)

10188 
	#SYSCON_STARTER_FLEXCOMM1_SHIFT
 (15U)

	)

10189 
	#SYSCON_STARTER_FLEXCOMM1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_FLEXCOMM1_SHIFT
)è& 
SYSCON_STARTER_FLEXCOMM1_MASK
)

	)

10190 
	#SYSCON_STARTER_USB1_MASK
 (0x8000U)

	)

10191 
	#SYSCON_STARTER_USB1_SHIFT
 (15U)

	)

10192 
	#SYSCON_STARTER_USB1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_USB1_SHIFT
)è& 
SYSCON_STARTER_USB1_MASK
)

	)

10193 
	#SYSCON_STARTER_FLEXCOMM2_MASK
 (0x10000U)

	)

10194 
	#SYSCON_STARTER_FLEXCOMM2_SHIFT
 (16U)

	)

10195 
	#SYSCON_STARTER_FLEXCOMM2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_FLEXCOMM2_SHIFT
)è& 
SYSCON_STARTER_FLEXCOMM2_MASK
)

	)

10196 
	#SYSCON_STARTER_USB1_ACT_MASK
 (0x10000U)

	)

10197 
	#SYSCON_STARTER_USB1_ACT_SHIFT
 (16U)

	)

10198 
	#SYSCON_STARTER_USB1_ACT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_USB1_ACT_SHIFT
)è& 
SYSCON_STARTER_USB1_ACT_MASK
)

	)

10199 
	#SYSCON_STARTER_ENET_INT1_MASK
 (0x20000U)

	)

10200 
	#SYSCON_STARTER_ENET_INT1_SHIFT
 (17U)

	)

10201 
	#SYSCON_STARTER_ENET_INT1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_ENET_INT1_SHIFT
)è& 
SYSCON_STARTER_ENET_INT1_MASK
)

	)

10202 
	#SYSCON_STARTER_FLEXCOMM3_MASK
 (0x20000U)

	)

10203 
	#SYSCON_STARTER_FLEXCOMM3_SHIFT
 (17U)

	)

10204 
	#SYSCON_STARTER_FLEXCOMM3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_FLEXCOMM3_SHIFT
)è& 
SYSCON_STARTER_FLEXCOMM3_MASK
)

	)

10205 
	#SYSCON_STARTER_ENET_INT2_MASK
 (0x40000U)

	)

10206 
	#SYSCON_STARTER_ENET_INT2_SHIFT
 (18U)

	)

10207 
	#SYSCON_STARTER_ENET_INT2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_ENET_INT2_SHIFT
)è& 
SYSCON_STARTER_ENET_INT2_MASK
)

	)

10208 
	#SYSCON_STARTER_FLEXCOMM4_MASK
 (0x40000U)

	)

10209 
	#SYSCON_STARTER_FLEXCOMM4_SHIFT
 (18U)

	)

10210 
	#SYSCON_STARTER_FLEXCOMM4
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_FLEXCOMM4_SHIFT
)è& 
SYSCON_STARTER_FLEXCOMM4_MASK
)

	)

10211 
	#SYSCON_STARTER_ENET_INT0_MASK
 (0x80000U)

	)

10212 
	#SYSCON_STARTER_ENET_INT0_SHIFT
 (19U)

	)

10213 
	#SYSCON_STARTER_ENET_INT0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_ENET_INT0_SHIFT
)è& 
SYSCON_STARTER_ENET_INT0_MASK
)

	)

10214 
	#SYSCON_STARTER_FLEXCOMM5_MASK
 (0x80000U)

	)

10215 
	#SYSCON_STARTER_FLEXCOMM5_SHIFT
 (19U)

	)

10216 
	#SYSCON_STARTER_FLEXCOMM5
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_FLEXCOMM5_SHIFT
)è& 
SYSCON_STARTER_FLEXCOMM5_MASK
)

	)

10217 
	#SYSCON_STARTER_FLEXCOMM6_MASK
 (0x100000U)

	)

10218 
	#SYSCON_STARTER_FLEXCOMM6_SHIFT
 (20U)

	)

10219 
	#SYSCON_STARTER_FLEXCOMM6
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_FLEXCOMM6_SHIFT
)è& 
SYSCON_STARTER_FLEXCOMM6_MASK
)

	)

10220 
	#SYSCON_STARTER_FLEXCOMM7_MASK
 (0x200000U)

	)

10221 
	#SYSCON_STARTER_FLEXCOMM7_SHIFT
 (21U)

	)

10222 
	#SYSCON_STARTER_FLEXCOMM7
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_FLEXCOMM7_SHIFT
)è& 
SYSCON_STARTER_FLEXCOMM7_MASK
)

	)

10223 
	#SYSCON_STARTER_ADC0_SEQA_MASK
 (0x400000U)

	)

10224 
	#SYSCON_STARTER_ADC0_SEQA_SHIFT
 (22U)

	)

10225 
	#SYSCON_STARTER_ADC0_SEQA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_ADC0_SEQA_SHIFT
)è& 
SYSCON_STARTER_ADC0_SEQA_MASK
)

	)

10226 
	#SYSCON_STARTER_SMARTCARD0_MASK
 (0x800000U)

	)

10227 
	#SYSCON_STARTER_SMARTCARD0_SHIFT
 (23U)

	)

10228 
	#SYSCON_STARTER_SMARTCARD0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_SMARTCARD0_SHIFT
)è& 
SYSCON_STARTER_SMARTCARD0_MASK
)

	)

10229 
	#SYSCON_STARTER_ADC0_SEQB_MASK
 (0x800000U)

	)

10230 
	#SYSCON_STARTER_ADC0_SEQB_SHIFT
 (23U)

	)

10231 
	#SYSCON_STARTER_ADC0_SEQB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_ADC0_SEQB_SHIFT
)è& 
SYSCON_STARTER_ADC0_SEQB_MASK
)

	)

10232 
	#SYSCON_STARTER_ADC0_THCMP_MASK
 (0x1000000U)

	)

10233 
	#SYSCON_STARTER_ADC0_THCMP_SHIFT
 (24U)

	)

10234 
	#SYSCON_STARTER_ADC0_THCMP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_ADC0_THCMP_SHIFT
)è& 
SYSCON_STARTER_ADC0_THCMP_MASK
)

	)

10235 
	#SYSCON_STARTER_SMARTCARD1_MASK
 (0x1000000U)

	)

10236 
	#SYSCON_STARTER_SMARTCARD1_SHIFT
 (24U)

	)

10237 
	#SYSCON_STARTER_SMARTCARD1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_SMARTCARD1_SHIFT
)è& 
SYSCON_STARTER_SMARTCARD1_MASK
)

	)

10238 
	#SYSCON_STARTER_DMIC_MASK
 (0x2000000U)

	)

10239 
	#SYSCON_STARTER_DMIC_SHIFT
 (25U)

	)

10240 
	#SYSCON_STARTER_DMIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_DMIC_SHIFT
)è& 
SYSCON_STARTER_DMIC_MASK
)

	)

10241 
	#SYSCON_STARTER_HWVAD_MASK
 (0x4000000U)

	)

10242 
	#SYSCON_STARTER_HWVAD_SHIFT
 (26U)

	)

10243 
	#SYSCON_STARTER_HWVAD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_HWVAD_SHIFT
)è& 
SYSCON_STARTER_HWVAD_MASK
)

	)

10244 
	#SYSCON_STARTER_USB0_NEEDCLK_MASK
 (0x8000000U)

	)

10245 
	#SYSCON_STARTER_USB0_NEEDCLK_SHIFT
 (27U)

	)

10246 
	#SYSCON_STARTER_USB0_NEEDCLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_USB0_NEEDCLK_SHIFT
)è& 
SYSCON_STARTER_USB0_NEEDCLK_MASK
)

	)

10247 
	#SYSCON_STARTER_USB0_MASK
 (0x10000000U)

	)

10248 
	#SYSCON_STARTER_USB0_SHIFT
 (28U)

	)

10249 
	#SYSCON_STARTER_USB0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_USB0_SHIFT
)è& 
SYSCON_STARTER_USB0_MASK
)

	)

10250 
	#SYSCON_STARTER_RTC_MASK
 (0x20000000U)

	)

10251 
	#SYSCON_STARTER_RTC_SHIFT
 (29U)

	)

10252 
	#SYSCON_STARTER_RTC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTER_RTC_SHIFT
)è& 
SYSCON_STARTER_RTC_MASK
)

	)

10255 
	#SYSCON_STARTER_COUNT
 (2U)

	)

10258 
	#SYSCON_STARTERSET_START_SET_MASK
 (0xFFFFFFFFU)

	)

10259 
	#SYSCON_STARTERSET_START_SET_SHIFT
 (0U)

	)

10260 
	#SYSCON_STARTERSET_START_SET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTERSET_START_SET_SHIFT
)è& 
SYSCON_STARTERSET_START_SET_MASK
)

	)

10263 
	#SYSCON_STARTERSET_COUNT
 (2U)

	)

10266 
	#SYSCON_STARTERCLR_START_CLR_MASK
 (0xFFFFFFFFU)

	)

10267 
	#SYSCON_STARTERCLR_START_CLR_SHIFT
 (0U)

	)

10268 
	#SYSCON_STARTERCLR_START_CLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_STARTERCLR_START_CLR_SHIFT
)è& 
SYSCON_STARTERCLR_START_CLR_MASK
)

	)

10271 
	#SYSCON_STARTERCLR_COUNT
 (2U)

	)

10274 
	#SYSCON_HWWAKE_FORCEWAKE_MASK
 (0x1U)

	)

10275 
	#SYSCON_HWWAKE_FORCEWAKE_SHIFT
 (0U)

	)

10276 
	#SYSCON_HWWAKE_FORCEWAKE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_HWWAKE_FORCEWAKE_SHIFT
)è& 
SYSCON_HWWAKE_FORCEWAKE_MASK
)

	)

10277 
	#SYSCON_HWWAKE_FCWAKE_MASK
 (0x2U)

	)

10278 
	#SYSCON_HWWAKE_FCWAKE_SHIFT
 (1U)

	)

10279 
	#SYSCON_HWWAKE_FCWAKE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_HWWAKE_FCWAKE_SHIFT
)è& 
SYSCON_HWWAKE_FCWAKE_MASK
)

	)

10280 
	#SYSCON_HWWAKE_WAKEDMIC_MASK
 (0x4U)

	)

10281 
	#SYSCON_HWWAKE_WAKEDMIC_SHIFT
 (2U)

	)

10282 
	#SYSCON_HWWAKE_WAKEDMIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_HWWAKE_WAKEDMIC_SHIFT
)è& 
SYSCON_HWWAKE_WAKEDMIC_MASK
)

	)

10283 
	#SYSCON_HWWAKE_WAKEDMA_MASK
 (0x8U)

	)

10284 
	#SYSCON_HWWAKE_WAKEDMA_SHIFT
 (3U)

	)

10285 
	#SYSCON_HWWAKE_WAKEDMA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_HWWAKE_WAKEDMA_SHIFT
)è& 
SYSCON_HWWAKE_WAKEDMA_MASK
)

	)

10288 
	#SYSCON_AUTOCGOR_RAM0X_MASK
 (0x2U)

	)

10289 
	#SYSCON_AUTOCGOR_RAM0X_SHIFT
 (1U)

	)

10290 
	#SYSCON_AUTOCGOR_RAM0X
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUTOCGOR_RAM0X_SHIFT
)è& 
SYSCON_AUTOCGOR_RAM0X_MASK
)

	)

10291 
	#SYSCON_AUTOCGOR_RAM1_MASK
 (0x4U)

	)

10292 
	#SYSCON_AUTOCGOR_RAM1_SHIFT
 (2U)

	)

10293 
	#SYSCON_AUTOCGOR_RAM1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUTOCGOR_RAM1_SHIFT
)è& 
SYSCON_AUTOCGOR_RAM1_MASK
)

	)

10294 
	#SYSCON_AUTOCGOR_RAM2_MASK
 (0x8U)

	)

10295 
	#SYSCON_AUTOCGOR_RAM2_SHIFT
 (3U)

	)

10296 
	#SYSCON_AUTOCGOR_RAM2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUTOCGOR_RAM2_SHIFT
)è& 
SYSCON_AUTOCGOR_RAM2_MASK
)

	)

10297 
	#SYSCON_AUTOCGOR_RAM3_MASK
 (0x10U)

	)

10298 
	#SYSCON_AUTOCGOR_RAM3_SHIFT
 (4U)

	)

10299 
	#SYSCON_AUTOCGOR_RAM3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_AUTOCGOR_RAM3_SHIFT
)è& 
SYSCON_AUTOCGOR_RAM3_MASK
)

	)

10302 
	#SYSCON_JTAGIDCODE_JTAGID_MASK
 (0xFFFFFFFFU)

	)

10303 
	#SYSCON_JTAGIDCODE_JTAGID_SHIFT
 (0U)

	)

10304 
	#SYSCON_JTAGIDCODE_JTAGID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_JTAGIDCODE_JTAGID_SHIFT
)è& 
SYSCON_JTAGIDCODE_JTAGID_MASK
)

	)

10307 
	#SYSCON_DEVICE_ID0_PARTID_MASK
 (0xFFFFFFFFU)

	)

10308 
	#SYSCON_DEVICE_ID0_PARTID_SHIFT
 (0U)

	)

10309 
	#SYSCON_DEVICE_ID0_PARTID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_DEVICE_ID0_PARTID_SHIFT
)è& 
SYSCON_DEVICE_ID0_PARTID_MASK
)

	)

10312 
	#SYSCON_DEVICE_ID1_REVID_MASK
 (0xFFFFFFFFU)

	)

10313 
	#SYSCON_DEVICE_ID1_REVID_SHIFT
 (0U)

	)

10314 
	#SYSCON_DEVICE_ID1_REVID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_DEVICE_ID1_REVID_SHIFT
)è& 
SYSCON_DEVICE_ID1_REVID_MASK
)

	)

10317 
	#SYSCON_BODCTRL_BODRSTLEV_MASK
 (0x3U)

	)

10318 
	#SYSCON_BODCTRL_BODRSTLEV_SHIFT
 (0U)

	)

10319 
	#SYSCON_BODCTRL_BODRSTLEV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_BODCTRL_BODRSTLEV_SHIFT
)è& 
SYSCON_BODCTRL_BODRSTLEV_MASK
)

	)

10320 
	#SYSCON_BODCTRL_BODRSTENA_MASK
 (0x4U)

	)

10321 
	#SYSCON_BODCTRL_BODRSTENA_SHIFT
 (2U)

	)

10322 
	#SYSCON_BODCTRL_BODRSTENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_BODCTRL_BODRSTENA_SHIFT
)è& 
SYSCON_BODCTRL_BODRSTENA_MASK
)

	)

10323 
	#SYSCON_BODCTRL_BODINTLEV_MASK
 (0x18U)

	)

10324 
	#SYSCON_BODCTRL_BODINTLEV_SHIFT
 (3U)

	)

10325 
	#SYSCON_BODCTRL_BODINTLEV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_BODCTRL_BODINTLEV_SHIFT
)è& 
SYSCON_BODCTRL_BODINTLEV_MASK
)

	)

10326 
	#SYSCON_BODCTRL_BODINTENA_MASK
 (0x20U)

	)

10327 
	#SYSCON_BODCTRL_BODINTENA_SHIFT
 (5U)

	)

10328 
	#SYSCON_BODCTRL_BODINTENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_BODCTRL_BODINTENA_SHIFT
)è& 
SYSCON_BODCTRL_BODINTENA_MASK
)

	)

10329 
	#SYSCON_BODCTRL_BODRSTSTAT_MASK
 (0x40U)

	)

10330 
	#SYSCON_BODCTRL_BODRSTSTAT_SHIFT
 (6U)

	)

10331 
	#SYSCON_BODCTRL_BODRSTSTAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_BODCTRL_BODRSTSTAT_SHIFT
)è& 
SYSCON_BODCTRL_BODRSTSTAT_MASK
)

	)

10332 
	#SYSCON_BODCTRL_BODINTSTAT_MASK
 (0x80U)

	)

10333 
	#SYSCON_BODCTRL_BODINTSTAT_SHIFT
 (7U)

	)

10334 
	#SYSCON_BODCTRL_BODINTSTAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
SYSCON_BODCTRL_BODINTSTAT_SHIFT
)è& 
SYSCON_BODCTRL_BODINTSTAT_MASK
)

	)

10344 
	#SYSCON_BASE
 (0x40000000u)

	)

10346 
	#SYSCON
 ((
SYSCON_Ty³
 *)
SYSCON_BASE
)

	)

10348 
	#SYSCON_BASE_ADDRS
 { 
SYSCON_BASE
 }

	)

10350 
	#SYSCON_BASE_PTRS
 { 
SYSCON
 }

	)

10368 
__IO
 
ušt32_t
 
	mCFG
;

10369 
__IO
 
ušt32_t
 
	mCTL
;

10370 
__IO
 
ušt32_t
 
	mSTAT
;

10371 
__IO
 
ušt32_t
 
	mINTENSET
;

10372 
__O
 
ušt32_t
 
	mINTENCLR
;

10373 
ušt8_t
 
	mRESERVED_0
[12];

10374 
__IO
 
ušt32_t
 
	mBRG
;

10375 
__I
 
ušt32_t
 
	mINTSTAT
;

10376 
__IO
 
ušt32_t
 
	mOSR
;

10377 
__IO
 
ušt32_t
 
	mADDR
;

10378 
ušt8_t
 
	mRESERVED_1
[3536];

10379 
__IO
 
ušt32_t
 
	mFIFOCFG
;

10380 
__IO
 
ušt32_t
 
	mFIFOSTAT
;

10381 
__IO
 
ušt32_t
 
	mFIFOTRIG
;

10382 
ušt8_t
 
	mRESERVED_2
[4];

10383 
__IO
 
ušt32_t
 
	mFIFOINTENSET
;

10384 
__IO
 
ušt32_t
 
	mFIFOINTENCLR
;

10385 
__I
 
ušt32_t
 
	mFIFOINTSTAT
;

10386 
ušt8_t
 
	mRESERVED_3
[4];

10387 
__IO
 
ušt32_t
 
	mFIFOWR
;

10388 
ušt8_t
 
	mRESERVED_4
[12];

10389 
__I
 
ušt32_t
 
	mFIFORD
;

10390 
ušt8_t
 
	mRESERVED_5
[12];

10391 
__I
 
ušt32_t
 
	mFIFORDNOPOP
;

10392 
ušt8_t
 
	mRESERVED_6
[440];

10393 
__I
 
ušt32_t
 
	mID
;

10394 } 
	tUSART_Ty³
;

10406 
	#USART_CFG_ENABLE_MASK
 (0x1U)

	)

10407 
	#USART_CFG_ENABLE_SHIFT
 (0U)

	)

10408 
	#USART_CFG_ENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_ENABLE_SHIFT
)è& 
USART_CFG_ENABLE_MASK
)

	)

10409 
	#USART_CFG_DATALEN_MASK
 (0xCU)

	)

10410 
	#USART_CFG_DATALEN_SHIFT
 (2U)

	)

10411 
	#USART_CFG_DATALEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_DATALEN_SHIFT
)è& 
USART_CFG_DATALEN_MASK
)

	)

10412 
	#USART_CFG_PARITYSEL_MASK
 (0x30U)

	)

10413 
	#USART_CFG_PARITYSEL_SHIFT
 (4U)

	)

10414 
	#USART_CFG_PARITYSEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_PARITYSEL_SHIFT
)è& 
USART_CFG_PARITYSEL_MASK
)

	)

10415 
	#USART_CFG_STOPLEN_MASK
 (0x40U)

	)

10416 
	#USART_CFG_STOPLEN_SHIFT
 (6U)

	)

10417 
	#USART_CFG_STOPLEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_STOPLEN_SHIFT
)è& 
USART_CFG_STOPLEN_MASK
)

	)

10418 
	#USART_CFG_MODE32K_MASK
 (0x80U)

	)

10419 
	#USART_CFG_MODE32K_SHIFT
 (7U)

	)

10420 
	#USART_CFG_MODE32K
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_MODE32K_SHIFT
)è& 
USART_CFG_MODE32K_MASK
)

	)

10421 
	#USART_CFG_LINMODE_MASK
 (0x100U)

	)

10422 
	#USART_CFG_LINMODE_SHIFT
 (8U)

	)

10423 
	#USART_CFG_LINMODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_LINMODE_SHIFT
)è& 
USART_CFG_LINMODE_MASK
)

	)

10424 
	#USART_CFG_CTSEN_MASK
 (0x200U)

	)

10425 
	#USART_CFG_CTSEN_SHIFT
 (9U)

	)

10426 
	#USART_CFG_CTSEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_CTSEN_SHIFT
)è& 
USART_CFG_CTSEN_MASK
)

	)

10427 
	#USART_CFG_SYNCEN_MASK
 (0x800U)

	)

10428 
	#USART_CFG_SYNCEN_SHIFT
 (11U)

	)

10429 
	#USART_CFG_SYNCEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_SYNCEN_SHIFT
)è& 
USART_CFG_SYNCEN_MASK
)

	)

10430 
	#USART_CFG_CLKPOL_MASK
 (0x1000U)

	)

10431 
	#USART_CFG_CLKPOL_SHIFT
 (12U)

	)

10432 
	#USART_CFG_CLKPOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_CLKPOL_SHIFT
)è& 
USART_CFG_CLKPOL_MASK
)

	)

10433 
	#USART_CFG_SYNCMST_MASK
 (0x4000U)

	)

10434 
	#USART_CFG_SYNCMST_SHIFT
 (14U)

	)

10435 
	#USART_CFG_SYNCMST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_SYNCMST_SHIFT
)è& 
USART_CFG_SYNCMST_MASK
)

	)

10436 
	#USART_CFG_LOOP_MASK
 (0x8000U)

	)

10437 
	#USART_CFG_LOOP_SHIFT
 (15U)

	)

10438 
	#USART_CFG_LOOP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_LOOP_SHIFT
)è& 
USART_CFG_LOOP_MASK
)

	)

10439 
	#USART_CFG_OETA_MASK
 (0x40000U)

	)

10440 
	#USART_CFG_OETA_SHIFT
 (18U)

	)

10441 
	#USART_CFG_OETA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_OETA_SHIFT
)è& 
USART_CFG_OETA_MASK
)

	)

10442 
	#USART_CFG_AUTOADDR_MASK
 (0x80000U)

	)

10443 
	#USART_CFG_AUTOADDR_SHIFT
 (19U)

	)

10444 
	#USART_CFG_AUTOADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_AUTOADDR_SHIFT
)è& 
USART_CFG_AUTOADDR_MASK
)

	)

10445 
	#USART_CFG_OESEL_MASK
 (0x100000U)

	)

10446 
	#USART_CFG_OESEL_SHIFT
 (20U)

	)

10447 
	#USART_CFG_OESEL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_OESEL_SHIFT
)è& 
USART_CFG_OESEL_MASK
)

	)

10448 
	#USART_CFG_OEPOL_MASK
 (0x200000U)

	)

10449 
	#USART_CFG_OEPOL_SHIFT
 (21U)

	)

10450 
	#USART_CFG_OEPOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_OEPOL_SHIFT
)è& 
USART_CFG_OEPOL_MASK
)

	)

10451 
	#USART_CFG_RXPOL_MASK
 (0x400000U)

	)

10452 
	#USART_CFG_RXPOL_SHIFT
 (22U)

	)

10453 
	#USART_CFG_RXPOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_RXPOL_SHIFT
)è& 
USART_CFG_RXPOL_MASK
)

	)

10454 
	#USART_CFG_TXPOL_MASK
 (0x800000U)

	)

10455 
	#USART_CFG_TXPOL_SHIFT
 (23U)

	)

10456 
	#USART_CFG_TXPOL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CFG_TXPOL_SHIFT
)è& 
USART_CFG_TXPOL_MASK
)

	)

10459 
	#USART_CTL_TXBRKEN_MASK
 (0x2U)

	)

10460 
	#USART_CTL_TXBRKEN_SHIFT
 (1U)

	)

10461 
	#USART_CTL_TXBRKEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CTL_TXBRKEN_SHIFT
)è& 
USART_CTL_TXBRKEN_MASK
)

	)

10462 
	#USART_CTL_ADDRDET_MASK
 (0x4U)

	)

10463 
	#USART_CTL_ADDRDET_SHIFT
 (2U)

	)

10464 
	#USART_CTL_ADDRDET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CTL_ADDRDET_SHIFT
)è& 
USART_CTL_ADDRDET_MASK
)

	)

10465 
	#USART_CTL_TXDIS_MASK
 (0x40U)

	)

10466 
	#USART_CTL_TXDIS_SHIFT
 (6U)

	)

10467 
	#USART_CTL_TXDIS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CTL_TXDIS_SHIFT
)è& 
USART_CTL_TXDIS_MASK
)

	)

10468 
	#USART_CTL_CC_MASK
 (0x100U)

	)

10469 
	#USART_CTL_CC_SHIFT
 (8U)

	)

10470 
	#USART_CTL_CC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CTL_CC_SHIFT
)è& 
USART_CTL_CC_MASK
)

	)

10471 
	#USART_CTL_CLRCCONRX_MASK
 (0x200U)

	)

10472 
	#USART_CTL_CLRCCONRX_SHIFT
 (9U)

	)

10473 
	#USART_CTL_CLRCCONRX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CTL_CLRCCONRX_SHIFT
)è& 
USART_CTL_CLRCCONRX_MASK
)

	)

10474 
	#USART_CTL_AUTOBAUD_MASK
 (0x10000U)

	)

10475 
	#USART_CTL_AUTOBAUD_SHIFT
 (16U)

	)

10476 
	#USART_CTL_AUTOBAUD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_CTL_AUTOBAUD_SHIFT
)è& 
USART_CTL_AUTOBAUD_MASK
)

	)

10479 
	#USART_STAT_RXIDLE_MASK
 (0x2U)

	)

10480 
	#USART_STAT_RXIDLE_SHIFT
 (1U)

	)

10481 
	#USART_STAT_RXIDLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_RXIDLE_SHIFT
)è& 
USART_STAT_RXIDLE_MASK
)

	)

10482 
	#USART_STAT_TXIDLE_MASK
 (0x8U)

	)

10483 
	#USART_STAT_TXIDLE_SHIFT
 (3U)

	)

10484 
	#USART_STAT_TXIDLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_TXIDLE_SHIFT
)è& 
USART_STAT_TXIDLE_MASK
)

	)

10485 
	#USART_STAT_CTS_MASK
 (0x10U)

	)

10486 
	#USART_STAT_CTS_SHIFT
 (4U)

	)

10487 
	#USART_STAT_CTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_CTS_SHIFT
)è& 
USART_STAT_CTS_MASK
)

	)

10488 
	#USART_STAT_DELTACTS_MASK
 (0x20U)

	)

10489 
	#USART_STAT_DELTACTS_SHIFT
 (5U)

	)

10490 
	#USART_STAT_DELTACTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_DELTACTS_SHIFT
)è& 
USART_STAT_DELTACTS_MASK
)

	)

10491 
	#USART_STAT_TXDISSTAT_MASK
 (0x40U)

	)

10492 
	#USART_STAT_TXDISSTAT_SHIFT
 (6U)

	)

10493 
	#USART_STAT_TXDISSTAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_TXDISSTAT_SHIFT
)è& 
USART_STAT_TXDISSTAT_MASK
)

	)

10494 
	#USART_STAT_RXBRK_MASK
 (0x400U)

	)

10495 
	#USART_STAT_RXBRK_SHIFT
 (10U)

	)

10496 
	#USART_STAT_RXBRK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_RXBRK_SHIFT
)è& 
USART_STAT_RXBRK_MASK
)

	)

10497 
	#USART_STAT_DELTARXBRK_MASK
 (0x800U)

	)

10498 
	#USART_STAT_DELTARXBRK_SHIFT
 (11U)

	)

10499 
	#USART_STAT_DELTARXBRK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_DELTARXBRK_SHIFT
)è& 
USART_STAT_DELTARXBRK_MASK
)

	)

10500 
	#USART_STAT_START_MASK
 (0x1000U)

	)

10501 
	#USART_STAT_START_SHIFT
 (12U)

	)

10502 
	#USART_STAT_START
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_START_SHIFT
)è& 
USART_STAT_START_MASK
)

	)

10503 
	#USART_STAT_FRAMERRINT_MASK
 (0x2000U)

	)

10504 
	#USART_STAT_FRAMERRINT_SHIFT
 (13U)

	)

10505 
	#USART_STAT_FRAMERRINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_FRAMERRINT_SHIFT
)è& 
USART_STAT_FRAMERRINT_MASK
)

	)

10506 
	#USART_STAT_PARITYERRINT_MASK
 (0x4000U)

	)

10507 
	#USART_STAT_PARITYERRINT_SHIFT
 (14U)

	)

10508 
	#USART_STAT_PARITYERRINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_PARITYERRINT_SHIFT
)è& 
USART_STAT_PARITYERRINT_MASK
)

	)

10509 
	#USART_STAT_RXNOISEINT_MASK
 (0x8000U)

	)

10510 
	#USART_STAT_RXNOISEINT_SHIFT
 (15U)

	)

10511 
	#USART_STAT_RXNOISEINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_RXNOISEINT_SHIFT
)è& 
USART_STAT_RXNOISEINT_MASK
)

	)

10512 
	#USART_STAT_ABERR_MASK
 (0x10000U)

	)

10513 
	#USART_STAT_ABERR_SHIFT
 (16U)

	)

10514 
	#USART_STAT_ABERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_STAT_ABERR_SHIFT
)è& 
USART_STAT_ABERR_MASK
)

	)

10517 
	#USART_INTENSET_TXIDLEEN_MASK
 (0x8U)

	)

10518 
	#USART_INTENSET_TXIDLEEN_SHIFT
 (3U)

	)

10519 
	#USART_INTENSET_TXIDLEEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENSET_TXIDLEEN_SHIFT
)è& 
USART_INTENSET_TXIDLEEN_MASK
)

	)

10520 
	#USART_INTENSET_DELTACTSEN_MASK
 (0x20U)

	)

10521 
	#USART_INTENSET_DELTACTSEN_SHIFT
 (5U)

	)

10522 
	#USART_INTENSET_DELTACTSEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENSET_DELTACTSEN_SHIFT
)è& 
USART_INTENSET_DELTACTSEN_MASK
)

	)

10523 
	#USART_INTENSET_TXDISEN_MASK
 (0x40U)

	)

10524 
	#USART_INTENSET_TXDISEN_SHIFT
 (6U)

	)

10525 
	#USART_INTENSET_TXDISEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENSET_TXDISEN_SHIFT
)è& 
USART_INTENSET_TXDISEN_MASK
)

	)

10526 
	#USART_INTENSET_DELTARXBRKEN_MASK
 (0x800U)

	)

10527 
	#USART_INTENSET_DELTARXBRKEN_SHIFT
 (11U)

	)

10528 
	#USART_INTENSET_DELTARXBRKEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENSET_DELTARXBRKEN_SHIFT
)è& 
USART_INTENSET_DELTARXBRKEN_MASK
)

	)

10529 
	#USART_INTENSET_STARTEN_MASK
 (0x1000U)

	)

10530 
	#USART_INTENSET_STARTEN_SHIFT
 (12U)

	)

10531 
	#USART_INTENSET_STARTEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENSET_STARTEN_SHIFT
)è& 
USART_INTENSET_STARTEN_MASK
)

	)

10532 
	#USART_INTENSET_FRAMERREN_MASK
 (0x2000U)

	)

10533 
	#USART_INTENSET_FRAMERREN_SHIFT
 (13U)

	)

10534 
	#USART_INTENSET_FRAMERREN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENSET_FRAMERREN_SHIFT
)è& 
USART_INTENSET_FRAMERREN_MASK
)

	)

10535 
	#USART_INTENSET_PARITYERREN_MASK
 (0x4000U)

	)

10536 
	#USART_INTENSET_PARITYERREN_SHIFT
 (14U)

	)

10537 
	#USART_INTENSET_PARITYERREN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENSET_PARITYERREN_SHIFT
)è& 
USART_INTENSET_PARITYERREN_MASK
)

	)

10538 
	#USART_INTENSET_RXNOISEEN_MASK
 (0x8000U)

	)

10539 
	#USART_INTENSET_RXNOISEEN_SHIFT
 (15U)

	)

10540 
	#USART_INTENSET_RXNOISEEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENSET_RXNOISEEN_SHIFT
)è& 
USART_INTENSET_RXNOISEEN_MASK
)

	)

10541 
	#USART_INTENSET_ABERREN_MASK
 (0x10000U)

	)

10542 
	#USART_INTENSET_ABERREN_SHIFT
 (16U)

	)

10543 
	#USART_INTENSET_ABERREN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENSET_ABERREN_SHIFT
)è& 
USART_INTENSET_ABERREN_MASK
)

	)

10546 
	#USART_INTENCLR_TXIDLECLR_MASK
 (0x8U)

	)

10547 
	#USART_INTENCLR_TXIDLECLR_SHIFT
 (3U)

	)

10548 
	#USART_INTENCLR_TXIDLECLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENCLR_TXIDLECLR_SHIFT
)è& 
USART_INTENCLR_TXIDLECLR_MASK
)

	)

10549 
	#USART_INTENCLR_DELTACTSCLR_MASK
 (0x20U)

	)

10550 
	#USART_INTENCLR_DELTACTSCLR_SHIFT
 (5U)

	)

10551 
	#USART_INTENCLR_DELTACTSCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENCLR_DELTACTSCLR_SHIFT
)è& 
USART_INTENCLR_DELTACTSCLR_MASK
)

	)

10552 
	#USART_INTENCLR_TXDISCLR_MASK
 (0x40U)

	)

10553 
	#USART_INTENCLR_TXDISCLR_SHIFT
 (6U)

	)

10554 
	#USART_INTENCLR_TXDISCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENCLR_TXDISCLR_SHIFT
)è& 
USART_INTENCLR_TXDISCLR_MASK
)

	)

10555 
	#USART_INTENCLR_DELTARXBRKCLR_MASK
 (0x800U)

	)

10556 
	#USART_INTENCLR_DELTARXBRKCLR_SHIFT
 (11U)

	)

10557 
	#USART_INTENCLR_DELTARXBRKCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENCLR_DELTARXBRKCLR_SHIFT
)è& 
USART_INTENCLR_DELTARXBRKCLR_MASK
)

	)

10558 
	#USART_INTENCLR_STARTCLR_MASK
 (0x1000U)

	)

10559 
	#USART_INTENCLR_STARTCLR_SHIFT
 (12U)

	)

10560 
	#USART_INTENCLR_STARTCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENCLR_STARTCLR_SHIFT
)è& 
USART_INTENCLR_STARTCLR_MASK
)

	)

10561 
	#USART_INTENCLR_FRAMERRCLR_MASK
 (0x2000U)

	)

10562 
	#USART_INTENCLR_FRAMERRCLR_SHIFT
 (13U)

	)

10563 
	#USART_INTENCLR_FRAMERRCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENCLR_FRAMERRCLR_SHIFT
)è& 
USART_INTENCLR_FRAMERRCLR_MASK
)

	)

10564 
	#USART_INTENCLR_PARITYERRCLR_MASK
 (0x4000U)

	)

10565 
	#USART_INTENCLR_PARITYERRCLR_SHIFT
 (14U)

	)

10566 
	#USART_INTENCLR_PARITYERRCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENCLR_PARITYERRCLR_SHIFT
)è& 
USART_INTENCLR_PARITYERRCLR_MASK
)

	)

10567 
	#USART_INTENCLR_RXNOISECLR_MASK
 (0x8000U)

	)

10568 
	#USART_INTENCLR_RXNOISECLR_SHIFT
 (15U)

	)

10569 
	#USART_INTENCLR_RXNOISECLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENCLR_RXNOISECLR_SHIFT
)è& 
USART_INTENCLR_RXNOISECLR_MASK
)

	)

10570 
	#USART_INTENCLR_ABERRCLR_MASK
 (0x10000U)

	)

10571 
	#USART_INTENCLR_ABERRCLR_SHIFT
 (16U)

	)

10572 
	#USART_INTENCLR_ABERRCLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTENCLR_ABERRCLR_SHIFT
)è& 
USART_INTENCLR_ABERRCLR_MASK
)

	)

10575 
	#USART_BRG_BRGVAL_MASK
 (0xFFFFU)

	)

10576 
	#USART_BRG_BRGVAL_SHIFT
 (0U)

	)

10577 
	#USART_BRG_BRGVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_BRG_BRGVAL_SHIFT
)è& 
USART_BRG_BRGVAL_MASK
)

	)

10580 
	#USART_INTSTAT_TXIDLE_MASK
 (0x8U)

	)

10581 
	#USART_INTSTAT_TXIDLE_SHIFT
 (3U)

	)

10582 
	#USART_INTSTAT_TXIDLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTSTAT_TXIDLE_SHIFT
)è& 
USART_INTSTAT_TXIDLE_MASK
)

	)

10583 
	#USART_INTSTAT_DELTACTS_MASK
 (0x20U)

	)

10584 
	#USART_INTSTAT_DELTACTS_SHIFT
 (5U)

	)

10585 
	#USART_INTSTAT_DELTACTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTSTAT_DELTACTS_SHIFT
)è& 
USART_INTSTAT_DELTACTS_MASK
)

	)

10586 
	#USART_INTSTAT_TXDISINT_MASK
 (0x40U)

	)

10587 
	#USART_INTSTAT_TXDISINT_SHIFT
 (6U)

	)

10588 
	#USART_INTSTAT_TXDISINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTSTAT_TXDISINT_SHIFT
)è& 
USART_INTSTAT_TXDISINT_MASK
)

	)

10589 
	#USART_INTSTAT_DELTARXBRK_MASK
 (0x800U)

	)

10590 
	#USART_INTSTAT_DELTARXBRK_SHIFT
 (11U)

	)

10591 
	#USART_INTSTAT_DELTARXBRK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTSTAT_DELTARXBRK_SHIFT
)è& 
USART_INTSTAT_DELTARXBRK_MASK
)

	)

10592 
	#USART_INTSTAT_START_MASK
 (0x1000U)

	)

10593 
	#USART_INTSTAT_START_SHIFT
 (12U)

	)

10594 
	#USART_INTSTAT_START
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTSTAT_START_SHIFT
)è& 
USART_INTSTAT_START_MASK
)

	)

10595 
	#USART_INTSTAT_FRAMERRINT_MASK
 (0x2000U)

	)

10596 
	#USART_INTSTAT_FRAMERRINT_SHIFT
 (13U)

	)

10597 
	#USART_INTSTAT_FRAMERRINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTSTAT_FRAMERRINT_SHIFT
)è& 
USART_INTSTAT_FRAMERRINT_MASK
)

	)

10598 
	#USART_INTSTAT_PARITYERRINT_MASK
 (0x4000U)

	)

10599 
	#USART_INTSTAT_PARITYERRINT_SHIFT
 (14U)

	)

10600 
	#USART_INTSTAT_PARITYERRINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTSTAT_PARITYERRINT_SHIFT
)è& 
USART_INTSTAT_PARITYERRINT_MASK
)

	)

10601 
	#USART_INTSTAT_RXNOISEINT_MASK
 (0x8000U)

	)

10602 
	#USART_INTSTAT_RXNOISEINT_SHIFT
 (15U)

	)

10603 
	#USART_INTSTAT_RXNOISEINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTSTAT_RXNOISEINT_SHIFT
)è& 
USART_INTSTAT_RXNOISEINT_MASK
)

	)

10604 
	#USART_INTSTAT_ABERRINT_MASK
 (0x10000U)

	)

10605 
	#USART_INTSTAT_ABERRINT_SHIFT
 (16U)

	)

10606 
	#USART_INTSTAT_ABERRINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_INTSTAT_ABERRINT_SHIFT
)è& 
USART_INTSTAT_ABERRINT_MASK
)

	)

10609 
	#USART_OSR_OSRVAL_MASK
 (0xFU)

	)

10610 
	#USART_OSR_OSRVAL_SHIFT
 (0U)

	)

10611 
	#USART_OSR_OSRVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_OSR_OSRVAL_SHIFT
)è& 
USART_OSR_OSRVAL_MASK
)

	)

10614 
	#USART_ADDR_ADDRESS_MASK
 (0xFFU)

	)

10615 
	#USART_ADDR_ADDRESS_SHIFT
 (0U)

	)

10616 
	#USART_ADDR_ADDRESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_ADDR_ADDRESS_SHIFT
)è& 
USART_ADDR_ADDRESS_MASK
)

	)

10619 
	#USART_FIFOCFG_ENABLETX_MASK
 (0x1U)

	)

10620 
	#USART_FIFOCFG_ENABLETX_SHIFT
 (0U)

	)

10621 
	#USART_FIFOCFG_ENABLETX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOCFG_ENABLETX_SHIFT
)è& 
USART_FIFOCFG_ENABLETX_MASK
)

	)

10622 
	#USART_FIFOCFG_ENABLERX_MASK
 (0x2U)

	)

10623 
	#USART_FIFOCFG_ENABLERX_SHIFT
 (1U)

	)

10624 
	#USART_FIFOCFG_ENABLERX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOCFG_ENABLERX_SHIFT
)è& 
USART_FIFOCFG_ENABLERX_MASK
)

	)

10625 
	#USART_FIFOCFG_SIZE_MASK
 (0x30U)

	)

10626 
	#USART_FIFOCFG_SIZE_SHIFT
 (4U)

	)

10627 
	#USART_FIFOCFG_SIZE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOCFG_SIZE_SHIFT
)è& 
USART_FIFOCFG_SIZE_MASK
)

	)

10628 
	#USART_FIFOCFG_DMATX_MASK
 (0x1000U)

	)

10629 
	#USART_FIFOCFG_DMATX_SHIFT
 (12U)

	)

10630 
	#USART_FIFOCFG_DMATX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOCFG_DMATX_SHIFT
)è& 
USART_FIFOCFG_DMATX_MASK
)

	)

10631 
	#USART_FIFOCFG_DMARX_MASK
 (0x2000U)

	)

10632 
	#USART_FIFOCFG_DMARX_SHIFT
 (13U)

	)

10633 
	#USART_FIFOCFG_DMARX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOCFG_DMARX_SHIFT
)è& 
USART_FIFOCFG_DMARX_MASK
)

	)

10634 
	#USART_FIFOCFG_WAKETX_MASK
 (0x4000U)

	)

10635 
	#USART_FIFOCFG_WAKETX_SHIFT
 (14U)

	)

10636 
	#USART_FIFOCFG_WAKETX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOCFG_WAKETX_SHIFT
)è& 
USART_FIFOCFG_WAKETX_MASK
)

	)

10637 
	#USART_FIFOCFG_WAKERX_MASK
 (0x8000U)

	)

10638 
	#USART_FIFOCFG_WAKERX_SHIFT
 (15U)

	)

10639 
	#USART_FIFOCFG_WAKERX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOCFG_WAKERX_SHIFT
)è& 
USART_FIFOCFG_WAKERX_MASK
)

	)

10640 
	#USART_FIFOCFG_EMPTYTX_MASK
 (0x10000U)

	)

10641 
	#USART_FIFOCFG_EMPTYTX_SHIFT
 (16U)

	)

10642 
	#USART_FIFOCFG_EMPTYTX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOCFG_EMPTYTX_SHIFT
)è& 
USART_FIFOCFG_EMPTYTX_MASK
)

	)

10643 
	#USART_FIFOCFG_EMPTYRX_MASK
 (0x20000U)

	)

10644 
	#USART_FIFOCFG_EMPTYRX_SHIFT
 (17U)

	)

10645 
	#USART_FIFOCFG_EMPTYRX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOCFG_EMPTYRX_SHIFT
)è& 
USART_FIFOCFG_EMPTYRX_MASK
)

	)

10646 
	#USART_FIFOCFG_POPDBG_MASK
 (0x40000U)

	)

10647 
	#USART_FIFOCFG_POPDBG_SHIFT
 (18U)

	)

10648 
	#USART_FIFOCFG_POPDBG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOCFG_POPDBG_SHIFT
)è& 
USART_FIFOCFG_POPDBG_MASK
)

	)

10651 
	#USART_FIFOSTAT_TXERR_MASK
 (0x1U)

	)

10652 
	#USART_FIFOSTAT_TXERR_SHIFT
 (0U)

	)

10653 
	#USART_FIFOSTAT_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOSTAT_TXERR_SHIFT
)è& 
USART_FIFOSTAT_TXERR_MASK
)

	)

10654 
	#USART_FIFOSTAT_RXERR_MASK
 (0x2U)

	)

10655 
	#USART_FIFOSTAT_RXERR_SHIFT
 (1U)

	)

10656 
	#USART_FIFOSTAT_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOSTAT_RXERR_SHIFT
)è& 
USART_FIFOSTAT_RXERR_MASK
)

	)

10657 
	#USART_FIFOSTAT_PERINT_MASK
 (0x8U)

	)

10658 
	#USART_FIFOSTAT_PERINT_SHIFT
 (3U)

	)

10659 
	#USART_FIFOSTAT_PERINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOSTAT_PERINT_SHIFT
)è& 
USART_FIFOSTAT_PERINT_MASK
)

	)

10660 
	#USART_FIFOSTAT_TXEMPTY_MASK
 (0x10U)

	)

10661 
	#USART_FIFOSTAT_TXEMPTY_SHIFT
 (4U)

	)

10662 
	#USART_FIFOSTAT_TXEMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOSTAT_TXEMPTY_SHIFT
)è& 
USART_FIFOSTAT_TXEMPTY_MASK
)

	)

10663 
	#USART_FIFOSTAT_TXNOTFULL_MASK
 (0x20U)

	)

10664 
	#USART_FIFOSTAT_TXNOTFULL_SHIFT
 (5U)

	)

10665 
	#USART_FIFOSTAT_TXNOTFULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOSTAT_TXNOTFULL_SHIFT
)è& 
USART_FIFOSTAT_TXNOTFULL_MASK
)

	)

10666 
	#USART_FIFOSTAT_RXNOTEMPTY_MASK
 (0x40U)

	)

10667 
	#USART_FIFOSTAT_RXNOTEMPTY_SHIFT
 (6U)

	)

10668 
	#USART_FIFOSTAT_RXNOTEMPTY
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOSTAT_RXNOTEMPTY_SHIFT
)è& 
USART_FIFOSTAT_RXNOTEMPTY_MASK
)

	)

10669 
	#USART_FIFOSTAT_RXFULL_MASK
 (0x80U)

	)

10670 
	#USART_FIFOSTAT_RXFULL_SHIFT
 (7U)

	)

10671 
	#USART_FIFOSTAT_RXFULL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOSTAT_RXFULL_SHIFT
)è& 
USART_FIFOSTAT_RXFULL_MASK
)

	)

10672 
	#USART_FIFOSTAT_TXLVL_MASK
 (0x1F00U)

	)

10673 
	#USART_FIFOSTAT_TXLVL_SHIFT
 (8U)

	)

10674 
	#USART_FIFOSTAT_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOSTAT_TXLVL_SHIFT
)è& 
USART_FIFOSTAT_TXLVL_MASK
)

	)

10675 
	#USART_FIFOSTAT_RXLVL_MASK
 (0x1F0000U)

	)

10676 
	#USART_FIFOSTAT_RXLVL_SHIFT
 (16U)

	)

10677 
	#USART_FIFOSTAT_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOSTAT_RXLVL_SHIFT
)è& 
USART_FIFOSTAT_RXLVL_MASK
)

	)

10680 
	#USART_FIFOTRIG_TXLVLENA_MASK
 (0x1U)

	)

10681 
	#USART_FIFOTRIG_TXLVLENA_SHIFT
 (0U)

	)

10682 
	#USART_FIFOTRIG_TXLVLENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOTRIG_TXLVLENA_SHIFT
)è& 
USART_FIFOTRIG_TXLVLENA_MASK
)

	)

10683 
	#USART_FIFOTRIG_RXLVLENA_MASK
 (0x2U)

	)

10684 
	#USART_FIFOTRIG_RXLVLENA_SHIFT
 (1U)

	)

10685 
	#USART_FIFOTRIG_RXLVLENA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOTRIG_RXLVLENA_SHIFT
)è& 
USART_FIFOTRIG_RXLVLENA_MASK
)

	)

10686 
	#USART_FIFOTRIG_TXLVL_MASK
 (0xF00U)

	)

10687 
	#USART_FIFOTRIG_TXLVL_SHIFT
 (8U)

	)

10688 
	#USART_FIFOTRIG_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOTRIG_TXLVL_SHIFT
)è& 
USART_FIFOTRIG_TXLVL_MASK
)

	)

10689 
	#USART_FIFOTRIG_RXLVL_MASK
 (0xF0000U)

	)

10690 
	#USART_FIFOTRIG_RXLVL_SHIFT
 (16U)

	)

10691 
	#USART_FIFOTRIG_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOTRIG_RXLVL_SHIFT
)è& 
USART_FIFOTRIG_RXLVL_MASK
)

	)

10694 
	#USART_FIFOINTENSET_TXERR_MASK
 (0x1U)

	)

10695 
	#USART_FIFOINTENSET_TXERR_SHIFT
 (0U)

	)

10696 
	#USART_FIFOINTENSET_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTENSET_TXERR_SHIFT
)è& 
USART_FIFOINTENSET_TXERR_MASK
)

	)

10697 
	#USART_FIFOINTENSET_RXERR_MASK
 (0x2U)

	)

10698 
	#USART_FIFOINTENSET_RXERR_SHIFT
 (1U)

	)

10699 
	#USART_FIFOINTENSET_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTENSET_RXERR_SHIFT
)è& 
USART_FIFOINTENSET_RXERR_MASK
)

	)

10700 
	#USART_FIFOINTENSET_TXLVL_MASK
 (0x4U)

	)

10701 
	#USART_FIFOINTENSET_TXLVL_SHIFT
 (2U)

	)

10702 
	#USART_FIFOINTENSET_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTENSET_TXLVL_SHIFT
)è& 
USART_FIFOINTENSET_TXLVL_MASK
)

	)

10703 
	#USART_FIFOINTENSET_RXLVL_MASK
 (0x8U)

	)

10704 
	#USART_FIFOINTENSET_RXLVL_SHIFT
 (3U)

	)

10705 
	#USART_FIFOINTENSET_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTENSET_RXLVL_SHIFT
)è& 
USART_FIFOINTENSET_RXLVL_MASK
)

	)

10708 
	#USART_FIFOINTENCLR_TXERR_MASK
 (0x1U)

	)

10709 
	#USART_FIFOINTENCLR_TXERR_SHIFT
 (0U)

	)

10710 
	#USART_FIFOINTENCLR_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTENCLR_TXERR_SHIFT
)è& 
USART_FIFOINTENCLR_TXERR_MASK
)

	)

10711 
	#USART_FIFOINTENCLR_RXERR_MASK
 (0x2U)

	)

10712 
	#USART_FIFOINTENCLR_RXERR_SHIFT
 (1U)

	)

10713 
	#USART_FIFOINTENCLR_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTENCLR_RXERR_SHIFT
)è& 
USART_FIFOINTENCLR_RXERR_MASK
)

	)

10714 
	#USART_FIFOINTENCLR_TXLVL_MASK
 (0x4U)

	)

10715 
	#USART_FIFOINTENCLR_TXLVL_SHIFT
 (2U)

	)

10716 
	#USART_FIFOINTENCLR_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTENCLR_TXLVL_SHIFT
)è& 
USART_FIFOINTENCLR_TXLVL_MASK
)

	)

10717 
	#USART_FIFOINTENCLR_RXLVL_MASK
 (0x8U)

	)

10718 
	#USART_FIFOINTENCLR_RXLVL_SHIFT
 (3U)

	)

10719 
	#USART_FIFOINTENCLR_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTENCLR_RXLVL_SHIFT
)è& 
USART_FIFOINTENCLR_RXLVL_MASK
)

	)

10722 
	#USART_FIFOINTSTAT_TXERR_MASK
 (0x1U)

	)

10723 
	#USART_FIFOINTSTAT_TXERR_SHIFT
 (0U)

	)

10724 
	#USART_FIFOINTSTAT_TXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTSTAT_TXERR_SHIFT
)è& 
USART_FIFOINTSTAT_TXERR_MASK
)

	)

10725 
	#USART_FIFOINTSTAT_RXERR_MASK
 (0x2U)

	)

10726 
	#USART_FIFOINTSTAT_RXERR_SHIFT
 (1U)

	)

10727 
	#USART_FIFOINTSTAT_RXERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTSTAT_RXERR_SHIFT
)è& 
USART_FIFOINTSTAT_RXERR_MASK
)

	)

10728 
	#USART_FIFOINTSTAT_TXLVL_MASK
 (0x4U)

	)

10729 
	#USART_FIFOINTSTAT_TXLVL_SHIFT
 (2U)

	)

10730 
	#USART_FIFOINTSTAT_TXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTSTAT_TXLVL_SHIFT
)è& 
USART_FIFOINTSTAT_TXLVL_MASK
)

	)

10731 
	#USART_FIFOINTSTAT_RXLVL_MASK
 (0x8U)

	)

10732 
	#USART_FIFOINTSTAT_RXLVL_SHIFT
 (3U)

	)

10733 
	#USART_FIFOINTSTAT_RXLVL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTSTAT_RXLVL_SHIFT
)è& 
USART_FIFOINTSTAT_RXLVL_MASK
)

	)

10734 
	#USART_FIFOINTSTAT_PERINT_MASK
 (0x10U)

	)

10735 
	#USART_FIFOINTSTAT_PERINT_SHIFT
 (4U)

	)

10736 
	#USART_FIFOINTSTAT_PERINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOINTSTAT_PERINT_SHIFT
)è& 
USART_FIFOINTSTAT_PERINT_MASK
)

	)

10739 
	#USART_FIFOWR_TXDATA_MASK
 (0x1FFU)

	)

10740 
	#USART_FIFOWR_TXDATA_SHIFT
 (0U)

	)

10741 
	#USART_FIFOWR_TXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFOWR_TXDATA_SHIFT
)è& 
USART_FIFOWR_TXDATA_MASK
)

	)

10744 
	#USART_FIFORD_RXDATA_MASK
 (0x1FFU)

	)

10745 
	#USART_FIFORD_RXDATA_SHIFT
 (0U)

	)

10746 
	#USART_FIFORD_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFORD_RXDATA_SHIFT
)è& 
USART_FIFORD_RXDATA_MASK
)

	)

10747 
	#USART_FIFORD_FRAMERR_MASK
 (0x2000U)

	)

10748 
	#USART_FIFORD_FRAMERR_SHIFT
 (13U)

	)

10749 
	#USART_FIFORD_FRAMERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFORD_FRAMERR_SHIFT
)è& 
USART_FIFORD_FRAMERR_MASK
)

	)

10750 
	#USART_FIFORD_PARITYERR_MASK
 (0x4000U)

	)

10751 
	#USART_FIFORD_PARITYERR_SHIFT
 (14U)

	)

10752 
	#USART_FIFORD_PARITYERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFORD_PARITYERR_SHIFT
)è& 
USART_FIFORD_PARITYERR_MASK
)

	)

10753 
	#USART_FIFORD_RXNOISE_MASK
 (0x8000U)

	)

10754 
	#USART_FIFORD_RXNOISE_SHIFT
 (15U)

	)

10755 
	#USART_FIFORD_RXNOISE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFORD_RXNOISE_SHIFT
)è& 
USART_FIFORD_RXNOISE_MASK
)

	)

10758 
	#USART_FIFORDNOPOP_RXDATA_MASK
 (0x1FFU)

	)

10759 
	#USART_FIFORDNOPOP_RXDATA_SHIFT
 (0U)

	)

10760 
	#USART_FIFORDNOPOP_RXDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFORDNOPOP_RXDATA_SHIFT
)è& 
USART_FIFORDNOPOP_RXDATA_MASK
)

	)

10761 
	#USART_FIFORDNOPOP_FRAMERR_MASK
 (0x2000U)

	)

10762 
	#USART_FIFORDNOPOP_FRAMERR_SHIFT
 (13U)

	)

10763 
	#USART_FIFORDNOPOP_FRAMERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFORDNOPOP_FRAMERR_SHIFT
)è& 
USART_FIFORDNOPOP_FRAMERR_MASK
)

	)

10764 
	#USART_FIFORDNOPOP_PARITYERR_MASK
 (0x4000U)

	)

10765 
	#USART_FIFORDNOPOP_PARITYERR_SHIFT
 (14U)

	)

10766 
	#USART_FIFORDNOPOP_PARITYERR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFORDNOPOP_PARITYERR_SHIFT
)è& 
USART_FIFORDNOPOP_PARITYERR_MASK
)

	)

10767 
	#USART_FIFORDNOPOP_RXNOISE_MASK
 (0x8000U)

	)

10768 
	#USART_FIFORDNOPOP_RXNOISE_SHIFT
 (15U)

	)

10769 
	#USART_FIFORDNOPOP_RXNOISE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_FIFORDNOPOP_RXNOISE_SHIFT
)è& 
USART_FIFORDNOPOP_RXNOISE_MASK
)

	)

10772 
	#USART_ID_APERTURE_MASK
 (0xFFU)

	)

10773 
	#USART_ID_APERTURE_SHIFT
 (0U)

	)

10774 
	#USART_ID_APERTURE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_ID_APERTURE_SHIFT
)è& 
USART_ID_APERTURE_MASK
)

	)

10775 
	#USART_ID_MINOR_REV_MASK
 (0xF00U)

	)

10776 
	#USART_ID_MINOR_REV_SHIFT
 (8U)

	)

10777 
	#USART_ID_MINOR_REV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_ID_MINOR_REV_SHIFT
)è& 
USART_ID_MINOR_REV_MASK
)

	)

10778 
	#USART_ID_MAJOR_REV_MASK
 (0xF000U)

	)

10779 
	#USART_ID_MAJOR_REV_SHIFT
 (12U)

	)

10780 
	#USART_ID_MAJOR_REV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_ID_MAJOR_REV_SHIFT
)è& 
USART_ID_MAJOR_REV_MASK
)

	)

10781 
	#USART_ID_ID_MASK
 (0xFFFF0000U)

	)

10782 
	#USART_ID_ID_SHIFT
 (16U)

	)

10783 
	#USART_ID_ID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USART_ID_ID_SHIFT
)è& 
USART_ID_ID_MASK
)

	)

10793 
	#USART0_BASE
 (0x40086000u)

	)

10795 
	#USART0
 ((
USART_Ty³
 *)
USART0_BASE
)

	)

10797 
	#USART1_BASE
 (0x40087000u)

	)

10799 
	#USART1
 ((
USART_Ty³
 *)
USART1_BASE
)

	)

10801 
	#USART2_BASE
 (0x40088000u)

	)

10803 
	#USART2
 ((
USART_Ty³
 *)
USART2_BASE
)

	)

10805 
	#USART3_BASE
 (0x40089000u)

	)

10807 
	#USART3
 ((
USART_Ty³
 *)
USART3_BASE
)

	)

10809 
	#USART4_BASE
 (0x4008A000u)

	)

10811 
	#USART4
 ((
USART_Ty³
 *)
USART4_BASE
)

	)

10813 
	#USART5_BASE
 (0x40096000u)

	)

10815 
	#USART5
 ((
USART_Ty³
 *)
USART5_BASE
)

	)

10817 
	#USART6_BASE
 (0x40097000u)

	)

10819 
	#USART6
 ((
USART_Ty³
 *)
USART6_BASE
)

	)

10821 
	#USART7_BASE
 (0x40098000u)

	)

10823 
	#USART7
 ((
USART_Ty³
 *)
USART7_BASE
)

	)

10825 
	#USART8_BASE
 (0x40099000u)

	)

10827 
	#USART8
 ((
USART_Ty³
 *)
USART8_BASE
)

	)

10829 
	#USART9_BASE
 (0x4009A000u)

	)

10831 
	#USART9
 ((
USART_Ty³
 *)
USART9_BASE
)

	)

10833 
	#USART_BASE_ADDRS
 { 
USART0_BASE
, 
USART1_BASE
, 
USART2_BASE
, 
USART3_BASE
, 
USART4_BASE
, 
USART5_BASE
, 
USART6_BASE
, 
USART7_BASE
, 
USART8_BASE
, 
USART9_BASE
 }

	)

10835 
	#USART_BASE_PTRS
 { 
USART0
, 
USART1
, 
USART2
, 
USART3
, 
USART4
, 
USART5
, 
USART6
, 
USART7
, 
USART8
, 
USART9
 }

	)

10837 
	#USART_IRQS
 { 
FLEXCOMM0_IRQn
, 
FLEXCOMM1_IRQn
, 
FLEXCOMM2_IRQn
, 
FLEXCOMM3_IRQn
, 
FLEXCOMM4_IRQn
, 
FLEXCOMM5_IRQn
, 
FLEXCOMM6_IRQn
, 
FLEXCOMM7_IRQn
, 
FLEXCOMM8_IRQn
, 
FLEXCOMM9_IRQn
 }

	)

10855 
__IO
 
ušt32_t
 
	mDEVCMDSTAT
;

10856 
__IO
 
ušt32_t
 
	mINFO
;

10857 
__IO
 
ušt32_t
 
	mEPLISTSTART
;

10858 
__IO
 
ušt32_t
 
	mDATABUFSTART
;

10859 
__IO
 
ušt32_t
 
	mLPM
;

10860 
__IO
 
ušt32_t
 
	mEPSKIP
;

10861 
__IO
 
ušt32_t
 
	mEPINUSE
;

10862 
__IO
 
ušt32_t
 
	mEPBUFCFG
;

10863 
__IO
 
ušt32_t
 
	mINTSTAT
;

10864 
__IO
 
ušt32_t
 
	mINTEN
;

10865 
__IO
 
ušt32_t
 
	mINTSETSTAT
;

10866 
ušt8_t
 
	mRESERVED_0
[8];

10867 
__IO
 
ušt32_t
 
	mEPTOGGLE
;

10868 } 
	tUSB_Ty³
;

10880 
	#USB_DEVCMDSTAT_DEV_ADDR_MASK
 (0x7FU)

	)

10881 
	#USB_DEVCMDSTAT_DEV_ADDR_SHIFT
 (0U)

	)

10882 
	#USB_DEVCMDSTAT_DEV_ADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_DEV_ADDR_SHIFT
)è& 
USB_DEVCMDSTAT_DEV_ADDR_MASK
)

	)

10883 
	#USB_DEVCMDSTAT_DEV_EN_MASK
 (0x80U)

	)

10884 
	#USB_DEVCMDSTAT_DEV_EN_SHIFT
 (7U)

	)

10885 
	#USB_DEVCMDSTAT_DEV_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_DEV_EN_SHIFT
)è& 
USB_DEVCMDSTAT_DEV_EN_MASK
)

	)

10886 
	#USB_DEVCMDSTAT_SETUP_MASK
 (0x100U)

	)

10887 
	#USB_DEVCMDSTAT_SETUP_SHIFT
 (8U)

	)

10888 
	#USB_DEVCMDSTAT_SETUP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_SETUP_SHIFT
)è& 
USB_DEVCMDSTAT_SETUP_MASK
)

	)

10889 
	#USB_DEVCMDSTAT_FORCE_NEEDCLK_MASK
 (0x200U)

	)

10890 
	#USB_DEVCMDSTAT_FORCE_NEEDCLK_SHIFT
 (9U)

	)

10891 
	#USB_DEVCMDSTAT_FORCE_NEEDCLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_FORCE_NEEDCLK_SHIFT
)è& 
USB_DEVCMDSTAT_FORCE_NEEDCLK_MASK
)

	)

10892 
	#USB_DEVCMDSTAT_LPM_SUP_MASK
 (0x800U)

	)

10893 
	#USB_DEVCMDSTAT_LPM_SUP_SHIFT
 (11U)

	)

10894 
	#USB_DEVCMDSTAT_LPM_SUP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_LPM_SUP_SHIFT
)è& 
USB_DEVCMDSTAT_LPM_SUP_MASK
)

	)

10895 
	#USB_DEVCMDSTAT_INTONNAK_AO_MASK
 (0x1000U)

	)

10896 
	#USB_DEVCMDSTAT_INTONNAK_AO_SHIFT
 (12U)

	)

10897 
	#USB_DEVCMDSTAT_INTONNAK_AO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_INTONNAK_AO_SHIFT
)è& 
USB_DEVCMDSTAT_INTONNAK_AO_MASK
)

	)

10898 
	#USB_DEVCMDSTAT_INTONNAK_AI_MASK
 (0x2000U)

	)

10899 
	#USB_DEVCMDSTAT_INTONNAK_AI_SHIFT
 (13U)

	)

10900 
	#USB_DEVCMDSTAT_INTONNAK_AI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_INTONNAK_AI_SHIFT
)è& 
USB_DEVCMDSTAT_INTONNAK_AI_MASK
)

	)

10901 
	#USB_DEVCMDSTAT_INTONNAK_CO_MASK
 (0x4000U)

	)

10902 
	#USB_DEVCMDSTAT_INTONNAK_CO_SHIFT
 (14U)

	)

10903 
	#USB_DEVCMDSTAT_INTONNAK_CO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_INTONNAK_CO_SHIFT
)è& 
USB_DEVCMDSTAT_INTONNAK_CO_MASK
)

	)

10904 
	#USB_DEVCMDSTAT_INTONNAK_CI_MASK
 (0x8000U)

	)

10905 
	#USB_DEVCMDSTAT_INTONNAK_CI_SHIFT
 (15U)

	)

10906 
	#USB_DEVCMDSTAT_INTONNAK_CI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_INTONNAK_CI_SHIFT
)è& 
USB_DEVCMDSTAT_INTONNAK_CI_MASK
)

	)

10907 
	#USB_DEVCMDSTAT_DCON_MASK
 (0x10000U)

	)

10908 
	#USB_DEVCMDSTAT_DCON_SHIFT
 (16U)

	)

10909 
	#USB_DEVCMDSTAT_DCON
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_DCON_SHIFT
)è& 
USB_DEVCMDSTAT_DCON_MASK
)

	)

10910 
	#USB_DEVCMDSTAT_DSUS_MASK
 (0x20000U)

	)

10911 
	#USB_DEVCMDSTAT_DSUS_SHIFT
 (17U)

	)

10912 
	#USB_DEVCMDSTAT_DSUS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_DSUS_SHIFT
)è& 
USB_DEVCMDSTAT_DSUS_MASK
)

	)

10913 
	#USB_DEVCMDSTAT_LPM_SUS_MASK
 (0x80000U)

	)

10914 
	#USB_DEVCMDSTAT_LPM_SUS_SHIFT
 (19U)

	)

10915 
	#USB_DEVCMDSTAT_LPM_SUS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_LPM_SUS_SHIFT
)è& 
USB_DEVCMDSTAT_LPM_SUS_MASK
)

	)

10916 
	#USB_DEVCMDSTAT_LPM_REWP_MASK
 (0x100000U)

	)

10917 
	#USB_DEVCMDSTAT_LPM_REWP_SHIFT
 (20U)

	)

10918 
	#USB_DEVCMDSTAT_LPM_REWP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_LPM_REWP_SHIFT
)è& 
USB_DEVCMDSTAT_LPM_REWP_MASK
)

	)

10919 
	#USB_DEVCMDSTAT_DCON_C_MASK
 (0x1000000U)

	)

10920 
	#USB_DEVCMDSTAT_DCON_C_SHIFT
 (24U)

	)

10921 
	#USB_DEVCMDSTAT_DCON_C
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_DCON_C_SHIFT
)è& 
USB_DEVCMDSTAT_DCON_C_MASK
)

	)

10922 
	#USB_DEVCMDSTAT_DSUS_C_MASK
 (0x2000000U)

	)

10923 
	#USB_DEVCMDSTAT_DSUS_C_SHIFT
 (25U)

	)

10924 
	#USB_DEVCMDSTAT_DSUS_C
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_DSUS_C_SHIFT
)è& 
USB_DEVCMDSTAT_DSUS_C_MASK
)

	)

10925 
	#USB_DEVCMDSTAT_DRES_C_MASK
 (0x4000000U)

	)

10926 
	#USB_DEVCMDSTAT_DRES_C_SHIFT
 (26U)

	)

10927 
	#USB_DEVCMDSTAT_DRES_C
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_DRES_C_SHIFT
)è& 
USB_DEVCMDSTAT_DRES_C_MASK
)

	)

10928 
	#USB_DEVCMDSTAT_VBUSDEBOUNCED_MASK
 (0x10000000U)

	)

10929 
	#USB_DEVCMDSTAT_VBUSDEBOUNCED_SHIFT
 (28U)

	)

10930 
	#USB_DEVCMDSTAT_VBUSDEBOUNCED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DEVCMDSTAT_VBUSDEBOUNCED_SHIFT
)è& 
USB_DEVCMDSTAT_VBUSDEBOUNCED_MASK
)

	)

10933 
	#USB_INFO_FRAME_NR_MASK
 (0x7FFU)

	)

10934 
	#USB_INFO_FRAME_NR_SHIFT
 (0U)

	)

10935 
	#USB_INFO_FRAME_NR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INFO_FRAME_NR_SHIFT
)è& 
USB_INFO_FRAME_NR_MASK
)

	)

10936 
	#USB_INFO_ERR_CODE_MASK
 (0x7800U)

	)

10937 
	#USB_INFO_ERR_CODE_SHIFT
 (11U)

	)

10938 
	#USB_INFO_ERR_CODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INFO_ERR_CODE_SHIFT
)è& 
USB_INFO_ERR_CODE_MASK
)

	)

10939 
	#USB_INFO_MINREV_MASK
 (0xFF0000U)

	)

10940 
	#USB_INFO_MINREV_SHIFT
 (16U)

	)

10941 
	#USB_INFO_MINREV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INFO_MINREV_SHIFT
)è& 
USB_INFO_MINREV_MASK
)

	)

10942 
	#USB_INFO_MAJREV_MASK
 (0xFF000000U)

	)

10943 
	#USB_INFO_MAJREV_SHIFT
 (24U)

	)

10944 
	#USB_INFO_MAJREV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INFO_MAJREV_SHIFT
)è& 
USB_INFO_MAJREV_MASK
)

	)

10947 
	#USB_EPLISTSTART_EP_LIST_MASK
 (0xFFFFFF00U)

	)

10948 
	#USB_EPLISTSTART_EP_LIST_SHIFT
 (8U)

	)

10949 
	#USB_EPLISTSTART_EP_LIST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_EPLISTSTART_EP_LIST_SHIFT
)è& 
USB_EPLISTSTART_EP_LIST_MASK
)

	)

10952 
	#USB_DATABUFSTART_DA_BUF_MASK
 (0xFFC00000U)

	)

10953 
	#USB_DATABUFSTART_DA_BUF_SHIFT
 (22U)

	)

10954 
	#USB_DATABUFSTART_DA_BUF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_DATABUFSTART_DA_BUF_SHIFT
)è& 
USB_DATABUFSTART_DA_BUF_MASK
)

	)

10957 
	#USB_LPM_HIRD_HW_MASK
 (0xFU)

	)

10958 
	#USB_LPM_HIRD_HW_SHIFT
 (0U)

	)

10959 
	#USB_LPM_HIRD_HW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_LPM_HIRD_HW_SHIFT
)è& 
USB_LPM_HIRD_HW_MASK
)

	)

10960 
	#USB_LPM_HIRD_SW_MASK
 (0xF0U)

	)

10961 
	#USB_LPM_HIRD_SW_SHIFT
 (4U)

	)

10962 
	#USB_LPM_HIRD_SW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_LPM_HIRD_SW_SHIFT
)è& 
USB_LPM_HIRD_SW_MASK
)

	)

10963 
	#USB_LPM_DATA_PENDING_MASK
 (0x100U)

	)

10964 
	#USB_LPM_DATA_PENDING_SHIFT
 (8U)

	)

10965 
	#USB_LPM_DATA_PENDING
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_LPM_DATA_PENDING_SHIFT
)è& 
USB_LPM_DATA_PENDING_MASK
)

	)

10968 
	#USB_EPSKIP_SKIP_MASK
 (0x3FFU)

	)

10969 
	#USB_EPSKIP_SKIP_SHIFT
 (0U)

	)

10970 
	#USB_EPSKIP_SKIP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_EPSKIP_SKIP_SHIFT
)è& 
USB_EPSKIP_SKIP_MASK
)

	)

10973 
	#USB_EPINUSE_BUF_MASK
 (0x3FCU)

	)

10974 
	#USB_EPINUSE_BUF_SHIFT
 (2U)

	)

10975 
	#USB_EPINUSE_BUF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_EPINUSE_BUF_SHIFT
)è& 
USB_EPINUSE_BUF_MASK
)

	)

10978 
	#USB_EPBUFCFG_BUF_SB_MASK
 (0x3FCU)

	)

10979 
	#USB_EPBUFCFG_BUF_SB_SHIFT
 (2U)

	)

10980 
	#USB_EPBUFCFG_BUF_SB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_EPBUFCFG_BUF_SB_SHIFT
)è& 
USB_EPBUFCFG_BUF_SB_MASK
)

	)

10983 
	#USB_INTSTAT_EP0OUT_MASK
 (0x1U)

	)

10984 
	#USB_INTSTAT_EP0OUT_SHIFT
 (0U)

	)

10985 
	#USB_INTSTAT_EP0OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_EP0OUT_SHIFT
)è& 
USB_INTSTAT_EP0OUT_MASK
)

	)

10986 
	#USB_INTSTAT_EP0IN_MASK
 (0x2U)

	)

10987 
	#USB_INTSTAT_EP0IN_SHIFT
 (1U)

	)

10988 
	#USB_INTSTAT_EP0IN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_EP0IN_SHIFT
)è& 
USB_INTSTAT_EP0IN_MASK
)

	)

10989 
	#USB_INTSTAT_EP1OUT_MASK
 (0x4U)

	)

10990 
	#USB_INTSTAT_EP1OUT_SHIFT
 (2U)

	)

10991 
	#USB_INTSTAT_EP1OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_EP1OUT_SHIFT
)è& 
USB_INTSTAT_EP1OUT_MASK
)

	)

10992 
	#USB_INTSTAT_EP1IN_MASK
 (0x8U)

	)

10993 
	#USB_INTSTAT_EP1IN_SHIFT
 (3U)

	)

10994 
	#USB_INTSTAT_EP1IN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_EP1IN_SHIFT
)è& 
USB_INTSTAT_EP1IN_MASK
)

	)

10995 
	#USB_INTSTAT_EP2OUT_MASK
 (0x10U)

	)

10996 
	#USB_INTSTAT_EP2OUT_SHIFT
 (4U)

	)

10997 
	#USB_INTSTAT_EP2OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_EP2OUT_SHIFT
)è& 
USB_INTSTAT_EP2OUT_MASK
)

	)

10998 
	#USB_INTSTAT_EP2IN_MASK
 (0x20U)

	)

10999 
	#USB_INTSTAT_EP2IN_SHIFT
 (5U)

	)

11000 
	#USB_INTSTAT_EP2IN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_EP2IN_SHIFT
)è& 
USB_INTSTAT_EP2IN_MASK
)

	)

11001 
	#USB_INTSTAT_EP3OUT_MASK
 (0x40U)

	)

11002 
	#USB_INTSTAT_EP3OUT_SHIFT
 (6U)

	)

11003 
	#USB_INTSTAT_EP3OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_EP3OUT_SHIFT
)è& 
USB_INTSTAT_EP3OUT_MASK
)

	)

11004 
	#USB_INTSTAT_EP3IN_MASK
 (0x80U)

	)

11005 
	#USB_INTSTAT_EP3IN_SHIFT
 (7U)

	)

11006 
	#USB_INTSTAT_EP3IN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_EP3IN_SHIFT
)è& 
USB_INTSTAT_EP3IN_MASK
)

	)

11007 
	#USB_INTSTAT_EP4OUT_MASK
 (0x100U)

	)

11008 
	#USB_INTSTAT_EP4OUT_SHIFT
 (8U)

	)

11009 
	#USB_INTSTAT_EP4OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_EP4OUT_SHIFT
)è& 
USB_INTSTAT_EP4OUT_MASK
)

	)

11010 
	#USB_INTSTAT_EP4IN_MASK
 (0x200U)

	)

11011 
	#USB_INTSTAT_EP4IN_SHIFT
 (9U)

	)

11012 
	#USB_INTSTAT_EP4IN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_EP4IN_SHIFT
)è& 
USB_INTSTAT_EP4IN_MASK
)

	)

11013 
	#USB_INTSTAT_FRAME_INT_MASK
 (0x40000000U)

	)

11014 
	#USB_INTSTAT_FRAME_INT_SHIFT
 (30U)

	)

11015 
	#USB_INTSTAT_FRAME_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_FRAME_INT_SHIFT
)è& 
USB_INTSTAT_FRAME_INT_MASK
)

	)

11016 
	#USB_INTSTAT_DEV_INT_MASK
 (0x80000000U)

	)

11017 
	#USB_INTSTAT_DEV_INT_SHIFT
 (31U)

	)

11018 
	#USB_INTSTAT_DEV_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSTAT_DEV_INT_SHIFT
)è& 
USB_INTSTAT_DEV_INT_MASK
)

	)

11021 
	#USB_INTEN_EP_INT_EN_MASK
 (0x3FFU)

	)

11022 
	#USB_INTEN_EP_INT_EN_SHIFT
 (0U)

	)

11023 
	#USB_INTEN_EP_INT_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTEN_EP_INT_EN_SHIFT
)è& 
USB_INTEN_EP_INT_EN_MASK
)

	)

11024 
	#USB_INTEN_FRAME_INT_EN_MASK
 (0x40000000U)

	)

11025 
	#USB_INTEN_FRAME_INT_EN_SHIFT
 (30U)

	)

11026 
	#USB_INTEN_FRAME_INT_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTEN_FRAME_INT_EN_SHIFT
)è& 
USB_INTEN_FRAME_INT_EN_MASK
)

	)

11027 
	#USB_INTEN_DEV_INT_EN_MASK
 (0x80000000U)

	)

11028 
	#USB_INTEN_DEV_INT_EN_SHIFT
 (31U)

	)

11029 
	#USB_INTEN_DEV_INT_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTEN_DEV_INT_EN_SHIFT
)è& 
USB_INTEN_DEV_INT_EN_MASK
)

	)

11032 
	#USB_INTSETSTAT_EP_SET_INT_MASK
 (0x3FFU)

	)

11033 
	#USB_INTSETSTAT_EP_SET_INT_SHIFT
 (0U)

	)

11034 
	#USB_INTSETSTAT_EP_SET_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSETSTAT_EP_SET_INT_SHIFT
)è& 
USB_INTSETSTAT_EP_SET_INT_MASK
)

	)

11035 
	#USB_INTSETSTAT_FRAME_SET_INT_MASK
 (0x40000000U)

	)

11036 
	#USB_INTSETSTAT_FRAME_SET_INT_SHIFT
 (30U)

	)

11037 
	#USB_INTSETSTAT_FRAME_SET_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSETSTAT_FRAME_SET_INT_SHIFT
)è& 
USB_INTSETSTAT_FRAME_SET_INT_MASK
)

	)

11038 
	#USB_INTSETSTAT_DEV_SET_INT_MASK
 (0x80000000U)

	)

11039 
	#USB_INTSETSTAT_DEV_SET_INT_SHIFT
 (31U)

	)

11040 
	#USB_INTSETSTAT_DEV_SET_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_INTSETSTAT_DEV_SET_INT_SHIFT
)è& 
USB_INTSETSTAT_DEV_SET_INT_MASK
)

	)

11043 
	#USB_EPTOGGLE_TOGGLE_MASK
 (0x3FFU)

	)

11044 
	#USB_EPTOGGLE_TOGGLE_SHIFT
 (0U)

	)

11045 
	#USB_EPTOGGLE_TOGGLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USB_EPTOGGLE_TOGGLE_SHIFT
)è& 
USB_EPTOGGLE_TOGGLE_MASK
)

	)

11055 
	#USB0_BASE
 (0x40084000u)

	)

11057 
	#USB0
 ((
USB_Ty³
 *)
USB0_BASE
)

	)

11059 
	#USB_BASE_ADDRS
 { 
USB0_BASE
 }

	)

11061 
	#USB_BASE_PTRS
 { 
USB0
 }

	)

11063 
	#USB_IRQS
 { 
USB0_IRQn
 }

	)

11064 
	#USB_NEEDCLK_IRQS
 { 
USB0_NEEDCLK_IRQn
 }

	)

11082 
__I
 
ušt32_t
 
	mHCREVISION
;

11083 
__IO
 
ušt32_t
 
	mHCCONTROL
;

11084 
__IO
 
ušt32_t
 
	mHCCOMMANDSTATUS
;

11085 
__IO
 
ušt32_t
 
	mHCINTERRUPTSTATUS
;

11086 
__IO
 
ušt32_t
 
	mHCINTERRUPTENABLE
;

11087 
__IO
 
ušt32_t
 
	mHCINTERRUPTDISABLE
;

11088 
__IO
 
ušt32_t
 
	mHCHCCA
;

11089 
__IO
 
ušt32_t
 
	mHCPERIODCURRENTED
;

11090 
__IO
 
ušt32_t
 
	mHCCONTROLHEADED
;

11091 
__IO
 
ušt32_t
 
	mHCCONTROLCURRENTED
;

11092 
__IO
 
ušt32_t
 
	mHCBULKHEADED
;

11093 
__IO
 
ušt32_t
 
	mHCBULKCURRENTED
;

11094 
__IO
 
ušt32_t
 
	mHCDONEHEAD
;

11095 
__IO
 
ušt32_t
 
	mHCFMINTERVAL
;

11096 
__IO
 
ušt32_t
 
	mHCFMREMAINING
;

11097 
__IO
 
ušt32_t
 
	mHCFMNUMBER
;

11098 
__IO
 
ušt32_t
 
	mHCPERIODICSTART
;

11099 
__IO
 
ušt32_t
 
	mHCLSTHRESHOLD
;

11100 
__IO
 
ušt32_t
 
	mHCRHDESCRIPTORA
;

11101 
__IO
 
ušt32_t
 
	mHCRHDESCRIPTORB
;

11102 
__IO
 
ušt32_t
 
	mHCRHSTATUS
;

11103 
__IO
 
ušt32_t
 
	mHCRHPORTSTATUS
;

11104 
ušt8_t
 
	mRESERVED_0
[4];

11105 
__IO
 
ušt32_t
 
	mPORTMODE
;

11106 } 
	tUSBFSH_Ty³
;

11118 
	#USBFSH_HCREVISION_REV_MASK
 (0xFFU)

	)

11119 
	#USBFSH_HCREVISION_REV_SHIFT
 (0U)

	)

11120 
	#USBFSH_HCREVISION_REV
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCREVISION_REV_SHIFT
)è& 
USBFSH_HCREVISION_REV_MASK
)

	)

11123 
	#USBFSH_HCCONTROL_CBSR_MASK
 (0x3U)

	)

11124 
	#USBFSH_HCCONTROL_CBSR_SHIFT
 (0U)

	)

11125 
	#USBFSH_HCCONTROL_CBSR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCONTROL_CBSR_SHIFT
)è& 
USBFSH_HCCONTROL_CBSR_MASK
)

	)

11126 
	#USBFSH_HCCONTROL_PLE_MASK
 (0x4U)

	)

11127 
	#USBFSH_HCCONTROL_PLE_SHIFT
 (2U)

	)

11128 
	#USBFSH_HCCONTROL_PLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCONTROL_PLE_SHIFT
)è& 
USBFSH_HCCONTROL_PLE_MASK
)

	)

11129 
	#USBFSH_HCCONTROL_IE_MASK
 (0x8U)

	)

11130 
	#USBFSH_HCCONTROL_IE_SHIFT
 (3U)

	)

11131 
	#USBFSH_HCCONTROL_IE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCONTROL_IE_SHIFT
)è& 
USBFSH_HCCONTROL_IE_MASK
)

	)

11132 
	#USBFSH_HCCONTROL_CLE_MASK
 (0x10U)

	)

11133 
	#USBFSH_HCCONTROL_CLE_SHIFT
 (4U)

	)

11134 
	#USBFSH_HCCONTROL_CLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCONTROL_CLE_SHIFT
)è& 
USBFSH_HCCONTROL_CLE_MASK
)

	)

11135 
	#USBFSH_HCCONTROL_BLE_MASK
 (0x20U)

	)

11136 
	#USBFSH_HCCONTROL_BLE_SHIFT
 (5U)

	)

11137 
	#USBFSH_HCCONTROL_BLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCONTROL_BLE_SHIFT
)è& 
USBFSH_HCCONTROL_BLE_MASK
)

	)

11138 
	#USBFSH_HCCONTROL_HCFS_MASK
 (0xC0U)

	)

11139 
	#USBFSH_HCCONTROL_HCFS_SHIFT
 (6U)

	)

11140 
	#USBFSH_HCCONTROL_HCFS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCONTROL_HCFS_SHIFT
)è& 
USBFSH_HCCONTROL_HCFS_MASK
)

	)

11141 
	#USBFSH_HCCONTROL_IR_MASK
 (0x100U)

	)

11142 
	#USBFSH_HCCONTROL_IR_SHIFT
 (8U)

	)

11143 
	#USBFSH_HCCONTROL_IR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCONTROL_IR_SHIFT
)è& 
USBFSH_HCCONTROL_IR_MASK
)

	)

11144 
	#USBFSH_HCCONTROL_RWC_MASK
 (0x200U)

	)

11145 
	#USBFSH_HCCONTROL_RWC_SHIFT
 (9U)

	)

11146 
	#USBFSH_HCCONTROL_RWC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCONTROL_RWC_SHIFT
)è& 
USBFSH_HCCONTROL_RWC_MASK
)

	)

11147 
	#USBFSH_HCCONTROL_RWE_MASK
 (0x400U)

	)

11148 
	#USBFSH_HCCONTROL_RWE_SHIFT
 (10U)

	)

11149 
	#USBFSH_HCCONTROL_RWE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCONTROL_RWE_SHIFT
)è& 
USBFSH_HCCONTROL_RWE_MASK
)

	)

11152 
	#USBFSH_HCCOMMANDSTATUS_HCR_MASK
 (0x1U)

	)

11153 
	#USBFSH_HCCOMMANDSTATUS_HCR_SHIFT
 (0U)

	)

11154 
	#USBFSH_HCCOMMANDSTATUS_HCR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCOMMANDSTATUS_HCR_SHIFT
)è& 
USBFSH_HCCOMMANDSTATUS_HCR_MASK
)

	)

11155 
	#USBFSH_HCCOMMANDSTATUS_CLF_MASK
 (0x2U)

	)

11156 
	#USBFSH_HCCOMMANDSTATUS_CLF_SHIFT
 (1U)

	)

11157 
	#USBFSH_HCCOMMANDSTATUS_CLF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCOMMANDSTATUS_CLF_SHIFT
)è& 
USBFSH_HCCOMMANDSTATUS_CLF_MASK
)

	)

11158 
	#USBFSH_HCCOMMANDSTATUS_BLF_MASK
 (0x4U)

	)

11159 
	#USBFSH_HCCOMMANDSTATUS_BLF_SHIFT
 (2U)

	)

11160 
	#USBFSH_HCCOMMANDSTATUS_BLF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCOMMANDSTATUS_BLF_SHIFT
)è& 
USBFSH_HCCOMMANDSTATUS_BLF_MASK
)

	)

11161 
	#USBFSH_HCCOMMANDSTATUS_OCR_MASK
 (0x8U)

	)

11162 
	#USBFSH_HCCOMMANDSTATUS_OCR_SHIFT
 (3U)

	)

11163 
	#USBFSH_HCCOMMANDSTATUS_OCR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCOMMANDSTATUS_OCR_SHIFT
)è& 
USBFSH_HCCOMMANDSTATUS_OCR_MASK
)

	)

11164 
	#USBFSH_HCCOMMANDSTATUS_SOC_MASK
 (0xC0U)

	)

11165 
	#USBFSH_HCCOMMANDSTATUS_SOC_SHIFT
 (6U)

	)

11166 
	#USBFSH_HCCOMMANDSTATUS_SOC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCOMMANDSTATUS_SOC_SHIFT
)è& 
USBFSH_HCCOMMANDSTATUS_SOC_MASK
)

	)

11169 
	#USBFSH_HCINTERRUPTSTATUS_SO_MASK
 (0x1U)

	)

11170 
	#USBFSH_HCINTERRUPTSTATUS_SO_SHIFT
 (0U)

	)

11171 
	#USBFSH_HCINTERRUPTSTATUS_SO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTSTATUS_SO_SHIFT
)è& 
USBFSH_HCINTERRUPTSTATUS_SO_MASK
)

	)

11172 
	#USBFSH_HCINTERRUPTSTATUS_WDH_MASK
 (0x2U)

	)

11173 
	#USBFSH_HCINTERRUPTSTATUS_WDH_SHIFT
 (1U)

	)

11174 
	#USBFSH_HCINTERRUPTSTATUS_WDH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTSTATUS_WDH_SHIFT
)è& 
USBFSH_HCINTERRUPTSTATUS_WDH_MASK
)

	)

11175 
	#USBFSH_HCINTERRUPTSTATUS_SF_MASK
 (0x4U)

	)

11176 
	#USBFSH_HCINTERRUPTSTATUS_SF_SHIFT
 (2U)

	)

11177 
	#USBFSH_HCINTERRUPTSTATUS_SF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTSTATUS_SF_SHIFT
)è& 
USBFSH_HCINTERRUPTSTATUS_SF_MASK
)

	)

11178 
	#USBFSH_HCINTERRUPTSTATUS_RD_MASK
 (0x8U)

	)

11179 
	#USBFSH_HCINTERRUPTSTATUS_RD_SHIFT
 (3U)

	)

11180 
	#USBFSH_HCINTERRUPTSTATUS_RD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTSTATUS_RD_SHIFT
)è& 
USBFSH_HCINTERRUPTSTATUS_RD_MASK
)

	)

11181 
	#USBFSH_HCINTERRUPTSTATUS_UE_MASK
 (0x10U)

	)

11182 
	#USBFSH_HCINTERRUPTSTATUS_UE_SHIFT
 (4U)

	)

11183 
	#USBFSH_HCINTERRUPTSTATUS_UE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTSTATUS_UE_SHIFT
)è& 
USBFSH_HCINTERRUPTSTATUS_UE_MASK
)

	)

11184 
	#USBFSH_HCINTERRUPTSTATUS_FNO_MASK
 (0x20U)

	)

11185 
	#USBFSH_HCINTERRUPTSTATUS_FNO_SHIFT
 (5U)

	)

11186 
	#USBFSH_HCINTERRUPTSTATUS_FNO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTSTATUS_FNO_SHIFT
)è& 
USBFSH_HCINTERRUPTSTATUS_FNO_MASK
)

	)

11187 
	#USBFSH_HCINTERRUPTSTATUS_RHSC_MASK
 (0x40U)

	)

11188 
	#USBFSH_HCINTERRUPTSTATUS_RHSC_SHIFT
 (6U)

	)

11189 
	#USBFSH_HCINTERRUPTSTATUS_RHSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTSTATUS_RHSC_SHIFT
)è& 
USBFSH_HCINTERRUPTSTATUS_RHSC_MASK
)

	)

11190 
	#USBFSH_HCINTERRUPTSTATUS_OC_MASK
 (0xFFFFFC00U)

	)

11191 
	#USBFSH_HCINTERRUPTSTATUS_OC_SHIFT
 (10U)

	)

11192 
	#USBFSH_HCINTERRUPTSTATUS_OC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTSTATUS_OC_SHIFT
)è& 
USBFSH_HCINTERRUPTSTATUS_OC_MASK
)

	)

11195 
	#USBFSH_HCINTERRUPTENABLE_SO_MASK
 (0x1U)

	)

11196 
	#USBFSH_HCINTERRUPTENABLE_SO_SHIFT
 (0U)

	)

11197 
	#USBFSH_HCINTERRUPTENABLE_SO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTENABLE_SO_SHIFT
)è& 
USBFSH_HCINTERRUPTENABLE_SO_MASK
)

	)

11198 
	#USBFSH_HCINTERRUPTENABLE_WDH_MASK
 (0x2U)

	)

11199 
	#USBFSH_HCINTERRUPTENABLE_WDH_SHIFT
 (1U)

	)

11200 
	#USBFSH_HCINTERRUPTENABLE_WDH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTENABLE_WDH_SHIFT
)è& 
USBFSH_HCINTERRUPTENABLE_WDH_MASK
)

	)

11201 
	#USBFSH_HCINTERRUPTENABLE_SF_MASK
 (0x4U)

	)

11202 
	#USBFSH_HCINTERRUPTENABLE_SF_SHIFT
 (2U)

	)

11203 
	#USBFSH_HCINTERRUPTENABLE_SF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTENABLE_SF_SHIFT
)è& 
USBFSH_HCINTERRUPTENABLE_SF_MASK
)

	)

11204 
	#USBFSH_HCINTERRUPTENABLE_RD_MASK
 (0x8U)

	)

11205 
	#USBFSH_HCINTERRUPTENABLE_RD_SHIFT
 (3U)

	)

11206 
	#USBFSH_HCINTERRUPTENABLE_RD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTENABLE_RD_SHIFT
)è& 
USBFSH_HCINTERRUPTENABLE_RD_MASK
)

	)

11207 
	#USBFSH_HCINTERRUPTENABLE_UE_MASK
 (0x10U)

	)

11208 
	#USBFSH_HCINTERRUPTENABLE_UE_SHIFT
 (4U)

	)

11209 
	#USBFSH_HCINTERRUPTENABLE_UE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTENABLE_UE_SHIFT
)è& 
USBFSH_HCINTERRUPTENABLE_UE_MASK
)

	)

11210 
	#USBFSH_HCINTERRUPTENABLE_FNO_MASK
 (0x20U)

	)

11211 
	#USBFSH_HCINTERRUPTENABLE_FNO_SHIFT
 (5U)

	)

11212 
	#USBFSH_HCINTERRUPTENABLE_FNO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTENABLE_FNO_SHIFT
)è& 
USBFSH_HCINTERRUPTENABLE_FNO_MASK
)

	)

11213 
	#USBFSH_HCINTERRUPTENABLE_RHSC_MASK
 (0x40U)

	)

11214 
	#USBFSH_HCINTERRUPTENABLE_RHSC_SHIFT
 (6U)

	)

11215 
	#USBFSH_HCINTERRUPTENABLE_RHSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTENABLE_RHSC_SHIFT
)è& 
USBFSH_HCINTERRUPTENABLE_RHSC_MASK
)

	)

11216 
	#USBFSH_HCINTERRUPTENABLE_OC_MASK
 (0x40000000U)

	)

11217 
	#USBFSH_HCINTERRUPTENABLE_OC_SHIFT
 (30U)

	)

11218 
	#USBFSH_HCINTERRUPTENABLE_OC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTENABLE_OC_SHIFT
)è& 
USBFSH_HCINTERRUPTENABLE_OC_MASK
)

	)

11219 
	#USBFSH_HCINTERRUPTENABLE_MIE_MASK
 (0x80000000U)

	)

11220 
	#USBFSH_HCINTERRUPTENABLE_MIE_SHIFT
 (31U)

	)

11221 
	#USBFSH_HCINTERRUPTENABLE_MIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTENABLE_MIE_SHIFT
)è& 
USBFSH_HCINTERRUPTENABLE_MIE_MASK
)

	)

11224 
	#USBFSH_HCINTERRUPTDISABLE_SO_MASK
 (0x1U)

	)

11225 
	#USBFSH_HCINTERRUPTDISABLE_SO_SHIFT
 (0U)

	)

11226 
	#USBFSH_HCINTERRUPTDISABLE_SO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTDISABLE_SO_SHIFT
)è& 
USBFSH_HCINTERRUPTDISABLE_SO_MASK
)

	)

11227 
	#USBFSH_HCINTERRUPTDISABLE_WDH_MASK
 (0x2U)

	)

11228 
	#USBFSH_HCINTERRUPTDISABLE_WDH_SHIFT
 (1U)

	)

11229 
	#USBFSH_HCINTERRUPTDISABLE_WDH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTDISABLE_WDH_SHIFT
)è& 
USBFSH_HCINTERRUPTDISABLE_WDH_MASK
)

	)

11230 
	#USBFSH_HCINTERRUPTDISABLE_SF_MASK
 (0x4U)

	)

11231 
	#USBFSH_HCINTERRUPTDISABLE_SF_SHIFT
 (2U)

	)

11232 
	#USBFSH_HCINTERRUPTDISABLE_SF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTDISABLE_SF_SHIFT
)è& 
USBFSH_HCINTERRUPTDISABLE_SF_MASK
)

	)

11233 
	#USBFSH_HCINTERRUPTDISABLE_RD_MASK
 (0x8U)

	)

11234 
	#USBFSH_HCINTERRUPTDISABLE_RD_SHIFT
 (3U)

	)

11235 
	#USBFSH_HCINTERRUPTDISABLE_RD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTDISABLE_RD_SHIFT
)è& 
USBFSH_HCINTERRUPTDISABLE_RD_MASK
)

	)

11236 
	#USBFSH_HCINTERRUPTDISABLE_UE_MASK
 (0x10U)

	)

11237 
	#USBFSH_HCINTERRUPTDISABLE_UE_SHIFT
 (4U)

	)

11238 
	#USBFSH_HCINTERRUPTDISABLE_UE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTDISABLE_UE_SHIFT
)è& 
USBFSH_HCINTERRUPTDISABLE_UE_MASK
)

	)

11239 
	#USBFSH_HCINTERRUPTDISABLE_FNO_MASK
 (0x20U)

	)

11240 
	#USBFSH_HCINTERRUPTDISABLE_FNO_SHIFT
 (5U)

	)

11241 
	#USBFSH_HCINTERRUPTDISABLE_FNO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTDISABLE_FNO_SHIFT
)è& 
USBFSH_HCINTERRUPTDISABLE_FNO_MASK
)

	)

11242 
	#USBFSH_HCINTERRUPTDISABLE_RHSC_MASK
 (0x40U)

	)

11243 
	#USBFSH_HCINTERRUPTDISABLE_RHSC_SHIFT
 (6U)

	)

11244 
	#USBFSH_HCINTERRUPTDISABLE_RHSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTDISABLE_RHSC_SHIFT
)è& 
USBFSH_HCINTERRUPTDISABLE_RHSC_MASK
)

	)

11245 
	#USBFSH_HCINTERRUPTDISABLE_OC_MASK
 (0x40000000U)

	)

11246 
	#USBFSH_HCINTERRUPTDISABLE_OC_SHIFT
 (30U)

	)

11247 
	#USBFSH_HCINTERRUPTDISABLE_OC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTDISABLE_OC_SHIFT
)è& 
USBFSH_HCINTERRUPTDISABLE_OC_MASK
)

	)

11248 
	#USBFSH_HCINTERRUPTDISABLE_MIE_MASK
 (0x80000000U)

	)

11249 
	#USBFSH_HCINTERRUPTDISABLE_MIE_SHIFT
 (31U)

	)

11250 
	#USBFSH_HCINTERRUPTDISABLE_MIE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCINTERRUPTDISABLE_MIE_SHIFT
)è& 
USBFSH_HCINTERRUPTDISABLE_MIE_MASK
)

	)

11253 
	#USBFSH_HCHCCA_HCCA_MASK
 (0xFFFFFF00U)

	)

11254 
	#USBFSH_HCHCCA_HCCA_SHIFT
 (8U)

	)

11255 
	#USBFSH_HCHCCA_HCCA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCHCCA_HCCA_SHIFT
)è& 
USBFSH_HCHCCA_HCCA_MASK
)

	)

11258 
	#USBFSH_HCPERIODCURRENTED_PCED_MASK
 (0xFFFFFFF0U)

	)

11259 
	#USBFSH_HCPERIODCURRENTED_PCED_SHIFT
 (4U)

	)

11260 
	#USBFSH_HCPERIODCURRENTED_PCED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCPERIODCURRENTED_PCED_SHIFT
)è& 
USBFSH_HCPERIODCURRENTED_PCED_MASK
)

	)

11263 
	#USBFSH_HCCONTROLHEADED_CHED_MASK
 (0xFFFFFFF0U)

	)

11264 
	#USBFSH_HCCONTROLHEADED_CHED_SHIFT
 (4U)

	)

11265 
	#USBFSH_HCCONTROLHEADED_CHED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCONTROLHEADED_CHED_SHIFT
)è& 
USBFSH_HCCONTROLHEADED_CHED_MASK
)

	)

11268 
	#USBFSH_HCCONTROLCURRENTED_CCED_MASK
 (0xFFFFFFF0U)

	)

11269 
	#USBFSH_HCCONTROLCURRENTED_CCED_SHIFT
 (4U)

	)

11270 
	#USBFSH_HCCONTROLCURRENTED_CCED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCCONTROLCURRENTED_CCED_SHIFT
)è& 
USBFSH_HCCONTROLCURRENTED_CCED_MASK
)

	)

11273 
	#USBFSH_HCBULKHEADED_BHED_MASK
 (0xFFFFFFF0U)

	)

11274 
	#USBFSH_HCBULKHEADED_BHED_SHIFT
 (4U)

	)

11275 
	#USBFSH_HCBULKHEADED_BHED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCBULKHEADED_BHED_SHIFT
)è& 
USBFSH_HCBULKHEADED_BHED_MASK
)

	)

11278 
	#USBFSH_HCBULKCURRENTED_BCED_MASK
 (0xFFFFFFF0U)

	)

11279 
	#USBFSH_HCBULKCURRENTED_BCED_SHIFT
 (4U)

	)

11280 
	#USBFSH_HCBULKCURRENTED_BCED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCBULKCURRENTED_BCED_SHIFT
)è& 
USBFSH_HCBULKCURRENTED_BCED_MASK
)

	)

11283 
	#USBFSH_HCDONEHEAD_DH_MASK
 (0xFFFFFFF0U)

	)

11284 
	#USBFSH_HCDONEHEAD_DH_SHIFT
 (4U)

	)

11285 
	#USBFSH_HCDONEHEAD_DH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCDONEHEAD_DH_SHIFT
)è& 
USBFSH_HCDONEHEAD_DH_MASK
)

	)

11288 
	#USBFSH_HCFMINTERVAL_FI_MASK
 (0x3FFFU)

	)

11289 
	#USBFSH_HCFMINTERVAL_FI_SHIFT
 (0U)

	)

11290 
	#USBFSH_HCFMINTERVAL_FI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCFMINTERVAL_FI_SHIFT
)è& 
USBFSH_HCFMINTERVAL_FI_MASK
)

	)

11291 
	#USBFSH_HCFMINTERVAL_FSMPS_MASK
 (0x7FFF0000U)

	)

11292 
	#USBFSH_HCFMINTERVAL_FSMPS_SHIFT
 (16U)

	)

11293 
	#USBFSH_HCFMINTERVAL_FSMPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCFMINTERVAL_FSMPS_SHIFT
)è& 
USBFSH_HCFMINTERVAL_FSMPS_MASK
)

	)

11294 
	#USBFSH_HCFMINTERVAL_FIT_MASK
 (0x80000000U)

	)

11295 
	#USBFSH_HCFMINTERVAL_FIT_SHIFT
 (31U)

	)

11296 
	#USBFSH_HCFMINTERVAL_FIT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCFMINTERVAL_FIT_SHIFT
)è& 
USBFSH_HCFMINTERVAL_FIT_MASK
)

	)

11299 
	#USBFSH_HCFMREMAINING_FR_MASK
 (0x3FFFU)

	)

11300 
	#USBFSH_HCFMREMAINING_FR_SHIFT
 (0U)

	)

11301 
	#USBFSH_HCFMREMAINING_FR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCFMREMAINING_FR_SHIFT
)è& 
USBFSH_HCFMREMAINING_FR_MASK
)

	)

11302 
	#USBFSH_HCFMREMAINING_FRT_MASK
 (0x80000000U)

	)

11303 
	#USBFSH_HCFMREMAINING_FRT_SHIFT
 (31U)

	)

11304 
	#USBFSH_HCFMREMAINING_FRT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCFMREMAINING_FRT_SHIFT
)è& 
USBFSH_HCFMREMAINING_FRT_MASK
)

	)

11307 
	#USBFSH_HCFMNUMBER_FN_MASK
 (0xFFFFU)

	)

11308 
	#USBFSH_HCFMNUMBER_FN_SHIFT
 (0U)

	)

11309 
	#USBFSH_HCFMNUMBER_FN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCFMNUMBER_FN_SHIFT
)è& 
USBFSH_HCFMNUMBER_FN_MASK
)

	)

11312 
	#USBFSH_HCPERIODICSTART_PS_MASK
 (0x3FFFU)

	)

11313 
	#USBFSH_HCPERIODICSTART_PS_SHIFT
 (0U)

	)

11314 
	#USBFSH_HCPERIODICSTART_PS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCPERIODICSTART_PS_SHIFT
)è& 
USBFSH_HCPERIODICSTART_PS_MASK
)

	)

11317 
	#USBFSH_HCLSTHRESHOLD_LST_MASK
 (0xFFFU)

	)

11318 
	#USBFSH_HCLSTHRESHOLD_LST_SHIFT
 (0U)

	)

11319 
	#USBFSH_HCLSTHRESHOLD_LST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCLSTHRESHOLD_LST_SHIFT
)è& 
USBFSH_HCLSTHRESHOLD_LST_MASK
)

	)

11322 
	#USBFSH_HCRHDESCRIPTORA_NDP_MASK
 (0xFFU)

	)

11323 
	#USBFSH_HCRHDESCRIPTORA_NDP_SHIFT
 (0U)

	)

11324 
	#USBFSH_HCRHDESCRIPTORA_NDP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHDESCRIPTORA_NDP_SHIFT
)è& 
USBFSH_HCRHDESCRIPTORA_NDP_MASK
)

	)

11325 
	#USBFSH_HCRHDESCRIPTORA_PSM_MASK
 (0x100U)

	)

11326 
	#USBFSH_HCRHDESCRIPTORA_PSM_SHIFT
 (8U)

	)

11327 
	#USBFSH_HCRHDESCRIPTORA_PSM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHDESCRIPTORA_PSM_SHIFT
)è& 
USBFSH_HCRHDESCRIPTORA_PSM_MASK
)

	)

11328 
	#USBFSH_HCRHDESCRIPTORA_NPS_MASK
 (0x200U)

	)

11329 
	#USBFSH_HCRHDESCRIPTORA_NPS_SHIFT
 (9U)

	)

11330 
	#USBFSH_HCRHDESCRIPTORA_NPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHDESCRIPTORA_NPS_SHIFT
)è& 
USBFSH_HCRHDESCRIPTORA_NPS_MASK
)

	)

11331 
	#USBFSH_HCRHDESCRIPTORA_DT_MASK
 (0x400U)

	)

11332 
	#USBFSH_HCRHDESCRIPTORA_DT_SHIFT
 (10U)

	)

11333 
	#USBFSH_HCRHDESCRIPTORA_DT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHDESCRIPTORA_DT_SHIFT
)è& 
USBFSH_HCRHDESCRIPTORA_DT_MASK
)

	)

11334 
	#USBFSH_HCRHDESCRIPTORA_OCPM_MASK
 (0x800U)

	)

11335 
	#USBFSH_HCRHDESCRIPTORA_OCPM_SHIFT
 (11U)

	)

11336 
	#USBFSH_HCRHDESCRIPTORA_OCPM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHDESCRIPTORA_OCPM_SHIFT
)è& 
USBFSH_HCRHDESCRIPTORA_OCPM_MASK
)

	)

11337 
	#USBFSH_HCRHDESCRIPTORA_NOCP_MASK
 (0x1000U)

	)

11338 
	#USBFSH_HCRHDESCRIPTORA_NOCP_SHIFT
 (12U)

	)

11339 
	#USBFSH_HCRHDESCRIPTORA_NOCP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHDESCRIPTORA_NOCP_SHIFT
)è& 
USBFSH_HCRHDESCRIPTORA_NOCP_MASK
)

	)

11340 
	#USBFSH_HCRHDESCRIPTORA_POTPGT_MASK
 (0xFF000000U)

	)

11341 
	#USBFSH_HCRHDESCRIPTORA_POTPGT_SHIFT
 (24U)

	)

11342 
	#USBFSH_HCRHDESCRIPTORA_POTPGT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHDESCRIPTORA_POTPGT_SHIFT
)è& 
USBFSH_HCRHDESCRIPTORA_POTPGT_MASK
)

	)

11345 
	#USBFSH_HCRHDESCRIPTORB_DR_MASK
 (0xFFFFU)

	)

11346 
	#USBFSH_HCRHDESCRIPTORB_DR_SHIFT
 (0U)

	)

11347 
	#USBFSH_HCRHDESCRIPTORB_DR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHDESCRIPTORB_DR_SHIFT
)è& 
USBFSH_HCRHDESCRIPTORB_DR_MASK
)

	)

11348 
	#USBFSH_HCRHDESCRIPTORB_PPCM_MASK
 (0xFFFF0000U)

	)

11349 
	#USBFSH_HCRHDESCRIPTORB_PPCM_SHIFT
 (16U)

	)

11350 
	#USBFSH_HCRHDESCRIPTORB_PPCM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHDESCRIPTORB_PPCM_SHIFT
)è& 
USBFSH_HCRHDESCRIPTORB_PPCM_MASK
)

	)

11353 
	#USBFSH_HCRHSTATUS_LPS_MASK
 (0x1U)

	)

11354 
	#USBFSH_HCRHSTATUS_LPS_SHIFT
 (0U)

	)

11355 
	#USBFSH_HCRHSTATUS_LPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHSTATUS_LPS_SHIFT
)è& 
USBFSH_HCRHSTATUS_LPS_MASK
)

	)

11356 
	#USBFSH_HCRHSTATUS_OCI_MASK
 (0x2U)

	)

11357 
	#USBFSH_HCRHSTATUS_OCI_SHIFT
 (1U)

	)

11358 
	#USBFSH_HCRHSTATUS_OCI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHSTATUS_OCI_SHIFT
)è& 
USBFSH_HCRHSTATUS_OCI_MASK
)

	)

11359 
	#USBFSH_HCRHSTATUS_DRWE_MASK
 (0x8000U)

	)

11360 
	#USBFSH_HCRHSTATUS_DRWE_SHIFT
 (15U)

	)

11361 
	#USBFSH_HCRHSTATUS_DRWE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHSTATUS_DRWE_SHIFT
)è& 
USBFSH_HCRHSTATUS_DRWE_MASK
)

	)

11362 
	#USBFSH_HCRHSTATUS_LPSC_MASK
 (0x10000U)

	)

11363 
	#USBFSH_HCRHSTATUS_LPSC_SHIFT
 (16U)

	)

11364 
	#USBFSH_HCRHSTATUS_LPSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHSTATUS_LPSC_SHIFT
)è& 
USBFSH_HCRHSTATUS_LPSC_MASK
)

	)

11365 
	#USBFSH_HCRHSTATUS_OCIC_MASK
 (0x20000U)

	)

11366 
	#USBFSH_HCRHSTATUS_OCIC_SHIFT
 (17U)

	)

11367 
	#USBFSH_HCRHSTATUS_OCIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHSTATUS_OCIC_SHIFT
)è& 
USBFSH_HCRHSTATUS_OCIC_MASK
)

	)

11368 
	#USBFSH_HCRHSTATUS_CRWE_MASK
 (0x80000000U)

	)

11369 
	#USBFSH_HCRHSTATUS_CRWE_SHIFT
 (31U)

	)

11370 
	#USBFSH_HCRHSTATUS_CRWE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHSTATUS_CRWE_SHIFT
)è& 
USBFSH_HCRHSTATUS_CRWE_MASK
)

	)

11373 
	#USBFSH_HCRHPORTSTATUS_CCS_MASK
 (0x1U)

	)

11374 
	#USBFSH_HCRHPORTSTATUS_CCS_SHIFT
 (0U)

	)

11375 
	#USBFSH_HCRHPORTSTATUS_CCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_CCS_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_CCS_MASK
)

	)

11376 
	#USBFSH_HCRHPORTSTATUS_PES_MASK
 (0x2U)

	)

11377 
	#USBFSH_HCRHPORTSTATUS_PES_SHIFT
 (1U)

	)

11378 
	#USBFSH_HCRHPORTSTATUS_PES
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_PES_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_PES_MASK
)

	)

11379 
	#USBFSH_HCRHPORTSTATUS_PSS_MASK
 (0x4U)

	)

11380 
	#USBFSH_HCRHPORTSTATUS_PSS_SHIFT
 (2U)

	)

11381 
	#USBFSH_HCRHPORTSTATUS_PSS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_PSS_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_PSS_MASK
)

	)

11382 
	#USBFSH_HCRHPORTSTATUS_POCI_MASK
 (0x8U)

	)

11383 
	#USBFSH_HCRHPORTSTATUS_POCI_SHIFT
 (3U)

	)

11384 
	#USBFSH_HCRHPORTSTATUS_POCI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_POCI_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_POCI_MASK
)

	)

11385 
	#USBFSH_HCRHPORTSTATUS_PRS_MASK
 (0x10U)

	)

11386 
	#USBFSH_HCRHPORTSTATUS_PRS_SHIFT
 (4U)

	)

11387 
	#USBFSH_HCRHPORTSTATUS_PRS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_PRS_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_PRS_MASK
)

	)

11388 
	#USBFSH_HCRHPORTSTATUS_PPS_MASK
 (0x100U)

	)

11389 
	#USBFSH_HCRHPORTSTATUS_PPS_SHIFT
 (8U)

	)

11390 
	#USBFSH_HCRHPORTSTATUS_PPS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_PPS_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_PPS_MASK
)

	)

11391 
	#USBFSH_HCRHPORTSTATUS_LSDA_MASK
 (0x200U)

	)

11392 
	#USBFSH_HCRHPORTSTATUS_LSDA_SHIFT
 (9U)

	)

11393 
	#USBFSH_HCRHPORTSTATUS_LSDA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_LSDA_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_LSDA_MASK
)

	)

11394 
	#USBFSH_HCRHPORTSTATUS_CSC_MASK
 (0x10000U)

	)

11395 
	#USBFSH_HCRHPORTSTATUS_CSC_SHIFT
 (16U)

	)

11396 
	#USBFSH_HCRHPORTSTATUS_CSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_CSC_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_CSC_MASK
)

	)

11397 
	#USBFSH_HCRHPORTSTATUS_PESC_MASK
 (0x20000U)

	)

11398 
	#USBFSH_HCRHPORTSTATUS_PESC_SHIFT
 (17U)

	)

11399 
	#USBFSH_HCRHPORTSTATUS_PESC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_PESC_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_PESC_MASK
)

	)

11400 
	#USBFSH_HCRHPORTSTATUS_PSSC_MASK
 (0x40000U)

	)

11401 
	#USBFSH_HCRHPORTSTATUS_PSSC_SHIFT
 (18U)

	)

11402 
	#USBFSH_HCRHPORTSTATUS_PSSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_PSSC_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_PSSC_MASK
)

	)

11403 
	#USBFSH_HCRHPORTSTATUS_OCIC_MASK
 (0x80000U)

	)

11404 
	#USBFSH_HCRHPORTSTATUS_OCIC_SHIFT
 (19U)

	)

11405 
	#USBFSH_HCRHPORTSTATUS_OCIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_OCIC_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_OCIC_MASK
)

	)

11406 
	#USBFSH_HCRHPORTSTATUS_PRSC_MASK
 (0x100000U)

	)

11407 
	#USBFSH_HCRHPORTSTATUS_PRSC_SHIFT
 (20U)

	)

11408 
	#USBFSH_HCRHPORTSTATUS_PRSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_HCRHPORTSTATUS_PRSC_SHIFT
)è& 
USBFSH_HCRHPORTSTATUS_PRSC_MASK
)

	)

11411 
	#USBFSH_PORTMODE_ID_MASK
 (0x1U)

	)

11412 
	#USBFSH_PORTMODE_ID_SHIFT
 (0U)

	)

11413 
	#USBFSH_PORTMODE_ID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_PORTMODE_ID_SHIFT
)è& 
USBFSH_PORTMODE_ID_MASK
)

	)

11414 
	#USBFSH_PORTMODE_ID_EN_MASK
 (0x100U)

	)

11415 
	#USBFSH_PORTMODE_ID_EN_SHIFT
 (8U)

	)

11416 
	#USBFSH_PORTMODE_ID_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_PORTMODE_ID_EN_SHIFT
)è& 
USBFSH_PORTMODE_ID_EN_MASK
)

	)

11417 
	#USBFSH_PORTMODE_DEV_ENABLE_MASK
 (0x10000U)

	)

11418 
	#USBFSH_PORTMODE_DEV_ENABLE_SHIFT
 (16U)

	)

11419 
	#USBFSH_PORTMODE_DEV_ENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBFSH_PORTMODE_DEV_ENABLE_SHIFT
)è& 
USBFSH_PORTMODE_DEV_ENABLE_MASK
)

	)

11429 
	#USBFSH_BASE
 (0x400A2000u)

	)

11431 
	#USBFSH
 ((
USBFSH_Ty³
 *)
USBFSH_BASE
)

	)

11433 
	#USBFSH_BASE_ADDRS
 { 
USBFSH_BASE
 }

	)

11435 
	#USBFSH_BASE_PTRS
 { 
USBFSH
 }

	)

11437 
	#USBFSH_IRQS
 { 
USB0_IRQn
 }

	)

11438 
	#USBFSH_NEEDCLK_IRQS
 { 
USB0_NEEDCLK_IRQn
 }

	)

11456 
__IO
 
ušt32_t
 
	mDEVCMDSTAT
;

11457 
__I
 
ušt32_t
 
	mINFO
;

11458 
__IO
 
ušt32_t
 
	mEPLISTSTART
;

11459 
__I
 
ušt32_t
 
	mDATABUFSTART
;

11460 
__IO
 
ušt32_t
 
	mLPM
;

11461 
__IO
 
ušt32_t
 
	mEPSKIP
;

11462 
__IO
 
ušt32_t
 
	mEPINUSE
;

11463 
__IO
 
ušt32_t
 
	mEPBUFCFG
;

11464 
__IO
 
ušt32_t
 
	mINTSTAT
;

11465 
__IO
 
ušt32_t
 
	mINTEN
;

11466 
__IO
 
ušt32_t
 
	mINTSETSTAT
;

11467 
ušt8_t
 
	mRESERVED_0
[8];

11468 
__I
 
ušt32_t
 
	mEPTOGGLE
;

11469 
ušt8_t
 
	mRESERVED_1
[4];

11470 
__IO
 
ušt32_t
 
	mULPIDEBUG
;

11471 } 
	tUSBHSD_Ty³
;

11483 
	#USBHSD_DEVCMDSTAT_DEV_ADDR_MASK
 (0x7FU)

	)

11484 
	#USBHSD_DEVCMDSTAT_DEV_ADDR_SHIFT
 (0U)

	)

11485 
	#USBHSD_DEVCMDSTAT_DEV_ADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_DEV_ADDR_SHIFT
)è& 
USBHSD_DEVCMDSTAT_DEV_ADDR_MASK
)

	)

11486 
	#USBHSD_DEVCMDSTAT_DEV_EN_MASK
 (0x80U)

	)

11487 
	#USBHSD_DEVCMDSTAT_DEV_EN_SHIFT
 (7U)

	)

11488 
	#USBHSD_DEVCMDSTAT_DEV_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_DEV_EN_SHIFT
)è& 
USBHSD_DEVCMDSTAT_DEV_EN_MASK
)

	)

11489 
	#USBHSD_DEVCMDSTAT_SETUP_MASK
 (0x100U)

	)

11490 
	#USBHSD_DEVCMDSTAT_SETUP_SHIFT
 (8U)

	)

11491 
	#USBHSD_DEVCMDSTAT_SETUP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_SETUP_SHIFT
)è& 
USBHSD_DEVCMDSTAT_SETUP_MASK
)

	)

11492 
	#USBHSD_DEVCMDSTAT_FORCE_NEEDCLK_MASK
 (0x200U)

	)

11493 
	#USBHSD_DEVCMDSTAT_FORCE_NEEDCLK_SHIFT
 (9U)

	)

11494 
	#USBHSD_DEVCMDSTAT_FORCE_NEEDCLK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_FORCE_NEEDCLK_SHIFT
)è& 
USBHSD_DEVCMDSTAT_FORCE_NEEDCLK_MASK
)

	)

11495 
	#USBHSD_DEVCMDSTAT_FORCE_VBUS_MASK
 (0x400U)

	)

11496 
	#USBHSD_DEVCMDSTAT_FORCE_VBUS_SHIFT
 (10U)

	)

11497 
	#USBHSD_DEVCMDSTAT_FORCE_VBUS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_FORCE_VBUS_SHIFT
)è& 
USBHSD_DEVCMDSTAT_FORCE_VBUS_MASK
)

	)

11498 
	#USBHSD_DEVCMDSTAT_LPM_SUP_MASK
 (0x800U)

	)

11499 
	#USBHSD_DEVCMDSTAT_LPM_SUP_SHIFT
 (11U)

	)

11500 
	#USBHSD_DEVCMDSTAT_LPM_SUP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_LPM_SUP_SHIFT
)è& 
USBHSD_DEVCMDSTAT_LPM_SUP_MASK
)

	)

11501 
	#USBHSD_DEVCMDSTAT_INTONNAK_AO_MASK
 (0x1000U)

	)

11502 
	#USBHSD_DEVCMDSTAT_INTONNAK_AO_SHIFT
 (12U)

	)

11503 
	#USBHSD_DEVCMDSTAT_INTONNAK_AO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_INTONNAK_AO_SHIFT
)è& 
USBHSD_DEVCMDSTAT_INTONNAK_AO_MASK
)

	)

11504 
	#USBHSD_DEVCMDSTAT_INTONNAK_AI_MASK
 (0x2000U)

	)

11505 
	#USBHSD_DEVCMDSTAT_INTONNAK_AI_SHIFT
 (13U)

	)

11506 
	#USBHSD_DEVCMDSTAT_INTONNAK_AI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_INTONNAK_AI_SHIFT
)è& 
USBHSD_DEVCMDSTAT_INTONNAK_AI_MASK
)

	)

11507 
	#USBHSD_DEVCMDSTAT_INTONNAK_CO_MASK
 (0x4000U)

	)

11508 
	#USBHSD_DEVCMDSTAT_INTONNAK_CO_SHIFT
 (14U)

	)

11509 
	#USBHSD_DEVCMDSTAT_INTONNAK_CO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_INTONNAK_CO_SHIFT
)è& 
USBHSD_DEVCMDSTAT_INTONNAK_CO_MASK
)

	)

11510 
	#USBHSD_DEVCMDSTAT_INTONNAK_CI_MASK
 (0x8000U)

	)

11511 
	#USBHSD_DEVCMDSTAT_INTONNAK_CI_SHIFT
 (15U)

	)

11512 
	#USBHSD_DEVCMDSTAT_INTONNAK_CI
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_INTONNAK_CI_SHIFT
)è& 
USBHSD_DEVCMDSTAT_INTONNAK_CI_MASK
)

	)

11513 
	#USBHSD_DEVCMDSTAT_DCON_MASK
 (0x10000U)

	)

11514 
	#USBHSD_DEVCMDSTAT_DCON_SHIFT
 (16U)

	)

11515 
	#USBHSD_DEVCMDSTAT_DCON
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_DCON_SHIFT
)è& 
USBHSD_DEVCMDSTAT_DCON_MASK
)

	)

11516 
	#USBHSD_DEVCMDSTAT_DSUS_MASK
 (0x20000U)

	)

11517 
	#USBHSD_DEVCMDSTAT_DSUS_SHIFT
 (17U)

	)

11518 
	#USBHSD_DEVCMDSTAT_DSUS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_DSUS_SHIFT
)è& 
USBHSD_DEVCMDSTAT_DSUS_MASK
)

	)

11519 
	#USBHSD_DEVCMDSTAT_LPM_SUS_MASK
 (0x80000U)

	)

11520 
	#USBHSD_DEVCMDSTAT_LPM_SUS_SHIFT
 (19U)

	)

11521 
	#USBHSD_DEVCMDSTAT_LPM_SUS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_LPM_SUS_SHIFT
)è& 
USBHSD_DEVCMDSTAT_LPM_SUS_MASK
)

	)

11522 
	#USBHSD_DEVCMDSTAT_LPM_REWP_MASK
 (0x100000U)

	)

11523 
	#USBHSD_DEVCMDSTAT_LPM_REWP_SHIFT
 (20U)

	)

11524 
	#USBHSD_DEVCMDSTAT_LPM_REWP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_LPM_REWP_SHIFT
)è& 
USBHSD_DEVCMDSTAT_LPM_REWP_MASK
)

	)

11525 
	#USBHSD_DEVCMDSTAT_S³ed_MASK
 (0xC00000U)

	)

11526 
	#USBHSD_DEVCMDSTAT_S³ed_SHIFT
 (22U)

	)

11527 
	#USBHSD_DEVCMDSTAT_S³ed
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_S³ed_SHIFT
)è& 
USBHSD_DEVCMDSTAT_S³ed_MASK
)

	)

11528 
	#USBHSD_DEVCMDSTAT_DCON_C_MASK
 (0x1000000U)

	)

11529 
	#USBHSD_DEVCMDSTAT_DCON_C_SHIFT
 (24U)

	)

11530 
	#USBHSD_DEVCMDSTAT_DCON_C
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_DCON_C_SHIFT
)è& 
USBHSD_DEVCMDSTAT_DCON_C_MASK
)

	)

11531 
	#USBHSD_DEVCMDSTAT_DSUS_C_MASK
 (0x2000000U)

	)

11532 
	#USBHSD_DEVCMDSTAT_DSUS_C_SHIFT
 (25U)

	)

11533 
	#USBHSD_DEVCMDSTAT_DSUS_C
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_DSUS_C_SHIFT
)è& 
USBHSD_DEVCMDSTAT_DSUS_C_MASK
)

	)

11534 
	#USBHSD_DEVCMDSTAT_DRES_C_MASK
 (0x4000000U)

	)

11535 
	#USBHSD_DEVCMDSTAT_DRES_C_SHIFT
 (26U)

	)

11536 
	#USBHSD_DEVCMDSTAT_DRES_C
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_DRES_C_SHIFT
)è& 
USBHSD_DEVCMDSTAT_DRES_C_MASK
)

	)

11537 
	#USBHSD_DEVCMDSTAT_VBUS_DEBOUNCED_MASK
 (0x10000000U)

	)

11538 
	#USBHSD_DEVCMDSTAT_VBUS_DEBOUNCED_SHIFT
 (28U)

	)

11539 
	#USBHSD_DEVCMDSTAT_VBUS_DEBOUNCED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_VBUS_DEBOUNCED_SHIFT
)è& 
USBHSD_DEVCMDSTAT_VBUS_DEBOUNCED_MASK
)

	)

11540 
	#USBHSD_DEVCMDSTAT_PHY_TEST_MODE_MASK
 (0xE0000000U)

	)

11541 
	#USBHSD_DEVCMDSTAT_PHY_TEST_MODE_SHIFT
 (29U)

	)

11542 
	#USBHSD_DEVCMDSTAT_PHY_TEST_MODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DEVCMDSTAT_PHY_TEST_MODE_SHIFT
)è& 
USBHSD_DEVCMDSTAT_PHY_TEST_MODE_MASK
)

	)

11545 
	#USBHSD_INFO_FRAME_NR_MASK
 (0x7FFU)

	)

11546 
	#USBHSD_INFO_FRAME_NR_SHIFT
 (0U)

	)

11547 
	#USBHSD_INFO_FRAME_NR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INFO_FRAME_NR_SHIFT
)è& 
USBHSD_INFO_FRAME_NR_MASK
)

	)

11548 
	#USBHSD_INFO_ERR_CODE_MASK
 (0x7800U)

	)

11549 
	#USBHSD_INFO_ERR_CODE_SHIFT
 (11U)

	)

11550 
	#USBHSD_INFO_ERR_CODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INFO_ERR_CODE_SHIFT
)è& 
USBHSD_INFO_ERR_CODE_MASK
)

	)

11551 
	#USBHSD_INFO_Mš»v_MASK
 (0xFF0000U)

	)

11552 
	#USBHSD_INFO_Mš»v_SHIFT
 (16U)

	)

11553 
	#USBHSD_INFO_Mš»v
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INFO_Mš»v_SHIFT
)è& 
USBHSD_INFO_Mš»v_MASK
)

	)

11554 
	#USBHSD_INFO_Maj»v_MASK
 (0xFF000000U)

	)

11555 
	#USBHSD_INFO_Maj»v_SHIFT
 (24U)

	)

11556 
	#USBHSD_INFO_Maj»v
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INFO_Maj»v_SHIFT
)è& 
USBHSD_INFO_Maj»v_MASK
)

	)

11559 
	#USBHSD_EPLISTSTART_EP_LIST_PRG_MASK
 (0xFFF00U)

	)

11560 
	#USBHSD_EPLISTSTART_EP_LIST_PRG_SHIFT
 (8U)

	)

11561 
	#USBHSD_EPLISTSTART_EP_LIST_PRG
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_EPLISTSTART_EP_LIST_PRG_SHIFT
)è& 
USBHSD_EPLISTSTART_EP_LIST_PRG_MASK
)

	)

11562 
	#USBHSD_EPLISTSTART_EP_LIST_FIXED_MASK
 (0xFFF00000U)

	)

11563 
	#USBHSD_EPLISTSTART_EP_LIST_FIXED_SHIFT
 (20U)

	)

11564 
	#USBHSD_EPLISTSTART_EP_LIST_FIXED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_EPLISTSTART_EP_LIST_FIXED_SHIFT
)è& 
USBHSD_EPLISTSTART_EP_LIST_FIXED_MASK
)

	)

11567 
	#USBHSD_DATABUFSTART_DA_BUF_MASK
 (0xFFFFFFFFU)

	)

11568 
	#USBHSD_DATABUFSTART_DA_BUF_SHIFT
 (0U)

	)

11569 
	#USBHSD_DATABUFSTART_DA_BUF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_DATABUFSTART_DA_BUF_SHIFT
)è& 
USBHSD_DATABUFSTART_DA_BUF_MASK
)

	)

11572 
	#USBHSD_LPM_HIRD_HW_MASK
 (0xFU)

	)

11573 
	#USBHSD_LPM_HIRD_HW_SHIFT
 (0U)

	)

11574 
	#USBHSD_LPM_HIRD_HW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_LPM_HIRD_HW_SHIFT
)è& 
USBHSD_LPM_HIRD_HW_MASK
)

	)

11575 
	#USBHSD_LPM_HIRD_SW_MASK
 (0xF0U)

	)

11576 
	#USBHSD_LPM_HIRD_SW_SHIFT
 (4U)

	)

11577 
	#USBHSD_LPM_HIRD_SW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_LPM_HIRD_SW_SHIFT
)è& 
USBHSD_LPM_HIRD_SW_MASK
)

	)

11578 
	#USBHSD_LPM_DATA_PENDING_MASK
 (0x100U)

	)

11579 
	#USBHSD_LPM_DATA_PENDING_SHIFT
 (8U)

	)

11580 
	#USBHSD_LPM_DATA_PENDING
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_LPM_DATA_PENDING_SHIFT
)è& 
USBHSD_LPM_DATA_PENDING_MASK
)

	)

11583 
	#USBHSD_EPSKIP_SKIP_MASK
 (0xFFFU)

	)

11584 
	#USBHSD_EPSKIP_SKIP_SHIFT
 (0U)

	)

11585 
	#USBHSD_EPSKIP_SKIP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_EPSKIP_SKIP_SHIFT
)è& 
USBHSD_EPSKIP_SKIP_MASK
)

	)

11588 
	#USBHSD_EPINUSE_BUF_MASK
 (0xFFCU)

	)

11589 
	#USBHSD_EPINUSE_BUF_SHIFT
 (2U)

	)

11590 
	#USBHSD_EPINUSE_BUF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_EPINUSE_BUF_SHIFT
)è& 
USBHSD_EPINUSE_BUF_MASK
)

	)

11593 
	#USBHSD_EPBUFCFG_BUF_SB_MASK
 (0xFFCU)

	)

11594 
	#USBHSD_EPBUFCFG_BUF_SB_SHIFT
 (2U)

	)

11595 
	#USBHSD_EPBUFCFG_BUF_SB
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_EPBUFCFG_BUF_SB_SHIFT
)è& 
USBHSD_EPBUFCFG_BUF_SB_MASK
)

	)

11598 
	#USBHSD_INTSTAT_EP0OUT_MASK
 (0x1U)

	)

11599 
	#USBHSD_INTSTAT_EP0OUT_SHIFT
 (0U)

	)

11600 
	#USBHSD_INTSTAT_EP0OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP0OUT_SHIFT
)è& 
USBHSD_INTSTAT_EP0OUT_MASK
)

	)

11601 
	#USBHSD_INTSTAT_EP0IN_MASK
 (0x2U)

	)

11602 
	#USBHSD_INTSTAT_EP0IN_SHIFT
 (1U)

	)

11603 
	#USBHSD_INTSTAT_EP0IN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP0IN_SHIFT
)è& 
USBHSD_INTSTAT_EP0IN_MASK
)

	)

11604 
	#USBHSD_INTSTAT_EP1OUT_MASK
 (0x4U)

	)

11605 
	#USBHSD_INTSTAT_EP1OUT_SHIFT
 (2U)

	)

11606 
	#USBHSD_INTSTAT_EP1OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP1OUT_SHIFT
)è& 
USBHSD_INTSTAT_EP1OUT_MASK
)

	)

11607 
	#USBHSD_INTSTAT_EP1IN_MASK
 (0x8U)

	)

11608 
	#USBHSD_INTSTAT_EP1IN_SHIFT
 (3U)

	)

11609 
	#USBHSD_INTSTAT_EP1IN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP1IN_SHIFT
)è& 
USBHSD_INTSTAT_EP1IN_MASK
)

	)

11610 
	#USBHSD_INTSTAT_EP2OUT_MASK
 (0x10U)

	)

11611 
	#USBHSD_INTSTAT_EP2OUT_SHIFT
 (4U)

	)

11612 
	#USBHSD_INTSTAT_EP2OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP2OUT_SHIFT
)è& 
USBHSD_INTSTAT_EP2OUT_MASK
)

	)

11613 
	#USBHSD_INTSTAT_EP2IN_MASK
 (0x20U)

	)

11614 
	#USBHSD_INTSTAT_EP2IN_SHIFT
 (5U)

	)

11615 
	#USBHSD_INTSTAT_EP2IN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP2IN_SHIFT
)è& 
USBHSD_INTSTAT_EP2IN_MASK
)

	)

11616 
	#USBHSD_INTSTAT_EP3OUT_MASK
 (0x40U)

	)

11617 
	#USBHSD_INTSTAT_EP3OUT_SHIFT
 (6U)

	)

11618 
	#USBHSD_INTSTAT_EP3OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP3OUT_SHIFT
)è& 
USBHSD_INTSTAT_EP3OUT_MASK
)

	)

11619 
	#USBHSD_INTSTAT_EP3IN_MASK
 (0x80U)

	)

11620 
	#USBHSD_INTSTAT_EP3IN_SHIFT
 (7U)

	)

11621 
	#USBHSD_INTSTAT_EP3IN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP3IN_SHIFT
)è& 
USBHSD_INTSTAT_EP3IN_MASK
)

	)

11622 
	#USBHSD_INTSTAT_EP4OUT_MASK
 (0x100U)

	)

11623 
	#USBHSD_INTSTAT_EP4OUT_SHIFT
 (8U)

	)

11624 
	#USBHSD_INTSTAT_EP4OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP4OUT_SHIFT
)è& 
USBHSD_INTSTAT_EP4OUT_MASK
)

	)

11625 
	#USBHSD_INTSTAT_EP4IN_MASK
 (0x200U)

	)

11626 
	#USBHSD_INTSTAT_EP4IN_SHIFT
 (9U)

	)

11627 
	#USBHSD_INTSTAT_EP4IN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP4IN_SHIFT
)è& 
USBHSD_INTSTAT_EP4IN_MASK
)

	)

11628 
	#USBHSD_INTSTAT_EP5OUT_MASK
 (0x400U)

	)

11629 
	#USBHSD_INTSTAT_EP5OUT_SHIFT
 (10U)

	)

11630 
	#USBHSD_INTSTAT_EP5OUT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP5OUT_SHIFT
)è& 
USBHSD_INTSTAT_EP5OUT_MASK
)

	)

11631 
	#USBHSD_INTSTAT_EP5IN_MASK
 (0x800U)

	)

11632 
	#USBHSD_INTSTAT_EP5IN_SHIFT
 (11U)

	)

11633 
	#USBHSD_INTSTAT_EP5IN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_EP5IN_SHIFT
)è& 
USBHSD_INTSTAT_EP5IN_MASK
)

	)

11634 
	#USBHSD_INTSTAT_FRAME_INT_MASK
 (0x40000000U)

	)

11635 
	#USBHSD_INTSTAT_FRAME_INT_SHIFT
 (30U)

	)

11636 
	#USBHSD_INTSTAT_FRAME_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_FRAME_INT_SHIFT
)è& 
USBHSD_INTSTAT_FRAME_INT_MASK
)

	)

11637 
	#USBHSD_INTSTAT_DEV_INT_MASK
 (0x80000000U)

	)

11638 
	#USBHSD_INTSTAT_DEV_INT_SHIFT
 (31U)

	)

11639 
	#USBHSD_INTSTAT_DEV_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSTAT_DEV_INT_SHIFT
)è& 
USBHSD_INTSTAT_DEV_INT_MASK
)

	)

11642 
	#USBHSD_INTEN_EP_INT_EN_MASK
 (0xFFFU)

	)

11643 
	#USBHSD_INTEN_EP_INT_EN_SHIFT
 (0U)

	)

11644 
	#USBHSD_INTEN_EP_INT_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTEN_EP_INT_EN_SHIFT
)è& 
USBHSD_INTEN_EP_INT_EN_MASK
)

	)

11645 
	#USBHSD_INTEN_FRAME_INT_EN_MASK
 (0x40000000U)

	)

11646 
	#USBHSD_INTEN_FRAME_INT_EN_SHIFT
 (30U)

	)

11647 
	#USBHSD_INTEN_FRAME_INT_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTEN_FRAME_INT_EN_SHIFT
)è& 
USBHSD_INTEN_FRAME_INT_EN_MASK
)

	)

11648 
	#USBHSD_INTEN_DEV_INT_EN_MASK
 (0x80000000U)

	)

11649 
	#USBHSD_INTEN_DEV_INT_EN_SHIFT
 (31U)

	)

11650 
	#USBHSD_INTEN_DEV_INT_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTEN_DEV_INT_EN_SHIFT
)è& 
USBHSD_INTEN_DEV_INT_EN_MASK
)

	)

11653 
	#USBHSD_INTSETSTAT_EP_SET_INT_MASK
 (0xFFFU)

	)

11654 
	#USBHSD_INTSETSTAT_EP_SET_INT_SHIFT
 (0U)

	)

11655 
	#USBHSD_INTSETSTAT_EP_SET_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSETSTAT_EP_SET_INT_SHIFT
)è& 
USBHSD_INTSETSTAT_EP_SET_INT_MASK
)

	)

11656 
	#USBHSD_INTSETSTAT_FRAME_SET_INT_MASK
 (0x40000000U)

	)

11657 
	#USBHSD_INTSETSTAT_FRAME_SET_INT_SHIFT
 (30U)

	)

11658 
	#USBHSD_INTSETSTAT_FRAME_SET_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSETSTAT_FRAME_SET_INT_SHIFT
)è& 
USBHSD_INTSETSTAT_FRAME_SET_INT_MASK
)

	)

11659 
	#USBHSD_INTSETSTAT_DEV_SET_INT_MASK
 (0x80000000U)

	)

11660 
	#USBHSD_INTSETSTAT_DEV_SET_INT_SHIFT
 (31U)

	)

11661 
	#USBHSD_INTSETSTAT_DEV_SET_INT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_INTSETSTAT_DEV_SET_INT_SHIFT
)è& 
USBHSD_INTSETSTAT_DEV_SET_INT_MASK
)

	)

11664 
	#USBHSD_EPTOGGLE_TOGGLE_MASK
 (0x3FFFFFFFU)

	)

11665 
	#USBHSD_EPTOGGLE_TOGGLE_SHIFT
 (0U)

	)

11666 
	#USBHSD_EPTOGGLE_TOGGLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_EPTOGGLE_TOGGLE_SHIFT
)è& 
USBHSD_EPTOGGLE_TOGGLE_MASK
)

	)

11669 
	#USBHSD_ULPIDEBUG_PHY_ADDR_MASK
 (0xFFU)

	)

11670 
	#USBHSD_ULPIDEBUG_PHY_ADDR_SHIFT
 (0U)

	)

11671 
	#USBHSD_ULPIDEBUG_PHY_ADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_ULPIDEBUG_PHY_ADDR_SHIFT
)è& 
USBHSD_ULPIDEBUG_PHY_ADDR_MASK
)

	)

11672 
	#USBHSD_ULPIDEBUG_PHY_WDATA_MASK
 (0xFF00U)

	)

11673 
	#USBHSD_ULPIDEBUG_PHY_WDATA_SHIFT
 (8U)

	)

11674 
	#USBHSD_ULPIDEBUG_PHY_WDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_ULPIDEBUG_PHY_WDATA_SHIFT
)è& 
USBHSD_ULPIDEBUG_PHY_WDATA_MASK
)

	)

11675 
	#USBHSD_ULPIDEBUG_PHY_RDATA_MASK
 (0xFF0000U)

	)

11676 
	#USBHSD_ULPIDEBUG_PHY_RDATA_SHIFT
 (16U)

	)

11677 
	#USBHSD_ULPIDEBUG_PHY_RDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_ULPIDEBUG_PHY_RDATA_SHIFT
)è& 
USBHSD_ULPIDEBUG_PHY_RDATA_MASK
)

	)

11678 
	#USBHSD_ULPIDEBUG_PHY_RW_MASK
 (0x1000000U)

	)

11679 
	#USBHSD_ULPIDEBUG_PHY_RW_SHIFT
 (24U)

	)

11680 
	#USBHSD_ULPIDEBUG_PHY_RW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_ULPIDEBUG_PHY_RW_SHIFT
)è& 
USBHSD_ULPIDEBUG_PHY_RW_MASK
)

	)

11681 
	#USBHSD_ULPIDEBUG_PHY_ACCESS_MASK
 (0x2000000U)

	)

11682 
	#USBHSD_ULPIDEBUG_PHY_ACCESS_SHIFT
 (25U)

	)

11683 
	#USBHSD_ULPIDEBUG_PHY_ACCESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_ULPIDEBUG_PHY_ACCESS_SHIFT
)è& 
USBHSD_ULPIDEBUG_PHY_ACCESS_MASK
)

	)

11684 
	#USBHSD_ULPIDEBUG_PHY_MODE_MASK
 (0x80000000U)

	)

11685 
	#USBHSD_ULPIDEBUG_PHY_MODE_SHIFT
 (31U)

	)

11686 
	#USBHSD_ULPIDEBUG_PHY_MODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSD_ULPIDEBUG_PHY_MODE_SHIFT
)è& 
USBHSD_ULPIDEBUG_PHY_MODE_MASK
)

	)

11696 
	#USBHSD_BASE
 (0x40094000u)

	)

11698 
	#USBHSD
 ((
USBHSD_Ty³
 *)
USBHSD_BASE
)

	)

11700 
	#USBHSD_BASE_ADDRS
 { 
USBHSD_BASE
 }

	)

11702 
	#USBHSD_BASE_PTRS
 { 
USBHSD
 }

	)

11704 
	#USBHSD_IRQS
 { 
USB1_IRQn
 }

	)

11705 
	#USBHSD_NEEDCLK_IRQS
 { 
USB1_NEEDCLK_IRQn
 }

	)

11723 
__I
 
ušt32_t
 
	mCAPLENGTH_CHIPID
;

11724 
__I
 
ušt32_t
 
	mHCSPARAMS
;

11725 
__I
 
ušt32_t
 
	mHCCPARAMS
;

11726 
__IO
 
ušt32_t
 
	mFLADJ_FRINDEX
;

11727 
__IO
 
ušt32_t
 
	mATL_PTD_BASE_ADDR
;

11728 
__IO
 
ušt32_t
 
	mISO_PTD_BASE_ADDR
;

11729 
__IO
 
ušt32_t
 
	mINT_PTD_BASE_ADDR
;

11730 
__IO
 
ušt32_t
 
	mDATA_PAYLOAD_BASE_ADDR
;

11731 
__IO
 
ušt32_t
 
	mUSBCMD
;

11732 
__IO
 
ušt32_t
 
	mUSBSTS
;

11733 
__IO
 
ušt32_t
 
	mUSBINTR
;

11734 
__IO
 
ušt32_t
 
	mPORTSC1
;

11735 
__IO
 
ušt32_t
 
	mATL_PTD_DONE_MAP
;

11736 
__IO
 
ušt32_t
 
	mATL_PTD_SKIP_MAP
;

11737 
__IO
 
ušt32_t
 
	mISO_PTD_DONE_MAP
;

11738 
__IO
 
ušt32_t
 
	mISO_PTD_SKIP_MAP
;

11739 
__IO
 
ušt32_t
 
	mINT_PTD_DONE_MAP
;

11740 
__IO
 
ušt32_t
 
	mINT_PTD_SKIP_MAP
;

11741 
__IO
 
ušt32_t
 
	mLAST_PTD_INUSE
;

11742 
__IO
 
ušt32_t
 
	mUTMIPLUS_ULPI_DEBUG
;

11743 
__IO
 
ušt32_t
 
	mPORTMODE
;

11744 } 
	tUSBHSH_Ty³
;

11756 
	#USBHSH_CAPLENGTH_CHIPID_CAPLENGTH_MASK
 (0xFFU)

	)

11757 
	#USBHSH_CAPLENGTH_CHIPID_CAPLENGTH_SHIFT
 (0U)

	)

11758 
	#USBHSH_CAPLENGTH_CHIPID_CAPLENGTH
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_CAPLENGTH_CHIPID_CAPLENGTH_SHIFT
)è& 
USBHSH_CAPLENGTH_CHIPID_CAPLENGTH_MASK
)

	)

11759 
	#USBHSH_CAPLENGTH_CHIPID_CHIPID_MASK
 (0xFFFF0000U)

	)

11760 
	#USBHSH_CAPLENGTH_CHIPID_CHIPID_SHIFT
 (16U)

	)

11761 
	#USBHSH_CAPLENGTH_CHIPID_CHIPID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_CAPLENGTH_CHIPID_CHIPID_SHIFT
)è& 
USBHSH_CAPLENGTH_CHIPID_CHIPID_MASK
)

	)

11764 
	#USBHSH_HCSPARAMS_N_PORTS_MASK
 (0xFU)

	)

11765 
	#USBHSH_HCSPARAMS_N_PORTS_SHIFT
 (0U)

	)

11766 
	#USBHSH_HCSPARAMS_N_PORTS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_HCSPARAMS_N_PORTS_SHIFT
)è& 
USBHSH_HCSPARAMS_N_PORTS_MASK
)

	)

11767 
	#USBHSH_HCSPARAMS_PPC_MASK
 (0x10U)

	)

11768 
	#USBHSH_HCSPARAMS_PPC_SHIFT
 (4U)

	)

11769 
	#USBHSH_HCSPARAMS_PPC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_HCSPARAMS_PPC_SHIFT
)è& 
USBHSH_HCSPARAMS_PPC_MASK
)

	)

11770 
	#USBHSH_HCSPARAMS_P_INDICATOR_MASK
 (0x10000U)

	)

11771 
	#USBHSH_HCSPARAMS_P_INDICATOR_SHIFT
 (16U)

	)

11772 
	#USBHSH_HCSPARAMS_P_INDICATOR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_HCSPARAMS_P_INDICATOR_SHIFT
)è& 
USBHSH_HCSPARAMS_P_INDICATOR_MASK
)

	)

11775 
	#USBHSH_HCCPARAMS_LPMC_MASK
 (0x20000U)

	)

11776 
	#USBHSH_HCCPARAMS_LPMC_SHIFT
 (17U)

	)

11777 
	#USBHSH_HCCPARAMS_LPMC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_HCCPARAMS_LPMC_SHIFT
)è& 
USBHSH_HCCPARAMS_LPMC_MASK
)

	)

11780 
	#USBHSH_FLADJ_FRINDEX_FLADJ_MASK
 (0x3FU)

	)

11781 
	#USBHSH_FLADJ_FRINDEX_FLADJ_SHIFT
 (0U)

	)

11782 
	#USBHSH_FLADJ_FRINDEX_FLADJ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_FLADJ_FRINDEX_FLADJ_SHIFT
)è& 
USBHSH_FLADJ_FRINDEX_FLADJ_MASK
)

	)

11783 
	#USBHSH_FLADJ_FRINDEX_FRINDEX_MASK
 (0x3FFF0000U)

	)

11784 
	#USBHSH_FLADJ_FRINDEX_FRINDEX_SHIFT
 (16U)

	)

11785 
	#USBHSH_FLADJ_FRINDEX_FRINDEX
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_FLADJ_FRINDEX_FRINDEX_SHIFT
)è& 
USBHSH_FLADJ_FRINDEX_FRINDEX_MASK
)

	)

11788 
	#USBHSH_ATL_PTD_BASE_ADDR_ATL_CUR_MASK
 (0x1F0U)

	)

11789 
	#USBHSH_ATL_PTD_BASE_ADDR_ATL_CUR_SHIFT
 (4U)

	)

11790 
	#USBHSH_ATL_PTD_BASE_ADDR_ATL_CUR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_ATL_PTD_BASE_ADDR_ATL_CUR_SHIFT
)è& 
USBHSH_ATL_PTD_BASE_ADDR_ATL_CUR_MASK
)

	)

11791 
	#USBHSH_ATL_PTD_BASE_ADDR_ATL_BASE_MASK
 (0xFFFFFE00U)

	)

11792 
	#USBHSH_ATL_PTD_BASE_ADDR_ATL_BASE_SHIFT
 (9U)

	)

11793 
	#USBHSH_ATL_PTD_BASE_ADDR_ATL_BASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_ATL_PTD_BASE_ADDR_ATL_BASE_SHIFT
)è& 
USBHSH_ATL_PTD_BASE_ADDR_ATL_BASE_MASK
)

	)

11796 
	#USBHSH_ISO_PTD_BASE_ADDR_ISO_FIRST_MASK
 (0x3E0U)

	)

11797 
	#USBHSH_ISO_PTD_BASE_ADDR_ISO_FIRST_SHIFT
 (5U)

	)

11798 
	#USBHSH_ISO_PTD_BASE_ADDR_ISO_FIRST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_ISO_PTD_BASE_ADDR_ISO_FIRST_SHIFT
)è& 
USBHSH_ISO_PTD_BASE_ADDR_ISO_FIRST_MASK
)

	)

11799 
	#USBHSH_ISO_PTD_BASE_ADDR_ISO_BASE_MASK
 (0xFFFFFC00U)

	)

11800 
	#USBHSH_ISO_PTD_BASE_ADDR_ISO_BASE_SHIFT
 (10U)

	)

11801 
	#USBHSH_ISO_PTD_BASE_ADDR_ISO_BASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_ISO_PTD_BASE_ADDR_ISO_BASE_SHIFT
)è& 
USBHSH_ISO_PTD_BASE_ADDR_ISO_BASE_MASK
)

	)

11804 
	#USBHSH_INT_PTD_BASE_ADDR_INT_FIRST_MASK
 (0x3E0U)

	)

11805 
	#USBHSH_INT_PTD_BASE_ADDR_INT_FIRST_SHIFT
 (5U)

	)

11806 
	#USBHSH_INT_PTD_BASE_ADDR_INT_FIRST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_INT_PTD_BASE_ADDR_INT_FIRST_SHIFT
)è& 
USBHSH_INT_PTD_BASE_ADDR_INT_FIRST_MASK
)

	)

11807 
	#USBHSH_INT_PTD_BASE_ADDR_INT_BASE_MASK
 (0xFFFFFC00U)

	)

11808 
	#USBHSH_INT_PTD_BASE_ADDR_INT_BASE_SHIFT
 (10U)

	)

11809 
	#USBHSH_INT_PTD_BASE_ADDR_INT_BASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_INT_PTD_BASE_ADDR_INT_BASE_SHIFT
)è& 
USBHSH_INT_PTD_BASE_ADDR_INT_BASE_MASK
)

	)

11812 
	#USBHSH_DATA_PAYLOAD_BASE_ADDR_DAT_BASE_MASK
 (0xFFFF0000U)

	)

11813 
	#USBHSH_DATA_PAYLOAD_BASE_ADDR_DAT_BASE_SHIFT
 (16U)

	)

11814 
	#USBHSH_DATA_PAYLOAD_BASE_ADDR_DAT_BASE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_DATA_PAYLOAD_BASE_ADDR_DAT_BASE_SHIFT
)è& 
USBHSH_DATA_PAYLOAD_BASE_ADDR_DAT_BASE_MASK
)

	)

11817 
	#USBHSH_USBCMD_RS_MASK
 (0x1U)

	)

11818 
	#USBHSH_USBCMD_RS_SHIFT
 (0U)

	)

11819 
	#USBHSH_USBCMD_RS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBCMD_RS_SHIFT
)è& 
USBHSH_USBCMD_RS_MASK
)

	)

11820 
	#USBHSH_USBCMD_HCRESET_MASK
 (0x2U)

	)

11821 
	#USBHSH_USBCMD_HCRESET_SHIFT
 (1U)

	)

11822 
	#USBHSH_USBCMD_HCRESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBCMD_HCRESET_SHIFT
)è& 
USBHSH_USBCMD_HCRESET_MASK
)

	)

11823 
	#USBHSH_USBCMD_FLS_MASK
 (0xCU)

	)

11824 
	#USBHSH_USBCMD_FLS_SHIFT
 (2U)

	)

11825 
	#USBHSH_USBCMD_FLS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBCMD_FLS_SHIFT
)è& 
USBHSH_USBCMD_FLS_MASK
)

	)

11826 
	#USBHSH_USBCMD_LHCR_MASK
 (0x80U)

	)

11827 
	#USBHSH_USBCMD_LHCR_SHIFT
 (7U)

	)

11828 
	#USBHSH_USBCMD_LHCR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBCMD_LHCR_SHIFT
)è& 
USBHSH_USBCMD_LHCR_MASK
)

	)

11829 
	#USBHSH_USBCMD_ATL_EN_MASK
 (0x100U)

	)

11830 
	#USBHSH_USBCMD_ATL_EN_SHIFT
 (8U)

	)

11831 
	#USBHSH_USBCMD_ATL_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBCMD_ATL_EN_SHIFT
)è& 
USBHSH_USBCMD_ATL_EN_MASK
)

	)

11832 
	#USBHSH_USBCMD_ISO_EN_MASK
 (0x200U)

	)

11833 
	#USBHSH_USBCMD_ISO_EN_SHIFT
 (9U)

	)

11834 
	#USBHSH_USBCMD_ISO_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBCMD_ISO_EN_SHIFT
)è& 
USBHSH_USBCMD_ISO_EN_MASK
)

	)

11835 
	#USBHSH_USBCMD_INT_EN_MASK
 (0x400U)

	)

11836 
	#USBHSH_USBCMD_INT_EN_SHIFT
 (10U)

	)

11837 
	#USBHSH_USBCMD_INT_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBCMD_INT_EN_SHIFT
)è& 
USBHSH_USBCMD_INT_EN_MASK
)

	)

11838 
	#USBHSH_USBCMD_HIRD_MASK
 (0xF000000U)

	)

11839 
	#USBHSH_USBCMD_HIRD_SHIFT
 (24U)

	)

11840 
	#USBHSH_USBCMD_HIRD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBCMD_HIRD_SHIFT
)è& 
USBHSH_USBCMD_HIRD_MASK
)

	)

11841 
	#USBHSH_USBCMD_LPM_RWU_MASK
 (0x10000000U)

	)

11842 
	#USBHSH_USBCMD_LPM_RWU_SHIFT
 (28U)

	)

11843 
	#USBHSH_USBCMD_LPM_RWU
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBCMD_LPM_RWU_SHIFT
)è& 
USBHSH_USBCMD_LPM_RWU_MASK
)

	)

11846 
	#USBHSH_USBSTS_PCD_MASK
 (0x4U)

	)

11847 
	#USBHSH_USBSTS_PCD_SHIFT
 (2U)

	)

11848 
	#USBHSH_USBSTS_PCD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBSTS_PCD_SHIFT
)è& 
USBHSH_USBSTS_PCD_MASK
)

	)

11849 
	#USBHSH_USBSTS_FLR_MASK
 (0x8U)

	)

11850 
	#USBHSH_USBSTS_FLR_SHIFT
 (3U)

	)

11851 
	#USBHSH_USBSTS_FLR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBSTS_FLR_SHIFT
)è& 
USBHSH_USBSTS_FLR_MASK
)

	)

11852 
	#USBHSH_USBSTS_ATL_IRQ_MASK
 (0x10000U)

	)

11853 
	#USBHSH_USBSTS_ATL_IRQ_SHIFT
 (16U)

	)

11854 
	#USBHSH_USBSTS_ATL_IRQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBSTS_ATL_IRQ_SHIFT
)è& 
USBHSH_USBSTS_ATL_IRQ_MASK
)

	)

11855 
	#USBHSH_USBSTS_ISO_IRQ_MASK
 (0x20000U)

	)

11856 
	#USBHSH_USBSTS_ISO_IRQ_SHIFT
 (17U)

	)

11857 
	#USBHSH_USBSTS_ISO_IRQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBSTS_ISO_IRQ_SHIFT
)è& 
USBHSH_USBSTS_ISO_IRQ_MASK
)

	)

11858 
	#USBHSH_USBSTS_INT_IRQ_MASK
 (0x40000U)

	)

11859 
	#USBHSH_USBSTS_INT_IRQ_SHIFT
 (18U)

	)

11860 
	#USBHSH_USBSTS_INT_IRQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBSTS_INT_IRQ_SHIFT
)è& 
USBHSH_USBSTS_INT_IRQ_MASK
)

	)

11861 
	#USBHSH_USBSTS_SOF_IRQ_MASK
 (0x80000U)

	)

11862 
	#USBHSH_USBSTS_SOF_IRQ_SHIFT
 (19U)

	)

11863 
	#USBHSH_USBSTS_SOF_IRQ
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBSTS_SOF_IRQ_SHIFT
)è& 
USBHSH_USBSTS_SOF_IRQ_MASK
)

	)

11866 
	#USBHSH_USBINTR_PCDE_MASK
 (0x4U)

	)

11867 
	#USBHSH_USBINTR_PCDE_SHIFT
 (2U)

	)

11868 
	#USBHSH_USBINTR_PCDE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBINTR_PCDE_SHIFT
)è& 
USBHSH_USBINTR_PCDE_MASK
)

	)

11869 
	#USBHSH_USBINTR_FLRE_MASK
 (0x8U)

	)

11870 
	#USBHSH_USBINTR_FLRE_SHIFT
 (3U)

	)

11871 
	#USBHSH_USBINTR_FLRE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBINTR_FLRE_SHIFT
)è& 
USBHSH_USBINTR_FLRE_MASK
)

	)

11872 
	#USBHSH_USBINTR_ATL_IRQ_E_MASK
 (0x10000U)

	)

11873 
	#USBHSH_USBINTR_ATL_IRQ_E_SHIFT
 (16U)

	)

11874 
	#USBHSH_USBINTR_ATL_IRQ_E
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBINTR_ATL_IRQ_E_SHIFT
)è& 
USBHSH_USBINTR_ATL_IRQ_E_MASK
)

	)

11875 
	#USBHSH_USBINTR_ISO_IRQ_E_MASK
 (0x20000U)

	)

11876 
	#USBHSH_USBINTR_ISO_IRQ_E_SHIFT
 (17U)

	)

11877 
	#USBHSH_USBINTR_ISO_IRQ_E
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBINTR_ISO_IRQ_E_SHIFT
)è& 
USBHSH_USBINTR_ISO_IRQ_E_MASK
)

	)

11878 
	#USBHSH_USBINTR_INT_IRQ_E_MASK
 (0x40000U)

	)

11879 
	#USBHSH_USBINTR_INT_IRQ_E_SHIFT
 (18U)

	)

11880 
	#USBHSH_USBINTR_INT_IRQ_E
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBINTR_INT_IRQ_E_SHIFT
)è& 
USBHSH_USBINTR_INT_IRQ_E_MASK
)

	)

11881 
	#USBHSH_USBINTR_SOF_E_MASK
 (0x80000U)

	)

11882 
	#USBHSH_USBINTR_SOF_E_SHIFT
 (19U)

	)

11883 
	#USBHSH_USBINTR_SOF_E
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_USBINTR_SOF_E_SHIFT
)è& 
USBHSH_USBINTR_SOF_E_MASK
)

	)

11886 
	#USBHSH_PORTSC1_CCS_MASK
 (0x1U)

	)

11887 
	#USBHSH_PORTSC1_CCS_SHIFT
 (0U)

	)

11888 
	#USBHSH_PORTSC1_CCS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_CCS_SHIFT
)è& 
USBHSH_PORTSC1_CCS_MASK
)

	)

11889 
	#USBHSH_PORTSC1_CSC_MASK
 (0x2U)

	)

11890 
	#USBHSH_PORTSC1_CSC_SHIFT
 (1U)

	)

11891 
	#USBHSH_PORTSC1_CSC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_CSC_SHIFT
)è& 
USBHSH_PORTSC1_CSC_MASK
)

	)

11892 
	#USBHSH_PORTSC1_PED_MASK
 (0x4U)

	)

11893 
	#USBHSH_PORTSC1_PED_SHIFT
 (2U)

	)

11894 
	#USBHSH_PORTSC1_PED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_PED_SHIFT
)è& 
USBHSH_PORTSC1_PED_MASK
)

	)

11895 
	#USBHSH_PORTSC1_PEDC_MASK
 (0x8U)

	)

11896 
	#USBHSH_PORTSC1_PEDC_SHIFT
 (3U)

	)

11897 
	#USBHSH_PORTSC1_PEDC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_PEDC_SHIFT
)è& 
USBHSH_PORTSC1_PEDC_MASK
)

	)

11898 
	#USBHSH_PORTSC1_OCA_MASK
 (0x10U)

	)

11899 
	#USBHSH_PORTSC1_OCA_SHIFT
 (4U)

	)

11900 
	#USBHSH_PORTSC1_OCA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_OCA_SHIFT
)è& 
USBHSH_PORTSC1_OCA_MASK
)

	)

11901 
	#USBHSH_PORTSC1_OCC_MASK
 (0x20U)

	)

11902 
	#USBHSH_PORTSC1_OCC_SHIFT
 (5U)

	)

11903 
	#USBHSH_PORTSC1_OCC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_OCC_SHIFT
)è& 
USBHSH_PORTSC1_OCC_MASK
)

	)

11904 
	#USBHSH_PORTSC1_FPR_MASK
 (0x40U)

	)

11905 
	#USBHSH_PORTSC1_FPR_SHIFT
 (6U)

	)

11906 
	#USBHSH_PORTSC1_FPR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_FPR_SHIFT
)è& 
USBHSH_PORTSC1_FPR_MASK
)

	)

11907 
	#USBHSH_PORTSC1_SUSP_MASK
 (0x80U)

	)

11908 
	#USBHSH_PORTSC1_SUSP_SHIFT
 (7U)

	)

11909 
	#USBHSH_PORTSC1_SUSP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_SUSP_SHIFT
)è& 
USBHSH_PORTSC1_SUSP_MASK
)

	)

11910 
	#USBHSH_PORTSC1_PR_MASK
 (0x100U)

	)

11911 
	#USBHSH_PORTSC1_PR_SHIFT
 (8U)

	)

11912 
	#USBHSH_PORTSC1_PR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_PR_SHIFT
)è& 
USBHSH_PORTSC1_PR_MASK
)

	)

11913 
	#USBHSH_PORTSC1_SUS_L1_MASK
 (0x200U)

	)

11914 
	#USBHSH_PORTSC1_SUS_L1_SHIFT
 (9U)

	)

11915 
	#USBHSH_PORTSC1_SUS_L1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_SUS_L1_SHIFT
)è& 
USBHSH_PORTSC1_SUS_L1_MASK
)

	)

11916 
	#USBHSH_PORTSC1_LS_MASK
 (0xC00U)

	)

11917 
	#USBHSH_PORTSC1_LS_SHIFT
 (10U)

	)

11918 
	#USBHSH_PORTSC1_LS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_LS_SHIFT
)è& 
USBHSH_PORTSC1_LS_MASK
)

	)

11919 
	#USBHSH_PORTSC1_PP_MASK
 (0x1000U)

	)

11920 
	#USBHSH_PORTSC1_PP_SHIFT
 (12U)

	)

11921 
	#USBHSH_PORTSC1_PP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_PP_SHIFT
)è& 
USBHSH_PORTSC1_PP_MASK
)

	)

11922 
	#USBHSH_PORTSC1_PIC_MASK
 (0xC000U)

	)

11923 
	#USBHSH_PORTSC1_PIC_SHIFT
 (14U)

	)

11924 
	#USBHSH_PORTSC1_PIC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_PIC_SHIFT
)è& 
USBHSH_PORTSC1_PIC_MASK
)

	)

11925 
	#USBHSH_PORTSC1_PTC_MASK
 (0xF0000U)

	)

11926 
	#USBHSH_PORTSC1_PTC_SHIFT
 (16U)

	)

11927 
	#USBHSH_PORTSC1_PTC
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_PTC_SHIFT
)è& 
USBHSH_PORTSC1_PTC_MASK
)

	)

11928 
	#USBHSH_PORTSC1_PSPD_MASK
 (0x300000U)

	)

11929 
	#USBHSH_PORTSC1_PSPD_SHIFT
 (20U)

	)

11930 
	#USBHSH_PORTSC1_PSPD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_PSPD_SHIFT
)è& 
USBHSH_PORTSC1_PSPD_MASK
)

	)

11931 
	#USBHSH_PORTSC1_WOO_MASK
 (0x400000U)

	)

11932 
	#USBHSH_PORTSC1_WOO_SHIFT
 (22U)

	)

11933 
	#USBHSH_PORTSC1_WOO
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_WOO_SHIFT
)è& 
USBHSH_PORTSC1_WOO_MASK
)

	)

11934 
	#USBHSH_PORTSC1_SUS_STAT_MASK
 (0x1800000U)

	)

11935 
	#USBHSH_PORTSC1_SUS_STAT_SHIFT
 (23U)

	)

11936 
	#USBHSH_PORTSC1_SUS_STAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_SUS_STAT_SHIFT
)è& 
USBHSH_PORTSC1_SUS_STAT_MASK
)

	)

11937 
	#USBHSH_PORTSC1_DEV_ADD_MASK
 (0xFE000000U)

	)

11938 
	#USBHSH_PORTSC1_DEV_ADD_SHIFT
 (25U)

	)

11939 
	#USBHSH_PORTSC1_DEV_ADD
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTSC1_DEV_ADD_SHIFT
)è& 
USBHSH_PORTSC1_DEV_ADD_MASK
)

	)

11942 
	#USBHSH_ATL_PTD_DONE_MAP_ATL_DONE_MASK
 (0xFFFFFFFFU)

	)

11943 
	#USBHSH_ATL_PTD_DONE_MAP_ATL_DONE_SHIFT
 (0U)

	)

11944 
	#USBHSH_ATL_PTD_DONE_MAP_ATL_DONE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_ATL_PTD_DONE_MAP_ATL_DONE_SHIFT
)è& 
USBHSH_ATL_PTD_DONE_MAP_ATL_DONE_MASK
)

	)

11947 
	#USBHSH_ATL_PTD_SKIP_MAP_ATL_SKIP_MASK
 (0xFFFFFFFFU)

	)

11948 
	#USBHSH_ATL_PTD_SKIP_MAP_ATL_SKIP_SHIFT
 (0U)

	)

11949 
	#USBHSH_ATL_PTD_SKIP_MAP_ATL_SKIP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_ATL_PTD_SKIP_MAP_ATL_SKIP_SHIFT
)è& 
USBHSH_ATL_PTD_SKIP_MAP_ATL_SKIP_MASK
)

	)

11952 
	#USBHSH_ISO_PTD_DONE_MAP_ISO_DONE_MASK
 (0xFFFFFFFFU)

	)

11953 
	#USBHSH_ISO_PTD_DONE_MAP_ISO_DONE_SHIFT
 (0U)

	)

11954 
	#USBHSH_ISO_PTD_DONE_MAP_ISO_DONE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_ISO_PTD_DONE_MAP_ISO_DONE_SHIFT
)è& 
USBHSH_ISO_PTD_DONE_MAP_ISO_DONE_MASK
)

	)

11957 
	#USBHSH_ISO_PTD_SKIP_MAP_ISO_SKIP_MASK
 (0xFFFFFFFFU)

	)

11958 
	#USBHSH_ISO_PTD_SKIP_MAP_ISO_SKIP_SHIFT
 (0U)

	)

11959 
	#USBHSH_ISO_PTD_SKIP_MAP_ISO_SKIP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_ISO_PTD_SKIP_MAP_ISO_SKIP_SHIFT
)è& 
USBHSH_ISO_PTD_SKIP_MAP_ISO_SKIP_MASK
)

	)

11962 
	#USBHSH_INT_PTD_DONE_MAP_INT_DONE_MASK
 (0xFFFFFFFFU)

	)

11963 
	#USBHSH_INT_PTD_DONE_MAP_INT_DONE_SHIFT
 (0U)

	)

11964 
	#USBHSH_INT_PTD_DONE_MAP_INT_DONE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_INT_PTD_DONE_MAP_INT_DONE_SHIFT
)è& 
USBHSH_INT_PTD_DONE_MAP_INT_DONE_MASK
)

	)

11967 
	#USBHSH_INT_PTD_SKIP_MAP_INT_SKIP_MASK
 (0xFFFFFFFFU)

	)

11968 
	#USBHSH_INT_PTD_SKIP_MAP_INT_SKIP_SHIFT
 (0U)

	)

11969 
	#USBHSH_INT_PTD_SKIP_MAP_INT_SKIP
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_INT_PTD_SKIP_MAP_INT_SKIP_SHIFT
)è& 
USBHSH_INT_PTD_SKIP_MAP_INT_SKIP_MASK
)

	)

11972 
	#USBHSH_LAST_PTD_INUSE_ATL_LAST_MASK
 (0x1FU)

	)

11973 
	#USBHSH_LAST_PTD_INUSE_ATL_LAST_SHIFT
 (0U)

	)

11974 
	#USBHSH_LAST_PTD_INUSE_ATL_LAST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_LAST_PTD_INUSE_ATL_LAST_SHIFT
)è& 
USBHSH_LAST_PTD_INUSE_ATL_LAST_MASK
)

	)

11975 
	#USBHSH_LAST_PTD_INUSE_ISO_LAST_MASK
 (0x1F00U)

	)

11976 
	#USBHSH_LAST_PTD_INUSE_ISO_LAST_SHIFT
 (8U)

	)

11977 
	#USBHSH_LAST_PTD_INUSE_ISO_LAST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_LAST_PTD_INUSE_ISO_LAST_SHIFT
)è& 
USBHSH_LAST_PTD_INUSE_ISO_LAST_MASK
)

	)

11978 
	#USBHSH_LAST_PTD_INUSE_INT_LAST_MASK
 (0x1F0000U)

	)

11979 
	#USBHSH_LAST_PTD_INUSE_INT_LAST_SHIFT
 (16U)

	)

11980 
	#USBHSH_LAST_PTD_INUSE_INT_LAST
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_LAST_PTD_INUSE_INT_LAST_SHIFT
)è& 
USBHSH_LAST_PTD_INUSE_INT_LAST_MASK
)

	)

11983 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_ADDR_MASK
 (0xFFU)

	)

11984 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_ADDR_SHIFT
 (0U)

	)

11985 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_ADDR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_ADDR_SHIFT
)è& 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_ADDR_MASK
)

	)

11986 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_WDATA_MASK
 (0xFF00U)

	)

11987 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_WDATA_SHIFT
 (8U)

	)

11988 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_WDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_WDATA_SHIFT
)è& 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_WDATA_MASK
)

	)

11989 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_RDATA_MASK
 (0xFF0000U)

	)

11990 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_RDATA_SHIFT
 (16U)

	)

11991 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_RDATA
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_RDATA_SHIFT
)è& 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_RDATA_MASK
)

	)

11992 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_RW_MASK
 (0x1000000U)

	)

11993 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_RW_SHIFT
 (24U)

	)

11994 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_RW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_RW_SHIFT
)è& 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_RW_MASK
)

	)

11995 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_ACCESS_MASK
 (0x2000000U)

	)

11996 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_ACCESS_SHIFT
 (25U)

	)

11997 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_ACCESS
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_ACCESS_SHIFT
)è& 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_ACCESS_MASK
)

	)

11998 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_MODE_MASK
 (0x80000000U)

	)

11999 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_MODE_SHIFT
 (31U)

	)

12000 
	#USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_MODE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_MODE_SHIFT
)è& 
USBHSH_UTMIPLUS_ULPI_DEBUG_PHY_MODE_MASK
)

	)

12003 
	#USBHSH_PORTMODE_ID0_MASK
 (0x1U)

	)

12004 
	#USBHSH_PORTMODE_ID0_SHIFT
 (0U)

	)

12005 
	#USBHSH_PORTMODE_ID0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTMODE_ID0_SHIFT
)è& 
USBHSH_PORTMODE_ID0_MASK
)

	)

12006 
	#USBHSH_PORTMODE_ID0_EN_MASK
 (0x100U)

	)

12007 
	#USBHSH_PORTMODE_ID0_EN_SHIFT
 (8U)

	)

12008 
	#USBHSH_PORTMODE_ID0_EN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTMODE_ID0_EN_SHIFT
)è& 
USBHSH_PORTMODE_ID0_EN_MASK
)

	)

12009 
	#USBHSH_PORTMODE_DEV_ENABLE_MASK
 (0x10000U)

	)

12010 
	#USBHSH_PORTMODE_DEV_ENABLE_SHIFT
 (16U)

	)

12011 
	#USBHSH_PORTMODE_DEV_ENABLE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTMODE_DEV_ENABLE_SHIFT
)è& 
USBHSH_PORTMODE_DEV_ENABLE_MASK
)

	)

12012 
	#USBHSH_PORTMODE_SW_CTRL_PDCOM_MASK
 (0x40000U)

	)

12013 
	#USBHSH_PORTMODE_SW_CTRL_PDCOM_SHIFT
 (18U)

	)

12014 
	#USBHSH_PORTMODE_SW_CTRL_PDCOM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTMODE_SW_CTRL_PDCOM_SHIFT
)è& 
USBHSH_PORTMODE_SW_CTRL_PDCOM_MASK
)

	)

12015 
	#USBHSH_PORTMODE_SW_PDCOM_MASK
 (0x80000U)

	)

12016 
	#USBHSH_PORTMODE_SW_PDCOM_SHIFT
 (19U)

	)

12017 
	#USBHSH_PORTMODE_SW_PDCOM
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
USBHSH_PORTMODE_SW_PDCOM_SHIFT
)è& 
USBHSH_PORTMODE_SW_PDCOM_MASK
)

	)

12027 
	#USBHSH_BASE
 (0x400A3000u)

	)

12029 
	#USBHSH
 ((
USBHSH_Ty³
 *)
USBHSH_BASE
)

	)

12031 
	#USBHSH_BASE_ADDRS
 { 
USBHSH_BASE
 }

	)

12033 
	#USBHSH_BASE_PTRS
 { 
USBHSH
 }

	)

12035 
	#USBHSH_IRQS
 { 
USB1_IRQn
 }

	)

12036 
	#USBHSH_NEEDCLK_IRQS
 { 
USB1_NEEDCLK_IRQn
 }

	)

12054 
__IO
 
ušt32_t
 
	mCTRL
;

12055 
__IO
 
ušt32_t
 
	mSTAT
;

12056 
__IO
 
ušt32_t
 
	mCFG
;

12057 
__O
 
ušt32_t
 
	mCAPCLR
;

12058 
__I
 
ušt32_t
 
	mCAP
[4];

12059 } 
	tUTICK_Ty³
;

12071 
	#UTICK_CTRL_DELAYVAL_MASK
 (0x7FFFFFFFU)

	)

12072 
	#UTICK_CTRL_DELAYVAL_SHIFT
 (0U)

	)

12073 
	#UTICK_CTRL_DELAYVAL
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CTRL_DELAYVAL_SHIFT
)è& 
UTICK_CTRL_DELAYVAL_MASK
)

	)

12074 
	#UTICK_CTRL_REPEAT_MASK
 (0x80000000U)

	)

12075 
	#UTICK_CTRL_REPEAT_SHIFT
 (31U)

	)

12076 
	#UTICK_CTRL_REPEAT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CTRL_REPEAT_SHIFT
)è& 
UTICK_CTRL_REPEAT_MASK
)

	)

12079 
	#UTICK_STAT_INTR_MASK
 (0x1U)

	)

12080 
	#UTICK_STAT_INTR_SHIFT
 (0U)

	)

12081 
	#UTICK_STAT_INTR
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_STAT_INTR_SHIFT
)è& 
UTICK_STAT_INTR_MASK
)

	)

12082 
	#UTICK_STAT_ACTIVE_MASK
 (0x2U)

	)

12083 
	#UTICK_STAT_ACTIVE_SHIFT
 (1U)

	)

12084 
	#UTICK_STAT_ACTIVE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_STAT_ACTIVE_SHIFT
)è& 
UTICK_STAT_ACTIVE_MASK
)

	)

12087 
	#UTICK_CFG_CAPEN0_MASK
 (0x1U)

	)

12088 
	#UTICK_CFG_CAPEN0_SHIFT
 (0U)

	)

12089 
	#UTICK_CFG_CAPEN0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CFG_CAPEN0_SHIFT
)è& 
UTICK_CFG_CAPEN0_MASK
)

	)

12090 
	#UTICK_CFG_CAPEN1_MASK
 (0x2U)

	)

12091 
	#UTICK_CFG_CAPEN1_SHIFT
 (1U)

	)

12092 
	#UTICK_CFG_CAPEN1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CFG_CAPEN1_SHIFT
)è& 
UTICK_CFG_CAPEN1_MASK
)

	)

12093 
	#UTICK_CFG_CAPEN2_MASK
 (0x4U)

	)

12094 
	#UTICK_CFG_CAPEN2_SHIFT
 (2U)

	)

12095 
	#UTICK_CFG_CAPEN2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CFG_CAPEN2_SHIFT
)è& 
UTICK_CFG_CAPEN2_MASK
)

	)

12096 
	#UTICK_CFG_CAPEN3_MASK
 (0x8U)

	)

12097 
	#UTICK_CFG_CAPEN3_SHIFT
 (3U)

	)

12098 
	#UTICK_CFG_CAPEN3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CFG_CAPEN3_SHIFT
)è& 
UTICK_CFG_CAPEN3_MASK
)

	)

12099 
	#UTICK_CFG_CAPPOL0_MASK
 (0x100U)

	)

12100 
	#UTICK_CFG_CAPPOL0_SHIFT
 (8U)

	)

12101 
	#UTICK_CFG_CAPPOL0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CFG_CAPPOL0_SHIFT
)è& 
UTICK_CFG_CAPPOL0_MASK
)

	)

12102 
	#UTICK_CFG_CAPPOL1_MASK
 (0x200U)

	)

12103 
	#UTICK_CFG_CAPPOL1_SHIFT
 (9U)

	)

12104 
	#UTICK_CFG_CAPPOL1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CFG_CAPPOL1_SHIFT
)è& 
UTICK_CFG_CAPPOL1_MASK
)

	)

12105 
	#UTICK_CFG_CAPPOL2_MASK
 (0x400U)

	)

12106 
	#UTICK_CFG_CAPPOL2_SHIFT
 (10U)

	)

12107 
	#UTICK_CFG_CAPPOL2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CFG_CAPPOL2_SHIFT
)è& 
UTICK_CFG_CAPPOL2_MASK
)

	)

12108 
	#UTICK_CFG_CAPPOL3_MASK
 (0x800U)

	)

12109 
	#UTICK_CFG_CAPPOL3_SHIFT
 (11U)

	)

12110 
	#UTICK_CFG_CAPPOL3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CFG_CAPPOL3_SHIFT
)è& 
UTICK_CFG_CAPPOL3_MASK
)

	)

12113 
	#UTICK_CAPCLR_CAPCLR0_MASK
 (0x1U)

	)

12114 
	#UTICK_CAPCLR_CAPCLR0_SHIFT
 (0U)

	)

12115 
	#UTICK_CAPCLR_CAPCLR0
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CAPCLR_CAPCLR0_SHIFT
)è& 
UTICK_CAPCLR_CAPCLR0_MASK
)

	)

12116 
	#UTICK_CAPCLR_CAPCLR1_MASK
 (0x2U)

	)

12117 
	#UTICK_CAPCLR_CAPCLR1_SHIFT
 (1U)

	)

12118 
	#UTICK_CAPCLR_CAPCLR1
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CAPCLR_CAPCLR1_SHIFT
)è& 
UTICK_CAPCLR_CAPCLR1_MASK
)

	)

12119 
	#UTICK_CAPCLR_CAPCLR2_MASK
 (0x4U)

	)

12120 
	#UTICK_CAPCLR_CAPCLR2_SHIFT
 (2U)

	)

12121 
	#UTICK_CAPCLR_CAPCLR2
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CAPCLR_CAPCLR2_SHIFT
)è& 
UTICK_CAPCLR_CAPCLR2_MASK
)

	)

12122 
	#UTICK_CAPCLR_CAPCLR3_MASK
 (0x8U)

	)

12123 
	#UTICK_CAPCLR_CAPCLR3_SHIFT
 (3U)

	)

12124 
	#UTICK_CAPCLR_CAPCLR3
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CAPCLR_CAPCLR3_SHIFT
)è& 
UTICK_CAPCLR_CAPCLR3_MASK
)

	)

12127 
	#UTICK_CAP_CAP_VALUE_MASK
 (0x7FFFFFFFU)

	)

12128 
	#UTICK_CAP_CAP_VALUE_SHIFT
 (0U)

	)

12129 
	#UTICK_CAP_CAP_VALUE
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CAP_CAP_VALUE_SHIFT
)è& 
UTICK_CAP_CAP_VALUE_MASK
)

	)

12130 
	#UTICK_CAP_VALID_MASK
 (0x80000000U)

	)

12131 
	#UTICK_CAP_VALID_SHIFT
 (31U)

	)

12132 
	#UTICK_CAP_VALID
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
UTICK_CAP_VALID_SHIFT
)è& 
UTICK_CAP_VALID_MASK
)

	)

12135 
	#UTICK_CAP_COUNT
 (4U)

	)

12145 
	#UTICK0_BASE
 (0x4000E000u)

	)

12147 
	#UTICK0
 ((
UTICK_Ty³
 *)
UTICK0_BASE
)

	)

12149 
	#UTICK_BASE_ADDRS
 { 
UTICK0_BASE
 }

	)

12151 
	#UTICK_BASE_PTRS
 { 
UTICK0
 }

	)

12153 
	#UTICK_IRQS
 { 
UTICK0_IRQn
 }

	)

12171 
__IO
 
ušt32_t
 
	mMOD
;

12172 
__IO
 
ušt32_t
 
	mTC
;

12173 
__O
 
ušt32_t
 
	mFEED
;

12174 
__I
 
ušt32_t
 
	mTV
;

12175 
ušt8_t
 
	mRESERVED_0
[4];

12176 
__IO
 
ušt32_t
 
	mWARNINT
;

12177 
__IO
 
ušt32_t
 
	mWINDOW
;

12178 } 
	tWWDT_Ty³
;

12190 
	#WWDT_MOD_WDEN_MASK
 (0x1U)

	)

12191 
	#WWDT_MOD_WDEN_SHIFT
 (0U)

	)

12192 
	#WWDT_MOD_WDEN
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
WWDT_MOD_WDEN_SHIFT
)è& 
WWDT_MOD_WDEN_MASK
)

	)

12193 
	#WWDT_MOD_WDRESET_MASK
 (0x2U)

	)

12194 
	#WWDT_MOD_WDRESET_SHIFT
 (1U)

	)

12195 
	#WWDT_MOD_WDRESET
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
WWDT_MOD_WDRESET_SHIFT
)è& 
WWDT_MOD_WDRESET_MASK
)

	)

12196 
	#WWDT_MOD_WDTOF_MASK
 (0x4U)

	)

12197 
	#WWDT_MOD_WDTOF_SHIFT
 (2U)

	)

12198 
	#WWDT_MOD_WDTOF
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
WWDT_MOD_WDTOF_SHIFT
)è& 
WWDT_MOD_WDTOF_MASK
)

	)

12199 
	#WWDT_MOD_WDINT_MASK
 (0x8U)

	)

12200 
	#WWDT_MOD_WDINT_SHIFT
 (3U)

	)

12201 
	#WWDT_MOD_WDINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
WWDT_MOD_WDINT_SHIFT
)è& 
WWDT_MOD_WDINT_MASK
)

	)

12202 
	#WWDT_MOD_WDPROTECT_MASK
 (0x10U)

	)

12203 
	#WWDT_MOD_WDPROTECT_SHIFT
 (4U)

	)

12204 
	#WWDT_MOD_WDPROTECT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
WWDT_MOD_WDPROTECT_SHIFT
)è& 
WWDT_MOD_WDPROTECT_MASK
)

	)

12205 
	#WWDT_MOD_LOCK_MASK
 (0x20U)

	)

12206 
	#WWDT_MOD_LOCK_SHIFT
 (5U)

	)

12207 
	#WWDT_MOD_LOCK
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
WWDT_MOD_LOCK_SHIFT
)è& 
WWDT_MOD_LOCK_MASK
)

	)

12210 
	#WWDT_TC_COUNT_MASK
 (0xFFFFFFU)

	)

12211 
	#WWDT_TC_COUNT_SHIFT
 (0U)

	)

12212 
	#WWDT_TC_COUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
WWDT_TC_COUNT_SHIFT
)è& 
WWDT_TC_COUNT_MASK
)

	)

12215 
	#WWDT_FEED_FEED_MASK
 (0xFFU)

	)

12216 
	#WWDT_FEED_FEED_SHIFT
 (0U)

	)

12217 
	#WWDT_FEED_FEED
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
WWDT_FEED_FEED_SHIFT
)è& 
WWDT_FEED_FEED_MASK
)

	)

12220 
	#WWDT_TV_COUNT_MASK
 (0xFFFFFFU)

	)

12221 
	#WWDT_TV_COUNT_SHIFT
 (0U)

	)

12222 
	#WWDT_TV_COUNT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
WWDT_TV_COUNT_SHIFT
)è& 
WWDT_TV_COUNT_MASK
)

	)

12225 
	#WWDT_WARNINT_WARNINT_MASK
 (0x3FFU)

	)

12226 
	#WWDT_WARNINT_WARNINT_SHIFT
 (0U)

	)

12227 
	#WWDT_WARNINT_WARNINT
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
WWDT_WARNINT_WARNINT_SHIFT
)è& 
WWDT_WARNINT_WARNINT_MASK
)

	)

12230 
	#WWDT_WINDOW_WINDOW_MASK
 (0xFFFFFFU)

	)

12231 
	#WWDT_WINDOW_WINDOW_SHIFT
 (0U)

	)

12232 
	#WWDT_WINDOW_WINDOW
(
x
è(((
ušt32_t
)(((ušt32_t)(x)è<< 
WWDT_WINDOW_WINDOW_SHIFT
)è& 
WWDT_WINDOW_WINDOW_MASK
)

	)

12242 
	#WWDT_BASE
 (0x4000C000u)

	)

12244 
	#WWDT
 ((
WWDT_Ty³
 *)
WWDT_BASE
)

	)

12246 
	#WWDT_BASE_ADDRS
 { 
WWDT_BASE
 }

	)

12248 
	#WWDT_BASE_PTRS
 { 
WWDT
 }

	)

12250 
	#WWDT_IRQS
 { 
WDT_BOD_IRQn
 }

	)

12261 #ià
defšed
(
__ARMCC_VERSION
)

12262 #´agm¨
pİ


12263 #–ià
defšed
(
__GNUC__
)

12265 #–ià
defšed
(
__IAR_SYSTEMS_ICC__
)

12266 #´agm¨
Ïnguage
=

12268 #”rÜ 
NÙ
 
suµÜ‹d
 
comp”
 
ty³


12285 #ià
defšed
(
__ARMCC_VERSION
)

12286 #ià(
__ARMCC_VERSION
 >= 6010050)

12287 #´agm¨
şªg
 
sy¡em_h—d”


12289 #–ià
defšed
(
__IAR_SYSTEMS_ICC__
)

12290 #´agm¨
sy¡em_šşude


12299 
	#NXP_VAL2FLD
(
f›ld
, 
v®ue
è(((v®ueè<< (f›ld ## 
_SHIFT
)è& (f›ld ## 
_MASK
))

	)

12306 
	#NXP_FLD2VAL
(
f›ld
, 
v®ue
è(((v®ueè& (f›ld ## 
_MASK
)è>> (f›ld ## 
_SHIFT
))

	)

12323 
	#EMC_CS0_BASE
 (0x80000000u)

	)

12324 
	#EMC_CS1_BASE
 (0x90000000u)

	)

12325 
	#EMC_CS2_BASE
 (0x98000000u)

	)

12326 
	#EMC_CS3_BASE
 (0x9C000000u)

	)

12327 
	#EMC_DYCS0_BASE
 (0xA0000000u)

	)

12328 
	#EMC_DYCS1_BASE
 (0xB0000000u)

	)

12329 
	#EMC_DYCS2_BASE
 (0xC0000000u)

	)

12330 
	#EMC_DYCS3_BASE
 (0xD0000000u)

	)

12331 
	#EMC_CS_ADDRESS
 {
EMC_CS0_BASE
, 
EMC_CS1_BASE
, 
EMC_CS2_BASE
, 
EMC_CS3_BASE
}

	)

12332 
	#EMC_DYCS_ADDRESS
 {
EMC_DYCS0_BASE
, 
EMC_DYCS1_BASE
, 
EMC_DYCS2_BASE
, 
EMC_DYCS3_BASE
}

	)

12336 
ušt32_t
 (*
ÙpIn™
)();

12337 
ušt32_t
 (*
ÙpEÇbËBªkWr™eMask
)(ušt32_ˆ
	mbªkMask
);

12338 
ušt32_t
 (*
ÙpDi§bËBªkWr™eMask
)(ušt32_ˆ
	mbªkMask
);

12339 
ušt32_t
 (*
ÙpEÇbËBªkWr™eLock
)(ušt32_ˆ
	mbªkIndex
, ušt32_ˆ
	m»gEÇbËMask
, ušt32_ˆ
	m»gDi§bËMask
,

12340 
ušt32_t
 
	mlockWr™e
);

12341 
ušt32_t
 (*
ÙpEÇbËBªkR—dLock
)(ušt32_ˆ
	mbªkIndex
, ušt32_ˆ
	m»gEÇbËMask
, ušt32_ˆ
	m»gDi§bËMask
,

12342 
ušt32_t
 
	mlockWr™e
);

12343 
ušt32_t
 (*
ÙpProg¿mReg
)(ušt32_ˆ
	mbªkIndex
, ušt32_ˆ
	m»gIndex
, ušt32_ˆ
	mv®ue
);

12344 
ušt32_t
 
	mRESERVED_0
[5];

12345 
ušt32_t
 (*
ºgR—d
)();

12346 
ušt32_t
 (*
ÙpG‘Driv”V”siÚ
)();

12347 } 
	tOTP_API_Ty³
;

12351 
__I
 
ušt32_t
 
	musbdApiBa£
;

12352 
ušt32_t
 
	mRESERVED_0
[13];

12353 
__I
 
OTP_API_Ty³
 *
	mÙpApiBa£
;

12354 
__I
 
ušt32_t
 
	m«sApiBa£
;

12355 
__I
 
ušt32_t
 
	m£cu»ApiBa£
;

12356 } 
	tROM_API_Ty³
;

12359 
	#ROM_API_BASE
 (0x03000200u)

	)

12361 
	#ROM_API
 (*(
ROM_API_Ty³
**è
ROM_API_BASE
)

	)

12363 
	#OTP_API
 (
ROM_API
->
ÙpApiBa£
)

	)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_adc.c

35 
	~"f¦_adc.h
"

36 
	~"f¦_şock.h
"

38 
ADC_Ty³
 *cÚ¡ 
	gs_adcBa£s
[] = 
ADC_BASE_PTRS
;

39 #ià!(
defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

40 cÚ¡ 
şock__Çme_t
 
	gs_adcClocks
[] = 
ADC_CLOCKS
;

43 
ušt32_t
 
	$ADC_G‘In¡ªû
(
ADC_Ty³
 *
ba£
)

45 
ušt32_t
 
š¡ªû
;

48 
š¡ªû
 = 0; in¡ªû < 
	`ARRAY_SIZE
(
s_adcBa£s
); instance++)

50 ià(
s_adcBa£s
[
š¡ªû
] =ğ
ba£
)

56 
	`as£¹
(
š¡ªû
 < 
	`ARRAY_SIZE
(
s_adcBa£s
));

58  
š¡ªû
;

59 
	}
}

61 
	$ADC_In™
(
ADC_Ty³
 *
ba£
, cÚ¡ 
adc_cÚfig_t
 *
cÚfig
)

63 
	`as£¹
(
cÚfig
 !ğ
NULL
);

65 
ušt32_t
 
tmp32
 = 0U;

67 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

69 
	`CLOCK_EÇbËClock
(
s_adcClocks
[
	`ADC_G‘In¡ªû
(
ba£
)]);

73 
ba£
->
INTEN
 = 0U;

76 
tmp32
 = 
	`ADC_CTRL_CLKDIV
(
cÚfig
->
şockDivid”Numb”
);

79 
cÚfig
->
şockMode
)

81 
kADC_ClockAsynchrÚousMode
:

82 
tmp32
 |ğ
ADC_CTRL_ASYNMODE_MASK
;

89 
tmp32
 |ğ
	`ADC_CTRL_RESOL
(
cÚfig
->
»sŞutiÚ
);

92 ià(
cÚfig
->
’abËBy·ssC®ib¿tiÚ
)

94 
tmp32
 |ğ
ADC_CTRL_BYPASSCAL_MASK
;

98 
tmp32
 |ğ
	`ADC_CTRL_TSAMP
(
cÚfig
->
§m¶eTimeNumb”
);

100 
ba£
->
CTRL
 = 
tmp32
;

101 
	}
}

103 
	$ADC_G‘DeçuÉCÚfig
(
adc_cÚfig_t
 *
cÚfig
)

105 
cÚfig
->
şockMode
 = 
kADC_ClockSynchrÚousMode
;

106 
cÚfig
->
şockDivid”Numb”
 = 0U;

107 
cÚfig
->
»sŞutiÚ
 = 
kADC_ResŞutiÚ12b™
;

108 
cÚfig
->
’abËBy·ssC®ib¿tiÚ
 = 
çl£
;

109 
cÚfig
->
§m¶eTimeNumb”
 = 0U;

110 
	}
}

112 
	$ADC_Deš™
(
ADC_Ty³
 *
ba£
)

114 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

116 
	`CLOCK_Di§bËClock
(
s_adcClocks
[
	`ADC_G‘In¡ªû
(
ba£
)]);

118 
	}
}

120 
boŞ
 
	$ADC_DoS–fC®ib¿tiÚ
(
ADC_Ty³
 *
ba£
)

122 
ušt32_t
 
i
;

127 
ba£
->
STARTUP
 = 
ADC_STARTUP_ADC_ENA_MASK
;

128 
i
 = 0U; i < 0x10; i++)

130 
	`__ASM
("NOP");

132 ià(!(
ba£
->
STARTUP
 & 
ADC_STARTUP_ADC_ENA_MASK
))

134  
çl£
;

138 ià((
ADC_CALIB_CALREQD_MASK
 =ğ(
ba£
->
CALIB
 & ADC_CALIB_CALREQD_MASK)) &&

139 (0U =ğ(
ba£
->
CTRL
 & 
ADC_CTRL_BYPASSCAL_MASK
)))

142 
ba£
->
CALIB
 = 
ADC_CALIB_CALIB_MASK
;

143 
i
 = 0xF0000;

144 (
ADC_CALIB_CALIB_MASK
 =ğ(
ba£
->
CALIB
 & ADC_CALIB_CALIB_MASK)è&& (--
i
))

147 ià(
i
 == 0U)

149  
çl£
;

154 
ba£
->
STARTUP
 |ğ
ADC_STARTUP_ADC_INIT_MASK
;

155 
i
 = 0x7FFFF;

156 (
ADC_STARTUP_ADC_INIT_MASK
 =ğ(
ba£
->
STARTUP
 & ADC_STARTUP_ADC_INIT_MASK)è&& (--
i
))

159 ià(
i
 == 0U)

161  
çl£
;

164  
Œue
;

165 
	}
}

167 
	$ADC_S‘CÚvSeqACÚfig
(
ADC_Ty³
 *
ba£
, cÚ¡ 
adc_cÚv_£q_cÚfig_t
 *
cÚfig
)

169 
	`as£¹
(
cÚfig
 !ğ
NULL
);

171 
ušt32_t
 
tmp32
;

173 
tmp32
 = 
	`ADC_SEQ_CTRL_CHANNELS
(
cÚfig
->
chªÃlMask
)

174 | 
	`ADC_SEQ_CTRL_TRIGGER
(
cÚfig
->
Œigg”Mask
);

177 
cÚfig
->
Œigg”PŞ¬™y
)

179 
kADC_Trigg”PŞ¬™yPos™iveEdge
:

180 
tmp32
 |ğ
ADC_SEQ_CTRL_TRIGPOL_MASK
;

187 ià(
cÚfig
->
’abËSyncBy·ss
)

189 
tmp32
 |ğ
ADC_SEQ_CTRL_SYNCBYPASS_MASK
;

193 
cÚfig
->
š‹¼u±Mode
)

195 
kADC_IÁ”ru±FÜEachSequ’û
:

196 
tmp32
 |ğ
ADC_SEQ_CTRL_MODE_MASK
;

203 ià(
cÚfig
->
’abËSšgËS‹p
)

205 
tmp32
 |ğ
ADC_SEQ_CTRL_SINGLESTEP_MASK
;

208 
ba£
->
SEQ_CTRL
[0] = 
tmp32
;

209 
	}
}

211 
	$ADC_S‘CÚvSeqBCÚfig
(
ADC_Ty³
 *
ba£
, cÚ¡ 
adc_cÚv_£q_cÚfig_t
 *
cÚfig
)

213 
	`as£¹
(
cÚfig
 !ğ
NULL
);

215 
ušt32_t
 
tmp32
;

217 
tmp32
 = 
	`ADC_SEQ_CTRL_CHANNELS
(
cÚfig
->
chªÃlMask
)

218 | 
	`ADC_SEQ_CTRL_TRIGGER
(
cÚfig
->
Œigg”Mask
);

221 
cÚfig
->
Œigg”PŞ¬™y
)

223 
kADC_Trigg”PŞ¬™yPos™iveEdge
:

224 
tmp32
 |ğ
ADC_SEQ_CTRL_TRIGPOL_MASK
;

231 ià(
cÚfig
->
’abËSyncBy·ss
)

233 
tmp32
 |ğ
ADC_SEQ_CTRL_SYNCBYPASS_MASK
;

237 
cÚfig
->
š‹¼u±Mode
)

239 
kADC_IÁ”ru±FÜEachSequ’û
:

240 
tmp32
 |ğ
ADC_SEQ_CTRL_MODE_MASK
;

247 ià(
cÚfig
->
’abËSšgËS‹p
)

249 
tmp32
 |ğ
ADC_SEQ_CTRL_SINGLESTEP_MASK
;

252 
ba£
->
SEQ_CTRL
[1] = 
tmp32
;

253 
	}
}

255 
boŞ
 
	$ADC_G‘CÚvSeqAGlob®CÚv”siÚResuÉ
(
ADC_Ty³
 *
ba£
, 
adc_»suÉ_šfo_t
 *
šfo
)

257 
	`as£¹
(
šfo
 !ğ
NULL
);

259 
ušt32_t
 
tmp32
 = 
ba£
->
SEQ_GDAT
[0];

261 ià(0U =ğ(
ADC_SEQ_GDAT_DATAVALID_MASK
 & 
tmp32
))

263  
çl£
;

266 
šfo
->
»suÉ
 = (
tmp32
 & 
ADC_SEQ_GDAT_RESULT_MASK
è>> 
ADC_SEQ_GDAT_RESULT_SHIFT
;

267 
šfo
->
th»shŞdCom·»Stus
 =

268 (
adc_th»shŞd_com·»_¡©us_t
)((
tmp32
 & 
ADC_SEQ_GDAT_THCMPRANGE_MASK
è>> 
ADC_SEQ_GDAT_THCMPRANGE_SHIFT
);

269 
šfo
->
th»shŞdCÜssšgStus
 =

270 (
adc_th»shŞd_üossšg_¡©us_t
)((
tmp32
 & 
ADC_SEQ_GDAT_THCMPCROSS_MASK
è>> 
ADC_SEQ_GDAT_THCMPCROSS_SHIFT
);

271 
šfo
->
chªÃlNumb”
 = (
tmp32
 & 
ADC_SEQ_GDAT_CHN_MASK
è>> 
ADC_SEQ_GDAT_CHN_SHIFT
;

272 
šfo
->
ov”runFÏg
 = ((
tmp32
 & 
ADC_SEQ_GDAT_OVERRUN_MASK
) == ADC_SEQ_GDAT_OVERRUN_MASK);

274  
Œue
;

275 
	}
}

277 
boŞ
 
	$ADC_G‘CÚvSeqBGlob®CÚv”siÚResuÉ
(
ADC_Ty³
 *
ba£
, 
adc_»suÉ_šfo_t
 *
šfo
)

279 
	`as£¹
(
šfo
 !ğ
NULL
);

281 
ušt32_t
 
tmp32
 = 
ba£
->
SEQ_GDAT
[1];

283 ià(0U =ğ(
ADC_SEQ_GDAT_DATAVALID_MASK
 & 
tmp32
))

285  
çl£
;

288 
šfo
->
»suÉ
 = (
tmp32
 & 
ADC_SEQ_GDAT_RESULT_MASK
è>> 
ADC_SEQ_GDAT_RESULT_SHIFT
;

289 
šfo
->
th»shŞdCom·»Stus
 =

290 (
adc_th»shŞd_com·»_¡©us_t
)((
tmp32
 & 
ADC_SEQ_GDAT_THCMPRANGE_MASK
è>> 
ADC_SEQ_GDAT_THCMPRANGE_SHIFT
);

291 
šfo
->
th»shŞdCÜssšgStus
 =

292 (
adc_th»shŞd_üossšg_¡©us_t
)((
tmp32
 & 
ADC_SEQ_GDAT_THCMPCROSS_MASK
è>> 
ADC_SEQ_GDAT_THCMPCROSS_SHIFT
);

293 
šfo
->
chªÃlNumb”
 = (
tmp32
 & 
ADC_SEQ_GDAT_CHN_MASK
è>> 
ADC_SEQ_GDAT_CHN_SHIFT
;

294 
šfo
->
ov”runFÏg
 = ((
tmp32
 & 
ADC_SEQ_GDAT_OVERRUN_MASK
) == ADC_SEQ_GDAT_OVERRUN_MASK);

296  
Œue
;

297 
	}
}

299 
boŞ
 
	$ADC_G‘ChªÃlCÚv”siÚResuÉ
(
ADC_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
, 
adc_»suÉ_šfo_t
 *
šfo
)

301 
	`as£¹
(
šfo
 !ğ
NULL
);

302 
	`as£¹
(
chªÃl
 < 
ADC_DAT_COUNT
);

304 
ušt32_t
 
tmp32
 = 
ba£
->
DAT
[
chªÃl
];

306 ià(0U =ğ(
ADC_DAT_DATAVALID_MASK
 & 
tmp32
))

308  
çl£
;

311 
šfo
->
»suÉ
 = (
tmp32
 & 
ADC_DAT_RESULT_MASK
è>> 
ADC_DAT_RESULT_SHIFT
;

312 
šfo
->
th»shŞdCom·»Stus
 =

313 (
adc_th»shŞd_com·»_¡©us_t
)((
tmp32
 & 
ADC_DAT_THCMPRANGE_MASK
è>> 
ADC_DAT_THCMPRANGE_SHIFT
);

314 
šfo
->
th»shŞdCÜssšgStus
 =

315 (
adc_th»shŞd_üossšg_¡©us_t
)((
tmp32
 & 
ADC_DAT_THCMPCROSS_MASK
è>> 
ADC_DAT_THCMPCROSS_SHIFT
);

316 
šfo
->
chªÃlNumb”
 = (
tmp32
 & 
ADC_DAT_CHANNEL_MASK
è>> 
ADC_DAT_CHANNEL_SHIFT
;

317 
šfo
->
ov”runFÏg
 = ((
tmp32
 & 
ADC_DAT_OVERRUN_MASK
) == ADC_DAT_OVERRUN_MASK);

319  
Œue
;

320 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_adc.h

35 #iâdeà
__FSL_ADC_H__


36 
	#__FSL_ADC_H__


	)

38 
	~"f¦_commÚ.h
"

54 
	#LPC_ADC_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 1, 0))

	)

60 
	e_adc_¡©us_æags


62 
	mkADC_Th»shŞdCom·»FÏgOnChn0
 = 1U << 0U,

63 
	mkADC_Th»shŞdCom·»FÏgOnChn1
 = 1U << 1U,

64 
	mkADC_Th»shŞdCom·»FÏgOnChn2
 = 1U << 2U,

65 
	mkADC_Th»shŞdCom·»FÏgOnChn3
 = 1U << 3U,

66 
	mkADC_Th»shŞdCom·»FÏgOnChn4
 = 1U << 4U,

67 
	mkADC_Th»shŞdCom·»FÏgOnChn5
 = 1U << 5U,

68 
	mkADC_Th»shŞdCom·»FÏgOnChn6
 = 1U << 6U,

69 
	mkADC_Th»shŞdCom·»FÏgOnChn7
 = 1U << 7U,

70 
	mkADC_Th»shŞdCom·»FÏgOnChn8
 = 1U << 8U,

71 
	mkADC_Th»shŞdCom·»FÏgOnChn9
 = 1U << 9U,

72 
	mkADC_Th»shŞdCom·»FÏgOnChn10
 = 1U << 10U,

73 
	mkADC_Th»shŞdCom·»FÏgOnChn11
 = 1U << 11U,

74 
	mkADC_Ov”runFÏgFÜChn0
 =

76 
	mkADC_Ov”runFÏgFÜChn1
 =

78 
	mkADC_Ov”runFÏgFÜChn2
 =

80 
	mkADC_Ov”runFÏgFÜChn3
 =

82 
	mkADC_Ov”runFÏgFÜChn4
 =

84 
	mkADC_Ov”runFÏgFÜChn5
 =

86 
	mkADC_Ov”runFÏgFÜChn6
 =

88 
	mkADC_Ov”runFÏgFÜChn7
 =

90 
	mkADC_Ov”runFÏgFÜChn8
 =

92 
	mkADC_Ov”runFÏgFÜChn9
 =

94 
	mkADC_Ov”runFÏgFÜChn10
 =

96 
	mkADC_Ov”runFÏgFÜChn11
 =

98 
	mkADC_Glob®Ov”runFÏgFÜSeqA
 = 1U << 24U,

99 
	mkADC_Glob®Ov”runFÏgFÜSeqB
 = 1U << 25U,

100 
	mkADC_CÚvSeqAIÁ”ru±FÏg
 = 1U << 28U,

101 
	mkADC_CÚvSeqBIÁ”ru±FÏg
 = 1U << 29U,

102 
	mkADC_Th»shŞdCom·»IÁ”ru±FÏg
 = 1U << 30U,

103 
	mkADC_Ov”runIÁ”ru±FÏg
 = 1U << 31U,

110 
	e_adc_š‹¼u±_’abË


112 
	mkADC_CÚvSeqAIÁ”ru±EÇbË
 = 
ADC_INTEN_SEQA_INTEN_MASK
,

114 
	mkADC_CÚvSeqBIÁ”ru±EÇbË
 = 
ADC_INTEN_SEQB_INTEN_MASK
,

116 
	mkADC_Ov”runIÁ”ru±EÇbË
 = 
ADC_INTEN_OVR_INTEN_MASK
,

124 
	e_adc_şock_mode


126 
	mkADC_ClockSynchrÚousMode
 =

128 
	mkADC_ClockAsynchrÚousMode
 = 1U,

129 } 
	tadc_şock_mode_t
;

134 
	e_adc_»sŞutiÚ


136 
	mkADC_ResŞutiÚ6b™
 = 0U,

137 
	mkADC_ResŞutiÚ8b™
 = 1U,

138 
	mkADC_ResŞutiÚ10b™
 = 2U,

139 
	mkADC_ResŞutiÚ12b™
 = 3U,

140 } 
	tadc_»sŞutiÚ_t
;

145 
	e_adc_Œigg”_pŞ¬™y


147 
	mkADC_Trigg”PŞ¬™yNeg©iveEdge
 = 0U,

148 
	mkADC_Trigg”PŞ¬™yPos™iveEdge
 = 1U,

149 } 
	tadc_Œigg”_pŞ¬™y_t
;

154 
	e_adc_´iÜ™y


156 
	mkADC_PriÜ™yLow
 = 0U,

157 
	mkADC_PriÜ™yHigh
 = 1U,

158 } 
	tadc_´iÜ™y_t
;

163 
	e_adc_£q_š‹¼u±_mode


165 
	mkADC_IÁ”ru±FÜEachCÚv”siÚ
 = 0U,

167 
	mkADC_IÁ”ru±FÜEachSequ’û
 = 1U,

169 } 
	tadc_£q_š‹¼u±_mode_t
;

174 
	e_adc_th»shŞd_com·»_¡©us


176 
	mkADC_Th»shŞdCom·»InRªge
 = 0U,

177 
	mkADC_Th»shŞdCom·»B–owRªge
 = 1U,

178 
	mkADC_Th»shŞdCom·»AboveRªge
 = 2U,

179 } 
	tadc_th»shŞd_com·»_¡©us_t
;

184 
	e_adc_th»shŞd_üossšg_¡©us


188 
	mkADC_Th»shŞdCrossšgNoD‘eùed
 = 0U,

193 
	mkADC_Th»shŞdCrossšgDownw¬d
 = 2U,

198 
	mkADC_Th»shŞdCrossšgUpw¬d
 = 3U,

199 } 
	tadc_th»shŞd_üossšg_¡©us_t
;

204 
	e_adc_th»shŞd_š‹¼u±_mode


206 
	mkADC_Th»shŞdIÁ”ru±Di§bËd
 = 0U,

207 
	mkADC_Th»shŞdIÁ”ru±OnOutside
 = 1U,

208 
	mkADC_Th»shŞdIÁ”ru±OnCrossšg
 = 2U,

209 } 
	tadc_th»shŞd_š‹¼u±_mode_t
;

214 
	s_adc_cÚfig


216 
adc_şock_mode_t
 
	mşockMode
;

217 
ušt32_t
 
	mşockDivid”Numb”
;

220 
adc_»sŞutiÚ_t
 
	m»sŞutiÚ
;

221 
boŞ
 
	m’abËBy·ssC®ib¿tiÚ
;

225 
ušt32_t
 
	m§m¶eTimeNumb”
;

227 } 
	tadc_cÚfig_t
;

232 
	s_adc_cÚv_£q_cÚfig


234 
ušt32_t
 
	mchªÃlMask
;

237 
ušt32_t
 
	mŒigg”Mask
;

239 
adc_Œigg”_pŞ¬™y_t
 
	mŒigg”PŞ¬™y
;

240 
boŞ
 
	m’abËSyncBy·ss
;

243 
boŞ
 
	m’abËSšgËS‹p
;

246 
adc_£q_š‹¼u±_mode_t
 
	mš‹¼u±Mode
;

247 } 
	tadc_cÚv_£q_cÚfig_t
;

252 
	s_adc_»suÉ_šfo


254 
ušt32_t
 
	m»suÉ
;

255 
adc_th»shŞd_com·»_¡©us_t
 
	mth»shŞdCom·»Stus
;

256 
adc_th»shŞd_üossšg_¡©us_t
 
	mth»shŞdCÜssšgStus
;

257 
ušt32_t
 
	mchªÃlNumb”
;

258 
boŞ
 
	mov”runFÏg
;

260 } 
	tadc_»suÉ_šfo_t
;

262 #ià
defšed
(
__ılu¥lus
)

281 
ADC_In™
(
ADC_Ty³
 *
ba£
, cÚ¡ 
adc_cÚfig_t
 *
cÚfig
);

288 
ADC_Deš™
(
ADC_Ty³
 *
ba£
);

303 
ADC_G‘DeçuÉCÚfig
(
adc_cÚfig_t
 *
cÚfig
);

312 
boŞ
 
ADC_DoS–fC®ib¿tiÚ
(
ADC_Ty³
 *
ba£
);

314 #ià!(
defšed
(
FSL_FEATURE_ADC_HAS_NO_INSEL
) && FSL_FEATURE_ADC_HAS_NO_INSEL)

324 
šlše
 
ADC_EÇbËTem³¿tu»S’sÜ
(
ADC_Ty³
 *
ba£
, 
boŞ
 
’abË
)

326 ià(
’abË
)

328 
ba£
->
INSEL
 = (ba£->INSEL & ~
ADC_INSEL_SEL_MASK
è| 
ADC_INSEL_SEL
(0x3);

332 
ba£
->
INSEL
 = (ba£->INSEL & ~
ADC_INSEL_SEL_MASK
è| 
ADC_INSEL_SEL
(0);

353 
šlše
 
ADC_EÇbËCÚvSeqA
(
ADC_Ty³
 *
ba£
, 
boŞ
 
’abË
)

355 ià(
’abË
)

357 
ba£
->
SEQ_CTRL
[0] |ğ
ADC_SEQ_CTRL_SEQ_ENA_MASK
;

361 
ba£
->
SEQ_CTRL
[0] &ğ~
ADC_SEQ_CTRL_SEQ_ENA_MASK
;

371 
ADC_S‘CÚvSeqACÚfig
(
ADC_Ty³
 *
ba£
, cÚ¡ 
adc_cÚv_£q_cÚfig_t
 *
cÚfig
);

378 
šlše
 
ADC_DoSoáw¬eTrigg”CÚvSeqA
(
ADC_Ty³
 *
ba£
)

380 
ba£
->
SEQ_CTRL
[0] |ğ
ADC_SEQ_CTRL_START_MASK
;

394 
šlše
 
ADC_EÇbËCÚvSeqABur¡Mode
(
ADC_Ty³
 *
ba£
, 
boŞ
 
’abË
)

396 ià(
’abË
)

398 
ba£
->
SEQ_CTRL
[0] |ğ
ADC_SEQ_CTRL_BURST_MASK
;

402 
ba£
->
SEQ_CTRL
[0] &ğ~
ADC_SEQ_CTRL_BURST_MASK
;

411 
šlše
 
ADC_S‘CÚvSeqAHighPriÜ™y
(
ADC_Ty³
 *
ba£
)

413 
ba£
->
SEQ_CTRL
[0] |ğ
ADC_SEQ_CTRL_LOWPRIO_MASK
;

433 
šlše
 
ADC_EÇbËCÚvSeqB
(
ADC_Ty³
 *
ba£
, 
boŞ
 
’abË
)

435 ià(
’abË
)

437 
ba£
->
SEQ_CTRL
[1] |ğ
ADC_SEQ_CTRL_SEQ_ENA_MASK
;

441 
ba£
->
SEQ_CTRL
[1] &ğ~
ADC_SEQ_CTRL_SEQ_ENA_MASK
;

451 
ADC_S‘CÚvSeqBCÚfig
(
ADC_Ty³
 *
ba£
, cÚ¡ 
adc_cÚv_£q_cÚfig_t
 *
cÚfig
);

458 
šlše
 
ADC_DoSoáw¬eTrigg”CÚvSeqB
(
ADC_Ty³
 *
ba£
)

460 
ba£
->
SEQ_CTRL
[1] |ğ
ADC_SEQ_CTRL_START_MASK
;

474 
šlše
 
ADC_EÇbËCÚvSeqBBur¡Mode
(
ADC_Ty³
 *
ba£
, 
boŞ
 
’abË
)

476 ià(
’abË
)

478 
ba£
->
SEQ_CTRL
[1] |ğ
ADC_SEQ_CTRL_BURST_MASK
;

482 
ba£
->
SEQ_CTRL
[1] &ğ~
ADC_SEQ_CTRL_BURST_MASK
;

491 
šlše
 
ADC_S‘CÚvSeqBHighPriÜ™y
(
ADC_Ty³
 *
ba£
)

493 
ba£
->
SEQ_CTRL
[0] &ğ~
ADC_SEQ_CTRL_LOWPRIO_MASK
;

511 
boŞ
 
ADC_G‘CÚvSeqAGlob®CÚv”siÚResuÉ
(
ADC_Ty³
 *
ba£
, 
adc_»suÉ_šfo_t
 *
šfo
);

521 
boŞ
 
ADC_G‘CÚvSeqBGlob®CÚv”siÚResuÉ
(
ADC_Ty³
 *
ba£
, 
adc_»suÉ_šfo_t
 *
šfo
);

532 
boŞ
 
ADC_G‘ChªÃlCÚv”siÚResuÉ
(
ADC_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
, 
adc_»suÉ_šfo_t
 *
šfo
);

548 
šlše
 
ADC_S‘Th»shŞdPaœ0
(
ADC_Ty³
 *
ba£
, 
ušt32_t
 
lowV®ue
, ušt32_ˆ
highV®ue
)

550 
ba£
->
THR0_LOW
 = 
ADC_THR0_LOW_THRLOW
(
lowV®ue
);

551 
ba£
->
THR0_HIGH
 = 
ADC_THR0_HIGH_THRHIGH
(
highV®ue
);

561 
šlše
 
ADC_S‘Th»shŞdPaœ1
(
ADC_Ty³
 *
ba£
, 
ušt32_t
 
lowV®ue
, ušt32_ˆ
highV®ue
)

563 
ba£
->
THR1_LOW
 = 
ADC_THR1_LOW_THRLOW
(
lowV®ue
);

564 
ba£
->
THR1_HIGH
 = 
ADC_THR1_HIGH_THRHIGH
(
highV®ue
);

573 
šlše
 
ADC_S‘ChªÃlW™hTh»shŞdPaœ0
(
ADC_Ty³
 *
ba£
, 
ušt32_t
 
chªÃlMask
)

575 
ba£
->
CHAN_THRSEL
 &ğ~(
chªÃlMask
);

584 
šlše
 
ADC_S‘ChªÃlW™hTh»shŞdPaœ1
(
ADC_Ty³
 *
ba£
, 
ušt32_t
 
chªÃlMask
)

586 
ba£
->
CHAN_THRSEL
 |ğ
chªÃlMask
;

602 
šlše
 
ADC_EÇbËIÁ”ru±s
(
ADC_Ty³
 *
ba£
, 
ušt32_t
 
mask
)

604 
ba£
->
INTEN
 |ğ(0x7 & 
mask
);

613 
šlše
 
ADC_Di§bËIÁ”ru±s
(
ADC_Ty³
 *
ba£
, 
ušt32_t
 
mask
)

615 
ba£
->
INTEN
 &ğ~(0x7 & 
mask
);

622 
šlše
 
ADC_EÇbËSh»shŞdCom·»IÁ”ru±
(
ADC_Ty³
 *
ba£
,

623 
ušt32_t
 
chªÃl
,

624 
adc_th»shŞd_š‹¼u±_mode_t
 
mode
)

626 
ba£
->
INTEN
 = (ba£->INTEN & ~(0x3U << ((
chªÃl
 << 1Uè+ 3U))è| ((
ušt32_t
)(
mode
) << ((channel << 1U) + 3U));

636 
šlše
 
ADC_EÇbËTh»shŞdCom·»IÁ”ru±
(
ADC_Ty³
 *
ba£
,

637 
ušt32_t
 
chªÃl
,

638 
adc_th»shŞd_š‹¼u±_mode_t
 
mode
)

640 
ba£
->
INTEN
 = (ba£->INTEN & ~(0x3U << ((
chªÃl
 << 1Uè+ 3U))è| ((
ušt32_t
)(
mode
) << ((channel << 1U) + 3U));

656 
šlše
 
ušt32_t
 
ADC_G‘StusFÏgs
(
ADC_Ty³
 *
ba£
)

658  
ba£
->
FLAGS
;

667 
šlše
 
ADC_CË¬StusFÏgs
(
ADC_Ty³
 *
ba£
, 
ušt32_t
 
mask
)

669 
ba£
->
FLAGS
 = 
mask
;

674 #ià
defšed
(
__ılu¥lus
)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_clock.c

36 
	~"f¦_commÚ.h
"

37 
	~"f¦_şock.h
"

38 
	~"f¦_pow”.h
"

42 
	#NVALMAX
 (0x100U)

	)

43 
	#PVALMAX
 (0x20U)

	)

44 
	#MVALMAX
 (0x8000U)

	)

46 
	#USB_NVALMAX
 (0x4U)

	)

47 
	#USB_PVALMAX
 (0x8U)

	)

48 
	#USB_MVALMAX
 (0x100U)

	)

50 
	#PLL_MAX_N_DIV
 0x100U

	)

51 
	#USB_PLL_MAX_N_DIV
 0x100U

	)

53 
	#INDEX_SECTOR_TRIM48
 ((
ušt32_t
 *)0x01000448U)

	)

54 
	#INDEX_SECTOR_TRIM96
 ((
ušt32_t
 *)0x0100044CU)

	)

59 
	#PLL_MDEC_VAL_P
 (0Uè

	)

60 
	#PLL_MDEC_VAL_M
 (0x1FFFFUL << 
PLL_MDEC_VAL_P
è

	)

61 
	#PLL_NDEC_VAL_P
 (0Uè

	)

62 
	#PLL_NDEC_VAL_M
 (0x3FFUL << 
PLL_NDEC_VAL_P
)

	)

63 
	#PLL_PDEC_VAL_P
 (0Uè

	)

64 
	#PLL_PDEC_VAL_M
 (0x7FUL << 
PLL_PDEC_VAL_P
)

	)

66 
	#PLL_MIN_CCO_FREQ_MHZ
 (275000000U)

	)

67 
	#PLL_MAX_CCO_FREQ_MHZ
 (550000000U)

	)

68 
	#PLL_LOWER_IN_LIMIT
 (4000Uè

	)

69 
	#PLL_MIN_IN_SSMODE
 (2000000U)

	)

70 
	#PLL_MAX_IN_SSMODE
 (4000000U)

	)

73 
	#PLL_SSCG_MF_FREQ_VALUE
 4U

	)

74 
	#PLL_SSCG_MC_COMP_VALUE
 2U

	)

75 
	#PLL_SSCG_MR_DEPTH_VALUE
 4U

	)

76 
	#PLL_SSCG_DITHER_VALUE
 0U

	)

79 
	#USB_PLL_MIN_CCO_FREQ_MHZ
 (156000000U)

	)

80 
	#USB_PLL_MAX_CCO_FREQ_MHZ
 (320000000U)

	)

81 
	#USB_PLL_LOWER_IN_LIMIT
 (1000000Uè

	)

83 
	#USB_PLL_MSEL_VAL_P
 (0Uè

	)

84 
	#USB_PLL_MSEL_VAL_M
 (0xFFU)

	)

85 
	#USB_PLL_PSEL_VAL_P
 (8Uè

	)

86 
	#USB_PLL_PSEL_VAL_M
 (0x3U)

	)

87 
	#USB_PLL_NSEL_VAL_P
 (10Uè

	)

88 
	#USB_PLL_NSEL_VAL_M
 (0x3U)

	)

91 
	#SWITCH_USB_PSEL
(
x
è((x==0x0Uè? 0x1U : (x==0x1Uè? 0x02U : (x==0x2Uè? 0x4U : (x==3Uè? 0x8U : 0U)

	)

94 
	#PLL_NDEC_VAL_SET
(
v®ue
è((()(v®ueè<< 
PLL_NDEC_VAL_P
è& 
PLL_NDEC_VAL_M
)

	)

96 
	#PLL_PDEC_VAL_SET
(
v®ue
è((()(v®ueè<< 
PLL_PDEC_VAL_P
è& 
PLL_PDEC_VAL_M
)

	)

98 
	#PLL_MDEC_VAL_SET
(
v®ue
è((()(v®ueè<< 
PLL_MDEC_VAL_P
è& 
PLL_MDEC_VAL_M
)

	)

101 
	#USB_PLL_NSEL_VAL_SET
(
v®ue
è((()(v®ueè& 
USB_PLL_NSEL_VAL_M
è<< 
USB_PLL_NSEL_VAL_P
)

	)

103 
	#USB_PLL_PSEL_VAL_SET
(
v®ue
è((()(v®ueè& 
USB_PLL_PSEL_VAL_M
è<< 
USB_PLL_PSEL_VAL_P
)

	)

105 
	#USB_PLL_MSEL_VAL_SET
(
v®ue
è((()(v®ueè& 
USB_PLL_MSEL_VAL_M
è<< 
USB_PLL_MSEL_VAL_P
)

	)

108 
	#AUDIO_PLL_FRACT_MD_P
 (0U)

	)

109 
	#AUDIO_PLL_FRACT_MD_INT_P
 (15U)

	)

110 
	#AUDIO_PLL_FRACT_MD_M
 (0x7FFFUL << 
AUDIO_PLL_FRACT_MD_P
)

	)

111 
	#AUDIO_PLL_FRACT_MD_INT_M
 (0x7FUL << 
AUDIO_PLL_FRACT_MD_INT_P
)

	)

113 
	#AUDIO_PLL_MD_FRACT_SET
(
v®ue
è((()(v®ueè<< 
AUDIO_PLL_FRACT_MD_P
è& 
PLL_FRAC_MD_FRACT_M
)

	)

114 
	#AUDIO_PLL_MD_INT_SET
(
v®ue
è((()(v®ueè<< 
AUDIO_PLL_FRACT_MD_INT_P
è& 
AUDIO_PLL_FRACT_MD_INT_M
)

	)

118 
ušt32_t
 
	gs_PÎ_F»q
;

119 
ušt32_t
 
	gs_Usb_PÎ_F»q
;

120 
ušt32_t
 
	gs_Audio_PÎ_F»q
;

126 cÚ¡ 
ušt32_t
 
	gg_I2S_Mşk_F»q
 = 0U;

127 cÚ¡ 
ušt32_t
 
	gg_Ext_Clk_F»q
 = 12000000U;

128 cÚ¡ 
ušt32_t
 
	gg_Lcd_Clk_In_F»q
 = 0U;

138 
ušt32_t
 
¶lEncodeN
(ušt32_ˆ
N
);

140 
ušt32_t
 
¶lDecodeN
(ušt32_ˆ
NDEC
);

142 
ušt32_t
 
¶lEncodeP
(ušt32_ˆ
P
);

144 
ušt32_t
 
¶lDecodeP
(ušt32_ˆ
PDEC
);

146 
ušt32_t
 
¶lEncodeM
(ušt32_ˆ
M
);

148 
ušt32_t
 
¶lDecodeM
(ušt32_ˆ
MDEC
);

150 
¶lFšdS–
(
ušt32_t
 
M
, ušt32_ˆ*
pS–P
, ušt32_ˆ*
pS–I
, ušt32_ˆ*
pS–R
);

152 
ušt32_t
 
fšdPÎP»Div
(ušt32_ˆ
ù¾Reg
, ušt32_ˆ
nDecReg
);

154 
ušt32_t
 
fšdPÎPo¡Div
(ušt32_ˆ
ù¾Reg
, ušt32_ˆ
pDecReg
);

156 
ušt32_t
 
fšdPÎMMuÉ
(ušt32_ˆ
ù¾Reg
, ušt32_ˆ
mDecReg
);

158 
Bš¬y2F¿ùiÚ®
(
ušt32_t
 
bš¬yP¬t
);

160 
ušt32_t
 
pow”2C®
(ušt32_ˆ
pow”Times
);

162 
ušt32_t
 
FšdG»©e¡CommÚDivisÜ
(ušt32_ˆ
m
, ušt32_ˆ
n
);

164 
¶l_”rÜ_t
 
CLOCK_G‘PÎCÚfig
(

165 
ušt32_t
 
fšHz
, ušt32_ˆ
foutHz
, 
¶l_£tup_t
 *
pS‘up
);

168 
CLOCK_G‘Sy¡emPLLOutFromS‘upUpd©e
(
¶l_£tup_t
 *
pS‘up
);

169 
CLOCK_G‘AudioPLLOutFromS‘upUpd©e
(
¶l_£tup_t
 *
pS‘up
);

171 cÚ¡ 
ušt8_t
 
	gwdtF»qLookup
[32] = {0, 8, 12, 15, 18, 20, 24, 26, 28, 30, 32, 34, 36, 38, 40, 41, 42, 44, 45, 46,

178 
	$CLOCK_A‰achClk
(
şock_©ch_id_t
 
cÚÃùiÚ
)

180 
boŞ
 
fš®_desütÜ
 = 
çl£
;

181 
ušt8_t
 
mux
;

182 
ušt8_t
 
pos
;

183 
ušt32_t
 
i
;

184 vŞ©
ušt32_t
 *
pClkS–
;

186 
pClkS–
 = &(
SYSCON
->
MAINCLKSELA
);

188 
i
 = 0U; (˜<ğ2Uè&& (!
fš®_desütÜ
); i++)

190 
cÚÃùiÚ
 = (
şock_©ch_id_t
)(cÚÃùiÚ >> (
i
 * 12U));

191 
mux
 = (
ušt8_t
)
cÚÃùiÚ
;

192 ià(
cÚÃùiÚ
)

194 
pos
 = ((
cÚÃùiÚ
 & 0xf00U) >> 8U) - 1U;

195 ià(
mux
 =ğ
CM_ASYNCAPB
)

197 
SYSCON
->
ASYNCAPBCTRL
 = 
	`SYSCON_ASYNCAPBCTRL_ENABLE
(1);

198 
ASYNC_SYSCON
->
ASYNCAPBCLKSELA
 = 
pos
;

202 
pClkS–
[
mux
] = 
pos
;

207 
fš®_desütÜ
 = 
Œue
;

210 
	}
}

213 
	$CLOCK_S‘ClkDiv
(
şock_div_Çme_t
 
div_Çme
, 
ušt32_t
 
divided_by_v®ue
, 
boŞ
 
»£t
)

215 vŞ©
ušt32_t
 *
pClkDiv
;

217 
pClkDiv
 = &(
SYSCON
->
SYSTICKCLKDIV
);

218 ià(
»£t
)

220 
pClkDiv
[
div_Çme
] = 1U << 29U;

222 ià(
divided_by_v®ue
 == 0U)

224 
pClkDiv
[
div_Çme
] = 1U << 30U;

228 
pClkDiv
[
div_Çme
] = (
divided_by_v®ue
 - 1U);

230 
	}
}

233 
¡©us_t
 
	$CLOCK_S‘upFROClockšg
(
ušt32_t
 
iF»q
)

235 
ušt32_t
 
usb_adj
;

236 ià((
iF»q
 != 12000000U) && (iFreq != 48000000U) && (iFreq != 96000000U))

238  
kStus_Fa
;

241 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_FRO_EN
);

243 
usb_adj
 = ((
SYSCON
->
FROCTRL
è& 
SYSCON_FROCTRL_USBCLKADJ_MASK
è>> 
SYSCON_FROCTRL_USBCLKADJ_SHIFT
;

244 ià(
iF»q
 > 12000000U)

246 ià(
iF»q
 == 96000000U)

248 
SYSCON
->
FROCTRL
 = ((
SYSCON_FROCTRL_TRIM_MASK
 | 
SYSCON_FROCTRL_FREQTRIM_MASK
è& *
INDEX_SECTOR_TRIM96
) |

249 
	`SYSCON_FROCTRL_SEL
(1è| 
	`SYSCON_FROCTRL_WRTRIM
(1è| 
	`SYSCON_FROCTRL_USBCLKADJ
(
usb_adj
) |

250 
	`SYSCON_FROCTRL_HSPDCLK
(1);

254 
SYSCON
->
FROCTRL
 = ((
SYSCON_FROCTRL_TRIM_MASK
 | 
SYSCON_FROCTRL_FREQTRIM_MASK
è& *
INDEX_SECTOR_TRIM48
) |

255 
	`SYSCON_FROCTRL_SEL
(0è| 
	`SYSCON_FROCTRL_WRTRIM
(1è| 
	`SYSCON_FROCTRL_USBCLKADJ
(
usb_adj
) |

256 
	`SYSCON_FROCTRL_HSPDCLK
(1);

261 
SYSCON
->
FROCTRL
 &ğ~
	`SYSCON_FROCTRL_HSPDCLK
(1);

265 
	}
}

268 
ušt32_t
 
	$CLOCK_G‘ClockOutClkF»q
()

270  (
SYSCON
->
CLKOUTSELA
 =ğ0Uè? 
	`CLOCK_G‘CÜeSysClkF»q
():

271 (
SYSCON
->
CLKOUTSELA
 =ğ1Uè? 
	`CLOCK_G‘ExtClkF»q
():

272 (
SYSCON
->
CLKOUTSELA
 =ğ2Uè? 
	`CLOCK_G‘WdtOscF»q
():

273 (
SYSCON
->
CLKOUTSELA
 =ğ3Uè? 
	`CLOCK_G‘FroHfF»q
():

274 (
SYSCON
->
CLKOUTSELA
 =ğ4Uè? 
	`CLOCK_G‘PÎOutF»q
():

275 (
SYSCON
->
CLKOUTSELA
 =ğ5Uè? 
	`CLOCK_G‘UsbPÎOutF»q
():

276 (
SYSCON
->
CLKOUTSELA
 =ğ6Uè? 
	`CLOCK_G‘AudioPÎOutF»q
():

277 (
SYSCON
->
CLKOUTSELA
 =ğ7Uè? 
	`CLOCK_G‘Osc32KF»q
():0U;

278 
	}
}

281 
ušt32_t
 
	$CLOCK_G‘SpifiClkF»q
()

283  (
SYSCON
->
SPIFICLKSEL
 =ğ0Uè? 
	`CLOCK_G‘CÜeSysClkF»q
():

284 (
SYSCON
->
SPIFICLKSEL
 =ğ1Uè? 
	`CLOCK_G‘PÎOutF»q
():

285 (
SYSCON
->
SPIFICLKSEL
 =ğ2Uè? 
	`CLOCK_G‘UsbPÎOutF»q
():

286 (
SYSCON
->
SPIFICLKSEL
 =ğ3Uè? 
	`CLOCK_G‘FroHfF»q
():

287 (
SYSCON
->
SPIFICLKSEL
 =ğ4Uè? 
	`CLOCK_G‘AudioPÎOutF»q
():

288 (
SYSCON
->
SPIFICLKSEL
 == 7U) ? 0U:0U;

289 
	}
}

292 
ušt32_t
 
	$CLOCK_G‘AdcClkF»q
()

294  (
SYSCON
->
ADCCLKSEL
 =ğ0Uè? 
	`CLOCK_G‘FroHfF»q
():

295 (
SYSCON
->
ADCCLKSEL
 =ğ1Uè? 
	`CLOCK_G‘PÎOutF»q
():

296 (
SYSCON
->
ADCCLKSEL
 =ğ2Uè? 
	`CLOCK_G‘UsbPÎOutF»q
():

297 (
SYSCON
->
ADCCLKSEL
 =ğ3Uè? 
	`CLOCK_G‘AudioPÎOutF»q
():

298 (
SYSCON
->
ADCCLKSEL
 == 7U) ? 0U:0U;

299 
	}
}

302 
ušt32_t
 
	$CLOCK_G‘Usb0ClkF»q
()

304  (
SYSCON
->
USB0CLKSEL
 =ğ0Uè? 
	`CLOCK_G‘FroHfF»q
():

305 (
SYSCON
->
USB0CLKSEL
 =ğ1Uè? 
	`CLOCK_G‘PÎOutF»q
():

306 (
SYSCON
->
USB0CLKSEL
 =ğ2Uè? 
	`CLOCK_G‘UsbPÎOutF»q
():

307 (
SYSCON
->
USB0CLKSEL
 == 7U) ? 0U:0U;

308 
	}
}

311 
ušt32_t
 
	$CLOCK_G‘Usb1ClkF»q
()

314  (
SYSCON
->
USB1CLKSEL
 =ğ0Uè? 
	`CLOCK_G‘CÜeSysClkF»q
():

315 (
SYSCON
->
USB1CLKSEL
 =ğ1Uè? 
	`CLOCK_G‘PÎOutF»q
():

316 (
SYSCON
->
USB1CLKSEL
 =ğ2Uè? 
	`CLOCK_G‘UsbPÎOutF»q
():

317 (
SYSCON
->
USB1CLKSEL
 == 7U) ? 0U:0U;

318 
	}
}

321 
ušt32_t
 
	$CLOCK_G‘MşkClkF»q
()

323  (
SYSCON
->
MCLKCLKSEL
 =ğ0Uè? 
	`CLOCK_G‘FroHfF»q
(è/ ((SYSCON->
FROHFCLKDIV
 & 0xffu) + 1U):

324 (
SYSCON
->
MCLKCLKSEL
 =ğ1Uè? 
	`CLOCK_G‘AudioPÎOutF»q
():

325 (
SYSCON
->
MCLKCLKSEL
 == 7U) ? 0U:0U;

326 
	}
}

329 
ušt32_t
 
	$CLOCK_G‘SùClkF»q
()

331  (
SYSCON
->
SCTCLKSEL
 =ğ0Uè? 
	`CLOCK_G‘CÜeSysClkF»q
():

332 (
SYSCON
->
SCTCLKSEL
 =ğ1Uè? 
	`CLOCK_G‘PÎOutF»q
():

333 (
SYSCON
->
SCTCLKSEL
 =ğ2Uè? 
	`CLOCK_G‘FroHfF»q
():

334 (
SYSCON
->
SCTCLKSEL
 =ğ3Uè? 
	`CLOCK_G‘AudioPÎOutF»q
():

335 (
SYSCON
->
SCTCLKSEL
 == 7U) ? 0U:0U;

336 
	}
}

339 
ušt32_t
 
	$CLOCK_G‘SdioClkF»q
()

341  (
SYSCON
->
SDIOCLKSEL
 =ğ0Uè? 
	`CLOCK_G‘CÜeSysClkF»q
():

342 (
SYSCON
->
SDIOCLKSEL
 =ğ1Uè? 
	`CLOCK_G‘PÎOutF»q
():

343 (
SYSCON
->
SDIOCLKSEL
 =ğ2Uè? 
	`CLOCK_G‘UsbPÎOutF»q
():

344 (
SYSCON
->
SDIOCLKSEL
 =ğ3Uè? 
	`CLOCK_G‘FroHfF»q
():

345 (
SYSCON
->
SDIOCLKSEL
 =ğ4Uè? 
	`CLOCK_G‘AudioPÎOutF»q
():

346 (
SYSCON
->
SDIOCLKSEL
 == 7U) ? 0U:0U;

347 
	}
}

350 
ušt32_t
 
	$CLOCK_G‘LcdClkF»q
()

352  (
SYSCON
->
LCDCLKSEL
 =ğ0Uè? 
	`CLOCK_G‘CÜeSysClkF»q
():

353 (
SYSCON
->
LCDCLKSEL
 =ğ1Uè? 
	`CLOCK_G‘LcdClkIn
():

354 (
SYSCON
->
LCDCLKSEL
 =ğ2Uè? 
	`CLOCK_G‘FroHfF»q
():

355 (
SYSCON
->
LCDCLKSEL
 == 3U) ? 0U:0U;

356 
	}
}

359 
ušt32_t
 
	$CLOCK_G‘LcdClkIn
()

361  
g_Lcd_Clk_In_F»q
;

362 
	}
}

365 
ušt32_t
 
	$CLOCK_G‘Fro12MF»q
()

367  (
SYSCON
->
PDRUNCFG
[0] & 
SYSCON_PDRUNCFG_PDEN_FRO_MASK
) ? 0U : 12000000U;

368 
	}
}

371 
ušt32_t
 
	$CLOCK_G‘ExtClkF»q
()

373  
g_Ext_Clk_F»q
;

374 
	}
}

377 
ušt32_t
 
	$CLOCK_G‘WdtOscF»q
()

379 
ušt8_t
 
äeq_£l
, 
div_£l
;

380 ià(
SYSCON
->
PDRUNCFG
[0] & 
SYSCON_PDRUNCFG_PDEN_WDT_OSC_MASK
)

386 
div_£l
 = ((
SYSCON
->
WDTOSCCTRL
 & 0x1f) + 1) << 1;

387 
äeq_£l
 = 
wdtF»qLookup
[((
SYSCON
->
WDTOSCCTRL
 & 
SYSCON_WDTOSCCTRL_FREQSEL_MASK
è>> 
SYSCON_WDTOSCCTRL_FREQSEL_SHIFT
)];

388  ((
ušt32_t
è
äeq_£l
 * 50000U)/((ušt32_t)
div_£l
);

390 
	}
}

393 
ušt32_t
 
	$CLOCK_G‘FroHfF»q
()

395  (
SYSCON
->
PDRUNCFG
[0] & 
SYSCON_PDRUNCFG_PDEN_FRO_MASK
) ? 0 :

396 !(
SYSCON
->
FROCTRL
 & 
SYSCON_FROCTRL_HSPDCLK_MASK
) ? 0 :

397 (
SYSCON
->
FROCTRL
 & 
SYSCON_FROCTRL_SEL_MASK
) ? 96000000U : 48000000U;

398 
	}
}

401 
ušt32_t
 
	$CLOCK_G‘PÎOutF»q
()

403  
s_PÎ_F»q
;

404 
	}
}

407 
ušt32_t
 
	$CLOCK_G‘AudioPÎOutF»q
()

409  
s_Audio_PÎ_F»q
;

410 
	}
}

413 
ušt32_t
 
	$CLOCK_G‘UsbPÎOutF»q
()

415  
s_Usb_PÎ_F»q
;

416 
	}
}

419 
ušt32_t
 
	$CLOCK_G‘Osc32KF»q
()

421  
CLK_RTC_32K_CLK
;

422 
	}
}

425 
ušt32_t
 
	$CLOCK_G‘CÜeSysClkF»q
()

427  ((
SYSCON
->
MAINCLKSELB
 =ğ0Uè&& (SYSCON->
MAINCLKSELA
 =ğ0U)è? 
	`CLOCK_G‘Fro12MF»q
() :

428 ((
SYSCON
->
MAINCLKSELB
 =ğ0Uè&& (SYSCON->
MAINCLKSELA
 =ğ1U)è? 
	`CLOCK_G‘ExtClkF»q
() :

429 ((
SYSCON
->
MAINCLKSELB
 =ğ0Uè&& (SYSCON->
MAINCLKSELA
 =ğ2U)è? 
	`CLOCK_G‘WdtOscF»q
() :

430 ((
SYSCON
->
MAINCLKSELB
 =ğ0Uè&& (SYSCON->
MAINCLKSELA
 =ğ3U)è? 
	`CLOCK_G‘FroHfF»q
() :

431 (
SYSCON
->
MAINCLKSELB
 =ğ2Uè? 
	`CLOCK_G‘PÎOutF»q
() :

432 (
SYSCON
->
MAINCLKSELB
 =ğ3Uè? 
	`CLOCK_G‘Osc32KF»q
() : 0U;

433 
	}
}

436 
ušt32_t
 
	$CLOCK_G‘I2SMClkF»q
()

438  
g_I2S_Mşk_F»q
;

439 
	}
}

442 
ušt32_t
 
	$CLOCK_G‘AsyncApbClkF»q
()

444 
async_şock_¤c_t
 
şkSrc
;

445 
ušt32_t
 
şkR©e
;

447 
şkSrc
 = 
	`CLOCK_G‘AsyncApbClkSrc
();

449 
şkSrc
)

451 
kCLOCK_AsyncMašClk
:

452 
şkR©e
 = 
	`CLOCK_G‘CÜeSysClkF»q
();

454 
kCLOCK_AsyncFro12Mhz
:

455 
şkR©e
 = 
CLK_FRO_12MHZ
;

458 
şkR©e
 = 0U;

462  
şkR©e
;

463 
	}
}

466 
ušt32_t
 
	$CLOCK_G‘FËxCommClkF»q
(
ušt32_t
 
id
)

468  (
SYSCON
->
FCLKSEL
[
id
] =ğ0Uè? 
	`CLOCK_G‘Fro12MF»q
() :

469 (
SYSCON
->
FCLKSEL
[
id
] =ğ1Uè? 
	`CLOCK_G‘FroHfF»q
() :

470 (
SYSCON
->
FCLKSEL
[
id
] =ğ2Uè? 
	`CLOCK_G‘PÎOutF»q
() :

471 (
SYSCON
->
FCLKSEL
[
id
] =ğ3Uè? 
	`CLOCK_G‘I2SMClkF»q
() :

472 (
SYSCON
->
FCLKSEL
[
id
] =ğ4Uè? 
	`CLOCK_G‘F»q
(
kCLOCK_Frg
) : 0U;

473 
	}
}

476 
ušt32_t
 
	$CLOCK_G‘FRGIÅutClock
()

478  (
SYSCON
->
FRGCLKSEL
 =ğ0Uè? 
	`CLOCK_G‘CÜeSysClkF»q
() :

479 (
SYSCON
->
FRGCLKSEL
 =ğ1Uè? 
	`CLOCK_G‘PÎOutF»q
() :

480 (
SYSCON
->
FRGCLKSEL
 =ğ2Uè? 
	`CLOCK_G‘Fro12MF»q
() :

481 (
SYSCON
->
FRGCLKSEL
 =ğ3Uè? 
	`CLOCK_G‘FroHfF»q
() : 0U;

482 
	}
}

485 
ušt32_t
 
	$CLOCK_S‘FRGClock
(
ušt32_t
 
äeq
)

487 
ušt32_t
 
šput
 = 
	`CLOCK_G‘FRGIÅutClock
();

488 
ušt32_t
 
mul
;

490 ià((
äeq
 > 48000000è|| (äeq > 
šput
) || (input / freq >= 2))

497 
mul
 = ((
ušt64_t
)(
šput
 - 
äeq
) * 256) / ((uint64_t)freq);

498 
SYSCON
->
FRGCTRL
 = (
mul
 << 
SYSCON_FRGCTRL_MULT_SHIFT
è| 
SYSCON_FRGCTRL_DIV_MASK
;

501 
	}
}

504 
ušt32_t
 
	$CLOCK_G‘F»q
(
şock_Çme_t
 
şockName
)

506 
ušt32_t
 
äeq
;

507 
şockName
)

509 
kCLOCK_CÜeSysClk
:

510 
äeq
 = 
	`CLOCK_G‘CÜeSysClkF»q
();

512 
kCLOCK_BusClk
:

513 
äeq
 = 
	`CLOCK_G‘CÜeSysClkF»q
(è/ ((
SYSCON
->
AHBCLKDIV
 & 0xffU) + 1U);

515 
kCLOCK_ClockOut
:

516 
äeq
 = 
	`CLOCK_G‘ClockOutClkF»q
(è/ ((
SYSCON
->
CLKOUTDIV
 & 0xffU) + 1U);

518 
kCLOCK_SpiFi
:

519 
äeq
 = 
	`CLOCK_G‘SpifiClkF»q
(è/ ((
SYSCON
->
SPIFICLKDIV
 & 0xffU) + 1U );

521 
kCLOCK_Adc
:

522 
äeq
 = 
	`CLOCK_G‘AdcClkF»q
(è/ ((
SYSCON
->
ADCCLKDIV
 & 0xffU) + 1U );

524 
kCLOCK_Usb0
:

525 
äeq
 = 
	`CLOCK_G‘Usb0ClkF»q
(è/ ((
SYSCON
->
USB0CLKDIV
 & 0xffU) + 1U );

527 
kCLOCK_Usb1
:

528 
äeq
 = 
	`CLOCK_G‘Usb1ClkF»q
(è/ ((
SYSCON
->
USB1CLKDIV
 & 0xffU) + 1U );

530 
kCLOCK_Mşk
:

531 
äeq
 = 
	`CLOCK_G‘MşkClkF»q
(è/ ((
SYSCON
->
MCLKDIV
 & 0xffU) + 1U );

533 
kCLOCK_FroHf
:

534 
äeq
 = 
	`CLOCK_G‘FroHfF»q
();

536 
kCLOCK_Fro12M
:

537 
äeq
 = 
	`CLOCK_G‘Fro12MF»q
();

539 
kCLOCK_ExtClk
:

540 
äeq
 = 
	`CLOCK_G‘ExtClkF»q
();

542 
kCLOCK_PÎOut
:

543 
äeq
 = 
	`CLOCK_G‘PÎOutF»q
();

545 
kClock_WdtOsc
:

546 
äeq
 = 
	`CLOCK_G‘WdtOscF»q
();

548 
kCLOCK_Frg
:

549 
äeq
 = (
SYSCON
->
FRGCLKSEL
 =ğ0Uè? 
	`CLOCK_G‘CÜeSysClkF»q
() :

550 (
SYSCON
->
FRGCLKSEL
 =ğ1Uè? 
	`CLOCK_G‘PÎOutF»q
() :

551 (
SYSCON
->
FRGCLKSEL
 =ğ2Uè? 
	`CLOCK_G‘Fro12MF»q
() :

552 (
SYSCON
->
FRGCLKSEL
 =ğ3Uè? 
	`CLOCK_G‘FroHfF»q
() : 0U;

554 
kCLOCK_Dmic
:

555 
äeq
 = (
SYSCON
->
DMICCLKSEL
 =ğ0Uè? 
	`CLOCK_G‘Fro12MF»q
() :

556 (
SYSCON
->
DMICCLKSEL
 =ğ1Uè? 
	`CLOCK_G‘FroHfF»q
() :

557 (
SYSCON
->
DMICCLKSEL
 =ğ2Uè? 
	`CLOCK_G‘PÎOutF»q
() :

558 (
SYSCON
->
DMICCLKSEL
 =ğ3Uè? 
	`CLOCK_G‘I2SMClkF»q
() :

559 (
SYSCON
->
DMICCLKSEL
 =ğ4Uè? 
	`CLOCK_G‘CÜeSysClkF»q
() :

560 (
SYSCON
->
DMICCLKSEL
 =ğ5Uè? 
	`CLOCK_G‘WdtOscF»q
() : 0U;

561 
äeq
 = f»q / ((
SYSCON
->
DMICCLKDIV
 & 0xffU) + 1U);

564 
kCLOCK_AsyncApbClk
:

565 
äeq
 = 
	`CLOCK_G‘AsyncApbClkF»q
();

567 
kCLOCK_Sù
:

568 
äeq
 = 
	`CLOCK_G‘SùClkF»q
(è/ ((
SYSCON
->
SCTCLKDIV
 & 0xffU) + 1U);

570 
kCLOCK_SDio
:

571 
äeq
 = 
	`CLOCK_G‘SdioClkF»q
(è/ ((
SYSCON
->
SDIOCLKDIV
 & 0xffU) + 1U);

573 
kCLOCK_EMC
:

574 
äeq
 = 
	`CLOCK_G‘CÜeSysClkF»q
(è/ ((
SYSCON
->
AHBCLKDIV
 & 0xffUè+ 1Uè/ ((SYSCON->
EMCCLKDIV
 & 0xffU) + 1U);

576 
kCLOCK_LCD
:

577 
äeq
 = 
	`CLOCK_G‘LcdClkF»q
(è/ ((
SYSCON
->
LCDCLKDIV
 & 0xffU) + 1U);

579 
kCLOCK_MCAN0
:

580 
äeq
 = 
	`CLOCK_G‘CÜeSysClkF»q
(è/ ((
SYSCON
->
CAN0CLKDIV
 & 0xffU) + 1U);

582 
kCLOCK_MCAN1
:

583 
äeq
 = 
	`CLOCK_G‘CÜeSysClkF»q
(è/ ((
SYSCON
->
CAN1CLKDIV
 & 0xffU) + 1U);

585 
kCLOCK_FËxI2S
:

586 
äeq
 = 
	`CLOCK_G‘I2SMClkF»q
();

588 
kCLOCK_FËxcomm0
:

589 
äeq
 = 
	`CLOCK_G‘FËxCommClkF»q
(0U);

591 
kCLOCK_FËxcomm1
:

592 
äeq
 = 
	`CLOCK_G‘FËxCommClkF»q
(1U);

594 
kCLOCK_FËxcomm2
:

595 
äeq
 = 
	`CLOCK_G‘FËxCommClkF»q
(2U);

597 
kCLOCK_FËxcomm3
:

598 
äeq
 = 
	`CLOCK_G‘FËxCommClkF»q
(3U);

600 
kCLOCK_FËxcomm4
:

601 
äeq
 = 
	`CLOCK_G‘FËxCommClkF»q
(4U);

603 
kCLOCK_FËxcomm5
:

604 
äeq
 = 
	`CLOCK_G‘FËxCommClkF»q
(5U);

606 
kCLOCK_FËxcomm6
:

607 
äeq
 = 
	`CLOCK_G‘FËxCommClkF»q
(6U);

609 
kCLOCK_FËxcomm7
:

610 
äeq
 = 
	`CLOCK_G‘FËxCommClkF»q
(7U);

612 
kCLOCK_FËxcomm8
:

613 
äeq
 = 
	`CLOCK_G‘FËxCommClkF»q
(8U);

615 
kCLOCK_FËxcomm9
:

616 
äeq
 = 
	`CLOCK_G‘FËxCommClkF»q
(9U);

619 
äeq
 = 0U;

623  
äeq
;

624 
	}
}

627 
	$CLOCK_S‘FLASHAcûssCyşesFÜF»q
(
ušt32_t
 
iF»q
)

629 ià(
iF»q
 <= 12000000U)

631 
	`CLOCK_S‘FLASHAcûssCyşes
(
kCLOCK_FÏsh1Cyşe
);

633 ià(
iF»q
 <= 24000000U)

635 
	`CLOCK_S‘FLASHAcûssCyşes
(
kCLOCK_FÏsh2Cyşe
);

637 ià(
iF»q
 <= 36000000U)

639 
	`CLOCK_S‘FLASHAcûssCyşes
(
kCLOCK_FÏsh3Cyşe
);

641 ià(
iF»q
 <= 60000000U)

643 
	`CLOCK_S‘FLASHAcûssCyşes
(
kCLOCK_FÏsh4Cyşe
);

645 ià(
iF»q
 <= 96000000U)

647 
	`CLOCK_S‘FLASHAcûssCyşes
(
kCLOCK_FÏsh5Cyşe
);

649 ià(
iF»q
 <= 120000000U)

651 
	`CLOCK_S‘FLASHAcûssCyşes
(
kCLOCK_FÏsh6Cyşe
);

653 ià(
iF»q
 <= 144000000U)

655 
	`CLOCK_S‘FLASHAcûssCyşes
(
kCLOCK_FÏsh7Cyşe
);

657 ià(
iF»q
 <= 168000000U)

659 
	`CLOCK_S‘FLASHAcûssCyşes
(
kCLOCK_FÏsh8Cyşe
);

663 
	`CLOCK_S‘FLASHAcûssCyşes
(
kCLOCK_FÏsh9Cyşe
);

665 
	}
}

668 
ušt32_t
 
	$¶lEncodeN
(
ušt32_t
 
N
)

670 
ušt32_t
 
x
, 
i
;

673 
N
)

676 
x
 = 0x3FFU;

680 
x
 = 0x302U;

684 
x
 = 0x202U;

688 
x
 = 0x080U;

689 
i
 = 
N
; i <ğ
NVALMAX
; i++)

691 
x
 = (((x ^ (x >> 2U) ^ (x >> 3U) ^ (x >> 4U)) & 1U) << 7U) | ((x >> 1U) & 0x7FU);

696  
x
 & (
PLL_NDEC_VAL_M
 >> 
PLL_NDEC_VAL_P
);

697 
	}
}

700 
ušt32_t
 
	$¶lDecodeN
(
ušt32_t
 
NDEC
)

702 
ušt32_t
 
n
, 
x
, 
i
;

705 
NDEC
)

708 
n
 = 0U;

712 
n
 = 1U;

716 
n
 = 2U;

720 
x
 = 0x080U;

721 
n
 = 0xFFFFFFFFU;

722 
i
 = 
NVALMAX
; ((˜>ğ3Uè&& (
n
 == 0xFFFFFFFFU)); i--)

724 
x
 = (((x ^ (x >> 2U) ^ (x >> 3U) ^ (x >> 4U)) & 1U) << 7U) | ((x >> 1U) & 0x7FU);

725 ià((
x
 & (
PLL_NDEC_VAL_M
 >> 
PLL_NDEC_VAL_P
)è=ğ
NDEC
)

728 
n
 = 
i
;

734  
n
;

735 
	}
}

738 
ušt32_t
 
	$¶lEncodeP
(
ušt32_t
 
P
)

740 
ušt32_t
 
x
, 
i
;

743 
P
)

746 
x
 = 0x7FU;

750 
x
 = 0x62U;

754 
x
 = 0x42U;

758 
x
 = 0x10U;

759 
i
 = 
P
; i <ğ
PVALMAX
; i++)

761 
x
 = (((x ^ (x >> 2U)) & 1U) << 4U) | ((x >> 1U) & 0xFU);

766  
x
 & (
PLL_PDEC_VAL_M
 >> 
PLL_PDEC_VAL_P
);

767 
	}
}

770 
ušt32_t
 
	$¶lDecodeP
(
ušt32_t
 
PDEC
)

772 
ušt32_t
 
p
, 
x
, 
i
;

775 
PDEC
)

778 
p
 = 0U;

782 
p
 = 1U;

786 
p
 = 2U;

790 
x
 = 0x10U;

791 
p
 = 0xFFFFFFFFU;

792 
i
 = 
PVALMAX
; ((˜>ğ3Uè&& (
p
 == 0xFFFFFFFFU)); i--)

794 
x
 = (((x ^ (x >> 2U)) & 1U) << 4U) | ((x >> 1U) & 0xFU);

795 ià((
x
 & (
PLL_PDEC_VAL_M
 >> 
PLL_PDEC_VAL_P
)è=ğ
PDEC
)

798 
p
 = 
i
;

804  
p
;

805 
	}
}

808 
ušt32_t
 
	$¶lEncodeM
(
ušt32_t
 
M
)

810 
ušt32_t
 
i
, 
x
;

813 
M
)

816 
x
 = 0x1FFFFU;

820 
x
 = 0x18003U;

824 
x
 = 0x10003U;

828 
x
 = 0x04000U;

829 
i
 = 
M
; i <ğ
MVALMAX
; i++)

831 
x
 = (((x ^ (x >> 1U)) & 1U) << 14U) | ((x >> 1U) & 0x3FFFU);

836  
x
 & (
PLL_MDEC_VAL_M
 >> 
PLL_MDEC_VAL_P
);

837 
	}
}

840 
ušt32_t
 
	$¶lDecodeM
(
ušt32_t
 
MDEC
)

842 
ušt32_t
 
m
, 
i
, 
x
;

845 
MDEC
)

848 
m
 = 0U;

852 
m
 = 1U;

856 
m
 = 2U;

860 
x
 = 0x04000U;

861 
m
 = 0xFFFFFFFFU;

862 
i
 = 
MVALMAX
; ((˜>ğ3Uè&& (
m
 == 0xFFFFFFFFU)); i--)

864 
x
 = (((x ^ (x >> 1U)) & 1) << 14U) | ((x >> 1U) & 0x3FFFU);

865 ià((
x
 & (
PLL_MDEC_VAL_M
 >> 
PLL_MDEC_VAL_P
)è=ğ
MDEC
)

868 
m
 = 
i
;

874  
m
;

875 
	}
}

878 
	$¶lFšdS–
(
ušt32_t
 
M
, ušt32_ˆ*
pS–P
, ušt32_ˆ*
pS–I
, ušt32_ˆ*
pS–R
)

881 ià(
M
 < 60U)

883 *
pS–P
 = (
M
 >> 1U) + 1U;

887 *
pS–P
 = 
PVALMAX
 - 1U;

891 ià(
M
 > 16384U)

893 *
pS–I
 = 1U;

895 ià(
M
 > 8192U)

897 *
pS–I
 = 2U;

899 ià(
M
 > 2048U)

901 *
pS–I
 = 4U;

903 ià(
M
 >= 501U)

905 *
pS–I
 = 8U;

907 ià(
M
 >= 60U)

909 *
pS–I
 = 4U * (1024U / (
M
 + 9U));

913 *
pS–I
 = (
M
 & 0x3CU) + 4U;

916 ià(*
pS–I
 > ((0x3FUL << 
SYSCON_SYSPLLCTRL_SELI_SHIFT
) >> SYSCON_SYSPLLCTRL_SELI_SHIFT))

918 *
pS–I
 = ((0x3FUL << 
SYSCON_SYSPLLCTRL_SELI_SHIFT
) >> SYSCON_SYSPLLCTRL_SELI_SHIFT);

921 *
pS–R
 = 0U;

922 
	}
}

925 
ušt32_t
 
	$fšdPÎP»Div
(
ušt32_t
 
ù¾Reg
, ušt32_ˆ
nDecReg
)

927 
ušt32_t
 
´eDiv
 = 1;

930 ià((
ù¾Reg
 & (1UL << 
SYSCON_SYSPLLCTRL_DIRECTI_SHIFT
)) == 0U)

933 
´eDiv
 = 
	`¶lDecodeN
(
nDecReg
 & 0x3FFU);

934 ià(
´eDiv
 == 0U)

936 
´eDiv
 = 1U;

941  
´eDiv
;

942 
	}
}

945 
ušt32_t
 
	$fšdPÎPo¡Div
(
ušt32_t
 
ù¾Reg
, ušt32_ˆ
pDecReg
)

947 
ušt32_t
 
po¡Div
 = 1U;

950 ià((
ù¾Reg
 & 
SYSCON_SYSPLLCTRL_DIRECTO_MASK
) == 0U)

953 
po¡Div
 = 2U * 
	`¶lDecodeP
(
pDecReg
 & 0x7FU);

954 ià(
po¡Div
 == 0U)

956 
po¡Div
 = 2U;

961  
po¡Div
;

962 
	}
}

965 
ušt32_t
 
	$fšdPÎMMuÉ
(
ušt32_t
 
ù¾Reg
, ušt32_ˆ
mDecReg
)

967 
ušt32_t
 
mMuÉ
 = 1U;

970 
mMuÉ
 = 
	`¶lDecodeM
(
mDecReg
 & 0x1FFFFU);

972 ià(
mMuÉ
 == 0U)

974 
mMuÉ
 = 1U;

977  
mMuÉ
;

978 
	}
}

981 
ušt32_t
 
	$pow”2C®
(
ušt32_t
 
pow”Times
)

983 ià(
pow”Times
 == 0)

985  2 * 
	`pow”2C®
(
pow”Times
 - 1);

986 
	}
}

989 
	$Bš¬y2F¿ùiÚ®
(
ušt32_t
 
bš¬yP¬t
)

991 
äaùiÚ®
 = 0;

992 
ušt32_t
 
i
 = 0; i <= 14; i++)

994 
äaùiÚ®
 +ğ()((
bš¬yP¬t
 >> 
i
è& 0x1Uè/ ()
	`pow”2C®
(15 - i);

996  
äaùiÚ®
;

997 
	}
}

1000 
ušt32_t
 
	$FšdG»©e¡CommÚDivisÜ
(
ušt32_t
 
m
, ušt32_ˆ
n
)

1002 
ušt32_t
 
tmp
;

1004 
n
 != 0U)

1006 
tmp
 = 
n
;

1007 
n
 = 
m
 %‚;

1008 
m
 = 
tmp
;

1011  
m
;

1012 
	}
}

1020 
¶l_”rÜ_t
 
	$CLOCK_G‘PÎCÚfigIÁ”Çl
(

1021 
ušt32_t
 
fšHz
, ušt32_ˆ
foutHz
, 
¶l_£tup_t
 *
pS‘up
)

1023 
ušt32_t
 
nDivOutHz
, 
fccoHz
, 
muÉFccoDiv
;

1024 
ušt32_t
 
¶lP»Divid”
, 
¶lMuÉl›r
, 
¶lPo¡Divid”
;

1025 
ušt32_t
 
¶lDœeùIÅut
, 
¶lDœeùOuut
;

1026 
ušt32_t
 
¶lS–P
, 
¶lS–I
, 
¶lS–R
, 
u¶imoff
;

1029 
¶lP»Divid”
 = 1U;

1030 
¶lPo¡Divid”
 = 0U;

1031 
¶lDœeùOuut
 = 1U;

1032 
muÉFccoDiv
 = 2U;

1035 ià(
foutHz
 > 
PLL_MAX_CCO_FREQ_MHZ
)

1038  
kStus_PLL_OuutTooHigh
;

1040 ià(
foutHz
 < (
PLL_MIN_CCO_FREQ_MHZ
 / (
PVALMAX
 << 1U)))

1043  
kStus_PLL_OuutTooLow
;

1047 ià(
fšHz
 < 
PLL_LOWER_IN_LIMIT
)

1050  
kStus_PLL_IÅutTooLow
;

1056 
fccoHz
 = 
foutHz
;

1057 
fccoHz
 < 
PLL_MIN_CCO_FREQ_MHZ
)

1062 
¶lPo¡Divid”
++;

1063 ià(
¶lPo¡Divid”
 > 
PVALMAX
)

1065  
kStus_PLL_OutsideIÁLim™
;

1069 
fccoHz
 = 
foutHz
 * (
¶lPo¡Divid”
 * 2U);

1070 
¶lDœeùOuut
 = 0U;

1074 ià((
fšHz
 > 
PLL_LOWER_IN_LIMIT
è&& (
fccoHz
 >= finHz))

1076 
ušt32_t
 
a
 = 
	`FšdG»©e¡CommÚDivisÜ
(
fccoHz
, (
muÉFccoDiv
 * 
fšHz
));

1078 ià(
a
 > 20000U)

1080 
a
 = (
muÉFccoDiv
 * 
fšHz
) /‡;

1081 ià((
a
 !ğ0Uè&& (¨< 
PLL_MAX_N_DIV
))

1083 
¶lP»Divid”
 = 
a
;

1089 ià(
¶lP»Divid”
 > 1U)

1091 
¶lDœeùIÅut
 = 0U;

1095 
¶lDœeùIÅut
 = 1U;

1099 
nDivOutHz
 = (
fšHz
 / 
¶lP»Divid”
);

1100 
¶lMuÉl›r
 = (
fccoHz
 / 
nDivOutHz
è/ 
muÉFccoDiv
;

1104 ià((
nDivOutHz
 * ((
muÉFccoDiv
 * 
¶lMuÉl›r
 * 2Uè+ 1U)è< (
fccoHz
 * 2U))

1106 
¶lMuÉl›r
++;

1110 
	`¶lFšdS–
(
¶lMuÉl›r
, &
¶lS–P
, &
¶lS–I
, &
¶lS–R
);

1111 
u¶imoff
 = 0U;

1114 
pS‘up
->
¶lmdec
 =

1115 
	`PLL_MDEC_VAL_SET
(
	`¶lEncodeM
(
¶lMuÉl›r
)) ;

1118 
pS‘up
->
¶Êdec
 = 
	`PLL_NDEC_VAL_SET
(
	`¶lEncodeN
(
¶lP»Divid”
));

1119 
pS‘up
->
¶Ídec
 = 
	`PLL_PDEC_VAL_SET
(
	`¶lEncodeP
(
¶lPo¡Divid”
));

1122 
pS‘up
->
¶lù¾
 = (
¶lS–R
 << 
SYSCON_SYSPLLCTRL_SELR_SHIFT
) |

1123 (
¶lS–I
 << 
SYSCON_SYSPLLCTRL_SELI_SHIFT
) |

1124 (
¶lS–P
 << 
SYSCON_SYSPLLCTRL_SELP_SHIFT
) |

1125 (0 << 
SYSCON_SYSPLLCTRL_BYPASS_SHIFT
) |

1126 (
u¶imoff
 << 
SYSCON_SYSPLLCTRL_UPLIMOFF_SHIFT
) |

1127 (
¶lDœeùIÅut
 << 
SYSCON_SYSPLLCTRL_DIRECTI_SHIFT
) |

1128 (
¶lDœeùOuut
 << 
SYSCON_SYSPLLCTRL_DIRECTO_SHIFT
);

1130  
kStus_PLL_Sucûss
;

1131 
	}
}

1133 #ià(
defšed
(
CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT
) && CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT)

1135 
¶l_£tup_t
 
	ggPÎS‘upCacheSŒuù
[
CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT
];

1136 
ušt32_t
 
	ggFšHzCache
[
CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT
] = {0};

1137 
ušt32_t
 
	ggFoutHzCache
[
CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT
] = {0};

1138 
ušt32_t
 
	ggPÎS‘upCacheIdx
 = 0U;

1144 
¶l_”rÜ_t
 
	$CLOCK_G‘PÎCÚfig
(

1145 
ušt32_t
 
fšHz
, ušt32_ˆ
foutHz
, 
¶l_£tup_t
 *
pS‘up
)

1147 
¶l_”rÜ_t
 
»tE¼
;

1148 #ià(
	`defšed
(
CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT
) && CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT)

1149 
ušt32_t
 
i
;

1151 
i
 = 0U; i < 
CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT
; i++)

1153 iàĞ(
fšHz
 =ğ
gFšHzCache
[
i
]è&& (
foutHz
 =ğ
gFoutHzCache
[i]) )

1156 
pS‘up
->
¶lù¾
 = 
gPÎS‘upCacheSŒuù
[
i
].pllctrl;

1157 
pS‘up
->
¶Êdec
 = 
gPÎS‘upCacheSŒuù
[
i
].pllndec;

1158 
pS‘up
->
¶Ídec
 = 
gPÎS‘upCacheSŒuù
[
i
].pllpdec;

1159 
pS‘up
->
¶lmdec
 = 
gPÎS‘upCacheSŒuù
[
i
].pllmdec;

1160 
»tE¼
 = 
kStus_PLL_Sucûss
;

1164 ià(
i
 < 
CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT
)

1166  
»tE¼
;

1171 
»tE¼
 = 
	`CLOCK_G‘PÎCÚfigIÁ”Çl
(
fšHz
, 
foutHz
, 
pS‘up
);

1173 #ià(
	`defšed
(
CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT
) && CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT)

1174 ià(
kStus_PLL_Sucûss
 =ğ
»tE¼
)

1177 
gFšHzCache
[
gPÎS‘upCacheIdx
] = 
fšHz
;

1178 
gFoutHzCache
[
gPÎS‘upCacheIdx
] = 
foutHz
;

1180 
gPÎS‘upCacheSŒuù
[
gPÎS‘upCacheIdx
].
¶lù¾
 = 
pS‘up
->pllctrl;

1181 
gPÎS‘upCacheSŒuù
[
gPÎS‘upCacheIdx
].
¶Êdec
 = 
pS‘up
->pllndec;

1182 
gPÎS‘upCacheSŒuù
[
gPÎS‘upCacheIdx
].
¶Ídec
 = 
pS‘up
->pllpdec;

1183 
gPÎS‘upCacheSŒuù
[
gPÎS‘upCacheIdx
].
¶lmdec
 = 
pS‘up
->pllmdec;

1185 
gPÎS‘upCacheIdx
 = (gPÎS‘upCacheIdx + 1Uè% 
CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT
;

1189  
»tE¼
;

1190 
	}
}

1193 
	$CLOCK_G‘Sy¡emPLLOutFromS‘upUpd©e
(
¶l_£tup_t
 *
pS‘up
)

1195 
s_PÎ_F»q
 = 
	`CLOCK_G‘Sy¡emPLLOutFromS‘up
(
pS‘up
);

1196 
	}
}

1199 
	$CLOCK_G‘AudioPLLOutFromS‘upUpd©e
(
¶l_£tup_t
 *
pS‘up
)

1201 
s_Audio_PÎ_F»q
 = 
	`CLOCK_G‘AudioPLLOutFromS‘up
(
pS‘up
);

1202 
	}
}

1205 
	$CLOCK_G‘AudioPLLOutFromAudioF¿cS‘upUpd©e
(
¶l_£tup_t
 *
pS‘up
)

1207 
s_Audio_PÎ_F»q
 = 
	`CLOCK_G‘AudioPLLOutFromF¿ùS‘up
(
pS‘up
);

1208 
	}
}

1211 
	$CLOCK_G‘UsbPLLOutFromS‘upUpd©e
(cÚ¡ 
usb_¶l_£tup_t
 *
pS‘up
)

1213 
s_Usb_PÎ_F»q
 = 
	`CLOCK_G‘UsbPLLOutFromS‘up
(
pS‘up
);

1214 
	}
}

1217 
ušt32_t
 
	$CLOCK_G‘Sy¡emPLLInClockR©e
()

1219 
ušt32_t
 
şkR©e
 = 0U;

1221 (
SYSCON
->
SYSPLLCLKSEL
 & 
SYSCON_SYSPLLCLKSEL_SEL_MASK
))

1224 
şkR©e
 = 
CLK_FRO_12MHZ
;

1228 
şkR©e
 = 
	`CLOCK_G‘ExtClkF»q
();

1232 
şkR©e
 = 
	`CLOCK_G‘WdtOscF»q
();

1236 
şkR©e
 = 
	`CLOCK_G‘Osc32KF»q
();

1240 
şkR©e
 = 0U;

1244  
şkR©e
;

1245 
	}
}

1248 
ušt32_t
 
	$CLOCK_G‘AudioPLLInClockR©e
()

1250 
ušt32_t
 
şkR©e
 = 0U;

1252 (
SYSCON
->
AUDPLLCLKSEL
 & 
SYSCON_AUDPLLCLKSEL_SEL_MASK
))

1255 
şkR©e
 = 
CLK_FRO_12MHZ
;

1259 
şkR©e
 = 
	`CLOCK_G‘ExtClkF»q
();

1263 
şkR©e
 = 0U;

1267  
şkR©e
;

1268 
	}
}

1271 
ušt32_t
 
	$CLOCK_G‘Sy¡emPLLOutFromS‘up
(
¶l_£tup_t
 *
pS‘up
)

1273 
ušt32_t
 
´ediv
, 
po¡div
, 
mMuÉ
, 
šPÎR©e
;

1274 
ušt64_t
 
wÜkR©e
;

1276 
šPÎR©e
 = 
	`CLOCK_G‘Sy¡emPLLInClockR©e
();

1278 ià((
pS‘up
->
¶lù¾
 & (
SYSCON_SYSPLLCTRL_BYPASS_MASK
)) == 0U)

1285 ià(0U =ğ(
pS‘up
->
¶lù¾
 & 
SYSCON_SYSPLLCTRL_DIRECTI_MASK
))

1287 
´ediv
 = 
	`fšdPÎP»Div
(
pS‘up
->
¶lù¾
,…S‘up->
¶Êdec
);

1291 
´ediv
 = 1U;

1297 ià(0U =ğ(
pS‘up
->
¶lù¾
 & 
SYSCON_SYSPLLCTRL_DIRECTO_MASK
))

1299 
po¡div
 = 
	`fšdPÎPo¡Div
(
pS‘up
->
¶lù¾
,…S‘up->
¶Ídec
);

1303 
po¡div
 = 1U;

1306 
šPÎR©e
 = inPÎR©/ 
´ediv
;

1309 
mMuÉ
 = 
	`fšdPÎMMuÉ
(
pS‘up
->
¶lù¾
,…S‘up->
¶lmdec
);

1310 
wÜkR©e
 = (
ušt64_t
)
šPÎR©e
 * (ušt64_t)
mMuÉ
;

1312 
wÜkR©e
 = wÜkR©/ ((
ušt64_t
)
po¡div
);

1313 
wÜkR©e
 = workRate * 2U;

1319 
wÜkR©e
 = (
ušt64_t
)
šPÎR©e
;

1322  (
ušt32_t
)
wÜkR©e
;

1323 
	}
}

1326 
ušt32_t
 
	$CLOCK_G‘UsbPLLOutFromS‘up
(cÚ¡ 
usb_¶l_£tup_t
 *
pS‘up
)

1328 
ušt32_t
 
n£l
, 
p£l
, 
m£l
, 
šPÎR©e
;

1329 
ušt64_t
 
wÜkR©e
;

1330 
šPÎR©e
 = 
	`CLOCK_G‘ExtClkF»q
();

1331 
m£l
 = 
pS‘up
->msel;

1332 
p£l
 = 
pS‘up
->psel;

1333 
n£l
 = 
pS‘up
->nsel;

1335 ià(
pS‘up
->
fb£l
 == 1U)

1338 
wÜkR©e
 = (
šPÎR©e
è* (
m£l
 + 1Uè/ (
n£l
 + 1U);

1343 
wÜkR©e
 = (
šPÎR©e
 / (
n£l
 + 1U)è* (
m£l
 + 1Uè/ (2U * 
	`SWITCH_USB_PSEL
(
p£l
));

1346  (
ušt32_t
)
wÜkR©e
;

1347 
	}
}

1350 
ušt32_t
 
	$CLOCK_G‘AudioPLLOutFromS‘up
(
¶l_£tup_t
 *
pS‘up
)

1352 
ušt32_t
 
´ediv
, 
po¡div
, 
mMuÉ
, 
šPÎR©e
;

1353 
ušt64_t
 
wÜkR©e
;

1355 
šPÎR©e
 = 
	`CLOCK_G‘AudioPLLInClockR©e
();

1356 ià((
pS‘up
->
¶lù¾
 & (1UL << 
SYSCON_SYSPLLCTRL_BYPASS_SHIFT
)) == 0U)

1363 ià(0U =ğ(
pS‘up
->
¶lù¾
 & 
SYSCON_AUDPLLCTRL_DIRECTI_MASK
))

1365 
´ediv
 = 
	`fšdPÎP»Div
(
pS‘up
->
¶lù¾
,…S‘up->
¶Êdec
);

1369 
´ediv
 = 1U;

1375 ià(0U =ğ(
pS‘up
->
¶lù¾
 & 
SYSCON_AUDPLLCTRL_DIRECTO_MASK
))

1377 
po¡div
 = 
	`fšdPÎPo¡Div
(
pS‘up
->
¶lù¾
,…S‘up->
¶Ídec
);

1381 
po¡div
 = 1U;

1384 
šPÎR©e
 = inPÎR©/ 
´ediv
;

1387 
mMuÉ
 = 
	`fšdPÎMMuÉ
(
pS‘up
->
¶lù¾
,…S‘up->
¶lmdec
);

1388 
wÜkR©e
 = (
ušt64_t
)
šPÎR©e
 * (ušt64_t)
mMuÉ
;

1390 
wÜkR©e
 = wÜkR©/ ((
ušt64_t
)
po¡div
);

1391 
wÜkR©e
 = workRate * 2U;

1396 
wÜkR©e
 = (
ušt64_t
)
šPÎR©e
;

1399  (
ušt32_t
)
wÜkR©e
;

1400 
	}
}

1403 
ušt32_t
 
	$CLOCK_G‘AudioPLLOutFromF¿ùS‘up
(
¶l_£tup_t
 *
pS‘up
)

1405 
ušt32_t
 
´ediv
, 
po¡div
, 
šPÎR©e
;

1406 
wÜkR©e
, 
mMuÉFaùiÚ®
;

1408 
šPÎR©e
 = 
	`CLOCK_G‘AudioPLLInClockR©e
();

1409 ià((
pS‘up
->
¶lù¾
 & (1UL << 
SYSCON_SYSPLLCTRL_BYPASS_SHIFT
)) == 0U)

1416 ià(0U =ğ(
pS‘up
->
¶lù¾
 & 
SYSCON_AUDPLLCTRL_DIRECTI_MASK
))

1418 
´ediv
 = 
	`fšdPÎP»Div
(
pS‘up
->
¶lù¾
,…S‘up->
¶Êdec
);

1422 
´ediv
 = 1U;

1428 ià(0U =ğ(
pS‘up
->
¶lù¾
 & 
SYSCON_AUDPLLCTRL_DIRECTO_MASK
))

1430 
po¡div
 = 
	`fšdPÎPo¡Div
(
pS‘up
->
¶lù¾
,…S‘up->
¶Ídec
);

1434 
po¡div
 = 1U;

1437 
šPÎR©e
 = inPÎR©/ 
´ediv
;

1439 
mMuÉFaùiÚ®
 = ()(
pS‘up
->
aud¶läac
 >> 15è+ ()
	`Bš¬y2F¿ùiÚ®
(pSetup->audpllfrac & 0x7FFFU);

1440 
wÜkR©e
 = ()
šPÎR©e
 * ()
mMuÉFaùiÚ®
;

1442 
wÜkR©e
 = wÜkR©/ (()
po¡div
);

1443 
wÜkR©e
 = workRate * 2U;

1448 
wÜkR©e
 = (
ušt64_t
)
šPÎR©e
;

1451  (
ušt32_t
)
wÜkR©e
;

1452 
	}
}

1455 
	$CLOCK_S‘StÜedPLLClockR©e
(
ušt32_t
 
¿‹
)

1457 
s_PÎ_F»q
 = 
¿‹
;

1458 
	}
}

1461 
	$CLOCK_S‘StÜedAudioPLLClockR©e
(
ušt32_t
 
¿‹
)

1463 
s_Audio_PÎ_F»q
 = 
¿‹
;

1464 
	}
}

1467 
	$CLOCK_S‘StÜedUsbPLLClockR©e
(
ušt32_t
 
¿‹
)

1469 
s_Usb_PÎ_F»q
 = 
¿‹
;

1470 
	}
}

1473 
ušt32_t
 
	$CLOCK_G‘Sy¡emPLLOutClockR©e
(
boŞ
 
»compu‹
)

1475 
¶l_£tup_t
 
S‘up
;

1476 
ušt32_t
 
¿‹
;

1478 ià((
»compu‹
è|| (
s_PÎ_F»q
 == 0U))

1480 
S‘up
.
¶lù¾
 = 
SYSCON
->
SYSPLLCTRL
;

1481 
S‘up
.
¶Êdec
 = 
SYSCON
->
SYSPLLNDEC
;

1482 
S‘up
.
¶Ídec
 = 
SYSCON
->
SYSPLLPDEC
;

1483 
S‘up
.
¶lmdec
 = 
SYSCON
->
SYSPLLMDEC
;

1485 
	`CLOCK_G‘Sy¡emPLLOutFromS‘upUpd©e
(&
S‘up
);

1488 
¿‹
 = 
s_PÎ_F»q
;

1490  
¿‹
;

1491 
	}
}

1494 
ušt32_t
 
	$CLOCK_G‘AudioPLLOutClockR©e
(
boŞ
 
»compu‹
)

1496 
¶l_£tup_t
 
S‘up
;

1497 
ušt32_t
 
¿‹
;

1499 ià((
»compu‹
è|| (
s_Audio_PÎ_F»q
 == 0U))

1501 
S‘up
.
¶lù¾
 = 
SYSCON
->
AUDPLLCTRL
;

1502 
S‘up
.
¶Êdec
 = 
SYSCON
->
AUDPLLNDEC
;

1503 
S‘up
.
¶Ídec
 = 
SYSCON
->
AUDPLLPDEC
;

1504 
S‘up
.
¶lmdec
 = 
SYSCON
->
AUDPLLMDEC
;

1506 
	`CLOCK_G‘AudioPLLOutFromS‘upUpd©e
(&
S‘up
);

1509 
¿‹
 = 
s_Audio_PÎ_F»q
;

1510  
¿‹
;

1511 
	}
}

1514 
ušt32_t
 
	$CLOCK_G‘UsbPLLOutClockR©e
(
boŞ
 
»compu‹
)

1516 
usb_¶l_£tup_t
 
S‘up
;

1517 
ušt32_t
 
¿‹
;

1519 ià((
»compu‹
è|| (
s_Usb_PÎ_F»q
 == 0U))

1521 
S‘up
.
m£l
 = (
SYSCON
->
USBPLLCTRL
 >> 
SYSCON_USBPLLCTRL_MSEL_SHIFT
è& 
SYSCON_USBPLLCTRL_MSEL_MASK
;

1522 
S‘up
.
p£l
 = (
SYSCON
->
USBPLLCTRL
 >> 
SYSCON_USBPLLCTRL_PSEL_SHIFT
è& 
SYSCON_USBPLLCTRL_PSEL_MASK
;

1523 
S‘up
.
n£l
 = (
SYSCON
->
USBPLLCTRL
 >> 
SYSCON_USBPLLCTRL_NSEL_SHIFT
è& 
SYSCON_USBPLLCTRL_NSEL_MASK
;

1524 
S‘up
.
fb£l
 = (
SYSCON
->
USBPLLCTRL
 >> 
SYSCON_USBPLLCTRL_FBSEL_SHIFT
è& 
SYSCON_USBPLLCTRL_FBSEL_MASK
;

1525 
S‘up
.
by·ss
 = (
SYSCON
->
USBPLLCTRL
 >> 
SYSCON_USBPLLCTRL_BYPASS_SHIFT
è& 
SYSCON_USBPLLCTRL_BYPASS_MASK
;

1526 
S‘up
.
dœeù
 = (
SYSCON
->
USBPLLCTRL
 >> 
SYSCON_USBPLLCTRL_DIRECT_SHIFT
è& 
SYSCON_USBPLLCTRL_DIRECT_MASK
;

1527 
	`CLOCK_G‘UsbPLLOutFromS‘upUpd©e
(&
S‘up
);

1530 
¿‹
 = 
s_Usb_PÎ_F»q
;

1531  
¿‹
;

1532 
	}
}

1535 
¶l_”rÜ_t
 
	$CLOCK_S‘upPLLD©a
(
¶l_cÚfig_t
 *
pCÚŒŞ
, 
¶l_£tup_t
 *
pS‘up
)

1537 
ušt32_t
 
šR©e
;

1538 
¶l_”rÜ_t
 
¶lE¼Ü
;

1541 ià((
pCÚŒŞ
->
æags
 & 
PLL_CONFIGFLAG_USEINRATE
) != 0U)

1543 
šR©e
 = 
pCÚŒŞ
->
šputR©e
;

1547 
šR©e
 = 
	`CLOCK_G‘Sy¡emPLLInClockR©e
();

1551 
¶lE¼Ü
 = 
	`CLOCK_G‘PÎCÚfig
(
šR©e
, 
pCÚŒŞ
->
desœedR©e
, 
pS‘up
);

1552 
pS‘up
->
¶lR©e
 = 
pCÚŒŞ
->
desœedR©e
;

1553  
¶lE¼Ü
;

1554 
	}
}

1557 
¶l_”rÜ_t
 
	$CLOCK_S‘upSy¡emPLLP»c
(
¶l_£tup_t
 *
pS‘up
, 
ušt32_t
 
æagcfg
)

1559 ià((
SYSCON
->
SYSPLLCLKSEL
 & 
SYSCON_SYSPLLCLKSEL_SEL_MASK
) == 0x01U)

1562 
	`CLOCK_EÇbË_SysOsc
(
Œue
);

1565 
	`POWER_S‘PLL
();

1567 
	`POWER_EÇbËPD
(
kPDRUNCFG_PD_SYS_PLL0
);

1569 
	`CLOCK_S‘FLASHAcûssCyşesFÜF»q
(
pS‘up
->
¶lR©e
);

1570 
pS‘up
->
æags
 = 
æagcfg
;

1573 
SYSCON
->
SYSPLLCTRL
 = 
pS‘up
->
¶lù¾
;

1574 
SYSCON
->
SYSPLLNDEC
 = 
pS‘up
->
¶Êdec
;

1575 
SYSCON
->
SYSPLLNDEC
 = 
pS‘up
->
¶Êdec
 | (1U << 
SYSCON_SYSPLLNDEC_NREQ_SHIFT
);

1576 
SYSCON
->
SYSPLLPDEC
 = 
pS‘up
->
¶Ídec
;

1577 
SYSCON
->
SYSPLLPDEC
 = 
pS‘up
->
¶Ídec
 | (1U << 
SYSCON_SYSPLLPDEC_PREQ_SHIFT
);

1578 
SYSCON
->
SYSPLLMDEC
 = 
pS‘up
->
¶lmdec
;

1579 
SYSCON
->
SYSPLLMDEC
 = 
pS‘up
->
¶lmdec
 | (1U << 
SYSCON_SYSPLLMDEC_MREQ_SHIFT
);

1582 ià((
pS‘up
->
æags
 & (
PLL_SETUPFLAG_POWERUP
 | 
PLL_SETUPFLAG_WAITLOCK
)) != 0U)

1585 vŞ©
ušt32_t
 
d–ayX
;

1586 
ušt32_t
 
maxCCO
 = (1U << 18U) | 0x5dd2U;

1587 
ušt32_t
 
curSSCTRL
 = 
SYSCON
->
SYSPLLMDEC
 & ~(1U << 17U);

1590 
SYSCON
->
SYSPLLMDEC
 = 
maxCCO
;

1591 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_SYS_PLL0
);

1594 
SYSCON
->
SYSPLLMDEC
 = 
maxCCO
 | (1U << 17U);

1597 
d–ayX
 = 0U; delayX < 172U; ++delayX)

1602 
SYSCON
->
SYSPLLMDEC
 = 
curSSCTRL
;

1605 
SYSCON
->
SYSPLLMDEC
 = 
curSSCTRL
 | (1U << 17U);

1608 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_SYS_PLL0
);

1610 ià((
pS‘up
->
æags
 & 
PLL_SETUPFLAG_WAITLOCK
) != 0U)

1612 
	`CLOCK_IsSy¡emPLLLocked
(è=ğ
çl£
)

1618 
	`CLOCK_G‘Sy¡emPLLOutFromS‘upUpd©e
(
pS‘up
);

1621 ià((
pS‘up
->
æags
 & 
PLL_SETUPFLAG_ADGVOLT
) != 0U)

1623 
	`POWER_S‘VŞgeFÜF»q
(
s_PÎ_F»q
);

1626  
kStus_PLL_Sucûss
;

1627 
	}
}

1631 
¶l_”rÜ_t
 
	$CLOCK_S‘upAudioPLLP»c
(
¶l_£tup_t
 *
pS‘up
, 
ušt32_t
 
æagcfg
)

1633 ià((
SYSCON
->
AUDPLLCLKSEL
 & 
SYSCON_AUDPLLCLKSEL_SEL_MASK
) == 0x01U)

1636 
	`CLOCK_EÇbË_SysOsc
(
Œue
);

1639 
	`POWER_S‘PLL
();

1641 
	`POWER_EÇbËPD
(
kPDRUNCFG_PD_AUDIO_PLL
);

1643 
pS‘up
->
æags
 = 
æagcfg
;

1646 
SYSCON
->
AUDPLLCTRL
 = 
pS‘up
->
¶lù¾
;

1647 
SYSCON
->
AUDPLLNDEC
 = 
pS‘up
->
¶Êdec
;

1648 
SYSCON
->
AUDPLLNDEC
 = 
pS‘up
->
¶Êdec
 | (1U << 
SYSCON_SYSPLLNDEC_NREQ_SHIFT
);

1649 
SYSCON
->
AUDPLLPDEC
 = 
pS‘up
->
¶Ídec
;

1650 
SYSCON
->
AUDPLLPDEC
 = 
pS‘up
->
¶Ídec
 | (1U << 
SYSCON_SYSPLLPDEC_PREQ_SHIFT
);

1651 
SYSCON
->
AUDPLLMDEC
 = 
pS‘up
->
¶lmdec
;

1652 
SYSCON
->
AUDPLLMDEC
 = 
pS‘up
->
¶lmdec
 | (1U << 
SYSCON_SYSPLLMDEC_MREQ_SHIFT
);

1653 
SYSCON
->
AUDPLLFRAC
 = 
	`SYSCON_AUDPLLFRAC_SEL_EXT
(1);

1656 ià((
pS‘up
->
æags
 & (
PLL_SETUPFLAG_POWERUP
 | 
PLL_SETUPFLAG_WAITLOCK
)) != 0U)

1659 vŞ©
ušt32_t
 
d–ayX
;

1660 
ušt32_t
 
maxCCO
 = (1U << 18U) | 0x5dd2U;

1661 
ušt32_t
 
curSSCTRL
 = 
SYSCON
->
AUDPLLMDEC
 & ~(1U << 17U);

1664 
SYSCON
->
AUDPLLMDEC
 = 
maxCCO
;

1665 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_AUDIO_PLL
);

1668 
SYSCON
->
AUDPLLMDEC
 = 
maxCCO
 | (1U << 17U);

1671 
d–ayX
 = 0U; delayX < 172U; ++delayX)

1676 
SYSCON
->
AUDPLLMDEC
 = 
curSSCTRL
;

1679 
SYSCON
->
AUDPLLMDEC
 = 
curSSCTRL
 | (1U << 17U);

1682 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_AUDIO_PLL
);

1684 ià((
pS‘up
->
æags
 & 
PLL_SETUPFLAG_WAITLOCK
) != 0U)

1686 
	`CLOCK_IsAudioPLLLocked
(è=ğ
çl£
)

1692 
	`CLOCK_G‘AudioPLLOutFromS‘upUpd©e
(
pS‘up
);

1694  
kStus_PLL_Sucûss
;

1695 
	}
}

1698 
¶l_”rÜ_t
 
	$CLOCK_S‘upAudioPLLP»cF¿ù
(
¶l_£tup_t
 *
pS‘up
, 
ušt32_t
 
æagcfg
)

1700 ià((
SYSCON
->
AUDPLLCLKSEL
 & 
SYSCON_AUDPLLCLKSEL_SEL_MASK
) == 0x01U)

1703 
	`CLOCK_EÇbË_SysOsc
(
Œue
);

1706 
	`POWER_S‘PLL
();

1708 
	`POWER_EÇbËPD
(
kPDRUNCFG_PD_AUDIO_PLL
);

1710 
pS‘up
->
æags
 = 
æagcfg
;

1713 
SYSCON
->
AUDPLLCTRL
 = 
pS‘up
->
¶lù¾
;

1714 
SYSCON
->
AUDPLLNDEC
 = 
pS‘up
->
¶Êdec
;

1715 
SYSCON
->
AUDPLLNDEC
 = 
pS‘up
->
¶Êdec
 | (1U << 
SYSCON_SYSPLLNDEC_NREQ_SHIFT
);

1716 
SYSCON
->
AUDPLLPDEC
 = 
pS‘up
->
¶Ídec
;

1717 
SYSCON
->
AUDPLLPDEC
 = 
pS‘up
->
¶Ídec
 | (1U << 
SYSCON_SYSPLLPDEC_PREQ_SHIFT
);

1718 
SYSCON
->
AUDPLLMDEC
 = 
pS‘up
->
¶lmdec
;

1719 
SYSCON
->
AUDPLLFRAC
 = 
	`SYSCON_AUDPLLFRAC_SEL_EXT
(0);

1720 
SYSCON
->
AUDPLLFRAC
 = 
pS‘up
->
aud¶läac
;

1721 
SYSCON
->
AUDPLLFRAC
 = 
pS‘up
->
aud¶läac
 | (1U << 
SYSCON_AUDPLLFRAC_REQ_SHIFT
);

1724 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_AUDIO_PLL
);

1726 ià((
pS‘up
->
æags
 & 
PLL_SETUPFLAG_WAITLOCK
) != 0U)

1728 
	`CLOCK_IsAudioPLLLocked
(è=ğ
çl£
)

1734 
	`CLOCK_G‘AudioPLLOutFromAudioF¿cS‘upUpd©e
(
pS‘up
);

1736  
kStus_PLL_Sucûss
;

1737 
	}
}

1740 
¶l_”rÜ_t
 
	$CLOCK_S‘upAudioPLLD©a
(
¶l_cÚfig_t
 *
pCÚŒŞ
, 
¶l_£tup_t
 *
pS‘up
)

1742 
ušt32_t
 
šR©e
;

1743 
¶l_”rÜ_t
 
¶lE¼Ü
;

1746 ià((
pCÚŒŞ
->
æags
 & 
PLL_CONFIGFLAG_USEINRATE
) != 0U)

1748 
šR©e
 = 
pCÚŒŞ
->
šputR©e
;

1752 
šR©e
 = 
	`CLOCK_G‘AudioPLLInClockR©e
();

1756 
¶lE¼Ü
 = 
	`CLOCK_G‘PÎCÚfig
(
šR©e
, 
pCÚŒŞ
->
desœedR©e
, 
pS‘up
);

1757 
pS‘up
->
¶lR©e
 = 
pCÚŒŞ
->
desœedR©e
;

1758  
¶lE¼Ü
;

1759 
	}
}

1764 
¶l_”rÜ_t
 
	$CLOCK_S‘PLLF»q
(cÚ¡ 
¶l_£tup_t
 *
pS‘up
)

1766 ià((
SYSCON
->
SYSPLLCLKSEL
 & 
SYSCON_SYSPLLCLKSEL_SEL_MASK
) == 0x01U)

1769 
	`CLOCK_EÇbË_SysOsc
(
Œue
);

1772 
	`POWER_S‘PLL
();

1774 
	`POWER_EÇbËPD
(
kPDRUNCFG_PD_SYS_PLL0
);

1777 
SYSCON
->
SYSPLLCTRL
 = 
pS‘up
->
¶lù¾
;

1778 
SYSCON
->
SYSPLLNDEC
 = 
pS‘up
->
¶Êdec
;

1779 
SYSCON
->
SYSPLLNDEC
 = 
pS‘up
->
¶Êdec
 | (1U << 
SYSCON_SYSPLLNDEC_NREQ_SHIFT
);

1780 
SYSCON
->
SYSPLLPDEC
 = 
pS‘up
->
¶Ídec
;

1781 
SYSCON
->
SYSPLLPDEC
 = 
pS‘up
->
¶Ídec
 | (1U << 
SYSCON_SYSPLLPDEC_PREQ_SHIFT
);

1782 
SYSCON
->
SYSPLLMDEC
 = 
pS‘up
->
¶lmdec
;

1783 
SYSCON
->
SYSPLLMDEC
 = 
pS‘up
->
¶lmdec
 | (1U << 
SYSCON_SYSPLLMDEC_MREQ_SHIFT
);

1786 ià((
pS‘up
->
æags
 & (
PLL_SETUPFLAG_POWERUP
 | 
PLL_SETUPFLAG_WAITLOCK
)) != 0)

1789 vŞ©
ušt32_t
 
d–ayX
;

1790 
ušt32_t
 
maxCCO
 = (1U << 18U) | 0x5dd2U;

1791 
ušt32_t
 
curSSCTRL
 = 
SYSCON
->
SYSPLLMDEC
 & ~(1U << 17U);

1794 
SYSCON
->
SYSPLLMDEC
 = 
maxCCO
;

1795 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_SYS_PLL0
);

1798 
SYSCON
->
SYSPLLMDEC
 = 
maxCCO
 | (1U << 17U);

1801 
d–ayX
 = 0U; delayX < 172U; ++delayX)

1806 
SYSCON
->
SYSPLLMDEC
 = 
curSSCTRL
;

1809 
SYSCON
->
SYSPLLMDEC
 = 
curSSCTRL
 | (1U << 17U);

1812 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_SYS_PLL0
);

1814 ià((
pS‘up
->
æags
 & 
PLL_SETUPFLAG_WAITLOCK
) != 0U)

1816 
	`CLOCK_IsSy¡emPLLLocked
(è=ğ
çl£
)

1822 
s_PÎ_F»q
 = 
pS‘up
->
¶lR©e
;

1824  
kStus_PLL_Sucûss
;

1825 
	}
}

1828 
¶l_”rÜ_t
 
	$CLOCK_S‘AudioPLLF»q
(cÚ¡ 
¶l_£tup_t
 *
pS‘up
)

1830 ià((
SYSCON
->
AUDPLLCLKSEL
 & 
SYSCON_AUDPLLCLKSEL_SEL_MASK
) == 0x01U)

1833 
	`CLOCK_EÇbË_SysOsc
(
Œue
);

1836 
	`POWER_S‘PLL
();

1838 
	`POWER_EÇbËPD
(
kPDRUNCFG_PD_AUDIO_PLL
);

1841 
SYSCON
->
AUDPLLCTRL
 = 
pS‘up
->
¶lù¾
;

1842 
SYSCON
->
AUDPLLFRAC
 = 
pS‘up
->
aud¶läac
;

1843 
SYSCON
->
AUDPLLFRAC
 = 
pS‘up
->
aud¶läac
 | (1U << 
SYSCON_AUDPLLFRAC_REQ_SHIFT
);

1844 
SYSCON
->
AUDPLLNDEC
 = 
pS‘up
->
¶Êdec
;

1845 
SYSCON
->
AUDPLLNDEC
 = 
pS‘up
->
¶Êdec
 | (1U << 
SYSCON_AUDPLLNDEC_NREQ_SHIFT
);

1846 
SYSCON
->
AUDPLLPDEC
 = 
pS‘up
->
¶Ídec
;

1847 
SYSCON
->
AUDPLLPDEC
 = 
pS‘up
->
¶Ídec
 | (1U << 
SYSCON_AUDPLLPDEC_PREQ_SHIFT
);

1848 
SYSCON
->
AUDPLLMDEC
 = 
pS‘up
->
¶lmdec
;

1849 
SYSCON
->
AUDPLLMDEC
 = 
pS‘up
->
¶lmdec
 | (1U << 
SYSCON_AUDPLLMDEC_MREQ_SHIFT
);

1850 
SYSCON
->
AUDPLLFRAC
 = 
	`SYSCON_AUDPLLFRAC_SEL_EXT
(1);

1853 ià((
pS‘up
->
æags
 & (
PLL_SETUPFLAG_POWERUP
 | 
PLL_SETUPFLAG_WAITLOCK
)) != 0)

1856 vŞ©
ušt32_t
 
d–ayX
;

1857 
ušt32_t
 
maxCCO
 = (1U << 18U) | 0x5dd2U;

1858 
ušt32_t
 
curSSCTRL
 = 
SYSCON
->
SYSPLLMDEC
 & ~(1U << 17U);

1861 
SYSCON
->
SYSPLLMDEC
 = 
maxCCO
;

1862 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_AUDIO_PLL
);

1865 
SYSCON
->
SYSPLLMDEC
 = 
maxCCO
 | (1U << 17U);

1868 
d–ayX
 = 0U; delayX < 172U; ++delayX)

1873 
SYSCON
->
SYSPLLMDEC
 = 
curSSCTRL
;

1876 
SYSCON
->
SYSPLLMDEC
 = 
curSSCTRL
 | (1U << 17U);

1879 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_AUDIO_PLL
);

1881 ià((
pS‘up
->
æags
 & 
PLL_SETUPFLAG_WAITLOCK
) != 0U)

1883 
	`CLOCK_IsAudioPLLLocked
(è=ğ
çl£
)

1889 
s_Audio_PÎ_F»q
 = 
pS‘up
->
¶lR©e
;

1891  
kStus_PLL_Sucûss
;

1892 
	}
}

1895 
¶l_”rÜ_t
 
	$CLOCK_S‘UsbPLLF»q
(cÚ¡ 
usb_¶l_£tup_t
 *
pS‘up
)

1897 
ušt32_t
 
usb¶lù¾
, 
fccoHz
;

1898 
ušt8_t
 
m£l
, 
p£l
, 
n£l
;

1899 
boŞ
 
¶lDœeùIÅut
, 
¶lDœeùOuut
, 
¶lfb£l
;

1900 vŞ©
ušt32_t
 
d–ayX
;

1902 
m£l
 = 
pS‘up
->msel;

1903 
p£l
 = 
pS‘up
->psel;

1904 
n£l
 = 
pS‘up
->nsel;

1905 
¶lDœeùIÅut
 = 
pS‘up
->
dœeù
;

1906 
¶lDœeùOuut
 = 
pS‘up
->
by·ss
;

1907 
¶lfb£l
 = 
pS‘up
->
fb£l
;

1910 ià(
pS‘up
->
šputR©e
 < 
USB_PLL_LOWER_IN_LIMIT
 )

1912  
kStus_PLL_IÅutTooLow
;

1915 ià(
¶lfb£l
 == 1U)

1918 
fccoHz
 = (
pS‘up
->
šputR©e
 / (
n£l
 + 1U)è* 2 * (
m£l
 + 1Uè* 
	`SWITCH_USB_PSEL
(
p£l
) ;

1921 ià(
fccoHz
 < 
USB_PLL_MIN_CCO_FREQ_MHZ
)

1923  
kStus_PLL_CCOTooLow
;

1926 ià(
fccoHz
 > 
USB_PLL_MAX_CCO_FREQ_MHZ
)

1928  
kStus_PLL_CCOTooHigh
;

1934 
fccoHz
 = 
pS‘up
->
šputR©e
 / (
n£l
 + 1Uè* (
m£l
 + 1U);

1937 ià(
fccoHz
 < 
USB_PLL_MIN_CCO_FREQ_MHZ
)

1939  
kStus_PLL_CCOTooLow
;

1942 ià(
fccoHz
 > 
USB_PLL_MAX_CCO_FREQ_MHZ
)

1944  
kStus_PLL_CCOTooHigh
;

1951 
	`CLOCK_EÇbË_SysOsc
(
Œue
);

1954 
	`POWER_S‘PLL
();

1957 
	`POWER_S‘UsbPhy
();

1960 
	`POWER_EÇbËPD
(
kPDRUNCFG_PD_USB_PLL
);

1963 
usb¶lù¾
 = 
	`USB_PLL_NSEL_VAL_SET
(
n£l
) |

1964 
	`USB_PLL_PSEL_VAL_SET
(
p£l
) |

1965 
	`USB_PLL_MSEL_VAL_SET
(
m£l
) |

1966 (
ušt32_t
)
¶lDœeùIÅut
 << 
SYSCON_USBPLLCTRL_BYPASS_SHIFT
 |

1967 (
ušt32_t
)
¶lDœeùOuut
 << 
SYSCON_USBPLLCTRL_DIRECT_SHIFT
 |

1968 (
ušt32_t
)
¶lfb£l
 << 
SYSCON_USBPLLCTRL_FBSEL_SHIFT
;

1970 
SYSCON
->
USBPLLCTRL
 = 
usb¶lù¾
;

1972 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_USB_PLL
);

1975 
d–ayX
 = 0U; delayX < 172U; ++delayX)

1979 
	`CLOCK_IsUsbPLLLocked
(è=ğ
çl£
)

1982 
	`CLOCK_G‘UsbPLLOutFromS‘upUpd©e
(
pS‘up
);

1983  
kStus_PLL_Sucûss
;

1984 
	}
}

1987 
	$CLOCK_S‘upSy¡emPLLMuÉ
(
ušt32_t
 
muÉly_by
, ušt32_ˆ
šput_äeq
)

1989 
ušt32_t
 
cco_äeq
 = 
šput_äeq
 * 
muÉly_by
;

1990 
ušt32_t
 
pdec
 = 1U;

1991 
ušt32_t
 
£Ì
;

1992 
ušt32_t
 
£li
;

1993 
ušt32_t
 
£Í
;

1994 
ušt32_t
 
mdec
, 
ndec
;

1996 
ušt32_t
 
dœeùo
 = 
	`SYSCON_SYSPLLCTRL_DIRECTO
(1);

1998 
cco_äeq
 < 275000000U)

2000 
muÉly_by
 <<= 1U;

2001 
pdec
 <<= 1U;

2002 
cco_äeq
 = 
šput_äeq
 * 
muÉly_by
;

2004 
£Ì
 = 0U;

2005 ià(
muÉly_by
 < 60U)

2007 
£li
 = (
muÉly_by
 & 0x3cU) + 4U;

2008 
£Í
 = (
muÉly_by
 >> 1U) + 1U;

2012 
£Í
 = 31U;

2013 ià(
muÉly_by
 > 16384U)

2015 
£li
 = 1U;

2017 ià(
muÉly_by
 > 8192U)

2019 
£li
 = 2U;

2021 ià(
muÉly_by
 > 2048U)

2023 
£li
 = 4U;

2025 ià(
muÉly_by
 >= 501U)

2027 
£li
 = 8U;

2031 
£li
 = 4U * (1024U / (
muÉly_by
 + 9U));

2035 ià(
pdec
 > 1U)

2037 
dœeùo
 = 0U;

2038 
pdec
 =…dec / 2U;

2040 
pdec
)

2043 
pdec
 = 0x62U;

2046 
pdec
 = 0x42U;

2049 
pdec
 = 0x02U;

2052 
pdec
 = 0x0bU;

2055 
pdec
 = 0x11U;

2058 
pdec
 = 0x08U;

2061 
pdec
 = 0x08U;

2066 
mdec
 = 
	`PLL_MDEC_VAL_SET
(
	`¶lEncodeM
(
muÉly_by
));

2067 
ndec
 = 0x302U;

2069 
SYSCON
->
SYSPLLCTRL
 = 
dœeùo
 |

2070 (
£Ì
 << 
SYSCON_SYSPLLCTRL_SELR_SHIFT
è| (
£li
 << 
SYSCON_SYSPLLCTRL_SELI_SHIFT
) |

2071 (
£Í
 << 
SYSCON_SYSPLLCTRL_SELP_SHIFT
);

2072 
SYSCON
->
SYSPLLPDEC
 = 
pdec
 | (1U << 7U);

2073 
SYSCON
->
SYSPLLNDEC
 = 
ndec
 | (1U << 10U);

2074 
SYSCON
->
SYSPLLMDEC
 = (1U << 17Uè| 
mdec
;

2075 
	}
}

2078 
boŞ
 
	$CLOCK_EÇbËUsbfs0DeviûClock
(
şock_usb_¤c_t
 
¤c
, 
ušt32_t
 
äeq
)

2080 
boŞ
 
»t
 = 
Œue
;

2082 
	`CLOCK_Di§bËClock
(
kCLOCK_Usbd0
);

2084 ià(
kCLOCK_UsbSrcFro
 =ğ
¤c
)

2086 
äeq
)

2089 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb0Clk
, 2, 
çl£
);

2093 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb0Clk
, 1, 
çl£
);

2097 
»t
 = 
çl£
;

2101 
SYSCON
->
FROCTRL
 = (SYSCON->FROCTRL & ~((0x01U << 15Uè| (0xFU << 26U))è| 
SYSCON_FROCTRL_HSPDCLK_MASK
 |

2102 
SYSCON_FROCTRL_USBCLKADJ_MASK
;

2104 
	`CLOCK_A‰achClk
(
kFRO_HF_to_USB0_CLK
);

2109 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_USB_PLL
);

2111 
usb_¶l_£tup_t
 
¶l_£tup
 = { 0x3FU, 0x01U, 0x03U, 
çl£
, false, false, 12000000U };

2113 
	`CLOCK_S‘UsbPLLF»q
(&
¶l_£tup
);

2114 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb0Clk
,1U, 
çl£
);

2115 
	`CLOCK_A‰achClk
(
kUSB_PLL_to_USB0_CLK
);

2116 
ušt32_t
 
d–ay
 = 100000;

2117 
d–ay
 --)

2119 
	`__asm
("nop");

2122 
	`CLOCK_EÇbËClock
(
kCLOCK_Usbd0
);

2123 
	`CLOCK_EÇbËClock
(
kCLOCK_UsbRam1
);

2125  
»t
;

2126 
	}
}

2129 
boŞ
 
	$CLOCK_EÇbËUsbfs0Ho¡Clock
(
şock_usb_¤c_t
 
¤c
, 
ušt32_t
 
äeq
)

2131 
boŞ
 
»t
 = 
Œue
;

2133 
	`CLOCK_Di§bËClock
(
kCLOCK_Usbhmr0
);

2134 
	`CLOCK_Di§bËClock
(
kCLOCK_Usbh¦0
);

2136 ià(
kCLOCK_UsbSrcFro
 =ğ
¤c
)

2138 
äeq
)

2141 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb0Clk
, 2, 
çl£
);

2145 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb0Clk
, 1, 
çl£
);

2149 
»t
 = 
çl£
;

2153 
SYSCON
->
FROCTRL
 = (SYSCON->FROCTRL & ~((0x01U << 15Uè| (0xFU << 26U))è| 
SYSCON_FROCTRL_HSPDCLK_MASK
 |

2154 
SYSCON_FROCTRL_USBCLKADJ_MASK
;

2156 
	`CLOCK_A‰achClk
(
kFRO_HF_to_USB0_CLK
);

2161 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_USB_PLL
);

2163 
usb_¶l_£tup_t
 
¶l_£tup
 = { 0x3FU, 0x01U, 0x03U, 
çl£
, false, false, 12000000U };

2165 
	`CLOCK_S‘UsbPLLF»q
(&
¶l_£tup
);

2166 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb0Clk
,1U, 
çl£
);

2167 
	`CLOCK_A‰achClk
(
kUSB_PLL_to_USB0_CLK
);

2168 
ušt32_t
 
d–ay
 = 100000;

2169 
d–ay
 --)

2171 
	`__asm
("nop");

2174 
	`CLOCK_EÇbËClock
(
kCLOCK_Usbhmr0
);

2175 
	`CLOCK_EÇbËClock
(
kCLOCK_Usbh¦0
);

2176 
	`CLOCK_EÇbËClock
(
kCLOCK_UsbRam1
);

2178  
»t
;

2179 
	}
}

2182 
boŞ
 
	$CLOCK_EÇbËUsbhs0DeviûClock
(
şock_usb_¤c_t
 
¤c
, 
ušt32_t
 
äeq
)

2184 
boŞ
 
»t
 = 
Œue
;

2185 
ušt32_t
 
d–ay
;

2186 
	`CLOCK_Di§bËClock
(
kCLOCK_Usbd1
);

2188 
	`POWER_S‘UsbPhy
();

2189 ià(
kCLOCK_UsbSrcFro
 =ğ
¤c
)

2191 
äeq
)

2194 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb1Clk
, 2, 
çl£
);

2198 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb1Clk
, 1, 
çl£
);

2202 
»t
 = 
çl£
;

2206 
SYSCON
->
FROCTRL
 = (SYSCON->FROCTRL & ~((0x01U << 15Uè| (0xFU << 26U))è| 
SYSCON_FROCTRL_HSPDCLK_MASK
 |

2207 
SYSCON_FROCTRL_USBCLKADJ_MASK
;

2209 
	`CLOCK_A‰achClk
(
kFRO_HF_to_USB1_CLK
);

2213 
d–ay
 = 100000;

2214 
d–ay
 --)

2216 
	`__asm
("nop");

2218 
usb_¶l_£tup_t
 
¶l_£tup
 = { 0x3FU, 0x01U, 0x03U, 
çl£
, false, false, 12000000U };

2220 
	`CLOCK_S‘UsbPLLF»q
(&
¶l_£tup
);

2223 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb1Clk
,1U, 
çl£
);

2224 
	`CLOCK_A‰achClk
(
kUSB_PLL_to_USB1_CLK
);

2227 
d–ay
 = 100000;

2228 
d–ay
 --)

2230 
	`__asm
("nop");

2233 
	`CLOCK_EÇbËClock
(
kCLOCK_Usbd1
);

2234 
	`CLOCK_EÇbËClock
(
kCLOCK_UsbRam1
);

2235 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_USB1_PHY
);

2236  
»t
;

2237 
	}
}

2241 
boŞ
 
	$CLOCK_EÇbËUsbhs0Ho¡Clock
(
şock_usb_¤c_t
 
¤c
, 
ušt32_t
 
äeq
)

2243 
boŞ
 
»t
 = 
Œue
;

2244 
ušt32_t
 
d–ay
;

2245 
	`CLOCK_Di§bËClock
(
kCLOCK_Usbh1
);

2247 
	`POWER_S‘UsbPhy
();

2248 ià(
kCLOCK_UsbSrcFro
 =ğ
¤c
)

2250 
äeq
)

2253 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb1Clk
, 2, 
çl£
);

2257 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb1Clk
, 1, 
çl£
);

2261 
»t
 = 
çl£
;

2265 
SYSCON
->
FROCTRL
 = (SYSCON->FROCTRL & ~((0x01U << 15Uè| (0xFU << 26U))è| 
SYSCON_FROCTRL_HSPDCLK_MASK
 |

2266 
SYSCON_FROCTRL_USBCLKADJ_MASK
;

2268 
	`CLOCK_A‰achClk
(
kFRO_HF_to_USB1_CLK
);

2272 
d–ay
 = 100000;

2273 
d–ay
 --)

2275 
	`__asm
("nop");

2277 
usb_¶l_£tup_t
 
¶l_£tup
 = { 0x3FU, 0x01U, 0x03U, 
çl£
, false, false, 12000000U };

2279 
	`CLOCK_S‘UsbPLLF»q
(&
¶l_£tup
);

2282 
	`CLOCK_S‘ClkDiv
(
kCLOCK_DivUsb1Clk
,1U, 
çl£
);

2283 
	`CLOCK_A‰achClk
(
kUSB_PLL_to_USB1_CLK
);

2286 
d–ay
 = 100000;

2287 
d–ay
 --)

2289 
	`__asm
("nop");

2292 
	`CLOCK_EÇbËClock
(
kCLOCK_Usbh1
);

2293 
	`CLOCK_EÇbËClock
(
kCLOCK_UsbRam1
);

2294 
	`POWER_Di§bËPD
(
kPDRUNCFG_PD_USB1_PHY
);

2295  
»t
;

2296 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_clock.h

36 #iâdeà
_FSL_CLOCK_H_


37 
	#_FSL_CLOCK_H_


	)

39 
	~"f¦_deviû_»gi¡”s.h
"

40 
	~<¡dšt.h
>

41 
	~<¡dboŞ.h
>

42 
	~<as£¹.h
>

56 
	#FSL_CLOCK_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 0, 0))

	)

69 #ià!(
defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
))

70 
	#FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
 0

	)

80 #iâdeà
CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT


81 
	#CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT
 2U

	)

85 
	#ADC_CLOCKS
 \

87 
kCLOCK_Adc0
 \

88 }

	)

90 
	#ROM_CLOCKS
 \

92 
kCLOCK_Rom
 \

93 }

	)

95 
	#SRAM_CLOCKS
 \

97 
kCLOCK_S¿m1
, 
kCLOCK_S¿m2
, 
kCLOCK_S¿m3
 \

98 }

	)

100 
	#FLASH_CLOCKS
 \

102 
kCLOCK_FÏsh
 \

103 }

	)

105 
	#FMC_CLOCKS
 \

107 
kCLOCK_Fmc
 \

108 }

	)

110 
	#EEPROM_CLOCKS
 \

112 
kCLOCK_E•rom
 \

113 }

	)

115 
	#SPIFI_CLOCKS
 \

117 
kCLOCK_Spifi
 \

118 }

	)

120 
	#INPUTMUX_CLOCKS
 \

122 
kCLOCK_IÅutMux
 \

123 }

	)

125 
	#IOCON_CLOCKS
 \

127 
kCLOCK_IocÚ
 \

128 }

	)

130 
	#GPIO_CLOCKS
 \

132 
kCLOCK_Gpio0
,
kCLOCK_Gpio1
, 
kCLOCK_Gpio2
, 
kCLOCK_Gpio3
, 
kCLOCK_Gpio4
, 
kCLOCK_Gpio5
 \

133 }

	)

135 
	#PINT_CLOCKS
 \

137 
kCLOCK_Pšt
 \

138 }

	)

140 
	#GINT_CLOCKS
 \

142 
kCLOCK_Gšt
, kCLOCK_Gint \

143 }

	)

145 
	#DMA_CLOCKS
 \

147 
kCLOCK_Dma
 \

148 }

	)

150 
	#CRC_CLOCKS
 \

152 
kCLOCK_Crc
 \

153 }

	)

155 
	#WWDT_CLOCKS
 \

157 
kCLOCK_Wwdt
 \

158 }

	)

160 
	#RTC_CLOCKS
 \

162 
kCLOCK_Rtc
 \

163 }

	)

165 
	#ADC0_CLOCKS
 \

167 
kCLOCK_Adc0
 \

168 }

	)

170 
	#MRT_CLOCKS
 \

172 
kCLOCK_M¹
 \

173 }

	)

175 
	#RIT_CLOCKS
 \

177 
kCLOCK_R™
 \

178 }

	)

180 
	#SCT_CLOCKS
 \

182 
kCLOCK_Sù0
 \

183 }

	)

185 
	#MCAN_CLOCKS
 \

187 
kCLOCK_Mÿn0
, 
kCLOCK_Mÿn1
 \

188 }

	)

190 
	#UTICK_CLOCKS
 \

192 
kCLOCK_Utick
 \

193 }

	)

195 
	#FLEXCOMM_CLOCKS
 \

197 
kCLOCK_FËxComm0
, 
kCLOCK_FËxComm1
, 
kCLOCK_FËxComm2
, 
kCLOCK_FËxComm3
, \

198 
kCLOCK_FËxComm4
, 
kCLOCK_FËxComm5
, 
kCLOCK_FËxComm6
, 
kCLOCK_FËxComm7
, \

199 
kCLOCK_FËxComm8
, 
kCLOCK_FËxComm9
 \

200 }

	)

202 
	#LPUART_CLOCKS
 \

204 
kCLOCK_MšU¬t0
, 
kCLOCK_MšU¬t1
, 
kCLOCK_MšU¬t2
, 
kCLOCK_MšU¬t3
, 
kCLOCK_MšU¬t4
, 
kCLOCK_MšU¬t5
, \

205 
kCLOCK_MšU¬t6
, 
kCLOCK_MšU¬t7
, 
kCLOCK_MšU¬t8
,
kCLOCK_MšU¬t9
 \

206 }

	)

209 
	#BI2C_CLOCKS
 \

211 
kCLOCK_BI2c0
, 
kCLOCK_BI2c1
, 
kCLOCK_BI2c2
, 
kCLOCK_BI2c3
, 
kCLOCK_BI2c4
, 
kCLOCK_BI2c5
, 
kCLOCK_BI2c6
, 
kCLOCK_BI2c7
, \

212 
kCLOCK_BI2c8
, 
kCLOCK_BI2c9
 \

213 }

	)

215 
	#LPSI_CLOCKS
 \

217 
kCLOCK_LSpi0
, 
kCLOCK_LSpi1
, 
kCLOCK_LSpi2
, 
kCLOCK_LSpi3
, 
kCLOCK_LSpi4
, 
kCLOCK_LSpi5
, 
kCLOCK_LSpi6
, 
kCLOCK_LSpi7
, \

218 
kCLOCK_LSpi8
, 
kCLOCK_LSpi9
 \

219 }

	)

221 
	#FLEXI2S_CLOCKS
 \

223 
kCLOCK_FËxI2s0
, 
kCLOCK_FËxI2s1
, 
kCLOCK_FËxI2s2
, 
kCLOCK_FËxI2s3
, 
kCLOCK_FËxI2s4
, 
kCLOCK_FËxI2s5
, \

224 
kCLOCK_FËxI2s6
, 
kCLOCK_FËxI2s7
, 
kCLOCK_FËxI2s8
, 
kCLOCK_FËxI2s9
 \

225 }

	)

227 
	#DMIC_CLOCKS
 \

229 
kCLOCK_DMic
 \

230 }

	)

232 
	#CTIMER_CLOCKS
 \

234 
kCLOCK_Ct32b0
, 
kCLOCK_Ct32b1
, 
kCLOCK_Ct32b2
, 
kCLOCK_Ct32b3
, 
kCLOCK_Ct32b4
 \

235 }

	)

237 
	#LCD_CLOCKS
 \

239 
kCLOCK_Lcd
 \

240 }

	)

242 
	#SDIO_CLOCKS
 \

244 
kCLOCK_Sdio
 \

245 }

	)

247 
	#USBRAM_CLOCKS
 \

249 
kCLOCK_UsbRam1
 \

250 }

	)

252 
	#EMC_CLOCKS
 \

254 
kCLOCK_Emc
 \

255 }

	)

257 
	#ETH_CLOCKS
 \

259 
kCLOCK_Eth
 \

260 }

	)

262 
	#AES_CLOCKS
 \

264 
kCLOCK_Aes
 \

265 }

	)

267 
	#OTP_CLOCKS
 \

269 
kCLOCK_O
 \

270 }

	)

272 
	#RNG_CLOCKS
 \

274 
kCLOCK_Rng
 \

275 }

	)

277 
	#USBHMR0_CLOCKS
 \

279 
kCLOCK_Usbhmr0
 \

280 }

	)

282 
	#USBHSL0_CLOCKS
 \

284 
kCLOCK_Usbh¦0
 \

285 }

	)

287 
	#SHA0_CLOCKS
 \

289 
kCLOCK_Sha0
 \

290 }

	)

292 
	#SMARTCARD_CLOCKS
 \

294 
kCLOCK_Sm¬tC¬d0
, 
kCLOCK_Sm¬tC¬d1
 \

295 }

	)

297 
	#USBD_CLOCKS
 \

299 
kCLOCK_Usbd0
, 
kCLOCK_Usbh1
, 
kCLOCK_Usbd1
 \

300 }

	)

302 
	#USBH_CLOCKS
 \

304 
kCLOCK_Usbh1
 \

305 }

	)

311 
	#CLK_GATE_REG_OFFSET_SHIFT
 8U

	)

312 
	#CLK_GATE_REG_OFFSET_MASK
 0xFFFFFF00U

	)

313 
	#CLK_GATE_BIT_SHIFT_SHIFT
 0U

	)

314 
	#CLK_GATE_BIT_SHIFT_MASK
 0x000000FFU

	)

316 
	#CLK_GATE_DEFINE
(
»g_off£t
, 
b™_shiá
) \

317 ((((
»g_off£t
è<< 
CLK_GATE_REG_OFFSET_SHIFT
è& 
CLK_GATE_REG_OFFSET_MASK
) | \

318 (((
b™_shiá
è<< 
CLK_GATE_BIT_SHIFT_SHIFT
è& 
CLK_GATE_BIT_SHIFT_MASK
))

	)

320 
	#CLK_GATE_ABSTRACT_REG_OFFSET
(
x
è(((
ušt32_t
)(x)&
CLK_GATE_REG_OFFSET_MASK
è>> 
CLK_GATE_REG_OFFSET_SHIFT
)

	)

321 
	#CLK_GATE_ABSTRACT_BITS_SHIFT
(
x
è(((
ušt32_t
)(x)&
CLK_GATE_BIT_SHIFT_MASK
è>> 
CLK_GATE_BIT_SHIFT_SHIFT
)

	)

323 
	#AHB_CLK_CTRL0
 0

	)

324 
	#AHB_CLK_CTRL1
 1

	)

325 
	#AHB_CLK_CTRL2
 2

	)

326 
	#ASYNC_CLK_CTRL0
 3

	)

329 
	e_şock__Çme


331 
	mkCLOCK_IpInv®id
 = 0U,

332 
	mkCLOCK_Rom
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 1),

333 
	mkCLOCK_S¿m1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 3),

334 
	mkCLOCK_S¿m2
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 4),

335 
	mkCLOCK_S¿m3
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 5),

336 
	mkCLOCK_FÏsh
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 7),

337 
	mkCLOCK_Fmc
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 8),

338 
	mkCLOCK_E•rom
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 9),

339 
	mkCLOCK_Spifi
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 10),

340 
	mkCLOCK_IÅutMux
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 11),

341 
	mkCLOCK_IocÚ
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 13),

342 
	mkCLOCK_Gpio0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 14),

343 
	mkCLOCK_Gpio1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 15),

344 
	mkCLOCK_Gpio2
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 16),

345 
	mkCLOCK_Gpio3
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 17),

346 
	mkCLOCK_Pšt
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 18),

347 
	mkCLOCK_Gšt
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 19),

348 
	mkCLOCK_Dma
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 20),

349 
	mkCLOCK_Crc
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 21),

350 
	mkCLOCK_Wwdt
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 22),

351 
	mkCLOCK_Rtc
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 23),

352 
	mkCLOCK_Adc0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL0
, 27),

353 
	mkCLOCK_M¹
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 0),

354 
	mkCLOCK_R™
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 1),

355 
	mkCLOCK_Sù0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 2),

356 
	mkCLOCK_Mÿn0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 7),

357 
	mkCLOCK_Mÿn1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 8),

358 
	mkCLOCK_Utick
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 10),

359 
	mkCLOCK_FËxComm0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 11),

360 
	mkCLOCK_FËxComm1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 12),

361 
	mkCLOCK_FËxComm2
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 13),

362 
	mkCLOCK_FËxComm3
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 14),

363 
	mkCLOCK_FËxComm4
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 15),

364 
	mkCLOCK_FËxComm5
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 16),

365 
	mkCLOCK_FËxComm6
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 17),

366 
	mkCLOCK_FËxComm7
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 18),

367 
	mkCLOCK_MšU¬t0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 11),

368 
	mkCLOCK_MšU¬t1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 12),

369 
	mkCLOCK_MšU¬t2
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 13),

370 
	mkCLOCK_MšU¬t3
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 14),

371 
	mkCLOCK_MšU¬t4
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 15),

372 
	mkCLOCK_MšU¬t5
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 16),

373 
	mkCLOCK_MšU¬t6
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 17),

374 
	mkCLOCK_MšU¬t7
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 18),

375 
	mkCLOCK_LSpi0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 11),

376 
	mkCLOCK_LSpi1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 12),

377 
	mkCLOCK_LSpi2
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 13),

378 
	mkCLOCK_LSpi3
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 14),

379 
	mkCLOCK_LSpi4
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 15),

380 
	mkCLOCK_LSpi5
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 16),

381 
	mkCLOCK_LSpi6
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 17),

382 
	mkCLOCK_LSpi7
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 18),

383 
	mkCLOCK_BI2c0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 11),

384 
	mkCLOCK_BI2c1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 12),

385 
	mkCLOCK_BI2c2
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 13),

386 
	mkCLOCK_BI2c3
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 14),

387 
	mkCLOCK_BI2c4
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 15),

388 
	mkCLOCK_BI2c5
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 16),

389 
	mkCLOCK_BI2c6
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 17),

390 
	mkCLOCK_BI2c7
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 18),

391 
	mkCLOCK_FËxI2s0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 11),

392 
	mkCLOCK_FËxI2s1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 12),

393 
	mkCLOCK_FËxI2s2
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 13),

394 
	mkCLOCK_FËxI2s3
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 14),

395 
	mkCLOCK_FËxI2s4
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 15),

396 
	mkCLOCK_FËxI2s5
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 16),

397 
	mkCLOCK_FËxI2s6
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 17),

398 
	mkCLOCK_FËxI2s7
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 18),

399 
	mkCLOCK_DMic
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 19),

400 
	mkCLOCK_Ct32b2
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 22),

401 
	mkCLOCK_Usbd0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 25),

402 
	mkCLOCK_Ct32b0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 26),

403 
	mkCLOCK_Ct32b1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 27),

404 
	mkCLOCK_BodyBŸs0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 29),

405 
	mkCLOCK_EzhArchB0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL1
, 31),

406 
	mkCLOCK_Lcd
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 2),

407 
	mkCLOCK_Sdio
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 3),

408 
	mkCLOCK_Usbh1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 4),

409 
	mkCLOCK_Usbd1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 5),

410 
	mkCLOCK_UsbRam1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 6),

411 
	mkCLOCK_Emc
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 7),

412 
	mkCLOCK_Eth
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
,8),

413 
	mkCLOCK_Gpio4
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 9),

414 
	mkCLOCK_Gpio5
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 10),

415 
	mkCLOCK_Aes
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 11),

416 
	mkCLOCK_O
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 12),

417 
	mkCLOCK_Rng
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 13),

418 
	mkCLOCK_FËxComm8
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 14),

419 
	mkCLOCK_FËxComm9
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 15),

420 
	mkCLOCK_MšU¬t8
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 14),

421 
	mkCLOCK_MšU¬t9
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 15),

422 
	mkCLOCK_LSpi8
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 14),

423 
	mkCLOCK_LSpi9
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 15),

424 
	mkCLOCK_BI2c8
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 14),

425 
	mkCLOCK_BI2c9
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 15),

426 
	mkCLOCK_FËxI2s8
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 14),

427 
	mkCLOCK_FËxI2s9
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 15),

428 
	mkCLOCK_Usbhmr0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 16),

429 
	mkCLOCK_Usbh¦0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 17),

430 
	mkCLOCK_Sha0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 18),

431 
	mkCLOCK_Sm¬tC¬d0
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 19),

432 
	mkCLOCK_Sm¬tC¬d1
 = 
CLK_GATE_DEFINE
(
AHB_CLK_CTRL2
, 20),

434 
	mkCLOCK_Ct32b3
 = 
CLK_GATE_DEFINE
(
ASYNC_CLK_CTRL0
, 13),

435 
	mkCLOCK_Ct32b4
 = 
CLK_GATE_DEFINE
(
ASYNC_CLK_CTRL0
, 14)

436 } 
	tşock__Çme_t
;

439 
	e_şock_Çme


441 
	mkCLOCK_CÜeSysClk
,

442 
	mkCLOCK_BusClk
,

443 
	mkCLOCK_ClockOut
,

444 
	mkCLOCK_FroHf
,

445 
	mkCLOCK_SpiFi
,

446 
	mkCLOCK_Adc
,

447 
	mkCLOCK_Usb0
,

448 
	mkCLOCK_Usb1
,

449 
	mkCLOCK_UsbPÎ
,

450 
	mkCLOCK_Mşk
,

451 
	mkCLOCK_Sù
,

452 
	mkCLOCK_SDio
,

453 
	mkCLOCK_EMC
,

454 
	mkCLOCK_LCD
,

455 
	mkCLOCK_MCAN0
,

456 
	mkCLOCK_MCAN1
,

457 
	mkCLOCK_Fro12M
,

458 
	mkCLOCK_ExtClk
,

459 
	mkCLOCK_PÎOut
,

460 
	mkCLOCK_UsbClk
,

461 
	mkClock_WdtOsc
,

462 
	mkCLOCK_Frg
,

463 
	mkCLOCK_Dmic
,

464 
	mkCLOCK_AsyncApbClk
,

465 
	mkCLOCK_FËxI2S
,

466 
	mkCLOCK_FËxcomm0
,

467 
	mkCLOCK_FËxcomm1
,

468 
	mkCLOCK_FËxcomm2
,

469 
	mkCLOCK_FËxcomm3
,

470 
	mkCLOCK_FËxcomm4
,

471 
	mkCLOCK_FËxcomm5
,

472 
	mkCLOCK_FËxcomm6
,

473 
	mkCLOCK_FËxcomm7
,

474 
	mkCLOCK_FËxcomm8
,

475 
	mkCLOCK_FËxcomm9
,

477 } 
	tşock_Çme_t
;

482 
	e_async_şock_¤c


484 
	mkCLOCK_AsyncMašClk
 = 0,

485 
	mkCLOCK_AsyncFro12Mhz
,

486 
	mkCLOCK_AsyncAudioPÎClk
,

487 
	mkCLOCK_AsyncI2cClkFc6
,

489 } 
	tasync_şock_¤c_t
;

499 
	#MUX_A
(
m
, 
choiû
è(((mè<< 0è| ((choiû + 1è<< 8))

	)

500 
	#MUX_B
(
m
, 
choiû
è(((mè<< 12è| ((choiû + 1è<< 20))

	)

501 
	#MUX_C
(
m
, 
choiû
è(((mè<< 24è| ((choiû + 1è<< 32))

	)

502 
	#MUX_D
(
m
, 
choiû
è(((mè<< 36è| ((choiû + 1è<< 44))

	)

503 
	#MUX_E
(
m
, 
choiû
è(((mè<< 48è| ((choiû + 1è<< 56))

	)

505 
	#CM_MAINCLKSELA
 0

	)

506 
	#CM_MAINCLKSELB
 1

	)

507 
	#CM_CLKOUTCLKSELA
 2

	)

508 
	#CM_SYSPLLCLKSEL
 4

	)

509 
	#CM_AUDPLLCLKSEL
 6

	)

510 
	#CM_SPIFICLKSEL
 8

	)

511 
	#CM_ADCASYNCCLKSEL
 9

	)

512 
	#CM_USB0CLKSEL
 10

	)

513 
	#CM_USB1CLKSEL
 11

	)

514 
	#CM_FXCOMCLKSEL0
 12

	)

515 
	#CM_FXCOMCLKSEL1
 13

	)

516 
	#CM_FXCOMCLKSEL2
 14

	)

517 
	#CM_FXCOMCLKSEL3
 15

	)

518 
	#CM_FXCOMCLKSEL4
 16

	)

519 
	#CM_FXCOMCLKSEL5
 17

	)

520 
	#CM_FXCOMCLKSEL6
 18

	)

521 
	#CM_FXCOMCLKSEL7
 19

	)

522 
	#CM_FXCOMCLKSEL8
 20

	)

523 
	#CM_FXCOMCLKSEL9
 21

	)

524 
	#CM_MCLKCLKSEL
 24

	)

525 
	#CM_FRGCLKSEL
 26

	)

526 
	#CM_DMICCLKSEL
 27

	)

527 
	#CM_SCTCLKSEL
 28

	)

528 
	#CM_LCDCLKSEL
 29

	)

529 
	#CM_SDIOCLKSEL
 30

	)

531 
	#CM_ASYNCAPB
 31

	)

533 
	e_şock_©ch_id


536 
	mkFRO12M_to_MAIN_CLK
 = 
MUX_A
(
CM_MAINCLKSELA
, 0è| 
MUX_B
(
CM_MAINCLKSELB
, 0),

537 
	mkEXT_CLK_to_MAIN_CLK
 = 
MUX_A
(
CM_MAINCLKSELA
, 1è| 
MUX_B
(
CM_MAINCLKSELB
, 0),

538 
	mkWDT_OSC_to_MAIN_CLK
 = 
MUX_A
(
CM_MAINCLKSELA
, 2è| 
MUX_B
(
CM_MAINCLKSELB
, 0),

539 
	mkFRO_HF_to_MAIN_CLK
 = 
MUX_A
(
CM_MAINCLKSELA
, 3è| 
MUX_B
(
CM_MAINCLKSELB
, 0),

540 
	mkSYS_PLL_to_MAIN_CLK
 = 
MUX_A
(
CM_MAINCLKSELB
, 2),

541 
	mkOSC32K_to_MAIN_CLK
 = 
MUX_A
(
CM_MAINCLKSELB
, 3),

543 
	mkMAIN_CLK_to_CLKOUT
 = 
MUX_A
(
CM_CLKOUTCLKSELA
, 0),

544 
	mkEXT_CLK_to_CLKOUT
 = 
MUX_A
(
CM_CLKOUTCLKSELA
, 1),

545 
	mkWDT_OSC_to_CLKOUT
 = 
MUX_A
(
CM_CLKOUTCLKSELA
, 2),

546 
	mkFRO_HF_to_CLKOUT
 = 
MUX_A
(
CM_CLKOUTCLKSELA
, 3),

547 
	mkSYS_PLL_to_CLKOUT
 = 
MUX_A
(
CM_CLKOUTCLKSELA
, 4),

548 
	mkUSB_PLL_to_CLKOUT
 = 
MUX_A
(
CM_CLKOUTCLKSELA
, 5),

549 
	mkAUDIO_PLL_to_CLKOUT
 = 
MUX_A
(
CM_CLKOUTCLKSELA
, 6),

550 
	mkOSC32K_OSC_to_CLKOUT
 = 
MUX_A
(
CM_CLKOUTCLKSELA
, 7),

552 
	mkFRO12M_to_SYS_PLL
 = 
MUX_A
(
CM_SYSPLLCLKSEL
, 0),

553 
	mkEXT_CLK_to_SYS_PLL
 = 
MUX_A
(
CM_SYSPLLCLKSEL
, 1),

554 
	mkWDT_OSC_to_SYS_PLL
 = 
MUX_A
(
CM_SYSPLLCLKSEL
, 2),

555 
	mkOSC32K_to_SYS_PLL
 = 
MUX_A
(
CM_SYSPLLCLKSEL
, 3),

556 
	mkNONE_to_SYS_PLL
 = 
MUX_A
(
CM_SYSPLLCLKSEL
, 7),

558 
	mkFRO12M_to_AUDIO_PLL
 = 
MUX_A
(
CM_AUDPLLCLKSEL
, 0),

559 
	mkEXT_CLK_to_AUDIO_PLL
 = 
MUX_A
(
CM_AUDPLLCLKSEL
, 1),

560 
	mkNONE_to_AUDIO_PLL
 = 
MUX_A
(
CM_AUDPLLCLKSEL
, 7),

562 
	mkMAIN_CLK_to_SPIFI_CLK
 = 
MUX_A
(
CM_SPIFICLKSEL
, 0),

563 
	mkSYS_PLL_to_SPIFI_CLK
 = 
MUX_A
(
CM_SPIFICLKSEL
, 1),

564 
	mkUSB_PLL_to_SPIFI_CLK
 = 
MUX_A
(
CM_SPIFICLKSEL
, 2),

565 
	mkFRO_HF_to_SPIFI_CLK
 = 
MUX_A
(
CM_SPIFICLKSEL
, 3),

566 
	mkAUDIO_PLL_to_SPIFI_CLK
 = 
MUX_A
(
CM_SPIFICLKSEL
, 4),

567 
	mkNONE_to_SPIFI_CLK
 = 
MUX_A
(
CM_SPIFICLKSEL
, 7),

569 
	mkFRO_HF_to_ADC_CLK
 = 
MUX_A
(
CM_ADCASYNCCLKSEL
, 0),

570 
	mkSYS_PLL_to_ADC_CLK
 = 
MUX_A
(
CM_ADCASYNCCLKSEL
, 1),

571 
	mkUSB_PLL_to_ADC_CLK
 = 
MUX_A
(
CM_ADCASYNCCLKSEL
, 2),

572 
	mkAUDIO_PLL_to_ADC_CLK
 = 
MUX_A
(
CM_ADCASYNCCLKSEL
, 3),

573 
	mkNONE_to_ADC_CLK
 = 
MUX_A
(
CM_ADCASYNCCLKSEL
, 7),

575 
	mkFRO_HF_to_USB0_CLK
 = 
MUX_A
(
CM_USB0CLKSEL
, 0),

576 
	mkSYS_PLL_to_USB0_CLK
 = 
MUX_A
(
CM_USB0CLKSEL
, 1),

577 
	mkUSB_PLL_to_USB0_CLK
 = 
MUX_A
(
CM_USB0CLKSEL
, 2),

578 
	mkNONE_to_USB0_CLK
 = 
MUX_A
(
CM_USB0CLKSEL
, 7),

580 
	mkFRO_HF_to_USB1_CLK
 = 
MUX_A
(
CM_USB1CLKSEL
, 0),

581 
	mkSYS_PLL_to_USB1_CLK
 = 
MUX_A
(
CM_USB1CLKSEL
, 1),

582 
	mkUSB_PLL_to_USB1_CLK
 = 
MUX_A
(
CM_USB1CLKSEL
, 2),

583 
	mkNONE_to_USB1_CLK
 = 
MUX_A
(
CM_USB1CLKSEL
, 7),

585 
	mkFRO12M_to_FLEXCOMM0
 = 
MUX_A
(
CM_FXCOMCLKSEL0
, 0),

586 
	mkFRO_HF_to_FLEXCOMM0
 = 
MUX_A
(
CM_FXCOMCLKSEL0
, 1),

587 
	mkAUDIO_PLL_to_FLEXCOMM0
 = 
MUX_A
(
CM_FXCOMCLKSEL0
, 2),

588 
	mkMCLK_to_FLEXCOMM0
 = 
MUX_A
(
CM_FXCOMCLKSEL0
, 3),

589 
	mkFRG_to_FLEXCOMM0
 = 
MUX_A
(
CM_FXCOMCLKSEL0
, 4),

590 
	mkNONE_to_FLEXCOMM0
 = 
MUX_A
(
CM_FXCOMCLKSEL0
, 7),

592 
	mkFRO12M_to_FLEXCOMM1
 = 
MUX_A
(
CM_FXCOMCLKSEL1
, 0),

593 
	mkFRO_HF_to_FLEXCOMM1
 = 
MUX_A
(
CM_FXCOMCLKSEL1
, 1),

594 
	mkAUDIO_PLL_to_FLEXCOMM1
 = 
MUX_A
(
CM_FXCOMCLKSEL1
, 2),

595 
	mkMCLK_to_FLEXCOMM1
 = 
MUX_A
(
CM_FXCOMCLKSEL1
, 3),

596 
	mkFRG_to_FLEXCOMM1
 = 
MUX_A
(
CM_FXCOMCLKSEL1
, 4),

597 
	mkNONE_to_FLEXCOMM1
 = 
MUX_A
(
CM_FXCOMCLKSEL1
, 7),

599 
	mkFRO12M_to_FLEXCOMM2
 = 
MUX_A
(
CM_FXCOMCLKSEL2
, 0),

600 
	mkFRO_HF_to_FLEXCOMM2
 = 
MUX_A
(
CM_FXCOMCLKSEL2
, 1),

601 
	mkAUDIO_PLL_to_FLEXCOMM2
 = 
MUX_A
(
CM_FXCOMCLKSEL2
, 2),

602 
	mkMCLK_to_FLEXCOMM2
 = 
MUX_A
(
CM_FXCOMCLKSEL2
, 3),

603 
	mkFRG_to_FLEXCOMM2
 = 
MUX_A
(
CM_FXCOMCLKSEL2
, 4),

604 
	mkNONE_to_FLEXCOMM2
 = 
MUX_A
(
CM_FXCOMCLKSEL2
, 7),

606 
	mkFRO12M_to_FLEXCOMM3
 = 
MUX_A
(
CM_FXCOMCLKSEL3
, 0),

607 
	mkFRO_HF_to_FLEXCOMM3
 = 
MUX_A
(
CM_FXCOMCLKSEL3
, 1),

608 
	mkAUDIO_PLL_to_FLEXCOMM3
 = 
MUX_A
(
CM_FXCOMCLKSEL3
, 2),

609 
	mkMCLK_to_FLEXCOMM3
 = 
MUX_A
(
CM_FXCOMCLKSEL3
, 3),

610 
	mkFRG_to_FLEXCOMM3
 = 
MUX_A
(
CM_FXCOMCLKSEL3
, 4),

611 
	mkNONE_to_FLEXCOMM3
 = 
MUX_A
(
CM_FXCOMCLKSEL3
, 7),

613 
	mkFRO12M_to_FLEXCOMM4
 = 
MUX_A
(
CM_FXCOMCLKSEL4
, 0),

614 
	mkFRO_HF_to_FLEXCOMM4
 = 
MUX_A
(
CM_FXCOMCLKSEL4
, 1),

615 
	mkAUDIO_PLL_to_FLEXCOMM4
 = 
MUX_A
(
CM_FXCOMCLKSEL4
, 2),

616 
	mkMCLK_to_FLEXCOMM4
 = 
MUX_A
(
CM_FXCOMCLKSEL4
, 3),

617 
	mkFRG_to_FLEXCOMM4
 = 
MUX_A
(
CM_FXCOMCLKSEL4
, 4),

618 
	mkNONE_to_FLEXCOMM4
 = 
MUX_A
(
CM_FXCOMCLKSEL4
, 7),

620 
	mkFRO12M_to_FLEXCOMM5
 = 
MUX_A
(
CM_FXCOMCLKSEL5
, 0),

621 
	mkFRO_HF_to_FLEXCOMM5
 = 
MUX_A
(
CM_FXCOMCLKSEL5
, 1),

622 
	mkAUDIO_PLL_to_FLEXCOMM5
 = 
MUX_A
(
CM_FXCOMCLKSEL5
, 2),

623 
	mkMCLK_to_FLEXCOMM5
 = 
MUX_A
(
CM_FXCOMCLKSEL5
, 3),

624 
	mkFRG_to_FLEXCOMM5
 = 
MUX_A
(
CM_FXCOMCLKSEL5
, 4),

625 
	mkNONE_to_FLEXCOMM5
 = 
MUX_A
(
CM_FXCOMCLKSEL5
, 7),

627 
	mkFRO12M_to_FLEXCOMM6
 = 
MUX_A
(
CM_FXCOMCLKSEL6
, 0),

628 
	mkFRO_HF_to_FLEXCOMM6
 = 
MUX_A
(
CM_FXCOMCLKSEL6
, 1),

629 
	mkAUDIO_PLL_to_FLEXCOMM6
 = 
MUX_A
(
CM_FXCOMCLKSEL6
, 2),

630 
	mkMCLK_to_FLEXCOMM6
 = 
MUX_A
(
CM_FXCOMCLKSEL6
, 3),

631 
	mkFRG_to_FLEXCOMM6
 = 
MUX_A
(
CM_FXCOMCLKSEL6
, 4),

632 
	mkNONE_to_FLEXCOMM6
 = 
MUX_A
(
CM_FXCOMCLKSEL6
, 7),

634 
	mkFRO12M_to_FLEXCOMM7
 = 
MUX_A
(
CM_FXCOMCLKSEL7
, 0),

635 
	mkFRO_HF_to_FLEXCOMM7
 = 
MUX_A
(
CM_FXCOMCLKSEL7
, 1),

636 
	mkAUDIO_PLL_to_FLEXCOMM7
 = 
MUX_A
(
CM_FXCOMCLKSEL7
, 2),

637 
	mkMCLK_to_FLEXCOMM7
 = 
MUX_A
(
CM_FXCOMCLKSEL7
, 3),

638 
	mkFRG_to_FLEXCOMM7
 = 
MUX_A
(
CM_FXCOMCLKSEL7
, 4),

639 
	mkNONE_to_FLEXCOMM7
 = 
MUX_A
(
CM_FXCOMCLKSEL7
, 7),

641 
	mkFRO12M_to_FLEXCOMM8
 = 
MUX_A
(
CM_FXCOMCLKSEL8
, 0),

642 
	mkFRO_HF_to_FLEXCOMM8
 = 
MUX_A
(
CM_FXCOMCLKSEL8
, 1),

643 
	mkAUDIO_PLL_to_FLEXCOMM8
 = 
MUX_A
(
CM_FXCOMCLKSEL8
, 2),

644 
	mkMCLK_to_FLEXCOMM8
 = 
MUX_A
(
CM_FXCOMCLKSEL8
, 3),

645 
	mkFRG_to_FLEXCOMM8
 = 
MUX_A
(
CM_FXCOMCLKSEL8
, 4),

646 
	mkNONE_to_FLEXCOMM8
 = 
MUX_A
(
CM_FXCOMCLKSEL8
, 7),

648 
	mkFRO12M_to_FLEXCOMM9
 = 
MUX_A
(
CM_FXCOMCLKSEL9
, 0),

649 
	mkFRO_HF_to_FLEXCOMM9
 = 
MUX_A
(
CM_FXCOMCLKSEL9
, 1),

650 
	mkAUDIO_PLL_to_FLEXCOMM9
 = 
MUX_A
(
CM_FXCOMCLKSEL9
, 2),

651 
	mkMCLK_to_FLEXCOMM9
 = 
MUX_A
(
CM_FXCOMCLKSEL9
, 3),

652 
	mkFRG_to_FLEXCOMM9
 = 
MUX_A
(
CM_FXCOMCLKSEL9
, 4),

653 
	mkNONE_to_FLEXCOMM9
 = 
MUX_A
(
CM_FXCOMCLKSEL9
, 7),

655 
	mkFRO_HF_to_MCLK
 = 
MUX_A
(
CM_MCLKCLKSEL
, 0),

656 
	mkAUDIO_PLL_to_MCLK
 = 
MUX_A
(
CM_MCLKCLKSEL
, 1),

657 
	mkNONE_to_MCLK
 = 
MUX_A
(
CM_MCLKCLKSEL
, 7),

659 
	mkMAIN_CLK_to_FRG
 = 
MUX_A
(
CM_FRGCLKSEL
, 0),

660 
	mkSYS_PLL_to_FRG
 = 
MUX_A
(
CM_FRGCLKSEL
, 1),

661 
	mkFRO12M_to_FRG
 = 
MUX_A
(
CM_FRGCLKSEL
, 2),

662 
	mkFRO_HF_to_FRG
 = 
MUX_A
(
CM_FRGCLKSEL
, 3),

663 
	mkNONE_to_FRG
 = 
MUX_A
(
CM_FRGCLKSEL
, 7),

665 
	mkFRO12M_to_DMIC
 = 
MUX_A
(
CM_DMICCLKSEL
, 0),

666 
	mkFRO_HF_DIV_to_DMIC
 = 
MUX_A
(
CM_DMICCLKSEL
, 1),

667 
	mkAUDIO_PLL_to_DMIC
 = 
MUX_A
(
CM_DMICCLKSEL
, 2),

668 
	mkMCLK_to_DMIC
 = 
MUX_A
(
CM_DMICCLKSEL
, 3),

669 
	mkNONE_to_DMIC
 = 
MUX_A
(
CM_DMICCLKSEL
, 7),

671 
	mkMCLK_to_SCT_CLK
 = 
MUX_A
(
CM_SCTCLKSEL
, 0),

672 
	mkSYS_PLL_to_SCT_CLK
 = 
MUX_A
(
CM_SCTCLKSEL
, 1),

673 
	mkFRO_HF_to_SCT_CLK
 = 
MUX_A
(
CM_SCTCLKSEL
, 2),

674 
	mkAUDIO_PLL_to_SCT_CLK
 = 
MUX_A
(
CM_SCTCLKSEL
, 3),

675 
	mkNONE_to_SCT_CLK
 = 
MUX_A
(
CM_SCTCLKSEL
, 7),

677 
	mkMCLK_to_SDIO_CLK
 = 
MUX_A
(
CM_SDIOCLKSEL
, 0),

678 
	mkSYS_PLL_to_SDIO_CLK
 = 
MUX_A
(
CM_SDIOCLKSEL
, 1),

679 
	mkUSB_PLL_to_SDIO_CLK
 = 
MUX_A
(
CM_SDIOCLKSEL
, 2),

680 
	mkFRO_HF_to_SDIO_CLK
 = 
MUX_A
(
CM_SDIOCLKSEL
, 3),

681 
	mkAUDIO_PLL_to_SDIO_CLK
 = 
MUX_A
(
CM_SDIOCLKSEL
, 4),

682 
	mkNONE_to_SDIO_CLK
 = 
MUX_A
(
CM_SDIOCLKSEL
, 7),

684 
	mkMCLK_to_LCD_CLK
 = 
MUX_A
(
CM_LCDCLKSEL
, 0),

685 
	mkLCDCLKIN_to_LCD_CLK
 = 
MUX_A
(
CM_LCDCLKSEL
, 1),

686 
	mkFRO_HF_to_LCD_CLK
 = 
MUX_A
(
CM_LCDCLKSEL
, 2),

687 
	mkNONE_to_LCD_CLK
 = 
MUX_A
(
CM_LCDCLKSEL
, 3),

689 
	mkMAIN_CLK_to_ASYNC_APB
 = 
MUX_A
(
CM_ASYNCAPB
, 0),

690 
	mkFRO12M_to_ASYNC_APB
 = 
MUX_A
(
CM_ASYNCAPB
, 1),

691 
	mkAUDIO_PLL_to_ASYNC_APB
 = 
MUX_A
(
CM_ASYNCAPB
, 2),

692 
	mkI2C_CLK_FC6_to_ASYNC_APB
 = 
MUX_A
(
CM_ASYNCAPB
, 3),

693 
	mkNONE_to_NONE
 = 0x80000000U,

694 } 
	tşock_©ch_id_t
;

697 
	e_şock_div_Çme


699 
	mkCLOCK_DivSy¡ickClk
 = 0,

700 
	mkCLOCK_DivArmTrClkDiv
 = 1,

701 
	mkCLOCK_DivCª0Clk
 = 2,

702 
	mkCLOCK_DivCª1Clk
 = 3,

703 
	mkCLOCK_DivSm¬tC¬d0Clk
 = 4,

704 
	mkCLOCK_DivSm¬tC¬d1Clk
 = 5,

705 
	mkCLOCK_DivAhbClk
 = 32,

706 
	mkCLOCK_DivClkOut
 = 33,

707 
	mkCLOCK_DivFrohfClk
 = 34,

708 
	mkCLOCK_DivSpifiClk
 = 36,

709 
	mkCLOCK_DivAdcAsyncClk
 = 37,

710 
	mkCLOCK_DivUsb0Clk
 = 38,

711 
	mkCLOCK_DivUsb1Clk
 = 39,

712 
	mkCLOCK_DivFrg
 = 40,

713 
	mkCLOCK_DivDmicClk
 = 42,

714 
	mkCLOCK_DivMClk
 = 43,

715 
	mkCLOCK_DivLcdClk
 = 44,

716 
	mkCLOCK_DivSùClk
 = 45,

717 
	mkCLOCK_DivEmcClk
 = 46,

718 
	mkCLOCK_DivSdioClk
 = 47

719 } 
	tşock_div_Çme_t
;

725 #ià
defšed
(
__ılu¥lus
)

729 
šlše
 
CLOCK_EÇbËClock
(
şock__Çme_t
 
şk
)

731 
ušt32_t
 
šdex
 = 
CLK_GATE_ABSTRACT_REG_OFFSET
(
şk
);

732 ià(
šdex
 < 3)

734 
SYSCON
->
AHBCLKCTRLSET
[
šdex
] = (1U << 
CLK_GATE_ABSTRACT_BITS_SHIFT
(
şk
));

738 
SYSCON
->
ASYNCAPBCTRL
 = 
SYSCON_ASYNCAPBCTRL_ENABLE
(1);

739 
ASYNC_SYSCON
->
ASYNCAPBCLKCTRLSET
 = (1U << 
CLK_GATE_ABSTRACT_BITS_SHIFT
(
şk
));

743 
šlše
 
CLOCK_Di§bËClock
(
şock__Çme_t
 
şk
)

745 
ušt32_t
 
šdex
 = 
CLK_GATE_ABSTRACT_REG_OFFSET
(
şk
);

746 ià(
šdex
 < 3)

748 
SYSCON
->
AHBCLKCTRLCLR
[
šdex
] = (1U << 
CLK_GATE_ABSTRACT_BITS_SHIFT
(
şk
));

752 
ASYNC_SYSCON
->
ASYNCAPBCLKCTRLCLR
 = (1U << 
CLK_GATE_ABSTRACT_BITS_SHIFT
(
şk
));

753 
SYSCON
->
ASYNCAPBCTRL
 = 
SYSCON_ASYNCAPBCTRL_ENABLE
(0);

760 
	e_şock_æashtim


762 
kCLOCK_FÏsh1Cyşe
 = 0,

763 
kCLOCK_FÏsh2Cyşe
,

764 
kCLOCK_FÏsh3Cyşe
,

765 
kCLOCK_FÏsh4Cyşe
,

766 
kCLOCK_FÏsh5Cyşe
,

767 
kCLOCK_FÏsh6Cyşe
,

768 
kCLOCK_FÏsh7Cyşe
,

769 
kCLOCK_FÏsh8Cyşe
,

770 
kCLOCK_FÏsh9Cyşe


771 } 
	tşock_æashtim_t
;

778 
šlše
 
CLOCK_S‘FLASHAcûssCyşes
(
şock_æashtim_t
 
şks
)

780 
ušt32_t
 
tmp
;

782 
tmp
 = 
SYSCON
->
FLASHCFG
 & ~(
SYSCON_FLASHCFG_FLASHTIM_MASK
);

785 
SYSCON
->
FLASHCFG
 = 
tmp
 | ((
ušt32_t
)
şks
 << 
SYSCON_FLASHCFG_FLASHTIM_SHIFT
);

795 
¡©us_t
 
CLOCK_S‘upFROClockšg
(
ušt32_t
 
iF»q
);

801 
CLOCK_A‰achClk
(
şock_©ch_id_t
 
cÚÃùiÚ
);

809 
CLOCK_S‘ClkDiv
(
şock_div_Çme_t
 
div_Çme
, 
ušt32_t
 
divided_by_v®ue
, 
boŞ
 
»£t
);

815 
CLOCK_S‘FLASHAcûssCyşesFÜF»q
(
ušt32_t
 
iF»q
);

819 
ušt32_t
 
CLOCK_G‘F»q
(
şock_Çme_t
 
şockName
);

823 
ušt32_t
 
CLOCK_G‘Fro12MF»q
();

827 
ušt32_t
 
CLOCK_G‘ClockOutClkF»q
();

831 
ušt32_t
 
CLOCK_G‘SpifiClkF»q
();

835 
ušt32_t
 
CLOCK_G‘AdcClkF»q
();

839 
ušt32_t
 
CLOCK_G‘Usb0ClkF»q
();

843 
ušt32_t
 
CLOCK_G‘Usb1ClkF»q
();

847 
ušt32_t
 
CLOCK_G‘MşkClkF»q
();

851 
ušt32_t
 
CLOCK_G‘SùClkF»q
();

855 
ušt32_t
 
CLOCK_G‘SdioClkF»q
();

859 
ušt32_t
 
CLOCK_G‘LcdClkF»q
();

863 
ušt32_t
 
CLOCK_G‘LcdClkIn
();

867 
ušt32_t
 
CLOCK_G‘ExtClkF»q
();

871 
ušt32_t
 
CLOCK_G‘WdtOscF»q
();

875 
ušt32_t
 
CLOCK_G‘FroHfF»q
();

879 
ušt32_t
 
CLOCK_G‘PÎOutF»q
();

883 
ušt32_t
 
CLOCK_G‘UsbPÎOutF»q
();

887 
ušt32_t
 
CLOCK_G‘AudioPÎOutF»q
();

891 
ušt32_t
 
CLOCK_G‘Osc32KF»q
();

895 
ušt32_t
 
CLOCK_G‘CÜeSysClkF»q
();

899 
ušt32_t
 
CLOCK_G‘I2SMClkF»q
();

903 
ušt32_t
 
CLOCK_G‘FËxCommClkF»q
(ušt32_ˆ
id
);

907 
__STATIC_INLINE
 
async_şock_¤c_t
 
CLOCK_G‘AsyncApbClkSrc
()

909  (
async_şock_¤c_t
)(
ASYNC_SYSCON
->
ASYNCAPBCLKSELA
 & 0x3);

914 
ušt32_t
 
CLOCK_G‘AsyncApbClkF»q
();

918 
ušt32_t
 
CLOCK_G‘AudioPLLInClockR©e
();

922 
ušt32_t
 
CLOCK_G‘Sy¡emPLLInClockR©e
();

931 
ušt32_t
 
CLOCK_G‘Sy¡emPLLOutClockR©e
(
boŞ
 
»compu‹
);

940 
ušt32_t
 
CLOCK_G‘AudioPLLOutClockR©e
(
boŞ
 
»compu‹
);

949 
ušt32_t
 
CLOCK_G‘USbPLLOutClockR©e
(
boŞ
 
»compu‹
);

955 
__STATIC_INLINE
 
CLOCK_S‘By·ssPLL
(
boŞ
 
by·ss
)

957 ià(
by·ss
)

959 
SYSCON
->
SYSPLLCTRL
 |ğ(1UL << 
SYSCON_SYSPLLCTRL_BYPASS_SHIFT
);

963 
SYSCON
->
SYSPLLCTRL
 &ğ~(1UL << 
SYSCON_SYSPLLCTRL_BYPASS_SHIFT
);

970 
__STATIC_INLINE
 
boŞ
 
CLOCK_IsSy¡emPLLLocked
()

972  (
boŞ
)((
SYSCON
->
SYSPLLSTAT
 & 
SYSCON_SYSPLLSTAT_LOCK_MASK
) != 0);

978 
__STATIC_INLINE
 
boŞ
 
CLOCK_IsUsbPLLLocked
()

980  (
boŞ
)((
SYSCON
->
USBPLLSTAT
 & 
SYSCON_USBPLLSTAT_LOCK_MASK
) != 0);

986 
__STATIC_INLINE
 
boŞ
 
CLOCK_IsAudioPLLLocked
()

988  (
boŞ
)((
SYSCON
->
AUDPLLSTAT
 & 
SYSCON_AUDPLLSTAT_LOCK_MASK
) != 0);

994 
__STATIC_INLINE
 
CLOCK_EÇbË_SysOsc
(
boŞ
 
’abË
)

996 if(
’abË
)

998 
SYSCON
->
PDRUNCFGCLR
[0] |ğ
SYSCON_PDRUNCFG_PDEN_VD2_ANA_MASK
;

999 
SYSCON
->
PDRUNCFGCLR
[1] |ğ
SYSCON_PDRUNCFG_PDEN_SYSOSC_MASK
;

1004 
SYSCON
->
PDRUNCFGSET
[0] = 
SYSCON_PDRUNCFG_PDEN_VD2_ANA_MASK
;

1005 
SYSCON
->
PDRUNCFGSET
[1] = 
SYSCON_PDRUNCFG_PDEN_SYSOSC_MASK
;

1014 
CLOCK_S‘StÜedPLLClockR©e
(
ušt32_t
 
¿‹
);

1020 
CLOCK_S‘StÜedAudioPLLClockR©e
(
ušt32_t
 
¿‹
);

1036 
	#PLL_CONFIGFLAG_USEINRATE
 (1 << 0è

	)

1037 
	#PLL_CONFIGFLAG_FORCENOFRACT
 \

1039 << 2è

	)

1051 
	s_¶l_cÚfig


1053 
ušt32_t
 
desœedR©e
;

1054 
ušt32_t
 
šputR©e
;

1055 
ušt32_t
 
æags
;

1056 } 
	t¶l_cÚfig_t
;

1061 
	#PLL_SETUPFLAG_POWERUP
 (1 << 0è

	)

1062 
	#PLL_SETUPFLAG_WAITLOCK
 (1 << 1è

	)

1063 
	#PLL_SETUPFLAG_ADGVOLT
 (1 << 2è

	)

1072 
	s_¶l_£tup


1074 
ušt32_t
 
¶lù¾
;

1075 
ušt32_t
 
¶Êdec
;

1076 
ušt32_t
 
¶Ídec
;

1077 
ušt32_t
 
¶lmdec
;

1078 
ušt32_t
 
¶lR©e
;

1079 
ušt32_t
 
aud¶läac
;

1080 
ušt32_t
 
æags
;

1081 } 
	t¶l_£tup_t
;

1085 
	e_¶l_”rÜ


1087 
kStus_PLL_Sucûss
 = 
MAKE_STATUS
(
kStusGroup_G’”ic
, 0),

1088 
kStus_PLL_OuutTooLow
 = 
MAKE_STATUS
(
kStusGroup_G’”ic
, 1),

1089 
kStus_PLL_OuutTooHigh
 = 
MAKE_STATUS
(
kStusGroup_G’”ic
, 2),

1090 
kStus_PLL_IÅutTooLow
 = 
MAKE_STATUS
(
kStusGroup_G’”ic
, 3),

1091 
kStus_PLL_IÅutTooHigh
 = 
MAKE_STATUS
(
kStusGroup_G’”ic
, 4),

1092 
kStus_PLL_OutsideIÁLim™
 = 
MAKE_STATUS
(
kStusGroup_G’”ic
, 5),

1093 
kStus_PLL_CCOTooLow
 = 
MAKE_STATUS
(
kStusGroup_G’”ic
, 6),

1094 
kStus_PLL_CCOTooHigh
 = 
MAKE_STATUS
(
kStusGroup_G’”ic
, 7)

1095 } 
	t¶l_”rÜ_t
;

1098 
	e_şock_usb_¤c


1100 
kCLOCK_UsbSrcFro
 = (
ušt32_t
)
kCLOCK_FroHf
,

1101 
kCLOCK_UsbSrcSy¡emPÎ
 = (
ušt32_t
)
kCLOCK_PÎOut
,

1102 
kCLOCK_UsbSrcMašClock
 = (
ušt32_t
)
kCLOCK_CÜeSysClk
,

1103 
kCLOCK_UsbSrcUsbPÎ
 = (
ušt32_t
)
kCLOCK_UsbPÎ
,

1105 
kCLOCK_UsbSrcNÚe
 = 
SYSCON_USB0CLKSEL_SEL
(7)

1106 } 
	tşock_usb_¤c_t
;

1109 
	e_usb_¶l_p£l


1111 
pS–_Divide_1
 = 0U,

1112 
pS–_Divide_2
,

1113 
pS–_Divide_4
,

1114 
pS–_Divide_8


1115 }
	tusb_¶l_p£l
;

1124 
	s_usb_¶l_£tup


1126 
ušt8_t
 
m£l
;

1127 
ušt8_t
 
p£l
;

1128 
ušt8_t
 
n£l
;

1129 
boŞ
 
dœeù
;

1130 
boŞ
 
by·ss
;

1131 
boŞ
 
fb£l
;

1132 
ušt32_t
 
šputR©e
;

1133 } 
	tusb_¶l_£tup_t
;

1139 
ušt32_t
 
CLOCK_G‘Sy¡emPLLOutFromS‘up
(
¶l_£tup_t
 *
pS‘up
);

1145 
ušt32_t
 
CLOCK_G‘AudioPLLOutFromS‘up
(
¶l_£tup_t
 *
pS‘up
);

1151 
ušt32_t
 
CLOCK_G‘AudioPLLOutFromF¿ùS‘up
(
¶l_£tup_t
 *
pS‘up
);

1157 
ušt32_t
 
CLOCK_G‘UsbPLLOutFromS‘up
(cÚ¡ 
usb_¶l_£tup_t
 *
pS‘up
);

1166 
¶l_”rÜ_t
 
CLOCK_S‘upPLLD©a
(
¶l_cÚfig_t
 *
pCÚŒŞ
, 
¶l_£tup_t
 *
pS‘up
);

1175 
¶l_”rÜ_t
 
CLOCK_S‘upAudioPLLD©a
(
¶l_cÚfig_t
 *
pCÚŒŞ
, 
¶l_£tup_t
 *
pS‘up
);

1187 
¶l_”rÜ_t
 
CLOCK_S‘upSy¡emPLLP»c
(
¶l_£tup_t
 *
pS‘up
, 
ušt32_t
 
æagcfg
);

1199 
¶l_”rÜ_t
 
CLOCK_S‘upAudioPLLP»c
(
¶l_£tup_t
 *
pS‘up
, 
ušt32_t
 
æagcfg
);

1211 
¶l_”rÜ_t
 
CLOCK_S‘upAudioPLLP»cF¿ù
(
¶l_£tup_t
 *
pS‘up
, 
ušt32_t
 
æagcfg
);

1223 
¶l_”rÜ_t
 
CLOCK_S‘PLLF»q
(cÚ¡ 
¶l_£tup_t
 *
pS‘up
);

1235 
¶l_”rÜ_t
 
CLOCK_S‘AudioPLLF»q
(cÚ¡ 
¶l_£tup_t
 *
pS‘up
);

1247 
¶l_”rÜ_t
 
CLOCK_S‘UsbPLLF»q
(cÚ¡ 
usb_¶l_£tup_t
 *
pS‘up
);

1260 
CLOCK_S‘upSy¡emPLLMuÉ
(
ušt32_t
 
muÉly_by
, ušt32_ˆ
šput_äeq
);

1266 
šlše
 
CLOCK_Di§bËUsbDeviûfs0Clock
(
şock__Çme_t
 
şk
)

1268 
CLOCK_Di§bËClock
(
şk
);

1276 
boŞ
 
CLOCK_EÇbËUsbfs0DeviûClock
(
şock_usb_¤c_t
 
¤c
, 
ušt32_t
 
äeq
);

1283 
boŞ
 
CLOCK_EÇbËUsbfs0Ho¡Clock
(
şock_usb_¤c_t
 
¤c
, 
ušt32_t
 
äeq
);

1290 
boŞ
 
CLOCK_EÇbËUsbhs0DeviûClock
(
şock_usb_¤c_t
 
¤c
, 
ušt32_t
 
äeq
);

1297 
boŞ
 
CLOCK_EÇbËUsbhs0Ho¡Clock
(
şock_usb_¤c_t
 
¤c
, 
ušt32_t
 
äeq
);

1299 #ià
defšed
(
__ılu¥lus
)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_ctimer.c

35 
	~"f¦_ùim”.h
"

47 
ušt32_t
 
CTIMER_G‘In¡ªû
(
CTIMER_Ty³
 *
ba£
);

53 
CTIMER_Ty³
 *cÚ¡ 
	gs_ùim”Ba£s
[] = 
CTIMER_BASE_PTRS
;

55 #ià!(
defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

57 cÚ¡ 
şock__Çme_t
 
	gs_ùim”Clocks
[] = 
CTIMER_CLOCKS
;

61 cÚ¡ 
»£t__Çme_t
 
	gs_ùim”Re£ts
[] = 
CTIMER_RSTS
;

64 
ùim”_ÿÎback_t
 *
	gs_ùim”C®lback
[
FSL_FEATURE_SOC_CTIMER_COUNT
] = {0};

67 
ùim”_ÿÎback_ty³_t
 
	gùim”C®lbackTy³
[
FSL_FEATURE_SOC_CTIMER_COUNT
] = {
kCTIMER_SšgËC®lback
};

70 cÚ¡ 
IRQn_Ty³
 
	gs_ùim”IRQ
[] = 
CTIMER_IRQS
;

75 
ušt32_t
 
	$CTIMER_G‘In¡ªû
(
CTIMER_Ty³
 *
ba£
)

77 
ušt32_t
 
š¡ªû
;

78 
ušt32_t
 
ùim”A¼ayCouÁ
 = ((
s_ùim”Ba£s
) / (s_ctimerBases[0]));

81 
š¡ªû
 = 0; in¡ªû < 
ùim”A¼ayCouÁ
; instance++)

83 ià(
s_ùim”Ba£s
[
š¡ªû
] =ğ
ba£
)

89 
	`as£¹
(
š¡ªû
 < 
ùim”A¼ayCouÁ
);

91  
š¡ªû
;

92 
	}
}

94 
	$CTIMER_In™
(
CTIMER_Ty³
 *
ba£
, cÚ¡ 
ùim”_cÚfig_t
 *
cÚfig
)

96 
	`as£¹
(
cÚfig
);

98 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

100 
	`CLOCK_EÇbËClock
(
s_ùim”Clocks
[
	`CTIMER_G‘In¡ªû
(
ba£
)]);

104 
	`RESET_P”h”®Re£t
(
s_ùim”Re£ts
[
	`CTIMER_G‘In¡ªû
(
ba£
)]);

107 
ba£
->
CTCR
 = 
	`CTIMER_CTCR_CTMODE
(
cÚfig
->
mode
è| 
	`CTIMER_CTCR_CINSEL
(cÚfig->
šput
);

110 
ba£
->
PR
 = 
	`CTIMER_PR_PRVAL
(
cÚfig
->
´esÿË
);

111 
	}
}

113 
	$CTIMER_Deš™
(
CTIMER_Ty³
 *
ba£
)

115 
ušt32_t
 
šdex
 = 
	`CTIMER_G‘In¡ªû
(
ba£
);

117 
ba£
->
TCR
 &ğ~
CTIMER_TCR_CEN_MASK
;

119 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

121 
	`CLOCK_Di§bËClock
(
s_ùim”Clocks
[
šdex
]);

125 
	`Di§bËIRQ
(
s_ùim”IRQ
[
šdex
]);

126 
	}
}

128 
	$CTIMER_G‘DeçuÉCÚfig
(
ùim”_cÚfig_t
 *
cÚfig
)

130 
	`as£¹
(
cÚfig
);

133 
cÚfig
->
mode
 = 
kCTIMER_Tim”Mode
;

135 
cÚfig
->
šput
 = 
kCTIMER_C­tu»_0
;

137 
cÚfig
->
´esÿË
 = 0;

138 
	}
}

140 
¡©us_t
 
	$CTIMER_S‘upPwm
(
CTIMER_Ty³
 *
ba£
,

141 
ùim”_m©ch_t
 
m©chChªÃl
,

142 
ušt8_t
 
dutyCyşeP”ûÁ
,

143 
ušt32_t
 
pwmF»q_Hz
,

144 
ušt32_t
 
¤cClock_Hz
,

145 
boŞ
 
’abËIÁ
)

147 
	`as£¹
(
pwmF»q_Hz
 > 0);

149 
ušt32_t
 
»g
;

150 
ušt32_t
 
³riod
, 
pul£P”iod
 = 0;

151 
ušt32_t
 
tim”Clock
 = 
¤cClock_Hz
 / (
ba£
->
PR
 + 1);

152 
ušt32_t
 
šdex
 = 
	`CTIMER_G‘In¡ªû
(
ba£
);

154 ià(
m©chChªÃl
 =ğ
kCTIMER_M©ch_3
)

156  
kStus_Fa
;

160 
ba£
->
PWMC
 |ğ(1U << 
m©chChªÃl
);

163 
»g
 = 
ba£
->
MCR
;

164 
»g
 &ğ~((
CTIMER_MCR_MR0R_MASK
 | 
CTIMER_MCR_MR0S_MASK
 | 
CTIMER_MCR_MR0I_MASK
è<< (
m©chChªÃl
 * 3));

167 ià(
’abËIÁ
)

169 
»g
 |ğ(
CTIMER_MCR_MR0I_MASK
 << (
CTIMER_MCR_MR0I_SHIFT
 + (
m©chChªÃl
 * 3)));

173 
»g
 |ğ
CTIMER_MCR_MR3R_MASK
;

175 
ba£
->
MCR
 = 
»g
;

178 
³riod
 = (
tim”Clock
 / 
pwmF»q_Hz
) - 1;

181 ià(
dutyCyşeP”ûÁ
 == 0)

183 
pul£P”iod
 = 
³riod
 + 1;

187 
pul£P”iod
 = (
³riod
 * (100 - 
dutyCyşeP”ûÁ
)) / 100;

191 
ba£
->
MR
[
kCTIMER_M©ch_3
] = 
³riod
;

194 
ba£
->
MR
[
m©chChªÃl
] = 
pul£P”iod
;

196 
	`CTIMER_CË¬StusFÏgs
(
ba£
, 
CTIMER_IR_MR0INT_MASK
 << 
m©chChªÃl
);

198 ià(
’abËIÁ
)

200 
	`EÇbËIRQ
(
s_ùim”IRQ
[
šdex
]);

203  
kStus_Sucûss
;

204 
	}
}

206 
	$CTIMER_Upd©ePwmDutycyşe
(
CTIMER_Ty³
 *
ba£
, 
ùim”_m©ch_t
 
m©chChªÃl
, 
ušt8_t
 
dutyCyşeP”ûÁ
)

208 
ušt32_t
 
pul£P”iod
 = 0, 
³riod
;

211 
³riod
 = 
ba£
->
MR
[
kCTIMER_M©ch_3
];

214 
pul£P”iod
 = (
³riod
 * 
dutyCyşeP”ûÁ
) / 100;

217 ià(
dutyCyşeP”ûÁ
 == 0)

219 
pul£P”iod
 = 
³riod
 + 1;

223 
pul£P”iod
 = (
³riod
 * (100 - 
dutyCyşeP”ûÁ
)) / 100;

227 
ba£
->
MR
[
m©chChªÃl
] = 
pul£P”iod
;

228 
	}
}

230 
	$CTIMER_S‘upM©ch
(
CTIMER_Ty³
 *
ba£
, 
ùim”_m©ch_t
 
m©chChªÃl
, cÚ¡ 
ùim”_m©ch_cÚfig_t
 *
cÚfig
)

232 
ušt32_t
 
»g
;

233 
ušt32_t
 
šdex
 = 
	`CTIMER_G‘In¡ªû
(
ba£
);

236 
»g
 = 
ba£
->
MCR
;

237 
»g
 &ğ~((
CTIMER_MCR_MR0R_MASK
 | 
CTIMER_MCR_MR0S_MASK
 | 
CTIMER_MCR_MR0I_MASK
è<< (
m©chChªÃl
 * 3));

238 
»g
 |ğ(
ušt32_t
)((ušt32_t)(
cÚfig
->
’abËCouÁ”Re£t
è<< (
CTIMER_MCR_MR0R_SHIFT
 + (
m©chChªÃl
 * 3)));

239 
»g
 |ğ(
ušt32_t
)((ušt32_t)(
cÚfig
->
’abËCouÁ”Stİ
è<< (
CTIMER_MCR_MR0S_SHIFT
 + (
m©chChªÃl
 * 3)));

240 
»g
 |ğ(
ušt32_t
)((ušt32_t)(
cÚfig
->
’abËIÁ”ru±
è<< (
CTIMER_MCR_MR0I_SHIFT
 + (
m©chChªÃl
 * 3)));

241 
ba£
->
MCR
 = 
»g
;

243 
»g
 = 
ba£
->
EMR
;

245 
»g
 &ğ~(
CTIMER_EMR_EMC0_MASK
 << (
m©chChªÃl
 * 2));

246 
»g
 |ğ(
ušt32_t
)
cÚfig
->
outCÚŒŞ
 << (
CTIMER_EMR_EMC0_SHIFT
 + (
m©chChªÃl
 * 2));

249 
»g
 &ğ~(
CTIMER_EMR_EM0_MASK
 << 
m©chChªÃl
);

250 
»g
 |ğ(
ušt32_t
)
cÚfig
->
outPšIn™S‹
 << 
m©chChªÃl
;

251 
ba£
->
EMR
 = 
»g
;

254 
ba£
->
MR
[
m©chChªÃl
] = 
cÚfig
->
m©chV®ue
;

256 
	`CTIMER_CË¬StusFÏgs
(
ba£
, 
CTIMER_IR_MR0INT_MASK
 << 
m©chChªÃl
);

258 ià(
cÚfig
->
’abËIÁ”ru±
)

260 
	`EÇbËIRQ
(
s_ùim”IRQ
[
šdex
]);

262 
	}
}

264 
	$CTIMER_S‘upC­tu»
(
CTIMER_Ty³
 *
ba£
,

265 
ùim”_ÿ±u»_chªÃl_t
 
ÿ±u»
,

266 
ùim”_ÿ±u»_edge_t
 
edge
,

267 
boŞ
 
’abËIÁ
)

269 
ušt32_t
 
»g
 = 
ba£
->
CCR
;

270 
ušt32_t
 
šdex
 = 
	`CTIMER_G‘In¡ªû
(
ba£
);

273 
»g
 &ğ~((
CTIMER_CCR_CAP0RE_MASK
 | 
CTIMER_CCR_CAP0FE_MASK
 | 
CTIMER_CCR_CAP0I_MASK
è<< (
ÿ±u»
 * 3));

274 
»g
 |ğ(
ušt32_t
)
edge
 << (
CTIMER_CCR_CAP0RE_SHIFT
 + (
ÿ±u»
 * 3));

276 
	`CTIMER_CË¬StusFÏgs
(
ba£
, (
kCTIMER_C­tu»0FÏg
 << 
ÿ±u»
));

278 ià(
’abËIÁ
)

280 
»g
 |ğ
CTIMER_CCR_CAP0I_MASK
 << (
ÿ±u»
 * 3);

281 
	`EÇbËIRQ
(
s_ùim”IRQ
[
šdex
]);

283 
ba£
->
CCR
 = 
»g
;

284 
	}
}

286 
	$CTIMER_Regi¡”C®lBack
(
CTIMER_Ty³
 *
ba£
, 
ùim”_ÿÎback_t
 *
cb_func
, 
ùim”_ÿÎback_ty³_t
 
cb_ty³
)

288 
ušt32_t
 
šdex
 = 
	`CTIMER_G‘In¡ªû
(
ba£
);

289 
s_ùim”C®lback
[
šdex
] = 
cb_func
;

290 
ùim”C®lbackTy³
[
šdex
] = 
cb_ty³
;

291 
	}
}

293 
	$CTIMER_G’”icIRQHªdËr
(
ušt32_t
 
šdex
)

295 
ušt32_t
 
št_¡©
, 
i
, 
mask
;

297 
št_¡©
 = 
	`CTIMER_G‘StusFÏgs
(
s_ùim”Ba£s
[
šdex
]);

299 
	`CTIMER_CË¬StusFÏgs
(
s_ùim”Ba£s
[
šdex
], 
št_¡©
);

300 ià(
ùim”C®lbackTy³
[
šdex
] =ğ
kCTIMER_SšgËC®lback
)

302 ià(
s_ùim”C®lback
[
šdex
][0])

304 
s_ùim”C®lback
[
šdex
][0](
št_¡©
);

309 #ià
	`defšed
(
FSL_FEATURE_CTIMER_HAS_IR_CR3INT
) && FSL_FEATURE_CTIMER_HAS_IR_CR3INT

310 
i
 = 0; i <ğ
CTIMER_IR_CR3INT_SHIFT
; i++)

312 
i
 = 0; i <ğ
CTIMER_IR_CR2INT_SHIFT
; i++)

315 
mask
 = 0x01 << 
i
;

317 ià((
št_¡©
 & 
mask
è&& (
s_ùim”C®lback
[
šdex
][
i
]))

319 
s_ùim”C®lback
[
šdex
][
i
](
št_¡©
);

325 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

326 
	`__DSB
();

328 
	}
}

331 #ià
defšed
(
CTIMER0
)

332 
	$CTIMER0_Driv”IRQHªdËr
()

334 
	`CTIMER_G’”icIRQHªdËr
(0);

337 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

338 
	`__DSB
();

340 
	}
}

343 #ià
defšed
(
CTIMER1
)

344 
	$CTIMER1_Driv”IRQHªdËr
()

346 
	`CTIMER_G’”icIRQHªdËr
(1);

349 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

350 
	`__DSB
();

352 
	}
}

355 #ià
defšed
(
CTIMER2
)

356 
	$CTIMER2_Driv”IRQHªdËr
()

358 
	`CTIMER_G’”icIRQHªdËr
(2);

361 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

362 
	`__DSB
();

364 
	}
}

367 #ià
defšed
(
CTIMER3
)

368 
	$CTIMER3_Driv”IRQHªdËr
()

370 
	`CTIMER_G’”icIRQHªdËr
(3);

373 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

374 
	`__DSB
();

376 
	}
}

379 #ià
defšed
(
CTIMER4
)

380 
	$CTIMER4_Driv”IRQHªdËr
()

382 
	`CTIMER_G’”icIRQHªdËr
(4);

385 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

386 
	`__DSB
();

388 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_ctimer.h

34 #iâdeà
_FSL_CTIMER_H_


35 
	#_FSL_CTIMER_H_


	)

37 
	~"f¦_commÚ.h
"

52 
	#FSL_CTIMER_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 0, 0)è

	)

56 
	e_ùim”_ÿ±u»_chªÃl


58 
	mkCTIMER_C­tu»_0
 = 0U,

59 
	mkCTIMER_C­tu»_1
,

60 
	mkCTIMER_C­tu»_2
,

61 #ià
defšed
(
FSL_FEATURE_CTIMER_HAS_CCR_CAP3
) && FSL_FEATURE_CTIMER_HAS_CCR_CAP3

62 
	mkCTIMER_C­tu»_3


64 } 
	tùim”_ÿ±u»_chªÃl_t
;

67 
	e_ùim”_ÿ±u»_edge


69 
	mkCTIMER_C­tu»_Ri£Edge
 = 1U,

70 
	mkCTIMER_C­tu»_F®lEdge
 = 2U,

71 
	mkCTIMER_C­tu»_BÙhEdge
 = 3U,

72 } 
	tùim”_ÿ±u»_edge_t
;

75 
	e_ùim”_m©ch


77 
	mkCTIMER_M©ch_0
 = 0U,

78 
	mkCTIMER_M©ch_1
,

79 
	mkCTIMER_M©ch_2
,

80 
	mkCTIMER_M©ch_3


81 } 
	tùim”_m©ch_t
;

84 
	e_ùim”_m©ch_ouut_cÚŒŞ


86 
	mkCTIMER_Ouut_NoAùiÚ
 = 0U,

87 
	mkCTIMER_Ouut_CË¬
,

88 
	mkCTIMER_Ouut_S‘
,

89 
	mkCTIMER_Ouut_ToggË


90 } 
	tùim”_m©ch_ouut_cÚŒŞ_t
;

93 
	e_ùim”_tim”_mode


95 
	mkCTIMER_Tim”Mode
 = 0U,

96 
	mkCTIMER_Inü—£OnRi£Edge
,

97 
	mkCTIMER_Inü—£OnF®lEdge
,

98 
	mkCTIMER_Inü—£OnBÙhEdge


99 } 
	tùim”_tim”_mode_t
;

102 
	e_ùim”_š‹¼u±_’abË


104 
	mkCTIMER_M©ch0IÁ”ru±EÇbË
 = 
CTIMER_MCR_MR0I_MASK
,

105 
	mkCTIMER_M©ch1IÁ”ru±EÇbË
 = 
CTIMER_MCR_MR1I_MASK
,

106 
	mkCTIMER_M©ch2IÁ”ru±EÇbË
 = 
CTIMER_MCR_MR2I_MASK
,

107 
	mkCTIMER_M©ch3IÁ”ru±EÇbË
 = 
CTIMER_MCR_MR3I_MASK
,

108 
	mkCTIMER_C­tu»0IÁ”ru±EÇbË
 = 
CTIMER_CCR_CAP0I_MASK
,

109 
	mkCTIMER_C­tu»1IÁ”ru±EÇbË
 = 
CTIMER_CCR_CAP1I_MASK
,

110 
	mkCTIMER_C­tu»2IÁ”ru±EÇbË
 = 
CTIMER_CCR_CAP2I_MASK
,

111 #ià
defšed
(
FSL_FEATURE_CTIMER_HAS_CCR_CAP3
) && FSL_FEATURE_CTIMER_HAS_CCR_CAP3

112 
	mkCTIMER_C­tu»3IÁ”ru±EÇbË
 = 
CTIMER_CCR_CAP3I_MASK
,

114 } 
	tùim”_š‹¼u±_’abË_t
;

117 
	e_ùim”_¡©us_æags


119 
	mkCTIMER_M©ch0FÏg
 = 
CTIMER_IR_MR0INT_MASK
,

120 
	mkCTIMER_M©ch1FÏg
 = 
CTIMER_IR_MR1INT_MASK
,

121 
	mkCTIMER_M©ch2FÏg
 = 
CTIMER_IR_MR2INT_MASK
,

122 
	mkCTIMER_M©ch3FÏg
 = 
CTIMER_IR_MR3INT_MASK
,

123 
	mkCTIMER_C­tu»0FÏg
 = 
CTIMER_IR_CR0INT_MASK
,

124 
	mkCTIMER_C­tu»1FÏg
 = 
CTIMER_IR_CR1INT_MASK
,

125 
	mkCTIMER_C­tu»2FÏg
 = 
CTIMER_IR_CR2INT_MASK
,

126 #ià
defšed
(
FSL_FEATURE_CTIMER_HAS_IR_CR3INT
) && FSL_FEATURE_CTIMER_HAS_IR_CR3INT

127 
	mkCTIMER_C­tu»3FÏg
 = 
CTIMER_IR_CR3INT_MASK
,

129 } 
	tùim”_¡©us_æags_t
;

131 (*
	tùim”_ÿÎback_t
)(
	tušt32_t
 
	tæags
);

139 
kCTIMER_SšgËC®lback
,

141 
kCTIMER_MuÉËC®lback


143 } 
	tùim”_ÿÎback_ty³_t
;

150 
	s_ùim”_m©ch_cÚfig


152 
ušt32_t
 
m©chV®ue
;

153 
boŞ
 
’abËCouÁ”Re£t
;

155 
boŞ
 
’abËCouÁ”Stİ
;

157 
ùim”_m©ch_ouut_cÚŒŞ_t
 
outCÚŒŞ
;

158 
boŞ
 
outPšIn™S‹
;

159 
boŞ
 
’abËIÁ”ru±
;

162 } 
	tùim”_m©ch_cÚfig_t
;

173 
	s_ùim”_cÚfig


175 
ùim”_tim”_mode_t
 
mode
;

176 
ùim”_ÿ±u»_chªÃl_t
 
šput
;

178 
ušt32_t
 
´esÿË
;

179 } 
	tùim”_cÚfig_t
;

185 #ià
	`defšed
(
__ılu¥lus
)

202 
	`CTIMER_In™
(
CTIMER_Ty³
 *
ba£
, cÚ¡ 
ùim”_cÚfig_t
 *
cÚfig
);

209 
	`CTIMER_Deš™
(
CTIMER_Ty³
 *
ba£
);

222 
	`CTIMER_G‘DeçuÉCÚfig
(
ùim”_cÚfig_t
 *
cÚfig
);

252 
¡©us_t
 
	`CTIMER_S‘upPwm
(
CTIMER_Ty³
 *
ba£
,

253 
ùim”_m©ch_t
 
m©chChªÃl
,

254 
ušt8_t
 
dutyCyşeP”ûÁ
,

255 
ušt32_t
 
pwmF»q_Hz
,

256 
ušt32_t
 
¤cClock_Hz
,

257 
boŞ
 
’abËIÁ
);

266 
	`CTIMER_Upd©ePwmDutycyşe
(
CTIMER_Ty³
 *
ba£
, 
ùim”_m©ch_t
 
m©chChªÃl
, 
ušt8_t
 
dutyCyşeP”ûÁ
);

279 
	`CTIMER_S‘upM©ch
(
CTIMER_Ty³
 *
ba£
, 
ùim”_m©ch_t
 
m©chChªÃl
, cÚ¡ 
ùim”_m©ch_cÚfig_t
 *
cÚfig
);

290 
	`CTIMER_S‘upC­tu»
(
CTIMER_Ty³
 *
ba£
,

291 
ùim”_ÿ±u»_chªÃl_t
 
ÿ±u»
,

292 
ùim”_ÿ±u»_edge_t
 
edge
,

293 
boŞ
 
’abËIÁ
);

302 
	`CTIMER_Regi¡”C®lBack
(
CTIMER_Ty³
 *
ba£
, 
ùim”_ÿÎback_t
 *
cb_func
, 
ùim”_ÿÎback_ty³_t
 
cb_ty³
);

316 
šlše
 
	`CTIMER_EÇbËIÁ”ru±s
(
CTIMER_Ty³
 *
ba£
, 
ušt32_t
 
mask
)

319 
ba£
->
MCR
 |ğ
mask
 & (
CTIMER_MCR_MR0I_MASK
 | 
CTIMER_MCR_MR1I_MASK
 | 
CTIMER_MCR_MR2I_MASK
 | 
CTIMER_MCR_MR3I_MASK
);

322 
ba£
->
CCR
 |ğ
mask
 & (
CTIMER_CCR_CAP0I_MASK
 | 
CTIMER_CCR_CAP1I_MASK
 | 
CTIMER_CCR_CAP2I_MASK


323 #ià
	`defšed
(
FSL_FEATURE_CTIMER_HAS_CCR_CAP3
) && FSL_FEATURE_CTIMER_HAS_CCR_CAP3

324 | 
CTIMER_CCR_CAP3I_MASK


336 
šlše
 
	`CTIMER_Di§bËIÁ”ru±s
(
CTIMER_Ty³
 *
ba£
, 
ušt32_t
 
mask
)

339 
ba£
->
MCR
 &ğ~(
mask
 & (
CTIMER_MCR_MR0I_MASK
 | 
CTIMER_MCR_MR1I_MASK
 | 
CTIMER_MCR_MR2I_MASK
 | 
CTIMER_MCR_MR3I_MASK
));

342 
ba£
->
CCR
 &ğ~(
mask
 & (
CTIMER_CCR_CAP0I_MASK
 | 
CTIMER_CCR_CAP1I_MASK
 | 
CTIMER_CCR_CAP2I_MASK


343 #ià
	`defšed
(
FSL_FEATURE_CTIMER_HAS_CCR_CAP3
) && FSL_FEATURE_CTIMER_HAS_CCR_CAP3

344 | 
CTIMER_CCR_CAP3I_MASK


357 
šlše
 
ušt32_t
 
	`CTIMER_G‘EÇbËdIÁ”ru±s
(
CTIMER_Ty³
 *
ba£
)

359 
ušt32_t
 
’abËdIÁrs
 = 0;

362 
’abËdIÁrs
 =

363 
ba£
->
MCR
 & (
CTIMER_MCR_MR0I_MASK
 | 
CTIMER_MCR_MR1I_MASK
 | 
CTIMER_MCR_MR2I_MASK
 | 
CTIMER_MCR_MR3I_MASK
);

366 
’abËdIÁrs
 |ğ
ba£
->
CCR
 & (
CTIMER_CCR_CAP0I_MASK
 | 
CTIMER_CCR_CAP1I_MASK
 | 
CTIMER_CCR_CAP2I_MASK


367 #ià
	`defšed
(
FSL_FEATURE_CTIMER_HAS_CCR_CAP3
) && FSL_FEATURE_CTIMER_HAS_CCR_CAP3

368 | 
CTIMER_CCR_CAP3I_MASK


372  
’abËdIÁrs
;

390 
šlše
 
ušt32_t
 
	`CTIMER_G‘StusFÏgs
(
CTIMER_Ty³
 *
ba£
)

392  
ba£
->
IR
;

402 
šlše
 
	`CTIMER_CË¬StusFÏgs
(
CTIMER_Ty³
 *
ba£
, 
ušt32_t
 
mask
)

404 
ba£
->
IR
 = 
mask
;

419 
šlše
 
	`CTIMER_S¹Tim”
(
CTIMER_Ty³
 *
ba£
)

421 
ba£
->
TCR
 |ğ
CTIMER_TCR_CEN_MASK
;

429 
šlše
 
	`CTIMER_StİTim”
(
CTIMER_Ty³
 *
ba£
)

431 
ba£
->
TCR
 &ğ~
CTIMER_TCR_CEN_MASK
;

443 
šlše
 
	`CTIMER_Re£t
(
CTIMER_Ty³
 *
ba£
)

445 
ba£
->
TCR
 |ğ
CTIMER_TCR_CRST_MASK
;

446 
ba£
->
TCR
 &ğ~
CTIMER_TCR_CRST_MASK
;

449 #ià
	`defšed
(
__ılu¥lus
)

450 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_dma.c

35 
	~"f¦_dma.h
"

50 
št32_t
 
DMA_G‘In¡ªû
(
DMA_Ty³
 *
ba£
);

57 
DMA_Ty³
 *cÚ¡ 
	gs_dmaBa£s
[] = 
DMA_BASE_PTRS
;

60 cÚ¡ 
IRQn_Ty³
 
	gs_dmaIRQNumb”
[] = 
DMA_IRQS
;

63 
dma_hªdË_t
 *
	gs_DMAHªdË
[
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
];

66 #ià
defšed
(
__ICCARM__
)

67 #´agm¨
d©a_®ignm’t
 = 512

68 
dma_desütÜ_t
 
	gs_dma_desütÜ_bË
[
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
] = {0};

69 #–ià
defšed
(
__CC_ARM
)

70 
__©Œibu‹__
((
	$®igÃd
(512))è
dma_desütÜ_t
 
s_dma_desütÜ_bË
[
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
] = {0
	}
};

71 #–ià
defšed
(
__GNUC__
)

72 
__©Œibu‹__
((
	$®igÃd
(512))è
dma_desütÜ_t
 
s_dma_desütÜ_bË
[
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
] = {0
	}
};

79 
št32_t
 
	$DMA_G‘In¡ªû
(
DMA_Ty³
 *
ba£
)

81 
št32_t
 
š¡ªû
;

83 
š¡ªû
 = 0; in¡ªû < 
	`ARRAY_SIZE
(
s_dmaBa£s
); instance++)

85 ià(
s_dmaBa£s
[
š¡ªû
] =ğ
ba£
)

90 
	`as£¹
(
š¡ªû
 < 
	`ARRAY_SIZE
(
s_dmaBa£s
));

91  
š¡ªû
 < 
	`ARRAY_SIZE
(
s_dmaBa£s
) ? instance : -1;

92 
	}
}

94 
	$DMA_In™
(
DMA_Ty³
 *
ba£
)

96 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

98 
	`CLOCK_EÇbËClock
(
kCLOCK_Dma
);

101 
ba£
->
SRAMBASE
 = (
ušt32_t
)
s_dma_desütÜ_bË
;

103 
ba£
->
CTRL
 |ğ
DMA_CTRL_ENABLE_MASK
;

104 
	}
}

106 
	$DMA_Deš™
(
DMA_Ty³
 *
ba£
)

108 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

110 
ba£
->
CTRL
 &ğ~(
DMA_CTRL_ENABLE_MASK
);

112 
	}
}

114 
	$DMA_CÚfigu»ChªÃlTrigg”
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
, 
dma_chªÃl_Œigg”_t
 *
Œigg”
)

116 
	`as£¹
((
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
è&& (
NULL
 !ğ
Œigg”
));

118 
ušt32_t
 
tmp
 = (
DMA_CHANNEL_CFG_HWTRIGEN_MASK
 | 
DMA_CHANNEL_CFG_TRIGPOL_MASK
 | 
DMA_CHANNEL_CFG_TRIGTYPE_MASK
 |

119 
DMA_CHANNEL_CFG_TRIGBURST_MASK
 | 
DMA_CHANNEL_CFG_BURSTPOWER_MASK
 |

120 
DMA_CHANNEL_CFG_SRCBURSTWRAP_MASK
 | 
DMA_CHANNEL_CFG_DSTBURSTWRAP_MASK
);

121 
tmp
 = 
ba£
->
CHANNEL
[
chªÃl
].
CFG
 & (~tmp);

122 
tmp
 |ğ(
ušt32_t
)(
Œigg”
->
ty³
è| (ušt32_t)Ñrigg”->
bur¡
è| (ušt32_t)Ñrigg”->
w¿p
);

123 
ba£
->
CHANNEL
[
chªÃl
].
CFG
 = 
tmp
;

124 
	}
}

133 
ušt32_t
 
	$DMA_G‘RemaššgBy‹s
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
)

135 
	`as£¹
(
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
);

145 ià((!(
ba£
->
COMMON
[
	`DMA_CHANNEL_GROUP
(
chªÃl
)].
ACTIVE
 & (1U << (
	`DMA_CHANNEL_INDEX
(channel))))) &&

146 (0x3FF =ğ((
ba£
->
CHANNEL
[
chªÃl
].
XFERCFG
 & 
DMA_CHANNEL_XFERCFG_XFERCOUNT_MASK
) >>

147 
DMA_CHANNEL_XFERCFG_XFERCOUNT_SHIFT
)))

152  
ba£
->
CHANNEL
[
chªÃl
].
XFERCFG
 + 1;

153 
	}
}

155 
	$DMA_S‘upDesütÜ
(

156 
dma_desütÜ_t
 *
desc
, 
ušt32_t
 
xãrcfg
, *
¤cEndAddr
, *
d¡EndAddr
, *
ÃxtDesc
)

158 
desc
->
xãrcfg
 = xfercfg;

159 
desc
->
¤cEndAddr
 = srcEndAddr;

160 
desc
->
d¡EndAddr
 = dstEndAddr;

161 
desc
->
lškToNextDesc
 = 
ÃxtDesc
;

162 
	}
}

165 
	$DMA_S‘upXãrCFG
(
dma_xãrcfg_t
 *
xãrcfg
, 
ušt32_t
 *
xãrcfg_addr
)

167 
	`as£¹
(
xãrcfg
 !ğ
NULL
);

169 
	`as£¹
((
xãrcfg
->
¤cInc
 == 0) || (xfercfg->srcInc == 1) || (xfercfg->srcInc == 2) || (xfercfg->srcInc == 4));

171 
	`as£¹
((
xãrcfg
->
d¡Inc
 == 0) || (xfercfg->dstInc == 1) || (xfercfg->dstInc == 2) || (xfercfg->dstInc == 4));

173 
	`as£¹
((
xãrcfg
->
by‹Width
 == 1) || (xfercfg->byteWidth == 2) || (xfercfg->byteWidth == 4));

175 
	`as£¹
(
xãrcfg
->
ŒªsãrCouÁ
 <ğ
DMA_MAX_TRANSFER_COUNT
);

177 
ušt32_t
 
xãr
 = 0, 
tmp
;

179 
xãr
 |ğ
	`DMA_CHANNEL_XFERCFG_CFGVALID
(
xãrcfg
->
v®id
 ? 1 : 0);

181 
xãr
 |ğ
	`DMA_CHANNEL_XFERCFG_RELOAD
(
xãrcfg
->
»lßd
 ? 1 : 0);

183 
xãr
 |ğ
	`DMA_CHANNEL_XFERCFG_SWTRIG
(
xãrcfg
->
swŒig
 ? 1 : 0);

185 
xãr
 |ğ
	`DMA_CHANNEL_XFERCFG_CLRTRIG
(
xãrcfg
->
ş¹rig
 ? 1 : 0);

187 
xãr
 |ğ
	`DMA_CHANNEL_XFERCFG_SETINTA
(
xãrcfg
->
štA
 ? 1 : 0);

189 
xãr
 |ğ
	`DMA_CHANNEL_XFERCFG_SETINTB
(
xãrcfg
->
štB
 ? 1 : 0);

191 
tmp
 = 
xãrcfg
->
by‹Width
 == 4 ? 2 : xfercfg->byteWidth - 1;

192 
xãr
 |ğ
	`DMA_CHANNEL_XFERCFG_WIDTH
(
tmp
);

194 
tmp
 = 
xãrcfg
->
¤cInc
 == 4 ? 3 : xfercfg->srcInc;

195 
xãr
 |ğ
	`DMA_CHANNEL_XFERCFG_SRCINC
(
tmp
);

197 
tmp
 = 
xãrcfg
->
d¡Inc
 == 4 ? 3 : xfercfg->dstInc;

198 
xãr
 |ğ
	`DMA_CHANNEL_XFERCFG_DSTINC
(
tmp
);

200 
xãr
 |ğ
	`DMA_CHANNEL_XFERCFG_XFERCOUNT
(
xãrcfg
->
ŒªsãrCouÁ
 - 1);

203 *
xãrcfg_addr
 = 
xãr
;

204 
	}
}

206 
	$DMA_C»©eDesütÜ
(
dma_desütÜ_t
 *
desc
, 
dma_xãrcfg_t
 *
xãrcfg
, *
¤cAddr
, *
d¡Addr
, *
ÃxtDesc
)

208 
ušt32_t
 
xãrcfg_»g
 = 0;

210 
	`as£¹
((
NULL
 !ğ
desc
è&& (0 =ğ(
ušt32_t
)desø% 16è&& (NULL !ğ
xãrcfg
));

211 
	`as£¹
((
NULL
 !ğ
¤cAddr
è&& (0 =ğ(
ušt32_t
)¤cAdd¸% 
xãrcfg
->
by‹Width
));

212 
	`as£¹
((
NULL
 !ğ
d¡Addr
è&& (0 =ğ(
ušt32_t
)d¡Add¸% 
xãrcfg
->
by‹Width
));

213 
	`as£¹
((
NULL
 =ğ
ÃxtDesc
è|| (0 =ğ(
ušt32_t
)nextDesc % 16));

216 
	`DMA_S‘upXãrCFG
(
xãrcfg
, &
xãrcfg_»g
);

219 
	`DMA_S‘upDesütÜ
(

220 
desc
, 
xãrcfg_»g
, (
ušt8_t
 *)
¤cAddr
 + (
xãrcfg
->
¤cInc
 * xãrcfg->
by‹Width
 * (xãrcfg->
ŒªsãrCouÁ
 - 1)),

221 (
ušt8_t
 *)
d¡Addr
 + (
xãrcfg
->
d¡Inc
 * xãrcfg->
by‹Width
 * (xãrcfg->
ŒªsãrCouÁ
 - 1)), 
ÃxtDesc
);

222 
	}
}

224 
	$DMA_AbÜtT¿nsãr
(
dma_hªdË_t
 *
hªdË
)

226 
	`as£¹
(
NULL
 !ğ
hªdË
);

228 
	`DMA_Di§bËChªÃl
(
hªdË
->
ba£
, hªdË->
chªÃl
);

229 
hªdË
->
ba£
->
COMMON
[
	`DMA_CHANNEL_GROUP
(hªdË->
chªÃl
)].
BUSY
 & (1U << 
	`DMA_CHANNEL_INDEX
(handle->channel)))

232 
hªdË
->
ba£
->
COMMON
[
	`DMA_CHANNEL_GROUP
(hªdË->
chªÃl
)].
ABORT
 |ğ1U << 
	`DMA_CHANNEL_INDEX
(handle->channel);

233 
	`DMA_EÇbËChªÃl
(
hªdË
->
ba£
, hªdË->
chªÃl
);

234 
	}
}

236 
	$DMA_C»©eHªdË
(
dma_hªdË_t
 *
hªdË
, 
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
)

238 
št32_t
 
dmaIn¡ªû
;

239 
	`as£¹
((
NULL
 !ğ
hªdË
è&& (
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
));

242 
dmaIn¡ªû
 = 
	`DMA_G‘In¡ªû
(
ba£
);

244 
	`mem£t
(
hªdË
, 0, (*handle));

245 
hªdË
->
ba£
 = base;

246 
hªdË
->
chªÃl
 = channel;

247 
s_DMAHªdË
[
chªÃl
] = 
hªdË
;

249 
	`EÇbËIRQ
(
s_dmaIRQNumb”
[
dmaIn¡ªû
]);

250 
	}
}

252 
	$DMA_S‘C®lback
(
dma_hªdË_t
 *
hªdË
, 
dma_ÿÎback
 
ÿÎback
, *
u£rD©a
)

254 
	`as£¹
(
hªdË
 !ğ
NULL
);

256 
hªdË
->
ÿÎback
 = callback;

257 
hªdË
->
u£rD©a
 = userData;

258 
	}
}

260 
	$DMA_P»·»T¿nsãr
(
dma_Œªsãr_cÚfig_t
 *
cÚfig
,

261 *
¤cAddr
,

262 *
d¡Addr
,

263 
ušt32_t
 
by‹Width
,

264 
ušt32_t
 
ŒªsãrBy‹s
,

265 
dma_Œªsãr_ty³_t
 
ty³
,

266 *
ÃxtDesc
)

268 
ušt32_t
 
xãr_couÁ
;

269 
	`as£¹
((
NULL
 !ğ
cÚfig
è&& (NULL !ğ
¤cAddr
è&& (NULL !ğ
d¡Addr
));

270 
	`as£¹
((
by‹Width
 == 1) || (byteWidth == 2) || (byteWidth == 4));

273 
xãr_couÁ
 = 
ŒªsãrBy‹s
 / 
by‹Width
;

274 
	`as£¹
((
xãr_couÁ
 <ğ
DMA_MAX_TRANSFER_COUNT
è&& (0 =ğ
ŒªsãrBy‹s
 % 
by‹Width
));

276 
	`mem£t
(
cÚfig
, 0, (*config));

277 
ty³
)

279 
kDMA_MemÜyToMemÜy
:

280 
cÚfig
->
xãrcfg
.
¤cInc
 = 1;

281 
cÚfig
->
xãrcfg
.
d¡Inc
 = 1;

282 
cÚfig
->
isP”h
 = 
çl£
;

284 
kDMA_P”h”®ToMemÜy
:

286 
cÚfig
->
xãrcfg
.
¤cInc
 = 0;

287 
cÚfig
->
xãrcfg
.
d¡Inc
 = 1;

288 
cÚfig
->
isP”h
 = 
Œue
;

290 
kDMA_MemÜyToP”h”®
:

292 
cÚfig
->
xãrcfg
.
¤cInc
 = 1;

293 
cÚfig
->
xãrcfg
.
d¡Inc
 = 0;

294 
cÚfig
->
isP”h
 = 
Œue
;

296 
kDMA_SticToStic
:

297 
cÚfig
->
xãrcfg
.
¤cInc
 = 0;

298 
cÚfig
->
xãrcfg
.
d¡Inc
 = 0;

299 
cÚfig
->
isP”h
 = 
Œue
;

305 
cÚfig
->
d¡Addr
 = (
ušt8_t
 *)dstAddr;

306 
cÚfig
->
¤cAddr
 = (
ušt8_t
 *)srcAddr;

307 
cÚfig
->
ÃxtDesc
 = (
ušt8_t
 *)nextDesc;

308 
cÚfig
->
xãrcfg
.
ŒªsãrCouÁ
 = 
xãr_couÁ
;

309 
cÚfig
->
xãrcfg
.
by‹Width
 = byteWidth;

310 
cÚfig
->
xãrcfg
.
štA
 = 
Œue
;

311 
cÚfig
->
xãrcfg
.
»lßd
 = 
ÃxtDesc
 !ğ
NULL
;

312 
cÚfig
->
xãrcfg
.
v®id
 = 
Œue
;

313 
	}
}

315 
¡©us_t
 
	$DMA_Subm™T¿nsãr
(
dma_hªdË_t
 *
hªdË
, 
dma_Œªsãr_cÚfig_t
 *
cÚfig
)

317 
	`as£¹
((
NULL
 !ğ
hªdË
è&& (NULL !ğ
cÚfig
));

320 ià(
	`DMA_ChªÃlIsAùive
(
hªdË
->
ba£
, hªdË->
chªÃl
))

322  
kStus_DMA_Busy
;

326 ià(
cÚfig
->
isP”h
)

328 
	`DMA_EÇbËChªÃlP”hRq
(
hªdË
->
ba£
, hªdË->
chªÃl
);

332 
	`DMA_Di§bËChªÃlP”hRq
(
hªdË
->
ba£
, hªdË->
chªÃl
);

335 
	`DMA_C»©eDesütÜ
(&
s_dma_desütÜ_bË
[
hªdË
->
chªÃl
], &
cÚfig
->
xãrcfg
, cÚfig->
¤cAddr
, cÚfig->
d¡Addr
,

336 
cÚfig
->
ÃxtDesc
);

338  
kStus_Sucûss
;

339 
	}
}

341 
	$DMA_S¹T¿nsãr
(
dma_hªdË_t
 *
hªdË
)

343 
	`as£¹
(
NULL
 !ğ
hªdË
);

346 
hªdË
->
ba£
->
COMMON
[
	`DMA_CHANNEL_GROUP
(hªdË->
chªÃl
)].
INTENSET
 |ğ1U << 
	`DMA_CHANNEL_INDEX
(handle->channel);

349 ià(
hªdË
->
ba£
->
CHANNEL
[hªdË->
chªÃl
].
CFG
 & 
DMA_CHANNEL_CFG_HWTRIGEN_MASK
)

351 
s_dma_desütÜ_bË
[
hªdË
->
chªÃl
].
xãrcfg
 &ğ~(
DMA_CHANNEL_XFERCFG_SWTRIG_MASK
);

356 
s_dma_desütÜ_bË
[
hªdË
->
chªÃl
].
xãrcfg
 |ğ
DMA_CHANNEL_XFERCFG_SWTRIG_MASK
;

360 
hªdË
->
ba£
->
CHANNEL
[hªdË->
chªÃl
].
XFERCFG
 = 
s_dma_desütÜ_bË
[hªdË->chªÃl].
xãrcfg
;

364 
	}
}

366 
	$DMA0_Driv”IRQHªdËr
()

368 
dma_hªdË_t
 *
hªdË
;

369 
št32_t
 
chªÃl_group
;

370 
št32_t
 
chªÃl_šdex
;

373 
i
 = 0; i < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
; i++)

375 
hªdË
 = 
s_DMAHªdË
[
i
];

377 ià(
NULL
 =ğ
hªdË
)

381 
chªÃl_group
 = 
	`DMA_CHANNEL_GROUP
(
hªdË
->
chªÃl
);

382 
chªÃl_šdex
 = 
	`DMA_CHANNEL_INDEX
(
hªdË
->
chªÃl
);

384 ià(
hªdË
->
ba£
->
COMMON
[
chªÃl_group
].
INTA
 & (1U << 
chªÃl_šdex
))

387 
hªdË
->
ba£
->
COMMON
[
chªÃl_group
].
INTA
 = 1U << 
chªÃl_šdex
;

388 ià(
hªdË
->
ÿÎback
)

390 (
hªdË
->
ÿÎback
)(hªdË, hªdË->
u£rD©a
, 
Œue
, 
kDMA_IÁA
);

394 ià(
hªdË
->
ba£
->
COMMON
[
chªÃl_group
].
INTB
 & (1U << 
chªÃl_šdex
))

397 
hªdË
->
ba£
->
COMMON
[
chªÃl_group
].
INTB
 = 1U << 
chªÃl_šdex
;

398 ià(
hªdË
->
ÿÎback
)

400 (
hªdË
->
ÿÎback
)(hªdË, hªdË->
u£rD©a
, 
Œue
, 
kDMA_IÁB
);

404 ià(
hªdË
->
ba£
->
COMMON
[
chªÃl_group
].
ERRINT
 & (1U << 
chªÃl_šdex
))

407 
hªdË
->
ba£
->
COMMON
[
chªÃl_group
].
ERRINT
 = 1U << 
chªÃl_šdex
;

408 ià(
hªdË
->
ÿÎback
)

410 (
hªdË
->
ÿÎback
)(hªdË, hªdË->
u£rD©a
, 
çl£
, 
kDMA_IÁE¼Ü
);

416 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

417 
	`__DSB
();

419 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_dma.h

35 #iâdeà
_FSL_DMA_H_


36 
	#_FSL_DMA_H_


	)

38 
	~"f¦_commÚ.h
"

53 
	#FSL_DMA_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 0, 0)è

	)

56 
	#DMA_MAX_TRANSFER_COUNT
 0x400

	)

59 
	#DMA_CHANNEL_GROUP
(
chªÃl
è(((
ušt8_t
)chªÃlè>> 5U)

	)

61 
	#DMA_CHANNEL_INDEX
(
chªÃl
è(((
ušt8_t
)chªÃlè& 0x1F)

	)

64 
	s_dma_desütÜ


66 
ušt32_t
 
	mxãrcfg
;

67 *
	m¤cEndAddr
;

68 *
	md¡EndAddr
;

69 *
	mlškToNextDesc
;

70 } 
	tdma_desütÜ_t
;

73 
	s_dma_xãrcfg


75 
boŞ
 
	mv®id
;

76 
boŞ
 
	m»lßd
;

78 
boŞ
 
	mswŒig
;

80 
boŞ
 
	mş¹rig
;

81 
boŞ
 
	mštA
;

82 
boŞ
 
	mštB
;

83 
ušt8_t
 
	mby‹Width
;

84 
ušt8_t
 
	m¤cInc
;

85 
ušt8_t
 
	md¡Inc
;

86 
ušt16_t
 
	mŒªsãrCouÁ
;

87 } 
	tdma_xãrcfg_t
;

90 
	e_dma_´iÜ™y


92 
	mkDMA_ChªÃlPriÜ™y0
 = 0,

93 
	mkDMA_ChªÃlPriÜ™y1
,

94 
	mkDMA_ChªÃlPriÜ™y2
,

95 
	mkDMA_ChªÃlPriÜ™y3
,

96 
	mkDMA_ChªÃlPriÜ™y4
,

97 
	mkDMA_ChªÃlPriÜ™y5
,

98 
	mkDMA_ChªÃlPriÜ™y6
,

99 
	mkDMA_ChªÃlPriÜ™y7
,

100 } 
	tdma_´iÜ™y_t
;

103 
	e_dma_št


105 
	mkDMA_IÁA
,

106 
	mkDMA_IÁB
,

107 
	mkDMA_IÁE¼Ü
,

108 } 
	tdma_œq_t
;

111 
	e_dma_Œigg”_ty³


113 
	mkDMA_NoTrigg”
 = 0,

114 
	mkDMA_LowLev–Trigg”
 = 
DMA_CHANNEL_CFG_HWTRIGEN
(1è| 
DMA_CHANNEL_CFG_TRIGTYPE
(1),

115 
	mkDMA_HighLev–Trigg”
 = 
DMA_CHANNEL_CFG_HWTRIGEN
(1è| 
DMA_CHANNEL_CFG_TRIGTYPE
(1) |

116 
DMA_CHANNEL_CFG_TRIGPOL
(1),

117 
	mkDMA_F®lšgEdgeTrigg”
 = 
DMA_CHANNEL_CFG_HWTRIGEN
(1),

118 
	mkDMA_RisšgEdgeTrigg”
 =

119 
DMA_CHANNEL_CFG_HWTRIGEN
(1è| 
DMA_CHANNEL_CFG_TRIGPOL
(1),

120 } 
	tdma_Œigg”_ty³_t
;

123 
	e_dma_Œigg”_bur¡


125 
	mkDMA_SšgËT¿nsãr
 = 0,

126 
	mkDMA_Lev–Bur¡T¿nsãr
 = 
DMA_CHANNEL_CFG_TRIGBURST
(1),

127 
	mkDMA_EdgeBur¡T¿nsãr1
 = 
DMA_CHANNEL_CFG_TRIGBURST
(1),

128 
	mkDMA_EdgeBur¡T¿nsãr2
 =

129 
DMA_CHANNEL_CFG_TRIGBURST
(1è| 
DMA_CHANNEL_CFG_BURSTPOWER
(1),

130 
	mkDMA_EdgeBur¡T¿nsãr4
 =

131 
DMA_CHANNEL_CFG_TRIGBURST
(1è| 
DMA_CHANNEL_CFG_BURSTPOWER
(2),

132 
	mkDMA_EdgeBur¡T¿nsãr8
 =

133 
DMA_CHANNEL_CFG_TRIGBURST
(1è| 
DMA_CHANNEL_CFG_BURSTPOWER
(3),

134 
	mkDMA_EdgeBur¡T¿nsãr16
 =

135 
DMA_CHANNEL_CFG_TRIGBURST
(1è| 
DMA_CHANNEL_CFG_BURSTPOWER
(4),

136 
	mkDMA_EdgeBur¡T¿nsãr32
 =

137 
DMA_CHANNEL_CFG_TRIGBURST
(1è| 
DMA_CHANNEL_CFG_BURSTPOWER
(5),

138 
	mkDMA_EdgeBur¡T¿nsãr64
 =

139 
DMA_CHANNEL_CFG_TRIGBURST
(1è| 
DMA_CHANNEL_CFG_BURSTPOWER
(6),

140 
	mkDMA_EdgeBur¡T¿nsãr128
 =

141 
DMA_CHANNEL_CFG_TRIGBURST
(1è| 
DMA_CHANNEL_CFG_BURSTPOWER
(7),

142 
	mkDMA_EdgeBur¡T¿nsãr256
 =

143 
DMA_CHANNEL_CFG_TRIGBURST
(1è| 
DMA_CHANNEL_CFG_BURSTPOWER
(8),

144 
	mkDMA_EdgeBur¡T¿nsãr512
 =

145 
DMA_CHANNEL_CFG_TRIGBURST
(1è| 
DMA_CHANNEL_CFG_BURSTPOWER
(9),

146 
	mkDMA_EdgeBur¡T¿nsãr1024
 =

147 
DMA_CHANNEL_CFG_TRIGBURST
(1è| 
DMA_CHANNEL_CFG_BURSTPOWER
(10),

148 } 
	tdma_Œigg”_bur¡_t
;

151 
	e_dma_bur¡_w¿p


153 
	mkDMA_NoW¿p
 = 0,

154 
	mkDMA_SrcW¿p
 = 
DMA_CHANNEL_CFG_SRCBURSTWRAP
(1),

155 
	mkDMA_D¡W¿p
 = 
DMA_CHANNEL_CFG_DSTBURSTWRAP
(1),

156 
	mkDMA_SrcAndD¡W¿p
 = 
DMA_CHANNEL_CFG_SRCBURSTWRAP
(1) |

157 
DMA_CHANNEL_CFG_DSTBURSTWRAP
(1),

158 } 
	tdma_bur¡_w¿p_t
;

161 
	e_dma_Œªsãr_ty³


163 
	mkDMA_MemÜyToMemÜy
 = 0x0U,

164 
	mkDMA_P”h”®ToMemÜy
,

165 
	mkDMA_MemÜyToP”h”®
,

166 
	mkDMA_SticToStic
,

167 } 
	tdma_Œªsãr_ty³_t
;

170 
	s_dma_chªÃl_Œigg”


172 
dma_Œigg”_ty³_t
 
	mty³
;

173 
dma_Œigg”_bur¡_t
 
	mbur¡
;

174 
dma_bur¡_w¿p_t
 
	mw¿p
;

175 } 
	tdma_chªÃl_Œigg”_t
;

178 
	e_dma_Œªsãr_¡©us


180 
	mkStus_DMA_Busy
 = 
MAKE_STATUS
(
kStusGroup_DMA
, 0),

185 
	s_dma_Œªsãr_cÚfig


187 
ušt8_t
 *
	m¤cAddr
;

188 
ušt8_t
 *
	md¡Addr
;

189 
ušt8_t
 *
	mÃxtDesc
;

190 
dma_xãrcfg_t
 
	mxãrcfg
;

191 
boŞ
 
	misP”h
;

192 } 
	tdma_Œªsãr_cÚfig_t
;

195 
	g_dma_hªdË
;

198 (*
	tdma_ÿÎback
)(
	t_dma_hªdË
 *
	thªdË
, *
	tu£rD©a
, 
	tboŞ
 
	tŒªsãrDÚe
, 
	tušt32_t
 
	tštmode
);

201 
	s_dma_hªdË


203 
dma_ÿÎback
 
ÿÎback
;

205 *
u£rD©a
;

206 
DMA_Ty³
 *
ba£
;

207 
ušt8_t
 
chªÃl
;

208 } 
	tdma_hªdË_t
;

213 #ià
	`defšed
(
__ılu¥lus
)

230 
	`DMA_In™
(
DMA_Ty³
 *
ba£
);

239 
	`DMA_Deš™
(
DMA_Ty³
 *
ba£
);

254 
šlše
 
boŞ
 
	`DMA_ChªÃlIsAùive
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
)

256 
	`as£¹
(
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
);

257  (
ba£
->
COMMON
[
	`DMA_CHANNEL_GROUP
(
chªÃl
)].
ACTIVE
 & (1U << 
	`DMA_CHANNEL_INDEX
(chªÃl))è? 
Œue
 : 
çl£
;

266 
šlše
 
	`DMA_EÇbËChªÃlIÁ”ru±s
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
)

268 
	`as£¹
(
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
);

269 
ba£
->
COMMON
[
	`DMA_CHANNEL_GROUP
(
chªÃl
)].
INTENSET
 |ğ1U << 
	`DMA_CHANNEL_INDEX
(channel);

278 
šlše
 
	`DMA_Di§bËChªÃlIÁ”ru±s
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
)

280 
	`as£¹
(
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
);

281 
ba£
->
COMMON
[
	`DMA_CHANNEL_GROUP
(
chªÃl
)].
INTENCLR
 |ğ1U << 
	`DMA_CHANNEL_INDEX
(channel);

290 
šlše
 
	`DMA_EÇbËChªÃl
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
)

292 
	`as£¹
(
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
);

293 
ba£
->
COMMON
[
	`DMA_CHANNEL_GROUP
(
chªÃl
)].
ENABLESET
 |ğ1U << 
	`DMA_CHANNEL_INDEX
(channel);

302 
šlše
 
	`DMA_Di§bËChªÃl
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
)

304 
	`as£¹
(
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
);

305 
ba£
->
COMMON
[
	`DMA_CHANNEL_GROUP
(
chªÃl
)].
ENABLECLR
 |ğ1U << 
	`DMA_CHANNEL_INDEX
(channel);

314 
šlše
 
	`DMA_EÇbËChªÃlP”hRq
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
)

316 
	`as£¹
(
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
);

317 
ba£
->
CHANNEL
[
chªÃl
].
CFG
 |ğ
DMA_CHANNEL_CFG_PERIPHREQEN_MASK
;

327 
šlše
 
	`DMA_Di§bËChªÃlP”hRq
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
)

329 
	`as£¹
(
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
);

330 
ba£
->
CHANNEL
[
chªÃl
].
CFG
 &ğ~
DMA_CHANNEL_CFG_PERIPHREQEN_MASK
;

340 
	`DMA_CÚfigu»ChªÃlTrigg”
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
, 
dma_chªÃl_Œigg”_t
 *
Œigg”
);

349 
ušt32_t
 
	`DMA_G‘RemaššgBy‹s
(
DMA_Ty³
 *
ba£
, ušt32_ˆ
chªÃl
);

358 
šlše
 
	`DMA_S‘ChªÃlPriÜ™y
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
, 
dma_´iÜ™y_t
 
´iÜ™y
)

360 
	`as£¹
(
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
);

361 
ba£
->
CHANNEL
[
chªÃl
].
CFG
 =

362 (
ba£
->
CHANNEL
[
chªÃl
].
CFG
 & (~(
DMA_CHANNEL_CFG_CHPRIORITY_MASK
))è| 
	`DMA_CHANNEL_CFG_CHPRIORITY
(
´iÜ™y
);

372 
šlše
 
dma_´iÜ™y_t
 
	`DMA_G‘ChªÃlPriÜ™y
(
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
)

374 
	`as£¹
(
chªÃl
 < 
FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
);

375  (
dma_´iÜ™y_t
)((
ba£
->
CHANNEL
[
chªÃl
].
CFG
 & 
DMA_CHANNEL_CFG_CHPRIORITY_MASK
) >>

376 
DMA_CHANNEL_CFG_CHPRIORITY_SHIFT
);

389 
	`DMA_C»©eDesütÜ
(
dma_desütÜ_t
 *
desc
, 
dma_xãrcfg_t
 *
xãrcfg
, *
¤cAddr
, *
d¡Addr
, *
ÃxtDesc
);

405 
	`DMA_AbÜtT¿nsãr
(
dma_hªdË_t
 *
hªdË
);

418 
	`DMA_C»©eHªdË
(
dma_hªdË_t
 *
hªdË
, 
DMA_Ty³
 *
ba£
, 
ušt32_t
 
chªÃl
);

430 
	`DMA_S‘C®lback
(
dma_hªdË_t
 *
hªdË
, 
dma_ÿÎback
 
ÿÎback
, *
u£rD©a
);

448 
	`DMA_P»·»T¿nsãr
(
dma_Œªsãr_cÚfig_t
 *
cÚfig
,

449 *
¤cAddr
,

450 *
d¡Addr
,

451 
ušt32_t
 
by‹Width
,

452 
ušt32_t
 
ŒªsãrBy‹s
,

453 
dma_Œªsãr_ty³_t
 
ty³
,

454 *
ÃxtDesc
);

469 
¡©us_t
 
	`DMA_Subm™T¿nsãr
(
dma_hªdË_t
 *
hªdË
, 
dma_Œªsãr_cÚfig_t
 *
cÚfig
);

479 
	`DMA_S¹T¿nsãr
(
dma_hªdË_t
 *
hªdË
);

487 
	`DMA_HªdËIRQ
();

491 #ià
	`defšed
(
__ılu¥lus
)

492 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_flexcomm.c

35 
	~"f¦_commÚ.h
"

36 
	~"f¦_æexcomm.h
"

47 
æexcomm_œq_hªdËr_t
 
	gs_æexcommIrqHªdËr
[
FSL_FEATURE_SOC_FLEXCOMM_COUNT
];

50 *
	gs_æexcommHªdË
[
FSL_FEATURE_SOC_FLEXCOMM_COUNT
];

53 
IRQn_Ty³
 cÚ¡ 
	gkFËxcommIrqs
[] = 
FLEXCOMM_IRQS
;

56 cÚ¡ 
ušt32_t
 
	gs_æexcommBa£Addrs
[
FSL_FEATURE_SOC_FLEXCOMM_COUNT
] = 
FLEXCOMM_BASE_ADDRS
;

58 #ià!(
defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

60 cÚ¡ 
şock__Çme_t
 
	gs_æexcommClocks
[] = 
FLEXCOMM_CLOCKS
;

68 
boŞ
 
	$FLEXCOMM_P”h”®IsP»£Á
(
FLEXCOMM_Ty³
 *
ba£
, 
FLEXCOMM_PERIPH_T
 
³rh
)

70 ià(
³rh
 =ğ
FLEXCOMM_PERIPH_NONE
)

72  
Œue
;

74 ià((
³rh
 >ğ
FLEXCOMM_PERIPH_USART
è&& (³rh <ğ
FLEXCOMM_PERIPH_I2S_TX
))

76  (
ba£
->
PSELID
 & (
ušt32_t
)(1 << ((ušt32_t)
³rh
 + 3))è> 0 ? 
Œue
 : 
çl£
;

78 ià(
³rh
 =ğ
FLEXCOMM_PERIPH_I2S_RX
)

80  (
ba£
->
PSELID
 & (1 << 7)è> 0 ? 
Œue
 : 
çl£
;

84  
çl£
;

86 
	}
}

89 
ušt32_t
 
	$FLEXCOMM_G‘In¡ªû
(*
ba£
)

91 
i
;

93 
i
 = 0; i < 
FSL_FEATURE_SOC_FLEXCOMM_COUNT
; i++)

95 ià((
ušt32_t
)
ba£
 =ğ
s_æexcommBa£Addrs
[
i
])

97  
i
;

101 
	`as£¹
(
çl£
);

103 
	}
}

106 
¡©us_t
 
	$FLEXCOMM_S‘P”h
(
FLEXCOMM_Ty³
 *
ba£
, 
FLEXCOMM_PERIPH_T
 
³rh
, 
lock
)

109 ià(!
	`FLEXCOMM_P”h”®IsP»£Á
(
ba£
, 
³rh
))

111  
kStus_OutOfRªge
;

115 ià((
ba£
->
PSELID
 & 
FLEXCOMM_PSELID_LOCK_MASK
è&& ((ba£->PSELID & 
FLEXCOMM_PSELID_PERSEL_MASK
è!ğ
³rh
))

117  
kStus_Fa
;

121 ià(
lock
)

123 
ba£
->
PSELID
 = (
ušt32_t
)
³rh
 | 
FLEXCOMM_PSELID_LOCK_MASK
;

127 
ba£
->
PSELID
 = (
ušt32_t
)
³rh
;

130  
kStus_Sucûss
;

131 
	}
}

133 
¡©us_t
 
	$FLEXCOMM_In™
(*
ba£
, 
FLEXCOMM_PERIPH_T
 
³rh
)

135 
idx
 = 
	`FLEXCOMM_G‘In¡ªû
(
ba£
);

137 ià(
idx
 < 0)

139  
kStus_Inv®idArgum’t
;

142 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

144 
	`CLOCK_EÇbËClock
(
s_æexcommClocks
[
idx
]);

148  
	`FLEXCOMM_S‘P”h
((
FLEXCOMM_Ty³
 *)
ba£
, 
³rh
, 0);

149 
	}
}

151 
	$FLEXCOMM_S‘IRQHªdËr
(*
ba£
, 
æexcomm_œq_hªdËr_t
 
hªdËr
, *
hªdË
)

153 
ušt32_t
 
š¡ªû
;

156 
š¡ªû
 = 
	`FLEXCOMM_G‘In¡ªû
(
ba£
);

159 
s_æexcommIrqHªdËr
[
š¡ªû
] = 
NULL
;

160 
s_æexcommHªdË
[
š¡ªû
] = 
hªdË
;

161 
s_æexcommIrqHªdËr
[
š¡ªû
] = 
hªdËr
;

164 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

165 
	`__DSB
();

167 
	}
}

170 #ià
defšed
(
FLEXCOMM0
)

171 
	$FLEXCOMM0_Driv”IRQHªdËr
()

173 
	`as£¹
(
s_æexcommIrqHªdËr
[0]);

174 
s_æexcommIrqHªdËr
[0]((*)
s_æexcommBa£Addrs
[0], 
s_æexcommHªdË
[0]);

177 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

178 
	`__DSB
();

180 
	}
}

183 #ià
defšed
(
FLEXCOMM1
)

184 
	$FLEXCOMM1_Driv”IRQHªdËr
()

186 
	`as£¹
(
s_æexcommIrqHªdËr
[1]);

187 
s_æexcommIrqHªdËr
[1]((*)
s_æexcommBa£Addrs
[1], 
s_æexcommHªdË
[1]);

190 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

191 
	`__DSB
();

193 
	}
}

196 #ià
defšed
(
FLEXCOMM2
)

197 
	$FLEXCOMM2_Driv”IRQHªdËr
()

199 
	`as£¹
(
s_æexcommIrqHªdËr
[2]);

200 
s_æexcommIrqHªdËr
[2]((*)
s_æexcommBa£Addrs
[2], 
s_æexcommHªdË
[2]);

203 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

204 
	`__DSB
();

206 
	}
}

209 #ià
defšed
(
FLEXCOMM3
)

210 
	$FLEXCOMM3_Driv”IRQHªdËr
()

212 
	`as£¹
(
s_æexcommIrqHªdËr
[3]);

213 
s_æexcommIrqHªdËr
[3]((*)
s_æexcommBa£Addrs
[3], 
s_æexcommHªdË
[3]);

216 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

217 
	`__DSB
();

219 
	}
}

222 #ià
defšed
(
FLEXCOMM4
)

223 
	$FLEXCOMM4_Driv”IRQHªdËr
()

225 
	`as£¹
(
s_æexcommIrqHªdËr
[4]);

226 
s_æexcommIrqHªdËr
[4]((*)
s_æexcommBa£Addrs
[4], 
s_æexcommHªdË
[4]);

229 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

230 
	`__DSB
();

232 
	}
}

236 #ià
defšed
(
FLEXCOMM5
)

237 
	$FLEXCOMM5_Driv”IRQHªdËr
()

239 
	`as£¹
(
s_æexcommIrqHªdËr
[5]);

240 
s_æexcommIrqHªdËr
[5]((*)
s_æexcommBa£Addrs
[5], 
s_æexcommHªdË
[5]);

243 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

244 
	`__DSB
();

246 
	}
}

249 #ià
defšed
(
FLEXCOMM6
)

250 
	$FLEXCOMM6_Driv”IRQHªdËr
()

252 
	`as£¹
(
s_æexcommIrqHªdËr
[6]);

253 
s_æexcommIrqHªdËr
[6]((*)
s_æexcommBa£Addrs
[6], 
s_æexcommHªdË
[6]);

256 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

257 
	`__DSB
();

259 
	}
}

262 #ià
defšed
(
FLEXCOMM7
)

263 
	$FLEXCOMM7_Driv”IRQHªdËr
()

265 
	`as£¹
(
s_æexcommIrqHªdËr
[7]);

266 
s_æexcommIrqHªdËr
[7]((*)
s_æexcommBa£Addrs
[7], 
s_æexcommHªdË
[7]);

269 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

270 
	`__DSB
();

272 
	}
}

275 #ià
defšed
(
FLEXCOMM8
)

276 
	$FLEXCOMM8_Driv”IRQHªdËr
()

278 
	`as£¹
(
s_æexcommIrqHªdËr
[8]);

279 
s_æexcommIrqHªdËr
[8]((*)
s_æexcommBa£Addrs
[8], 
s_æexcommHªdË
[8]);

282 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

283 
	`__DSB
();

285 
	}
}

288 #ià
defšed
(
FLEXCOMM9
)

289 
	$FLEXCOMM9_Driv”IRQHªdËr
()

291 
	`as£¹
(
s_æexcommIrqHªdËr
[9]);

292 
s_æexcommIrqHªdËr
[9]((*)
s_æexcommBa£Addrs
[9], 
s_æexcommHªdË
[9]);

295 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

296 
	`__DSB
();

298 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_flexcomm.h

34 #iâdeà
_FSL_FLEXCOMM_H_


35 
	#_FSL_FLEXCOMM_H_


	)

37 
	~"f¦_commÚ.h
"

47 
	#FSL_FLEXCOMM_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 0, 0))

	)

53 
	mFLEXCOMM_PERIPH_NONE
,

54 
	mFLEXCOMM_PERIPH_USART
,

55 
	mFLEXCOMM_PERIPH_SPI
,

56 
	mFLEXCOMM_PERIPH_I2C
,

57 
	mFLEXCOMM_PERIPH_I2S_TX
,

58 
	mFLEXCOMM_PERIPH_I2S_RX
,

59 } 
	tFLEXCOMM_PERIPH_T
;

62 (*
	tæexcomm_œq_hªdËr_t
)(*
	tba£
, *
	thªdË
);

65 
IRQn_Ty³
 cÚ¡ 
kFËxcommIrqs
[];

68 
ušt32_t
 
	`FLEXCOMM_G‘In¡ªû
(*
ba£
);

71 
¡©us_t
 
	`FLEXCOMM_In™
(*
ba£
, 
FLEXCOMM_PERIPH_T
 
³rh
);

75 
	`FLEXCOMM_S‘IRQHªdËr
(*
ba£
, 
æexcomm_œq_hªdËr_t
 
hªdËr
, *
hªdË
);

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_gpio.c

35 
	~"f¦_gpio.h
"

40 #ià!(
defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

42 cÚ¡ 
şock__Çme_t
 
	gs_gpioClockName
[] = 
GPIO_CLOCKS
;

51 
	$GPIO_PÜtIn™
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
)

53 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

54 
	`as£¹
(
pÜt
 < 
	`ARRAY_SIZE
(
s_gpioClockName
));

57 
	`CLOCK_EÇbËClock
(
s_gpioClockName
[
pÜt
]);

59 
	}
}

61 
	$GPIO_PšIn™
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
pš
, cÚ¡ 
gpio_pš_cÚfig_t
 *
cÚfig
)

63 ià(
cÚfig
->
pšDœeùiÚ
 =ğ
kGPIO_Dig™®IÅut
)

65 
ba£
->
DIR
[
pÜt
] &ğ~(1U << 
pš
);

70 ià(
cÚfig
->
ouutLogic
 == 0U)

72 
ba£
->
CLR
[
pÜt
] = (1U << 
pš
);

76 
ba£
->
SET
[
pÜt
] = (1U << 
pš
);

79 
ba£
->
DIR
[
pÜt
] |ğ1U << 
pš
;

81 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_gpio.h

35 #iâdeà
_LPC_GPIO_H_


36 
	#_LPC_GPIO_H_


	)

38 
	~"f¦_commÚ.h
"

54 
	#FSL_GPIO_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 1, 1))

	)

58 
	e_gpio_pš_dœeùiÚ


60 
	mkGPIO_Dig™®IÅut
 = 0U,

61 
	mkGPIO_Dig™®Ouut
 = 1U,

62 } 
	tgpio_pš_dœeùiÚ_t
;

70 
	s_gpio_pš_cÚfig


72 
gpio_pš_dœeùiÚ_t
 
	mpšDœeùiÚ
;

74 
ušt8_t
 
	mouutLogic
;

75 } 
	tgpio_pš_cÚfig_t
;

80 #ià
defšed
(
__ılu¥lus
)

95 
GPIO_PÜtIn™
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
);

101 
šlše
 
GPIO_In™
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
)

103 
GPIO_PÜtIn™
(
ba£
, 
pÜt
);

133 
GPIO_PšIn™
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
pš
, cÚ¡ 
gpio_pš_cÚfig_t
 *
cÚfig
);

150 
šlše
 
GPIO_PšWr™e
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
pš
, 
ušt8_t
 
ouut
)

152 
ba£
->
B
[
pÜt
][
pš
] = 
ouut
;

159 
šlše
 
GPIO_Wr™ePšOuut
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
pš
, 
ušt8_t
 
ouut
)

161 
ba£
->
B
[
pÜt
][
pš
] = 
ouut
;

177 
šlše
 
ušt32_t
 
GPIO_PšR—d
(
GPIO_Ty³
 *
ba£
, ušt32_ˆ
pÜt
, ušt32_ˆ
pš
)

179  (
ušt32_t
)
ba£
->
B
[
pÜt
][
pš
];

186 
šlše
 
ušt32_t
 
GPIO_R—dPšIÅut
(
GPIO_Ty³
 *
ba£
, ušt32_ˆ
pÜt
, ušt32_ˆ
pš
)

188  
GPIO_PšR—d
(
ba£
, 
pÜt
, 
pš
);

199 
šlše
 
GPIO_PÜtS‘
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
mask
)

201 
ba£
->
SET
[
pÜt
] = 
mask
;

208 
šlše
 
GPIO_S‘PšsOuut
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
mask
)

210 
GPIO_PÜtS‘
(
ba£
, 
pÜt
, 
mask
);

220 
šlše
 
GPIO_PÜtCË¬
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
mask
)

222 
ba£
->
CLR
[
pÜt
] = 
mask
;

229 
šlše
 
GPIO_CË¬PšsOuut
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
mask
)

231 
GPIO_PÜtCË¬
(
ba£
, 
pÜt
, 
mask
);

241 
šlše
 
GPIO_PÜtToggË
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
mask
)

243 
ba£
->
NOT
[
pÜt
] = 
mask
;

250 
šlše
 
GPIO_ToggËPšsOuut
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
mask
)

252 
GPIO_PÜtToggË
(
ba£
, 
pÜt
, 
mask
);

262 
šlše
 
ušt32_t
 
GPIO_PÜtR—d
(
GPIO_Ty³
 *
ba£
, ušt32_ˆ
pÜt
)

264  (
ušt32_t
)
ba£
->
PIN
[
pÜt
];

271 
šlše
 
ušt32_t
 
GPIO_R—dPšsIÅut
(
GPIO_Ty³
 *
ba£
, ušt32_ˆ
pÜt
)

273  
GPIO_PÜtR—d
(
ba£
, 
pÜt
);

287 
šlše
 
GPIO_PÜtMaskedS‘
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
mask
)

289 
ba£
->
MASK
[
pÜt
] = 
mask
;

296 
šlše
 
GPIO_S‘PÜtMask
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
mask
)

298 
GPIO_PÜtMaskedS‘
(
ba£
, 
pÜt
, 
mask
);

308 
šlše
 
GPIO_PÜtMaskedWr™e
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
ouut
)

310 
ba£
->
MPIN
[
pÜt
] = 
ouut
;

317 
šlše
 
GPIO_Wr™eMPÜt
(
GPIO_Ty³
 *
ba£
, 
ušt32_t
 
pÜt
, ušt32_ˆ
ouut
)

319 
GPIO_PÜtMaskedWr™e
(
ba£
, 
pÜt
, 
ouut
);

330 
šlše
 
ušt32_t
 
GPIO_PÜtMaskedR—d
(
GPIO_Ty³
 *
ba£
, ušt32_ˆ
pÜt
)

332  (
ušt32_t
)
ba£
->
MPIN
[
pÜt
];

340 
šlše
 
ušt32_t
 
GPIO_R—dMPÜt
(
GPIO_Ty³
 *
ba£
, ušt32_ˆ
pÜt
)

342  
GPIO_PÜtMaskedR—d
(
ba£
, 
pÜt
);

347 #ià
defšed
(
__ılu¥lus
)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_inputmux.c

35 
	~"f¦_šputmux.h
"

45 
	$INPUTMUX_In™
(
INPUTMUX_Ty³
 *
ba£
)

47 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

48 
	`CLOCK_EÇbËClock
(
kCLOCK_IÅutMux
);

50 
	}
}

52 
	$INPUTMUX_A‰achSigÇl
(
INPUTMUX_Ty³
 *
ba£
, 
ušt32_t
 
šdex
, 
šputmux_cÚÃùiÚ_t
 
cÚÃùiÚ
)

54 
ušt32_t
 
pmux_id
;

55 
ušt32_t
 
ouut_id
;

58 
pmux_id
 = ((
ušt32_t
)(
cÚÃùiÚ
)è>> 
PMUX_SHIFT
;

60 
ouut_id
 = ((
ušt32_t
)(
cÚÃùiÚ
)) & 0xffffU;

62 *(vŞ©
ušt32_t
 *)(((ušt32_t)
ba£
è+ 
pmux_id
 + (
šdex
 * 4)èğ
ouut_id
;

63 
	}
}

65 
	$INPUTMUX_Deš™
(
INPUTMUX_Ty³
 *
ba£
)

67 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

68 
	`CLOCK_Di§bËClock
(
kCLOCK_IÅutMux
);

70 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_inputmux.h

35 #iâdeà
_FSL_INPUTMUX_H_


36 
	#_FSL_INPUTMUX_H_


	)

38 
	~"f¦_šputmux_cÚÃùiÚs.h
"

39 
	~"f¦_commÚ.h
"

56 
	#FSL_INPUTMUX_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 0, 0)è

	)

63 #ifdeà
__ılu¥lus


76 
INPUTMUX_In™
(
INPUTMUX_Ty³
 *
ba£
);

89 
INPUTMUX_A‰achSigÇl
(
INPUTMUX_Ty³
 *
ba£
, 
ušt32_t
 
šdex
, 
šputmux_cÚÃùiÚ_t
 
cÚÃùiÚ
);

100 
INPUTMUX_Deš™
(
INPUTMUX_Ty³
 *
ba£
);

102 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_inputmux_connections.h

36 #iâdeà
_FSL_INPUTMUX_CONNECTIONS_


37 
	#_FSL_INPUTMUX_CONNECTIONS_


	)

54 
	#SCT0_PMUX_ID
 0x00U

	)

55 
	#PINTSEL_PMUX_ID
 0xC0U

	)

56 
	#DMA_TRIG0_PMUX_ID
 0xE0U

	)

57 
	#DMA_OTRIG_PMUX_ID
 0x160U

	)

58 
	#FREQMEAS_PMUX_ID
 0x180U

	)

59 
	#PMUX_SHIFT
 20U

	)

62 
	e_šputmux_cÚÃùiÚ_t


65 
	mkINPUTMUX_SùGpi0ToSù0
 = 0U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

66 
	mkINPUTMUX_SùGpi1ToSù0
 = 1U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

67 
	mkINPUTMUX_SùGpi2ToSù0
 = 2U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

68 
	mkINPUTMUX_SùGpi3ToSù0
 = 3U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

69 
	mkINPUTMUX_SùGpi4ToSù0
 = 4U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

70 
	mkINPUTMUX_SùGpi5ToSù0
 = 5U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

71 
	mkINPUTMUX_SùGpi6ToSù0
 = 6U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

72 
	mkINPUTMUX_SùGpi7ToSù0
 = 7U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

73 
	mkINPUTMUX_T0Out0ToSù0
 = 8U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

74 
	mkINPUTMUX_T1Out0ToSù0
 = 9U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

75 
	mkINPUTMUX_T2Out0ToSù0
 = 10U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

76 
	mkINPUTMUX_T3Out0ToSù0
 = 11U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

77 
	mkINPUTMUX_T4Out0ToSù0
 = 12U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

78 
	mkINPUTMUX_AdcThcmpIrqToSù0
 = 13U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

79 
	mkINPUTMUX_GpioIÁBm©chToSù0
 = 14U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

80 
	mkINPUTMUX_Usb0F¿meToggËToSù0
 = 15U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

81 
	mkINPUTMUX_Usb1F¿meToggËToSù0
 = 16U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

82 
	mkINPUTMUX_ArmTxevToSù0
 = 17U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

83 
	mkINPUTMUX_DebugH®‹dToSù0
 = 18U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

84 
	mkINPUTMUX_Sm¬tC¬d0TxAùiv»ToSù0
 = 19U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

85 
	mkINPUTMUX_Sm¬tC¬d0RxAùiv»ToSù0
 = 20U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

86 
	mkINPUTMUX_Sm¬tC¬d1TxAùiv»ToSù0
 = 21U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

87 
	mkINPUTMUX_Sm¬tC¬d1RxAùiv»ToSù0
 = 22U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

88 
	mkINPUTMUX_I2s6SşkToSù0
 = 23U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

89 
	mkINPUTMUX_I2sS7şkToSù0
 = 24U + (
SCT0_PMUX_ID
 << 
PMUX_SHIFT
),

92 
	mkINPUTMUX_MašOscToF»qm—s
 = 0U + (
FREQMEAS_PMUX_ID
 << 
PMUX_SHIFT
),

93 
	mkINPUTMUX_Fro12MhzToF»qm—s
 = 1U + (
FREQMEAS_PMUX_ID
 << 
PMUX_SHIFT
),

94 
	mkINPUTMUX_Fro96MhzToF»qm—s
 = 2U + (
FREQMEAS_PMUX_ID
 << 
PMUX_SHIFT
),

95 
	mkINPUTMUX_WdtOscToF»qm—s
 = 3U + (
FREQMEAS_PMUX_ID
 << 
PMUX_SHIFT
),

96 
	mkINPUTMUX_32KhzOscToF»qm—s
 = 4U + (
FREQMEAS_PMUX_ID
 << 
PMUX_SHIFT
),

97 
	mkINPUTMUX_MašClkToF»qm—s
 = 5U + (
FREQMEAS_PMUX_ID
 << 
PMUX_SHIFT
),

98 
	mkINPUTMUX_F»qmeGpioClk_a
 = 6U + (
FREQMEAS_PMUX_ID
 << 
PMUX_SHIFT
),

99 
	mkINPUTMUX_F»qmeGpioClk_b
 = 7U + (
FREQMEAS_PMUX_ID
 << 
PMUX_SHIFT
),

102 
	mkINPUTMUX_GpioPÜt0Pš0ToPšt£l
 = 0U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

103 
	mkINPUTMUX_GpioPÜt0Pš1ToPšt£l
 = 1U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

104 
	mkINPUTMUX_GpioPÜt0Pš2ToPšt£l
 = 2U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

105 
	mkINPUTMUX_GpioPÜt0Pš3ToPšt£l
 = 3U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

106 
	mkINPUTMUX_GpioPÜt0Pš4ToPšt£l
 = 4U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

107 
	mkINPUTMUX_GpioPÜt0Pš5ToPšt£l
 = 5U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

108 
	mkINPUTMUX_GpioPÜt0Pš6ToPšt£l
 = 6U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

109 
	mkINPUTMUX_GpioPÜt0Pš7ToPšt£l
 = 7U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

110 
	mkINPUTMUX_GpioPÜt0Pš8ToPšt£l
 = 8U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

111 
	mkINPUTMUX_GpioPÜt0Pš9ToPšt£l
 = 9U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

112 
	mkINPUTMUX_GpioPÜt0Pš10ToPšt£l
 = 10U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

113 
	mkINPUTMUX_GpioPÜt0Pš11ToPšt£l
 = 11U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

114 
	mkINPUTMUX_GpioPÜt0Pš12ToPšt£l
 = 12U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

115 
	mkINPUTMUX_GpioPÜt0Pš13ToPšt£l
 = 13U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

116 
	mkINPUTMUX_GpioPÜt0Pš14ToPšt£l
 = 14U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

117 
	mkINPUTMUX_GpioPÜt0Pš15ToPšt£l
 = 15U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

118 
	mkINPUTMUX_GpioPÜt0Pš16ToPšt£l
 = 16U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

119 
	mkINPUTMUX_GpioPÜt0Pš17ToPšt£l
 = 17U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

120 
	mkINPUTMUX_GpioPÜt0Pš18ToPšt£l
 = 18U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

121 
	mkINPUTMUX_GpioPÜt0Pš19ToPšt£l
 = 19U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

122 
	mkINPUTMUX_GpioPÜt0Pš20ToPšt£l
 = 20U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

123 
	mkINPUTMUX_GpioPÜt0Pš21ToPšt£l
 = 21U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

124 
	mkINPUTMUX_GpioPÜt0Pš22ToPšt£l
 = 22U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

125 
	mkINPUTMUX_GpioPÜt0Pš23ToPšt£l
 = 23U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

126 
	mkINPUTMUX_GpioPÜt0Pš24ToPšt£l
 = 24U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

127 
	mkINPUTMUX_GpioPÜt0Pš25ToPšt£l
 = 25U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

128 
	mkINPUTMUX_GpioPÜt0Pš26ToPšt£l
 = 26U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

129 
	mkINPUTMUX_GpioPÜt0Pš27ToPšt£l
 = 27U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

130 
	mkINPUTMUX_GpioPÜt0Pš28ToPšt£l
 = 28U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

131 
	mkINPUTMUX_GpioPÜt0Pš29ToPšt£l
 = 29U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

132 
	mkINPUTMUX_GpioPÜt0Pš30ToPšt£l
 = 30U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

133 
	mkINPUTMUX_GpioPÜt0Pš31ToPšt£l
 = 31U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

134 
	mkINPUTMUX_GpioPÜt1Pš0ToPšt£l
 = 32U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

135 
	mkINPUTMUX_GpioPÜt1Pš1ToPšt£l
 = 33U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

136 
	mkINPUTMUX_GpioPÜt1Pš2ToPšt£l
 = 34U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

137 
	mkINPUTMUX_GpioPÜt1Pš3ToPšt£l
 = 35U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

138 
	mkINPUTMUX_GpioPÜt1Pš4ToPšt£l
 = 36U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

139 
	mkINPUTMUX_GpioPÜt1Pš5ToPšt£l
 = 37U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

140 
	mkINPUTMUX_GpioPÜt1Pš6ToPšt£l
 = 38U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

141 
	mkINPUTMUX_GpioPÜt1Pš7ToPšt£l
 = 39U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

142 
	mkINPUTMUX_GpioPÜt1Pš8ToPšt£l
 = 40U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

143 
	mkINPUTMUX_GpioPÜt1Pš9ToPšt£l
 = 41U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

144 
	mkINPUTMUX_GpioPÜt1Pš10ToPšt£l
 = 42U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

145 
	mkINPUTMUX_GpioPÜt1Pš11ToPšt£l
 = 43U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

146 
	mkINPUTMUX_GpioPÜt1Pš12ToPšt£l
 = 44U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

147 
	mkINPUTMUX_GpioPÜt1Pš13ToPšt£l
 = 45U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

148 
	mkINPUTMUX_GpioPÜt1Pš14ToPšt£l
 = 46U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

149 
	mkINPUTMUX_GpioPÜt1Pš15ToPšt£l
 = 47U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

150 
	mkINPUTMUX_GpioPÜt1Pš16ToPšt£l
 = 48U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

151 
	mkINPUTMUX_GpioPÜt1Pš17ToPšt£l
 = 49U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

152 
	mkINPUTMUX_GpioPÜt1Pš18ToPšt£l
 = 50U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

153 
	mkINPUTMUX_GpioPÜt1Pš19ToPšt£l
 = 51U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

154 
	mkINPUTMUX_GpioPÜt1Pš20ToPšt£l
 = 52U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

155 
	mkINPUTMUX_GpioPÜt1Pš21ToPšt£l
 = 53U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

156 
	mkINPUTMUX_GpioPÜt1Pš22ToPšt£l
 = 54U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

157 
	mkINPUTMUX_GpioPÜt1Pš23ToPšt£l
 = 55U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

158 
	mkINPUTMUX_GpioPÜt1Pš24ToPšt£l
 = 56U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

159 
	mkINPUTMUX_GpioPÜt1Pš25ToPšt£l
 = 57U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

160 
	mkINPUTMUX_GpioPÜt1Pš26ToPšt£l
 = 58U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

161 
	mkINPUTMUX_GpioPÜt1Pš27ToPšt£l
 = 59U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

162 
	mkINPUTMUX_GpioPÜt1Pš28ToPšt£l
 = 60U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

163 
	mkINPUTMUX_GpioPÜt1Pš29ToPšt£l
 = 61U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

164 
	mkINPUTMUX_GpioPÜt1Pš30ToPšt£l
 = 62U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

165 
	mkINPUTMUX_GpioPÜt1Pš31ToPšt£l
 = 63U + (
PINTSEL_PMUX_ID
 << 
PMUX_SHIFT
),

167 
	mkINPUTMUX_Adc0SeqaIrqToDma
 = 0U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

168 
	mkINPUTMUX_Adc0SeqbIrqToDma
 = 1U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

169 
	mkINPUTMUX_Sù0DmaReq0ToDma
 = 2U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

170 
	mkINPUTMUX_Sù0DmaReq1ToDma
 = 3U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

171 
	mkINPUTMUX_PšIÁ0ToDma
 = 4U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

172 
	mkINPUTMUX_PšIÁ1ToDma
 = 5U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

173 
	mkINPUTMUX_PšIÁ2ToDma
 = 6U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

174 
	mkINPUTMUX_PšIÁ3ToDma
 = 7U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

175 
	mkINPUTMUX_Ctim”0M0ToDma
 = 8U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

176 
	mkINPUTMUX_Ctim”0M1ToDma
 = 9U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

177 
	mkINPUTMUX_Ctim”1M0ToDma
 = 10U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

178 
	mkINPUTMUX_Ctim”2M0ToDma
 = 11U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

179 
	mkINPUTMUX_Ctim”2M1ToDma
 = 12U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

180 
	mkINPUTMUX_Ctim”3M0ToDma
 = 13U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

181 
	mkINPUTMUX_Ctim”4M0ToDma
 = 14U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

182 
	mkINPUTMUX_Ctim”4M1ToDma
 = 15U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

183 
	mkINPUTMUX_OŒig0ToDma
 = 16U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

184 
	mkINPUTMUX_OŒig1ToDma
 = 17U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

185 
	mkINPUTMUX_OŒig2ToDma
 = 18U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

186 
	mkINPUTMUX_OŒig3ToDma
 = 19U + (
DMA_TRIG0_PMUX_ID
 << 
PMUX_SHIFT
),

188 
	mkINPUTMUX_DmaFËxcomm0RxTrigoutToTrigšChªÃls
 = 0U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

189 
	mkINPUTMUX_DmaFËxcomm0TxTrigoutToTrigšChªÃls
 = 1U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

190 
	mkINPUTMUX_DmaFËxcomm1RxTrigoutToTrigšChªÃls
 = 2U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

191 
	mkINPUTMUX_DmaFËxcomm1TxTrigoutToTrigšChªÃls
 = 3U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

192 
	mkINPUTMUX_DmaFËxcomm2RxTrigoutToTrigšChªÃls
 = 4U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

193 
	mkINPUTMUX_DmaFËxcomm2TxTrigoutToTrigšChªÃls
 = 5U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

194 
	mkINPUTMUX_DmaFËxcomm3RxTrigoutToTrigšChªÃls
 = 6U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

195 
	mkINPUTMUX_DmaFËxcomm3TxTrigoutToTrigšChªÃls
 = 7U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

196 
	mkINPUTMUX_DmaFËxcomm4RxTrigoutToTrigšChªÃls
 = 8U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

197 
	mkINPUTMUX_DmaFËxcomm4TxTrigoutToTrigšChªÃls
 = 9U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

198 
	mkINPUTMUX_DmaFËxcomm5RxTrigoutToTrigšChªÃls
 = 10U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

199 
	mkINPUTMUX_DmaFËxcomm5TxTrigoutToTrigšChªÃls
 = 11U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

200 
	mkINPUTMUX_DmaFËxcomm6RxTrigoutToTrigšChªÃls
 = 12U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

201 
	mkINPUTMUX_DmaFËxcomm6TxTrigoutToTrigšChªÃls
 = 13U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

202 
	mkINPUTMUX_DmaFËxcomm7RxTrigoutToTrigšChªÃls
 = 14U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

203 
	mkINPUTMUX_DmaFËxcomm7TxTrigoutToTrigšChªÃls
 = 15U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

204 
	mkINPUTMUX_DmaDmic0Ch0TrigoutToTrigšChªÃls
 = 16U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

205 
	mkINPUTMUX_Dmamic0Ch1TrigoutToTrigšChªÃls
 = 17U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

206 
	mkINPUTMUX_DmaSpifi0TrigoutToTrigšChªÃls
 = 18U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

207 
	mkINPUTMUX_DmaChªÃl9_TrigoutToTrigšChªÃls
 = 19U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

208 
	mkINPUTMUX_DmaFËxcomm8RxTrigoutToTrigšChªÃls
 = 20U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

209 
	mkINPUTMUX_DmaFËxcomm8TxTrigoutToTrigšChªÃls
 = 21U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

210 
	mkINPUTMUX_DmaFËxcomm9RxTrigoutToTrigšChªÃls
 = 22U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

211 
	mkINPUTMUX_DmaFËxcomm9TxTrigoutToTrigšChªÃls
 = 23U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

212 
	mkINPUTMUX_DmaSm¬tÿrd0RxTrigoutToTrigšChªÃls
 = 24U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

213 
	mkINPUTMUX_DmaSm¬tÿrd0TxTrigoutToTrigšChªÃls
 = 25U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

214 
	mkINPUTMUX_DmaSm¬tÿrd1RxTrigoutToTrigšChªÃls
 = 26U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

215 
	mkINPUTMUX_DmaSm¬tÿrd1TxTrigoutToTrigšChªÃls
 = 27U + (
DMA_OTRIG_PMUX_ID
 << 
PMUX_SHIFT
),

216 } 
	tšputmux_cÚÃùiÚ_t
;

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_iocon.h

35 #iâdeà
_FSL_IOCON_H_


36 
	#_FSL_IOCON_H_


	)

38 
	~"f¦_commÚ.h
"

54 
	#LPC_IOCON_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 0, 0))

	)

60 
	s_iocÚ_group


62 
ušt32_t
 
	mpÜt
 : 8;

63 
ušt32_t
 
	mpš
 : 8;

64 
ušt32_t
 
	mmodefunc
 : 16;

65 } 
	tiocÚ_group_t
;

71 #ià
defšed
(
FSL_FEATURE_IOCON_FUNC_FIELD_WIDTH
) && (FSL_FEATURE_IOCON_FUNC_FIELD_WIDTH == 4)

72 
	#IOCON_FUNC0
 0x0

	)

73 
	#IOCON_FUNC1
 0x1

	)

74 
	#IOCON_FUNC2
 0x2

	)

75 
	#IOCON_FUNC3
 0x3

	)

76 
	#IOCON_FUNC4
 0x4

	)

77 
	#IOCON_FUNC5
 0x5

	)

78 
	#IOCON_FUNC6
 0x6

	)

79 
	#IOCON_FUNC7
 0x7

	)

80 
	#IOCON_FUNC8
 0x8

	)

81 
	#IOCON_FUNC9
 0x9

	)

82 
	#IOCON_FUNC10
 0xA

	)

83 
	#IOCON_FUNC11
 0xB

	)

84 
	#IOCON_FUNC12
 0xC

	)

85 
	#IOCON_FUNC13
 0xD

	)

86 
	#IOCON_FUNC14
 0xE

	)

87 
	#IOCON_FUNC15
 0xF

	)

88 
	#IOCON_MODE_INACT
 (0x0 << 4è

	)

89 
	#IOCON_MODE_PULLDOWN
 (0x1 << 4è

	)

90 
	#IOCON_MODE_PULLUP
 (0x2 << 4è

	)

91 
	#IOCON_MODE_REPEATER
 (0x3 << 4è

	)

92 
	#IOCON_HYS_EN
 (0x1 << 6è

	)

93 
	#IOCON_GPIO_MODE
 (0x1 << 6è

	)

94 
	#IOCON_I2C_SLEW
 (0x0 << 6è

	)

95 
	#IOCON_INV_EN
 (0x1 << 7è

	)

96 
	#IOCON_ANALOG_EN
 (0x0 << 8è

	)

97 
	#IOCON_DIGITAL_EN
 (0x1 << 8è

	)

98 
	#IOCON_STDI2C_EN
 (0x1 << 9è

	)

99 
	#IOCON_FASTI2C_EN
 (0x3 << 9è

	)

100 
	#IOCON_INPFILT_OFF
 (0x1 << 9è

	)

101 
	#IOCON_INPFILT_ON
 (0x0 << 9è

	)

102 
	#IOCON_OPENDRAIN_EN
 (0x1 << 11è

	)

103 
	#IOCON_S_MODE_0CLK
 (0x0 << 12è

	)

104 
	#IOCON_S_MODE_1CLK
 (0x1 << 12è

	)

105 
	#IOCON_S_MODE_2CLK
 (0x2 << 12è

	)

106 
	#IOCON_S_MODE_3CLK
 (0x3 << 12è

	)

107 
	#IOCON_S_MODE
(
şks
è((şksè<< 12è

	)

108 
	#IOCON_CLKDIV
(
div
) \

109 ((
div
è<< 14è

	)

111 
	#IOCON_FUNC0
 0x0

	)

112 
	#IOCON_FUNC1
 0x1

	)

113 
	#IOCON_FUNC2
 0x2

	)

114 
	#IOCON_FUNC3
 0x3

	)

115 
	#IOCON_FUNC4
 0x4

	)

116 
	#IOCON_FUNC5
 0x5

	)

117 
	#IOCON_FUNC6
 0x6

	)

118 
	#IOCON_FUNC7
 0x7

	)

119 
	#IOCON_MODE_INACT
 (0x0 << 3è

	)

120 
	#IOCON_MODE_PULLDOWN
 (0x1 << 3è

	)

121 
	#IOCON_MODE_PULLUP
 (0x2 << 3è

	)

122 
	#IOCON_MODE_REPEATER
 (0x3 << 3è

	)

123 
	#IOCON_HYS_EN
 (0x1 << 5è

	)

124 
	#IOCON_GPIO_MODE
 (0x1 << 5è

	)

125 
	#IOCON_I2C_SLEW
 (0x0 << 5è

	)

126 
	#IOCON_INV_EN
 (0x1 << 6è

	)

127 
	#IOCON_ANALOG_EN
 (0x0 << 7è

	)

128 
	#IOCON_DIGITAL_EN
 (0x1 << 7è

	)

129 
	#IOCON_STDI2C_EN
 (0x1 << 8è

	)

130 
	#IOCON_FASTI2C_EN
 (0x3 << 8è

	)

131 
	#IOCON_INPFILT_OFF
 (0x1 << 8è

	)

132 
	#IOCON_INPFILT_ON
 (0x0 << 8è

	)

133 
	#IOCON_OPENDRAIN_EN
 (0x1 << 10è

	)

134 
	#IOCON_S_MODE_0CLK
 (0x0 << 11è

	)

135 
	#IOCON_S_MODE_1CLK
 (0x1 << 11è

	)

136 
	#IOCON_S_MODE_2CLK
 (0x2 << 11è

	)

137 
	#IOCON_S_MODE_3CLK
 (0x3 << 11è

	)

138 
	#IOCON_S_MODE
(
şks
è((şksè<< 11è

	)

139 
	#IOCON_CLKDIV
(
div
) \

140 ((
div
è<< 13è

	)

142 #ià
defšed
(
__ılu¥lus
)

154 
__STATIC_INLINE
 
IOCON_PšMuxS‘
(
IOCON_Ty³
 *
ba£
, 
ušt8_t
 
pÜt
, ušt8_ˆ
pš
, 
ušt32_t
 
modefunc
)

156 
ba£
->
PIO
[
pÜt
][
pš
] = 
modefunc
;

166 
__STATIC_INLINE
 
IOCON_S‘PšMuxšg
(
IOCON_Ty³
 *
ba£
, cÚ¡ 
iocÚ_group_t
 *
pšA¼ay
, 
ušt32_t
 
¬¿yL’gth
)

168 
ušt32_t
 
i
;

170 
i
 = 0; i < 
¬¿yL’gth
; i++)

172 
IOCON_PšMuxS‘
(
ba£
, 
pšA¼ay
[
i
].
pÜt
,…šA¼ay[i].
pš
,…šA¼ay[i].
modefunc
);

178 #ià
defšed
(
__ılu¥lus
)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_power.c

35 
	~"f¦_commÚ.h
"

36 
	~"f¦_pow”.h
"

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_power.h

35 #iâdeà
_FSL_POWER_H_


36 
	#_FSL_POWER_H_


	)

38 
	~"f¦_commÚ.h
"

47 
	#FSL_POWER_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 0, 0))

	)

50 
	#MAKE_PD_BITS
(
»g
, 
¦Ù
è(Ôeg << 8è| slÙ)

	)

51 
	#PDRCFG0
 0x0U

	)

52 
	#PDRCFG1
 0x1U

	)

54 
	epd_b™s


56 
	mkPDRUNCFG_LP_REG
 = 
MAKE_PD_BITS
(
PDRCFG0
, 2U),

57 
	mkPDRUNCFG_PD_FRO_EN
 = 
MAKE_PD_BITS
(
PDRCFG0
, 4U),

58 
	mkPDRUNCFG_PD_TS
 = 
MAKE_PD_BITS
(
PDRCFG0
, 6U),

59 
	mkPDRUNCFG_PD_BOD_RESET
 = 
MAKE_PD_BITS
(
PDRCFG0
, 7U),

60 
	mkPDRUNCFG_PD_BOD_INTR
 = 
MAKE_PD_BITS
(
PDRCFG0
, 8U),

61 
	mkPDRUNCFG_PD_VD2_ANA
 = 
MAKE_PD_BITS
(
PDRCFG0
, 9U),

62 
	mkPDRUNCFG_PD_ADC0
 = 
MAKE_PD_BITS
(
PDRCFG0
, 10U),

63 
	mkPDRUNCFG_PD_RAM0
 = 
MAKE_PD_BITS
(
PDRCFG0
, 13U),

64 
	mkPDRUNCFG_PD_RAM1
 = 
MAKE_PD_BITS
(
PDRCFG0
, 14U),

65 
	mkPDRUNCFG_PD_RAM2
 = 
MAKE_PD_BITS
(
PDRCFG0
, 15U),

66 
	mkPDRUNCFG_PD_RAM3
 = 
MAKE_PD_BITS
(
PDRCFG0
, 16U),

67 
	mkPDRUNCFG_PD_ROM
 = 
MAKE_PD_BITS
(
PDRCFG0
, 17U),

68 
	mkPDRUNCFG_PD_VDDA
 = 
MAKE_PD_BITS
(
PDRCFG0
, 19U),

69 
	mkPDRUNCFG_PD_WDT_OSC
 = 
MAKE_PD_BITS
(
PDRCFG0
, 20U),

70 
	mkPDRUNCFG_PD_USB0_PHY
 = 
MAKE_PD_BITS
(
PDRCFG0
, 21U),

71 
	mkPDRUNCFG_PD_SYS_PLL0
 = 
MAKE_PD_BITS
(
PDRCFG0
, 22U),

72 
	mkPDRUNCFG_PD_VREFP
 = 
MAKE_PD_BITS
(
PDRCFG0
, 23U),

73 
	mkPDRUNCFG_PD_FLASH_BG
 = 
MAKE_PD_BITS
(
PDRCFG0
, 25U),

74 
	mkPDRUNCFG_PD_VD3
 = 
MAKE_PD_BITS
(
PDRCFG0
, 26U),

75 
	mkPDRUNCFG_PD_VD4
 = 
MAKE_PD_BITS
(
PDRCFG0
, 27U),

76 
	mkPDRUNCFG_PD_VD5
 = 
MAKE_PD_BITS
(
PDRCFG0
, 28U),

77 
	mkPDRUNCFG_PD_VD6
 = 
MAKE_PD_BITS
(
PDRCFG0
, 29U),

78 
	mkPDRUNCFG_REQ_DELAY
 = 
MAKE_PD_BITS
(
PDRCFG0
, 30U),

79 
	mkPDRUNCFG_FORCE_RBB
 = 
MAKE_PD_BITS
(
PDRCFG0
, 31U),

81 
	mkPDRUNCFG_PD_USB1_PHY
 = 
MAKE_PD_BITS
(
PDRCFG1
, 0U),

82 
	mkPDRUNCFG_PD_USB_PLL
 = 
MAKE_PD_BITS
(
PDRCFG1
, 1U),

83 
	mkPDRUNCFG_PD_AUDIO_PLL
 = 
MAKE_PD_BITS
(
PDRCFG1
, 2U),

84 
	mkPDRUNCFG_PD_SYS_OSC
 = 
MAKE_PD_BITS
(
PDRCFG1
, 3U),

85 
	mkPDRUNCFG_PD_EEPROM
 = 
MAKE_PD_BITS
(
PDRCFG1
, 5U),

86 
	mkPDRUNCFG_PD_ºg
 = 
MAKE_PD_BITS
(
PDRCFG1
, 6U),

88 
	mkPDRUNCFG_FÜûUnsigÃd
 = 0x80000000U,

89 } 
	tpd_b™_t
;

92 
	e_pow”_mode_cÚfig


94 
	mkPmu_SË•
 = 0U,

95 
	mkPmu_D“p_SË•
 = 1U,

96 
	mkPmu_D“p_Pow”Down
 = 2U,

97 } 
	tpow”_mode_cfg_t
;

103 #ifdeà
__ılu¥lus


118 
šlše
 
POWER_EÇbËPD
(
pd_b™_t
 
’
)

121 
SYSCON
->
PDRUNCFGSET
[(
’
 >> 8UL)] = (1UL << (en & 0xffU));

130 
šlše
 
POWER_Di§bËPD
(
pd_b™_t
 
’
)

133 
SYSCON
->
PDRUNCFGCLR
[(
’
 >> 8UL)] = (1UL << (en & 0xffU));

142 
šlše
 
POWER_EÇbËD“pSË•
()

144 
SCB
->
SCR
 |ğ
SCB_SCR_SLEEPDEEP_Msk
;

153 
šlše
 
POWER_Di§bËD“pSË•
()

155 
SCB
->
SCR
 |ğ
SCB_SCR_SLEEPDEEP_Msk
;

164 
šlše
 
POWER_Pow”DownFÏsh
()

167 
CLOCK_Di§bËClock
(
kCLOCK_FÏsh
);

170 
CLOCK_Di§bËClock
(
kCLOCK_Fmc
);

179 
šlše
 
POWER_Pow”UpFÏsh
()

182 
CLOCK_EÇbËClock
(
kCLOCK_Fmc
);

191 
POWER_S‘PLL
();

199 
POWER_S‘UsbPhy
();

207 
POWER_EÁ”Pow”Mode
(
pow”_mode_cfg_t
 
mode
, 
ušt64_t
 
exşude_äom_pd
);

214 
POWER_EÁ”SË•
();

222 
POWER_EÁ”D“pSË•
(
ušt64_t
 
exşude_äom_pd
);

232 
POWER_EÁ”D“pPow”Down
(
ušt64_t
 
exşude_äom_pd
);

241 
POWER_S‘VŞgeFÜF»q
(
ušt32_t
 
äeq
);

249 
ušt32_t
 
POWER_G‘LibV”siÚ
();

251 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_reset.c

36 
	~"f¦_commÚ.h
"

37 
	~"f¦_»£t.h
"

55 #ià((
defšed
(
FSL_FEATURE_SOC_SYSCON_COUNT
) && (FSL_FEATURE_SOC_SYSCON_COUNT > 0)) || \

56 (
defšed
(
FSL_FEATURE_SOC_ASYNC_SYSCON_COUNT
è&& (
	gFSL_FEATURE_SOC_ASYNC_SYSCON_COUNT
 > 0)))

58 
	$RESET_S‘P”h”®Re£t
(
»£t__Çme_t
 
³rh”®
)

60 cÚ¡ 
ušt32_t
 
»gIndex
 = ((ušt32_t)
³rh”®
 & 0xFFFF0000u) >> 16;

61 cÚ¡ 
ušt32_t
 
b™Pos
 = ((ušt32_t)
³rh”®
 & 0x0000FFFFu);

62 cÚ¡ 
ušt32_t
 
b™Mask
 = 1u << 
b™Pos
;

64 
	`as£¹
(
b™Pos
 < 32u);

67 ià(
»gIndex
 >ğ
SYSCON_PRESETCTRL_COUNT
)

72 
ASYNC_SYSCON
->
ASYNCPRESETCTRLSET
 = 
b™Mask
;

74 0u =ğ(
ASYNC_SYSCON
->
ASYNCPRESETCTRL
 & 
b™Mask
))

83 
SYSCON
->
PRESETCTRLSET
[
»gIndex
] = 
b™Mask
;

85 0u =ğ(
SYSCON
->
PRESETCTRL
[
»gIndex
] & 
b™Mask
))

89 
	}
}

91 
	$RESET_CË¬P”h”®Re£t
(
»£t__Çme_t
 
³rh”®
)

93 cÚ¡ 
ušt32_t
 
»gIndex
 = ((ušt32_t)
³rh”®
 & 0xFFFF0000u) >> 16;

94 cÚ¡ 
ušt32_t
 
b™Pos
 = ((ušt32_t)
³rh”®
 & 0x0000FFFFu);

95 cÚ¡ 
ušt32_t
 
b™Mask
 = 1u << 
b™Pos
;

97 
	`as£¹
(
b™Pos
 < 32u);

100 ià(
»gIndex
 >ğ
SYSCON_PRESETCTRL_COUNT
)

105 
ASYNC_SYSCON
->
ASYNCPRESETCTRLCLR
 = 
b™Mask
;

107 
b™Mask
 =ğ(
ASYNC_SYSCON
->
ASYNCPRESETCTRL
 & bitMask))

116 
SYSCON
->
PRESETCTRLCLR
[
»gIndex
] = 
b™Mask
;

118 
b™Mask
 =ğ(
SYSCON
->
PRESETCTRL
[
»gIndex
] & bitMask))

122 
	}
}

124 
	$RESET_P”h”®Re£t
(
»£t__Çme_t
 
³rh”®
)

126 
	`RESET_S‘P”h”®Re£t
(
³rh”®
);

127 
	`RESET_CË¬P”h”®Re£t
(
³rh”®
);

128 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_reset.h

36 #iâdeà
_FSL_RESET_H_


37 
	#_FSL_RESET_H_


	)

39 
	~<as£¹.h
>

40 
	~<¡dboŞ.h
>

41 
	~<¡dšt.h
>

42 
	~<¡ršg.h
>

43 
	~"f¦_deviû_»gi¡”s.h
"

57 
	#FSL_RESET_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 0, 0))

	)

65 
	e_SYSCON_RSTn


67 
	mkFLASH_RST_SHIFT_RSTn
 = 0 | 7U,

68 
	mkFMC_RST_SHIFT_RSTn
 = 0 | 8U,

69 
	mkEEPROM_RST_SHIFT_RSTn
 = 0 | 9U,

70 
	mkSPIFI_RST_SHIFT_RSTn
 = 0 | 10U,

71 
	mkMUX_RST_SHIFT_RSTn
 = 0 | 11U,

72 
	mkIOCON_RST_SHIFT_RSTn
 = 0 | 13U,

73 
	mkGPIO0_RST_SHIFT_RSTn
 = 0 | 14U,

74 
	mkGPIO1_RST_SHIFT_RSTn
 = 0 | 15U,

75 
	mkGPIO2_RST_SHIFT_RSTn
 = 0 | 16U,

76 
	mkGPIO3_RST_SHIFT_RSTn
 = 0 | 17U,

77 
	mkPINT_RST_SHIFT_RSTn
 = 0 | 18U,

78 
	mkGINT_RST_SHIFT_RSTn
 = 0 | 19U,

79 
	mkDMA_RST_SHIFT_RSTn
 = 0 | 20U,

80 
	mkCRC_RST_SHIFT_RSTn
 = 0 | 21U,

81 
	mkWWDT_RST_SHIFT_RSTn
 = 0 | 22U,

82 
	mkADC0_RST_SHIFT_RSTn
 = 0 | 27U,

84 
	mkMRT_RST_SHIFT_RSTn
 = 65536 | 0U,

85 
	mkSCT0_RST_SHIFT_RSTn
 = 65536 | 2U,

86 
	mkMCAN0_RST_SHIFT_RSTn
 = 65536 | 7U,

87 
	mkMCAN1_RST_SHIFT_RSTn
 = 65536 | 8U,

88 
	mkUTICK_RST_SHIFT_RSTn
 = 65536 | 10U,

89 
	mkFC0_RST_SHIFT_RSTn
 = 65536 | 11U,

90 
	mkFC1_RST_SHIFT_RSTn
 = 65536 | 12U,

91 
	mkFC2_RST_SHIFT_RSTn
 = 65536 | 13U,

92 
	mkFC3_RST_SHIFT_RSTn
 = 65536 | 14U,

93 
	mkFC4_RST_SHIFT_RSTn
 = 65536 | 15U,

94 
	mkFC5_RST_SHIFT_RSTn
 = 65536 | 16U,

95 
	mkFC6_RST_SHIFT_RSTn
 = 65536 | 17U,

96 
	mkFC7_RST_SHIFT_RSTn
 = 65536 | 18U,

97 
	mkDMIC_RST_SHIFT_RSTn
 = 65536 | 19U,

98 
	mkCT32B2_RST_SHIFT_RSTn
 = 65536 | 22U,

99 
	mkUSB0D_RST_SHIFT_RSTn
 = 65536 | 25U,

100 
	mkCT32B0_RST_SHIFT_RSTn
 = 65536 | 26U,

101 
	mkCT32B1_RST_SHIFT_RSTn
 = 65536 | 27U,

103 
	mkLCD_RST_SHIFT_RSTn
 = 131072 | 2U,

104 
	mkSDIO_RST_SHIFT_RSTn
 = 131072 | 3U,

105 
	mkUSB1H_RST_SHIFT_RSTn
 = 131072 | 4U,

106 
	mkUSB1D_RST_SHIFT_RSTn
 = 131072 | 5U,

107 
	mkUSB1RAM_RST_SHIFT_RSTn
 = 131072 | 6U,

108 
	mkEMC_RST_SHIFT_RSTn
 = 131072 | 7U,

109 
	mkETH_RST_SHIFT_RSTn
 = 131072 | 8U,

110 
	mkGPIO4_RST_SHIFT_RSTn
 = 131072 | 9U,

111 
	mkGPIO5_RST_SHIFT_RSTn
 = 131072 | 10U,

112 
	mkAES_RST_SHIFT_RSTn
 = 131072 | 11U,

113 
	mkOTP_RST_SHIFT_RSTn
 = 131072 | 12U,

114 
	mkRNG_RST_SHIFT_RSTn
 = 131072 | 13U,

115 
	mkFC8_RST_SHIFT_RSTn
 = 131072 | 14U,

116 
	mkFC9_RST_SHIFT_RSTn
 = 131072 | 15U,

117 
	mkUSB0HMR_RST_SHIFT_RSTn
 = 131072 | 16U,

118 
	mkUSB0HSL_RST_SHIFT_RSTn
 = 131072 | 17U,

119 
	mkSHA_RST_SHIFT_RSTn
 = 131072 | 18U,

120 
	mkSC0_RST_SHIFT_RSTn
 = 131072 | 19U,

121 
	mkSC1_RST_SHIFT_RSTn
 = 131072 | 20U,

123 
	mkCT32B3_RST_SHIFT_RSTn
 = 67108864 | 13U,

124 
	mkCT32B4_RST_SHIFT_RSTn
 = 67108864 | 14U,

125 } 
	tSYSCON_RSTn_t
;

128 
	#ADC_RSTS
 \

130 
kADC0_RST_SHIFT_RSTn
 \

131 }

	)

132 
	#AES_RSTS
 \

134 
kAES_RST_SHIFT_RSTn
 \

135 }

	)

136 
	#CRC_RSTS
 \

138 
kCRC_RST_SHIFT_RSTn
 \

139 }

	)

140 
	#CTIMER_RSTS
 \

142 
kCT32B0_RST_SHIFT_RSTn
, 
kCT32B1_RST_SHIFT_RSTn
, 
kCT32B2_RST_SHIFT_RSTn
, 
kCT32B3_RST_SHIFT_RSTn
, \

143 
kCT32B4_RST_SHIFT_RSTn
 \

144 }

	)

145 
	#DMA_RSTS
 \

147 
kDMA_RST_SHIFT_RSTn
 \

148 }

	)

149 
	#DMIC_RSTS
 \

151 
kDMIC_RST_SHIFT_RSTn
 \

152 }

	)

153 
	#EMC_RSTS
 \

155 
kEMC_RST_SHIFT_RSTn
 \

156 }

	)

157 
	#ETH_RST
 \

159 
kETH_RST_SHIFT_RSTn
 \

160 }

	)

161 
	#FLEXCOMM_RSTS
 \

163 
kFC0_RST_SHIFT_RSTn
, 
kFC1_RST_SHIFT_RSTn
, 
kFC2_RST_SHIFT_RSTn
, 
kFC3_RST_SHIFT_RSTn
, 
kFC4_RST_SHIFT_RSTn
, \

164 
kFC5_RST_SHIFT_RSTn
, 
kFC6_RST_SHIFT_RSTn
, 
kFC7_RST_SHIFT_RSTn
, 
kFC8_RST_SHIFT_RSTn
, 
kFC9_RST_SHIFT_RSTn
 \

165 }

	)

166 
	#GINT_RSTS
 \

168 
kGINT_RST_SHIFT_RSTn
, kGINT_RST_SHIFT_RSTn \

169 }

	)

170 
	#GPIO_RSTS
 \

172 
kGPIO0_RST_SHIFT_RSTn
, 
kGPIO1_RST_SHIFT_RSTn
, 
kGPIO2_RST_SHIFT_RSTn
, 
kGPIO3_RST_SHIFT_RSTn
, \

173 
kGPIO4_RST_SHIFT_RSTn
, 
kGPIO5_RST_SHIFT_RSTn
 \

174 }

	)

175 
	#INPUTMUX_RSTS
 \

177 
kMUX_RST_SHIFT_RSTn
 \

178 }

	)

179 
	#IOCON_RSTS
 \

181 
kIOCON_RST_SHIFT_RSTn
 \

182 }

	)

183 
	#FLASH_RSTS
 \

185 
kFLASH_RST_SHIFT_RSTn
, 
kFMC_RST_SHIFT_RSTn
 \

186 }

	)

187 
	#LCD_RSTS
 \

189 
kLCD_RST_SHIFT_RSTn
 \

190 }

	)

191 
	#MRT_RSTS
 \

193 
kMRT_RST_SHIFT_RSTn
 \

194 }

	)

195 
	#MCAN_RSTS
 \

197 
kMCAN0_RST_SHIFT_RSTn
,
kMCAN1_RST_SHIFT_RSTn
 \

198 }

	)

199 
	#OTP_RSTS
 \

201 
kOTP_RST_SHIFT_RSTn
 \

202 }

	)

203 
	#PINT_RSTS
 \

205 
kPINT_RST_SHIFT_RSTn
 \

206 }

	)

207 
	#RNG_RSTS
 \

209 
kRNG_RST_SHIFT_RSTn
 \

210 }

	)

211 
	#SDIO_RST
 \

213 
kSDIO_RST_SHIFT_RSTn
 \

214 }

	)

215 
	#SCT_RSTS
 \

217 
kSCT0_RST_SHIFT_RSTn
 \

218 }

	)

219 
	#SHA_RST
 \

221 
kSHA_RST_SHIFT_RSTn
 \

222 }

	)

223 
	#USB0D_RST
 \

225 
kUSB0D_RST_SHIFT_RSTn
 \

226 }

	)

227 
	#USB0HMR_RST
 \

229 
kUSB0HMR_RST_SHIFT_RSTn
 \

230 }

	)

231 
	#USB0HSL_RST
 \

233 
kUSB0HSL_RST_SHIFT_RSTn
 \

234 }

	)

235 
	#USB1H_RST
 \

237 
kUSB1H_RST_SHIFT_RSTn
 \

238 }

	)

239 
	#USB1D_RST
 \

241 
kUSB1D_RST_SHIFT_RSTn
 \

242 }

	)

243 
	#USB1RAM_RST
 \

245 
kUSB1RAM_RST_SHIFT_RSTn
 \

246 }

	)

247 
	#UTICK_RSTS
 \

249 
kUTICK_RST_SHIFT_RSTn
 \

250 }

	)

251 
	#WWDT_RSTS
 \

253 
kWWDT_RST_SHIFT_RSTn
 \

254 }

	)

256 
SYSCON_RSTn_t
 
	t»£t__Çme_t
;

261 #ià
defšed
(
__ılu¥lus
)

273 
RESET_S‘P”h”®Re£t
(
»£t__Çme_t
 
³rh”®
);

283 
RESET_CË¬P”h”®Re£t
(
»£t__Çme_t
 
³rh”®
);

293 
RESET_P”h”®Re£t
(
»£t__Çme_t
 
³rh”®
);

295 #ià
defšed
(
__ılu¥lus
)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_sctimer.c

35 
	~"f¦_sùim”.h
"

41 (*
	tsùim”_i¤_t
)(
	tSCT_Ty³
 *
	tba£
);

53 
ušt32_t
 
	`SCTIMER_G‘In¡ªû
(
SCT_Ty³
 *
ba£
);

59 
SCT_Ty³
 *cÚ¡ 
s_sùBa£s
[] = 
SCT_BASE_PTRS
;

61 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

63 cÚ¡ 
şock__Çme_t
 
s_sùClocks
[] = 
SCT_CLOCKS
;

67 cÚ¡ 
»£t__Çme_t
 
s_sùRe£ts
[] = 
SCT_RSTS
;

70 
sùim”_ev’t_ÿÎback_t
 
s_ev’tC®lback
[
FSL_FEATURE_SCT_NUMBER_OF_EVENTS
];

73 
ušt32_t
 
s_cu¼’tEv’t
;

76 
ušt32_t
 
s_cu¼’tS‹
;

79 
ušt32_t
 
s_cu¼’tM©ch
;

82 
sùim”_i¤_t
 
s_sùim”I¤
;

87 
ušt32_t
 
	$SCTIMER_G‘In¡ªû
(
SCT_Ty³
 *
ba£
)

89 
ušt32_t
 
š¡ªû
;

90 
ušt32_t
 
sùA¼ayCouÁ
 = ((
s_sùBa£s
) / (s_sctBases[0]));

93 
š¡ªû
 = 0; in¡ªû < 
sùA¼ayCouÁ
; instance++)

95 ià(
s_sùBa£s
[
š¡ªû
] =ğ
ba£
)

101 
	`as£¹
(
š¡ªû
 < 
sùA¼ayCouÁ
);

103  
š¡ªû
;

104 
	}
}

106 
¡©us_t
 
	$SCTIMER_In™
(
SCT_Ty³
 *
ba£
, cÚ¡ 
sùim”_cÚfig_t
 *
cÚfig
)

108 
	`as£¹
(
cÚfig
);

109 
ušt32_t
 
i
;

111 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

113 
	`CLOCK_EÇbËClock
(
s_sùClocks
[
	`SCTIMER_G‘In¡ªû
(
ba£
)]);

117 
	`RESET_P”h”®Re£t
(
s_sùRe£ts
[
	`SCTIMER_G‘In¡ªû
(
ba£
)]);

120 
ba£
->
CONFIG
 = 
	`SCT_CONFIG_CKSEL
(
cÚfig
->
şockS–eù
è| 
	`SCT_CONFIG_CLKMODE
(cÚfig->
şockMode
) |

121 
	`SCT_CONFIG_UNIFY
(
cÚfig
->
’abËCouÁ”Unify
);

124 
ba£
->
CTRL
 = 
	`SCT_CTRL_BIDIR_L
(
cÚfig
->
’abËBidœeùiÚ_l
è| 
	`SCT_CTRL_PRE_L
(cÚfig->
´esÿË_l
) |

125 
SCT_CTRL_CLRCTR_L_MASK
 | 
SCT_CTRL_HALT_L_MASK
;

127 ià(!(
cÚfig
->
’abËCouÁ”Unify
))

129 
ba£
->
CTRL
 |ğ
	`SCT_CTRL_BIDIR_H
(
cÚfig
->
’abËBidœeùiÚ_h
è| 
	`SCT_CTRL_PRE_H
(cÚfig->
´esÿË_h
) |

130 
SCT_CTRL_CLRCTR_H_MASK
 | 
SCT_CTRL_HALT_H_MASK
;

134 
ba£
->
OUTPUT
 = 
cÚfig
->
outIn™S‹
;

137 
s_cu¼’tEv’t
 = 0;

138 
s_cu¼’tS‹
 = 0;

139 
s_cu¼’tM©ch
 = 0;

142 
i
 = 0; i < 
FSL_FEATURE_SCT_NUMBER_OF_EVENTS
; i++)

144 
s_ev’tC®lback
[
i
] = 
NULL
;

148 
s_sùim”I¤
 = 
SCTIMER_Ev’tHªdËIRQ
;

150  
kStus_Sucûss
;

151 
	}
}

153 
	$SCTIMER_Deš™
(
SCT_Ty³
 *
ba£
)

156 
ba£
->
CTRL
 |ğ(
SCT_CTRL_HALT_L_MASK
 | 
SCT_CTRL_HALT_H_MASK
);

158 #ià!(
	`defšed
(
FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL
) && FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)

160 
	`CLOCK_Di§bËClock
(
s_sùClocks
[
	`SCTIMER_G‘In¡ªû
(
ba£
)]);

162 
	}
}

164 
	$SCTIMER_G‘DeçuÉCÚfig
(
sùim”_cÚfig_t
 *
cÚfig
)

166 
	`as£¹
(
cÚfig
);

169 
cÚfig
->
’abËCouÁ”Unify
 = 
Œue
;

171 
cÚfig
->
şockMode
 = 
kSCTIMER_Sy¡em_ClockMode
;

173 
cÚfig
->
şockS–eù
 = 
kSCTIMER_Clock_On_Ri£_IÅut_0
;

175 
cÚfig
->
’abËBidœeùiÚ_l
 = 
çl£
;

177 
cÚfig
->
’abËBidœeùiÚ_h
 = 
çl£
;

179 
cÚfig
->
´esÿË_l
 = 0;

181 
cÚfig
->
´esÿË_h
 = 0;

183 
cÚfig
->
outIn™S‹
 = 0;

184 
	}
}

186 
¡©us_t
 
	$SCTIMER_S‘upPwm
(
SCT_Ty³
 *
ba£
,

187 cÚ¡ 
sùim”_pwm_sigÇl_·¿m_t
 *
pwmP¬ams
,

188 
sùim”_pwm_mode_t
 
mode
,

189 
ušt32_t
 
pwmF»q_Hz
,

190 
ušt32_t
 
¤cClock_Hz
,

191 
ušt32_t
 *
ev’t
)

193 
	`as£¹
(
pwmP¬ams
);

194 
	`as£¹
(
¤cClock_Hz
);

195 
	`as£¹
(
pwmF»q_Hz
);

197 
ušt32_t
 
³riod
, 
pul£P”iod
 = 0;

198 
ušt32_t
 
sùClock
 = 
¤cClock_Hz
 / (((
ba£
->
CTRL
 & 
SCT_CTRL_PRE_L_MASK
è>> 
SCT_CTRL_PRE_L_SHIFT
) + 1);

199 
ušt32_t
 
³riodEv’t
, 
pul£Ev’t
;

200 
ušt32_t
 
»g
;

203 ià((
s_cu¼’tEv’t
 + 2è> 
FSL_FEATURE_SCT_NUMBER_OF_EVENTS
)

205  
kStus_Fa
;

208 ià(
pwmP¬ams
->
dutyCyşeP”ûÁ
 == 0)

210  
kStus_Fa
;

214 
ba£
->
CONFIG
 |ğ
SCT_CONFIG_UNIFY_MASK
;

217 ià(
mode
 =ğ
kSCTIMER_C’‹rAligÃdPwm
)

219 
ba£
->
CTRL
 |ğ
SCT_CTRL_BIDIR_L_MASK
;

223 ià(
mode
 =ğ
kSCTIMER_EdgeAligÃdPwm
)

225 
³riod
 = (
sùClock
 / 
pwmF»q_Hz
) - 1;

229 
³riod
 = 
sùClock
 / (
pwmF»q_Hz
 * 2);

233 
pul£P”iod
 = (
³riod
 * 
pwmP¬ams
->
dutyCyşeP”ûÁ
) / 100;

236 ià(
pwmP¬ams
->
dutyCyşeP”ûÁ
 >= 100)

238 
pul£P”iod
 = 
³riod
 + 2;

242 
	`SCTIMER_C»©eAndScheduËEv’t
(
ba£
, 
kSCTIMER_M©chEv’tOÆy
, 
³riod
, 0, 
kSCTIMER_CouÁ”_L
, &
³riodEv’t
);

245 
	`SCTIMER_C»©eAndScheduËEv’t
(
ba£
, 
kSCTIMER_M©chEv’tOÆy
, 
pul£P”iod
, 0, 
kSCTIMER_CouÁ”_L
, &
pul£Ev’t
);

248 
	`SCTIMER_S‘upCouÁ”Lim™AùiÚ
(
ba£
, 
kSCTIMER_CouÁ”_L
, 
³riodEv’t
);

251 *
ev’t
 = 
³riodEv’t
;

254 ià(
pwmP¬ams
->
Ëv–
 =ğ
kSCTIMER_HighTrue
)

257 
ba£
->
OUTPUT
 &ğ~(1U << 
pwmP¬ams
->
ouut
);

259 ià(
mode
 =ğ
kSCTIMER_EdgeAligÃdPwm
)

262 
	`SCTIMER_S‘upOuutS‘AùiÚ
(
ba£
, 
pwmP¬ams
->
ouut
, 
³riodEv’t
);

264 
	`SCTIMER_S‘upOuutCË¬AùiÚ
(
ba£
, 
pwmP¬ams
->
ouut
, 
pul£Ev’t
);

269 
	`SCTIMER_S‘upOuutCË¬AùiÚ
(
ba£
, 
pwmP¬ams
->
ouut
, 
pul£Ev’t
);

271 
»g
 = 
ba£
->
OUTPUTDIRCTRL
;

272 
»g
 &ğ~(
SCT_OUTPUTDIRCTRL_SETCLR0_MASK
 << (2 * 
pwmP¬ams
->
ouut
));

273 
»g
 |ğ(1U << (2 * 
pwmP¬ams
->
ouut
));

274 
ba£
->
OUTPUTDIRCTRL
 = 
»g
;

281 
ba£
->
OUTPUT
 |ğ(1U << 
pwmP¬ams
->
ouut
);

283 ià(
mode
 =ğ
kSCTIMER_EdgeAligÃdPwm
)

286 
	`SCTIMER_S‘upOuutCË¬AùiÚ
(
ba£
, 
pwmP¬ams
->
ouut
, 
³riodEv’t
);

288 
	`SCTIMER_S‘upOuutS‘AùiÚ
(
ba£
, 
pwmP¬ams
->
ouut
, 
pul£Ev’t
);

293 
	`SCTIMER_S‘upOuutS‘AùiÚ
(
ba£
, 
pwmP¬ams
->
ouut
, 
pul£Ev’t
);

295 
»g
 = 
ba£
->
OUTPUTDIRCTRL
;

296 
»g
 &ğ~(
SCT_OUTPUTDIRCTRL_SETCLR0_MASK
 << (2 * 
pwmP¬ams
->
ouut
));

297 
»g
 |ğ(1U << (2 * 
pwmP¬ams
->
ouut
));

298 
ba£
->
OUTPUTDIRCTRL
 = 
»g
;

302  
kStus_Sucûss
;

303 
	}
}

305 
	$SCTIMER_Upd©ePwmDutycyşe
(
SCT_Ty³
 *
ba£
, 
sùim”_out_t
 
ouut
, 
ušt8_t
 
dutyCyşeP”ûÁ
, 
ušt32_t
 
ev’t
)

308 
	`as£¹
(
dutyCyşeP”ûÁ
 > 0);

310 
ušt32_t
 
³riodM©chReg
, 
pul£M©chReg
;

311 
ušt32_t
 
pul£P”iod
 = 0, 
³riod
;

314 
³riodM©chReg
 = 
ba£
->
EVENT
[
ev’t
].
CTRL
 & 
SCT_EVENT_CTRL_MATCHSEL_MASK
;

317 
pul£M©chReg
 = 
ba£
->
EVENT
[
ev’t
 + 1].
CTRL
 & 
SCT_EVENT_CTRL_MATCHSEL_MASK
;

319 
³riod
 = 
ba£
->
SCTMATCH
[
³riodM©chReg
];

322 
pul£P”iod
 = (
³riod
 * 
dutyCyşeP”ûÁ
) / 100;

325 ià(
dutyCyşeP”ûÁ
 >= 100)

327 
pul£P”iod
 = 
³riod
 + 2;

331 
	`SCTIMER_StİTim”
(
ba£
, 
kSCTIMER_CouÁ”_L
);

334 
ba£
->
SCTMATCH
[
pul£M©chReg
] = 
	`SCT_SCTMATCH_MATCHn_L
(
pul£P”iod
);

335 
ba£
->
SCTMATCHREL
[
pul£M©chReg
] = 
	`SCT_SCTMATCHREL_RELOADn_L
(
pul£P”iod
);

338 
	`SCTIMER_S¹Tim”
(
ba£
, 
kSCTIMER_CouÁ”_L
);

339 
	}
}

341 
¡©us_t
 
	$SCTIMER_C»©eAndScheduËEv’t
(
SCT_Ty³
 *
ba£
,

342 
sùim”_ev’t_t
 
howToMÚ™Ü
,

343 
ušt32_t
 
m©chV®ue
,

344 
ušt32_t
 
whichIO
,

345 
sùim”_couÁ”_t
 
whichCouÁ”
,

346 
ušt32_t
 *
ev’t
)

348 
ušt32_t
 
combMode
 = (((ušt32_t)
howToMÚ™Ü
 & 
SCT_EVENT_CTRL_COMBMODE_MASK
è>> 
SCT_EVENT_CTRL_COMBMODE_SHIFT
);

349 
ušt32_t
 
cu¼’tCŒlV®
 = 
howToMÚ™Ü
;

352 ià(
s_cu¼’tEv’t
 >ğ
FSL_FEATURE_SCT_NUMBER_OF_EVENTS
)

354  
kStus_Fa
;

358 ià(
combMode
 == 0x2U)

360 
ba£
->
EVENT
[
s_cu¼’tEv’t
].
CTRL
 = 
cu¼’tCŒlV®
 | 
	`SCT_EVENT_CTRL_IOSEL
(
whichIO
);

363 ià(
combMode
 == 0x1U)

366 ià(
s_cu¼’tM©ch
 >ğ
FSL_FEATURE_SCT_NUMBER_OF_MATCH_CAPTURE
)

368  
kStus_Fa
;

371 
cu¼’tCŒlV®
 |ğ
	`SCT_EVENT_CTRL_MATCHSEL
(
s_cu¼’tM©ch
);

373 ià((
ba£
->
CONFIG
 & 
SCT_CONFIG_UNIFY_MASK
è|| (
whichCouÁ”
 =ğ
kSCTIMER_CouÁ”_L
))

375 
ba£
->
SCTMATCH
[
s_cu¼’tM©ch
] = 
	`SCT_SCTMATCH_MATCHn_L
(
m©chV®ue
);

376 
ba£
->
SCTMATCHREL
[
s_cu¼’tM©ch
] = 
	`SCT_SCTMATCHREL_RELOADn_L
(
m©chV®ue
);

381 
cu¼’tCŒlV®
 |ğ
	`SCT_EVENT_CTRL_HEVENT
(
whichCouÁ”
);

382 
ba£
->
SCTMATCH
[
s_cu¼’tM©ch
] = 
	`SCT_SCTMATCH_MATCHn_H
(
m©chV®ue
);

383 
ba£
->
SCTMATCHREL
[
s_cu¼’tM©ch
] = 
	`SCT_SCTMATCHREL_RELOADn_H
(
m©chV®ue
);

385 
ba£
->
EVENT
[
s_cu¼’tEv’t
].
CTRL
 = 
cu¼’tCŒlV®
;

387 
s_cu¼’tM©ch
++;

393 ià(
s_cu¼’tM©ch
 >ğ
FSL_FEATURE_SCT_NUMBER_OF_MATCH_CAPTURE
)

395  
kStus_Fa
;

398 
cu¼’tCŒlV®
 |ğ
	`SCT_EVENT_CTRL_MATCHSEL
(
s_cu¼’tM©ch
è| 
	`SCT_EVENT_CTRL_IOSEL
(
whichIO
);

400 ià((
ba£
->
CONFIG
 & 
SCT_CONFIG_UNIFY_MASK
è|| (
whichCouÁ”
 =ğ
kSCTIMER_CouÁ”_L
))

402 
ba£
->
SCTMATCH
[
s_cu¼’tM©ch
] = 
	`SCT_SCTMATCH_MATCHn_L
(
m©chV®ue
);

403 
ba£
->
SCTMATCHREL
[
s_cu¼’tM©ch
] = 
	`SCT_SCTMATCHREL_RELOADn_L
(
m©chV®ue
);

408 
cu¼’tCŒlV®
 |ğ
	`SCT_EVENT_CTRL_HEVENT
(
whichCouÁ”
);

409 
ba£
->
SCTMATCH
[
s_cu¼’tM©ch
] = 
	`SCT_SCTMATCH_MATCHn_H
(
m©chV®ue
);

410 
ba£
->
SCTMATCHREL
[
s_cu¼’tM©ch
] = 
	`SCT_SCTMATCHREL_RELOADn_H
(
m©chV®ue
);

412 
ba£
->
EVENT
[
s_cu¼’tEv’t
].
CTRL
 = 
cu¼’tCŒlV®
;

414 
s_cu¼’tM©ch
++;

418 
ba£
->
EVENT
[
s_cu¼’tEv’t
].
STATE
 = (1U << 
s_cu¼’tS‹
);

421 *
ev’t
 = 
s_cu¼’tEv’t
;

424 
s_cu¼’tEv’t
++;

426  
kStus_Sucûss
;

427 
	}
}

429 
	$SCTIMER_ScheduËEv’t
(
SCT_Ty³
 *
ba£
, 
ušt32_t
 
ev’t
)

432 
ba£
->
EVENT
[
ev’t
].
STATE
 |ğ(1U << 
s_cu¼’tS‹
);

433 
	}
}

435 
¡©us_t
 
	$SCTIMER_Inü—£S‹
(
SCT_Ty³
 *
ba£
)

438 ià(
s_cu¼’tS‹
 >ğ
FSL_FEATURE_SCT_NUMBER_OF_STATES
)

440  
kStus_Fa
;

443 
s_cu¼’tS‹
++;

445  
kStus_Sucûss
;

446 
	}
}

448 
ušt32_t
 
	$SCTIMER_G‘Cu¼’tS‹
(
SCT_Ty³
 *
ba£
)

450  
s_cu¼’tS‹
;

451 
	}
}

453 
	$SCTIMER_S‘upOuutToggËAùiÚ
(
SCT_Ty³
 *
ba£
, 
ušt32_t
 
whichIO
, ušt32_ˆ
ev’t
)

455 
ušt32_t
 
»g
;

458 
ba£
->
OUT
[
whichIO
].
CLR
 |ğ(1U << 
ev’t
);

459 
ba£
->
OUT
[
whichIO
].
SET
 |ğ(1U << 
ev’t
);

462 
»g
 = 
ba£
->
RES
;

463 
»g
 &ğ~(
SCT_RES_O0RES_MASK
 << (2 * 
whichIO
));

464 
»g
 |ğ(
ušt32_t
)(
kSCTIMER_ResŞveToggË
 << (2 * 
whichIO
));

465 
ba£
->
RES
 = 
»g
;

466 
	}
}

468 
¡©us_t
 
	$SCTIMER_S‘upC­tu»AùiÚ
(
SCT_Ty³
 *
ba£
,

469 
sùim”_couÁ”_t
 
whichCouÁ”
,

470 
ušt32_t
 *
ÿ±u»Regi¡”
,

471 
ušt32_t
 
ev’t
)

474 ià(
s_cu¼’tM©ch
 >ğ
FSL_FEATURE_SCT_NUMBER_OF_MATCH_CAPTURE
)

476  
kStus_Fa
;

480 ià((
ba£
->
CONFIG
 & 
SCT_CONFIG_UNIFY_MASK
è|| (
whichCouÁ”
 =ğ
kSCTIMER_CouÁ”_L
))

483 
ba£
->
SCTCAPCTRL
[
s_cu¼’tM©ch
] |ğ
	`SCT_SCTCAPCTRL_CAPCONn_L
(1 << 
ev’t
);

486 
ba£
->
REGMODE
 |ğ
	`SCT_REGMODE_REGMOD_L
(1 << 
s_cu¼’tM©ch
);

491 
ba£
->
SCTCAPCTRL
[
s_cu¼’tM©ch
] |ğ
	`SCT_SCTCAPCTRL_CAPCONn_H
(1 << 
ev’t
);

494 
ba£
->
REGMODE
 |ğ
	`SCT_REGMODE_REGMOD_H
(1 << 
s_cu¼’tM©ch
);

498 *
ÿ±u»Regi¡”
 = 
s_cu¼’tM©ch
;

501 
s_cu¼’tM©ch
++;

503  
kStus_Sucûss
;

504 
	}
}

506 
	$SCTIMER_S‘C®lback
(
SCT_Ty³
 *
ba£
, 
sùim”_ev’t_ÿÎback_t
 
ÿÎback
, 
ušt32_t
 
ev’t
)

508 
s_ev’tC®lback
[
ev’t
] = 
ÿÎback
;

509 
	}
}

511 
	$SCTIMER_Ev’tHªdËIRQ
(
SCT_Ty³
 *
ba£
)

513 
ušt32_t
 
ev’tFÏg
 = 
SCT0
->
EVFLAG
;

515 
ušt32_t
 
ş—rFÏg
 = (
ev’tFÏg
 & 
SCT0
->
EVEN
);

516 
ušt32_t
 
mask
 = 
ev’tFÏg
;

517 
i
 = 0;

520 
i
 = 0; (˜< 
FSL_FEATURE_SCT_NUMBER_OF_EVENTS
è&& (
mask
 != 0); i++)

522 ià(
mask
 & 0x1)

524 ià(
s_ev’tC®lback
[
i
] !ğ
NULL
)

526 
s_ev’tC®lback
[
i
]();

529 
mask
 >>= 1;

533 
SCT0
->
EVFLAG
 = 
ş—rFÏg
;

534 
	}
}

536 
	$SCT0_IRQHªdËr
()

538 
	`s_sùim”I¤
(
SCT0
);

541 #ià
defšed
 
__CORTEX_M
 && (__CORTEX_M == 4U)

542 
	`__DSB
();

544 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_sctimer.h

34 #iâdeà
_FSL_SCTIMER_H_


35 
	#_FSL_SCTIMER_H_


	)

37 
	~"f¦_commÚ.h
"

52 
	#FSL_SCTIMER_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 0, 0)è

	)

56 
	e_sùim”_pwm_mode


58 
	mkSCTIMER_EdgeAligÃdPwm
 = 0U,

59 
	mkSCTIMER_C’‹rAligÃdPwm


60 } 
	tsùim”_pwm_mode_t
;

63 
	e_sùim”_couÁ”


65 
	mkSCTIMER_CouÁ”_L
 = 0U,

66 
	mkSCTIMER_CouÁ”_H


67 } 
	tsùim”_couÁ”_t
;

70 
	e_sùim”_šput


72 
	mkSCTIMER_IÅut_0
 = 0U,

73 
	mkSCTIMER_IÅut_1
,

74 
	mkSCTIMER_IÅut_2
,

75 
	mkSCTIMER_IÅut_3
,

76 
	mkSCTIMER_IÅut_4
,

77 
	mkSCTIMER_IÅut_5
,

78 
	mkSCTIMER_IÅut_6
,

79 
	mkSCTIMER_IÅut_7


80 } 
	tsùim”_šput_t
;

83 
	e_sùim”_out


85 
	mkSCTIMER_Out_0
 = 0U,

86 
	mkSCTIMER_Out_1
,

87 
	mkSCTIMER_Out_2
,

88 
	mkSCTIMER_Out_3
,

89 
	mkSCTIMER_Out_4
,

90 
	mkSCTIMER_Out_5
,

91 
	mkSCTIMER_Out_6
,

92 
	mkSCTIMER_Out_7


93 } 
	tsùim”_out_t
;

96 
	e_sùim”_pwm_Ëv–_£Ëù


98 
	mkSCTIMER_LowTrue
 = 0U,

99 
	mkSCTIMER_HighTrue


100 } 
	tsùim”_pwm_Ëv–_£Ëù_t
;

103 
	s_sùim”_pwm_sigÇl_·¿m


105 
sùim”_out_t
 
	mouut
;

106 
sùim”_pwm_Ëv–_£Ëù_t
 
	mËv–
;

107 
ušt8_t
 
	mdutyCyşeP”ûÁ
;

109 } 
	tsùim”_pwm_sigÇl_·¿m_t
;

112 
	e_sùim”_şock_mode


114 
	mkSCTIMER_Sy¡em_ClockMode
 = 0U,

115 
	mkSCTIMER_Sam¶ed_ClockMode
,

116 
	mkSCTIMER_IÅut_ClockMode
,

117 
	mkSCTIMER_AsynchrÚous_ClockMode


118 } 
	tsùim”_şock_mode_t
;

121 
	e_sùim”_şock_£Ëù


123 
	mkSCTIMER_Clock_On_Ri£_IÅut_0
 = 0U,

124 
	mkSCTIMER_Clock_On_F®l_IÅut_0
,

125 
	mkSCTIMER_Clock_On_Ri£_IÅut_1
,

126 
	mkSCTIMER_Clock_On_F®l_IÅut_1
,

127 
	mkSCTIMER_Clock_On_Ri£_IÅut_2
,

128 
	mkSCTIMER_Clock_On_F®l_IÅut_2
,

129 
	mkSCTIMER_Clock_On_Ri£_IÅut_3
,

130 
	mkSCTIMER_Clock_On_F®l_IÅut_3
,

131 
	mkSCTIMER_Clock_On_Ri£_IÅut_4
,

132 
	mkSCTIMER_Clock_On_F®l_IÅut_4
,

133 
	mkSCTIMER_Clock_On_Ri£_IÅut_5
,

134 
	mkSCTIMER_Clock_On_F®l_IÅut_5
,

135 
	mkSCTIMER_Clock_On_Ri£_IÅut_6
,

136 
	mkSCTIMER_Clock_On_F®l_IÅut_6
,

137 
	mkSCTIMER_Clock_On_Ri£_IÅut_7
,

138 
	mkSCTIMER_Clock_On_F®l_IÅut_7


139 } 
	tsùim”_şock_£Ëù_t
;

147 
	e_sùim”_cÚæiù_»sŞutiÚ


149 
	mkSCTIMER_ResŞveNÚe
 = 0U,

150 
	mkSCTIMER_ResŞveS‘
,

151 
	mkSCTIMER_ResŞveCË¬
,

152 
	mkSCTIMER_ResŞveToggË


153 } 
	tsùim”_cÚæiù_»sŞutiÚ_t
;

156 
	e_sùim”_ev’t


158 
	mkSCTIMER_IÅutLowOrM©chEv’t
 =

159 (0 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

160 
	mkSCTIMER_IÅutRi£OrM©chEv’t
 =

161 (0 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

162 
	mkSCTIMER_IÅutF®lOrM©chEv’t
 =

163 (0 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (2 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

164 
	mkSCTIMER_IÅutHighOrM©chEv’t
 =

165 (0 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (3 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

167 
	mkSCTIMER_M©chEv’tOÆy
 =

168 (1 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

170 
	mkSCTIMER_IÅutLowEv’t
 =

171 (2 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

172 
	mkSCTIMER_IÅutRi£Ev’t
 =

173 (2 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

174 
	mkSCTIMER_IÅutF®lEv’t
 =

175 (2 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (2 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

176 
	mkSCTIMER_IÅutHighEv’t
 =

177 (2 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (3 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

179 
	mkSCTIMER_IÅutLowAndM©chEv’t
 =

180 (3 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

181 
	mkSCTIMER_IÅutRi£AndM©chEv’t
 =

182 (3 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

183 
	mkSCTIMER_IÅutF®lAndM©chEv’t
 =

184 (3 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (2 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

185 
	mkSCTIMER_IÅutHighAndM©chEv’t
 =

186 (3 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (3 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

188 
	mkSCTIMER_OuutLowOrM©chEv’t
 =

189 (0 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

190 
	mkSCTIMER_OuutRi£OrM©chEv’t
 =

191 (0 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

192 
	mkSCTIMER_OuutF®lOrM©chEv’t
 =

193 (0 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (2 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

194 
	mkSCTIMER_OuutHighOrM©chEv’t
 =

195 (0 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (3 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

197 
	mkSCTIMER_OuutLowEv’t
 =

198 (2 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

199 
	mkSCTIMER_OuutRi£Ev’t
 =

200 (2 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

201 
	mkSCTIMER_OuutF®lEv’t
 =

202 (2 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (2 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

203 
	mkSCTIMER_OuutHighEv’t
 =

204 (2 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (3 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

206 
	mkSCTIMER_OuutLowAndM©chEv’t
 =

207 (3 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (0 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

208 
	mkSCTIMER_OuutRi£AndM©chEv’t
 =

209 (3 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

210 
	mkSCTIMER_OuutF®lAndM©chEv’t
 =

211 (3 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (2 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
),

212 
	mkSCTIMER_OuutHighAndM©chEv’t
 =

213 (3 << 
SCT_EVENT_CTRL_COMBMODE_SHIFT
è+ (3 << 
SCT_EVENT_CTRL_IOCOND_SHIFT
è+ (1 << 
SCT_EVENT_CTRL_OUTSEL_SHIFT
)

214 } 
	tsùim”_ev’t_t
;

217 (*
	tsùim”_ev’t_ÿÎback_t
)();

220 
	e_sùim”_š‹¼u±_’abË


222 
kSCTIMER_Ev’t0IÁ”ru±EÇbË
 = (1U << 0),

223 
kSCTIMER_Ev’t1IÁ”ru±EÇbË
 = (1U << 1),

224 
kSCTIMER_Ev’t2IÁ”ru±EÇbË
 = (1U << 2),

225 
kSCTIMER_Ev’t3IÁ”ru±EÇbË
 = (1U << 3),

226 
kSCTIMER_Ev’t4IÁ”ru±EÇbË
 = (1U << 4),

227 
kSCTIMER_Ev’t5IÁ”ru±EÇbË
 = (1U << 5),

228 
kSCTIMER_Ev’t6IÁ”ru±EÇbË
 = (1U << 6),

229 
kSCTIMER_Ev’t7IÁ”ru±EÇbË
 = (1U << 7),

230 
kSCTIMER_Ev’t8IÁ”ru±EÇbË
 = (1U << 8),

231 
kSCTIMER_Ev’t9IÁ”ru±EÇbË
 = (1U << 9),

232 
kSCTIMER_Ev’t10IÁ”ru±EÇbË
 = (1U << 10),

233 
kSCTIMER_Ev’t11IÁ”ru±EÇbË
 = (1U << 11),

234 
kSCTIMER_Ev’t12IÁ”ru±EÇbË
 = (1U << 12),

235 } 
	tsùim”_š‹¼u±_’abË_t
;

238 
	e_sùim”_¡©us_æags


240 
kSCTIMER_Ev’t0FÏg
 = (1U << 0),

241 
kSCTIMER_Ev’t1FÏg
 = (1U << 1),

242 
kSCTIMER_Ev’t2FÏg
 = (1U << 2),

243 
kSCTIMER_Ev’t3FÏg
 = (1U << 3),

244 
kSCTIMER_Ev’t4FÏg
 = (1U << 4),

245 
kSCTIMER_Ev’t5FÏg
 = (1U << 5),

246 
kSCTIMER_Ev’t6FÏg
 = (1U << 6),

247 
kSCTIMER_Ev’t7FÏg
 = (1U << 7),

248 
kSCTIMER_Ev’t8FÏg
 = (1U << 8),

249 
kSCTIMER_Ev’t9FÏg
 = (1U << 9),

250 
kSCTIMER_Ev’t10FÏg
 = (1U << 10),

251 
kSCTIMER_Ev’t11FÏg
 = (1U << 11),

252 
kSCTIMER_Ev’t12FÏg
 = (1U << 12),

253 
kSCTIMER_BusE¼ÜLFÏg
 =

254 (1U << 
SCT_CONFLAG_BUSERRL_SHIFT
),

255 
kSCTIMER_BusE¼ÜHFÏg
 =

256 (1U << 
SCT_CONFLAG_BUSERRH_SHIFT
)

257 } 
	tsùim”_¡©us_æags_t
;

268 
	s_sùim”_cÚfig


270 
boŞ
 
’abËCouÁ”Unify
;

272 
sùim”_şock_mode_t
 
şockMode
;

273 
sùim”_şock_£Ëù_t
 
şockS–eù
;

274 
boŞ
 
’abËBidœeùiÚ_l
;

276 
boŞ
 
’abËBidœeùiÚ_h
;

280 
ušt8_t
 
´esÿË_l
;

281 
ušt8_t
 
´esÿË_h
;

284 
ušt8_t
 
outIn™S‹
;

285 } 
	tsùim”_cÚfig_t
;

291 #ià
	`defšed
(
__ılu¥lus
)

310 
¡©us_t
 
	`SCTIMER_In™
(
SCT_Ty³
 *
ba£
, cÚ¡ 
sùim”_cÚfig_t
 *
cÚfig
);

317 
	`SCTIMER_Deš™
(
SCT_Ty³
 *
ba£
);

335 
	`SCTIMER_G‘DeçuÉCÚfig
(
sùim”_cÚfig_t
 *
cÚfig
);

373 
¡©us_t
 
	`SCTIMER_S‘upPwm
(
SCT_Ty³
 *
ba£
,

374 cÚ¡ 
sùim”_pwm_sigÇl_·¿m_t
 *
pwmP¬ams
,

375 
sùim”_pwm_mode_t
 
mode
,

376 
ušt32_t
 
pwmF»q_Hz
,

377 
ušt32_t
 
¤cClock_Hz
,

378 
ušt32_t
 *
ev’t
);

389 
	`SCTIMER_Upd©ePwmDutycyşe
(
SCT_Ty³
 *
ba£
, 
sùim”_out_t
 
ouut
, 
ušt8_t
 
dutyCyşeP”ûÁ
, 
ušt32_t
 
ev’t
);

403 
šlše
 
	`SCTIMER_EÇbËIÁ”ru±s
(
SCT_Ty³
 *
ba£
, 
ušt32_t
 
mask
)

405 
ba£
->
EVEN
 |ğ
mask
;

415 
šlše
 
	`SCTIMER_Di§bËIÁ”ru±s
(
SCT_Ty³
 *
ba£
, 
ušt32_t
 
mask
)

417 
ba£
->
EVEN
 &ğ~
mask
;

428 
šlše
 
ušt32_t
 
	`SCTIMER_G‘EÇbËdIÁ”ru±s
(
SCT_Ty³
 *
ba£
)

430  (
ba£
->
EVEN
 & 0xFFFFU);

448 
šlše
 
ušt32_t
 
	`SCTIMER_G‘StusFÏgs
(
SCT_Ty³
 *
ba£
)

450 
ušt32_t
 
¡©usFÏgs
 = 0;

453 
¡©usFÏgs
 = (
ba£
->
EVFLAG
 & 0xFFFFU);

456 
¡©usFÏgs
 |ğ(
ba£
->
CONFLAG
 & (
SCT_CONFLAG_BUSERRL_MASK
 | 
SCT_CONFLAG_BUSERRH_MASK
));

458  
¡©usFÏgs
;

468 
šlše
 
	`SCTIMER_CË¬StusFÏgs
(
SCT_Ty³
 *
ba£
, 
ušt32_t
 
mask
)

471 
ba£
->
EVFLAG
 = (
mask
 & 0xFFFFU);

472 
ba£
->
CONFLAG
 = (
mask
 & (
SCT_CONFLAG_BUSERRL_MASK
 | 
SCT_CONFLAG_BUSERRH_MASK
));

489 
šlše
 
	`SCTIMER_S¹Tim”
(
SCT_Ty³
 *
ba£
, 
sùim”_couÁ”_t
 
couÁ”toS¹
)

492 ià((
ba£
->
CONFIG
 & 
SCT_CONFIG_UNIFY_MASK
è|| (
couÁ”toS¹
 =ğ
kSCTIMER_CouÁ”_L
))

494 
ba£
->
CTRL
 &ğ~(
SCT_CTRL_HALT_L_MASK
);

499 
ba£
->
CTRL
 &ğ~(
SCT_CTRL_HALT_H_MASK
);

510 
šlše
 
	`SCTIMER_StİTim”
(
SCT_Ty³
 *
ba£
, 
sùim”_couÁ”_t
 
couÁ”toStİ
)

513 ià((
ba£
->
CONFIG
 & 
SCT_CONFIG_UNIFY_MASK
è|| (
couÁ”toStİ
 =ğ
kSCTIMER_CouÁ”_L
))

515 
ba£
->
CTRL
 |ğ(
SCT_CTRL_HALT_L_MASK
);

520 
ba£
->
CTRL
 |ğ(
SCT_CTRL_HALT_H_MASK
);

554 
¡©us_t
 
	`SCTIMER_C»©eAndScheduËEv’t
(
SCT_Ty³
 *
ba£
,

555 
sùim”_ev’t_t
 
howToMÚ™Ü
,

556 
ušt32_t
 
m©chV®ue
,

557 
ušt32_t
 
whichIO
,

558 
sùim”_couÁ”_t
 
whichCouÁ”
,

559 
ušt32_t
 *
ev’t
);

572 
	`SCTIMER_ScheduËEv’t
(
SCT_Ty³
 *
ba£
, 
ušt32_t
 
ev’t
);

586 
¡©us_t
 
	`SCTIMER_Inü—£S‹
(
SCT_Ty³
 *
ba£
);

597 
ušt32_t
 
	`SCTIMER_G‘Cu¼’tS‹
(
SCT_Ty³
 *
ba£
);

619 
¡©us_t
 
	`SCTIMER_S‘upC­tu»AùiÚ
(
SCT_Ty³
 *
ba£
,

620 
sùim”_couÁ”_t
 
whichCouÁ”
,

621 
ušt32_t
 *
ÿ±u»Regi¡”
,

622 
ušt32_t
 
ev’t
);

635 
	`SCTIMER_S‘C®lback
(
SCT_Ty³
 *
ba£
, 
sùim”_ev’t_ÿÎback_t
 
ÿÎback
, 
ušt32_t
 
ev’t
);

646 
šlše
 
	`SCTIMER_S‘upNextS‹AùiÚ
(
SCT_Ty³
 *
ba£
, 
ušt32_t
 
ÃxtS‹
, ušt32_ˆ
ev’t
)

648 
ušt32_t
 
»g
 = 
ba£
->
EVENT
[
ev’t
].
CTRL
;

650 
»g
 &ğ~(
SCT_EVENT_CTRL_STATEV_MASK
);

652 
»g
 |ğ
	`SCT_EVENT_CTRL_STATEV
(
ÃxtS‹
è| 
SCT_EVENT_CTRL_STATELD_MASK
;

654 
ba£
->
EVENT
[
ev’t
].
CTRL
 = 
»g
;

666 
šlše
 
	`SCTIMER_S‘upOuutS‘AùiÚ
(
SCT_Ty³
 *
ba£
, 
ušt32_t
 
whichIO
, ušt32_ˆ
ev’t
)

668 
ba£
->
OUT
[
whichIO
].
SET
 |ğ(1U << 
ev’t
);

680 
šlše
 
	`SCTIMER_S‘upOuutCË¬AùiÚ
(
SCT_Ty³
 *
ba£
, 
ušt32_t
 
whichIO
, ušt32_ˆ
ev’t
)

682 
ba£
->
OUT
[
whichIO
].
CLR
 |ğ(1U << 
ev’t
);

694 
	`SCTIMER_S‘upOuutToggËAùiÚ
(
SCT_Ty³
 *
ba£
, 
ušt32_t
 
whichIO
, ušt32_ˆ
ev’t
);

706 
šlše
 
	`SCTIMER_S‘upCouÁ”Lim™AùiÚ
(
SCT_Ty³
 *
ba£
, 
sùim”_couÁ”_t
 
whichCouÁ”
, 
ušt32_t
 
ev’t
)

709 ià((
ba£
->
CONFIG
 & 
SCT_CONFIG_UNIFY_MASK
è|| (
whichCouÁ”
 =ğ
kSCTIMER_CouÁ”_L
))

711 
ba£
->
LIMIT
 |ğ
	`SCT_LIMIT_LIMMSK_L
(1U << 
ev’t
);

715 
ba£
->
LIMIT
 |ğ
	`SCT_LIMIT_LIMMSK_H
(1U << 
ev’t
);

729 
šlše
 
	`SCTIMER_S‘upCouÁ”StİAùiÚ
(
SCT_Ty³
 *
ba£
, 
sùim”_couÁ”_t
 
whichCouÁ”
, 
ušt32_t
 
ev’t
)

732 ià((
ba£
->
CONFIG
 & 
SCT_CONFIG_UNIFY_MASK
è|| (
whichCouÁ”
 =ğ
kSCTIMER_CouÁ”_L
))

734 
ba£
->
STOP
 |ğ
	`SCT_STOP_STOPMSK_L
(1U << 
ev’t
);

738 
ba£
->
STOP
 |ğ
	`SCT_STOP_STOPMSK_H
(1U << 
ev’t
);

752 
šlše
 
	`SCTIMER_S‘upCouÁ”S¹AùiÚ
(
SCT_Ty³
 *
ba£
, 
sùim”_couÁ”_t
 
whichCouÁ”
, 
ušt32_t
 
ev’t
)

755 ià((
ba£
->
CONFIG
 & 
SCT_CONFIG_UNIFY_MASK
è|| (
whichCouÁ”
 =ğ
kSCTIMER_CouÁ”_L
))

757 
ba£
->
START
 |ğ
	`SCT_START_STARTMSK_L
(1U << 
ev’t
);

761 
ba£
->
START
 |ğ
	`SCT_START_STARTMSK_H
(1U << 
ev’t
);

777 
šlše
 
	`SCTIMER_S‘upCouÁ”H®tAùiÚ
(
SCT_Ty³
 *
ba£
, 
sùim”_couÁ”_t
 
whichCouÁ”
, 
ušt32_t
 
ev’t
)

780 ià((
ba£
->
CONFIG
 & 
SCT_CONFIG_UNIFY_MASK
è|| (
whichCouÁ”
 =ğ
kSCTIMER_CouÁ”_L
))

782 
ba£
->
HALT
 |ğ
	`SCT_HALT_HALTMSK_L
(1U << 
ev’t
);

786 
ba£
->
HALT
 |ğ
	`SCT_HALT_HALTMSK_H
(1U << 
ev’t
);

799 
šlše
 
	`SCTIMER_S‘upDmaTrigg”AùiÚ
(
SCT_Ty³
 *
ba£
, 
ušt32_t
 
dmaNumb”
, ušt32_ˆ
ev’t
)

801 ià(
dmaNumb”
 == 0)

803 
ba£
->
DMA0REQUEST
 |ğ(1U << 
ev’t
);

807 
ba£
->
DMA1REQUEST
 |ğ(1U << 
ev’t
);

816 
	`SCTIMER_Ev’tHªdËIRQ
(
SCT_Ty³
 *
ba£
);

820 #ià
	`defšed
(
__ılu¥lus
)

821 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_spi.c

35 
	~"f¦_¥i.h
"

36 
	~"f¦_æexcomm.h
"

42 
	#SPI_FIFO_DEPTH
(
ba£
è((((ba£)->
FIFOCFG
 & 
SPI_FIFOCFG_SIZE_MASK
è>> 
SPI_FIFOCFG_SIZE_SHIFT
è<< 3)

	)

46 
	#SPI_COUNT_TO_BYTES
(
d©aWidth
, 
couÁ
è((couÁè<< ((d©aWidthè>> 3U))

	)

47 
	#SPI_BYTES_TO_COUNT
(
d©aWidth
, 
by‹s
è((by‹sè>> ((d©aWidthè>> 3U))

	)

48 
	#SPI_SSELPOL_MASK
 ((
SPI_CFG_SPOL0_MASK
è| (
SPI_CFG_SPOL1_MASK
è| (
SPI_CFG_SPOL2_MASK
è| (
SPI_CFG_SPOL3_MASK
))

	)

54 
¥i_cÚfig_t
 
	gg_cÚfigs
[
FSL_FEATURE_SOC_SPI_COUNT
] = {(
¥i_d©a_width_t
)0};

57 cÚ¡ 
ušt32_t
 
	gs_¥iBa£Addrs
[
FSL_FEATURE_SOC_SPI_COUNT
] = 
SPI_BASE_ADDRS
;

60 cÚ¡ 
IRQn_Ty³
 
	gs_¥iIRQ
[] = 
SPI_IRQS
;

63 vŞ©
ušt8_t
 
	gs_dummyD©a
[
FSL_FEATURE_SOC_SPI_COUNT
] = {0};

69 
ušt32_t
 
	$SPI_G‘In¡ªû
(
SPI_Ty³
 *
ba£
)

71 
i
;

73 
i
 = 0; i < 
FSL_FEATURE_SOC_SPI_COUNT
; i++)

75 ià((
ušt32_t
)
ba£
 =ğ
s_¥iBa£Addrs
[
i
])

77  
i
;

81 
	`as£¹
(
çl£
);

83 
	}
}

85 
	$SPI_S‘DummyD©a
(
SPI_Ty³
 *
ba£
, 
ušt8_t
 
dummyD©a
)

87 
ušt32_t
 
š¡ªû
 = 
	`SPI_G‘In¡ªû
(
ba£
);

88 
s_dummyD©a
[
š¡ªû
] = 
dummyD©a
;

89 
	}
}

91 *
	$SPI_G‘CÚfig
(
SPI_Ty³
 *
ba£
)

93 
št32_t
 
š¡ªû
;

94 
š¡ªû
 = 
	`SPI_G‘In¡ªû
(
ba£
);

95 ià(
š¡ªû
 < 0)

97  
NULL
;

99  &
g_cÚfigs
[
š¡ªû
];

100 
	}
}

102 
	$SPI_Ma¡”G‘DeçuÉCÚfig
(
¥i_ma¡”_cÚfig_t
 *
cÚfig
)

104 
	`as£¹
(
NULL
 !ğ
cÚfig
);

106 
cÚfig
->
’abËLoİback
 = 
çl£
;

107 
cÚfig
->
’abËMa¡”
 = 
Œue
;

108 
cÚfig
->
pŞ¬™y
 = 
kSPI_ClockPŞ¬™yAùiveHigh
;

109 
cÚfig
->
pha£
 = 
kSPI_ClockPha£Fœ¡Edge
;

110 
cÚfig
->
dœeùiÚ
 = 
kSPI_MsbFœ¡
;

111 
cÚfig
->
baudR©e_Bps
 = 500000U;

112 
cÚfig
->
d©aWidth
 = 
kSPI_D©a8B™s
;

113 
cÚfig
->
s£lNum
 = 
kSPI_S£l0
;

114 
cÚfig
->
txW©”m¬k
 = 
kSPI_TxFifo0
;

115 
cÚfig
->
rxW©”m¬k
 = 
kSPI_RxFifo1
;

116 
cÚfig
->
s£lPŞ
 = 
kSPI_SpŞAùiveAÎLow
;

117 
cÚfig
->
d–ayCÚfig
.
´eD–ay
 = 0U;

118 
cÚfig
->
d–ayCÚfig
.
po¡D–ay
 = 0U;

119 
cÚfig
->
d–ayCÚfig
.
äameD–ay
 = 0U;

120 
cÚfig
->
d–ayCÚfig
.
ŒªsãrD–ay
 = 0U;

121 
	}
}

123 
¡©us_t
 
	$SPI_Ma¡”In™
(
SPI_Ty³
 *
ba£
, cÚ¡ 
¥i_ma¡”_cÚfig_t
 *
cÚfig
, 
ušt32_t
 
¤cClock_Hz
)

125 
št32_t
 
»suÉ
 = 0, 
š¡ªû
 = 0;

126 
ušt32_t
 
tmp
;

129 
	`as£¹
(!((
NULL
 =ğ
ba£
è|| (NULL =ğ
cÚfig
è|| (0 =ğ
¤cClock_Hz
)));

130 ià((
NULL
 =ğ
ba£
è|| (NULL =ğ
cÚfig
è|| (0 =ğ
¤cClock_Hz
))

132  
kStus_Inv®idArgum’t
;

136 
»suÉ
 = 
	`FLEXCOMM_In™
(
ba£
, 
FLEXCOMM_PERIPH_SPI
);

137 
	`as£¹
(
kStus_Sucûss
 =ğ
»suÉ
);

138 ià(
kStus_Sucûss
 !ğ
»suÉ
)

140  
»suÉ
;

144 
»suÉ
 = 
	`SPI_Ma¡”S‘Baud
(
ba£
, 
cÚfig
->
baudR©e_Bps
, 
¤cClock_Hz
);

145 ià(
kStus_Sucûss
 !ğ
»suÉ
)

147  
»suÉ
;

150 
š¡ªû
 = 
	`SPI_G‘In¡ªû
(
ba£
);

151 
	`as£¹
(
š¡ªû
 >= 0);

154 
tmp
 = 
ba£
->
CFG
;

155 
tmp
 &ğ~(
SPI_CFG_MASTER_MASK
 | 
SPI_CFG_LSBF_MASK
 | 
SPI_CFG_CPHA_MASK
 | 
SPI_CFG_CPOL_MASK
 | 
SPI_CFG_LOOP_MASK
 |

156 
SPI_CFG_ENABLE_MASK
 | 
SPI_SSELPOL_MASK
);

158 
tmp
 |ğ
	`SPI_CFG_CPHA
(
cÚfig
->
pha£
);

160 
tmp
 |ğ
	`SPI_CFG_CPOL
(
cÚfig
->
pŞ¬™y
);

162 
tmp
 |ğ
	`SPI_CFG_LSBF
(
cÚfig
->
dœeùiÚ
);

164 
tmp
 |ğ
	`SPI_CFG_MASTER
(1);

166 
tmp
 |ğ
	`SPI_CFG_LOOP
(
cÚfig
->
’abËLoİback
);

168 
tmp
 |ğ((
ušt32_t
)
cÚfig
->
s£lPŞ
 & (
SPI_SSELPOL_MASK
));

169 
ba£
->
CFG
 = 
tmp
;

172 
g_cÚfigs
[
š¡ªû
].
d©aWidth
 = 
cÚfig
->dataWidth;

173 
g_cÚfigs
[
š¡ªû
].
s£lNum
 = 
cÚfig
->sselNum;

175 
ba£
->
FIFOCFG
 |ğ
SPI_FIFOCFG_EMPTYTX_MASK
 | 
SPI_FIFOCFG_EMPTYRX_MASK
;

176 
ba£
->
FIFOCFG
 |ğ
SPI_FIFOCFG_ENABLETX_MASK
 | 
SPI_FIFOCFG_ENABLERX_MASK
;

178 
tmp
 = 
ba£
->
FIFOTRIG
 & (~(
SPI_FIFOTRIG_RXLVL_MASK
 | 
SPI_FIFOTRIG_TXLVL_MASK
));

179 
tmp
 |ğ
	`SPI_FIFOTRIG_TXLVL
(
cÚfig
->
txW©”m¬k
è| 
	`SPI_FIFOTRIG_RXLVL
(cÚfig->
rxW©”m¬k
);

181 
tmp
 |ğ
SPI_FIFOTRIG_TXLVLENA_MASK
 | 
SPI_FIFOTRIG_RXLVLENA_MASK
;

183 
ba£
->
FIFOTRIG
 = 
tmp
;

186 
	`SPI_S‘T¿nsãrD–ay
(
ba£
, &
cÚfig
->
d–ayCÚfig
);

188 
	`SPI_S‘DummyD©a
(
ba£
, (
ušt8_t
)
SPI_DUMMYDATA
);

190 
	`SPI_EÇbË
(
ba£
, 
cÚfig
->
’abËMa¡”
);

191  
kStus_Sucûss
;

192 
	}
}

194 
	$SPI_SÏveG‘DeçuÉCÚfig
(
¥i_¦ave_cÚfig_t
 *
cÚfig
)

196 
	`as£¹
(
NULL
 !ğ
cÚfig
);

198 
cÚfig
->
’abËSÏve
 = 
Œue
;

199 
cÚfig
->
pŞ¬™y
 = 
kSPI_ClockPŞ¬™yAùiveHigh
;

200 
cÚfig
->
pha£
 = 
kSPI_ClockPha£Fœ¡Edge
;

201 
cÚfig
->
dœeùiÚ
 = 
kSPI_MsbFœ¡
;

202 
cÚfig
->
d©aWidth
 = 
kSPI_D©a8B™s
;

203 
cÚfig
->
txW©”m¬k
 = 
kSPI_TxFifo0
;

204 
cÚfig
->
rxW©”m¬k
 = 
kSPI_RxFifo1
;

205 
cÚfig
->
s£lPŞ
 = 
kSPI_SpŞAùiveAÎLow
;

206 
	}
}

208 
¡©us_t
 
	$SPI_SÏveIn™
(
SPI_Ty³
 *
ba£
, cÚ¡ 
¥i_¦ave_cÚfig_t
 *
cÚfig
)

210 
št32_t
 
»suÉ
 = 0, 
š¡ªû
;

211 
ušt32_t
 
tmp
;

214 
	`as£¹
(!((
NULL
 =ğ
ba£
è|| (NULL =ğ
cÚfig
)));

215 ià((
NULL
 =ğ
ba£
è|| (NULL =ğ
cÚfig
))

217  
kStus_Inv®idArgum’t
;

220 
»suÉ
 = 
	`FLEXCOMM_In™
(
ba£
, 
FLEXCOMM_PERIPH_SPI
);

221 
	`as£¹
(
kStus_Sucûss
 =ğ
»suÉ
);

222 ià(
kStus_Sucûss
 !ğ
»suÉ
)

224  
»suÉ
;

227 
š¡ªû
 = 
	`SPI_G‘In¡ªû
(
ba£
);

230 
tmp
 = 
ba£
->
CFG
;

231 
tmp
 &ğ~(
SPI_CFG_MASTER_MASK
 | 
SPI_CFG_LSBF_MASK
 | 
SPI_CFG_CPHA_MASK
 | 
SPI_CFG_CPOL_MASK
 | 
SPI_CFG_ENABLE_MASK
 |

232 
SPI_SSELPOL_MASK
);

234 
tmp
 |ğ
	`SPI_CFG_CPHA
(
cÚfig
->
pha£
);

236 
tmp
 |ğ
	`SPI_CFG_CPOL
(
cÚfig
->
pŞ¬™y
);

238 
tmp
 |ğ
	`SPI_CFG_LSBF
(
cÚfig
->
dœeùiÚ
);

240 
tmp
 |ğ((
ušt32_t
)
cÚfig
->
s£lPŞ
 & (
SPI_SSELPOL_MASK
));

241 
ba£
->
CFG
 = 
tmp
;

244 
g_cÚfigs
[
š¡ªû
].
d©aWidth
 = 
cÚfig
->dataWidth;

246 
ba£
->
FIFOCFG
 |ğ
SPI_FIFOCFG_EMPTYTX_MASK
 | 
SPI_FIFOCFG_EMPTYRX_MASK
;

247 
ba£
->
FIFOCFG
 |ğ
SPI_FIFOCFG_ENABLETX_MASK
 | 
SPI_FIFOCFG_ENABLERX_MASK
;

249 
tmp
 = 
ba£
->
FIFOTRIG
 & (~(
SPI_FIFOTRIG_RXLVL_MASK
 | 
SPI_FIFOTRIG_TXLVL_MASK
));

250 
tmp
 |ğ
	`SPI_FIFOTRIG_TXLVL
(
cÚfig
->
txW©”m¬k
è| 
	`SPI_FIFOTRIG_RXLVL
(cÚfig->
rxW©”m¬k
);

252 
tmp
 |ğ
SPI_FIFOTRIG_TXLVLENA_MASK
 | 
SPI_FIFOTRIG_RXLVLENA_MASK
;

254 
ba£
->
FIFOTRIG
 = 
tmp
;

256 
	`SPI_S‘DummyD©a
(
ba£
, (
ušt8_t
)
SPI_DUMMYDATA
);

258 
	`SPI_EÇbË
(
ba£
, 
cÚfig
->
’abËSÏve
);

259  
kStus_Sucûss
;

260 
	}
}

262 
	$SPI_Deš™
(
SPI_Ty³
 *
ba£
)

265 
	`as£¹
(
NULL
 !ğ
ba£
);

267 
ba£
->
FIFOINTENCLR
 = 
SPI_FIFOINTENCLR_TXERR_MASK
 | 
SPI_FIFOINTENCLR_RXERR_MASK
 | 
SPI_FIFOINTENCLR_TXLVL_MASK
 |

268 
SPI_FIFOINTENCLR_RXLVL_MASK
;

269 
ba£
->
FIFOCFG
 &ğ~(
SPI_FIFOCFG_DMATX_MASK
 | 
SPI_FIFOCFG_DMARX_MASK
);

270 
ba£
->
CFG
 &ğ~(
SPI_CFG_ENABLE_MASK
);

271 
	}
}

273 
	$SPI_EÇbËTxDMA
(
SPI_Ty³
 *
ba£
, 
boŞ
 
’abË
)

275 ià(
’abË
)

277 
ba£
->
FIFOCFG
 |ğ
SPI_FIFOCFG_DMATX_MASK
;

281 
ba£
->
FIFOCFG
 &ğ~
SPI_FIFOCFG_DMATX_MASK
;

283 
	}
}

285 
	$SPI_EÇbËRxDMA
(
SPI_Ty³
 *
ba£
, 
boŞ
 
’abË
)

287 ià(
’abË
)

289 
ba£
->
FIFOCFG
 |ğ
SPI_FIFOCFG_DMARX_MASK
;

293 
ba£
->
FIFOCFG
 &ğ~
SPI_FIFOCFG_DMARX_MASK
;

295 
	}
}

297 
¡©us_t
 
	$SPI_Ma¡”S‘Baud
(
SPI_Ty³
 *
ba£
, 
ušt32_t
 
baud¿‹_Bps
, ušt32_ˆ
¤cClock_Hz
)

299 
ušt32_t
 
tmp
;

302 
	`as£¹
(!((
NULL
 =ğ
ba£
è|| (0 =ğ
baud¿‹_Bps
è|| (0 =ğ
¤cClock_Hz
)));

303 ià((
NULL
 =ğ
ba£
è|| (0 =ğ
baud¿‹_Bps
è|| (0 =ğ
¤cClock_Hz
))

305  
kStus_Inv®idArgum’t
;

309 
tmp
 = (
¤cClock_Hz
 / 
baud¿‹_Bps
) - 1;

310 ià(
tmp
 > 0xFFFF)

312  
kStus_SPI_Baud¿‹NÙSuµÜt
;

314 
ba£
->
DIV
 &ğ~
SPI_DIV_DIVVAL_MASK
;

315 
ba£
->
DIV
 |ğ
	`SPI_DIV_DIVVAL
(
tmp
);

316  
kStus_Sucûss
;

317 
	}
}

319 
	$SPI_Wr™eD©a
(
SPI_Ty³
 *
ba£
, 
ušt16_t
 
d©a
, 
ušt32_t
 
cÚfigFÏgs
)

321 
ušt32_t
 
cÚŒŞ
 = 0;

322 
št32_t
 
š¡ªû
;

325 
	`as£¹
(
NULL
 !ğ
ba£
);

327 
š¡ªû
 = 
	`SPI_G‘In¡ªû
(
ba£
);

328 
	`as£¹
(!(
š¡ªû
 < 0));

329 ià(
š¡ªû
 < 0)

335 
cÚŒŞ
 |ğ
	`SPI_FIFOWR_LEN
(
g_cÚfigs
[
š¡ªû
].
d©aWidth
);

337 
cÚŒŞ
 |ğ(
SPI_DEASSERT_ALL
 & (~
	`SPI_DEASSERTNUM_SSEL
(
g_cÚfigs
[
š¡ªû
].
s£lNum
)));

339 
cÚŒŞ
 |ğ(
cÚfigFÏgs
 & 
SPI_FIFOWR_FLAGS_MASK
);

341 
	`as£¹
(!(
cÚŒŞ
 & 0xFFFF));

342 
ba£
->
FIFOWR
 = 
d©a
 | 
cÚŒŞ
;

343 
	}
}

345 
¡©us_t
 
	$SPI_Ma¡”T¿nsãrC»©eHªdË
(
SPI_Ty³
 *
ba£
,

346 
¥i_ma¡”_hªdË_t
 *
hªdË
,

347 
¥i_ma¡”_ÿÎback_t
 
ÿÎback
,

348 *
u£rD©a
)

350 
št32_t
 
š¡ªû
 = 0;

353 
	`as£¹
(!(
NULL
 =ğ
ba£
));

354 ià(
NULL
 =ğ
ba£
)

356  
kStus_Inv®idArgum’t
;

359 
	`as£¹
(!(
NULL
 =ğ
hªdË
));

360 ià(
NULL
 =ğ
hªdË
)

362  
kStus_Inv®idArgum’t
;

365 
š¡ªû
 = 
	`SPI_G‘In¡ªû
(
ba£
);

366 
	`as£¹
(!(
š¡ªû
 < 0));

367 ià(
š¡ªû
 < 0)

369  
kStus_Inv®idArgum’t
;

372 
	`mem£t
(
hªdË
, 0, (*handle));

374 ià(
ba£
->
CFG
 & 
SPI_CFG_MASTER_MASK
)

376 
	`FLEXCOMM_S‘IRQHªdËr
(
ba£
, (
æexcomm_œq_hªdËr_t
)(
ušŒ_t
)
SPI_Ma¡”T¿nsãrHªdËIRQ
, 
hªdË
);

380 
	`FLEXCOMM_S‘IRQHªdËr
(
ba£
, (
æexcomm_œq_hªdËr_t
)(
ušŒ_t
)
SPI_SÏveT¿nsãrHªdËIRQ
, 
hªdË
);

383 
hªdË
->
d©aWidth
 = 
g_cÚfigs
[
š¡ªû
].dataWidth;

385 
hªdË
->
s£lNum
 = 
g_cÚfigs
[
š¡ªû
].sselNum;

386 
hªdË
->
txW©”m¬k
 = (
¥i_txfifo_w©”m¬k_t
)
	`SPI_FIFOTRIG_TXLVL_GET
(
ba£
);

387 
hªdË
->
rxW©”m¬k
 = (
¥i_rxfifo_w©”m¬k_t
)
	`SPI_FIFOTRIG_RXLVL_GET
(
ba£
);

388 
hªdË
->
ÿÎback
 = callback;

389 
hªdË
->
u£rD©a
 = userData;

392 
	`EÇbËIRQ
(
s_¥iIRQ
[
š¡ªû
]);

394  
kStus_Sucûss
;

395 
	}
}

397 
¡©us_t
 
	$SPI_Ma¡”T¿nsãrBlockšg
(
SPI_Ty³
 *
ba£
, 
¥i_Œªsãr_t
 *
xãr
)

399 
št32_t
 
š¡ªû
;

400 
ušt32_t
 
tx_ù¾
 = 0, 
Ï¡_ù¾
 = 0;

401 
ušt32_t
 
tmp32
, 
rxRemaššgBy‹s
, 
txRemaššgBy‹s
, 
d©aWidth
;

402 
ušt32_t
 
toReûiveCouÁ
 = 0;

403 
ušt8_t
 *
txD©a
, *
rxD©a
;

404 
ušt32_t
 
fifoD•th
;

407 
	`as£¹
(!((
NULL
 =ğ
ba£
è|| (NULL =ğ
xãr
è|| ((NULL =ğxãr->
txD©a
è&& (NULL =ğxãr->
rxD©a
))));

408 ià((
NULL
 =ğ
ba£
è|| (NULL =ğ
xãr
è|| ((NULL =ğxãr->
txD©a
è&& (NULL =ğxãr->
rxD©a
)))

410  
kStus_Inv®idArgum’t
;

413 
fifoD•th
 = 
	`SPI_FIFO_DEPTH
(
ba£
);

414 
txD©a
 = 
xãr
->txData;

415 
rxD©a
 = 
xãr
->rxData;

416 
txRemaššgBy‹s
 = 
txD©a
 ? 
xãr
->
d©aSize
 : 0;

417 
rxRemaššgBy‹s
 = 
rxD©a
 ? 
xãr
->
d©aSize
 : 0;

419 
š¡ªû
 = 
	`SPI_G‘In¡ªû
(
ba£
);

420 
	`as£¹
(
š¡ªû
 >= 0);

421 
d©aWidth
 = 
g_cÚfigs
[
š¡ªû
].dataWidth;

424 
	`as£¹
(!((
d©aWidth
 > 
kSPI_D©a8B™s
è&& (
xãr
->
d©aSize
 & 0x1)));

425 ià((
d©aWidth
 > 
kSPI_D©a8B™s
è&& (
xãr
->
d©aSize
 & 0x1))

427  
kStus_Inv®idArgum’t
;

431 
ba£
->
FIFOCFG
 |ğ
SPI_FIFOCFG_EMPTYTX_MASK
 | 
SPI_FIFOCFG_EMPTYRX_MASK
;

432 
ba£
->
FIFOSTAT
 |ğ
SPI_FIFOSTAT_TXERR_MASK
 | 
SPI_FIFOSTAT_RXERR_MASK
;

434 
tx_ù¾
 |ğ(
SPI_DEASSERT_ALL
 & (~
	`SPI_DEASSERTNUM_SSEL
(
g_cÚfigs
[
š¡ªû
].
s£lNum
)));

436 
tx_ù¾
 |ğ
	`SPI_FIFOWR_LEN
(
d©aWidth
);

438 
tx_ù¾
 |ğ(
xãr
->
cÚfigFÏgs
 & (
ušt32_t
)
kSPI_F¿meD–ay
) ? (uint32_t)kSPI_FrameDelay : 0;

440 
Ï¡_ù¾
 |ğ(
xãr
->
cÚfigFÏgs
 & (
ušt32_t
)
kSPI_F¿meAs£¹
) ? (uint32_t)kSPI_FrameAssert : 0;

442 
txRemaššgBy‹s
 || 
rxRemaššgBy‹s
 || 
toReûiveCouÁ
)

445 ià(
ba£
->
FIFOSTAT
 & 
SPI_FIFOSTAT_RXNOTEMPTY_MASK
)

447 
tmp32
 = 
ba£
->
FIFORD
;

449 ià(
rxRemaššgBy‹s
)

451 *(
rxD©a
++èğ
tmp32
;

452 
rxRemaššgBy‹s
--;

454 ià(
d©aWidth
 > 8)

456 *(
rxD©a
++èğ
tmp32
 >> 8;

457 
rxRemaššgBy‹s
--;

461 
toReûiveCouÁ
 -= 1;

464 ià((
ba£
->
FIFOSTAT
 & 
SPI_FIFOSTAT_TXNOTFULL_MASK
è&& (
toReûiveCouÁ
 < 
fifoD•th
) &&

465 ((
txRemaššgBy‹s
è|| (
rxRemaššgBy‹s
 >ğ
	`SPI_COUNT_TO_BYTES
(
d©aWidth
, 
toReûiveCouÁ
 + 1))))

468 ià(
txRemaššgBy‹s
)

470 
tmp32
 = *(
txD©a
++);

471 
txRemaššgBy‹s
--;

473 ià(
d©aWidth
 > 8)

475 
tmp32
 |ğ((
ušt32_t
)(*(
txD©a
++))) << 8U;

476 
txRemaššgBy‹s
--;

478 ià(!
txRemaššgBy‹s
)

480 
tx_ù¾
 |ğ
Ï¡_ù¾
;

485 
tmp32
 = ((
ušt32_t
)
s_dummyD©a
[
š¡ªû
] << 8U | (s_dummyData[instance]));

487 ià(
rxRemaššgBy‹s
 =ğ
	`SPI_COUNT_TO_BYTES
(
d©aWidth
, 
toReûiveCouÁ
 + 1))

489 
tx_ù¾
 |ğ
Ï¡_ù¾
;

493 
tmp32
 = 
tx_ù¾
 |mp32;

494 
ba£
->
FIFOWR
 = 
tmp32
;

495 
toReûiveCouÁ
 += 1;

499 !(
ba£
->
FIFOSTAT
 & 
SPI_FIFOSTAT_TXEMPTY_MASK
))

502  
kStus_Sucûss
;

503 
	}
}

505 
¡©us_t
 
	$SPI_Ma¡”T¿nsãrNÚBlockšg
(
SPI_Ty³
 *
ba£
, 
¥i_ma¡”_hªdË_t
 *
hªdË
, 
¥i_Œªsãr_t
 *
xãr
)

508 
	`as£¹
(

509 !((
NULL
 =ğ
ba£
è|| (NULL =ğ
hªdË
è|| (NULL =ğ
xãr
è|| ((NULL =ğxãr->
txD©a
è&& (NULL =ğxãr->
rxD©a
))));

510 ià((
NULL
 =ğ
ba£
è|| (NULL =ğ
hªdË
è|| (NULL =ğ
xãr
è|| ((NULL =ğxãr->
txD©a
è&& (NULL =ğxãr->
rxD©a
)))

512  
kStus_Inv®idArgum’t
;

516 
	`as£¹
(!((
hªdË
->
d©aWidth
 > 
kSPI_D©a8B™s
è&& (
xãr
->
d©aSize
 & 0x1)));

517 ià((
hªdË
->
d©aWidth
 > 
kSPI_D©a8B™s
è&& (
xãr
->
d©aSize
 & 0x1))

519  
kStus_Inv®idArgum’t
;

523 ià(
hªdË
->
¡©e
 =ğ
kStus_SPI_Busy
)

525  
kStus_SPI_Busy
;

529 
hªdË
->
txD©a
 = 
xãr
->txData;

530 
hªdË
->
rxD©a
 = 
xãr
->rxData;

532 
hªdË
->
txRemaššgBy‹s
 = 
xãr
->
txD©a
 ? xãr->
d©aSize
 : 0;

533 
hªdË
->
rxRemaššgBy‹s
 = 
xãr
->
rxD©a
 ? xãr->
d©aSize
 : 0;

534 
hªdË
->
tÙ®By‹CouÁ
 = 
xãr
->
d©aSize
;

536 
hªdË
->
toReûiveCouÁ
 = 0;

537 
hªdË
->
cÚfigFÏgs
 = 
xãr
->configFlags;

539 
hªdË
->
¡©e
 = 
kStus_SPI_Busy
;

541 
ba£
->
FIFOCFG
 |ğ
SPI_FIFOCFG_EMPTYTX_MASK
 | 
SPI_FIFOCFG_EMPTYRX_MASK
;

542 
ba£
->
FIFOSTAT
 |ğ
SPI_FIFOSTAT_TXERR_MASK
 | 
SPI_FIFOSTAT_RXERR_MASK
;

544 
ba£
->
FIFOINTENSET
 |ğ
SPI_FIFOINTENSET_TXLVL_MASK
 | 
SPI_FIFOINTENSET_RXLVL_MASK
;

545  
kStus_Sucûss
;

546 
	}
}

548 
¡©us_t
 
	$SPI_Ma¡”H®fDu¶exT¿nsãrBlockšg
(
SPI_Ty³
 *
ba£
, 
¥i_h®f_du¶ex_Œªsãr_t
 *
xãr
)

550 
	`as£¹
(
xãr
);

552 
¥i_Œªsãr_t
 
‹mpXãr
 = {0};

553 
¡©us_t
 
¡©us
;

555 ià(
xãr
->
isT¿nsm™Fœ¡
)

557 
‹mpXãr
.
txD©a
 = 
xãr
->txData;

558 
‹mpXãr
.
rxD©a
 = 
NULL
;

559 
‹mpXãr
.
d©aSize
 = 
xãr
->
txD©aSize
;

563 
‹mpXãr
.
txD©a
 = 
NULL
;

564 
‹mpXãr
.
rxD©a
 = 
xãr
->rxData;

565 
‹mpXãr
.
d©aSize
 = 
xãr
->
rxD©aSize
;

568 ià(
xãr
->
isPcsAs£¹InT¿nsãr
)

570 
‹mpXãr
.
cÚfigFÏgs
 = (
xãr
->cÚfigFÏgsè& (
ušt32_t
)(~
kSPI_F¿meAs£¹
);

574 
‹mpXãr
.
cÚfigFÏgs
 = (
xãr
->cÚfigFÏgsè| 
kSPI_F¿meAs£¹
;

577 
¡©us
 = 
	`SPI_Ma¡”T¿nsãrBlockšg
(
ba£
, &
‹mpXãr
);

579 ià(
¡©us
 !ğ
kStus_Sucûss
)

581  
¡©us
;

584 ià(
xãr
->
isT¿nsm™Fœ¡
)

586 
‹mpXãr
.
txD©a
 = 
NULL
;

587 
‹mpXãr
.
rxD©a
 = 
xãr
->rxData;

588 
‹mpXãr
.
d©aSize
 = 
xãr
->
rxD©aSize
;

592 
‹mpXãr
.
txD©a
 = 
xãr
->txData;

593 
‹mpXãr
.
rxD©a
 = 
NULL
;

594 
‹mpXãr
.
d©aSize
 = 
xãr
->
txD©aSize
;

596 
‹mpXãr
.
cÚfigFÏgs
 = 
xãr
->configFlags;

599 
¡©us
 = 
	`SPI_Ma¡”T¿nsãrBlockšg
(
ba£
, &
‹mpXãr
);

601  
¡©us
;

602 
	}
}

604 
¡©us_t
 
	$SPI_Ma¡”H®fDu¶exT¿nsãrNÚBlockšg
(
SPI_Ty³
 *
ba£
,

605 
¥i_ma¡”_hªdË_t
 *
hªdË
,

606 
¥i_h®f_du¶ex_Œªsãr_t
 *
xãr
)

608 
	`as£¹
(
xãr
);

609 
	`as£¹
(
hªdË
);

610 
¥i_Œªsãr_t
 
‹mpXãr
 = {0};

611 
¡©us_t
 
¡©us
;

613 ià(
xãr
->
isT¿nsm™Fœ¡
)

615 
‹mpXãr
.
txD©a
 = 
xãr
->txData;

616 
‹mpXãr
.
rxD©a
 = 
NULL
;

617 
‹mpXãr
.
d©aSize
 = 
xãr
->
txD©aSize
;

621 
‹mpXãr
.
txD©a
 = 
NULL
;

622 
‹mpXãr
.
rxD©a
 = 
xãr
->rxData;

623 
‹mpXãr
.
d©aSize
 = 
xãr
->
rxD©aSize
;

626 ià(
xãr
->
isPcsAs£¹InT¿nsãr
)

628 
‹mpXãr
.
cÚfigFÏgs
 = (
xãr
->cÚfigFÏgsè& (
ušt32_t
)(~
kSPI_F¿meAs£¹
);

632 
‹mpXãr
.
cÚfigFÏgs
 = (
xãr
->cÚfigFÏgsè| 
kSPI_F¿meAs£¹
;

635 
¡©us
 = 
	`SPI_Ma¡”T¿nsãrBlockšg
(
ba£
, &
‹mpXãr
);

636 ià(
¡©us
 !ğ
kStus_Sucûss
)

638  
¡©us
;

641 ià(
xãr
->
isT¿nsm™Fœ¡
)

643 
‹mpXãr
.
txD©a
 = 
NULL
;

644 
‹mpXãr
.
rxD©a
 = 
xãr
->rxData;

645 
‹mpXãr
.
d©aSize
 = 
xãr
->
rxD©aSize
;

649 
‹mpXãr
.
txD©a
 = 
xãr
->txData;

650 
‹mpXãr
.
rxD©a
 = 
NULL
;

651 
‹mpXãr
.
d©aSize
 = 
xãr
->
txD©aSize
;

653 
‹mpXãr
.
cÚfigFÏgs
 = 
xãr
->configFlags;

655 
¡©us
 = 
	`SPI_Ma¡”T¿nsãrNÚBlockšg
(
ba£
, 
hªdË
, &
‹mpXãr
);

657  
¡©us
;

658 
	}
}

660 
¡©us_t
 
	$SPI_Ma¡”T¿nsãrG‘CouÁ
(
SPI_Ty³
 *
ba£
, 
¥i_ma¡”_hªdË_t
 *
hªdË
, 
size_t
 *
couÁ
)

662 
	`as£¹
(
NULL
 !ğ
hªdË
);

664 ià(!
couÁ
)

666  
kStus_Inv®idArgum’t
;

670 ià(
hªdË
->
¡©e
 !ğ
kStus_SPI_Busy
)

672 *
couÁ
 = 0;

673  
kStus_NoT¿nsãrInProg»ss
;

676 *
couÁ
 = 
hªdË
->
tÙ®By‹CouÁ
 - hªdË->
rxRemaššgBy‹s
;

677  
kStus_Sucûss
;

678 
	}
}

680 
	$SPI_Ma¡”T¿nsãrAbÜt
(
SPI_Ty³
 *
ba£
, 
¥i_ma¡”_hªdË_t
 *
hªdË
)

682 
	`as£¹
(
NULL
 !ğ
hªdË
);

685 
ba£
->
FIFOINTENSET
 &ğ~(
SPI_FIFOINTENSET_TXLVL_MASK
 | 
SPI_FIFOINTENSET_RXLVL_MASK
);

687 
ba£
->
FIFOCFG
 |ğ
SPI_FIFOCFG_EMPTYTX_MASK
 | 
SPI_FIFOCFG_EMPTYRX_MASK
;

689 
hªdË
->
¡©e
 = 
kStus_SPI_IdË
;

690 
hªdË
->
txRemaššgBy‹s
 = 0;

691 
hªdË
->
rxRemaššgBy‹s
 = 0;

692 
	}
}

694 
	$SPI_T¿nsãrHªdËIRQIÁ”Çl
(
SPI_Ty³
 *
ba£
, 
¥i_ma¡”_hªdË_t
 *
hªdË
)

696 
ušt32_t
 
tx_ù¾
 = 0, 
Ï¡_ù¾
 = 0, 
tmp32
;

697 
boŞ
 
loİCÚtšue
;

698 
ušt32_t
 
fifoD•th
;

700 
ušt32_t
 
š¡ªû
 = 
	`SPI_G‘In¡ªû
(
ba£
);

703 
	`as£¹
((
NULL
 !ğ
ba£
è&& (NULL !ğ
hªdË
è&& ((NULL !ğhªdË->
txD©a
è|| (NULL !ğhªdË->
rxD©a
)));

705 
fifoD•th
 = 
	`SPI_FIFO_DEPTH
(
ba£
);

707 
tx_ù¾
 |ğ(
SPI_DEASSERT_ALL
 & 
	`SPI_ASSERTNUM_SSEL
(
hªdË
->
s£lNum
));

709 
tx_ù¾
 |ğ
	`SPI_FIFOWR_LEN
(
hªdË
->
d©aWidth
);

711 
tx_ù¾
 |ğ(
hªdË
->
cÚfigFÏgs
 & (
ušt32_t
)
kSPI_F¿meD–ay
) ? (uint32_t)kSPI_FrameDelay : 0;

713 
Ï¡_ù¾
 |ğ(
hªdË
->
cÚfigFÏgs
 & (
ušt32_t
)
kSPI_F¿meAs£¹
) ? (uint32_t)kSPI_FrameAssert : 0;

716 
loİCÚtšue
 = 
çl£
;

719 ià(
ba£
->
FIFOSTAT
 & 
SPI_FIFOSTAT_RXNOTEMPTY_MASK
)

721 
tmp32
 = 
ba£
->
FIFORD
;

723 ià(
hªdË
->
rxRemaššgBy‹s
)

726 *(
hªdË
->
rxD©a
++èğ
tmp32
;

727 
hªdË
->
rxRemaššgBy‹s
--;

729 ià(
hªdË
->
d©aWidth
 > 
kSPI_D©a8B™s
)

731 *(
hªdË
->
rxD©a
++èğ
tmp32
 >> 8;

732 
hªdË
->
rxRemaššgBy‹s
--;

736 
hªdË
->
toReûiveCouÁ
 -= 1;

737 
loİCÚtšue
 = 
Œue
;

744 ià((
ba£
->
FIFOSTAT
 & 
SPI_FIFOSTAT_TXNOTFULL_MASK
è&& (
hªdË
->
toReûiveCouÁ
 < 
fifoD•th
) &&

745 ((
hªdË
->
txRemaššgBy‹s
) ||

746 (
hªdË
->
rxRemaššgBy‹s
 >ğ
	`SPI_COUNT_TO_BYTES
(hªdË->
d©aWidth
, hªdË->
toReûiveCouÁ
 + 1))))

749 ià(
hªdË
->
txRemaššgBy‹s
)

752 
tmp32
 = *(
hªdË
->
txD©a
++);

753 
hªdË
->
txRemaššgBy‹s
--;

755 ià(
hªdË
->
d©aWidth
 > 
kSPI_D©a8B™s
)

757 
tmp32
 |ğ((
ušt32_t
)(*(
hªdË
->
txD©a
++))) << 8U;

758 
hªdË
->
txRemaššgBy‹s
--;

761 ià(!
hªdË
->
txRemaššgBy‹s
)

763 
tx_ù¾
 |ğ
Ï¡_ù¾
;

768 
tmp32
 = ((
ušt32_t
)
s_dummyD©a
[
š¡ªû
] << 8U | (s_dummyData[instance]));

770 ià(
hªdË
->
rxRemaššgBy‹s
 =ğ
	`SPI_COUNT_TO_BYTES
(hªdË->
d©aWidth
, hªdË->
toReûiveCouÁ
 + 1))

772 
tx_ù¾
 |ğ
Ï¡_ù¾
;

776 
tmp32
 = 
tx_ù¾
 |mp32;

777 
ba£
->
FIFOWR
 = 
tmp32
;

779 
hªdË
->
toReûiveCouÁ
 += 1;

780 
loİCÚtšue
 = 
Œue
;

782 } 
loİCÚtšue
);

783 
	}
}

785 
	$SPI_Ma¡”T¿nsãrHªdËIRQ
(
SPI_Ty³
 *
ba£
, 
¥i_ma¡”_hªdË_t
 *
hªdË
)

787 
	`as£¹
((
NULL
 !ğ
ba£
è&& (NULL !ğ
hªdË
));

803 ià((
hªdË
->
txRemaššgBy‹s
è|| (hªdË->
rxRemaššgBy‹s
è|| (hªdË->
toReûiveCouÁ
))

806 
	`SPI_T¿nsãrHªdËIRQIÁ”Çl
(
ba£
, 
hªdË
);

809 ià((!
hªdË
->
txRemaššgBy‹s
è&& (!hªdË->
rxRemaššgBy‹s
è&& (!hªdË->
toReûiveCouÁ
))

811 
ba£
->
FIFOTRIG
 = ba£->FIFOTRIG & (~
SPI_FIFOTRIG_TXLVL_MASK
);

812 
ba£
->
FIFOINTENSET
 |ğ
SPI_FIFOINTENSET_TXLVL_MASK
;

816 
ušt32_t
 
rxRemaššgCouÁ
 = 
	`SPI_BYTES_TO_COUNT
(
hªdË
->
d©aWidth
, hªdË->
rxRemaššgBy‹s
);

819 ià((!
hªdË
->
txRemaššgBy‹s
è&& (
rxRemaššgCouÁ
 <ğhªdË->
toReûiveCouÁ
))

821 
ba£
->
FIFOINTENCLR
 = 
SPI_FIFOINTENCLR_TXLVL_MASK
;

825 ià(
rxRemaššgCouÁ
 == 0)

827 ià((
hªdË
->
txRemaššgBy‹s
 =ğ0è&& (hªdË->
toReûiveCouÁ
 != 0) &&

828 (
hªdË
->
toReûiveCouÁ
 < 
	`SPI_FIFOTRIG_RXLVL_GET
(
ba£
) + 1))

830 
ba£
->
FIFOTRIG
 =

831 (
ba£
->
FIFOTRIG
 & (~
SPI_FIFOTRIG_RXLVL_MASK
)è| 
	`SPI_FIFOTRIG_RXLVL
(
hªdË
->
toReûiveCouÁ
 - 1);

837 ià(
rxRemaššgCouÁ
 < (
	`SPI_FIFOTRIG_RXLVL_GET
(
ba£
) + 1))

839 
ba£
->
FIFOTRIG
 =

840 (
ba£
->
FIFOTRIG
 & (~
SPI_FIFOTRIG_RXLVL_MASK
)è| 
	`SPI_FIFOTRIG_RXLVL
(
rxRemaššgCouÁ
 - 1);

848 
ba£
->
FIFOINTENCLR
 = 
SPI_FIFOINTENCLR_RXLVL_MASK
 | 
SPI_FIFOINTENCLR_TXLVL_MASK
;

849 
ba£
->
FIFOTRIG
 = (ba£->FIFOTRIG & (~(
SPI_FIFOTRIG_RXLVL_MASK
 | SPI_FIFOTRIG_RXLVL_MASK))) |

850 
	`SPI_FIFOTRIG_RXLVL
(
hªdË
->
rxW©”m¬k
è| 
	`SPI_FIFOTRIG_TXLVL
(hªdË->
txW©”m¬k
);

852 
hªdË
->
¡©e
 = 
kStus_SPI_IdË
;

853 ià(
hªdË
->
ÿÎback
)

855 (
hªdË
->
ÿÎback
)(
ba£
, hªdË, hªdË->
¡©e
, hªdË->
u£rD©a
);

858 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_spi.h

34 #iâdeà
_FSL_SPI_H_


35 
	#_FSL_SPI_H_


	)

37 
	~"f¦_commÚ.h
"

38 
	~"f¦_æexcomm.h
"

54 
	#FSL_SPI_DRIVER_VERSION
 (
	`MAKE_VERSION
(2, 0, 1))

	)

57 #iâdeà
SPI_DUMMYDATA


59 
	#SPI_DUMMYDATA
 (0xFFU)

	)

62 
	#SPI_DATA
(
n
è(((
ušt32_t
)Ò)è& 0xFFFF)

	)

63 
	#SPI_CTRLMASK
 (0xFFFF0000)

	)

65 
	#SPI_ASSERTNUM_SSEL
(
n
è((~(1U << (Òè+ 16))è& 0xF0000)

	)

66 
	#SPI_DEASSERTNUM_SSEL
(
n
è(1U << (Òè+ 16))

	)

67 
	#SPI_DEASSERT_ALL
 (0xF0000)

	)

69 
	#SPI_FIFOWR_FLAGS_MASK
 (~(
SPI_DEASSERT_ALL
 | 
SPI_FIFOWR_TXDATA_MASK
 | 
SPI_FIFOWR_LEN_MASK
))

	)

71 
	#SPI_FIFOTRIG_TXLVL_GET
(
ba£
è(((ba£)->
FIFOTRIG
 & 
SPI_FIFOTRIG_TXLVL_MASK
è>> 
SPI_FIFOTRIG_TXLVL_SHIFT
)

	)

72 
	#SPI_FIFOTRIG_RXLVL_GET
(
ba£
è(((ba£)->
FIFOTRIG
 & 
SPI_FIFOTRIG_RXLVL_MASK
è>> 
SPI_FIFOTRIG_RXLVL_SHIFT
)

	)

75 
	e_¥i_xãr_İtiÚ


77 
	mkSPI_F¿meD–ay
 = (
SPI_FIFOWR_EOF_MASK
),

78 
	mkSPI_F¿meAs£¹
 = (
SPI_FIFOWR_EOT_MASK
),

79 } 
	t¥i_xãr_İtiÚ_t
;

82 
	e_¥i_shiá_dœeùiÚ


84 
	mkSPI_MsbFœ¡
 = 0U,

85 
	mkSPI_LsbFœ¡
 = 1U

86 } 
	t¥i_shiá_dœeùiÚ_t
;

89 
	e_¥i_şock_pŞ¬™y


91 
	mkSPI_ClockPŞ¬™yAùiveHigh
 = 0x0U,

92 
	mkSPI_ClockPŞ¬™yAùiveLow


93 } 
	t¥i_şock_pŞ¬™y_t
;

96 
	e_¥i_şock_pha£


98 
	mkSPI_ClockPha£Fœ¡Edge
 = 0x0U,

100 
	mkSPI_ClockPha£SecÚdEdge


102 } 
	t¥i_şock_pha£_t
;

105 
	e_¥i_txfifo_w©”m¬k


107 
	mkSPI_TxFifo0
 = 0,

108 
	mkSPI_TxFifo1
 = 1,

109 
	mkSPI_TxFifo2
 = 2,

110 
	mkSPI_TxFifo3
 = 3,

111 
	mkSPI_TxFifo4
 = 4,

112 
	mkSPI_TxFifo5
 = 5,

113 
	mkSPI_TxFifo6
 = 6,

114 
	mkSPI_TxFifo7
 = 7,

115 } 
	t¥i_txfifo_w©”m¬k_t
;

118 
	e_¥i_rxfifo_w©”m¬k


120 
	mkSPI_RxFifo1
 = 0,

121 
	mkSPI_RxFifo2
 = 1,

122 
	mkSPI_RxFifo3
 = 2,

123 
	mkSPI_RxFifo4
 = 3,

124 
	mkSPI_RxFifo5
 = 4,

125 
	mkSPI_RxFifo6
 = 5,

126 
	mkSPI_RxFifo7
 = 6,

127 
	mkSPI_RxFifo8
 = 7,

128 } 
	t¥i_rxfifo_w©”m¬k_t
;

131 
	e_¥i_d©a_width


133 
	mkSPI_D©a4B™s
 = 3,

134 
	mkSPI_D©a5B™s
 = 4,

135 
	mkSPI_D©a6B™s
 = 5,

136 
	mkSPI_D©a7B™s
 = 6,

137 
	mkSPI_D©a8B™s
 = 7,

138 
	mkSPI_D©a9B™s
 = 8,

139 
	mkSPI_D©a10B™s
 = 9,

140 
	mkSPI_D©a11B™s
 = 10,

141 
	mkSPI_D©a12B™s
 = 11,

142 
	mkSPI_D©a13B™s
 = 12,

143 
	mkSPI_D©a14B™s
 = 13,

144 
	mkSPI_D©a15B™s
 = 14,

145 
	mkSPI_D©a16B™s
 = 15,

146 } 
	t¥i_d©a_width_t
;

149 
	e_¥i_s£l


151 
	mkSPI_S£l0
 = 0,

152 
	mkSPI_S£l1
 = 1,

153 
	mkSPI_S£l2
 = 2,

154 
	mkSPI_S£l3
 = 3,

155 } 
	t¥i_s£l_t
;

158 
	e_¥i_¥Ş


160 
	mkSPI_SpŞ0AùiveHigh
 = 
SPI_CFG_SPOL0
(1),

161 
	mkSPI_SpŞ1AùiveHigh
 = 
SPI_CFG_SPOL1
(1),

162 
	mkSPI_SpŞ2AùiveHigh
 = 
SPI_CFG_SPOL2
(1),

163 
	mkSPI_SpŞ3AùiveHigh
 = 
SPI_CFG_SPOL3
(1),

164 
	mkSPI_SpŞAùiveAÎHigh
 =

165 (
kSPI_SpŞ0AùiveHigh
 | 
kSPI_SpŞ1AùiveHigh
 | 
kSPI_SpŞ2AùiveHigh
 | 
kSPI_SpŞ3AùiveHigh
),

166 
	mkSPI_SpŞAùiveAÎLow
 = 0,

167 } 
	t¥i_¥Ş_t
;

176 
	s_¥i_d–ay_cÚfig


178 
ušt8_t
 
	m´eD–ay
;

179 
ušt8_t
 
	mpo¡D–ay
;

180 
ušt8_t
 
	mäameD–ay
;

181 
ušt8_t
 
	mŒªsãrD–ay
;

182 } 
	t¥i_d–ay_cÚfig_t
;

185 
	s_¥i_ma¡”_cÚfig


187 
boŞ
 
	m’abËLoİback
;

188 
boŞ
 
	m’abËMa¡”
;

189 
¥i_şock_pŞ¬™y_t
 
	mpŞ¬™y
;

190 
¥i_şock_pha£_t
 
	mpha£
;

191 
¥i_shiá_dœeùiÚ_t
 
	mdœeùiÚ
;

192 
ušt32_t
 
	mbaudR©e_Bps
;

193 
¥i_d©a_width_t
 
	md©aWidth
;

194 
¥i_s£l_t
 
	ms£lNum
;

195 
¥i_¥Ş_t
 
	ms£lPŞ
;

196 
¥i_txfifo_w©”m¬k_t
 
	mtxW©”m¬k
;

197 
¥i_rxfifo_w©”m¬k_t
 
	mrxW©”m¬k
;

198 
¥i_d–ay_cÚfig_t
 
	md–ayCÚfig
;

199 } 
	t¥i_ma¡”_cÚfig_t
;

202 
	s_¥i_¦ave_cÚfig


204 
boŞ
 
	m’abËSÏve
;

205 
¥i_şock_pŞ¬™y_t
 
	mpŞ¬™y
;

206 
¥i_şock_pha£_t
 
	mpha£
;

207 
¥i_shiá_dœeùiÚ_t
 
	mdœeùiÚ
;

208 
¥i_d©a_width_t
 
	md©aWidth
;

209 
¥i_¥Ş_t
 
	ms£lPŞ
;

210 
¥i_txfifo_w©”m¬k_t
 
	mtxW©”m¬k
;

211 
¥i_rxfifo_w©”m¬k_t
 
	mrxW©”m¬k
;

212 } 
	t¥i_¦ave_cÚfig_t
;

215 
	e_¥i_¡©us


217 
	mkStus_SPI_Busy
 = 
MAKE_STATUS
(
kStusGroup_LPC_SPI
, 0),

218 
	mkStus_SPI_IdË
 = 
MAKE_STATUS
(
kStusGroup_LPC_SPI
, 1),

219 
	mkStus_SPI_E¼Ü
 = 
MAKE_STATUS
(
kStusGroup_LPC_SPI
, 2),

220 
	mkStus_SPI_Baud¿‹NÙSuµÜt
 =

221 
MAKE_STATUS
(
kStusGroup_LPC_SPI
, 3)

225 
	e_¥i_š‹¼u±_’abË


227 
	mkSPI_RxLvlIrq
 = 
SPI_FIFOINTENSET_RXLVL_MASK
,

228 
	mkSPI_TxLvlIrq
 = 
SPI_FIFOINTENSET_TXLVL_MASK
,

232 
	e_¥i_¡©usæags


234 
	mkSPI_TxEm±yFÏg
 = 
SPI_FIFOSTAT_TXEMPTY_MASK
,

235 
	mkSPI_TxNÙFuÎFÏg
 = 
SPI_FIFOSTAT_TXNOTFULL_MASK
,

236 
	mkSPI_RxNÙEm±yFÏg
 = 
SPI_FIFOSTAT_RXNOTEMPTY_MASK
,

237 
	mkSPI_RxFuÎFÏg
 = 
SPI_FIFOSTAT_RXFULL_MASK
,

241 
	s_¥i_Œªsãr


243 
ušt8_t
 *
	mtxD©a
;

244 
ušt8_t
 *
	mrxD©a
;

245 
ušt32_t
 
	mcÚfigFÏgs
;

246 
size_t
 
	md©aSize
;

247 } 
	t¥i_Œªsãr_t
;

250 
	s_¥i_h®f_du¶ex_Œªsãr


252 
ušt8_t
 *
	mtxD©a
;

253 
ušt8_t
 *
	mrxD©a
;

254 
size_t
 
	mtxD©aSize
;

255 
size_t
 
	mrxD©aSize
;

256 
ušt32_t
 
	mcÚfigFÏgs
;

257 
boŞ
 
	misPcsAs£¹InT¿nsãr
;

259 
boŞ
 
	misT¿nsm™Fœ¡
;

260 } 
	t¥i_h®f_du¶ex_Œªsãr_t
;

263 
	s_¥i_cÚfig


265 
¥i_d©a_width_t
 
	md©aWidth
;

266 
¥i_s£l_t
 
	ms£lNum
;

267 } 
	t¥i_cÚfig_t
;

270 
_¥i_ma¡”_hªdË
 
	t¥i_ma¡”_hªdË_t
;

273 
¥i_ma¡”_hªdË_t
 
	t¥i_¦ave_hªdË_t
;

276 (*
	t¥i_ma¡”_ÿÎback_t
)(
	tSPI_Ty³
 *
	tba£
, 
	t¥i_ma¡”_hªdË_t
 *
	thªdË
, 
	t¡©us_t
 
	t¡©us
, *
	tu£rD©a
);

279 (*
	t¥i_¦ave_ÿÎback_t
)(
	tSPI_Ty³
 *
	tba£
, 
	t¥i_¦ave_hªdË_t
 *
	thªdË
, 
	t¡©us_t
 
	t¡©us
, *
	tu£rD©a
);

282 
	s_¥i_ma¡”_hªdË


284 
ušt8_t
 *vŞ©
txD©a
;

285 
ušt8_t
 *vŞ©
rxD©a
;

286 vŞ©
size_t
 
txRemaššgBy‹s
;

287 vŞ©
size_t
 
rxRemaššgBy‹s
;

288 vŞ©
size_t
 
toReûiveCouÁ
;

289 
size_t
 
tÙ®By‹CouÁ
;

290 vŞ©
ušt32_t
 
¡©e
;

291 
¥i_ma¡”_ÿÎback_t
 
ÿÎback
;

292 *
u£rD©a
;

293 
ušt8_t
 
d©aWidth
;

294 
ušt8_t
 
s£lNum
;

295 
ušt32_t
 
cÚfigFÏgs
;

296 
¥i_txfifo_w©”m¬k_t
 
txW©”m¬k
;

297 
¥i_rxfifo_w©”m¬k_t
 
rxW©”m¬k
;

300 #ià
	`defšed
(
__ılu¥lus
)

308 
ušt32_t
 
	`SPI_G‘In¡ªû
(
SPI_Ty³
 *
ba£
);

330 
	`SPI_Ma¡”G‘DeçuÉCÚfig
(
¥i_ma¡”_cÚfig_t
 *
cÚfig
);

350 
¡©us_t
 
	`SPI_Ma¡”In™
(
SPI_Ty³
 *
ba£
, cÚ¡ 
¥i_ma¡”_cÚfig_t
 *
cÚfig
, 
ušt32_t
 
¤cClock_Hz
);

365 
	`SPI_SÏveG‘DeçuÉCÚfig
(
¥i_¦ave_cÚfig_t
 *
cÚfig
);

387 
¡©us_t
 
	`SPI_SÏveIn™
(
SPI_Ty³
 *
ba£
, cÚ¡ 
¥i_¦ave_cÚfig_t
 *
cÚfig
);

397 
	`SPI_Deš™
(
SPI_Ty³
 *
ba£
);

404 
šlše
 
	`SPI_EÇbË
(
SPI_Ty³
 *
ba£
, 
boŞ
 
’abË
)

406 ià(
’abË
)

408 
ba£
->
CFG
 |ğ
SPI_CFG_ENABLE_MASK
;

412 
ba£
->
CFG
 &ğ~
SPI_CFG_ENABLE_MASK
;

429 
šlše
 
ušt32_t
 
	`SPI_G‘StusFÏgs
(
SPI_Ty³
 *
ba£
)

431 
	`as£¹
(
NULL
 !ğ
ba£
);

432  
ba£
->
FIFOSTAT
;

450 
šlše
 
	`SPI_EÇbËIÁ”ru±s
(
SPI_Ty³
 *
ba£
, 
ušt32_t
 
œqs
)

452 
	`as£¹
(
NULL
 !ğ
ba£
);

453 
ba£
->
FIFOINTENSET
 = 
œqs
;

464 
šlše
 
	`SPI_Di§bËIÁ”ru±s
(
SPI_Ty³
 *
ba£
, 
ušt32_t
 
œqs
)

466 
	`as£¹
(
NULL
 !ğ
ba£
);

467 
ba£
->
FIFOINTENCLR
 = 
œqs
;

483 
	`SPI_EÇbËTxDMA
(
SPI_Ty³
 *
ba£
, 
boŞ
 
’abË
);

491 
	`SPI_EÇbËRxDMA
(
SPI_Ty³
 *
ba£
, 
boŞ
 
’abË
);

507 
¡©us_t
 
	`SPI_Ma¡”S‘Baud
(
SPI_Ty³
 *
ba£
, 
ušt32_t
 
baud¿‹_Bps
, ušt32_ˆ
¤cClock_Hz
);

516 
	`SPI_Wr™eD©a
(
SPI_Ty³
 *
ba£
, 
ušt16_t
 
d©a
, 
ušt32_t
 
cÚfigFÏgs
);

524 
šlše
 
ušt32_t
 
	`SPI_R—dD©a
(
SPI_Ty³
 *
ba£
)

526 
	`as£¹
(
NULL
 !ğ
ba£
);

527  
ba£
->
FIFORD
;

536 
šlše
 
	`SPI_S‘T¿nsãrD–ay
(
SPI_Ty³
 *
ba£
, cÚ¡ 
¥i_d–ay_cÚfig_t
 *
cÚfig
)

538 
	`as£¹
(
NULL
 !ğ
ba£
);

539 
	`as£¹
(
NULL
 !ğ
cÚfig
);

540 
ba£
->
DLY
 = (
	`SPI_DLY_PRE_DELAY
(
cÚfig
->
´eD–ay
è| 
	`SPI_DLY_POST_DELAY
(cÚfig->
po¡D–ay
) |

541 
	`SPI_DLY_FRAME_DELAY
(
cÚfig
->
äameD–ay
è| 
	`SPI_DLY_TRANSFER_DELAY
(cÚfig->
ŒªsãrD–ay
));

550 
	`SPI_S‘DummyD©a
(
SPI_Ty³
 *
ba£
, 
ušt8_t
 
dummyD©a
);

570 
¡©us_t
 
	`SPI_Ma¡”T¿nsãrC»©eHªdË
(
SPI_Ty³
 *
ba£
,

571 
¥i_ma¡”_hªdË_t
 *
hªdË
,

572 
¥i_ma¡”_ÿÎback_t
 
ÿÎback
,

573 *
u£rD©a
);

583 
¡©us_t
 
	`SPI_Ma¡”T¿nsãrBlockšg
(
SPI_Ty³
 *
ba£
, 
¥i_Œªsãr_t
 *
xãr
);

595 
¡©us_t
 
	`SPI_Ma¡”T¿nsãrNÚBlockšg
(
SPI_Ty³
 *
ba£
, 
¥i_ma¡”_hªdË_t
 *
hªdË
, 
¥i_Œªsãr_t
 *
xãr
);

608 
¡©us_t
 
	`SPI_Ma¡”H®fDu¶exT¿nsãrBlockšg
(
SPI_Ty³
 *
ba£
, 
¥i_h®f_du¶ex_Œªsãr_t
 *
xãr
);

623 
¡©us_t
 
	`SPI_Ma¡”H®fDu¶exT¿nsãrNÚBlockšg
(
SPI_Ty³
 *
ba£
,

624 
¥i_ma¡”_hªdË_t
 *
hªdË
,

625 
¥i_h®f_du¶ex_Œªsãr_t
 *
xãr
);

637 
¡©us_t
 
	`SPI_Ma¡”T¿nsãrG‘CouÁ
(
SPI_Ty³
 *
ba£
, 
¥i_ma¡”_hªdË_t
 *
hªdË
, 
size_t
 *
couÁ
);

647 
	`SPI_Ma¡”T¿nsãrAbÜt
(
SPI_Ty³
 *
ba£
, 
¥i_ma¡”_hªdË_t
 *
hªdË
);

655 
	`SPI_Ma¡”T¿nsãrHªdËIRQ
(
SPI_Ty³
 *
ba£
, 
¥i_ma¡”_hªdË_t
 *
hªdË
);

668 
šlše
 
¡©us_t
 
	`SPI_SÏveT¿nsãrC»©eHªdË
(
SPI_Ty³
 *
ba£
,

669 
¥i_¦ave_hªdË_t
 *
hªdË
,

670 
¥i_¦ave_ÿÎback_t
 
ÿÎback
,

671 *
u£rD©a
)

673  
	`SPI_Ma¡”T¿nsãrC»©eHªdË
(
ba£
, 
hªdË
, 
ÿÎback
, 
u£rD©a
);

688 
šlše
 
¡©us_t
 
	`SPI_SÏveT¿nsãrNÚBlockšg
(
SPI_Ty³
 *
ba£
, 
¥i_¦ave_hªdË_t
 *
hªdË
, 
¥i_Œªsãr_t
 *
xãr
)

690  
	`SPI_Ma¡”T¿nsãrNÚBlockšg
(
ba£
, 
hªdË
, 
xãr
);

703 
šlše
 
¡©us_t
 
	`SPI_SÏveT¿nsãrG‘CouÁ
(
SPI_Ty³
 *
ba£
, 
¥i_¦ave_hªdË_t
 *
hªdË
, 
size_t
 *
couÁ
)

705  
	`SPI_Ma¡”T¿nsãrG‘CouÁ
(
ba£
, (
¥i_ma¡”_hªdË_t
 *)
hªdË
, 
couÁ
);

716 
šlše
 
	`SPI_SÏveT¿nsãrAbÜt
(
SPI_Ty³
 *
ba£
, 
¥i_¦ave_hªdË_t
 *
hªdË
)

718 
	`SPI_Ma¡”T¿nsãrAbÜt
(
ba£
, (
¥i_ma¡”_hªdË_t
 *)
hªdË
);

727 
šlše
 
	`SPI_SÏveT¿nsãrHªdËIRQ
(
SPI_Ty³
 *
ba£
, 
¥i_¦ave_hªdË_t
 *
hªdË
)

729 
	`SPI_Ma¡”T¿nsãrHªdËIRQ
(
ba£
, 
hªdË
);

734 #ià
	`defšed
(
__ılu¥lus
)

735 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_spi_dma.c

35 
	~"f¦_¥i_dma.h
"

41 
	s_¥i_dma_´iv©e_hªdË


43 
SPI_Ty³
 *
	mba£
;

44 
¥i_dma_hªdË_t
 *
	mhªdË
;

45 } 
	t¥i_dma_´iv©e_hªdË_t
;

48 
	e_¥i_dma_¡©es_t


50 
	mkSPI_IdË
 = 0x0,

51 
	mkSPI_Busy


54 
	s_¥i_dma_txdummy


56 
ušt32_t
 
	mÏ¡WÜd
;

57 
ušt32_t
 
	mwÜd
;

58 } 
	t¥i_dma_txdummy_t
;

61 
¥i_dma_´iv©e_hªdË_t
 
	gs_dmaPriv©eHªdË
[
FSL_FEATURE_SOC_SPI_COUNT
];

71 *
SPI_G‘CÚfig
(
SPI_Ty³
 *
ba£
);

79 
SPI_TxDMAC®lback
(
dma_hªdË_t
 *
hªdË
, *
u£rD©a
, 
boŞ
 
ŒªsãrDÚe
, 
ušt32_t
 
štmode
);

87 
SPI_RxDMAC®lback
(
dma_hªdË_t
 *
hªdË
, *
u£rD©a
, 
boŞ
 
ŒªsãrDÚe
, 
ušt32_t
 
štmode
);

92 #ià
defšed
(
__ICCARM__
)

93 #´agm¨
d©a_®ignm’t
 = 4

94 
¥i_dma_txdummy_t
 
	gs_txDummy
[
FSL_FEATURE_SOC_SPI_COUNT
] = {0};

95 #–ià
defšed
(
__CC_ARM
)

96 
__©Œibu‹__
((
	$®igÃd
(4))è
¥i_dma_txdummy_t
 
s_txDummy
[
FSL_FEATURE_SOC_SPI_COUNT
] = {0
	}
};

97 #–ià
defšed
(
__GNUC__
)

98 
__©Œibu‹__
((
	$®igÃd
(4))è
¥i_dma_txdummy_t
 
s_txDummy
[
FSL_FEATURE_SOC_SPI_COUNT
] = {0
	}
};

101 #ià
defšed
(
__ICCARM__
)

102 #´agm¨
d©a_®ignm’t
 = 4

103 
ušt16_t
 
	gs_rxDummy
;

104 
ušt32_t
 
	gs_txLa¡WÜd
[
FSL_FEATURE_SOC_SPI_COUNT
];

105 #–ià
defšed
(
__CC_ARM
)

106 
__©Œibu‹__
((
	$®igÃd
(4))è
ušt16_t
 
s_rxDummy
;

107 
	`__©Œibu‹__
((
	$®igÃd
(4))è
ušt32_t
 
s_txLa¡WÜd
[
FSL_FEATURE_SOC_SPI_COUNT
];

108 #–ià
	`defšed
(
__GNUC__
)

109 
	`__©Œibu‹__
((
	$®igÃd
(4))è
ušt16_t
 
s_rxDummy
;

110 
	`__©Œibu‹__
((
	$®igÃd
(4))è
ušt32_t
 
s_txLa¡WÜd
[
FSL_FEATURE_SOC_SPI_COUNT
];

113 #ià
	`defšed
(
__ICCARM__
)

114 #´agm¨
d©a_®ignm’t
 = 16

115 
dma_desütÜ_t
 
s_¥i_desütÜ_bË
[
FSL_FEATURE_SOC_SPI_COUNT
] = {0
	}
};

116 #–ià
defšed
(
__CC_ARM
)

117 
__©Œibu‹__
((
	$®igÃd
(16))è
dma_desütÜ_t
 
s_¥i_desütÜ_bË
[
FSL_FEATURE_SOC_SPI_COUNT
] = {0
	}
};

118 #–ià
defšed
(
__GNUC__
)

119 
__©Œibu‹__
((
	$®igÃd
(16))è
dma_desütÜ_t
 
s_¥i_desütÜ_bË
[
FSL_FEATURE_SOC_SPI_COUNT
] = {0
	}
};

123 vŞ©
ušt8_t
 
s_dummyD©a
[];

128 
	$XãrToFifoWR
(
¥i_Œªsãr_t
 *
xãr
, 
ušt32_t
 *
fifowr
)

130 *
fifowr
 |ğ
xãr
->
cÚfigFÏgs
 & (
ušt32_t
)
kSPI_F¿meD–ay
 ? (uint32_t)kSPI_FrameDelay : 0;

131 *
fifowr
 |ğ
xãr
->
cÚfigFÏgs
 & (
ušt32_t
)
kSPI_F¿meAs£¹
 ? (uint32_t)kSPI_FrameAssert : 0;

132 
	}
}

134 
	$SpiCÚfigToFifoWR
(
¥i_cÚfig_t
 *
cÚfig
, 
ušt32_t
 *
fifowr
)

136 *
fifowr
 |ğ(
SPI_DEASSERT_ALL
 & (~
	`SPI_DEASSERTNUM_SSEL
(
cÚfig
->
s£lNum
)));

138 *
fifowr
 |ğ
	`SPI_FIFOWR_LEN
(
cÚfig
->
d©aWidth
);

139 
	}
}

141 
	$P»·»TxLa¡WÜd
(
¥i_Œªsãr_t
 *
xãr
, 
ušt32_t
 *
txLa¡WÜd
, 
¥i_cÚfig_t
 *
cÚfig
)

143 ià(
cÚfig
->
d©aWidth
 > 
kSPI_D©a8B™s
)

145 *
txLa¡WÜd
 = (((
ušt32_t
)
xãr
->
txD©a
[xãr->
d©aSize
 - 1] << 8U) | (xfer->txData[xfer->dataSize - 2]));

149 *
txLa¡WÜd
 = 
xãr
->
txD©a
[xãr->
d©aSize
 - 1];

151 
	`XãrToFifoWR
(
xãr
, 
txLa¡WÜd
);

152 
	`SpiCÚfigToFifoWR
(
cÚfig
, 
txLa¡WÜd
);

153 
	}
}

155 
	$SPI_S‘upDummy
(
SPI_Ty³
 *
ba£
, 
¥i_dma_txdummy_t
 *
dummy
, 
¥i_Œªsãr_t
 *
xãr
, 
¥i_cÚfig_t
 *
¥i_cÚfig_p
)

157 
ušt32_t
 
š¡ªû
 = 
	`SPI_G‘In¡ªû
(
ba£
);

158 
dummy
->
wÜd
 = ((
ušt32_t
)
s_dummyD©a
[
š¡ªû
] << 8U | s_dummyData[instance]);

159 
dummy
->
Ï¡WÜd
 = ((
ušt32_t
)
s_dummyD©a
[
š¡ªû
] << 8U | s_dummyData[instance]);

160 
	`XãrToFifoWR
(
xãr
, &
dummy
->
wÜd
);

161 
	`XãrToFifoWR
(
xãr
, &
dummy
->
Ï¡WÜd
);

162 
	`SpiCÚfigToFifoWR
(
¥i_cÚfig_p
, &
dummy
->
wÜd
);

163 
	`SpiCÚfigToFifoWR
(
¥i_cÚfig_p
, &
dummy
->
Ï¡WÜd
);

165 
dummy
->
wÜd
 &ğ(
ušt32_t
)(~
kSPI_F¿meAs£¹
);

166 
	}
}

168 
¡©us_t
 
	$SPI_Ma¡”T¿nsãrC»©eHªdËDMA
(
SPI_Ty³
 *
ba£
,

169 
¥i_dma_hªdË_t
 *
hªdË
,

170 
¥i_dma_ÿÎback_t
 
ÿÎback
,

171 *
u£rD©a
,

172 
dma_hªdË_t
 *
txHªdË
,

173 
dma_hªdË_t
 *
rxHªdË
)

175 
št32_t
 
š¡ªû
 = 0;

178 
	`as£¹
(!(
NULL
 =ğ
ba£
));

179 ià(
NULL
 =ğ
ba£
)

181  
kStus_Inv®idArgum’t
;

184 
	`as£¹
(!(
NULL
 =ğ
hªdË
));

185 ià(
NULL
 =ğ
hªdË
)

187  
kStus_Inv®idArgum’t
;

190 
š¡ªû
 = 
	`SPI_G‘In¡ªû
(
ba£
);

192 
	`mem£t
(
hªdË
, 0, (*handle));

194 
hªdË
->
txHªdË
 =xHandle;

195 
hªdË
->
rxHªdË
 =„xHandle;

196 
hªdË
->
ÿÎback
 = callback;

197 
hªdË
->
u£rD©a
 = userData;

200 
hªdË
->
¡©e
 = 
kSPI_IdË
;

203 
s_dmaPriv©eHªdË
[
š¡ªû
].
ba£
 = base;

204 
s_dmaPriv©eHªdË
[
š¡ªû
].
hªdË
 = handle;

207 
	`DMA_S‘C®lback
(
hªdË
->
txHªdË
, 
SPI_TxDMAC®lback
, &
s_dmaPriv©eHªdË
[
š¡ªû
]);

208 
	`DMA_S‘C®lback
(
hªdË
->
rxHªdË
, 
SPI_RxDMAC®lback
, &
s_dmaPriv©eHªdË
[
š¡ªû
]);

210  
kStus_Sucûss
;

211 
	}
}

213 
¡©us_t
 
	$SPI_Ma¡”T¿nsãrDMA
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
, 
¥i_Œªsãr_t
 *
xãr
)

215 
št32_t
 
š¡ªû
;

216 
¡©us_t
 
»suÉ
 = 
kStus_Sucûss
;

217 
¥i_cÚfig_t
 *
¥i_cÚfig_p
;

219 
	`as£¹
(!((
NULL
 =ğ
hªdË
è|| (NULL =ğ
xãr
)));

220 ià((
NULL
 =ğ
hªdË
è|| (NULL =ğ
xãr
))

222  
kStus_Inv®idArgum’t
;

226 
	`as£¹
(!(
xãr
->
d©aSize
 == 0));

227 ià(
xãr
->
d©aSize
 == 0)

229  
kStus_Inv®idArgum’t
;

232 
š¡ªû
 = 
	`SPI_G‘In¡ªû
(
ba£
);

233 
	`as£¹
(!(
š¡ªû
 < 0));

234 ià(
š¡ªû
 < 0)

236  
kStus_Inv®idArgum’t
;

240 ià(
hªdË
->
¡©e
 =ğ
kSPI_Busy
)

242  
kStus_SPI_Busy
;

246 
ušt32_t
 
tmp
;

247 
dma_Œªsãr_cÚfig_t
 
xãrCÚfig
 = {0};

248 
¥i_cÚfig_p
 = (
¥i_cÚfig_t
 *)
	`SPI_G‘CÚfig
(
ba£
);

250 
hªdË
->
¡©e
 = 
kStus_SPI_Busy
;

251 
hªdË
->
ŒªsãrSize
 = 
xãr
->
d©aSize
;

254 
	`SPI_EÇbËRxDMA
(
ba£
, 
Œue
);

255 ià(
xãr
->
rxD©a
)

257 
	`DMA_P»·»T¿nsãr
(&
xãrCÚfig
, (*)&
ba£
->
FIFORD
, 
xãr
->
rxD©a
,

258 ((
¥i_cÚfig_p
->
d©aWidth
 > 
kSPI_D©a8B™s
è? ((
ušt16_t
)è: ((
ušt8_t
))),

259 
xãr
->
d©aSize
, 
kDMA_P”h”®ToMemÜy
, 
NULL
);

263 
	`DMA_P»·»T¿nsãr
(&
xãrCÚfig
, (*)&
ba£
->
FIFORD
, &
s_rxDummy
,

264 ((
¥i_cÚfig_p
->
d©aWidth
 > 
kSPI_D©a8B™s
è? ((
ušt16_t
)è: ((
ušt8_t
))),

265 
xãr
->
d©aSize
, 
kDMA_SticToStic
, 
NULL
);

267 
	`DMA_Subm™T¿nsãr
(
hªdË
->
rxHªdË
, &
xãrCÚfig
);

268 
hªdË
->
rxInProg»ss
 = 
Œue
;

269 
	`DMA_S¹T¿nsãr
(
hªdË
->
rxHªdË
);

272 
	`SPI_EÇbËTxDMA
(
ba£
, 
Œue
);

274 ià(
xãr
->
cÚfigFÏgs
 & 
kSPI_F¿meAs£¹
)

276 
	`P»·»TxLa¡WÜd
(
xãr
, &
s_txLa¡WÜd
[
š¡ªû
], 
¥i_cÚfig_p
);

279 ià(
xãr
->
txD©a
)

284 ià((
xãr
->
cÚfigFÏgs
 & 
kSPI_F¿meAs£¹
) &&

285 ((
¥i_cÚfig_p
->
d©aWidth
 > 
kSPI_D©a8B™s
è? (
xãr
->
d©aSize
 > 2) : (xfer->dataSize > 1)))

287 
dma_xãrcfg_t
 
tmp_xãrcfg
 = {0};

288 
tmp_xãrcfg
.
v®id
 = 
Œue
;

289 
tmp_xãrcfg
.
swŒig
 = 
Œue
;

290 
tmp_xãrcfg
.
štA
 = 
Œue
;

291 
tmp_xãrcfg
.
by‹Width
 = (
ušt32_t
);

292 
tmp_xãrcfg
.
¤cInc
 = 0;

293 
tmp_xãrcfg
.
d¡Inc
 = 0;

294 
tmp_xãrcfg
.
ŒªsãrCouÁ
 = 1;

296 
	`DMA_C»©eDesütÜ
(&
s_¥i_desütÜ_bË
[
š¡ªû
], &
tmp_xãrcfg
, &
s_txLa¡WÜd
[instance],

297 (*)&
ba£
->
FIFOWR
, 
NULL
);

299 
	`DMA_P»·»T¿nsãr
(

300 &
xãrCÚfig
, 
xãr
->
txD©a
, (*)&
ba£
->
FIFOWR
,

301 ((
¥i_cÚfig_p
->
d©aWidth
 > 
kSPI_D©a8B™s
è? ((
ušt16_t
)è: ((
ušt8_t
))),

302 ((
¥i_cÚfig_p
->
d©aWidth
 > 
kSPI_D©a8B™s
è? (
xãr
->
d©aSize
 - 2) : (xfer->dataSize - 1)),

303 
kDMA_MemÜyToP”h”®
, &
s_¥i_desütÜ_bË
[
š¡ªû
]);

305 
xãrCÚfig
.
xãrcfg
.
štA
 = 
çl£
;

306 
xãrCÚfig
.
xãrcfg
.
štB
 = 
çl£
;

307 
»suÉ
 = 
	`DMA_Subm™T¿nsãr
(
hªdË
->
txHªdË
, &
xãrCÚfig
);

308 ià(
»suÉ
 !ğ
kStus_Sucûss
)

310  
»suÉ
;

315 
	`DMA_P»·»T¿nsãr
(

316 &
xãrCÚfig
, 
xãr
->
txD©a
, (*)&
ba£
->
FIFOWR
,

317 ((
¥i_cÚfig_p
->
d©aWidth
 > 
kSPI_D©a8B™s
è? ((
ušt16_t
)è: ((
ušt8_t
))),

318 
xãr
->
d©aSize
, 
kDMA_MemÜyToP”h”®
, 
NULL
);

319 
	`DMA_Subm™T¿nsãr
(
hªdË
->
txHªdË
, &
xãrCÚfig
);

325 
	`SPI_S‘upDummy
(
ba£
, &
s_txDummy
[
š¡ªû
], 
xãr
, 
¥i_cÚfig_p
);

326 ià((
xãr
->
cÚfigFÏgs
 & 
kSPI_F¿meAs£¹
) &&

327 ((
¥i_cÚfig_p
->
d©aWidth
 > 
kSPI_D©a8B™s
è? (
xãr
->
d©aSize
 > 2) : (xfer->dataSize > 1)))

329 
dma_xãrcfg_t
 
tmp_xãrcfg
 = {0};

330 
tmp_xãrcfg
.
v®id
 = 
Œue
;

331 
tmp_xãrcfg
.
swŒig
 = 
Œue
;

332 
tmp_xãrcfg
.
štA
 = 
Œue
;

333 
tmp_xãrcfg
.
by‹Width
 = (
ušt32_t
);

334 
tmp_xãrcfg
.
¤cInc
 = 0;

335 
tmp_xãrcfg
.
d¡Inc
 = 0;

336 
tmp_xãrcfg
.
ŒªsãrCouÁ
 = 1;

338 
	`DMA_C»©eDesütÜ
(&
s_¥i_desütÜ_bË
[
š¡ªû
], &
tmp_xãrcfg
, &
s_txDummy
[š¡ªû].
Ï¡WÜd
,

339 (
ušt32_t
 *)&
ba£
->
FIFOWR
, 
NULL
);

341 
	`DMA_P»·»T¿nsãr
(

342 &
xãrCÚfig
, &
s_txDummy
[
š¡ªû
].
wÜd
, (*)&
ba£
->
FIFOWR
,

343 ((
¥i_cÚfig_p
->
d©aWidth
 > 
kSPI_D©a8B™s
è? ((
ušt16_t
)è: ((
ušt8_t
))),

344 ((
¥i_cÚfig_p
->
d©aWidth
 > 
kSPI_D©a8B™s
è? (
xãr
->
d©aSize
 - 2) : (xfer->dataSize - 1)),

345 
kDMA_SticToStic
, &
s_¥i_desütÜ_bË
[
š¡ªû
]);

347 
xãrCÚfig
.
xãrcfg
.
štA
 = 
çl£
;

348 
xãrCÚfig
.
xãrcfg
.
štB
 = 
çl£
;

349 
»suÉ
 = 
	`DMA_Subm™T¿nsãr
(
hªdË
->
txHªdË
, &
xãrCÚfig
);

350 ià(
»suÉ
 !ğ
kStus_Sucûss
)

352  
»suÉ
;

357 
	`DMA_P»·»T¿nsãr
(

358 &
xãrCÚfig
, &
s_txDummy
[
š¡ªû
].
wÜd
, (*)&
ba£
->
FIFOWR
,

359 ((
¥i_cÚfig_p
->
d©aWidth
 > 
kSPI_D©a8B™s
è? ((
ušt16_t
)è: ((
ušt8_t
))),

360 
xãr
->
d©aSize
, 
kDMA_SticToStic
, 
NULL
);

361 
»suÉ
 = 
	`DMA_Subm™T¿nsãr
(
hªdË
->
txHªdË
, &
xãrCÚfig
);

362 ià(
»suÉ
 !ğ
kStus_Sucûss
)

364  
»suÉ
;

369 
hªdË
->
txInProg»ss
 = 
Œue
;

370 
tmp
 = 0;

371 
	`XãrToFifoWR
(
xãr
, &
tmp
);

372 
	`SpiCÚfigToFifoWR
(
¥i_cÚfig_p
, &
tmp
);

379 ià((
xãr
->
cÚfigFÏgs
 & 
kSPI_F¿meAs£¹
) &&

380 ((
¥i_cÚfig_p
->
d©aWidth
 > 
kSPI_D©a8B™s
è? (
xãr
->
d©aSize
 == 2U) : (xfer->dataSize == 1U)))

382 *(((
ušt16_t
 *)&(
ba£
->
FIFOWR
)è+ 1èğ(ušt16_t)(
tmp
 >> 16U);

387 
tmp
 &ğ(
ušt32_t
)(~
kSPI_F¿meAs£¹
);

388 *(((
ušt16_t
 *)&(
ba£
->
FIFOWR
)è+ 1èğ(ušt16_t)(
tmp
 >> 16U);

391 
	`DMA_S¹T¿nsãr
(
hªdË
->
txHªdË
);

394  
»suÉ
;

395 
	}
}

397 
¡©us_t
 
	$SPI_Ma¡”H®fDu¶exT¿nsãrDMA
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
, 
¥i_h®f_du¶ex_Œªsãr_t
 *
xãr
)

399 
	`as£¹
(
xãr
);

400 
	`as£¹
(
hªdË
);

401 
¥i_Œªsãr_t
 
‹mpXãr
 = {0};

402 
¡©us_t
 
¡©us
;

404 ià(
xãr
->
isT¿nsm™Fœ¡
)

406 
‹mpXãr
.
txD©a
 = 
xãr
->txData;

407 
‹mpXãr
.
rxD©a
 = 
NULL
;

408 
‹mpXãr
.
d©aSize
 = 
xãr
->
txD©aSize
;

412 
‹mpXãr
.
txD©a
 = 
NULL
;

413 
‹mpXãr
.
rxD©a
 = 
xãr
->rxData;

414 
‹mpXãr
.
d©aSize
 = 
xãr
->
rxD©aSize
;

417 ià(
xãr
->
isPcsAs£¹InT¿nsãr
)

419 
‹mpXãr
.
cÚfigFÏgs
 = (
xãr
->cÚfigFÏgsè& (
ušt32_t
)(~
kSPI_F¿meAs£¹
);

423 
‹mpXãr
.
cÚfigFÏgs
 = (
xãr
->cÚfigFÏgsè| 
kSPI_F¿meAs£¹
;

426 
¡©us
 = 
	`SPI_Ma¡”T¿nsãrBlockšg
(
ba£
, &
‹mpXãr
);

427 ià(
¡©us
 !ğ
kStus_Sucûss
)

429  
¡©us
;

432 ià(
xãr
->
isT¿nsm™Fœ¡
)

434 
‹mpXãr
.
txD©a
 = 
NULL
;

435 
‹mpXãr
.
rxD©a
 = 
xãr
->rxData;

436 
‹mpXãr
.
d©aSize
 = 
xãr
->
rxD©aSize
;

440 
‹mpXãr
.
txD©a
 = 
xãr
->txData;

441 
‹mpXãr
.
rxD©a
 = 
NULL
;

442 
‹mpXãr
.
d©aSize
 = 
xãr
->
txD©aSize
;

444 
‹mpXãr
.
cÚfigFÏgs
 = 
xãr
->configFlags;

446 
¡©us
 = 
	`SPI_Ma¡”T¿nsãrDMA
(
ba£
, 
hªdË
, &
‹mpXãr
);

448  
¡©us
;

449 
	}
}

451 
	$SPI_RxDMAC®lback
(
dma_hªdË_t
 *
hªdË
, *
u£rD©a
, 
boŞ
 
ŒªsãrDÚe
, 
ušt32_t
 
štmode
)

453 
¥i_dma_´iv©e_hªdË_t
 *
´ivHªdË
 = (¥i_dma_´iv©e_hªdË_ˆ*)
u£rD©a
;

454 
¥i_dma_hªdË_t
 *
¥iHªdË
 = 
´ivHªdË
->
hªdË
;

455 
SPI_Ty³
 *
ba£
 = 
´ivHªdË
->base;

458 
¥iHªdË
->
rxInProg»ss
 = 
çl£
;

461 ià((
¥iHªdË
->
txInProg»ss
 =ğ
çl£
è&& (¥iHªdË->
rxInProg»ss
 == false))

463 
¥iHªdË
->
¡©e
 = 
kSPI_IdË
;

464 ià(
¥iHªdË
->
ÿÎback
)

466 (
¥iHªdË
->
ÿÎback
)(
ba£
, spiHªdË, 
kStus_Sucûss
, spiHªdË->
u£rD©a
);

469 
	}
}

471 
	$SPI_TxDMAC®lback
(
dma_hªdË_t
 *
hªdË
, *
u£rD©a
, 
boŞ
 
ŒªsãrDÚe
, 
ušt32_t
 
štmode
)

473 
¥i_dma_´iv©e_hªdË_t
 *
´ivHªdË
 = (¥i_dma_´iv©e_hªdË_ˆ*)
u£rD©a
;

474 
¥i_dma_hªdË_t
 *
¥iHªdË
 = 
´ivHªdË
->
hªdË
;

475 
SPI_Ty³
 *
ba£
 = 
´ivHªdË
->base;

478 
¥iHªdË
->
txInProg»ss
 = 
çl£
;

481 ià((
¥iHªdË
->
txInProg»ss
 =ğ
çl£
è&& (¥iHªdË->
rxInProg»ss
 == false))

483 
¥iHªdË
->
¡©e
 = 
kSPI_IdË
;

484 ià(
¥iHªdË
->
ÿÎback
)

486 (
¥iHªdË
->
ÿÎback
)(
ba£
, spiHªdË, 
kStus_Sucûss
, spiHªdË->
u£rD©a
);

489 
	}
}

491 
	$SPI_Ma¡”T¿nsãrAbÜtDMA
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
)

493 
	`as£¹
(
NULL
 !ğ
hªdË
);

496 
	`DMA_AbÜtT¿nsãr
(
hªdË
->
txHªdË
);

498 
	`DMA_AbÜtT¿nsãr
(
hªdË
->
rxHªdË
);

501 
hªdË
->
txInProg»ss
 = 
çl£
;

502 
hªdË
->
rxInProg»ss
 = 
çl£
;

503 
hªdË
->
¡©e
 = 
kSPI_IdË
;

504 
	}
}

506 
¡©us_t
 
	$SPI_Ma¡”T¿nsãrG‘CouÁDMA
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
, 
size_t
 *
couÁ
)

508 
	`as£¹
(
hªdË
);

510 ià(!
couÁ
)

512  
kStus_Inv®idArgum’t
;

516 ià(
hªdË
->
¡©e
 !ğ
kSPI_Busy
)

518 *
couÁ
 = 0;

519  
kStus_NoT¿nsãrInProg»ss
;

522 
size_t
 
by‹s
;

524 
by‹s
 = 
	`DMA_G‘RemaššgBy‹s
(
hªdË
->
rxHªdË
->
ba£
, hªdË->rxHªdË->
chªÃl
);

526 *
couÁ
 = 
hªdË
->
ŒªsãrSize
 - 
by‹s
;

528  
kStus_Sucûss
;

529 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_spi_dma.h

34 #iâdeà
_FSL_SPI_DMA_H_


35 
	#_FSL_SPI_DMA_H_


	)

37 
	~"f¦_dma.h
"

38 
	~"f¦_¥i.h
"

51 
_¥i_dma_hªdË
 
	t¥i_dma_hªdË_t
;

54 (*
	t¥i_dma_ÿÎback_t
)(
	tSPI_Ty³
 *
	tba£
, 
	t¥i_dma_hªdË_t
 *
	thªdË
, 
	t¡©us_t
 
	t¡©us
, *
	tu£rD©a
);

57 
	s_¥i_dma_hªdË


59 vŞ©
boŞ
 
txInProg»ss
;

60 vŞ©
boŞ
 
rxInProg»ss
;

61 
dma_hªdË_t
 *
txHªdË
;

62 
dma_hªdË_t
 *
rxHªdË
;

63 
ušt8_t
 
by‹sP”F¿me
;

64 
¥i_dma_ÿÎback_t
 
ÿÎback
;

65 *
u£rD©a
;

66 
ušt32_t
 
¡©e
;

67 
size_t
 
ŒªsãrSize
;

74 #ià
	`defšed
(
__ılu¥lus
)

96 
¡©us_t
 
	`SPI_Ma¡”T¿nsãrC»©eHªdËDMA
(
SPI_Ty³
 *
ba£
,

97 
¥i_dma_hªdË_t
 *
hªdË
,

98 
¥i_dma_ÿÎback_t
 
ÿÎback
,

99 *
u£rD©a
,

100 
dma_hªdË_t
 *
txHªdË
,

101 
dma_hªdË_t
 *
rxHªdË
);

116 
¡©us_t
 
	`SPI_Ma¡”T¿nsãrDMA
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
, 
¥i_Œªsãr_t
 *
xãr
);

131 
¡©us_t
 
	`SPI_Ma¡”H®fDu¶exT¿nsãrDMA
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
, 
¥i_h®f_du¶ex_Œªsãr_t
 *
xãr
);

146 
šlše
 
¡©us_t
 
	`SPI_SÏveT¿nsãrC»©eHªdËDMA
(
SPI_Ty³
 *
ba£
,

147 
¥i_dma_hªdË_t
 *
hªdË
,

148 
¥i_dma_ÿÎback_t
 
ÿÎback
,

149 *
u£rD©a
,

150 
dma_hªdË_t
 *
txHªdË
,

151 
dma_hªdË_t
 *
rxHªdË
)

153  
	`SPI_Ma¡”T¿nsãrC»©eHªdËDMA
(
ba£
, 
hªdË
, 
ÿÎback
, 
u£rD©a
, 
txHªdË
, 
rxHªdË
);

169 
šlše
 
¡©us_t
 
	`SPI_SÏveT¿nsãrDMA
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
, 
¥i_Œªsãr_t
 *
xãr
)

171  
	`SPI_Ma¡”T¿nsãrDMA
(
ba£
, 
hªdË
, 
xãr
);

180 
	`SPI_Ma¡”T¿nsãrAbÜtDMA
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
);

192 
¡©us_t
 
	`SPI_Ma¡”T¿nsãrG‘CouÁDMA
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
, 
size_t
 *
couÁ
);

200 
šlše
 
	`SPI_SÏveT¿nsãrAbÜtDMA
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
)

202 
	`SPI_Ma¡”T¿nsãrAbÜtDMA
(
ba£
, 
hªdË
);

215 
šlše
 
¡©us_t
 
	`SPI_SÏveT¿nsãrG‘CouÁDMA
(
SPI_Ty³
 *
ba£
, 
¥i_dma_hªdË_t
 *
hªdË
, 
size_t
 *
couÁ
)

217  
	`SPI_Ma¡”T¿nsãrG‘CouÁDMA
(
ba£
, 
hªdË
, 
couÁ
);

222 #ià
	`defšed
(
__ılu¥lus
)

223 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\fsl_device_registers.h

36 #iâdeà
__FSL_DEVICE_REGISTERS_H__


37 
	#__FSL_DEVICE_REGISTERS_H__


	)

44 #ià(
defšed
(
CPU_LPC54608J512BD208
è|| defšed(
CPU_LPC54608J512ET180
))

46 
	#LPC54608_SERIES


	)

49 
	~"LPC54608.h
"

51 
	~"LPC54608_ã©u»s.h
"

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\mcuxpresso\libpower_hardabi.a

1 !<
	g¬ch
>

3                          _£tVdLev– _£tLpVdLev– _EÁ”SË• _EÁ”D“pSË• _EÁ”D“pPow”Down _EÁ”Pow”Mode _S‘VŞgeFÜF»q _S‘LowPow”VŞgeFÜF»q _S‘PLL _S‘UsbPhy _G‘LibV”siÚ  _pow”_lib.o/1502331404 0 0 100666 21812 `

4 
	gELF
          (                 4     ( & % -é÷Cïó†r¶VJğğ€BOô›~Òø6ÒøÜ ¿@ğ€PÄC$ğ"ğ*êğ€BÂø ÍCğ¯=CÂøÅø@àOğ€Âø á0¿ôx4ÛCôx3Âø@áÂøÂø

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\mcuxpresso\startup_LPC54608.c

35 
	~<¡dšt.h
>

36 
	~"f¦_deviû_»gi¡”s.h
"

41 
ušt32_t
 
__‘ext
;

42 
ušt32_t
 
__d©a_¡¬t__
;

43 
ušt32_t
 
__d©a_’d__
;

44 
ušt32_t
 
__cİy_bË_¡¬t__
;

45 
ušt32_t
 
__cİy_bË_’d__
;

46 
ušt32_t
 
__z”o_bË_¡¬t__
;

47 
ušt32_t
 
__z”o_bË_’d__
;

48 
ušt32_t
 
__bss_¡¬t__
;

49 
ušt32_t
 
__bss_’d__
;

50 
ušt32_t
 
__SckTİ
;

55 Ğ*
	tpFunc
 )( );

61 #iâdeà
__START


62 
	$_¡¬t
(è
	`__©Œibu‹__
((
nÜ‘uº
));

64 
	$__START
(è
	`__©Œibu‹__
((
nÜ‘uº
));

67 #iâdeà
__NO_SYSTEM_INIT


68 
	`Sy¡emIn™
 ();

75 
	`DeçuÉ_HªdËr
();

76 
	`Re£t_HªdËr
();

82 #iâdeà
__STACK_SIZE


83 
	#__STACK_SIZE
 0x00000200

	)

85 
ušt8_t
 
¡ack
[
__STACK_SIZE
] 
	`__©Œibu‹__
 ((
	`®igÃd
(8), 
u£d
, 
	`£ùiÚ
(".stack")));

87 #iâdeà
__HEAP_SIZE


88 
	#__HEAP_SIZE
 0x00000000

	)

90 #ià
__HEAP_SIZE
 > 0

91 
ušt8_t
 
h—p
[
__HEAP_SIZE
] 
	`__©Œibu‹__
 ((
	`®igÃd
(8), 
u£d
, 
	`£ùiÚ
(".heap")));

99 
	`__©Œibu‹__
 ((
w—k
)è
	$NMI_HªdËr
 (è{ 1); 
	}
};

100 
__©Œibu‹__
 ((
w—k
)è
	$H¬dFauÉ_HªdËr
 (è{ 1); 
	}
};

101 
__©Œibu‹__
 ((
w—k
)è
	$MemMªage_HªdËr
 (è{ 1); 
	}
};

102 
__©Œibu‹__
 ((
w—k
)è
	$BusFauÉ_HªdËr
 (è{ 1); 
	}
};

103 
__©Œibu‹__
 ((
w—k
)è
	$U§geFauÉ_HªdËr
 (è{ 1); 
	}
};

104 
__©Œibu‹__
 ((
w—k
)è
	$SVC_HªdËr
 (è{ 1); 
	}
};

105 
__©Œibu‹__
 ((
w—k
)è
	$DebugMÚ_HªdËr
 (è{ 1); 
	}
};

106 
__©Œibu‹__
 ((
w—k
)è
	$P’dSV_HªdËr
 (è{ 1); 
	}
};

107 
__©Œibu‹__
 ((
w—k
)è
	$SysTick_HªdËr
 (è{ 1); 
	}
};

110 
	$WDT_BOD_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

111 
	$DMA0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

112 
	$GINT0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

113 
	$GINT1_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

114 
	$PIN_INT0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

115 
	$PIN_INT1_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

116 
	$PIN_INT2_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

117 
	$PIN_INT3_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

118 
	$UTICK0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

119 
	$MRT0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

120 
	$CTIMER0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

121 
	$CTIMER1_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

122 
	$SCT0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

123 
	$CTIMER3_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

124 
	$FLEXCOMM0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

125 
	$FLEXCOMM1_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

126 
	$FLEXCOMM2_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

127 
	$FLEXCOMM3_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

128 
	$FLEXCOMM4_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

129 
	$FLEXCOMM5_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

130 
	$FLEXCOMM6_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

131 
	$FLEXCOMM7_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

132 
	$ADC0_SEQA_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

133 
	$ADC0_SEQB_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

134 
	$ADC0_THCMP_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

135 
	$DMIC0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

136 
	$HWVAD0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

137 
	$USB0_NEEDCLK_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

138 
	$USB0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

139 
	$RTC_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

140 
	$Re£rved46_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

141 
	$Re£rved47_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

142 
	$PIN_INT4_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

143 
	$PIN_INT5_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

144 
	$PIN_INT6_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

145 
	$PIN_INT7_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

146 
	$CTIMER2_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

147 
	$CTIMER4_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

148 
	$RIT_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

149 
	$SPIFI0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

150 
	$FLEXCOMM8_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

151 
	$FLEXCOMM9_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

152 
	$SDIO_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

153 
	$CAN0_IRQ0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

154 
	$CAN0_IRQ1_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

155 
	$CAN1_IRQ0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

156 
	$CAN1_IRQ1_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

157 
	$USB1_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

158 
	$USB1_NEEDCLK_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

159 
	$ETHERNET_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

160 
	$ETHERNET_PMT_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

161 
	$ETHERNET_MACLP_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

162 
	$EEPROM_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

163 
	$LCD_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

164 
	$SHA_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

165 
	$SMARTCARD0_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

166 
	$SMARTCARD1_Driv”IRQHªdËr
 (è
	`__©Œibu‹__
 ((
w—k
, 
	`®Ÿs
("Default_Handler")));

168 
	`__©Œibu‹__
 ((
w—k
)è
	$WDT_BOD_IRQHªdËr
 (è{ 
	`WDT_BOD_Driv”IRQHªdËr
(); 
	}
}

169 
__©Œibu‹__
 ((
w—k
)è
	$DMA0_IRQHªdËr
 (è{ 
	`DMA0_Driv”IRQHªdËr
(); 
	}
}

170 
__©Œibu‹__
 ((
w—k
)è
	$GINT0_IRQHªdËr
 (è{ 
	`GINT0_Driv”IRQHªdËr
(); 
	}
}

171 
__©Œibu‹__
 ((
w—k
)è
	$GINT1_IRQHªdËr
 (è{ 
	`GINT1_Driv”IRQHªdËr
(); 
	}
}

172 
__©Œibu‹__
 ((
w—k
)è
	$PIN_INT0_IRQHªdËr
 (è{ 
	`PIN_INT0_Driv”IRQHªdËr
(); 
	}
}

173 
__©Œibu‹__
 ((
w—k
)è
	$PIN_INT1_IRQHªdËr
 (è{ 
	`PIN_INT1_Driv”IRQHªdËr
(); 
	}
}

174 
__©Œibu‹__
 ((
w—k
)è
	$PIN_INT2_IRQHªdËr
 (è{ 
	`PIN_INT2_Driv”IRQHªdËr
(); 
	}
}

175 
__©Œibu‹__
 ((
w—k
)è
	$PIN_INT3_IRQHªdËr
 (è{ 
	`PIN_INT3_Driv”IRQHªdËr
(); 
	}
}

176 
__©Œibu‹__
 ((
w—k
)è
	$UTICK0_IRQHªdËr
 (è{ 
	`UTICK0_Driv”IRQHªdËr
(); 
	}
}

177 
__©Œibu‹__
 ((
w—k
)è
	$MRT0_IRQHªdËr
 (è{ 
	`MRT0_Driv”IRQHªdËr
(); 
	}
}

178 
__©Œibu‹__
 ((
w—k
)è
	$CTIMER0_IRQHªdËr
 (è{ 
	`CTIMER0_Driv”IRQHªdËr
(); 
	}
}

179 
__©Œibu‹__
 ((
w—k
)è
	$CTIMER1_IRQHªdËr
 (è{ 
	`CTIMER1_Driv”IRQHªdËr
(); 
	}
}

180 
__©Œibu‹__
 ((
w—k
)è
	$SCT0_IRQHªdËr
 () {

181 
	`SCT0_Driv”IRQHªdËr
(); 
	}
}

182 
__©Œibu‹__
 ((
w—k
)è
	$CTIMER3_IRQHªdËr
 (è{ 
	`CTIMER3_Driv”IRQHªdËr
(); 
	}
}

183 
__©Œibu‹__
 ((
w—k
)è
	$FLEXCOMM0_IRQHªdËr
 (è{ 
	`FLEXCOMM0_Driv”IRQHªdËr
(); 
	}
}

184 
__©Œibu‹__
 ((
w—k
)è
	$FLEXCOMM1_IRQHªdËr
 (è{ 
	`FLEXCOMM1_Driv”IRQHªdËr
(); 
	}
}

185 
__©Œibu‹__
 ((
w—k
)è
	$FLEXCOMM2_IRQHªdËr
 (è{ 
	`FLEXCOMM2_Driv”IRQHªdËr
(); 
	}
}

186 
__©Œibu‹__
 ((
w—k
)è
	$FLEXCOMM3_IRQHªdËr
 (è{ 
	`FLEXCOMM3_Driv”IRQHªdËr
(); 
	}
}

187 
__©Œibu‹__
 ((
w—k
)è
	$FLEXCOMM4_IRQHªdËr
 (è{ 
	`FLEXCOMM4_Driv”IRQHªdËr
(); 
	}
}

188 
__©Œibu‹__
 ((
w—k
)è
	$FLEXCOMM5_IRQHªdËr
 (è{ 
	`FLEXCOMM5_Driv”IRQHªdËr
(); 
	}
}

189 
__©Œibu‹__
 ((
w—k
)è
	$FLEXCOMM6_IRQHªdËr
 (è{ 
	`FLEXCOMM6_Driv”IRQHªdËr
(); 
	}
}

190 
__©Œibu‹__
 ((
w—k
)è
	$FLEXCOMM7_IRQHªdËr
 (è{ 
	`FLEXCOMM7_Driv”IRQHªdËr
(); 
	}
}

191 
__©Œibu‹__
 ((
w—k
)è
	$ADC0_SEQA_IRQHªdËr
 (è{ 
	`ADC0_SEQA_Driv”IRQHªdËr
(); 
	}
}

192 
__©Œibu‹__
 ((
w—k
)è
	$ADC0_SEQB_IRQHªdËr
 (è{ 
	`ADC0_SEQB_Driv”IRQHªdËr
(); 
	}
}

193 
__©Œibu‹__
 ((
w—k
)è
	$ADC0_THCMP_IRQHªdËr
 (è{ 
	`ADC0_THCMP_Driv”IRQHªdËr
(); 
	}
}

194 
__©Œibu‹__
 ((
w—k
)è
	$DMIC0_IRQHªdËr
 (è{ 
	`DMIC0_Driv”IRQHªdËr
(); 
	}
}

195 
__©Œibu‹__
 ((
w—k
)è
	$HWVAD0_IRQHªdËr
 (è{ 
	`HWVAD0_Driv”IRQHªdËr
(); 
	}
}

196 
__©Œibu‹__
 ((
w—k
)è
	$USB0_NEEDCLK_IRQHªdËr
 (è{ 
	`USB0_NEEDCLK_Driv”IRQHªdËr
(); 
	}
}

197 
__©Œibu‹__
 ((
w—k
)è
	$USB0_IRQHªdËr
 (è{ 
	`USB0_Driv”IRQHªdËr
(); 
	}
}

198 
__©Œibu‹__
 ((
w—k
)è
	$RTC_IRQHªdËr
 (è{ 
	`RTC_Driv”IRQHªdËr
(); 
	}
}

199 
__©Œibu‹__
 ((
w—k
)è
	$Re£rved46_IRQHªdËr
 (è{ 
	`Re£rved46_Driv”IRQHªdËr
(); 
	}
}

200 
__©Œibu‹__
 ((
w—k
)è
	$Re£rved47_IRQHªdËr
 (è{ 
	`Re£rved47_Driv”IRQHªdËr
(); 
	}
}

201 
__©Œibu‹__
 ((
w—k
)è
	$PIN_INT4_IRQHªdËr
 (è{ 
	`PIN_INT4_Driv”IRQHªdËr
(); 
	}
}

202 
__©Œibu‹__
 ((
w—k
)è
	$PIN_INT5_IRQHªdËr
 (è{ 
	`PIN_INT5_Driv”IRQHªdËr
(); 
	}
}

203 
__©Œibu‹__
 ((
w—k
)è
	$PIN_INT6_IRQHªdËr
 (è{ 
	`PIN_INT6_Driv”IRQHªdËr
(); 
	}
}

204 
__©Œibu‹__
 ((
w—k
)è
	$PIN_INT7_IRQHªdËr
 (è{ 
	`PIN_INT7_Driv”IRQHªdËr
(); 
	}
}

205 
__©Œibu‹__
 ((
w—k
)è
	$CTIMER2_IRQHªdËr
 (è{ 
	`CTIMER2_Driv”IRQHªdËr
(); 
	}
}

206 
__©Œibu‹__
 ((
w—k
)è
	$CTIMER4_IRQHªdËr
 (è{ 
	`CTIMER4_Driv”IRQHªdËr
(); 
	}
}

207 
__©Œibu‹__
 ((
w—k
)è
	$RIT_IRQHªdËr
 (è{ 
	`RIT_Driv”IRQHªdËr
(); 
	}
}

208 
__©Œibu‹__
 ((
w—k
)è
	$SPIFI0_IRQHªdËr
 (è{ 
	`SPIFI0_Driv”IRQHªdËr
(); 
	}
}

209 
__©Œibu‹__
 ((
w—k
)è
	$FLEXCOMM8_IRQHªdËr
 (è{ 
	`FLEXCOMM8_Driv”IRQHªdËr
(); 
	}
}

210 
__©Œibu‹__
 ((
w—k
)è
	$FLEXCOMM9_IRQHªdËr
 (è{ 
	`FLEXCOMM9_Driv”IRQHªdËr
(); 
	}
}

211 
__©Œibu‹__
 ((
w—k
)è
	$SDIO_IRQHªdËr
 (è{ 
	`SDIO_Driv”IRQHªdËr
(); 
	}
}

212 
__©Œibu‹__
 ((
w—k
)è
	$CAN0_IRQ0_IRQHªdËr
 (è{ 
	`CAN0_IRQ0_Driv”IRQHªdËr
(); 
	}
}

213 
__©Œibu‹__
 ((
w—k
)è
	$CAN0_IRQ1_IRQHªdËr
 (è{ 
	`CAN0_IRQ1_Driv”IRQHªdËr
(); 
	}
}

214 
__©Œibu‹__
 ((
w—k
)è
	$CAN1_IRQ0_IRQHªdËr
 (è{ 
	`CAN1_IRQ0_Driv”IRQHªdËr
(); 
	}
}

215 
__©Œibu‹__
 ((
w—k
)è
	$CAN1_IRQ1_IRQHªdËr
 (è{ 
	`CAN1_IRQ1_Driv”IRQHªdËr
(); 
	}
}

216 
__©Œibu‹__
 ((
w—k
)è
	$USB1_IRQHªdËr
 (è{ 
	`USB1_Driv”IRQHªdËr
(); 
	}
}

217 
__©Œibu‹__
 ((
w—k
)è
	$USB1_NEEDCLK_IRQHªdËr
 (è{ 
	`USB1_NEEDCLK_Driv”IRQHªdËr
(); 
	}
}

218 
__©Œibu‹__
 ((
w—k
)è
	$ETHERNET_IRQHªdËr
 (è{ 
	`ETHERNET_Driv”IRQHªdËr
(); 
	}
}

219 
__©Œibu‹__
 ((
w—k
)è
	$ETHERNET_PMT_IRQHªdËr
 (è{ 
	`ETHERNET_PMT_Driv”IRQHªdËr
(); 
	}
}

220 
__©Œibu‹__
 ((
w—k
)è
	$ETHERNET_MACLP_IRQHªdËr
 (è{ 
	`ETHERNET_MACLP_Driv”IRQHªdËr
(); 
	}
}

221 
__©Œibu‹__
 ((
w—k
)è
	$EEPROM_IRQHªdËr
 (è{ 
	`EEPROM_Driv”IRQHªdËr
(); 
	}
}

222 
__©Œibu‹__
 ((
w—k
)è
	$LCD_IRQHªdËr
 (è{ 
	`LCD_Driv”IRQHªdËr
(); 
	}
}

223 
__©Œibu‹__
 ((
w—k
)è
	$SHA_IRQHªdËr
 (è{ 
	`SHA_Driv”IRQHªdËr
(); 
	}
}

224 
__©Œibu‹__
 ((
w—k
)è
	$SMARTCARD0_IRQHªdËr
 (è{ 
	`SMARTCARD0_Driv”IRQHªdËr
(); 
	}
}

225 
__©Œibu‹__
 ((
w—k
)è
	$SMARTCARD1_IRQHªdËr
 (è{ 
	`SMARTCARD1_Driv”IRQHªdËr
(); 
	}
}

230 cÚ¡ 
pFunc
 
	g__VeùÜs
[] 
__©Œibu‹__
 ((
£ùiÚ
(".vectors"))) = {

232 (
pFunc
)&
__SckTİ
,

233 
Re£t_HªdËr
,

234 
NMI_HªdËr
,

235 
H¬dFauÉ_HªdËr
,

236 
MemMªage_HªdËr
,

237 
BusFauÉ_HªdËr
,

238 
U§geFauÉ_HªdËr
,

243 
SVC_HªdËr
,

244 
DebugMÚ_HªdËr
,

246 
P’dSV_HªdËr
,

247 
SysTick_HªdËr
,

250 
WDT_BOD_IRQHªdËr
,

251 
DMA0_IRQHªdËr
,

252 
GINT0_IRQHªdËr
,

253 
GINT1_IRQHªdËr
,

254 
PIN_INT0_IRQHªdËr
,

255 
PIN_INT1_IRQHªdËr
,

256 
PIN_INT2_IRQHªdËr
,

257 
PIN_INT3_IRQHªdËr
,

258 
UTICK0_IRQHªdËr
,

259 
MRT0_IRQHªdËr
,

260 
CTIMER0_IRQHªdËr
,

261 
CTIMER1_IRQHªdËr
,

262 
SCT0_IRQHªdËr
,

263 
CTIMER3_IRQHªdËr
,

264 
FLEXCOMM0_IRQHªdËr
,

265 
FLEXCOMM1_IRQHªdËr
,

266 
FLEXCOMM2_IRQHªdËr
,

267 
FLEXCOMM3_IRQHªdËr
,

268 
FLEXCOMM4_IRQHªdËr
,

269 
FLEXCOMM5_IRQHªdËr
,

270 
FLEXCOMM6_IRQHªdËr
,

271 
FLEXCOMM7_IRQHªdËr
,

272 
ADC0_SEQA_IRQHªdËr
,

273 
ADC0_SEQB_IRQHªdËr
,

274 
ADC0_THCMP_IRQHªdËr
,

275 
DMIC0_IRQHªdËr
,

276 
HWVAD0_IRQHªdËr
,

277 
USB0_NEEDCLK_IRQHªdËr
,

278 
USB0_IRQHªdËr
,

279 
RTC_IRQHªdËr
,

280 
Re£rved46_IRQHªdËr
,

281 
Re£rved47_IRQHªdËr
,

282 
PIN_INT4_IRQHªdËr
,

283 
PIN_INT5_IRQHªdËr
,

284 
PIN_INT6_IRQHªdËr
,

285 
PIN_INT7_IRQHªdËr
,

286 
CTIMER2_IRQHªdËr
,

287 
CTIMER4_IRQHªdËr
,

288 
RIT_IRQHªdËr
,

289 
SPIFI0_IRQHªdËr
,

290 
FLEXCOMM8_IRQHªdËr
,

291 
FLEXCOMM9_IRQHªdËr
,

292 
SDIO_IRQHªdËr
,

293 
CAN0_IRQ0_IRQHªdËr
,

294 
CAN0_IRQ1_IRQHªdËr
,

295 
CAN1_IRQ0_IRQHªdËr
,

296 
CAN1_IRQ1_IRQHªdËr
,

297 
USB1_IRQHªdËr
,

298 
USB1_NEEDCLK_IRQHªdËr
,

299 
ETHERNET_IRQHªdËr
,

300 
ETHERNET_PMT_IRQHªdËr
,

301 
ETHERNET_MACLP_IRQHªdËr
,

302 
EEPROM_IRQHªdËr
,

303 
LCD_IRQHªdËr
,

304 
SHA_IRQHªdËr
,

305 
SMARTCARD0_IRQHªdËr
,

306 
SMARTCARD1_IRQHªdËr
,

313 
	$Re£t_HªdËr
() {

314 
ušt32_t
 *
pSrc
, *
pDe¡
;

315 
ušt32_t
 *
pTabË
 
	`__©Œibu‹__
((
unu£d
));

317 
	`__di§bË_œq
();

320 
SYSCON
->
AHBCLKCTRLSET
[0] = 
SYSCON_AHBCLKCTRL_SRAM1_MASK
 | 
SYSCON_AHBCLKCTRL_SRAM2_MASK
 | 
SYSCON_AHBCLKCTRL_SRAM3_MASK
;

328 #ifdeà
__STARTUP_COPY_MULTIPLE


339 
pTabË
 = &
__cİy_bË_¡¬t__
;

341 ; 
pTabË
 < &
__cİy_bË_’d__
;…Table =…Table + 3) {

342 
pSrc
 = (
ušt32_t
*)*(
pTabË
 + 0);

343 
pDe¡
 = (
ušt32_t
*)*(
pTabË
 + 1);

344 ; 
pDe¡
 < (
ušt32_t
*)(*(
pTabË
 + 1) + *(pTable + 2)) ; ) {

345 *
pDe¡
++ = *
pSrc
++;

358 
pSrc
 = &
__‘ext
;

359 
pDe¡
 = &
__d©a_¡¬t__
;

361  ; 
pDe¡
 < &
__d©a_’d__
 ; ) {

362 *
pDe¡
++ = *
pSrc
++;

376 #ifdeà
__STARTUP_CLEAR_BSS_MULTIPLE


384 
pTabË
 = &
__z”o_bË_¡¬t__
;

386 ; 
pTabË
 < &
__z”o_bË_’d__
;…Table =…Table + 2) {

387 
pDe¡
 = (
ušt32_t
*)*(
pTabË
 + 0);

388 ; 
pDe¡
 < (
ušt32_t
*)(*(
pTabË
 + 0) + *(pTable + 1)) ; ) {

389 *
pDe¡
++ = 0;

392 #–ià
	`defšed
 (
__STARTUP_CLEAR_BSS
)

401 
pDe¡
 = &
__bss_¡¬t__
;

403  ; 
pDe¡
 < &
__bss_’d__
 ; ) {

404 *
pDe¡
++ = 0ul;

408 #iâdeà
__NO_SYSTEM_INIT


409 
	`Sy¡emIn™
();

412 
	`__’abË_œq
();

414 #iâdeà
__START


415 
	#__START
 
_¡¬t


	)

417 
	`maš
();

418 
	`maš
();

420 
	}
}

426 
	$DeçuÉ_HªdËr
() {

427 
ušt32_t
 
ulCu¼’tIÁ”ru±
;

430 
__asm
 vŞ©eĞ"mr %0, ip¤" : "ô"Ğ
ulCu¼’tIÁ”ru±
 ) );

432 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\system_LPC54608.c

71 
	~<¡dšt.h
>

72 
	~"f¦_deviû_»gi¡”s.h
"

74 
	#NVALMAX
 (0x100)

	)

75 
	#PVALMAX
 (0x20)

	)

76 
	#MVALMAX
 (0x8000)

	)

77 
	#PLL_MDEC_VAL_P
 (0è

	)

78 
	#PLL_MDEC_VAL_M
 (0x1FFFFUL << 
PLL_MDEC_VAL_P
)

	)

79 
	#PLL_NDEC_VAL_P
 (0è

	)

80 
	#PLL_NDEC_VAL_M
 (0x3FFUL << 
PLL_NDEC_VAL_P
)

	)

81 
	#PLL_PDEC_VAL_P
 (0è

	)

82 
	#PLL_PDEC_VAL_M
 (0x7FUL << 
PLL_PDEC_VAL_P
)

	)

84 *
__VeùÜs
;

86 cÚ¡ 
ušt8_t
 
	gwdtF»qLookup
[32] = {0, 8, 12, 15, 18, 20, 24, 26, 28, 30, 32, 34, 36, 38, 40, 41, 42, 44, 45, 46,

89 
ušt32_t
 
	$g‘WdtOscF»q
()

91 
ušt8_t
 
äeq_£l
, 
div_£l
;

92 ià(
SYSCON
->
PDRUNCFG
[0] & 
SYSCON_PDRUNCFG_PDEN_WDT_OSC_MASK
)

98 
div_£l
 = ((
SYSCON
->
WDTOSCCTRL
 & 0x1f) + 1) << 1;

99 
äeq_£l
 = 
wdtF»qLookup
[((
SYSCON
->
WDTOSCCTRL
 & 
SYSCON_WDTOSCCTRL_FREQSEL_MASK
è>> 
SYSCON_WDTOSCCTRL_FREQSEL_SHIFT
)];

100  ((
ušt32_t
è
äeq_£l
 * 50000U)/((ušt32_t)
div_£l
);

102 
	}
}

104 
ušt32_t
 
	$¶lDecodeN
(
ušt32_t
 
NDEC
)

106 
ušt32_t
 
n
, 
x
, 
i
;

109 
NDEC
)

112 
n
 = 0;

115 
n
 = 1;

118 
n
 = 2;

121 
x
 = 0x080;

122 
n
 = 0xFFFFFFFFU;

123 
i
 = 
NVALMAX
; ((˜>ğ3è&& (
n
 == 0xFFFFFFFFU)); i--)

125 
x
 = (((x ^ (x >> 2) ^ (x >> 3) ^ (x >> 4)) & 1) << 7) | ((x >> 1) & 0x7F);

126 ià((
x
 & (
PLL_NDEC_VAL_M
 >> 
PLL_NDEC_VAL_P
)è=ğ
NDEC
)

129 
n
 = 
i
;

134  
n
;

135 
	}
}

138 
ušt32_t
 
	$¶lDecodeP
(
ušt32_t
 
PDEC
)

140 
ušt32_t
 
p
, 
x
, 
i
;

142 
PDEC
)

145 
p
 = 0;

148 
p
 = 1;

151 
p
 = 2;

154 
x
 = 0x10;

155 
p
 = 0xFFFFFFFFU;

156 
i
 = 
PVALMAX
; ((˜>ğ3è&& (
p
 == 0xFFFFFFFFU)); i--)

158 
x
 = (((x ^ (x >> 2)) & 1) << 4) | ((x >> 1) & 0xFU);

159 ià((
x
 & (
PLL_PDEC_VAL_M
 >> 
PLL_PDEC_VAL_P
)è=ğ
PDEC
)

162 
p
 = 
i
;

167  
p
;

168 
	}
}

171 
ušt32_t
 
	$¶lDecodeM
(
ušt32_t
 
MDEC
)

173 
ušt32_t
 
m
, 
i
, 
x
;

176 
MDEC
)

179 
m
 = 0;

182 
m
 = 1;

185 
m
 = 2;

188 
x
 = 0x04000;

189 
m
 = 0xFFFFFFFFU;

190 
i
 = 
MVALMAX
; ((˜>ğ3è&& (
m
 == 0xFFFFFFFFU)); i--)

192 
x
 = (((x ^ (x >> 1)) & 1) << 14) | ((x >> 1) & 0x3FFFU);

193 ià((
x
 & (
PLL_MDEC_VAL_M
 >> 
PLL_MDEC_VAL_P
)è=ğ
MDEC
)

196 
m
 = 
i
;

201  
m
;

202 
	}
}

205 
ušt32_t
 
	$fšdPÎP»Div
(
ušt32_t
 
ù¾Reg
, ušt32_ˆ
nDecReg
)

207 
ušt32_t
 
´eDiv
 = 1;

210 ià((
ù¾Reg
 & 
SYSCON_SYSPLLCTRL_DIRECTI_MASK
) == 0)

213 
´eDiv
 = 
	`¶lDecodeN
(
nDecReg
 & 0x3FF);

214 ià(
´eDiv
 == 0)

216 
´eDiv
 = 1;

220  
´eDiv
;

221 
	}
}

224 
ušt32_t
 
	$fšdPÎPo¡Div
(
ušt32_t
 
ù¾Reg
, ušt32_ˆ
pDecReg
)

226 
ušt32_t
 
po¡Div
 = 1;

229 ià((
ù¾Reg
 & 
SYSCON_SYSPLLCTRL_DIRECTO_MASK
) == 0)

232 
po¡Div
 = 2 * 
	`¶lDecodeP
(
pDecReg
 & 0x7F);

233 ià(
po¡Div
 == 0)

235 
po¡Div
 = 2;

239  
po¡Div
;

240 
	}
}

243 
ušt32_t
 
	$fšdPÎMMuÉ
(
ušt32_t
 
ù¾Reg
, ušt32_ˆ
mDecReg
)

245 
ušt32_t
 
mMuÉ
 = 1;

248 
mMuÉ
 = 
	`¶lDecodeM
(
mDecReg
 & 0x1FFFF);

249 ià(
mMuÉ
 == 0)

251 
mMuÉ
 = 1;

253  
mMuÉ
;

254 
	}
}

262 
ušt32_t
 
	gSy¡emCÜeClock
 = 
DEFAULT_SYSTEM_CLOCK
;

268 
	$Sy¡emIn™
 () {

269 #ià((
__FPU_PRESENT
 =ğ1è&& (
__FPU_USED
 == 1))

270 
SCB
->
CPACR
 |= ((3UL << 10*2) | (3UL << 11*2));

273 #ià
	`defšed
(
__MCUXPRESSO
)

274 (*cÚ¡ 
g_pâVeùÜs
[]) ();

275 
SCB
->
VTOR
 = (
ušt32_t
è&
g_pâVeùÜs
;

277 *
__VeùÜs
;

278 
SCB
->
VTOR
 = (
ušt32_t
è&
__VeùÜs
;

280 
SYSCON
->
ARMTRACECLKDIV
 = 0;

282 #ià!
	`defšed
(
DONT_ENABLE_DISABLED_RAMBANKS
)

283 
SYSCON
->
AHBCLKCTRLSET
[0] = 
SYSCON_AHBCLKCTRL_SRAM1_MASK
 | 
SYSCON_AHBCLKCTRL_SRAM2_MASK
 | 
SYSCON_AHBCLKCTRL_SRAM3_MASK
;

285 
	}
}

291 
	$Sy¡emCÜeClockUpd©e
 () {

292 
ušt32_t
 
şkR©e
 = 0;

293 
ušt32_t
 
´ediv
, 
po¡div
;

294 
ušt64_t
 
wÜkR©e
;

296 
SYSCON
->
MAINCLKSELB
 & 
SYSCON_MAINCLKSELB_SEL_MASK
)

299 
SYSCON
->
MAINCLKSELA
 & 
SYSCON_MAINCLKSELA_SEL_MASK
)

302 
şkR©e
 = 
CLK_FRO_12MHZ
;

305 
şkR©e
 = 
CLK_CLK_IN
;

308 
şkR©e
 = 
	`g‘WdtOscF»q
();

311 ià(
SYSCON
->
FROCTRL
 & 
SYSCON_FROCTRL_SEL_MASK
)

313 
şkR©e
 = 
CLK_FRO_96MHZ
;

317 
şkR©e
 = 
CLK_FRO_48MHZ
;

323 
SYSCON
->
SYSPLLCLKSEL
 & 
SYSCON_SYSPLLCLKSEL_SEL_MASK
)

326 
şkR©e
 = 
CLK_FRO_12MHZ
;

329 
şkR©e
 = 
CLK_CLK_IN
;

332 
şkR©e
 = 
	`g‘WdtOscF»q
();

335 
şkR©e
 = 
CLK_RTC_32K_CLK
;

340 ià((
SYSCON
->
SYSPLLCTRL
 & 
SYSCON_SYSPLLCTRL_BYPASS_MASK
) == 0)

343 
´ediv
 = 
	`fšdPÎP»Div
(
SYSCON
->
SYSPLLCTRL
, SYSCON->
SYSPLLNDEC
);

344 
po¡div
 = 
	`fšdPÎPo¡Div
(
SYSCON
->
SYSPLLCTRL
, SYSCON->
SYSPLLPDEC
);

346 
şkR©e
 = clkR©/ 
´ediv
;

349 
wÜkR©e
 = (
ušt64_t
)
şkR©e
 * (ušt64_t)
	`fšdPÎMMuÉ
(
SYSCON
->
SYSPLLCTRL
, SYSCON->
SYSPLLMDEC
);

350 
şkR©e
 = 
wÜkR©e
 / ((
ušt64_t
)
po¡div
);

351 
şkR©e
 = 
wÜkR©e
 * 2;

355 
şkR©e
 = 
CLK_RTC_32K_CLK
;

360 
Sy¡emCÜeClock
 = 
şkR©e
 / ((
SYSCON
->
AHBCLKDIV
 & 0xFF) + 1);

361 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\system_LPC54608.h

71 #iâdeà
_SYSTEM_LPC54608_H_


72 
	#_SYSTEM_LPC54608_H_


	)

74 #ifdeà
__ılu¥lus


78 
	~<¡dšt.h
>

80 
	#DEFAULT_SYSTEM_CLOCK
 12000000u

	)

81 
	#CLK_RTC_32K_CLK
 32768u

	)

82 
	#CLK_FRO_12MHZ
 12000000u

	)

83 
	#CLK_FRO_48MHZ
 48000000u

	)

84 
	#CLK_FRO_96MHZ
 96000000u

	)

85 
	#CLK_CLK_IN
 0u

	)

97 
ušt32_t
 
Sy¡emCÜeClock
;

106 
Sy¡emIn™
 ();

115 
Sy¡emCÜeClockUpd©e
 ();

117 #ifdeà
__ılu¥lus


	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\device\usb_device.h

35 #iâdeà
__USB_DEVICE_H__


36 
	#__USB_DEVICE_H__


	)

48 
	e_usb_deviû_¡©us


50 
	mkUSB_DeviûStusTe¡Mode
 = 1U,

51 
	mkUSB_DeviûStusS³ed
,

52 
	mkUSB_DeviûStusOtg
,

53 
	mkUSB_DeviûStusDeviû
,

54 
	mkUSB_DeviûStusEndpošt
,

55 
	mkUSB_DeviûStusDeviûS‹
,

56 
	mkUSB_DeviûStusAdd»ss
,

57 
	mkUSB_DeviûStusSynchF¿me
,

58 
	mkUSB_DeviûStusBus
,

59 
	mkUSB_DeviûStusBusSu¥’d
,

60 
	mkUSB_DeviûStusBusSË•
,

61 
	mkUSB_DeviûStusBusResume
,

62 
	mkUSB_DeviûStusRemÙeWakeup
,

63 
	mkUSB_DeviûStusBusSË•Resume
,

64 } 
	tusb_deviû_¡©us_t
;

67 
	e_usb_deviû_¡©e


69 
	mkUSB_DeviûS‹CÚfigu»d
 = 0U,

70 
	mkUSB_DeviûS‹Add»ss
,

71 
	mkUSB_DeviûS‹DeçuÉ
,

72 
	mkUSB_DeviûS‹Add»ssšg
,

73 
	mkUSB_DeviûS‹Te¡Mode
,

74 } 
	tusb_deviû_¡©e_t
;

76 #ià(
defšed
(
USB_DEVICE_CHARGER_DETECT_ENABLE
) && (USB_DEVICE_CHARGER_DETECT_ENABLE > 0U))

77 
	e_usb_dcd_d‘eùiÚ_£qu’û_¡©us


79 
	mkUSB_DcdD‘eùiÚNÙEÇbËd
 = 0x0U,

80 
	mkUSB_DcdD©aPšD‘eùiÚCom¶‘ed
 = 0x01U,

81 
	mkUSB_DcdCh¬gšgPÜtD‘eùiÚCom¶‘ed
 = 0x02U,

82 
	mkUSB_DcdCh¬g”Ty³D‘eùiÚCom¶‘ed
 = 0x03U,

83 } 
	tusb_dcd_d‘eùiÚ_£qu’û_¡©us_t
;

85 
	e_usb_dcd_d‘eùiÚ_£qu’û_»suÉs


87 
	mkUSB_DcdD‘eùiÚNoResuÉs
 = 0x0U,

88 
	mkUSB_DcdD‘eùiÚSnd¬dHo¡
 = 0x01U,

89 
	mkUSB_DcdD‘eùiÚCh¬gšgPÜt
 = 0x02U,

90 
	mkUSB_DcdD‘eùiÚDediÿ‹dCh¬g”
 = 0x03U,

91 } 
	tusb_dcd_d‘eùiÚ_£qu’û_»suÉs_t
;

95 
	e_usb_’dpošt_¡©us


97 
	mkUSB_DeviûEndpoštS‹IdË
 = 0U,

98 
	mkUSB_DeviûEndpoštS‹SÎed
,

99 } 
	tusb_deviû_’dpošt_¡©us_t
;

102 
	#USB_CONTROL_ENDPOINT
 (0U)

	)

104 
	#USB_CONTROL_MAX_PACKET_SIZE
 (64U)

	)

106 #ià(
USB_DEVICE_CONFIG_EHCI
 && (
USB_CONTROL_MAX_PACKET_SIZE
 != (64U)))

107 #”rÜ 
FÜ
 
high
 
¥“d
, 
USB_CONTROL_MAX_PACKET_SIZE
 
mu¡
 
be
 64!!!

111 
	#USB_SETUP_PACKET_SIZE
 (8U)

	)

113 
	#USB_ENDPOINT_NUMBER_MASK
 (0x0FU)

	)

116 
	#USB_UNINITIALIZED_VAL_32
 (0xFFFFFFFFU)

	)

119 
	e_usb_deviû_ev’t


121 
	mkUSB_DeviûEv’tBusRe£t
 = 1U,

122 
	mkUSB_DeviûEv’tSu¥’d
,

123 
	mkUSB_DeviûEv’tResume
,

124 
	mkUSB_DeviûEv’tSË•ed
,

125 
	mkUSB_DeviûEv’tLPMResume
,

127 
	mkUSB_DeviûEv’tE¼Ü
,

128 
	mkUSB_DeviûEv’tD‘ach
,

129 
	mkUSB_DeviûEv’tA‰ach
,

130 
	mkUSB_DeviûEv’tS‘CÚfigu¿tiÚ
,

131 
	mkUSB_DeviûEv’tS‘IÁ”çû
,

133 
	mkUSB_DeviûEv’tG‘DeviûDesütÜ
,

134 
	mkUSB_DeviûEv’tG‘CÚfigu¿tiÚDesütÜ
,

135 
	mkUSB_DeviûEv’tG‘SŒšgDesütÜ
,

136 
	mkUSB_DeviûEv’tG‘HidDesütÜ
,

137 
	mkUSB_DeviûEv’tG‘HidR•ÜtDesütÜ
,

138 
	mkUSB_DeviûEv’tG‘HidPhysiÿlDesütÜ
,

139 
	mkUSB_DeviûEv’tG‘BOSDesütÜ
,

140 
	mkUSB_DeviûEv’tG‘DeviûQu®if›rDesütÜ
,

141 
	mkUSB_DeviûEv’tV’dÜReque¡
,

142 
	mkUSB_DeviûEv’tS‘RemÙeWakeup
,

143 
	mkUSB_DeviûEv’tG‘CÚfigu¿tiÚ
,

144 
	mkUSB_DeviûEv’tG‘IÁ”çû
,

145 
	mkUSB_DeviûEv’tS‘BHNPEÇbË
,

146 #ià(
defšed
(
USB_DEVICE_CHARGER_DETECT_ENABLE
) && (USB_DEVICE_CHARGER_DETECT_ENABLE > 0U))

147 
	mkUSB_DeviûEv’tDcdTimeOut
,

148 
	mkUSB_DeviûEv’tDcdUnknownTy³
,

149 
	mkUSB_DeviûEv’tSDPD‘eùed
,

150 
	mkUSB_DeviûEv’tCh¬gšgPÜtD‘eùed
,

151 
	mkUSB_DeviûEv’tCh¬gšgHo¡D‘eùed
,

152 
	mkUSB_DeviûEv’tDediÿ‹dCh¬g”D‘eùed
,

154 } 
	tusb_deviû_ev’t_t
;

157 
	s_usb_deviû_’dpošt_ÿÎback_mes§ge_¡ruù


159 
ušt8_t
 *
	mbufãr
;

160 
ušt32_t
 
	mËngth
;

161 
ušt8_t
 
	misS‘up
;

162 } 
	tusb_deviû_’dpošt_ÿÎback_mes§ge_¡ruù_t
;

179 
	$usb_¡©us_t
 (*
	tusb_deviû_’dpošt_ÿÎback_t
)(
	tusb_deviû_hªdË
 
	thªdË
,

180 
	tusb_deviû_’dpošt_ÿÎback_mes§ge_¡ruù_t
 *
	tmes§ge
,

181 *
	tÿÎbackP¬am
);

195 
	$usb_¡©us_t
 (*
	tusb_deviû_ÿÎback_t
)(
	tusb_deviû_hªdË
 
	thªdË
, 
	tušt32_t
 
	tÿÎbackEv’t
, *
	tev’tP¬am
);

198 
	s_usb_deviû_’dpošt_ÿÎback_¡ruù


200 
usb_deviû_’dpošt_ÿÎback_t
 
ÿÎbackFn
;

201 *
ÿÎbackP¬am
;

202 
ušt8_t
 
isBusy
;

203 } 
	tusb_deviû_’dpošt_ÿÎback_¡ruù_t
;

206 
	s_usb_deviû_’dpošt_š™_¡ruù


208 
ušt16_t
 
maxPack‘Size
;

209 
ušt8_t
 
’dpoštAdd»ss
;

210 
ušt8_t
 
ŒªsãrTy³
;

211 
ušt8_t
 
zÉ
;

212 } 
	tusb_deviû_’dpošt_š™_¡ruù_t
;

215 
	s_usb_deviû_’dpošt_¡©us_¡ruù


217 
ušt8_t
 
’dpoštAdd»ss
;

218 
ušt16_t
 
’dpoštStus
;

219 } 
	tusb_deviû_’dpošt_¡©us_¡ruù_t
;

221 #ià(
	`defšed
(
USB_DEVICE_CHARGER_DETECT_ENABLE
) && (USB_DEVICE_CHARGER_DETECT_ENABLE > 0U))

223 
	s_usb_deviû_dcd_ch¬gšg_time


225 
ušt16_t
 
dcdSeqIn™Time
;

226 
ušt16_t
 
dcdDbncTime
;

227 
ušt16_t
 
dcdDpSrcOnTime
;

228 
ušt16_t
 
dcdTimeWa™Aá”PrD
;

229 
ušt8_t
 
dcdTimeDMSrcOn
;

230 } 
	tusb_deviû_dcd_ch¬gšg_time_t
;

233 #ià
	`defšed
(
__ılu¥lus
)

265 
usb_¡©us_t
 
	`USB_DeviûIn™
(
ušt8_t
 
cÚŒŞËrId
,

266 
usb_deviû_ÿÎback_t
 
deviûC®lback
,

267 
usb_deviû_hªdË
 *
hªdË
);

282 
usb_¡©us_t
 
	`USB_DeviûRun
(
usb_deviû_hªdË
 
hªdË
);

297 
usb_¡©us_t
 
	`USB_DeviûStİ
(
usb_deviû_hªdË
 
hªdË
);

309 
usb_¡©us_t
 
	`USB_DeviûDeš™
(
usb_deviû_hªdË
 
hªdË
);

336 
usb_¡©us_t
 
	`USB_DeviûS’dReque¡
(
usb_deviû_hªdË
 
hªdË
,

337 
ušt8_t
 
’dpoštAdd»ss
,

338 
ušt8_t
 *
bufãr
,

339 
ušt32_t
 
Ëngth
);

366 
usb_¡©us_t
 
	`USB_DeviûRecvReque¡
(
usb_deviû_hªdË
 
hªdË
,

367 
ušt8_t
 
’dpoštAdd»ss
,

368 
ušt8_t
 *
bufãr
,

369 
ušt32_t
 
Ëngth
);

383 
usb_¡©us_t
 
	`USB_DeviûCªûl
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
’dpoštAdd»ss
);

402 
usb_¡©us_t
 
	`USB_DeviûIn™Endpošt
(
usb_deviû_hªdË
 
hªdË
,

403 
usb_deviû_’dpošt_š™_¡ruù_t
 *
•In™
,

404 
usb_deviû_’dpošt_ÿÎback_¡ruù_t
 *
•C®lback
);

420 
usb_¡©us_t
 
	`USB_DeviûDeš™Endpošt
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
’dpoštAdd»ss
);

435 
usb_¡©us_t
 
	`USB_DeviûSÎEndpošt
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
’dpoštAdd»ss
);

450 
usb_¡©us_t
 
	`USB_DeviûUn¡®lEndpošt
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
’dpoštAdd»ss
);

467 
usb_¡©us_t
 
	`USB_DeviûG‘Stus
(
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_¡©us_t
 
ty³
, *
·¿m
);

483 
usb_¡©us_t
 
	`USB_DeviûS‘Stus
(
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_¡©us_t
 
ty³
, *
·¿m
);

485 #ià(
	`defšed
(
USB_DEVICE_CHARGER_DETECT_ENABLE
) && (USB_DEVICE_CHARGER_DETECT_ENABLE > 0U))

499 
usb_¡©us_t
 
	`USB_DeviûDcdIn™ModuË
(
usb_deviû_hªdË
 
hªdË
, *
time_·¿m
);

511 
usb_¡©us_t
 
	`USB_DeviûDcdDeš™ModuË
(
usb_deviû_hªdË
 
hªdË
);

521 
	`USB_DeviûTaskFunùiÚ
(*
deviûHªdË
);

523 #ià((
	`defšed
(
USB_DEVICE_CONFIG_KHCI
)) && (USB_DEVICE_CONFIG_KHCI > 0U))

533 
	#USB_DeviûKhciTaskFunùiÚ
(
deviûHªdË
è
	`USB_DeviûTaskFunùiÚ
(deviûHªdË)

	)

536 #ià((
	`defšed
(
USB_DEVICE_CONFIG_EHCI
)) && (USB_DEVICE_CONFIG_EHCI > 0U))

546 
	#USB_DeviûEhciTaskFunùiÚ
(
deviûHªdË
è
	`USB_DeviûTaskFunùiÚ
(deviûHªdË)

	)

547 #ià(
	`defšed
(
USB_DEVICE_CHARGER_DETECT_ENABLE
) && (USB_DEVICE_CHARGER_DETECT_ENABLE > 0U))

555 
	`USB_DeviûDcdHSI¤FunùiÚ
(*
deviûHªdË
);

559 #ià(((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
)) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U)) || \

560 ((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U)))

570 
	#USB_DeviûLpcIp3511TaskFunùiÚ
(
deviûHªdË
è
	`USB_DeviûTaskFunùiÚ
(deviûHªdË)

	)

573 #ià((
	`defšed
(
USB_DEVICE_CONFIG_KHCI
)) && (USB_DEVICE_CONFIG_KHCI > 0U))

581 
	`USB_DeviûKhciI¤FunùiÚ
(*
deviûHªdË
);

582 #ià(
	`defšed
(
USB_DEVICE_CHARGER_DETECT_ENABLE
) && (USB_DEVICE_CHARGER_DETECT_ENABLE > 0U))

590 
	`USB_DeviûDcdI¤FunùiÚ
(*
deviûHªdË
);

594 #ià((
	`defšed
(
USB_DEVICE_CONFIG_EHCI
)) && (USB_DEVICE_CONFIG_EHCI > 0U))

602 
	`USB_DeviûEhciI¤FunùiÚ
(*
deviûHªdË
);

605 #ià(((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
)) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U)) || \

606 ((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U)))

614 
	`USB_DeviûLpcIp3511I¤FunùiÚ
(*
deviûHªdË
);

625 
	`USB_DeviûG‘V”siÚ
(
ušt32_t
 *
v”siÚ
);

627 #ià((
	`defšed
(
USB_DEVICE_CONFIG_REMOTE_WAKEUP
)) && (USB_DEVICE_CONFIG_REMOTE_WAKEUP > 0U))

637 
usb_¡©us_t
 
	`USB_DeviûUpd©eHwTick
(
usb_deviû_hªdË
 
hªdË
, 
ušt64_t
 
tick
);

642 #ià
	`defšed
(
__ılu¥lus
)

643 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\device\usb_device_dci.c

35 
	~"usb_deviû_cÚfig.h
"

36 
	~"usb.h
"

38 
	~"usb_deviû.h
"

39 
	~"usb_deviû_dci.h
"

41 
	~"f¦_deviû_»gi¡”s.h
"

43 #ià((
defšed
(
USB_DEVICE_CONFIG_NUM
)) && (USB_DEVICE_CONFIG_NUM > 0U))

45 #ià((
defšed
(
USB_DEVICE_CONFIG_KHCI
)) && (USB_DEVICE_CONFIG_KHCI > 0U))

46 
	~"usb_deviû_khci.h
"

49 #ià((
defšed
(
USB_DEVICE_CONFIG_EHCI
)) && (USB_DEVICE_CONFIG_EHCI > 0U))

50 
	~"usb_deviû_ehci.h
"

53 #ià(((
defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
)) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U)) || \

54 ((
defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)è&& (
	gUSB_DEVICE_CONFIG_LPCIP3511HS
 > 0U)))

55 
	~"usb_deviû_Íc3511.h
"

58 
	~"usb_deviû_ch9.h
"

59 #ià(
defšed
(
USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE
) && (USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE > 0U))

60 
	~"f¦_ÿche.h
"

69 
usb_¡©us_t
 
USB_DeviûAÎoÿ‹HªdË
(
ušt8_t
 
cÚŒŞËrId
, 
usb_deviû_¡ruù_t
 **
hªdË
);

70 
usb_¡©us_t
 
USB_DeviûF»eHªdË
(
usb_deviû_¡ruù_t
 *
hªdË
);

71 
usb_¡©us_t
 
USB_DeviûG‘CÚŒŞËrIÁ”çû
(

72 
ušt8_t
 
cÚŒŞËrId
, cÚ¡ 
usb_deviû_cÚŒŞËr_š‹rçû_¡ruù_t
 **
cÚŒŞËrIÁ”çû
);

73 
usb_¡©us_t
 
USB_DeviûT¿nsãr
(
usb_deviû_hªdË
 
hªdË
,

74 
ušt8_t
 
’dpoštAdd»ss
,

75 
ušt8_t
 *
bufãr
,

76 
ušt32_t
 
Ëngth
);

77 
usb_¡©us_t
 
USB_DeviûCÚŒŞ
(
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_cÚŒŞ_ty³_t
 
ty³
, *
·¿m
);

78 
usb_¡©us_t
 
USB_DeviûRe£tNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

79 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
);

80 #ià(
defšed
(
USB_DEVICE_CONFIG_LOW_POWER_MODE
) && (USB_DEVICE_CONFIG_LOW_POWER_MODE > 0U))

81 
usb_¡©us_t
 
USB_DeviûSu¥’dNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

82 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
);

83 
usb_¡©us_t
 
USB_DeviûResumeNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

84 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
);

85 #ià(
defšed
(
USB_DEVICE_CONFIG_LPM_L1
) && (USB_DEVICE_CONFIG_LPM_L1 > 0U))

86 
usb_¡©us_t
 
USB_DeviûSË•NÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

87 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
);

91 #ià(
defšed
(
USB_DEVICE_CONFIG_DETACH_ENABLE
) && (USB_DEVICE_CONFIG_DETACH_ENABLE > 0U))

92 
usb_¡©us_t
 
USB_DeviûD‘achNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

93 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
);

94 
usb_¡©us_t
 
USB_DeviûA‰achNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

95 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
);

97 
usb_¡©us_t
 
USB_DeviûNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
, 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
);

103 
USB_GLOBAL
 
usb_deviû_¡ruù_t
 
	gs_UsbDeviû
[
USB_DEVICE_CONFIG_NUM
];

121 
usb_¡©us_t
 
	$USB_DeviûAÎoÿ‹HªdË
(
ušt8_t
 
cÚŒŞËrId
, 
usb_deviû_¡ruù_t
 **
hªdË
)

123 
ušt32_t
 
couÁ
;

124 
	`USB_OSA_SR_ALLOC
();

126 
	`USB_OSA_ENTER_CRITICAL
();

128 
couÁ
 = 0U; couÁ < 
USB_DEVICE_CONFIG_NUM
; count++)

130 ià((
NULL
 !ğ
s_UsbDeviû
[
couÁ
].
cÚŒŞËrHªdË
è&& (
cÚŒŞËrId
 == s_UsbDevice[count].controllerId))

132 
	`USB_OSA_EXIT_CRITICAL
();

133  
kStus_USB_E¼Ü
;

137 
couÁ
 = 0U; couÁ < 
USB_DEVICE_CONFIG_NUM
; count++)

139 ià(
NULL
 =ğ
s_UsbDeviû
[
couÁ
].
cÚŒŞËrHªdË
)

141 
s_UsbDeviû
[
couÁ
].
cÚŒŞËrId
 = controllerId;

142 *
hªdË
 = &
s_UsbDeviû
[
couÁ
];

143 
	`USB_OSA_EXIT_CRITICAL
();

144  
kStus_USB_Sucûss
;

147 
	`USB_OSA_EXIT_CRITICAL
();

148  
kStus_USB_Busy
;

149 
	}
}

160 
usb_¡©us_t
 
	$USB_DeviûF»eHªdË
(
usb_deviû_¡ruù_t
 *
hªdË
)

162 
	`USB_OSA_SR_ALLOC
();

164 
	`USB_OSA_ENTER_CRITICAL
();

165 
hªdË
->
cÚŒŞËrHªdË
 = 
NULL
;

166 
hªdË
->
cÚŒŞËrId
 = 0U;

167 
	`USB_OSA_EXIT_CRITICAL
();

168  
kStus_USB_Sucûss
;

169 
	}
}

171 #ià((
defšed
(
USB_DEVICE_CONFIG_KHCI
)) && (USB_DEVICE_CONFIG_KHCI > 0U))

173 cÚ¡ 
usb_deviû_cÚŒŞËr_š‹rçû_¡ruù_t
 
	gs_UsbDeviûKhciIÁ”çû
 = {

174 
USB_DeviûKhciIn™
, 
USB_DeviûKhciDeš™
, 
USB_DeviûKhciS’d
,

175 
USB_DeviûKhciRecv
, 
USB_DeviûKhciCªûl
, 
USB_DeviûKhciCÚŒŞ
};

178 #ià((
defšed
(
USB_DEVICE_CONFIG_EHCI
)) && (USB_DEVICE_CONFIG_EHCI > 0U))

180 cÚ¡ 
usb_deviû_cÚŒŞËr_š‹rçû_¡ruù_t
 
	gs_UsbDeviûEhciIÁ”çû
 = {

181 
USB_DeviûEhciIn™
, 
USB_DeviûEhciDeš™
, 
USB_DeviûEhciS’d
,

182 
USB_DeviûEhciRecv
, 
USB_DeviûEhciCªûl
, 
USB_DeviûEhciCÚŒŞ
};

185 #ià(((
defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
)) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U)) || \

186 ((
defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)è&& (
	gUSB_DEVICE_CONFIG_LPCIP3511HS
 > 0U)))

188 cÚ¡ 
usb_deviû_cÚŒŞËr_š‹rçû_¡ruù_t
 
	gs_UsbDeviûLpc3511IpIÁ”çû
 = {

189 
USB_DeviûLpc3511IpIn™
, 
USB_DeviûLpc3511IpDeš™
, 
USB_DeviûLpc3511IpS’d
,

190 
USB_DeviûLpc3511IpRecv
, 
USB_DeviûLpc3511IpCªûl
, 
USB_DeviûLpc3511IpCÚŒŞ
};

205 
usb_¡©us_t
 
	$USB_DeviûG‘CÚŒŞËrIÁ”çû
(

206 
ušt8_t
 
cÚŒŞËrId
, cÚ¡ 
usb_deviû_cÚŒŞËr_š‹rçû_¡ruù_t
 **
cÚŒŞËrIÁ”çû
)

208 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_CÚŒŞËrNÙFound
;

209 
cÚŒŞËrId
)

211 #ià((
	`defšed
(
USB_DEVICE_CONFIG_KHCI
)) && (USB_DEVICE_CONFIG_KHCI > 0U))

213 
kUSB_CÚŒŞËrKhci0
:

214 
kUSB_CÚŒŞËrKhci1
:

215 *
cÚŒŞËrIÁ”çû
 = (cÚ¡ 
usb_deviû_cÚŒŞËr_š‹rçû_¡ruù_t
 *)&
s_UsbDeviûKhciIÁ”çû
;

216 
”rÜ
 = 
kStus_USB_Sucûss
;

219 #ià((
	`defšed
(
USB_DEVICE_CONFIG_EHCI
)) && (USB_DEVICE_CONFIG_EHCI > 0U))

221 
kUSB_CÚŒŞËrEhci0
:

222 
kUSB_CÚŒŞËrEhci1
:

223 
”rÜ
 = 
kStus_USB_Sucûss
;

224 *
cÚŒŞËrIÁ”çû
 = (cÚ¡ 
usb_deviû_cÚŒŞËr_š‹rçû_¡ruù_t
 *)&
s_UsbDeviûEhciIÁ”çû
;

227 #ià(((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
)) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U)) || \

228 ((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U)))

230 
kUSB_CÚŒŞËrLpcIp3511Fs0
:

231 
kUSB_CÚŒŞËrLpcIp3511Fs1
:

232 
kUSB_CÚŒŞËrLpcIp3511Hs0
:

233 
kUSB_CÚŒŞËrLpcIp3511Hs1
:

234 
”rÜ
 = 
kStus_USB_Sucûss
;

235 *
cÚŒŞËrIÁ”çû
 = (cÚ¡ 
usb_deviû_cÚŒŞËr_š‹rçû_¡ruù_t
 *)&
s_UsbDeviûLpc3511IpIÁ”çû
;

241  
”rÜ
;

242 
	}
}

260 
usb_¡©us_t
 
	$USB_DeviûT¿nsãr
(
usb_deviû_hªdË
 
hªdË
,

261 
ušt8_t
 
’dpoštAdd»ss
,

262 
ušt8_t
 *
bufãr
,

263 
ušt32_t
 
Ëngth
)

265 
usb_deviû_¡ruù_t
 *
deviûHªdË
 = (usb_deviû_¡ruù_ˆ*)
hªdË
;

266 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

267 
ušt8_t
 
’dpošt
 = 
’dpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
;

268 
ušt8_t
 
dœeùiÚ
 = (
’dpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_MASK
) >>

269 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
;

270 
	`USB_OSA_SR_ALLOC
();

272 ià(
NULL
 =ğ
deviûHªdË
)

274  
kStus_USB_Inv®idHªdË
;

277 ià(
NULL
 !ğ
deviûHªdË
->
cÚŒŞËrIÁ”çû
)

279 ià(
deviûHªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
isBusy
)

281  
kStus_USB_Busy
;

283 
	`USB_OSA_ENTER_CRITICAL
();

284 
deviûHªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
isBusy
 = 1U;

285 
	`USB_OSA_EXIT_CRITICAL
();

286 ià(
’dpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_MASK
)

288 #ià(
	`defšed
(
USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE
) && (USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE > 0U))

289 ià(
Ëngth
)

291 
	`DCACHE_CËªByRªge
((
ušt32_t
)
bufãr
, 
Ëngth
);

295 
”rÜ
 = 
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
	`deviûS’d
(deviûHªdË->
cÚŒŞËrHªdË
, 
’dpoštAdd»ss
,

296 
bufãr
, 
Ëngth
);

300 #ià(
	`defšed
(
USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE
) && (USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE > 0U))

301 ià(
Ëngth
)

303 
	`DCACHE_CËªInv®id©eByRªge
((
ušt32_t
)
bufãr
, 
Ëngth
);

307 
”rÜ
 = 
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
	`deviûRecv
(deviûHªdË->
cÚŒŞËrHªdË
, 
’dpoštAdd»ss
,

308 
bufãr
, 
Ëngth
);

310 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

312 
	`USB_OSA_ENTER_CRITICAL
();

313 
deviûHªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
isBusy
 = 0U;

314 
	`USB_OSA_EXIT_CRITICAL
();

319 
”rÜ
 = 
kStus_USB_CÚŒŞËrNÙFound
;

321  
”rÜ
;

322 
	}
}

339 
usb_¡©us_t
 
	$USB_DeviûCÚŒŞ
(
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_cÚŒŞ_ty³_t
 
ty³
, *
·¿m
)

341 
usb_deviû_¡ruù_t
 *
deviûHªdË
 = (usb_deviû_¡ruù_ˆ*)
hªdË
;

342 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

344 ià(
NULL
 =ğ
deviûHªdË
)

346  
kStus_USB_Inv®idHªdË
;

349 ià(
NULL
 !ğ
deviûHªdË
->
cÚŒŞËrIÁ”çû
)

352 
”rÜ
 = 
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
	`deviûCÚŒŞ
(deviûHªdË->
cÚŒŞËrHªdË
, 
ty³
, 
·¿m
);

356 
”rÜ
 = 
kStus_USB_CÚŒŞËrNÙFound
;

358  
”rÜ
;

359 
	}
}

371 
usb_¡©us_t
 
	$USB_DeviûRe£tNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

372 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

374 #ià(
	`defšed
(
USB_DEVICE_CONFIG_USE_TASK
) && (USB_DEVICE_CONFIG_USE_TASK > 0U))

375 
	`USB_OSA_SR_ALLOC
();

378 
hªdË
->
isRe£‰šg
 = 1U;

380 #ià((
	`defšed
(
USB_DEVICE_CONFIG_REMOTE_WAKEUP
)) && (USB_DEVICE_CONFIG_REMOTE_WAKEUP > 0U))

382 
hªdË
->
»mÙewakeup
 = 0U;

385 #ià(
	`defšed
(
USB_DEVICE_CONFIG_USE_TASK
) && (USB_DEVICE_CONFIG_USE_TASK > 0U))

386 
	`USB_OSA_ENTER_CRITICAL
();

387 
hªdË
->
•C®lbackDœeùly
 = 1;

388 
	`USB_OSA_EXIT_CRITICAL
();

391 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞS‘DeçuÉStus
, 
NULL
);

392 #ià(
	`defšed
(
USB_DEVICE_CONFIG_USE_TASK
) && (USB_DEVICE_CONFIG_USE_TASK > 0U))

393 
	`USB_OSA_ENTER_CRITICAL
();

394 
hªdË
->
•C®lbackDœeùly
 = 0;

395 
	`USB_OSA_EXIT_CRITICAL
();

398 
hªdË
->
¡©e
 = 
kUSB_DeviûS‹DeçuÉ
;

399 
hªdË
->
deviûAdd»ss
 = 0U;

401 
ušt32_t
 
couÁ
 = 0U; couÁ < (
USB_DEVICE_CONFIG_ENDPOINTS
 * 2U); count++)

403 
hªdË
->
•C®lback
[
couÁ
].
ÿÎbackFn
 = (
usb_deviû_’dpošt_ÿÎback_t
)
NULL
;

404 
hªdË
->
•C®lback
[
couÁ
].
ÿÎbackP¬am
 = 
NULL
;

405 
hªdË
->
•C®lback
[
couÁ
].
isBusy
 = 0U;

409 
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tBusRe£t
, 
NULL
);

411 
hªdË
->
isRe£‰šg
 = 0U;

412  
kStus_USB_Sucûss
;

413 
	}
}

415 #ià(
defšed
(
USB_DEVICE_CONFIG_LOW_POWER_MODE
) && (USB_DEVICE_CONFIG_LOW_POWER_MODE > 0U))

426 
usb_¡©us_t
 
	$USB_DeviûSu¥’dNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

427 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

430  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tSu¥’d
, 
NULL
);

431 
	}
}

443 
usb_¡©us_t
 
	$USB_DeviûResumeNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

444 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

447  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tResume
, 
NULL
);

448 
	}
}

449 #ià(
defšed
(
USB_DEVICE_CONFIG_LPM_L1
) && (USB_DEVICE_CONFIG_LPM_L1 > 0U))

460 
usb_¡©us_t
 
	$USB_DeviûSË•NÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

461 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

464  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tSË•ed
, 
NULL
);

465 
	}
}

477 
usb_¡©us_t
 
	$USB_DeviûG‘RemÙeWakeUp
(
usb_deviû_¡ruù_t
 *
hªdË
, 
ušt8_t
 **
æag
)

480  
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞG‘RemÙeWakeUp
, 
æag
);

481 
	}
}

485 #ià(
defšed
(
USB_DEVICE_CONFIG_ERROR_HANDLING
) && (USB_DEVICE_CONFIG_ERROR_HANDLING > 0U))

486 
usb_¡©us_t
 
	$USB_DeviûE¼ÜNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
, 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

489  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tE¼Ü
, 
NULL
);

490 
	}
}

493 #ià(
defšed
(
USB_DEVICE_CONFIG_DETACH_ENABLE
) && (USB_DEVICE_CONFIG_DETACH_ENABLE > 0U))

504 
usb_¡©us_t
 
	$USB_DeviûD‘achNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

505 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

508  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tD‘ach
, 
NULL
);

509 
	}
}

521 
usb_¡©us_t
 
	$USB_DeviûA‰achNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

522 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

525  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tA‰ach
, 
NULL
);

526 
	}
}

529 #ià(
defšed
(
USB_DEVICE_CHARGER_DETECT_ENABLE
) && (USB_DEVICE_CHARGER_DETECT_ENABLE > 0U)) && \

530 ((
defšed
(
FSL_FEATURE_SOC_USBDCD_COUNT
è&& (
	gFSL_FEATURE_SOC_USBDCD_COUNT
 > 0U)) || \

531 (
defšed
(
FSL_FEATURE_SOC_USBHSDCD_COUNT
è&& (
	gFSL_FEATURE_SOC_USBHSDCD_COUNT
 > 0U)))

542 
usb_¡©us_t
 
	$USB_DeviûDcdTimeOutNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

543 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

546  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tDcdTimeOut
, 
NULL
);

547 
	}
}

559 
usb_¡©us_t
 
	$USB_DeviûDcdUnknownPÜtTy³NÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

560 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

563  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tDcdUnknownTy³
, 
NULL
);

564 
	}
}

576 
usb_¡©us_t
 
	$USB_DeviûDcdSDPD‘eùNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

577 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

580  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tSDPD‘eùed
, 
NULL
);

581 
	}
}

593 
usb_¡©us_t
 
	$USB_DeviûDcdCh¬gšgPÜtD‘eùNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

594 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

597  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tCh¬gšgPÜtD‘eùed
, 
NULL
);

598 
	}
}

610 
usb_¡©us_t
 
	$USB_DeviûDcdCh¬gšgHo¡D‘eùNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

611 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

614  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tCh¬gšgHo¡D‘eùed
, 
NULL
);

615 
	}
}

628 
usb_¡©us_t
 
	$USB_DeviûDcdDediÿ‹dCh¬g”D‘eùNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
,

629 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

632  
hªdË
->
	`deviûC®lback
(hªdË, 
kUSB_DeviûEv’tDediÿ‹dCh¬g”D‘eùed
, 
NULL
);

633 
	}
}

646 
usb_¡©us_t
 
	$USB_DeviûNÙifiÿtiÚ
(
usb_deviû_¡ruù_t
 *
hªdË
, 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
)

648 
ušt8_t
 
’dpošt
 = 
mes§ge
->
code
 & 
USB_ENDPOINT_NUMBER_MASK
;

649 
ušt8_t
 
dœeùiÚ
 = (
mes§ge
->
code
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_MASK
) >>

650 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
;

651 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

653 
mes§ge
->
code
)

655 
kUSB_DeviûNÙifyBusRe£t
:

656 
”rÜ
 = 
	`USB_DeviûRe£tNÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

658 #ià(
	`defšed
(
USB_DEVICE_CONFIG_LOW_POWER_MODE
) && (USB_DEVICE_CONFIG_LOW_POWER_MODE > 0U))

659 
kUSB_DeviûNÙifySu¥’d
:

660 
”rÜ
 = 
	`USB_DeviûSu¥’dNÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

662 
kUSB_DeviûNÙifyResume
:

663 
”rÜ
 = 
	`USB_DeviûResumeNÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

665 #ià(
	`defšed
(
USB_DEVICE_CONFIG_LPM_L1
) && (USB_DEVICE_CONFIG_LPM_L1 > 0U))

666 
kUSB_DeviûNÙifyLPMSË•
:

667 
”rÜ
 = 
	`USB_DeviûSË•NÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

672 #ià(
	`defšed
(
USB_DEVICE_CONFIG_ERROR_HANDLING
) && (USB_DEVICE_CONFIG_ERROR_HANDLING > 0U))

673 
kUSB_DeviûNÙifyE¼Ü
:

674 
”rÜ
 = 
	`USB_DeviûE¼ÜNÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

678 #ià
USB_DEVICE_CONFIG_DETACH_ENABLE


679 
kUSB_DeviûNÙifyD‘ach
:

680 
”rÜ
 = 
	`USB_DeviûD‘achNÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

682 
kUSB_DeviûNÙifyA‰ach
:

683 
”rÜ
 = 
	`USB_DeviûA‰achNÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

686 #ià(
	`defšed
(
USB_DEVICE_CHARGER_DETECT_ENABLE
) && (USB_DEVICE_CHARGER_DETECT_ENABLE > 0U)) && \

687 ((
	`defšed
(
FSL_FEATURE_SOC_USBDCD_COUNT
) && (FSL_FEATURE_SOC_USBDCD_COUNT > 0U)) || \

688 (
	`defšed
(
FSL_FEATURE_SOC_USBHSDCD_COUNT
) && (FSL_FEATURE_SOC_USBHSDCD_COUNT > 0U)))

689 
kUSB_DeviûNÙifyDcdTimeOut
:

690 
”rÜ
 = 
	`USB_DeviûDcdTimeOutNÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

692 
kUSB_DeviûNÙifyDcdUnknownPÜtTy³
:

693 
”rÜ
 = 
	`USB_DeviûDcdUnknownPÜtTy³NÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

695 
kUSB_DeviûNÙifySDPD‘eùed
:

696 
”rÜ
 = 
	`USB_DeviûDcdSDPD‘eùNÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

698 
kUSB_DeviûNÙifyCh¬gšgPÜtD‘eùed
:

699 
”rÜ
 = 
	`USB_DeviûDcdCh¬gšgPÜtD‘eùNÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

701 
kUSB_DeviûNÙifyCh¬gšgHo¡D‘eùed
:

702 
”rÜ
 = 
	`USB_DeviûDcdCh¬gšgHo¡D‘eùNÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

704 
kUSB_DeviûNÙifyDediÿ‹dCh¬g”D‘eùed
:

705 
”rÜ
 = 
	`USB_DeviûDcdDediÿ‹dCh¬g”D‘eùNÙifiÿtiÚ
(
hªdË
, 
mes§ge
);

710 ià(
’dpošt
 < 
USB_DEVICE_CONFIG_ENDPOINTS
)

712 ià(
hªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
ÿÎbackFn
)

714 
usb_deviû_’dpošt_ÿÎback_mes§ge_¡ruù_t
 
’dpoštC®lbackMes§ge
;

715 
’dpoštC®lbackMes§ge
.
bufãr
 = 
mes§ge
->buffer;

716 
’dpoštC®lbackMes§ge
.
Ëngth
 = 
mes§ge
->length;

717 
’dpoštC®lbackMes§ge
.
isS‘up
 = 
mes§ge
->isSetup;

718 ià(
mes§ge
->
isS‘up
)

720 
hªdË
->
•C®lback
[0].
isBusy
 = 0U;

721 
hªdË
->
•C®lback
[1].
isBusy
 = 0U;

725 
hªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
isBusy
 = 0U;

728 
”rÜ
 = 
hªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
	`ÿÎbackFn
(

729 
hªdË
, &
’dpoštC®lbackMes§ge
,

730 
hªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
ÿÎbackP¬am
);

735  
”rÜ
;

736 
	}
}

748 
usb_¡©us_t
 
	$USB_DeviûNÙifiÿtiÚTrigg”
(*
hªdË
, *
msg
)

750 
usb_deviû_¡ruù_t
 *
deviûHªdË
 = (usb_deviû_¡ruù_ˆ*)
hªdË
;

751 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 *
mes§ge
 = (usb_deviû_ÿÎback_mes§ge_¡ruù_ˆ*)
msg
;

753 ià((
NULL
 =ğ
msg
è|| (NULL =ğ
hªdË
))

755  
kStus_USB_Inv®idHªdË
;

759 ià(!
deviûHªdË
->
deviûC®lback
)

761  
kStus_USB_E¼Ü
;

764 #ià(
	`defšed
(
USB_DEVICE_CONFIG_USE_TASK
) && (USB_DEVICE_CONFIG_USE_TASK > 0U))

765 ià(
deviûHªdË
->
•C®lbackDœeùly
)

767 ià((
mes§ge
->
code
 & 
USB_ENDPOINT_NUMBER_MASK
) && (!(message->code & 0x70U)))

769  
	`USB_DeviûNÙifiÿtiÚ
(
deviûHªdË
, 
mes§ge
);

774 ià(
kStus_USB_OSA_Sucûss
 !ğ
	`USB_O§MsgqS’d
(
deviûHªdË
->
nÙifiÿtiÚQueue
, (*)
mes§ge
))

776  
kStus_USB_Busy
;

778  
kStus_USB_Sucûss
;

781  
	`USB_DeviûNÙifiÿtiÚ
(
deviûHªdË
, 
mes§ge
);

783 
	}
}

804 
usb_¡©us_t
 
	$USB_DeviûIn™
(
ušt8_t
 
cÚŒŞËrId
, 
usb_deviû_ÿÎback_t
 
deviûC®lback
, 
usb_deviû_hªdË
 *
hªdË
)

806 
usb_deviû_¡ruù_t
 *
deviûHªdË
 = 
NULL
;

807 
usb_¡©us_t
 
”rÜ
;

808 
ušt32_t
 
couÁ
;

810 ià(
NULL
 =ğ
hªdË
)

812  
kStus_USB_Inv®idHªdË
;

816 
”rÜ
 = 
	`USB_DeviûAÎoÿ‹HªdË
(
cÚŒŞËrId
, &
deviûHªdË
);

818 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

820  
”rÜ
;

824 
deviûHªdË
->
deviûC®lback
 = deviceCallback;

826 
deviûHªdË
->
cÚŒŞËrId
 = controllerId;

828 
deviûHªdË
->
deviûAdd»ss
 = 0U;

830 
deviûHªdË
->
isRe£‰šg
 = 0U;

833 
couÁ
 = 0U; couÁ < (
USB_DEVICE_CONFIG_ENDPOINTS
 * 2U); count++)

835 
deviûHªdË
->
•C®lback
[
couÁ
].
ÿÎbackFn
 = (
usb_deviû_’dpošt_ÿÎback_t
)
NULL
;

836 
deviûHªdË
->
•C®lback
[
couÁ
].
ÿÎbackP¬am
 = 
NULL
;

837 
deviûHªdË
->
•C®lback
[
couÁ
].
isBusy
 = 0U;

841 
”rÜ
 = 
	`USB_DeviûG‘CÚŒŞËrIÁ”çû
(
cÚŒŞËrId
, &
deviûHªdË
->
cÚŒŞËrIÁ”çû
);

842 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

844 
	`USB_DeviûF»eHªdË
(
deviûHªdË
);

845  
”rÜ
;

847 ià(
NULL
 =ğ
deviûHªdË
->
cÚŒŞËrIÁ”çû
)

849 
	`USB_DeviûF»eHªdË
(
deviûHªdË
);

850  
kStus_USB_CÚŒŞËrNÙFound
;

852 ià(((
usb_deviû_cÚŒŞËr_š™_t
)
NULL
 =ğ
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
deviûIn™
) ||

853 ((
usb_deviû_cÚŒŞËr_deš™_t
)
NULL
 =ğ
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
deviûDeš™
) ||

854 ((
usb_deviû_cÚŒŞËr_£nd_t
)
NULL
 =ğ
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
deviûS’d
) ||

855 ((
usb_deviû_cÚŒŞËr_»cv_t
)
NULL
 =ğ
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
deviûRecv
) ||

856 ((
usb_deviû_cÚŒŞËr_ÿnûl_t
)
NULL
 =ğ
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
deviûCªûl
) ||

857 ((
usb_deviû_cÚŒŞËr_cÚŒŞ_t
)
NULL
 =ğ
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
deviûCÚŒŞ
))

859 
	`USB_DeviûF»eHªdË
(
deviûHªdË
);

860  
kStus_USB_Inv®idCÚŒŞËrIÁ”çû
;

863 #ià
USB_DEVICE_CONFIG_USE_TASK


865 ià(
kStus_USB_OSA_Sucûss
 !=

866 
	`USB_O§MsgqC»©e
(&
deviûHªdË
->
nÙifiÿtiÚQueue
, 
USB_DEVICE_CONFIG_MAX_MESSAGES
,

867 (1U + ((
usb_deviû_ÿÎback_mes§ge_¡ruù_t
è- 1Uè/ (
ušt32_t
))))

869 
	`USB_DeviûDeš™
(
deviûHªdË
);

870  
kStus_USB_E¼Ü
;

874 *
hªdË
 = 
deviûHªdË
;

877 
”rÜ
 = 
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
	`deviûIn™
(
cÚŒŞËrId
, deviûHªdË, &deviûHªdË->
cÚŒŞËrHªdË
);

878 ià(
kStus_USB_Sucûss
 !ğ
”rÜ
)

880 
	`USB_DeviûDeš™
(
deviûHªdË
);

881 *
hªdË
 = 
NULL
;

882  
”rÜ
;

885 
deviûHªdË
->
¡©e
 = 
kUSB_DeviûS‹DeçuÉ
;

887  
”rÜ
;

888 
	}
}

903 
usb_¡©us_t
 
	$USB_DeviûRun
(
usb_deviû_hªdË
 
hªdË
)

905  
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞRun
, 
NULL
);

906 
	}
}

919 
usb_¡©us_t
 
	$USB_DeviûStİ
(
usb_deviû_hªdË
 
hªdË
)

921  
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞStİ
, 
NULL
);

922 
	}
}

933 
usb_¡©us_t
 
	$USB_DeviûDeš™
(
usb_deviû_hªdË
 
hªdË
)

935 
usb_deviû_¡ruù_t
 *
deviûHªdË
 = (usb_deviû_¡ruù_ˆ*)
hªdË
;

937 ià(
NULL
 =ğ
deviûHªdË
)

939  
kStus_USB_Inv®idHªdË
;

942 ià(
NULL
 !ğ
deviûHªdË
->
cÚŒŞËrIÁ”çû
)

944 
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
	`deviûDeš™
(deviûHªdË->
cÚŒŞËrHªdË
);

945 
deviûHªdË
->
cÚŒŞËrIÁ”çû
 = (
usb_deviû_cÚŒŞËr_š‹rçû_¡ruù_t
 *)
NULL
;

948 #ià
USB_DEVICE_CONFIG_USE_TASK


950 ià(
NULL
 !ğ
deviûHªdË
->
nÙifiÿtiÚQueue
)

952 
	`USB_O§MsgqDe¡roy
(
deviûHªdË
->
nÙifiÿtiÚQueue
);

953 
deviûHªdË
->
nÙifiÿtiÚQueue
 = 
NULL
;

958 
	`USB_DeviûF»eHªdË
(
deviûHªdË
);

959  
kStus_USB_Sucûss
;

960 
	}
}

986 
usb_¡©us_t
 
	$USB_DeviûS’dReque¡
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
’dpoštAdd»ss
, ušt8_ˆ*
bufãr
, 
ušt32_t
 
Ëngth
)

988  
	`USB_DeviûT¿nsãr
(
hªdË
, (
’dpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
) |

989 (
USB_IN
 << 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
),

990 
bufãr
, 
Ëngth
);

991 
	}
}

1017 
usb_¡©us_t
 
	$USB_DeviûRecvReque¡
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
’dpoštAdd»ss
, ušt8_ˆ*
bufãr
, 
ušt32_t
 
Ëngth
)

1019  
	`USB_DeviûT¿nsãr
(
hªdË
, (
’dpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
) |

1020 (
USB_OUT
 << 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
),

1021 
bufãr
, 
Ëngth
);

1022 
	}
}

1036 
usb_¡©us_t
 
	$USB_DeviûCªûl
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
’dpoštAdd»ss
)

1038 
usb_deviû_¡ruù_t
 *
deviûHªdË
 = (usb_deviû_¡ruù_ˆ*)
hªdË
;

1039 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

1041 ià(
NULL
 =ğ
deviûHªdË
)

1043  
kStus_USB_Inv®idHªdË
;

1046 ià(
NULL
 !ğ
deviûHªdË
->
cÚŒŞËrIÁ”çû
)

1048 
”rÜ
 = 
deviûHªdË
->
cÚŒŞËrIÁ”çû
->
	`deviûCªûl
(deviûHªdË->
cÚŒŞËrHªdË
, 
’dpoštAdd»ss
);

1052 
”rÜ
 = 
kStus_USB_CÚŒŞËrNÙFound
;

1054  
”rÜ
;

1055 
	}
}

1074 
usb_¡©us_t
 
	$USB_DeviûIn™Endpošt
(
usb_deviû_hªdË
 
hªdË
,

1075 
usb_deviû_’dpošt_š™_¡ruù_t
 *
•In™
,

1076 
usb_deviû_’dpošt_ÿÎback_¡ruù_t
 *
•C®lback
)

1078 
usb_deviû_¡ruù_t
 *
deviûHªdË
 = (usb_deviû_¡ruù_ˆ*)
hªdË
;

1079 
ušt8_t
 
’dpošt
;

1080 
ušt8_t
 
dœeùiÚ
;

1082 ià(!
deviûHªdË
)

1084  
kStus_USB_Inv®idHªdË
;

1087 ià((!
•In™
è|| (!
•C®lback
))

1089  
kStus_USB_Inv®idP¬am‘”
;

1092 
’dpošt
 = 
•In™
->
’dpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
;

1093 
dœeùiÚ
 = (
•In™
->
’dpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_MASK
) >>

1094 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
;

1096 ià(
’dpošt
 < 
USB_DEVICE_CONFIG_ENDPOINTS
)

1098 
deviûHªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
ÿÎbackFn
 =ƒpCallback->callbackFn;

1099 
deviûHªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
ÿÎbackP¬am
 =

1100 
•C®lback
->
ÿÎbackP¬am
;

1101 
deviûHªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
isBusy
 = 0U;

1105  
kStus_USB_Inv®idP¬am‘”
;

1107  
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞEndpoštIn™
, 
•In™
);

1108 
	}
}

1124 
usb_¡©us_t
 
	$USB_DeviûDeš™Endpošt
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
’dpoštAdd»ss
)

1126 
usb_deviû_¡ruù_t
 *
deviûHªdË
 = (usb_deviû_¡ruù_ˆ*)
hªdË
;

1127 
ušt8_t
 
’dpošt
 = 
’dpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
;

1128 
ušt8_t
 
dœeùiÚ
 = (
’dpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_MASK
) >>

1129 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_SHIFT
;

1130 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

1131 #ià(
	`defšed
(
USB_DEVICE_CONFIG_USE_TASK
) && (USB_DEVICE_CONFIG_USE_TASK > 0U))

1132 
	`USB_OSA_SR_ALLOC
();

1135 ià(!
deviûHªdË
)

1137  
kStus_USB_Inv®idHªdË
;

1139 #ià(
	`defšed
(
USB_DEVICE_CONFIG_USE_TASK
) && (USB_DEVICE_CONFIG_USE_TASK > 0U))

1140 
	`USB_OSA_ENTER_CRITICAL
();

1141 
deviûHªdË
->
•C®lbackDœeùly
 = 1;

1142 
	`USB_OSA_EXIT_CRITICAL
();

1144 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞEndpoštDeš™
, &
’dpoštAdd»ss
);

1145 #ià(
	`defšed
(
USB_DEVICE_CONFIG_USE_TASK
) && (USB_DEVICE_CONFIG_USE_TASK > 0U))

1146 
	`USB_OSA_ENTER_CRITICAL
();

1147 
deviûHªdË
->
•C®lbackDœeùly
 = 0;

1148 
	`USB_OSA_EXIT_CRITICAL
();

1151 ià(
’dpošt
 < 
USB_DEVICE_CONFIG_ENDPOINTS
)

1153 
deviûHªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
ÿÎbackFn
 =

1154 (
usb_deviû_’dpošt_ÿÎback_t
)
NULL
;

1155 
deviûHªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
ÿÎbackP¬am
 = 
NULL
;

1156 
deviûHªdË
->
•C®lback
[(
ušt8_t
)((
ušt32_t
)
’dpošt
 << 1Uè| 
dœeùiÚ
].
isBusy
 = 0U;

1160  
kStus_USB_Inv®idP¬am‘”
;

1162  
”rÜ
;

1163 
	}
}

1178 
usb_¡©us_t
 
	$USB_DeviûSÎEndpošt
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
’dpoštAdd»ss
)

1180 ià((
’dpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
è< 
USB_DEVICE_CONFIG_ENDPOINTS
)

1182  
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞEndpoštSÎ
, &
’dpoštAdd»ss
);

1186  
kStus_USB_Inv®idP¬am‘”
;

1188 
	}
}

1203 
usb_¡©us_t
 
	$USB_DeviûUn¡®lEndpošt
(
usb_deviû_hªdË
 
hªdË
, 
ušt8_t
 
’dpoštAdd»ss
)

1205 ià((
’dpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
è< 
USB_DEVICE_CONFIG_ENDPOINTS
)

1207  
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞEndpoštUn¡®l
, &
’dpoštAdd»ss
);

1211  
kStus_USB_Inv®idP¬am‘”
;

1213 
	}
}

1230 
usb_¡©us_t
 
	$USB_DeviûG‘Stus
(
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_¡©us_t
 
ty³
, *
·¿m
)

1232 
ušt8_t
 *
‹mp8
;

1233 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

1235 ià(
NULL
 =ğ
·¿m
)

1237  
kStus_USB_Inv®idP¬am‘”
;

1239 
ty³
)

1241 
kUSB_DeviûStusS³ed
:

1242 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞG‘S³ed
, 
·¿m
);

1244 
kUSB_DeviûStusOtg
:

1245 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞG‘OtgStus
, 
·¿m
);

1247 
kUSB_DeviûStusDeviûS‹
:

1248 
‹mp8
 = (
ušt8_t
 *)
·¿m
;

1249 
”rÜ
 = 
kStus_USB_Sucûss
;

1250 *
‹mp8
 = ((
usb_deviû_¡ruù_t
 *)
hªdË
)->
¡©e
;

1252 
kUSB_DeviûStusAdd»ss
:

1253 
‹mp8
 = (
ušt8_t
 *)
·¿m
;

1254 
”rÜ
 = 
kStus_USB_Sucûss
;

1255 *
‹mp8
 = ((
usb_deviû_¡ruù_t
 *)
hªdË
)->
deviûAdd»ss
;

1257 
kUSB_DeviûStusDeviû
:

1258 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞG‘DeviûStus
, 
·¿m
);

1260 
kUSB_DeviûStusEndpošt
:

1261 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞG‘EndpoštStus
, 
·¿m
);

1263 
kUSB_DeviûStusSynchF¿me
:

1264 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞG‘SynchF¿me
, 
·¿m
);

1266 #ià((
	`defšed
(
USB_DEVICE_CONFIG_REMOTE_WAKEUP
)) && (USB_DEVICE_CONFIG_REMOTE_WAKEUP > 0U))

1267 
kUSB_DeviûStusRemÙeWakeup
:

1268 
‹mp8
 = (
ušt8_t
 *)
·¿m
;

1269 
”rÜ
 = 
kStus_USB_Sucûss
;

1270 *
‹mp8
 = ((
usb_deviû_¡ruù_t
 *)
hªdË
)->
»mÙewakeup
;

1276  
”rÜ
;

1277 
	}
}

1293 
usb_¡©us_t
 
	$USB_DeviûS‘Stus
(
usb_deviû_hªdË
 
hªdË
, 
usb_deviû_¡©us_t
 
ty³
, *
·¿m
)

1295 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

1296 
ty³
)

1298 #ià(
	`defšed
(
USB_DEVICE_CONFIG_EHCI
) && (USB_DEVICE_CONFIG_EHCI > 0U) || \

1299 (
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))) && \

1300 (
	`defšed
(
USB_DEVICE_CONFIG_USB20_TEST_MODE
) && (USB_DEVICE_CONFIG_USB20_TEST_MODE > 0U))

1301 
kUSB_DeviûStusTe¡Mode
:

1302 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞS‘Te¡Mode
, 
·¿m
);

1305 
kUSB_DeviûStusOtg
:

1306 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞS‘OtgStus
, 
·¿m
);

1308 
kUSB_DeviûStusDeviûS‹
:

1309 ià(
NULL
 !ğ
·¿m
)

1311 
”rÜ
 = 
kStus_USB_Sucûss
;

1312 ((
usb_deviû_¡ruù_t
 *)
hªdË
)->
¡©e
 = (
ušt8_t
)(*(ušt8_ˆ*)
·¿m
);

1315 
kUSB_DeviûStusAdd»ss
:

1316 ià(
kUSB_DeviûS‹Add»ssšg
 !ğ((
usb_deviû_¡ruù_t
 *)
hªdË
)->
¡©e
)

1318 ià(
NULL
 !ğ
·¿m
)

1320 
”rÜ
 = 
kStus_USB_Sucûss
;

1321 ((
usb_deviû_¡ruù_t
 *)
hªdË
)->
deviûAdd»ss
 = (
ušt8_t
)(*(ušt8_ˆ*)
·¿m
);

1322 ((
usb_deviû_¡ruù_t
 *)
hªdË
)->
¡©e
 = 
kUSB_DeviûS‹Add»ssšg
;

1327 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞS‘DeviûAdd»ss
,

1328 &((
usb_deviû_¡ruù_t
 *)
hªdË
)->
deviûAdd»ss
);

1331 
kUSB_DeviûStusBusResume
:

1332 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞResume
, 
·¿m
);

1334 
kUSB_DeviûStusBusSË•Resume
:

1335 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞSË•Resume
, 
·¿m
);

1337 #ià((
	`defšed
(
USB_DEVICE_CONFIG_REMOTE_WAKEUP
)) && (USB_DEVICE_CONFIG_REMOTE_WAKEUP > 0U))

1338 
kUSB_DeviûStusRemÙeWakeup
:

1339 ià(
NULL
 !ğ
·¿m
)

1341 
”rÜ
 = 
kStus_USB_Sucûss
;

1342 ((
usb_deviû_¡ruù_t
 *)
hªdË
)->
»mÙewakeup
 = (
ušt8_t
)(*(ušt8_ˆ*)
·¿m
);

1346 
kUSB_DeviûStusBusSu¥’d
:

1347 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞSu¥’d
, 
·¿m
);

1349 
kUSB_DeviûStusBusSË•
:

1350 
”rÜ
 = 
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞSË•
, 
·¿m
);

1355  
”rÜ
;

1356 
	}
}

1358 #ià(
defšed
(
USB_DEVICE_CHARGER_DETECT_ENABLE
) && (USB_DEVICE_CHARGER_DETECT_ENABLE > 0U)) && \

1359 ((
defšed
(
FSL_FEATURE_SOC_USBDCD_COUNT
è&& (
	gFSL_FEATURE_SOC_USBDCD_COUNT
 > 0U)) || \

1360 (
defšed
(
FSL_FEATURE_SOC_USBHSDCD_COUNT
è&& (
	gFSL_FEATURE_SOC_USBHSDCD_COUNT
 > 0U)))

1373 
usb_¡©us_t
 
	$USB_DeviûDcdIn™ModuË
(
usb_deviû_hªdË
 
hªdË
, *
time_·¿m
)

1375  
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞDcdIn™ModuË
, 
time_·¿m
);

1376 
	}
}

1389 
usb_¡©us_t
 
	$USB_DeviûDcdDeš™ModuË
(
usb_deviû_hªdË
 
hªdË
)

1391  
	`USB_DeviûCÚŒŞ
(
hªdË
, 
kUSB_DeviûCÚŒŞDcdDeš™ModuË
, 
NULL
);

1392 
	}
}

1395 #ià
USB_DEVICE_CONFIG_USE_TASK


1404 
	$USB_DeviûTaskFunùiÚ
(*
deviûHªdË
)

1406 
usb_deviû_¡ruù_t
 *
hªdË
 = (usb_deviû_¡ruù_ˆ*)
deviûHªdË
;

1407 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 
mes§ge
;

1409 ià(
deviûHªdË
)

1412 ià(
kStus_USB_OSA_Sucûss
 =ğ
	`USB_O§MsgqRecv
(
hªdË
->
nÙifiÿtiÚQueue
, (
ušt32_t
 *)&
mes§ge
, 0U))

1415 
	`USB_DeviûNÙifiÿtiÚ
(
hªdË
, &
mes§ge
);

1418 
	}
}

1429 
	$USB_DeviûG‘V”siÚ
(
ušt32_t
 *
v”siÚ
)

1431 ià(
v”siÚ
)

1433 *
v”siÚ
 =

1434 (
ušt32_t
)
	`USB_MAKE_VERSION
(
USB_STACK_VERSION_MAJOR
, 
USB_STACK_VERSION_MINOR
, 
USB_STACK_VERSION_BUGFIX
);

1436 
	}
}

1438 #ià((
defšed
(
USB_DEVICE_CONFIG_REMOTE_WAKEUP
)) && (USB_DEVICE_CONFIG_REMOTE_WAKEUP > 0U))

1448 
usb_¡©us_t
 
	$USB_DeviûUpd©eHwTick
(
usb_deviû_hªdË
 
hªdË
, 
ušt64_t
 
tick
)

1450 
usb_deviû_¡ruù_t
 *
deviûHªdË
;

1451 
usb_¡©us_t
 
¡©us
 = 
kStus_USB_Sucûss
;

1453 ià(
hªdË
 =ğ
NULL
)

1455  
kStus_USB_Inv®idHªdË
;

1457 
deviûHªdË
 = (
usb_deviû_¡ruù_t
 *)
hªdË
;

1459 
deviûHªdË
->
hwTick
 = 
tick
;

1461  
¡©us
;

1462 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\device\usb_device_lpcip3511.c

35 
	~"usb_deviû_cÚfig.h
"

36 
	~"usb.h
"

37 
	~"usb_deviû.h
"

38 
	~"f¦_deviû_»gi¡”s.h
"

40 #ià(((
defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
)) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U)) || \

41 ((
defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)è&& (
	gUSB_DEVICE_CONFIG_LPCIP3511HS
 > 0U)))

42 
	~"usb_deviû_dci.h
"

43 
	~"usb_deviû_Íc3511.h
"

50 
	#USB_LPC3511IP_MAX_PHY_ENDPOINT_MASK
 (0xFFFFu)

	)

53 
	#USB_LPC3511IPHS_ENDPOINT_BUFFER_ADDRESS_OFFSET_MASK
 (0x000007FFu)

	)

54 
	#USB_LPC3511IPHS_ENDPOINT_BUFFER_NBYTES_SHIFT
 (11)

	)

55 
	#USB_LPC3511IPHS_ENDPOINT_BUFFER_NBYTES_MASK
 (0x03FFF800u)

	)

56 
	#USB_LPC3511IPFS_ENDPOINT_BUFFER_ADDRESS_OFFSET_MASK
 (0x0000FFFFu)

	)

57 
	#USB_LPC3511IPFS_ENDPOINT_BUFFER_NBYTES_SHIFT
 (16)

	)

58 
	#USB_LPC3511IPFS_ENDPOINT_BUFFER_NBYTES_MASK
 (0x03FF0000u)

	)

60 
	#USB_LPC3511IP_ENDPOINT_ENDPOINT_TYPE_MASK
 (0x01U << 26)

	)

61 
	#USB_LPC3511IP_ENDPOINT_RFTV_MASK
 (0x01U << 27)

	)

62 
	#USB_LPC3511IP_ENDPOINT_TOGGLE_RESET_MASK
 (0x01U << 28)

	)

63 
	#USB_LPC3511IP_ENDPOINT_STALL_MASK
 (0x01U << 29)

	)

64 
	#USB_LPC3511IP_ENDPOINT_DISABLE_MASK
 (0x01U << 30)

	)

65 
	#USB_LPC3511IP_ENDPOINT_ACTIVE_MASK
 (0x01U << 31)

	)

66 
	#USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
 (26)

	)

68 
	#USB_LPC3511IP_DEVCMDSTAT_INTERRUPT_WC_MASK
 (0x0F000000u)

	)

70 
	#USB_LPC3511IP_ENDPOINT_SET_ENDPOINT_AND
(
ÍcS‹
, 
šdex
, 
odd
, 
v®ue
) \

71 *((vŞ©
ušt32_t
 *)(((ušt32_t)(
ÍcS‹
->
•CommªdStusLi¡
)è| ((ušt32_t)(
šdex
) << 3) | \

72 (((
ušt32_t
)(
odd
)&1Uè<< 2U))è&ğ(
v®ue
)

	)

75 #ià((
defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

76 
	#USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(
ÍcS‹
, 
šdex
, 
odd
, 
v®ue
, 
NBy‹s
, 
add»ss
) \

78 *((vŞ©
ušt32_t
 *)(((ušt32_t)(
ÍcS‹
->
•CommªdStusLi¡
)è| ((ušt32_t)(
šdex
) << 3) | \

79 (((
ušt32_t
)(
odd
 & 1U)) << 2U))) = \

80 ((
Íc3511IpS‹
->
cÚŒŞËrS³ed
) ? \

82 ((
ušt32_t
)(
v®ue
è| ((ušt32_t)(
NBy‹s
è<< 
USB_LPC3511IPHS_ENDPOINT_BUFFER_NBYTES_SHIFT
) | \

83 (((
ušt32_t
)(
add»ss
è>> 6è& 
USB_LPC3511IPHS_ENDPOINT_BUFFER_ADDRESS_OFFSET_MASK
)) : \

85 ((
ušt32_t
)(
v®ue
è| ((ušt32_t)(
NBy‹s
è<< 
USB_LPC3511IPFS_ENDPOINT_BUFFER_NBYTES_SHIFT
) | \

86 (((
ušt32_t
)(
add»ss
è>> 6è& 
USB_LPC3511IPFS_ENDPOINT_BUFFER_ADDRESS_OFFSET_MASK
)))

	)

88 
	#USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(
ÍcS‹
, 
šdex
, 
odd
, 
v®ue
, 
NBy‹s
, 
add»ss
) \

90 *((vŞ©
ušt32_t
 *)(((ušt32_t)(
ÍcS‹
->
•CommªdStusLi¡
)è| ((ušt32_t)(
šdex
) << 3) | \

91 (((
ušt32_t
)(
odd
 & 1U)) << 2U))) = \

92 ((
ušt32_t
)(
v®ue
è| ((ušt32_t)(
NBy‹s
è<< 
USB_LPC3511IPFS_ENDPOINT_BUFFER_NBYTES_SHIFT
) | \

93 (((
ušt32_t
)(
add»ss
è>> 6è& 
USB_LPC3511IPFS_ENDPOINT_BUFFER_ADDRESS_OFFSET_MASK
))

	)

96 
	#USB_LPC3511IP_ENDPOINT_DES_INDEX
(
’dpošt
) \

97 (((((
ušt32_t
)
’dpošt
) & 0x0F) << 1) + \

98 ((((
ušt32_t
)
’dpošt
è& 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_MASK
è? (1è: (0)))

	)

100 
	#USB_LPC3511IP_GET_MULTIPLE_OF_64
(
n
è(Ò + 63Uè& 0xFFFFFFC0U)

	)

106 
usb_¡©us_t
 
USB_DeviûNÙifiÿtiÚTrigg”
(*
hªdË
, *
msg
);

107 
usb_¡©us_t
 
USB_DeviûLpc3511IpT¿n§ùiÚ
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
,

108 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
,

109 
ušt8_t
 
’dpoštIndex
);

116 #ià
defšed
(
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
) && (USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY)

117 
USB_GLOBAL
 
	$USB_RAM_ADDRESS_ALIGNMENT
(
USB_DATA_ALIGN_SIZE
è
ušt32_t


118 
s_EpRe£rvedBufãr
[
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
][
	`USB_DATA_ALIGN_SIZE_MULTIPLE
(

119 (
USB_DEVICE_IP3511_ENDPOINT_RESERVED_BUFFER_SIZE
 >> 2))];

121 
USB_GLOBAL
 
	$USB_RAM_ADDRESS_ALIGNMENT
(
USB_DATA_ALIGN_SIZE
è
ušt8_t


122 
s_CÚŒŞT¿nsãrD©a
[
USB_DEVICE_CONFIG_LPCIP3511FS
 +

123 
USB_DEVICE_CONFIG_LPCIP3511HS
][
	`USB_DATA_ALIGN_SIZE_MULTIPLE
(64U)];

124 
USB_GLOBAL
 
	$USB_RAM_ADDRESS_ALIGNMENT
(
USB_DATA_ALIGN_SIZE
è
ušt8_t


125 
s_S‘upD©a
[
USB_DEVICE_CONFIG_LPCIP3511FS
 + 
USB_DEVICE_CONFIG_LPCIP3511HS
][
	`USB_DATA_ALIGN_SIZE_MULTIPLE
(8U)];

126 
USB_GLOBAL
 
	$USB_RAM_ADDRESS_ALIGNMENT
(
USB_DATA_ALIGN_SIZE
è
ušt8_t


127 
s_Z”oT¿n§ùiÚD©a
[
USB_DEVICE_CONFIG_LPCIP3511FS
 +

128 
USB_DEVICE_CONFIG_LPCIP3511HS
][
	`USB_DATA_ALIGN_SIZE_MULTIPLE
(4)];

129 
usb_deviû_Íc3511_¡©e_¡ruù_t


130 
s_UsbDeviûLpc3511IpS‹
[
USB_DEVICE_CONFIG_LPCIP3511FS
 + 
USB_DEVICE_CONFIG_LPCIP3511HS
];

133 #ià((
USB_DEVICE_CONFIG_LPCIP3511FS
 + 
USB_DEVICE_CONFIG_LPCIP3511HS
) == 1U)

134 
USB_CONTROLLER_DATA
 
	$USB_RAM_ADDRESS_ALIGNMENT
(256è
ušt32_t


135 
s_EpCommªdStusLi¡1
[((
USB_DEVICE_CONFIG_ENDPOINTS
 + 0x03U) & 0xFFFFFFFCU) * 4];

136 
	#LPC_CONTROLLER_ENDPOINT_LIST_ARRAY
 \

138 &
s_EpCommªdStusLi¡1
[0] \

139 
	}

	)
}

141 #–if((
USB_DEVICE_CONFIG_LPCIP3511FS
 + 
USB_DEVICE_CONFIG_LPCIP3511HS
) == 2U)

142 
USB_CONTROLLER_DATA
 
	$USB_RAM_ADDRESS_ALIGNMENT
(256è
ušt32_t


143 
s_EpCommªdStusLi¡1
[((
USB_DEVICE_CONFIG_ENDPOINTS
 + 0x03U) & 0xFFFFFFFCU) * 4];

144 
USB_CONTROLLER_DATA
 
	$USB_RAM_ADDRESS_ALIGNMENT
(256è
ušt32_t


145 
s_EpCommªdStusLi¡2
[((
USB_DEVICE_CONFIG_ENDPOINTS
 + 0x03U) & 0xFFFFFFFCU) * 4];

146 
	#LPC_CONTROLLER_ENDPOINT_LIST_ARRAY
 \

148 &
s_EpCommªdStusLi¡1
[0], &
s_EpCommªdStusLi¡2
[0] \

149 
	}

	)
}

155 #ià(
defšed
 
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
)

156 #ià(
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
 =ğ(
USB_DEVICE_CONFIG_LPCIP3511FS
 + 
USB_DEVICE_CONFIG_LPCIP3511HS
))

157 
	#USB_DEVICE_IP3511_ALL_IP_SUPPORT_RESERVED_BUFFER
 1u

	)

158 #–if((
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
 =ğ
USB_DEVICE_CONFIG_LPCIP3511FS
è&& (!
USB_DEVICE_CONFIG_LPCIP3511HS
))

159 
	#USB_DEVICE_IP3511_ALL_IP_SUPPORT_RESERVED_BUFFER
 1u

	)

160 #–if((
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
 =ğ
USB_DEVICE_CONFIG_LPCIP3511HS
è&& (!
USB_DEVICE_CONFIG_LPCIP3511FS
))

161 
	#USB_DEVICE_IP3511_ALL_IP_SUPPORT_RESERVED_BUFFER
 1u

	)

163 
	#USB_DEVICE_IP3511_ALL_IP_SUPPORT_RESERVED_BUFFER
 0u

	)

167 
	#USB_DEVICE_IP3511_ALL_IP_SUPPORT_RESERVED_BUFFER
 0u

	)

174 #ià(
defšed
 
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
) && (USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY)

176 
šlše
 
ušt8_t
 
	$USB_DeviûLpcIp3511MaxPack‘N“dCİy
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
)

178 #ià(
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
 =ğ(
USB_DEVICE_CONFIG_LPCIP3511HS
 + 
USB_DEVICE_CONFIG_LPCIP3511FS
))

180 #–if(
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
 =ğ
USB_DEVICE_CONFIG_LPCIP3511HS
)

181  (
Íc3511IpS‹
->
cÚŒŞËrS³ed
);

182 #–if(
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
 =ğ
USB_DEVICE_CONFIG_LPCIP3511FS
)

183 #ià(
defšed
 
USB_DEVICE_CONFIG_LPCIP3511HS
) && (USB_DEVICE_CONFIG_LPCIP3511HS)

184 ià(
Íc3511IpS‹
->
cÚŒŞËrS³ed
)

196 
	}
}

198 
ušt8_t
 *
	$USB_DeviûLpcIp3511M®locMaxPack‘Bufãr
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
,

199 
ušt32_t
 
muÉe64
)

201 
ušt32_t
 
b™sIndex
;

202 
ušt8_t
 
numIndex
;

203 
	`USB_OSA_SR_ALLOC
();

205 
muÉe64
 = ((multile64 + 63) / 64);

206 
b™sIndex
 = 0;

207 
	`USB_OSA_ENTER_CRITICAL
();

210 
numIndex
 = 0;

211 ; 
numIndex
 < 
muÉe64
; ++numIndex)

213 ià(
b™sIndex
 >ğ
USB_DEVICE_IP3511_BITS_FOR_RESERVED_BUFFER
)

215 
	`USB_OSA_EXIT_CRITICAL
();

216  
NULL
;

218 ià(
Íc3511IpS‹
->
•Re£rvedBufãrB™s
[(
b™sIndex
 / 8)] &

219 (
ušt8_t
)(0x01u << (
b™sIndex
 & 0x00000007u)))

221 
b™sIndex
++;

224 
b™sIndex
++;

226 } 
numIndex
 < 
muÉe64
);

228 ià(
numIndex
 >ğ
muÉe64
)

231 
numIndex
 = 0;‚umIndex < 
muÉe64
; ++numIndex)

233 
Íc3511IpS‹
->
•Re£rvedBufãrB™s
[((
b™sIndex
 - 
muÉe64
 + 
numIndex
) / 8)] |=

234 (
ušt8_t
)(0x01u << ((
b™sIndex
 - 
muÉe64
 + 
numIndex
) & 0x00000007u));

236 
	`USB_OSA_EXIT_CRITICAL
();

237  
Íc3511IpS‹
->
•Re£rvedBufãr
 + ((
b™sIndex
 - 
muÉe64
) * 64);

241 
	`USB_OSA_EXIT_CRITICAL
();

242  
NULL
;

244 
	}
}

246 
	$USB_DeviûLpcIp3511R–—£MaxPack‘Bufãr
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
,

247 
ušt8_t
 *
bufãr
,

248 
ušt32_t
 
bufãrSize
)

250 
ušt32_t
 
b™sIndex
;

251 
ušt8_t
 
b™sNum
;

252 
	`USB_OSA_SR_ALLOC
();

254 ià((
bufãr
 < 
Íc3511IpS‹
->
•Re£rvedBufãr
) ||

255 (
bufãr
 >ğ(
Íc3511IpS‹
->
•Re£rvedBufãr
 + 
USB_DEVICE_IP3511_ENDPOINT_RESERVED_BUFFER_SIZE
)))

259 
b™sIndex
 = (
bufãr
 - 
Íc3511IpS‹
->
•Re£rvedBufãr
) / 64;

261 
	`USB_OSA_ENTER_CRITICAL
();

262 
b™sNum
 = 0; b™sNum < ((
bufãrSize
 + 63) / 64); ++bitsNum)

264 
Íc3511IpS‹
->
•Re£rvedBufãrB™s
[((
b™sIndex
 + 
b™sNum
) / 8)] &=

265 (
ušt8_t
)(~(0x01u << ((
b™sIndex
 + 
b™sNum
) & 0x00000007u)));

267 
	`USB_OSA_EXIT_CRITICAL
();

268 
	}
}

271 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
	$USB_DeviûLpc3511IpG‘EndpoštS‹SŒuù
(

272 
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
, 
ušt8_t
 
’dpoštIndex
)

274 ià(
’dpoštIndex
 <ğ(
USB_DEVICE_CONFIG_ENDPOINTS
 * 2))

276  &(
Íc3511IpS‹
->
’dpoštS‹
[
’dpoštIndex
]);

279  
NULL
;

280 
	}
}

296 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpEndpoštPrime
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
,

297 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
,

298 
ušt8_t
 
’dpoštIndex
,

299 
ušt8_t
 *
bufãr
,

300 
ušt32_t
 
Ëngth
)

302 
ušt8_t
 
odd
;

304 
	`USB_OSA_SR_ALLOC
();

307 
	`USB_OSA_ENTER_CRITICAL
();

310 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
Œªsã¼šg
 = 1U;

313 
•S‹
->
ŒªsãrPrimedL’gth
 +ğ
Ëngth
;

314 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

315 ià((
’dpoštIndex
 >> 1Uè!ğ
USB_ENDPOINT_CONTROL
)

317 
odd
 = 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
´oduûrOdd
;

318 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
doubËBufãrBusy
++;

319 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
´oduûrOdd
 ^= 1;

324 
odd
 = 0U;

326 
•S‹
->
•BufãrStusUniÚ
[
odd
].
•BufãrStusF›ld
.
Œª§ùiÚL’gth
 = 
Ëngth
;

329 ià(
bufãr
 =ğ
NULL
)

331 
bufãr
 = 
Íc3511IpS‹
->
z”oT¿n§ùiÚD©a
;

334 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(

335 
Íc3511IpS‹
, 
’dpoštIndex
, 
odd
,

336 (
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 << 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
) |

337 
USB_LPC3511IP_ENDPOINT_ACTIVE_MASK
,

338 
Ëngth
, (
ušt32_t
)
bufãr
);

339 ià(
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 &

340 ((
USB_LPC3511IP_ENDPOINT_TOGGLE_RESET_MASK
è>> 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
))

342 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 &=

343 (~((
USB_LPC3511IP_ENDPOINT_TOGGLE_RESET_MASK
è>> 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
));

346 
	`USB_OSA_EXIT_CRITICAL
();

347  
kStus_USB_Sucûss
;

348 
	}
}

359 
	$USB_DeviûLpc3511IpPrimeNextS‘up
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
)

361 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(
Íc3511IpS‹
, 0, 1, 0, 8,†pc3511IpS‹->
£tupD©a
);

362 
	}
}

371 
	$USB_DeviûLpc3511IpS‘DeçuÉS‹
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
)

373 
ušt32_t
 
šdex
 = 0;

374 
ušt8_t
 
usbAdd»ss
;

377 
šdex
 = 0; index < 4; ++index)

379 
Íc3511IpS‹
->
•CommªdStusLi¡
[
šdex
] = 0x00000000U;

381 
šdex
 = 4; index < 
USB_DEVICE_CONFIG_ENDPOINTS
 * 4; ++index)

383 
Íc3511IpS‹
->
•CommªdStusLi¡
[
šdex
] = 
USB_LPC3511IP_ENDPOINT_DISABLE_MASK
;

387 
usbAdd»ss
 = 0U;

388 
	`USB_DeviûLpc3511IpCÚŒŞ
(
Íc3511IpS‹
, 
kUSB_DeviûCÚŒŞS‘DeviûAdd»ss
, &
usbAdd»ss
);

390 
Íc3511IpS‹
->
»gi¡”Ba£
->
EPLISTSTART
 = (
ušt32_t
îpc3511IpS‹->
•CommªdStusLi¡
;

392 
Íc3511IpS‹
->
»gi¡”Ba£
->
DATABUFSTART
 = (
ušt32_t
îpc3511IpS‹->
£tupD©a
;

394 
Íc3511IpS‹
->
»gi¡”Ba£
->
EPINUSE
 = 0x0;

395 
Íc3511IpS‹
->
»gi¡”Ba£
->
EPSKIP
 = 0x0;

397 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

398 
Íc3511IpS‹
->
»gi¡”Ba£
->
EPBUFCFG
 = 
USB_LPC3511IP_MAX_PHY_ENDPOINT_MASK
;

400 
Íc3511IpS‹
->
»gi¡”Ba£
->
EPBUFCFG
 = 0x00000000u;

403 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTSTAT
 =

404 (
USB_INTSTAT_DEV_INT_MASK
 | 
USB_INTSTAT_FRAME_INT_MASK
 | 
USB_LPC3511IP_MAX_PHY_ENDPOINT_MASK
);

406 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
 = 
USB_INTSTAT_DEV_INT_MASK
 | 
USB_LPC3511IP_MAX_PHY_ENDPOINT_MASK
;

409 
Íc3511IpS‹
->
isRe£‰šg
 = 0U;

410 
	}
}

413 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpEndpoštIn™
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
,

414 
usb_deviû_’dpošt_š™_¡ruù_t
 *
•In™
)

416 
ušt8_t
 
’dpoštIndex
 = 
	`USB_LPC3511IP_ENDPOINT_DES_INDEX
(
•In™
->
’dpoštAdd»ss
);

417 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
 =

418 
	`USB_DeviûLpc3511IpG‘EndpoštS‹SŒuù
(
Íc3511IpS‹
, 
’dpoštIndex
);

419 
ušt16_t
 
maxPack‘Size
 = 
•In™
->maxPacketSize;

422 
•S‹
->
¡©eUniÚ
.
¡©e
 = 0x00000000u;

423 
Íc3511IpS‹
->
»gi¡”Ba£
->
EPINUSE
 &ğ(~(0x01u << 
’dpoštIndex
));

425 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
 = maxPacketSize;

427 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
zÉ
 = 
•In™
->zlt;

428 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
’dpoštTy³
 = 
•In™
->
ŒªsãrTy³
;

431 ià(
USB_ENDPOINT_ISOCHRONOUS
 =ğ
•In™
->
ŒªsãrTy³
)

433 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 =

434 (
USB_LPC3511IP_ENDPOINT_ENDPOINT_TYPE_MASK
 >> 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
);

438 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 = 0x00U;

441 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(

442 
Íc3511IpS‹
, 
’dpoštIndex
, 0,

443 (
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 << 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
), 0, 0);

444 ià((
•In™
->
’dpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
è=ğ
USB_CONTROL_ENDPOINT
)

446 ià(!(
•In™
->
’dpoštAdd»ss
 & 
USB_DESCRIPTOR_ENDPOINT_ADDRESS_DIRECTION_MASK
))

449 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(
Íc3511IpS‹
, 0, 1, 0, 0, (
ušt32_t
îpc3511IpS‹->
£tupD©a
);

454 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(

455 
Íc3511IpS‹
, 
’dpoštIndex
, 1,

456 (
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 << 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
), 0, 0);

458 ià((
’dpoštIndex
 >> 1è!ğ
USB_CONTROL_ENDPOINT
)

461 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 |=

462 ((
USB_LPC3511IP_ENDPOINT_TOGGLE_RESET_MASK
è>> 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
);

465 
•S‹
->
•Pack‘Bufãr
 = 
NULL
;

466 ià((
’dpoštIndex
 >> 1Uè=ğ
USB_CONTROL_ENDPOINT
)

468 
•S‹
->
•Pack‘Bufãr
 = 
Íc3511IpS‹
->
cÚŒŞD©a
;

470 #ià(
defšed
 
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
) && (USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY)

473 ià(
	`USB_DeviûLpcIp3511MaxPack‘N“dCİy
(
Íc3511IpS‹
))

475 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

476 
ušt8_t
 *
maxPack‘Bufãr
 = 
	`USB_DeviûLpcIp3511M®locMaxPack‘Bufãr
(

477 
Íc3511IpS‹
, 
	`USB_LPC3511IP_GET_MULTIPLE_OF_64
(
maxPack‘Size
) * 2);

479 
ušt8_t
 *
maxPack‘Bufãr
 = 
	`USB_DeviûLpcIp3511M®locMaxPack‘Bufãr
(
Íc3511IpS‹
, 
maxPack‘Size
);

481 ià(
maxPack‘Bufãr
 =ğ
NULL
)

483  
kStus_USB_AÎocFa
;

485 
•S‹
->
•Pack‘Bufãr
 = 
maxPack‘Bufãr
;

490  
kStus_USB_Sucûss
;

491 
	}
}

504 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpEndpoštDeš™
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
, 
ušt8_t
 
•
)

506 
ušt8_t
 
’dpoštIndex
 = 
	`USB_LPC3511IP_ENDPOINT_DES_INDEX
(
•
);

507 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
 =

508 
	`USB_DeviûLpc3511IpG‘EndpoštS‹SŒuù
(
Íc3511IpS‹
, 
’dpoštIndex
);

511 
	`USB_DeviûLpc3511IpCªûl
(
Íc3511IpS‹
, 
•
);

513 #ià(
defšed
 
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
) && (USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY)

514 ià(
	`USB_DeviûLpcIp3511MaxPack‘N“dCİy
(
Íc3511IpS‹
))

516 ià((
’dpoštIndex
 >> 1Uè!ğ
USB_CONTROL_ENDPOINT
)

518 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

519 
	`USB_DeviûLpcIp3511R–—£MaxPack‘Bufãr
(

520 
Íc3511IpS‹
, 
•S‹
->
•Pack‘Bufãr
,

521 
	`USB_LPC3511IP_GET_MULTIPLE_OF_64
(
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
) * 2);

523 
	`USB_DeviûLpcIp3511R–—£MaxPack‘Bufãr
(
Íc3511IpS‹
, 
•S‹
->
•Pack‘Bufãr
,

524 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
);

527 
•S‹
->
•Pack‘Bufãr
 = 
NULL
;

532 
Íc3511IpS‹
->
»gi¡”Ba£
->
EPINUSE
 &ğ~(0x01U << 
’dpoštIndex
);

534 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(
Íc3511IpS‹
, 
’dpoštIndex
, 0, 
USB_LPC3511IP_ENDPOINT_DISABLE_MASK
, 0, 0);

536 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
 = 0U;

538  
kStus_USB_Sucûss
;

539 
	}
}

552 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpEndpoštSÎ
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
, 
ušt8_t
 
•
)

554 
ušt8_t
 
’dpoštIndex
 = 
	`USB_LPC3511IP_ENDPOINT_DES_INDEX
(
•
);

555 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
 =

556 
	`USB_DeviûLpc3511IpG‘EndpoštS‹SŒuù
(
Íc3511IpS‹
, 
’dpoštIndex
);

559 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
¡®Ëd
 = 1U;

562 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(
Íc3511IpS‹
, 
’dpoštIndex
, 0, 
USB_LPC3511IP_ENDPOINT_STALL_MASK
, 0, 0);

563 ià((
•
 & 
USB_ENDPOINT_NUMBER_MASK
è!ğ
USB_CONTROL_ENDPOINT
)

566 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 |=

567 ((
USB_LPC3511IP_ENDPOINT_TOGGLE_RESET_MASK
è>> 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
);

568 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 |ğ(
USB_DEVCMDSTAT_INTONNAK_AO_MASK
 | 
USB_DEVCMDSTAT_INTONNAK_AI_MASK
);

569 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(
Íc3511IpS‹
, 
’dpoštIndex
, 1, 
USB_LPC3511IP_ENDPOINT_STALL_MASK
, 0, 0);

571 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

572 ià((
Íc3511IpS‹
->
cÚŒŞËrS³ed
è&& (
USB_ENDPOINT_INTERRUPT
 =ğ
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
’dpoštTy³
))

574 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 &=

575 (~((
USB_LPC3511IP_ENDPOINT_ENDPOINT_TYPE_MASK
 | 
USB_LPC3511IP_ENDPOINT_RFTV_MASK
) >>

576 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
));

581 
	`USB_DeviûLpc3511IpCªûl
(
Íc3511IpS‹
, 
•
);

582  
kStus_USB_Sucûss
;

583 
	}
}

596 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpEndpoštUn¡®l
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
, 
ušt8_t
 
•
)

598 
ušt8_t
 
’dpoštIndex
 = 
	`USB_LPC3511IP_ENDPOINT_DES_INDEX
(
•
);

599 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
 =

600 
	`USB_DeviûLpc3511IpG‘EndpoštS‹SŒuù
(
Íc3511IpS‹
, 
’dpoštIndex
);

604 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
¡®Ëd
 = 0U;

607 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT_AND
(
Íc3511IpS‹
, 
’dpoštIndex
, 0, (~
USB_LPC3511IP_ENDPOINT_STALL_MASK
));

608 ià((
•
 & 
USB_ENDPOINT_NUMBER_MASK
è!ğ
USB_CONTROL_ENDPOINT
)

610 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT_AND
(
Íc3511IpS‹
, 
’dpoštIndex
, 1, (~
USB_LPC3511IP_ENDPOINT_STALL_MASK
));

613 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 |=

614 ((
USB_LPC3511IP_ENDPOINT_TOGGLE_RESET_MASK
è>> 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
);

615 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

616 ià((
Íc3511IpS‹
->
cÚŒŞËrS³ed
) &&

617 (
USB_ENDPOINT_INTERRUPT
 =ğ
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
’dpoštTy³
))

619 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 &=

620 (~((
USB_LPC3511IP_ENDPOINT_ENDPOINT_TYPE_MASK
 | 
USB_LPC3511IP_ENDPOINT_RFTV_MASK
) >>

621 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
));

625  
kStus_USB_Sucûss
;

626 
	}
}

628 #ià((
defšed
(
USB_DEVICE_CONFIG_LOW_POWER_MODE
)) && (USB_DEVICE_CONFIG_LOW_POWER_MODE > 0U))

639 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpIÁ”ru±Su¥’d
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
)

641 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 
mes§ge
;

643 
mes§ge
.
bufãr
 = (
ušt8_t
 *)
NULL
;

644 
mes§ge
.
code
 = 
kUSB_DeviûNÙifySu¥’d
;

645 
mes§ge
.
Ëngth
 = 0U;

646 
mes§ge
.
isS‘up
 = 0U;

649 
	`USB_DeviûNÙifiÿtiÚTrigg”
(
Íc3511IpS‹
->
deviûHªdË
, &
mes§ge
);

651  
kStus_USB_Sucûss
;

652 
	}
}

664 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpIÁ”ru±Resume
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
)

666 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 
mes§ge
;

668 
mes§ge
.
bufãr
 = (
ušt8_t
 *)
NULL
;

669 
mes§ge
.
code
 = 
kUSB_DeviûNÙifyResume
;

670 
mes§ge
.
Ëngth
 = 0U;

671 
mes§ge
.
isS‘up
 = 0U;

674 
	`USB_DeviûNÙifiÿtiÚTrigg”
(
Íc3511IpS‹
->
deviûHªdË
, &
mes§ge
);

676  
kStus_USB_Sucûss
;

677 
	}
}

678 #ià(
defšed
(
USB_DEVICE_CONFIG_LPM_L1
) && (USB_DEVICE_CONFIG_LPM_L1 > 0U))

689 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpIÁ”ru±LPMSË•
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
)

691 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 
mes§ge
;

692 
ušt8_t
 
»mÙewakeup
;

694 
mes§ge
.
bufãr
 = (
ušt8_t
 *)
NULL
;

695 
mes§ge
.
code
 = 
kUSB_DeviûNÙifyLPMSË•
;

696 
mes§ge
.
Ëngth
 = 0U;

697 
mes§ge
.
isS‘up
 = 0U;

699 
»mÙewakeup
 =

700 (
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 & 
USB_DEVCMDSTAT_LPM_REWP_MASK
è>> 
USB_DEVCMDSTAT_LPM_REWP_SHIFT
;

701 
	`USB_DeviûS‘Stus
(
Íc3511IpS‹
->
deviûHªdË
, 
kUSB_DeviûStusRemÙeWakeup
, &
»mÙewakeup
);

704 
	`USB_DeviûNÙifiÿtiÚTrigg”
(
Íc3511IpS‹
->
deviûHªdË
, &
mes§ge
);

706  
kStus_USB_Sucûss
;

707 
	}
}

712 
ušt32_t
 
	$USB_DeviûLpc3511IpTok’Upd©e
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
,

713 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
,

714 
ušt8_t
 
’dpoštIndex
,

715 
ušt8_t
 
chªgedOdd
)

717 
ušt32_t
 
Ëngth
;

718 
ušt32_t
 
šdex
;

719 
ušt8_t
 *
de¡Bufãr
;

720 
ušt8_t
 *
sourûBufãr
;

721 
ušt8_t
 
odd
;

723 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

724 ià(
chªgedOdd
)

726 
odd
 = 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
cÚsum”Odd
;

727 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
cÚsum”Odd
 ^= 1;

728 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
doubËBufãrBusy
--;

733 
odd
 = 0U;

737 ià((
’dpoštIndex
 & 0x01U) == 0x00u)

740 
Ëngth
 = *(((
ušt32_t
 *)
Íc3511IpS‹
->
»gi¡”Ba£
->
EPLISTSTART
è+ 
’dpoštIndex
 * 2 + 
odd
);

742 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

743 ià(
Íc3511IpS‹
->
cÚŒŞËrS³ed
)

745 
Ëngth
 =

746 (
Ëngth
 & 
USB_LPC3511IPHS_ENDPOINT_BUFFER_NBYTES_MASK
è>> 
USB_LPC3511IPHS_ENDPOINT_BUFFER_NBYTES_SHIFT
;

751 
Ëngth
 =

752 (
Ëngth
 & 
USB_LPC3511IPFS_ENDPOINT_BUFFER_NBYTES_MASK
è>> 
USB_LPC3511IPFS_ENDPOINT_BUFFER_NBYTES_SHIFT
;

754 
Ëngth
 = 
•S‹
->
•BufãrStusUniÚ
[
odd
].
•BufãrStusF›ld
.
Œª§ùiÚL’gth
 -†ength;

759 
Ëngth
 = 
•S‹
->
•BufãrStusUniÚ
[
odd
].
•BufãrStusF›ld
.
Œª§ùiÚL’gth
;

762 #ià((
	`defšed
(
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
)) && (USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY > 0U))

763 #ià
USB_DEVICE_IP3511_ALL_IP_SUPPORT_RESERVED_BUFFER


764 ià((
•S‹
->
•BufãrStusUniÚ
[
odd
].
•BufãrStusF›ld
.
•Pack‘Cİyed
è&& (
Ëngth
 > 0U) &&

765 ((
’dpoštIndex
 & 0x01u) == 0U))

767 ià(
	`USB_DeviûLpcIp3511MaxPack‘N“dCİy
(
Íc3511IpS‹
) &&

768 (
•S‹
->
•BufãrStusUniÚ
[
odd
].
•BufãrStusF›ld
.
•Pack‘Cİyed
è&& (
Ëngth
 > 0U) &&

769 ((
’dpoštIndex
 & 0x01u) == 0U))

773 ià(((
’dpoštIndex
 >> 1Uè=ğ
USB_CONTROL_ENDPOINT
) &&

774 (
•S‹
->
•BufãrStusUniÚ
[
odd
].
•BufãrStusF›ld
.
•Pack‘Cİyed
è&& (
Ëngth
 > 0U) &&

775 ((
’dpoštIndex
 & 0x01u) == 0U))

778 
de¡Bufãr
 = &(
•S‹
->
ŒªsãrBufãr
[•S‹->
ŒªsãrDÚe
]);

779 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

780 
sourûBufãr
 = 
•S‹
->
•Pack‘Bufãr
 +

781 
odd
 * 
	`USB_LPC3511IP_GET_MULTIPLE_OF_64
(
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
);

783 
sourûBufãr
 = 
•S‹
->
•Pack‘Bufãr
;

787 ià(!(((
ušt32_t
)(
de¡Bufãr
)) & 0x00000003U))

789 
šdex
 = 0; index < (
Ëngth
 >> 2U); ++index)

791 ((
ušt32_t
 *)(
de¡Bufãr
))[
šdex
] = ((ušt32_ˆ*)(
sourûBufãr
))[index];

793 
šdex
 = index * 4; index < 
Ëngth
; ++index)

795 
de¡Bufãr
[
šdex
] = 
sourûBufãr
[index];

800 
šdex
 = 0; index < 
Ëngth
; ++index)

802 
de¡Bufãr
[
šdex
] = 
sourûBufãr
[index];

807 
•S‹
->
ŒªsãrDÚe
 +ğ
Ëngth
;

809  
Ëngth
;

810 
	}
}

812 
	$USB_DeviûLpc3511IpIÁ”ru±Tok’
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
,

813 
ušt8_t
 
’dpoštIndex
,

814 
ušt8_t
 
isS‘up
,

815 
ušt32_t
 
”rÜStus
)

817 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 
mes§ge
;

818 
ušt32_t
 
Ëngth
;

819 
ušt32_t
 
»mašL’gth
;

820 
usb_£tup_¡ruù_t
 *
£tupPack‘
;

821 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
 =

822 
	`USB_DeviûLpc3511IpG‘EndpoštS‹SŒuù
(
Íc3511IpS‹
, 
’dpoštIndex
);

823 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

825 ià((
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 &

826 ((
USB_LPC3511IP_ENDPOINT_TOGGLE_RESET_MASK
è>> 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
)) &&

827 (
USB_ENDPOINT_INTERRUPT
 =ğ
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
’dpoštTy³
) &&

828 (
Íc3511IpS‹
->
cÚŒŞËrS³ed
) &&

829 (
Íc3511IpS‹
->
•CommªdStusLi¡
[
’dpoštIndex
 * 2 + 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
cÚsum”Odd
] &

830 
USB_LPC3511IP_ENDPOINT_TOGGLE_RESET_MASK
))

832 ià(!(
Íc3511IpS‹
->
»gi¡”Ba£
->
EPTOGGLE
 & (0x01u << 
’dpoštIndex
)))

834 
ušt32_t
 
šdex
;

835 
Ëngth
 = 0;

836 
šdex
 = 0; index < ((
USB_DEVICE_CONFIG_ENDPOINTS
 + 0x03U) & 0xFFFFFFFCU) * 4; ++index)

838 ià(
Íc3511IpS‹
->
•CommªdStusLi¡
[
šdex
] & 
USB_LPC3511IP_ENDPOINT_TOGGLE_RESET_MASK
)

840 
Ëngth
++;

844 ià(
Ëngth
 <= 1)

846 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 &=

847 ~(
USB_DEVCMDSTAT_INTONNAK_AO_MASK
 | 
USB_DEVCMDSTAT_INTONNAK_AI_MASK
);

849 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 &=

850 (~((
USB_LPC3511IP_ENDPOINT_TOGGLE_RESET_MASK
è>> 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
));

851 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

853 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 |=

854 ((
USB_LPC3511IP_ENDPOINT_RFTV_MASK
 | 
USB_LPC3511IP_ENDPOINT_ENDPOINT_TYPE_MASK
) >>

855 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
);

856 
	`USB_DeviûLpc3511IpT¿n§ùiÚ
(
Íc3511IpS‹
, 
•S‹
, 
’dpoštIndex
);

863 ià((!
isS‘up
è&& (0U =ğ
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
Œªsã¼šg
))

867 ià(
isS‘up
)

869 
mes§ge
.
Ëngth
 = 8U;

870 
mes§ge
.
bufãr
 = (
Íc3511IpS‹
->
£tupD©a
);

872 ià(
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
Œªsã¼šg
)

874 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
Œªsã¼šg
 = 0U;

875 ià(
Íc3511IpS‹
->
•CommªdStusLi¡
[0] & 
USB_LPC3511IP_ENDPOINT_ACTIVE_MASK
)

877 
	`USB_DeviûLpc3511IpCªûl
(
Íc3511IpS‹
, 
USB_CONTROL_ENDPOINT
);

880 ià(
Íc3511IpS‹
->
’dpoštS‹
[1].
¡©eUniÚ
.
¡©eB™F›ld
.
Œªsã¼šg
)

882 
Íc3511IpS‹
->
’dpoštS‹
[1].
¡©eUniÚ
.
¡©eB™F›ld
.
Œªsã¼šg
 = 0U;

883 ià(
Íc3511IpS‹
->
•CommªdStusLi¡
[2] & 
USB_LPC3511IP_ENDPOINT_ACTIVE_MASK
)

885 
	`USB_DeviûLpc3511IpCªûl
(
Íc3511IpS‹
, (0x80u | 
USB_CONTROL_ENDPOINT
));

889 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT_AND
(

890 
Íc3511IpS‹
, 0, 0, (~(
USB_LPC3511IP_ENDPOINT_STALL_MASK
 | 
USB_LPC3511IP_ENDPOINT_ACTIVE_MASK
)));

891 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT_AND
(

892 
Íc3511IpS‹
, 1, 0, (~(
USB_LPC3511IP_ENDPOINT_STALL_MASK
 | 
USB_LPC3511IP_ENDPOINT_ACTIVE_MASK
)));

894 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTSTAT
 = 0x03u;

896 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 |ğ
USB_DEVCMDSTAT_SETUP_MASK
;

900 
Ëngth
 = 0;

901 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

902 ià(
Íc3511IpS‹
->
•CommªdStusLi¡
[
’dpoštIndex
 * 2 + 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
cÚsum”Odd
] &

903 
USB_LPC3511IP_ENDPOINT_ACTIVE_MASK
)

908 ià(
Íc3511IpS‹
->
•CommªdStusLi¡
[
’dpoštIndex
 * 2] & 
USB_LPC3511IP_ENDPOINT_ACTIVE_MASK
)

914 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

915 ià((
’dpoštIndex
 >> 1Uè!ğ
USB_CONTROL_ENDPOINT
)

917 
Ëngth
 +ğ
	`USB_DeviûLpc3511IpTok’Upd©e
(
Íc3511IpS‹
, 
•S‹
, 
’dpoštIndex
, 1U);

919 ià((
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
doubËBufãrBusy
 > 0) &&

920 (!(
Íc3511IpS‹


921 ->
•CommªdStusLi¡
[
’dpoštIndex
 * 2 + 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
cÚsum”Odd
] &

922 
USB_LPC3511IP_ENDPOINT_ACTIVE_MASK
)))

924 
Ëngth
 +ğ
	`USB_DeviûLpc3511IpTok’Upd©e
(
Íc3511IpS‹
, 
•S‹
, 
’dpoštIndex
, 1U);

930 
Ëngth
 = 
	`USB_DeviûLpc3511IpTok’Upd©e
(
Íc3511IpS‹
, 
•S‹
, 
’dpoštIndex
, 0U);

934 
»mašL’gth
 = 
•S‹
->
ŒªsãrL’gth
 -ƒpS‹->
ŒªsãrDÚe
;

941 ià((
Ëngth
 > 0Uè&& (!Ö’gth % 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
)è&& (
»mašL’gth
 > 0U))

943 ()
	`USB_DeviûLpc3511IpT¿n§ùiÚ
(
Íc3511IpS‹
, 
•S‹
, 
’dpoštIndex
);

948 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
Œªsã¼šg
 = 0U;

949 
mes§ge
.
Ëngth
 = 
•S‹
->
ŒªsãrDÚe
;

950 
mes§ge
.
bufãr
 = 
•S‹
->
ŒªsãrBufãr
;

956 ià((
’dpoštIndex
 & 0x01Uè&& (
Ëngth
è&& (!Ö’gth % 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
)))

958 ià((
’dpoštIndex
 >> 1Uè=ğ
USB_CONTROL_ENDPOINT
)

960 
£tupPack‘
 = (
usb_£tup_¡ruù_t
 *)(&(
Íc3511IpS‹
->
£tupD©a
[0]));

964 ià(
	`USB_SHORT_FROM_LITTLE_ENDIAN
(
£tupPack‘
->
wL’gth
è> 
•S‹
->
ŒªsãrL’gth
)

966 ()
	`USB_DeviûLpc3511IpEndpoštPrime
(
Íc3511IpS‹
, 
•S‹
, 1U, 
NULL
, 0U);

970 ià((
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
zÉ
))

972 ()
	`USB_DeviûLpc3511IpEndpoštPrime
(
Íc3511IpS‹
, 
•S‹
, 
’dpoštIndex
, 
NULL
, 0U);

982 
mes§ge
.
isS‘up
 = isSetup;

983 
mes§ge
.
code
 = ((
ušt8_t
)(
’dpoštIndex
 >> 1è| (ušt8_t)(((
ušt32_t
)(endpointIndex & 0x01U) << 0x07U)));

986 
	`USB_DeviûNÙifiÿtiÚTrigg”
(
Íc3511IpS‹
->
deviûHªdË
, &
mes§ge
);

987 
	}
}

997 
	$USB_DeviûLpc3511IpIÁ”ru±Re£t
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
)

999 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 
mes§ge
;

1002 
Íc3511IpS‹
->
isRe£‰šg
 = 1U;

1004 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

1005 ià(
Íc3511IpS‹
->
cÚŒŞËrS³ed
)

1007 ià(((
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 & 
USBHSD_DEVCMDSTAT_S³ed_MASK
) >>

1008 
USBHSD_DEVCMDSTAT_S³ed_SHIFT
) == 0x02U)

1010 
Íc3511IpS‹
->
deviûS³ed
 = 
USB_SPEED_HIGH
;

1012 ià(((
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 & 
USBHSD_DEVCMDSTAT_S³ed_MASK
) >>

1013 
USBHSD_DEVCMDSTAT_S³ed_SHIFT
) == 0x01U)

1015 
Íc3511IpS‹
->
deviûS³ed
 = 
USB_SPEED_FULL
;

1024 
Íc3511IpS‹
->
deviûS³ed
 = 
USB_SPEED_FULL
;

1027 
mes§ge
.
bufãr
 = (
ušt8_t
 *)
NULL
;

1028 
mes§ge
.
code
 = 
kUSB_DeviûNÙifyBusRe£t
;

1029 
mes§ge
.
Ëngth
 = 0U;

1030 
mes§ge
.
isS‘up
 = 0U;

1032 
	`USB_DeviûNÙifiÿtiÚTrigg”
(
Íc3511IpS‹
->
deviûHªdË
, &
mes§ge
);

1033 
	}
}

1035 #ià(
defšed
(
USB_DEVICE_CONFIG_DETACH_ENABLE
) && (USB_DEVICE_CONFIG_DETACH_ENABLE))

1044 
	$USB_DeviûLpc3511IpIÁ”ru±D‘ach
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
)

1046 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 
mes§ge
;

1048 
mes§ge
.
bufãr
 = (
ušt8_t
 *)
NULL
;

1049 
mes§ge
.
code
 = 
kUSB_DeviûNÙifyD‘ach
;

1050 
mes§ge
.
Ëngth
 = 0U;

1051 
mes§ge
.
isS‘up
 = 0U;

1054 
	`USB_DeviûNÙifiÿtiÚTrigg”
(
Íc3511IpS‹
->
deviûHªdË
, &
mes§ge
);

1055 
	}
}

1058 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpIn™
(
ušt8_t
 
cÚŒŞËrId
,

1059 
usb_deviû_hªdË
 
hªdË
,

1060 
usb_deviû_cÚŒŞËr_hªdË
 *
cÚŒŞËrHªdË
)

1062 
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
 = 
NULL
;

1063 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
)) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U))

1064 
ušt32_t
 
3511FsBa£s
[] = 
USB_BASE_ADDRS
;

1066 
ušt32_t
 *
’dpoštLi¡A¼ay
[] = 
LPC_CONTROLLER_ENDPOINT_LIST_ARRAY
;

1068 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

1069 
ušt32_t
 
3511HsBa£s
[] = 
USBHSD_BASE_ADDRS
;

1070 ià((
cÚŒŞËrId
 >ğ
kUSB_CÚŒŞËrLpcIp3511Hs0
è&& (cÚŒŞËrId <ğ
kUSB_CÚŒŞËrLpcIp3511Hs1
))

1072 ià((
ušt32_t
)(
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Hs0
è>ğ((
3511HsBa£s
) / (uint32_t)))

1074  
kStus_USB_CÚŒŞËrNÙFound
;

1076 
Íc3511IpS‹
 =

1077 &
s_UsbDeviûLpc3511IpS‹
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Hs0
 + 
USB_DEVICE_CONFIG_LPCIP3511FS
];

1078 
Íc3511IpS‹
->
cÚŒŞD©a
 =

1079 
s_CÚŒŞT¿nsãrD©a
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Hs0
 + 
USB_DEVICE_CONFIG_LPCIP3511FS
];

1080 
Íc3511IpS‹
->
£tupD©a
 =

1081 
s_S‘upD©a
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Hs0
 + 
USB_DEVICE_CONFIG_LPCIP3511FS
];

1082 
Íc3511IpS‹
->
z”oT¿n§ùiÚD©a
 =

1083 
s_Z”oT¿n§ùiÚD©a
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Hs0
 + 
USB_DEVICE_CONFIG_LPCIP3511FS
];

1085 
Íc3511IpS‹
->
•CommªdStusLi¡
 =

1086 
’dpoštLi¡A¼ay
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Hs0
 + 
USB_DEVICE_CONFIG_LPCIP3511FS
];

1088 
Íc3511IpS‹
->
»gi¡”Ba£
 = (
USB_Ty³
 *)
3511HsBa£s
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Hs0
];

1092 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511FS
)) && (USB_DEVICE_CONFIG_LPCIP3511FS > 0U))

1095 ià((
cÚŒŞËrId
 < 
kUSB_CÚŒŞËrLpcIp3511Fs0
) ||

1096 ((
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Fs0
è>ğ(
ušt8_t
)
USB_DEVICE_CONFIG_LPCIP3511FS
) ||

1097 ((
ušt32_t
)(
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Fs0
è>ğ((
3511FsBa£s
) / (uint32_t))))

1099  
kStus_USB_CÚŒŞËrNÙFound
;

1101 
Íc3511IpS‹
 = &
s_UsbDeviûLpc3511IpS‹
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Fs0
];

1102 
Íc3511IpS‹
->
cÚŒŞD©a
 = 
s_CÚŒŞT¿nsãrD©a
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Fs0
];

1103 
Íc3511IpS‹
->
£tupD©a
 = 
s_S‘upD©a
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Fs0
];

1104 
Íc3511IpS‹
->
z”oT¿n§ùiÚD©a
 = 
s_Z”oT¿n§ùiÚD©a
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Fs0
];

1106 
Íc3511IpS‹
->
•CommªdStusLi¡
 = 
’dpoštLi¡A¼ay
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Fs0
];

1108 
Íc3511IpS‹
->
»gi¡”Ba£
 = (
USB_Ty³
 *)
3511FsBa£s
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Fs0
];

1112  
kStus_USB_CÚŒŞËrNÙFound
;

1116 
Íc3511IpS‹
->
cÚŒŞËrId
 = controllerId;

1117 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

1118 ià((
Íc3511IpS‹
->
cÚŒŞËrId
 >ğ
kUSB_CÚŒŞËrLpcIp3511Hs0
) &&

1119 (
Íc3511IpS‹
->
cÚŒŞËrId
 <ğ
kUSB_CÚŒŞËrLpcIp3511Hs1
))

1121 
Íc3511IpS‹
->
cÚŒŞËrS³ed
 = 1U;

1125 
Íc3511IpS‹
->
cÚŒŞËrS³ed
 = 0U;

1129 #ià((
	`defšed
(
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
)) && (USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY > 0U))

1131 ià(
	`USB_DeviûLpcIp3511MaxPack‘N“dCİy
(
Íc3511IpS‹
))

1133 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

1134 ià((
cÚŒŞËrId
 >ğ
kUSB_CÚŒŞËrLpcIp3511Hs0
è&& (cÚŒŞËrId <ğ
kUSB_CÚŒŞËrLpcIp3511Hs1
))

1136 #ià(
USB_DEVICE_IP3511_ALL_IP_SUPPORT_RESERVED_BUFFER
)

1138 
Íc3511IpS‹
->
•Re£rvedBufãr
 = (
ušt8_t
 *)

1139 
s_EpRe£rvedBufãr
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Hs0
 + 
USB_DEVICE_CONFIG_LPCIP3511FS
];

1141 
Íc3511IpS‹
->
•Re£rvedBufãr
 =

1142 (
ušt8_t
 *)
s_EpRe£rvedBufãr
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Hs0
];

1148 
Íc3511IpS‹
->
•Re£rvedBufãr
 =

1149 (
ušt8_t
 *)
s_EpRe£rvedBufãr
[
cÚŒŞËrId
 - 
kUSB_CÚŒŞËrLpcIp3511Fs0
];

1152 
cÚŒŞËrId
 = 0; cÚŒŞËrId < ((
USB_DEVICE_IP3511_BITS_FOR_RESERVED_BUFFER
 + 7) / 8); ++controllerId)

1154 
Íc3511IpS‹
->
•Re£rvedBufãrB™s
[
cÚŒŞËrId
] = 0u;

1159 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 &=

1160 (~(
USB_DEVCMDSTAT_DCON_MASK
 | 
USB_DEVCMDSTAT_DEV_EN_MASK
 | 
USB_DEVCMDSTAT_LPM_SUP_MASK
));

1162 
	`USB_DeviûLpc3511IpS‘DeçuÉS‹
(
Íc3511IpS‹
);

1164 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 |ğ(
USB_DEVCMDSTAT_DEV_EN_MASK


1165 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LOW_POWER_MODE
)) && (USB_DEVICE_CONFIG_LOW_POWER_MODE > 0U))

1167 | 
USB_DEVCMDSTAT_FORCE_NEEDCLK_MASK


1170 #ià(
	`defšed
(
USB_DEVICE_CONFIG_LPM_L1
) && (USB_DEVICE_CONFIG_LPM_L1 > 0U))

1171 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 |ğ
USB_DEVCMDSTAT_LPM_SUP_MASK
;

1172 
Íc3511IpS‹
->
»gi¡”Ba£
->
LPM
 |ğ
	`USB_LPM_HIRD_SW
(4);

1173 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 &ğ~(
USB_DEVCMDSTAT_FORCE_NEEDCLK_MASK
);

1175 
Íc3511IpS‹
->
deviûHªdË
 = 
hªdË
;

1176 *
cÚŒŞËrHªdË
 = 
Íc3511IpS‹
;

1178  
kStus_USB_Sucûss
;

1179 
	}
}

1181 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpDeš™
(
usb_deviû_cÚŒŞËr_hªdË
 
cÚŒŞËrHªdË
)

1183 
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
 = (usb_deviû_Íc3511_¡©e_¡ruù_ˆ*)
cÚŒŞËrHªdË
;

1184 
ušt32_t
 
usbAdd»ss
;

1186 ià(
cÚŒŞËrHªdË
 =ğ
NULL
)

1188  
kStus_USB_Inv®idHªdË
;

1191 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTSTAT
 =

1192 (
USB_INTSTAT_DEV_INT_MASK
 | 
USB_INTSTAT_FRAME_INT_MASK
 | 
USB_LPC3511IP_MAX_PHY_ENDPOINT_MASK
);

1194 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
 = 0U;

1196 
usbAdd»ss
 = 0U;

1197 
	`USB_DeviûLpc3511IpCÚŒŞ
(
Íc3511IpS‹
, 
kUSB_DeviûCÚŒŞS‘DeviûAdd»ss
, &
usbAdd»ss
);

1198 #ià(
	`defšed
(
USB_DEVICE_CONFIG_LPM_L1
) && (USB_DEVICE_CONFIG_LPM_L1 > 0U))

1199 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 &ğ~
USB_DEVCMDSTAT_LPM_SUP_MASK
;

1202 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 &ğ(~(
USB_DEVCMDSTAT_DCON_MASK
 | 
USB_DEVCMDSTAT_DEV_EN_MASK
));

1204  
kStus_USB_Sucûss
;

1205 
	}
}

1207 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpG‘Aùu®BufãrAndPrime
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
,

1208 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
,

1209 
ušt8_t
 
’dpoštIndex
,

1210 
ušt8_t
 
chªgedOdd
)

1212 
ušt32_t
 
šdex
;

1213 
ušt8_t
 *
de¡Bufãr
;

1214 
ušt8_t
 *
aùu®Bufãr
;

1215 
ušt32_t
 
Ëngth
;

1216 
ušt8_t
 
odd
;

1218 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

1219 ià(
chªgedOdd
)

1221 
odd
 = 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
´oduûrOdd
;

1226 
odd
 = 0;

1228 
aùu®Bufãr
 = 
•S‹
->
ŒªsãrBufãr
 +ƒpS‹->
ŒªsãrPrimedL’gth
;

1229 
Ëngth
 = 
•S‹
->
ŒªsãrL’gth
 -ƒpS‹->
ŒªsãrPrimedL’gth
;

1231 ià(
Ëngth
 > 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
)

1233 
Ëngth
 = 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
;

1236 
•S‹
->
•BufãrStusUniÚ
[
odd
].
•BufãrStusF›ld
.
•Pack‘Cİyed
 = 0;

1238 
šdex
 = (
’dpoštIndex
 & 0x01u);

1239 ià(
Ëngth
 > 0U)

1241 #ià((
	`defšed
(
USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY
)) && (USB_DEVICE_IP3511_RESERVED_BUFFER_FOR_COPY > 0U))

1243 #ià(!
USB_DEVICE_IP3511_ALL_IP_SUPPORT_RESERVED_BUFFER
)

1244 
	#USB_DEVICE_IP3511_NEED_CHECK_BUFFER
 (1u)

	)

1246 ià(
	`USB_DeviûLpcIp3511MaxPack‘N“dCİy
(
Íc3511IpS‹
))

1249 
	#USB_DEVICE_IP3511_NEED_CHECK_BUFFER
 (1u)

	)

1251 ià(((
’dpoštIndex
 >> 1Uè=ğ
USB_CONTROL_ENDPOINT
))

1255 ià((((
ušt32_t
)
aùu®Bufãr
 & 0x0000003FU) != 0U) ||

1256 (((
ušt32_t
)
aùu®Bufãr
 & 0xFFC00000Uè!ğ(
Íc3511IpS‹
->
»gi¡”Ba£
->
DATABUFSTART
 & 0xFFC00000U))

1257 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

1258 || ((
Íc3511IpS‹
->
cÚŒŞËrS³ed
è&& (!
šdex
) &&

1259 (
Ëngth
 !ğ
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
)))

1264 
•S‹
->
•BufãrStusUniÚ
[
odd
].
•BufãrStusF›ld
.
•Pack‘Cİyed
 = 1U;

1266 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

1267 
de¡Bufãr
 =

1268 (
ušt8_t
 *)(
•S‹
->
•Pack‘Bufãr
 + (
odd
 * 
	`USB_LPC3511IP_GET_MULTIPLE_OF_64
(

1269 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
)));

1271 
de¡Bufãr
 = (
ušt8_t
 *)(
•S‹
->
•Pack‘Bufãr
);

1273 ià(
šdex
)

1276 ià(!(((
ušt32_t
)
aùu®Bufãr
) & 0x00000003U))

1278 
šdex
 = 0; index < ((
Ëngth
 + 0x03U) >> 2U); ++index)

1280 ((
ušt32_t
 *)(
de¡Bufãr
))[
šdex
] = ((ušt32_ˆ*)
aùu®Bufãr
)[index];

1285 
šdex
 = 0; index < 
Ëngth
; ++index)

1287 
de¡Bufãr
[
šdex
] = 
aùu®Bufãr
[index];

1293 
Ëngth
 = 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
maxPack‘Size
;

1295 
aùu®Bufãr
 = 
de¡Bufãr
;

1298 #ià(
defšed
 
USB_DEVICE_IP3511_NEED_CHECK_BUFFER
) && (USB_DEVICE_IP3511_NEED_CHECK_BUFFER)

1302 ià((((
ušt32_t
)
aùu®Bufãr
 & 0x0000003FU) != 0U) ||

1303 (((
ušt32_t
)
aùu®Bufãr
 & 0xFFC00000Uè!ğ(
Íc3511IpS‹
->
»gi¡”Ba£
->
DATABUFSTART
 & 0xFFC00000U))

1304 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

1305 || ((
Íc3511IpS‹
->
cÚŒŞËrS³ed
è&& (!
šdex
è&& ((
Ëngth
 & 0x00000003u) != 0u)))

1310  
kStus_USB_E¼Ü
;

1317 ià(0U =ğ
Íc3511IpS‹
->
isRe£‰šg
)

1319  
	`USB_DeviûLpc3511IpEndpoštPrime
(
Íc3511IpS‹
, 
•S‹
, 
’dpoštIndex
, 
aùu®Bufãr
, 
Ëngth
);

1323  
kStus_USB_E¼Ü
;

1325 
	}
}

1326 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpT¿n§ùiÚ
(
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
,

1327 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
,

1328 
ušt8_t
 
’dpoštIndex
)

1330 
usb_¡©us_t
 
¡©us
 = 
kStus_USB_E¼Ü
;

1332 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

1334 ià((
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 &

1335 ((
USB_LPC3511IP_ENDPOINT_TOGGLE_RESET_MASK
è>> 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
)) &&

1336 (
USB_ENDPOINT_INTERRUPT
 =ğ
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
’dpoštTy³
è&& (
Íc3511IpS‹
->
cÚŒŞËrS³ed
))

1338 
ušt32_t
 
š‹¼u±Mask
;

1339 
š‹¼u±Mask
 = 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
;

1340 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
 = 0;

1342 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 |ğ(
USB_DEVCMDSTAT_INTONNAK_AO_MASK
 | 
USB_DEVCMDSTAT_INTONNAK_AI_MASK
);

1343 
ušt32_t
 
commªdlŸtV®ue
 = 
USB_LPC3511IP_ENDPOINT_STALL_MASK
;

1344 
commªdlŸtV®ue
 &=

1345 
Íc3511IpS‹
->
•CommªdStusLi¡
[
’dpoštIndex
 * 2 + 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
´oduûrOdd
];

1347 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

1348 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(

1349 
Íc3511IpS‹
, 
’dpoštIndex
, 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
´oduûrOdd
,

1350 (
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 << 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
) |

1351 
commªdlŸtV®ue
,

1352 0U, (
ušt32_t
)
Íc3511IpS‹
->
z”oT¿n§ùiÚD©a
);

1354 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT
(

1355 
Íc3511IpS‹
, 
’dpoštIndex
, 0,

1356 (
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
•CÚŒŞDeçuÉ
 << 
USB_LPC3511IP_ENDPOINT_CONFIGURE_BITS_SHIFT
) |

1357 
commªdlŸtV®ue
,

1358 0U, (
ušt32_t
)
Íc3511IpS‹
->
z”oT¿n§ùiÚD©a
);

1360 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
 = 
š‹¼u±Mask
;

1361  
kStus_USB_Sucûss
;

1366 ià((
•S‹
->
ŒªsãrL’gth
 <ğ•S‹->
ŒªsãrPrimedL’gth
) && (epState->transferLength != 0))

1368  
kStus_USB_Sucûss
;

1371 #ià(
defšed
 
USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE
) && (USB_DEVICE_IP3511_DOUBLE_BUFFER_ENABLE)

1372 
ušt32_t
 
š‹¼u±Mask
;

1374 ià((
’dpoštIndex
 >> 1Uè!ğ
USB_CONTROL_ENDPOINT
)

1377 
š‹¼u±Mask
 = 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
;

1378 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
 = 0;

1383 
¡©us
 = 
	`USB_DeviûLpc3511IpG‘Aùu®BufãrAndPrime
(
Íc3511IpS‹
, 
•S‹
, 
’dpoštIndex
, 1U);

1384 ià(
¡©us
 !ğ
kStus_USB_Sucûss
)

1388 } (
•S‹
->
ŒªsãrL’gth
 >ƒpS‹->
ŒªsãrPrimedL’gth
) &&

1389 (
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
doubËBufãrBusy
 < 2));

1393 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
 = 
š‹¼u±Mask
;

1398 
¡©us
 = 
	`USB_DeviûLpc3511IpG‘Aùu®BufãrAndPrime
(
Íc3511IpS‹
, 
•S‹
, 
’dpoštIndex
, 0U);

1400  
¡©us
;

1401 
	}
}

1403 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpS’d
(
usb_deviû_cÚŒŞËr_hªdË
 
cÚŒŞËrHªdË
,

1404 
ušt8_t
 
’dpoštAdd»ss
,

1405 
ušt8_t
 *
bufãr
,

1406 
ušt32_t
 
Ëngth
)

1408 
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
 = (usb_deviû_Íc3511_¡©e_¡ruù_ˆ*)
cÚŒŞËrHªdË
;

1409 
ušt8_t
 
’dpoštIndex
 = 
	`USB_LPC3511IP_ENDPOINT_DES_INDEX
(
’dpoštAdd»ss
);

1410 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
 =

1411 
	`USB_DeviûLpc3511IpG‘EndpoštS‹SŒuù
(
Íc3511IpS‹
, 
’dpoštIndex
);

1413 ià(1U =ğ
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
Œªsã¼šg
)

1415  
kStus_USB_E¼Ü
;

1419 
•S‹
->
ŒªsãrDÚe
 = 0U;

1420 
•S‹
->
ŒªsãrBufãr
 = 
bufãr
;

1421 
•S‹
->
ŒªsãrL’gth
 = 
Ëngth
;

1422 
•S‹
->
ŒªsãrPrimedL’gth
 = 0U;

1424  
	`USB_DeviûLpc3511IpT¿n§ùiÚ
(
Íc3511IpS‹
, 
•S‹
, 
’dpoštIndex
);

1430 ià((0U =ğ
Ëngth
è&& (
USB_CONTROL_ENDPOINT
 =ğ(
’dpoštAdd»ss
 & 
USB_ENDPOINT_NUMBER_MASK
)))

1432 
	`USB_DeviûLpc3511IpPrimeNextS‘up
(
Íc3511IpS‹
);

1435 
	}
}

1437 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpRecv
(
usb_deviû_cÚŒŞËr_hªdË
 
cÚŒŞËrHªdË
,

1438 
ušt8_t
 
’dpoštAdd»ss
,

1439 
ušt8_t
 *
bufãr
,

1440 
ušt32_t
 
Ëngth
)

1442  
	`USB_DeviûLpc3511IpS’d
(
cÚŒŞËrHªdË
, 
’dpoštAdd»ss
, 
bufãr
, 
Ëngth
);

1443 
	}
}

1445 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpCªûl
(
usb_deviû_cÚŒŞËr_hªdË
 
cÚŒŞËrHªdË
, 
ušt8_t
 
•
)

1447 
ušt8_t
 
di§bËIÁ”ru±
;

1449 
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
 = (usb_deviû_Íc3511_¡©e_¡ruù_ˆ*)
cÚŒŞËrHªdË
;

1450 
usb_deviû_ÿÎback_mes§ge_¡ruù_t
 
mes§ge
;

1451 
ušt8_t
 
’dpoštIndex
 = 
	`USB_LPC3511IP_ENDPOINT_DES_INDEX
(
•
);

1452 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
 =

1453 
	`USB_DeviûLpc3511IpG‘EndpoštS‹SŒuù
(
Íc3511IpS‹
, 
’dpoštIndex
);

1456 ià(
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
Œªsã¼šg
)

1458 
di§bËIÁ”ru±
 = 0u;

1460 ià(
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
 & (
ušt32_t
)(0x01u << 
’dpoštIndex
))

1462 
di§bËIÁ”ru±
 = 1u;

1463 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
 &ğ(
ušt32_t
)(~(0x01u << 
’dpoštIndex
));

1468 ià(
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
doubËBufãrBusy
 == 2)

1470 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
doubËBufãrBusy
 = 1;

1474 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
doubËBufãrBusy
 = 0;

1477 
Íc3511IpS‹
->
»gi¡”Ba£
->
EPSKIP
 |ğ(0x01U << 
’dpoštIndex
);

1478 
Íc3511IpS‹
->
»gi¡”Ba£
->
EPSKIP
 & (0x01U << 
’dpoštIndex
))

1481 ià(
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
doubËBufãrBusy
)

1483 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
´oduûrOdd
 =

1484 ((
Íc3511IpS‹
->
»gi¡”Ba£
->
EPINUSE
 & ((
ušt32_t
)(0x01 << 
’dpoštIndex
))) >>ƒndpointIndex);

1485 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
´oduûrOdd
 ^= 1;

1486 
Íc3511IpS‹
->
»gi¡”Ba£
->
EPINUSE
 |=

1487 (
ušt32_t
)(
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
´oduûrOdd
 << 
’dpoštIndex
);

1489 } 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
doubËBufãrBusy
);

1491 ià(
di§bËIÁ”ru±
)

1494 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTSTAT
 = (0x01U << 
’dpoštIndex
);

1495 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
 |ğ(
ušt32_t
)(0x01u << 
’dpoštIndex
);

1498 
mes§ge
.
Ëngth
 = 
USB_UNINITIALIZED_VAL_32
;

1499 
mes§ge
.
bufãr
 = 
•S‹
->
ŒªsãrBufãr
;

1500 
mes§ge
.
code
 = 
•
;

1501 
mes§ge
.
isS‘up
 = 0U;

1502 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
Œªsã¼šg
 = 0U;

1503 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
´oduûrOdd
 =

1504 ((
Íc3511IpS‹
->
»gi¡”Ba£
->
EPINUSE
 & ((
ušt32_t
)(0x01 << 
’dpoštIndex
))) >>ƒndpointIndex);

1505 
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
cÚsum”Odd
 =

1506 ((
Íc3511IpS‹
->
»gi¡”Ba£
->
EPINUSE
 & ((
ušt32_t
)(0x01 << 
’dpoštIndex
))) >>ƒndpointIndex);

1507 
	`USB_DeviûNÙifiÿtiÚTrigg”
(
Íc3511IpS‹
->
deviûHªdË
, &
mes§ge
);

1509  
kStus_USB_Sucûss
;

1510 
	}
}

1512 
usb_¡©us_t
 
	$USB_DeviûLpc3511IpCÚŒŞ
(
usb_deviû_cÚŒŞËr_hªdË
 
cÚŒŞËrHªdË
,

1513 
usb_deviû_cÚŒŞ_ty³_t
 
ty³
,

1514 *
·¿m
)

1516 
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
 = (usb_deviû_Íc3511_¡©e_¡ruù_ˆ*)
cÚŒŞËrHªdË
;

1517 
usb_¡©us_t
 
”rÜ
 = 
kStus_USB_E¼Ü
;

1518 
ušt32_t
 
tmp32V®ue
;

1519 
ušt8_t
 
tmp8V®ue
;

1520 #ià((
	`defšed
(
USB_DEVICE_CONFIG_REMOTE_WAKEUP
)) && (USB_DEVICE_CONFIG_REMOTE_WAKEUP > 0U))

1521 
usb_deviû_¡ruù_t
 *
deviûHªdË
;

1523 
usb_deviû_Íc3511_’dpošt_¡©e_¡ruù_t
 *
•S‹
;

1525 ià(
cÚŒŞËrHªdË
 =ğ
NULL
)

1527  
kStus_USB_Inv®idHªdË
;

1530 #ià((
	`defšed
(
USB_DEVICE_CONFIG_REMOTE_WAKEUP
)) && (USB_DEVICE_CONFIG_REMOTE_WAKEUP > 0U))

1531 
deviûHªdË
 = (
usb_deviû_¡ruù_t
 *)
Íc3511IpS‹
->deviceHandle;

1534 
ty³
)

1536 
kUSB_DeviûCÚŒŞRun
:

1537 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 |ğ(
USB_DEVCMDSTAT_DCON_MASK
);

1540 
kUSB_DeviûCÚŒŞStİ
:

1541 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 &ğ(~
USB_DEVCMDSTAT_DCON_MASK
);

1544 
kUSB_DeviûCÚŒŞEndpoštIn™
:

1545 ià(
·¿m
)

1547 
”rÜ
 = 
	`USB_DeviûLpc3511IpEndpoštIn™
(
Íc3511IpS‹
, (
usb_deviû_’dpošt_š™_¡ruù_t
 *)
·¿m
);

1551 
kUSB_DeviûCÚŒŞEndpoštDeš™
:

1552 ià(
·¿m
)

1554 
tmp8V®ue
 = *((
ušt8_t
 *)
·¿m
);

1555 
”rÜ
 = 
	`USB_DeviûLpc3511IpEndpoštDeš™
(
Íc3511IpS‹
, 
tmp8V®ue
);

1559 
kUSB_DeviûCÚŒŞEndpoštSÎ
:

1560 ià(
·¿m
)

1562 
tmp8V®ue
 = *((
ušt8_t
 *)
·¿m
);

1563 
”rÜ
 = 
	`USB_DeviûLpc3511IpEndpoštSÎ
(
Íc3511IpS‹
, 
tmp8V®ue
);

1567 
kUSB_DeviûCÚŒŞEndpoštUn¡®l
:

1568 ià(
·¿m
)

1570 
tmp8V®ue
 = *((
ušt8_t
 *)
·¿m
);

1571 
”rÜ
 = 
	`USB_DeviûLpc3511IpEndpoštUn¡®l
(
Íc3511IpS‹
, 
tmp8V®ue
);

1575 
kUSB_DeviûCÚŒŞG‘DeviûStus
:

1576 ià(
·¿m
)

1578 *((
ušt16_t
 *)
·¿m
) =

1579 (
USB_DEVICE_CONFIG_SELF_POWER
 << (
USB_REQUEST_STANDARD_GET_STATUS_DEVICE_SELF_POWERED_SHIFT
))

1580 #ià((
	`defšed
(
USB_DEVICE_CONFIG_REMOTE_WAKEUP
)) && (USB_DEVICE_CONFIG_REMOTE_WAKEUP > 0U))

1581 | ((
ušt16_t
)(((
ušt32_t
)
deviûHªdË
->
»mÙewakeup
)

1582 << (
USB_REQUEST_STANDARD_GET_STATUS_DEVICE_REMOTE_WARKUP_SHIFT
)))

1585 
”rÜ
 = 
kStus_USB_Sucûss
;

1589 
kUSB_DeviûCÚŒŞG‘EndpoštStus
:

1590 ià(
·¿m
)

1592 
usb_deviû_’dpošt_¡©us_¡ruù_t
 *
’dpoštStus
 = (usb_deviû_’dpošt_¡©us_¡ruù_ˆ*)
·¿m
;

1594 ià(((
’dpoštStus
->
’dpoštAdd»ss
è& 
USB_ENDPOINT_NUMBER_MASK
è< 
USB_DEVICE_CONFIG_ENDPOINTS
)

1596 
•S‹
 = 
	`USB_DeviûLpc3511IpG‘EndpoštS‹SŒuù
(

1597 
Íc3511IpS‹
, 
	`USB_LPC3511IP_ENDPOINT_DES_INDEX
(
’dpoštStus
->
’dpoštAdd»ss
));

1598 
’dpoštStus
->’dpoštStu ğ(
ušt16_t
)(
•S‹
->
¡©eUniÚ
.
¡©eB™F›ld
.
¡®Ëd
 == 1U) ?

1599 
kUSB_DeviûEndpoštS‹SÎed
 :

1600 
kUSB_DeviûEndpoštS‹IdË
;

1601 
”rÜ
 = 
kStus_USB_Sucûss
;

1606 
kUSB_DeviûCÚŒŞS‘DeviûAdd»ss
:

1607 ià(
·¿m
)

1609 
tmp8V®ue
 = *((
ušt8_t
 *)
·¿m
);

1610 
tmp32V®ue
 = 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
;

1611 
tmp32V®ue
 &ğ(~
USB_DEVCMDSTAT_DEV_ADDR_MASK
);

1612 
tmp32V®ue
 |ğ(
tmp8V®ue
 & 
USB_DEVCMDSTAT_DEV_ADDR_MASK
);

1613 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 = 
tmp32V®ue
;

1614 
”rÜ
 = 
kStus_USB_Sucûss
;

1618 
kUSB_DeviûCÚŒŞG‘SynchF¿me
:

1621 #ià
	`defšed
(
USB_DEVICE_CONFIG_REMOTE_WAKEUP
) && (USB_DEVICE_CONFIG_REMOTE_WAKEUP > 0U)

1622 
kUSB_DeviûCÚŒŞResume
:

1624 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 |ğ
USB_DEVCMDSTAT_FORCE_NEEDCLK_MASK
;

1625 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 &ğ~
USB_DEVCMDSTAT_DSUS_MASK
;

1626 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 & 
USB_DEVCMDSTAT_DSUS_MASK
)

1630 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 &=

1631 ~(
USB_DEVCMDSTAT_FORCE_NEEDCLK_MASK
 | 
USB_LPC3511IP_DEVCMDSTAT_INTERRUPT_WC_MASK
);

1632 
”rÜ
 = 
kStus_USB_Sucûss
;

1634 #ià(
	`defšed
(
USB_DEVICE_CONFIG_LPM_L1
) && (USB_DEVICE_CONFIG_LPM_L1 > 0U))

1635 
kUSB_DeviûCÚŒŞSË•Resume
:

1637 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 |ğ
USB_DEVCMDSTAT_FORCE_NEEDCLK_MASK
;

1638 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 &ğ~
USB_DEVCMDSTAT_LPM_SUS_MASK
;

1639 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 & 
USB_DEVCMDSTAT_LPM_SUS_MASK
)

1641 
	`__NOP
();

1644 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 &=

1645 ~(
USB_DEVCMDSTAT_FORCE_NEEDCLK_MASK
 | 
USB_LPC3511IP_DEVCMDSTAT_INTERRUPT_WC_MASK
);

1646 
”rÜ
 = 
kStus_USB_Sucûss
;

1649 
kUSB_DeviûCÚŒŞG‘RemÙeWakeUp
:

1650 *((
ušt8_t
 *)
·¿m
èğ!!(
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 & 
USB_DEVCMDSTAT_LPM_REWP_MASK
);

1654 
kUSB_DeviûCÚŒŞS‘DeçuÉStus
:

1655 
tmp32V®ue
 = 0U;mp32V®u< 
USB_DEVICE_CONFIG_ENDPOINTS
;mp32Value++)

1657 
	`USB_DeviûLpc3511IpEndpoštDeš™
(
Íc3511IpS‹
, (
tmp32V®ue
 | (
USB_IN
 << 0x07U)));

1658 
	`USB_DeviûLpc3511IpEndpoštDeš™
(
Íc3511IpS‹
, (
tmp32V®ue
 | (
USB_OUT
 << 0x07U)));

1660 
	`USB_DeviûLpc3511IpS‘DeçuÉS‹
(
Íc3511IpS‹
);

1661 
”rÜ
 = 
kStus_USB_Sucûss
;

1664 
kUSB_DeviûCÚŒŞG‘S³ed
:

1665 ià(
·¿m
)

1667 *((
ušt8_t
 *)
·¿m
èğ
Íc3511IpS‹
->
deviûS³ed
;

1668 
”rÜ
 = 
kStus_USB_Sucûss
;

1671 
kUSB_DeviûCÚŒŞG‘OtgStus
:

1673 
kUSB_DeviûCÚŒŞS‘OtgStus
:

1675 #ià(
	`defšed
(
USB_DEVICE_CONFIG_USB20_TEST_MODE
) && (USB_DEVICE_CONFIG_USB20_TEST_MODE > 0U))

1676 
kUSB_DeviûCÚŒŞS‘Te¡Mode
:

1677 ià(
·¿m
)

1679 
tmp8V®ue
 = *((
ušt8_t
 *)
·¿m
);

1680 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LPCIP3511HS
)) && (USB_DEVICE_CONFIG_LPCIP3511HS > 0U))

1681 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 |=

1682 ((
ušt32_t
)(
tmp8V®ue
è<< 
USBHSD_DEVCMDSTAT_PHY_TEST_MODE_SHIFT
);

1684 
”rÜ
 = 
kStus_USB_Sucûss
;

1692  
”rÜ
;

1693 
	}
}

1695 
	$USB_DeviûLpcIp3511I¤FunùiÚ
(*
deviûHªdË
)

1697 
usb_deviû_¡ruù_t
 *
hªdË
 = (usb_deviû_¡ruù_ˆ*)
deviûHªdË
;

1698 
usb_deviû_Íc3511_¡©e_¡ruù_t
 *
Íc3511IpS‹
;

1699 
ušt32_t
 
š‹¼u±Stus
;

1700 
ušt32_t
 
usbE¼ÜCode
;

1701 
ušt32_t
 
devS‹
;

1703 ià(
NULL
 =ğ
deviûHªdË
)

1708 
Íc3511IpS‹
 = (
usb_deviû_Íc3511_¡©e_¡ruù_t
 *)(
hªdË
->
cÚŒŞËrHªdË
);

1710 
š‹¼u±Stus
 = 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTSTAT
;

1711 
Íc3511IpS‹
->
»gi¡”Ba£
->
INTSTAT
 = 
š‹¼u±Stus
;

1712 
š‹¼u±Stus
 &ğ
Íc3511IpS‹
->
»gi¡”Ba£
->
INTEN
;

1714 
usbE¼ÜCode
 = (
Íc3511IpS‹
->
»gi¡”Ba£
->
INFO
 & 
USB_INFO_ERR_CODE_MASK
);

1717 ià(
š‹¼u±Stus
 & 
USB_INTSTAT_DEV_INT_MASK
)

1720 
devS‹
 = 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
;

1721 
devS‹
 &ğ~(
USB_DEVCMDSTAT_SETUP_MASK
);

1722 
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 = (
devS‹
 | 
USB_LPC3511IP_DEVCMDSTAT_INTERRUPT_WC_MASK
);

1725 ià(
devS‹
 & 
USB_DEVCMDSTAT_DRES_C_MASK
)

1727 
	`USB_DeviûLpc3511IpIÁ”ru±Re£t
(
Íc3511IpS‹
);

1730 #ià(
	`defšed
(
USB_DEVICE_CONFIG_DETACH_ENABLE
) && (USB_DEVICE_CONFIG_DETACH_ENABLE))

1732 ià(
devS‹
 & 
USB_DEVCMDSTAT_DCON_C_MASK
)

1734 
	`USB_DeviûLpc3511IpIÁ”ru±D‘ach
(
Íc3511IpS‹
);

1739 #ià((
	`defšed
(
USB_DEVICE_CONFIG_LOW_POWER_MODE
)) && (USB_DEVICE_CONFIG_LOW_POWER_MODE > 0U))

1740 ià(
devS‹
 & 
USB_DEVCMDSTAT_DSUS_C_MASK
)

1742 ià(
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 & 
USB_DEVCMDSTAT_DSUS_MASK
)

1744 
	`USB_DeviûLpc3511IpIÁ”ru±Su¥’d
(
Íc3511IpS‹
);

1748 
	`USB_DeviûLpc3511IpIÁ”ru±Resume
(
Íc3511IpS‹
);

1751 #ià(
	`defšed
(
USB_DEVICE_CONFIG_LPM_L1
) && (USB_DEVICE_CONFIG_LPM_L1 > 0U))

1752 ià(
devS‹
 & 
USB_DEVCMDSTAT_DSUS_C_MASK
)

1754 ià(
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 & 
USB_DEVCMDSTAT_LPM_SUS_MASK
)

1756 
	`USB_DeviûLpc3511IpIÁ”ru±LPMSË•
(
Íc3511IpS‹
);

1760 
	`USB_DeviûLpc3511IpIÁ”ru±Resume
(
Íc3511IpS‹
);

1769 ià(
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 & 
USB_DEVCMDSTAT_OTG_C_MASK
)

1776 ià(
š‹¼u±Stus
 & 
USB_LPC3511IP_MAX_PHY_ENDPOINT_MASK
)

1778 
devS‹
 = 0;

1779 ià(
š‹¼u±Stus
 & 0x01u)

1781 ià(
Íc3511IpS‹
->
»gi¡”Ba£
->
DEVCMDSTAT
 & 
USB_DEVCMDSTAT_SETUP_MASK
)

1783 
devS‹
 = 2;

1784 ià((
Íc3511IpS‹
->
’dpoštS‹
[0].
¡©eUniÚ
.
¡©eB™F›ld
.
¡®Ëd
 == 1U) ||

1785 (
Íc3511IpS‹
->
’dpoštS‹
[1].
¡©eUniÚ
.
¡©eB™F›ld
.
¡®Ëd
 == 1U))

1787 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT_AND
(

1788 
Íc3511IpS‹
, 0, 0,

1789 (~(
USB_LPC3511IP_ENDPOINT_STALL_MASK
 | 
USB_LPC3511IP_ENDPOINT_ACTIVE_MASK
)));

1790 
	`USB_LPC3511IP_ENDPOINT_SET_ENDPOINT_AND
(

1791 
Íc3511IpS‹
, 1, 0,

1792 (~(
USB_LPC3511IP_ENDPOINT_STALL_MASK
 | 
USB_LPC3511IP_ENDPOINT_ACTIVE_MASK
)));

1793 
Íc3511IpS‹
->
’dpoštS‹
[0].
¡©eUniÚ
.
¡©eB™F›ld
.
¡®Ëd
 = 0U;

1794 
Íc3511IpS‹
->
’dpoštS‹
[1].
¡©eUniÚ
.
¡©eB™F›ld
.
¡®Ëd
 = 0U;

1798 
	`USB_DeviûLpc3511IpIÁ”ru±Tok’
(
Íc3511IpS‹
, 0U, 1, 
usbE¼ÜCode
);

1802 ; 
devS‹
 < (
USB_DEVICE_CONFIG_ENDPOINTS
 * 2); ++devState)

1805 ià(
š‹¼u±Stus
 & (0x01U << 
devS‹
))

1807 
	`USB_DeviûLpc3511IpIÁ”ru±Tok’
(
Íc3511IpS‹
, 
devS‹
, 0, 
usbE¼ÜCode
);

1813 ià(
š‹¼u±Stus
 & 
USB_INTSTAT_FRAME_INT_MASK
)

1817 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\include\usb.h

35 #iâdeà
__USB_H__


36 
	#__USB_H__


	)

38 
	~<¡dšt.h
>

39 
	~<¡dio.h
>

40 
	~"f¦_commÚ.h
"

41 
	~"usb_o§.h
"

42 
	~"usb_misc.h
"

43 
	~"usb_¥ec.h
"

54 
	#USB_STACK_VERSION_MAJOR
 (1U)

	)

56 
	#USB_STACK_VERSION_MINOR
 (6U)

	)

58 
	#USB_STACK_VERSION_BUGFIX
 (3U)

	)

61 
	#USB_MAKE_VERSION
(
majÜ
, 
mšÜ
, 
bugfix
è(((majÜè<< 16è| ((mšÜè<< 8è| (bugfix))

	)

64 
	e_usb_¡©us


66 
	mkStus_USB_Sucûss
 = 0x00U,

67 
	mkStus_USB_E¼Ü
,

69 
	mkStus_USB_Busy
,

70 
	mkStus_USB_Inv®idHªdË
,

71 
	mkStus_USB_Inv®idP¬am‘”
,

72 
	mkStus_USB_Inv®idReque¡
,

73 
	mkStus_USB_CÚŒŞËrNÙFound
,

74 
	mkStus_USB_Inv®idCÚŒŞËrIÁ”çû
,

76 
	mkStus_USB_NÙSuµÜ‹d
,

77 
	mkStus_USB_R‘ry
,

78 
	mkStus_USB_T¿nsãrSÎ
,

79 
	mkStus_USB_T¿nsãrFaed
,

80 
	mkStus_USB_AÎocFa
,

81 
	mkStus_USB_LackSw­Bufãr
,

82 
	mkStus_USB_T¿nsãrCªûl
,

83 
	mkStus_USB_BªdwidthFa
,

84 
	mkStus_USB_MSDStusFa
,

85 
	mkStus_USB_EHCIA‰ached
,

86 
	mkStus_USB_EHCID‘ached
,

87 } 
	tusb_¡©us_t
;

90 *
	tusb_ho¡_hªdË
;

94 *
	tusb_deviû_hªdË
;

97 *
	tusb_Ùg_hªdË
;

100 
	e_usb_cÚŒŞËr_šdex


102 
	mkUSB_CÚŒŞËrKhci0
 = 0U,

103 
	mkUSB_CÚŒŞËrKhci1
 = 1U,

105 
	mkUSB_CÚŒŞËrEhci0
 = 2U,

106 
	mkUSB_CÚŒŞËrEhci1
 = 3U,

109 
	mkUSB_CÚŒŞËrLpcIp3511Fs0
 = 4U,

110 
	mkUSB_CÚŒŞËrLpcIp3511Fs1
 =

114 
	mkUSB_CÚŒŞËrLpcIp3511Hs0
 = 6U,

115 
	mkUSB_CÚŒŞËrLpcIp3511Hs1
 =

119 
	mkUSB_CÚŒŞËrOhci0
 = 8U,

120 
	mkUSB_CÚŒŞËrOhci1
 = 9U,

123 
	mkUSB_CÚŒŞËrIp3516Hs0
 = 10U,

124 
	mkUSB_CÚŒŞËrIp3516Hs1
 =

127 } 
	tusb_cÚŒŞËr_šdex_t
;

132 
	s_usb_v”siÚ


134 
ušt8_t
 
	mmajÜ
;

135 
ušt8_t
 
	mmšÜ
;

136 
ušt8_t
 
	mbugfix
;

137 } 
	tusb_v”siÚ_t
;

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\osa\usb_osa.h

35 #iâdeà
__USB_OSA_H__


36 
	#__USB_OSA_H__


	)

48 
	#USB_BIG_ENDIAN
 (0U)

	)

50 
	#USB_LITTLE_ENDIAN
 (1U)

	)

53 
	#ENDIANNESS
 
USB_LITTLE_ENDIAN


	)

56 *
	tusb_o§_ev’t_hªdË
;

59 *
	tusb_o§_£m_hªdË
;

62 *
	tusb_o§_mu‹x_hªdË
;

65 *
	tusb_o§_msgq_hªdË
;

68 
	e_usb_o§_¡©us


70 
	mkStus_USB_OSA_Sucûss
 = 0x00U,

71 
	mkStus_USB_OSA_E¼Ü
,

72 
	mkStus_USB_OSA_TimeOut
,

73 } 
	tusb_o§_¡©us_t
;

76 
	e_usb_o§_ev’t_mode


78 
	mkUSB_O§Ev’tMªu®CË¬
 = 0U,

79 
	mkUSB_O§Ev’tAutoCË¬
 = 1U,

80 } 
	tusb_o§_ev’t_mode_t
;

83 #ià
defšed
(
USB_STACK_BM
)

85 
	~"usb_o§_bm.h
"

87 #–ià
defšed
(
USB_STACK_FREERTOS
)

89 
	~"usb_o§_ä“¹os.h
"

91 #–ià
defšed
(
USB_STACK_UCOSII
)

93 
	~"usb_o§_ucosii.h
"

95 #–ià
defšed
(
USB_STACK_UCOSIII
)

97 
	~"usb_o§_ucosiii.h
"

100 #ià
defšed
(
SDK_OS_BAREMETAL
)

102 
	#USB_STACK_BM


	)

103 
	~"usb_o§_bm.h
"

105 #–ià
defšed
(
SDK_OS_FREE_RTOS
)

107 
	#USB_STACK_FREERTOS


	)

108 
	~"usb_o§_ä“¹os.h
"

110 #–ià
defšed
(
SDK_OS_UCOSII
)

112 
	#USB_STACK_UCOSII


	)

113 
	~"usb_o§_ucosii.h
"

115 #–ià
defšed
(
SDK_OS_UCOSIII
)

117 
	#USB_STACK_UCOSIII


	)

118 
	~"usb_o§_ucosiii.h
"

122 #”rÜ 
NÙ
 
defše
 
RTOS
 
š
 
fe
 "usb_osa.h".

130 #ià
defšed
(
__ılu¥lus
)

148 *
USB_O§MemÜyAÎoÿ‹
(
ušt32_t
 
Ëngth
);

158 
USB_O§MemÜyF»e
(*
p
);

188 
usb_o§_¡©us_t
 
USB_O§Ev’tC»©e
(
usb_o§_ev’t_hªdË
 *
hªdË
, 
ušt32_t
 
æag
);

205 
usb_o§_¡©us_t
 
USB_O§Ev’tDe¡roy
(
usb_o§_ev’t_hªdË
 
hªdË
);

225 
usb_o§_¡©us_t
 
USB_O§Ev’tS‘
(
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
);

254 
usb_o§_¡©us_t
 
USB_O§Ev’tWa™
(

255 
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
, ušt32_ˆ
æag
, ušt32_ˆ
timeout
, ušt32_ˆ*
b™S‘
);

277 
usb_o§_¡©us_t
 
USB_O§Ev’tCheck
(
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
, ušt32_ˆ*
b™S‘
);

296 
usb_o§_¡©us_t
 
USB_O§Ev’tCË¬
(
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
);

322 
usb_o§_¡©us_t
 
USB_O§SemC»©e
(
usb_o§_£m_hªdË
 *
hªdË
, 
ušt32_t
 
couÁ
);

342 
usb_o§_¡©us_t
 
USB_O§SemDe¡roy
(
usb_o§_£m_hªdË
 
hªdË
);

363 
usb_o§_¡©us_t
 
USB_O§SemPo¡
(
usb_o§_£m_hªdË
 
hªdË
);

388 
usb_o§_¡©us_t
 
USB_O§SemWa™
(
usb_o§_£m_hªdË
 
hªdË
, 
ušt32_t
 
timeout
);

413 
usb_o§_¡©us_t
 
USB_O§Mu‹xC»©e
(
usb_o§_mu‹x_hªdË
 *
hªdË
);

433 
usb_o§_¡©us_t
 
USB_O§Mu‹xDe¡roy
(
usb_o§_mu‹x_hªdË
 
hªdË
);

455 
usb_o§_¡©us_t
 
USB_O§Mu‹xLock
(
usb_o§_mu‹x_hªdË
 
hªdË
);

475 
usb_o§_¡©us_t
 
USB_O§Mu‹xUÆock
(
usb_o§_mu‹x_hªdË
 
hªdË
);

502 
usb_o§_¡©us_t
 
USB_O§MsgqC»©e
(
usb_o§_msgq_hªdË
 *
hªdË
, 
ušt32_t
 
couÁ
, ušt32_ˆ
size
);

522 
usb_o§_¡©us_t
 
USB_O§MsgqDe¡roy
(
usb_o§_msgq_hªdË
 
hªdË
);

544 
usb_o§_¡©us_t
 
USB_O§MsgqS’d
(
usb_o§_msgq_hªdË
 
hªdË
, *
msg
);

570 
usb_o§_¡©us_t
 
USB_O§MsgqRecv
(
usb_o§_msgq_hªdË
 
hªdË
, *
msg
, 
ušt32_t
 
timeout
);

592 
usb_o§_¡©us_t
 
USB_O§MsgqCheck
(
usb_o§_msgq_hªdË
 
hªdË
, *
msg
);

596 #ià
defšed
(
__ılu¥lus
)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\osa\usb_osa_bm.c

34 
	~"¡dšt.h
"

35 
	~"usb.h
"

36 
	~"usb_o§.h
"

37 
	~"¡dlib.h
"

38 
	~"f¦_deviû_»gi¡”s.h
"

39 
	~"f¦_commÚ.h
"

44 
	#USB_OSA_BM_EVENT_COUNT
 (2U)

	)

45 
	#USB_OSA_BM_SEM_COUNT
 (1U)

	)

46 
	#USB_OSA_BM_MSGQ_COUNT
 (1U)

	)

47 
	#USB_OSA_BM_MSG_COUNT
 (8U)

	)

48 
	#USB_OSA_BM_MSG_SIZE
 (4U)

	)

51 
	s_usb_o§_ev’t_¡ruù


53 
ušt32_t
 
	mv®ue
;

54 
ušt32_t
 
	mæag
;

55 
ušt8_t
 
	misU£d
;

56 } 
	tusb_o§_ev’t_¡ruù_t
;

59 
	s_usb_o§_£m_¡ruù


61 
ušt32_t
 
	mv®ue
;

62 
ušt8_t
 
	misU£d
;

63 } 
	tusb_o§_£m_¡ruù_t
;

66 
	s_usb_o§_msg_¡ruù


68 
ušt32_t
 
	mmsg
[
USB_OSA_BM_MSG_SIZE
];

69 } 
	tusb_o§_msg_¡ruù_t
;

72 
	s_usb_o§_msgq_¡ruù


74 
usb_o§_msg_¡ruù_t
 
	mmsgs
[
USB_OSA_BM_MSG_COUNT
];

75 
ušt32_t
 
	mcouÁ
;

76 
ušt32_t
 
	mmsgSize
;

77 
ušt32_t
 
	mmsgCouÁ
;

78 
ušt32_t
 
	mšdex
;

79 
ušt32_t
 
	mcu¼’t
;

80 
ušt8_t
 
	misU£d
;

81 } 
	tusb_o§_msgq_¡ruù_t
;

91 
USB_GLOBAL
 
	$USB_RAM_ADDRESS_ALIGNMENT
(
USB_DATA_ALIGN_SIZE
è
usb_o§_£m_¡ruù_t


92 
s_UsbBmSemSŒuù
[
USB_OSA_BM_SEM_COUNT
];

93 
USB_GLOBAL
 
	$USB_RAM_ADDRESS_ALIGNMENT
(
USB_DATA_ALIGN_SIZE
è
usb_o§_ev’t_¡ruù_t


94 
s_UsbBmEv’tSŒuù
[
USB_OSA_BM_EVENT_COUNT
];

95 
USB_GLOBAL
 
	$USB_RAM_ADDRESS_ALIGNMENT
(
USB_DATA_ALIGN_SIZE
è
usb_o§_msgq_¡ruù_t


96 
s_UsbBmMsgqSŒuù
[
USB_OSA_BM_MSGQ_COUNT
];

102 *
	$USB_O§MemÜyAÎoÿ‹
(
ušt32_t
 
Ëngth
)

104 *
p
 = (*)
	`m®loc
(
Ëngth
);

105 
ušt8_t
 *
‹mp
 = (ušt8_ˆ*)
p
;

106 ià(
p
)

108 
ušt32_t
 
couÁ
 = 0U; couÁ < 
Ëngth
; count++)

110 
‹mp
[
couÁ
] = 0U;

113  
p
;

114 
	}
}

116 
	$USB_O§MemÜyF»e
(*
p
)

118 
	`ä“
(
p
);

119 
	}
}

121 
	$USB_O§EÁ”Cr™iÿl
(
ušt32_t
 *
¤
)

123 *
¤
 = 
	`Di§bËGlob®IRQ
();

124 
	`__ASM
("CPSID I");

125 
	}
}

127 
	$USB_O§Ex™Cr™iÿl
(
ušt32_t
 
¤
)

129 
	`EÇbËGlob®IRQ
(
¤
);

130 
	}
}

132 
usb_o§_¡©us_t
 
	$USB_O§Ev’tC»©e
(
usb_o§_ev’t_hªdË
 *
hªdË
, 
ušt32_t
 
æag
)

134 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = 
NULL
;

135 
	`USB_OSA_SR_ALLOC
();

137 ià(!
hªdË
)

139  
kStus_USB_OSA_E¼Ü
;

142 
	`USB_OSA_ENTER_CRITICAL
();

143 
ušt32_t
 
i
 = 0; i < 
USB_OSA_BM_EVENT_COUNT
; i++)

145 ià(0 =ğ
s_UsbBmEv’tSŒuù
[
i
].
isU£d
)

147 
ev’t
 = &
s_UsbBmEv’tSŒuù
[
i
];

152 ià(
NULL
 =ğ
ev’t
)

154 
	`USB_OSA_EXIT_CRITICAL
();

155  
kStus_USB_OSA_E¼Ü
;

158 
ev’t
->
v®ue
 = 0U;

159 
ev’t
->
æag
 = flag;

160 
ev’t
->
isU£d
 = 1;

161 *
hªdË
 = 
ev’t
;

162 
	`USB_OSA_EXIT_CRITICAL
();

163  
kStus_USB_OSA_Sucûss
;

164 
	}
}

166 
usb_o§_¡©us_t
 
	$USB_O§Ev’tDe¡roy
(
usb_o§_ev’t_hªdË
 
hªdË
)

168 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = (usb_o§_ev’t_¡ruù_ˆ*)
hªdË
;

169 
	`USB_OSA_SR_ALLOC
();

171 ià(
hªdË
)

173 
	`USB_OSA_ENTER_CRITICAL
();

174 
ev’t
->
isU£d
 = 0;

175 
	`USB_OSA_EXIT_CRITICAL
();

176  
kStus_USB_OSA_Sucûss
;

178  
kStus_USB_OSA_E¼Ü
;

179 
	}
}

181 
usb_o§_¡©us_t
 
	$USB_O§Ev’tS‘
(
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
)

183 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = (usb_o§_ev’t_¡ruù_ˆ*)
hªdË
;

184 
	`USB_OSA_SR_ALLOC
();

186 ià(
hªdË
)

188 
	`USB_OSA_ENTER_CRITICAL
();

189 
ev’t
->
v®ue
 |ğ
b™Mask
;

190 
	`USB_OSA_EXIT_CRITICAL
();

191  
kStus_USB_OSA_Sucûss
;

193  
kStus_USB_OSA_E¼Ü
;

194 
	}
}

196 
usb_o§_¡©us_t
 
	$USB_O§Ev’tWa™
(

197 
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
, ušt32_ˆ
æag
, ušt32_ˆ
timeout
, ušt32_ˆ*
b™S‘
)

199 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = (usb_o§_ev’t_¡ruù_ˆ*)
hªdË
;

200 
ušt32_t
 
b™s
;

201 
	`USB_OSA_SR_ALLOC
();

203 ià(
hªdË
)

205 
	`USB_OSA_ENTER_CRITICAL
();

206 
b™s
 = 
ev’t
->
v®ue
 & 
b™Mask
;

207 ià(
æag
)

209 ià(
b™s
 !ğ
b™Mask
)

211 
	`USB_OSA_EXIT_CRITICAL
();

212  
kStus_USB_OSA_TimeOut
;

217 ià(!
b™s
)

219 
	`USB_OSA_EXIT_CRITICAL
();

220  
kStus_USB_OSA_TimeOut
;

223 ià(
b™S‘
)

225 *
b™S‘
 = 
b™s
;

227 ià(
ev’t
->
æag
)

229 
ev’t
->
v®ue
 &ğ~
b™s
;

231 
	`USB_OSA_EXIT_CRITICAL
();

232  
kStus_USB_OSA_Sucûss
;

234  
kStus_USB_OSA_E¼Ü
;

235 
	}
}

237 
usb_o§_¡©us_t
 
	$USB_O§Ev’tCheck
(
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
, ušt32_ˆ*
b™S‘
)

239 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = (usb_o§_ev’t_¡ruù_ˆ*)
hªdË
;

240 
ušt32_t
 
b™s
;

241 
	`USB_OSA_SR_ALLOC
();

243 ià(
hªdË
)

245 
	`USB_OSA_ENTER_CRITICAL
();

246 
b™s
 = 
ev’t
->
v®ue
 & 
b™Mask
;

248 ià(!
b™s
)

250 
	`USB_OSA_EXIT_CRITICAL
();

251  
kStus_USB_OSA_E¼Ü
;

254 ià(
b™S‘
)

256 *
b™S‘
 = 
b™s
;

258 
	`USB_OSA_EXIT_CRITICAL
();

259  
kStus_USB_OSA_Sucûss
;

261  
kStus_USB_OSA_E¼Ü
;

262 
	}
}

264 
usb_o§_¡©us_t
 
	$USB_O§Ev’tCË¬
(
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
)

266 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = (usb_o§_ev’t_¡ruù_ˆ*)
hªdË
;

267 
ušt32_t
 
b™s
;

268 
	`USB_OSA_SR_ALLOC
();

270 ià(
hªdË
)

272 
	`USB_OSA_ENTER_CRITICAL
();

273 
b™s
 = 
ev’t
->
v®ue
 & 
b™Mask
;

274 
ev’t
->
v®ue
 &ğ~
b™s
;

275 
	`USB_OSA_EXIT_CRITICAL
();

276  
kStus_USB_OSA_Sucûss
;

278  
kStus_USB_OSA_E¼Ü
;

279 
	}
}

281 
usb_o§_¡©us_t
 
	$USB_O§SemC»©e
(
usb_o§_£m_hªdË
 *
hªdË
, 
ušt32_t
 
couÁ
)

283 
usb_o§_£m_¡ruù_t
 *
£m
 = 
NULL
;

284 
	`USB_OSA_SR_ALLOC
();

286 ià(!
hªdË
)

288  
kStus_USB_OSA_E¼Ü
;

291 
	`USB_OSA_ENTER_CRITICAL
();

292 
ušt32_t
 
i
 = 0; i < 
USB_OSA_BM_SEM_COUNT
; i++)

294 ià(0 =ğ
s_UsbBmSemSŒuù
[
i
].
isU£d
)

296 
£m
 = &
s_UsbBmSemSŒuù
[
i
];

300 ià(
NULL
 =ğ
£m
)

302 
	`USB_OSA_EXIT_CRITICAL
();

303  
kStus_USB_OSA_E¼Ü
;

306 
£m
->
v®ue
 = 
couÁ
;

307 
£m
->
isU£d
 = 1;

308 *
hªdË
 = 
£m
;

309 
	`USB_OSA_EXIT_CRITICAL
();

310  
kStus_USB_OSA_Sucûss
;

311 
	}
}

313 
usb_o§_¡©us_t
 
	$USB_O§SemDe¡roy
(
usb_o§_£m_hªdË
 
hªdË
)

315 
usb_o§_£m_¡ruù_t
 *
£m
 = (usb_o§_£m_¡ruù_ˆ*)
hªdË
;

316 
	`USB_OSA_SR_ALLOC
();

318 ià(
hªdË
)

320 
	`USB_OSA_ENTER_CRITICAL
();

321 
£m
->
isU£d
 = 0;

322 
	`USB_OSA_EXIT_CRITICAL
();

323  
kStus_USB_OSA_Sucûss
;

325  
kStus_USB_OSA_E¼Ü
;

326 
	}
}

328 
usb_o§_¡©us_t
 
	$USB_O§SemPo¡
(
usb_o§_£m_hªdË
 
hªdË
)

330 
usb_o§_£m_¡ruù_t
 *
£m
 = (usb_o§_£m_¡ruù_ˆ*)
hªdË
;

331 
	`USB_OSA_SR_ALLOC
();

333 ià(!
hªdË
)

335  
kStus_USB_OSA_E¼Ü
;

338 
	`USB_OSA_ENTER_CRITICAL
();

339 
£m
->
v®ue
++;

340 
	`USB_OSA_EXIT_CRITICAL
();

341  
kStus_USB_OSA_Sucûss
;

342 
	}
}

344 
usb_o§_¡©us_t
 
	$USB_O§SemWa™
(
usb_o§_£m_hªdË
 
hªdË
, 
ušt32_t
 
timeout
)

346 
usb_o§_£m_¡ruù_t
 *
£m
 = (usb_o§_£m_¡ruù_ˆ*)
hªdË
;

347 
	`USB_OSA_SR_ALLOC
();

349 ià(!
hªdË
)

351  
kStus_USB_OSA_E¼Ü
;

354 
	`USB_OSA_ENTER_CRITICAL
();

355 ià(
£m
->
v®ue
)

357 
£m
->
v®ue
--;

361 
	`USB_OSA_EXIT_CRITICAL
();

362  
kStus_USB_OSA_TimeOut
;

364 
	`USB_OSA_EXIT_CRITICAL
();

365  
kStus_USB_OSA_Sucûss
;

366 
	}
}

368 
usb_o§_¡©us_t
 
	$USB_O§Mu‹xC»©e
(
usb_o§_mu‹x_hªdË
 *
hªdË
)

370 ià(!
hªdË
)

372  
kStus_USB_OSA_E¼Ü
;

374 *
hªdË
 = (
usb_o§_mu‹x_hªdË
)0xFFFF0000U;

375  
kStus_USB_OSA_Sucûss
;

376 
	}
}

378 
usb_o§_¡©us_t
 
	$USB_O§Mu‹xDe¡roy
(
usb_o§_mu‹x_hªdË
 
hªdË
)

380  
kStus_USB_OSA_Sucûss
;

381 
	}
}

382 
usb_o§_¡©us_t
 
	$USB_O§Mu‹xLock
(
usb_o§_mu‹x_hªdË
 
hªdË
)

384  
kStus_USB_OSA_Sucûss
;

385 
	}
}

386 
usb_o§_¡©us_t
 
	$USB_O§Mu‹xUÆock
(
usb_o§_mu‹x_hªdË
 
hªdË
)

388  
kStus_USB_OSA_Sucûss
;

389 
	}
}

391 
usb_o§_¡©us_t
 
	$USB_O§MsgqC»©e
(
usb_o§_msgq_hªdË
 *
hªdË
, 
ušt32_t
 
couÁ
, ušt32_ˆ
size
)

393 
usb_o§_msgq_¡ruù_t
 *
msgq
 = 
NULL
;

394 
	`USB_OSA_SR_ALLOC
();

396 ià(!
hªdË
)

398  
kStus_USB_OSA_E¼Ü
;

400 
	`USB_OSA_ENTER_CRITICAL
();

402 
ušt32_t
 
i
 = 0; i < 
USB_OSA_BM_MSGQ_COUNT
; i++)

404 ià(0 =ğ
s_UsbBmMsgqSŒuù
[
i
].
isU£d
)

406 
msgq
 = &
s_UsbBmMsgqSŒuù
[
i
];

410 ià((
NULL
 =ğ
msgq
è|| (
couÁ
 > 
USB_OSA_BM_MSG_COUNT
è|| (
size
 > 
USB_OSA_BM_MSG_SIZE
))

412 
	`USB_OSA_EXIT_CRITICAL
();

413  
kStus_USB_OSA_E¼Ü
;

415 
msgq
->
couÁ
 = count;

416 
msgq
->
msgSize
 = 
size
;

417 
msgq
->
msgCouÁ
 = 0U;

418 
msgq
->
šdex
 = 0U;

419 
msgq
->
cu¼’t
 = 0U;

420 
msgq
->
isU£d
 = 1;

421 *
hªdË
 = 
msgq
;

422 
	`USB_OSA_EXIT_CRITICAL
();

423  
kStus_USB_OSA_Sucûss
;

424 
	}
}

426 
usb_o§_¡©us_t
 
	$USB_O§MsgqDe¡roy
(
usb_o§_msgq_hªdË
 
hªdË
)

428 
usb_o§_msgq_¡ruù_t
 *
msgq
 = (usb_o§_msgq_¡ruù_ˆ*)
hªdË
;

429 
	`USB_OSA_SR_ALLOC
();

431 ià(!
hªdË
)

433  
kStus_USB_OSA_E¼Ü
;

435 
	`USB_OSA_ENTER_CRITICAL
();

436 
msgq
->
isU£d
 = 0;

437 
	`USB_OSA_EXIT_CRITICAL
();

438  
kStus_USB_OSA_Sucûss
;

439 
	}
}

441 
usb_o§_¡©us_t
 
	$USB_O§MsgqS’d
(
usb_o§_msgq_hªdË
 
hªdË
, *
msg
)

443 
usb_o§_msgq_¡ruù_t
 *
msgq
 = (usb_o§_msgq_¡ruù_ˆ*)
hªdË
;

444 
usb_o§_msg_¡ruù_t
 *
msgEÁ™y
;

445 
ušt32_t
 *
p
;

446 
ušt32_t
 *
q
;

447 
ušt32_t
 
couÁ
;

448 
	`USB_OSA_SR_ALLOC
();

450 ià(!
hªdË
)

452  
kStus_USB_OSA_E¼Ü
;

454 
	`USB_OSA_ENTER_CRITICAL
();

455 ià(
msgq
->
msgCouÁ
 >ğmsgq->
couÁ
)

457 
	`USB_OSA_EXIT_CRITICAL
();

458  
kStus_USB_OSA_E¼Ü
;

461 
msgEÁ™y
 = &
msgq
->
msgs
[msgq->
šdex
];

462 
p
 = (
ušt32_t
 *)&
msgEÁ™y
->
msg
[0];

463 
q
 = (
ušt32_t
 *)
msg
;

465 
couÁ
 = 0U; couÁ < 
msgq
->
msgSize
; count++)

467 
p
[
couÁ
] = 
q
[count];

470 ià(0U =ğ
msgq
->
msgCouÁ
)

472 
msgq
->
cu¼’t
 = msgq->
šdex
;

475 
msgq
->
msgCouÁ
++;

476 
msgq
->
šdex
++;

477 
msgq
->
šdex
 = msgq->šdex % msgq->
couÁ
;

479 
	`USB_OSA_EXIT_CRITICAL
();

481  
kStus_USB_OSA_Sucûss
;

482 
	}
}

484 
usb_o§_¡©us_t
 
	$USB_O§MsgqRecv
(
usb_o§_msgq_hªdË
 
hªdË
, *
msg
, 
ušt32_t
 
timeout
)

486 
usb_o§_msgq_¡ruù_t
 *
msgq
 = (usb_o§_msgq_¡ruù_ˆ*)
hªdË
;

487 
usb_o§_msg_¡ruù_t
 *
msgEÁ™y
;

488 
ušt32_t
 *
p
;

489 
ušt32_t
 *
q
;

490 
ušt32_t
 
couÁ
;

491 
	`USB_OSA_SR_ALLOC
();

493 ià(!
hªdË
)

495  
kStus_USB_OSA_E¼Ü
;

497 
	`USB_OSA_ENTER_CRITICAL
();

498 ià(
msgq
->
msgCouÁ
 < 1U)

500 
	`USB_OSA_EXIT_CRITICAL
();

501  
kStus_USB_OSA_TimeOut
;

504 
msgEÁ™y
 = &
msgq
->
msgs
[msgq->
cu¼’t
];

505 
q
 = (
ušt32_t
 *)&
msgEÁ™y
->
msg
[0];

506 
p
 = (
ušt32_t
 *)
msg
;

508 
couÁ
 = 0U; couÁ < 
msgq
->
msgSize
; count++)

510 
p
[
couÁ
] = 
q
[count];

513 
msgq
->
msgCouÁ
--;

514 
msgq
->
cu¼’t
++;

515 
msgq
->
cu¼’t
 = msgq->cu¼’ˆ% msgq->
couÁ
;

517 
	`USB_OSA_EXIT_CRITICAL
();

519  
kStus_USB_OSA_Sucûss
;

520 
	}
}

522 
usb_o§_¡©us_t
 
	$USB_O§MsgqCheck
(
usb_o§_msgq_hªdË
 
hªdË
, *
msg
)

524 
usb_o§_msgq_¡ruù_t
 *
msgq
 = (usb_o§_msgq_¡ruù_ˆ*)
hªdË
;

525 
ušt32_t
 
msgCouÁ
;

526 
	`USB_OSA_SR_ALLOC
();

528 ià(!
hªdË
)

530  
kStus_USB_OSA_E¼Ü
;

533 
	`USB_OSA_ENTER_CRITICAL
();

534 
msgCouÁ
 = 
msgq
->msgCount;

535 
	`USB_OSA_EXIT_CRITICAL
();

537 ià(
msgCouÁ
)

539 ià(
kStus_USB_OSA_Sucûss
 =ğ
	`USB_O§MsgqRecv
(
msgq
, 
msg
, 0U))

541  
kStus_USB_OSA_Sucûss
;

545  
kStus_USB_OSA_E¼Ü
;

546 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\osa\usb_osa_bm.h

35 #iâdeà
__USB_OSA_BM_H__


36 
	#__USB_OSA_BM_H__


	)

42 
	#USB_OSA_SR_ALLOC
(è
ušt32_t
 
usbO§Cu¼’tSr
;

	)

43 
	#USB_OSA_ENTER_CRITICAL
(è
	`USB_O§EÁ”Cr™iÿl
(&
usbO§Cu¼’tSr
)

	)

44 
	#USB_OSA_EXIT_CRITICAL
(è
	`USB_O§Ex™Cr™iÿl
(
usbO§Cu¼’tSr
)

	)

50 #ià
defšed
(
__ılu¥lus
)

54 
USB_O§EÁ”Cr™iÿl
(
ušt32_t
 *
¤
);

55 
USB_O§Ex™Cr™iÿl
(
ušt32_t
 
¤
);

57 #ià
defšed
(
__ılu¥lus
)

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\osa\usb_osa_freertos.c

35 
	~"¡dšt.h
"

36 
	~"f¦_deviû_»gi¡”s.h
"

37 
	~"usb.h
"

38 
	~"usb_o§.h
"

44 
	#MSEC_TO_TICK
(
m£c
è((1000L + ((
ušt32_t
)
cÚfigTICK_RATE_HZ
 * (ušt32_t)(m£ø- 1U))è/ 1000L)

	)

45 
	#TICKS_TO_MSEC
(
tick
è(Ñick)*1000uL / (
ušt32_t
)
cÚfigTICK_RATE_HZ
)

	)

47 #ià(
defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

49 
	#USB_OSA_FREERTOS_EVENT_COUNT
 (2U)

	)

50 
	#USB_OSA_FREERTOS_SEM_COUNT
 (1U)

	)

51 
	#USB_OSA_FREERTOS_MUTEX_COUNT
 (3U)

	)

52 
	#USB_OSA_FREERTOS_MSGQ_COUNT
 (1U)

	)

53 
	#USB_OSA_FREERTOS_MSG_COUNT
 (8U)

	)

54 
	#USB_OSA_FREERTOS_MSG_SIZE
 (4U)

	)

57 
	s_usb_o§_ev’t_¡ruù


59 
Ev’tGroupHªdË_t
 
	mhªdË
;

60 
ušt32_t
 
	mæag
;

61 
SticEv’tGroup_t
 
	mev’t
;

62 
ušt8_t
 
	misU£d
;

63 } 
	tusb_o§_ev’t_¡ruù_t
;

66 
	s_usb_o§_£m_¡ruù


68 
Sem­hÜeHªdË_t
 
	mhªdË
;

69 
SticSem­hÜe_t
 
	m£m
;

70 
ušt8_t
 
	misU£d
;

71 } 
	tusb_o§_£m_¡ruù_t
;

74 
	s_usb_o§_msg_¡ruù


76 
ušt32_t
 
	mmsg
[
USB_OSA_FREERTOS_MSG_SIZE
];

77 } 
	tusb_o§_msg_¡ruù_t
;

80 
	s_usb_o§_msgq_¡ruù


82 
QueueHªdË_t
 
	mhªdË
;

83 
usb_o§_msg_¡ruù_t
 
	mmsgs
[
USB_OSA_FREERTOS_MSG_COUNT
];

84 
SticQueue_t
 
	mqueue
;

85 
ušt8_t
 
	misU£d
;

86 } 
	tusb_o§_msgq_¡ruù_t
;

89 
usb_o§_ev’t_¡ruù_t
 
	gs_UsbF»”tosEv’tSŒuù
[
USB_OSA_FREERTOS_EVENT_COUNT
];

92 
usb_o§_£m_¡ruù_t
 
	gs_UsbF»”tosSemSŒuù
[
USB_OSA_FREERTOS_SEM_COUNT
];

95 
usb_o§_£m_¡ruù_t
 
	gs_UsbF»”tosMu‹xSŒuù
[
USB_OSA_FREERTOS_MUTEX_COUNT
];

98 
usb_o§_msgq_¡ruù_t
 
	gs_UsbF»”tosMsgqSŒuù
[
USB_OSA_FREERTOS_MSGQ_COUNT
];

102 
	s_usb_o§_ev’t_¡ruù


104 
Ev’tGroupHªdË_t
 
	mhªdË
;

105 
ušt32_t
 
	mæag
;

106 } 
	tusb_o§_ev’t_¡ruù_t
;

121 *
	$USB_O§MemÜyAÎoÿ‹
(
ušt32_t
 
Ëngth
)

123 *
p
 = (*)
	`pvPÜtM®loc
(
Ëngth
);

124 
ušt8_t
 *
‹mp
 = (ušt8_ˆ*)
p
;

125 ià(
p
)

127 
ušt32_t
 
couÁ
 = 0U; couÁ < 
Ëngth
; count++)

129 
‹mp
[
couÁ
] = 0U;

132  
p
;

133 
	}
}

135 
	$USB_O§MemÜyF»e
(*
p
)

137 
	`vPÜtF»e
(
p
);

138 
	}
}

139 
	$USB_O§EÁ”Cr™iÿl
(
ušt8_t
 *
¤
)

141 #ià
	`defšed
(
__GIC_PRIO_BITS
)

142 ià((
	`__g‘_CPSR
(è& 
CPSR_M_Msk
) == 0x13)

144 ià(
	`__g‘_IPSR
())

147 *
¤
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

151 
	`pÜtENTER_CRITICAL
();

153 
	}
}

155 
	$USB_O§Ex™Cr™iÿl
(
ušt8_t
 
¤
)

157 #ià
	`defšed
(
__GIC_PRIO_BITS
)

158 ià((
	`__g‘_CPSR
(è& 
CPSR_M_Msk
) == 0x13)

160 ià(
	`__g‘_IPSR
())

163 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
¤
);

167 
	`pÜtEXIT_CRITICAL
();

169 
	}
}

171 
usb_o§_¡©us_t
 
	$USB_O§Ev’tC»©e
(
usb_o§_ev’t_hªdË
 *
hªdË
, 
ušt32_t
 
æag
)

173 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = 
NULL
;

174 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

175 
	`USB_OSA_SR_ALLOC
();

178 ià(!
hªdË
)

180  
kStus_USB_OSA_E¼Ü
;

183 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

184 
	`USB_OSA_ENTER_CRITICAL
();

185 
ušt32_t
 
šdex
 = 0; index < 
USB_OSA_FREERTOS_EVENT_COUNT
; index++)

187 ià(0 =ğ
s_UsbF»”tosEv’tSŒuù
[
šdex
].
isU£d
)

189 
ev’t
 = &
s_UsbF»”tosEv’tSŒuù
[
šdex
];

190 
ev’t
->
isU£d
 = 1U;

194 
	`USB_OSA_EXIT_CRITICAL
();

196 
ev’t
 = (
usb_o§_ev’t_¡ruù_t
 *)
	`USB_O§MemÜyAÎoÿ‹
((usb_osa_event_struct_t));

198 ià(
NULL
 =ğ
ev’t
)

200  
kStus_USB_OSA_E¼Ü
;

203 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

204 
ev’t
->
hªdË
 = 
	`xEv’tGroupC»©eStic
(&event->event);

205 ià(
NULL
 =ğ
ev’t
->
hªdË
)

207 
	`USB_OSA_ENTER_CRITICAL
();

208 
ev’t
->
isU£d
 = 0U;

209 
	`USB_OSA_EXIT_CRITICAL
();

210  
kStus_USB_OSA_E¼Ü
;

213 
ev’t
->
hªdË
 = 
	`xEv’tGroupC»©e
();

214 ià(
NULL
 =ğ
ev’t
->
hªdË
)

216 
	`USB_O§MemÜyF»e
(
ev’t
);

217  
kStus_USB_OSA_E¼Ü
;

220 
ev’t
->
æag
 = flag;

221 *
hªdË
 = 
ev’t
;

222  
kStus_USB_OSA_Sucûss
;

223 
	}
}

225 
usb_o§_¡©us_t
 
	$USB_O§Ev’tDe¡roy
(
usb_o§_ev’t_hªdË
 
hªdË
)

227 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = (usb_o§_ev’t_¡ruù_ˆ*)
hªdË
;

228 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

229 
	`USB_OSA_SR_ALLOC
();

232 ià(
hªdË
)

234 ià(
ev’t
->
hªdË
)

236 
	`vEv’tGroupD–‘e
(
ev’t
->
hªdË
);

238 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

239 
	`USB_OSA_ENTER_CRITICAL
();

240 
ev’t
->
isU£d
 = 0U;

241 
	`USB_OSA_EXIT_CRITICAL
();

243 
	`USB_O§MemÜyF»e
(
hªdË
);

245  
kStus_USB_OSA_Sucûss
;

247  
kStus_USB_OSA_E¼Ü
;

248 
	}
}

250 
usb_o§_¡©us_t
 
	$USB_O§Ev’tS‘
(
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
)

252 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = (usb_o§_ev’t_¡ruù_ˆ*)
hªdË
;

253 
pÜtBASE_TYPE
 
skToWake
 = 
pdFALSE
;

254 ià(
hªdË
)

256 #ià
	`defšed
(
__GIC_PRIO_BITS
)

257 ià((
	`__g‘_CPSR
(è& 
CPSR_M_Msk
) == 0x13)

259 ià(
	`__g‘_IPSR
())

262 ià(
pdPASS
 =ğ
	`xEv’tGroupS‘B™sFromISR
(
ev’t
->
hªdË
, (
Ev’tB™s_t
)
b™Mask
, &
skToWake
))

264 
MISRAC_DISABLE


265 
	`pÜtYIELD_FROM_ISR
(
skToWake
);

266 
MISRAC_ENABLE


271 
	`xEv’tGroupS‘B™s
(
ev’t
->
hªdË
, (
Ev’tB™s_t
)
b™Mask
);

273  
kStus_USB_OSA_Sucûss
;

275  
kStus_USB_OSA_E¼Ü
;

276 
	}
}

278 
usb_o§_¡©us_t
 
	$USB_O§Ev’tWa™
(

279 
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
, ušt32_ˆ
æag
, ušt32_ˆ
timeout
, ušt32_ˆ*
b™S‘
)

281 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = (usb_o§_ev’t_¡ruù_ˆ*)
hªdË
;

282 
Ba£Ty³_t
 
autoCË¬
;

283 
Ev’tB™s_t
 
b™s
;

285 ià(
hªdË
)

287 ià(!
timeout
)

289 
timeout
 = 
pÜtMAX_DELAY
;

293 
timeout
 = 
	`MSEC_TO_TICK
(timeout);

296 ià(
ev’t
->
æag
)

298 
autoCË¬
 = 
pdTRUE
;

302 
autoCË¬
 = 
pdFALSE
;

305 
b™s
 = 
	`xEv’tGroupWa™B™s
(
ev’t
->
hªdË
, (
Ev’tB™s_t
)
b™Mask
, 
autoCË¬
, (
Ba£Ty³_t
)
æag
, 
timeout
);

307 ià(
b™S‘
)

309 *
b™S‘
 = 
b™s
 & ((
Ev’tB™s_t
)
b™Mask
);

310 ià(*
b™S‘
)

312  
kStus_USB_OSA_Sucûss
;

314  
kStus_USB_OSA_TimeOut
;

317  
kStus_USB_OSA_E¼Ü
;

318 
	}
}

320 
usb_o§_¡©us_t
 
	$USB_O§Ev’tCheck
(
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
, ušt32_ˆ*
b™S‘
)

322 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = (usb_o§_ev’t_¡ruù_ˆ*)
hªdË
;

323 
Ev’tB™s_t
 
b™s
;

325 ià(
hªdË
)

327 #ià
	`defšed
(
__GIC_PRIO_BITS
)

328 ià((
	`__g‘_CPSR
(è& 
CPSR_M_Msk
) == 0x13)

330 ià(
	`__g‘_IPSR
())

333 
b™s
 = 
	`xEv’tGroupG‘B™sFromISR
(
ev’t
->
hªdË
);

337 
b™s
 = 
	`xEv’tGroupG‘B™s
(
ev’t
->
hªdË
);

339 
b™s
 = (b™ & 
b™Mask
);

340 ià(
b™s
)

342 ià(
b™S‘
)

344 *
b™S‘
 = 
b™s
 & ((
Ev’tB™s_t
)
b™Mask
);

346  
kStus_USB_OSA_Sucûss
;

349  
kStus_USB_OSA_E¼Ü
;

350 
	}
}

352 
usb_o§_¡©us_t
 
	$USB_O§Ev’tCË¬
(
usb_o§_ev’t_hªdË
 
hªdË
, 
ušt32_t
 
b™Mask
)

354 
Ev’tB™s_t
 
ev
;

355 
usb_o§_ev’t_¡ruù_t
 *
ev’t
 = (usb_o§_ev’t_¡ruù_ˆ*)
hªdË
;

357 ià(
hªdË
)

359 #ià
	`defšed
(
__GIC_PRIO_BITS
)

360 ià((
	`__g‘_CPSR
(è& 
CPSR_M_Msk
) == 0x13)

362 ià(
	`__g‘_IPSR
())

365 
	`xEv’tGroupCË¬B™sFromISR
(
ev’t
->
hªdË
, (
Ev’tB™s_t
)
b™Mask
);

369 
ev
 = 
	`xEv’tGroupCË¬B™s
(
ev’t
->
hªdË
, (
Ev’tB™s_t
)
b™Mask
);

370 ià(
ev
 == 0)

372  
kStus_USB_OSA_E¼Ü
;

375  
kStus_USB_OSA_Sucûss
;

377  
kStus_USB_OSA_E¼Ü
;

378 
	}
}

380 
usb_o§_¡©us_t
 
	$USB_O§SemC»©e
(
usb_o§_£m_hªdË
 *
hªdË
, 
ušt32_t
 
couÁ
)

382 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

383 
usb_o§_£m_¡ruù_t
 *
£m
 = 
NULL
;

384 
	`USB_OSA_SR_ALLOC
();

386 ià(!
hªdË
)

388  
kStus_USB_OSA_E¼Ü
;

391 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

392 
	`USB_OSA_ENTER_CRITICAL
();

393 
ušt32_t
 
šdex
 = 0; index < 
USB_OSA_FREERTOS_SEM_COUNT
; index++)

395 ià(0 =ğ
s_UsbF»”tosSemSŒuù
[
šdex
].
isU£d
)

397 
£m
 = &
s_UsbF»”tosSemSŒuù
[
šdex
];

398 
£m
->
isU£d
 = 1U;

402 
	`USB_OSA_EXIT_CRITICAL
();

403 ià(
NULL
 =ğ
£m
)

405  
kStus_USB_OSA_E¼Ü
;

407 
£m
->
hªdË
 = 
	`xSem­hÜeC»©eCouÁšgStic
(0xFFU, 
couÁ
, &sem->sem);

408 ià(
NULL
 =ğ(
£m
->
hªdË
))

410 
	`USB_OSA_ENTER_CRITICAL
();

411 
£m
->
isU£d
 = 0U;

412 
	`USB_OSA_EXIT_CRITICAL
();

413  
kStus_USB_OSA_E¼Ü
;

415 *
hªdË
 = (
usb_o§_£m_hªdË
)
£m
;

417 *
hªdË
 = (
usb_o§_£m_hªdË
)
	`xSem­hÜeC»©eCouÁšg
(0xFFU, 
couÁ
);

418 ià(
NULL
 =ğ(*
hªdË
))

420  
kStus_USB_OSA_E¼Ü
;

424  
kStus_USB_OSA_Sucûss
;

425 
	}
}

427 
usb_o§_¡©us_t
 
	$USB_O§SemDe¡roy
(
usb_o§_£m_hªdË
 
hªdË
)

429 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

430 
usb_o§_£m_¡ruù_t
 *
£m
 = (usb_o§_£m_¡ruù_ˆ*)
hªdË
;

431 
	`USB_OSA_SR_ALLOC
();

433 ià(
hªdË
)

435 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

436 
	`vSem­hÜeD–‘e
(
£m
->
hªdË
);

437 
	`USB_OSA_ENTER_CRITICAL
();

438 
£m
->
isU£d
 = 0U;

439 
	`USB_OSA_EXIT_CRITICAL
();

441 
	`vSem­hÜeD–‘e
(
hªdË
);

443  
kStus_USB_OSA_Sucûss
;

445  
kStus_USB_OSA_E¼Ü
;

446 
	}
}

448 
usb_o§_¡©us_t
 
	$USB_O§SemPo¡
(
usb_o§_£m_hªdË
 
hªdË
)

450 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

451 
usb_o§_£m_¡ruù_t
 *
o§Sem
 = (usb_o§_£m_¡ruù_ˆ*)
hªdË
;

452 
Sem­hÜeHªdË_t
 
£m
;

454 
Sem­hÜeHªdË_t
 
£m
 = (Sem­hÜeHªdË_t)
hªdË
;

456 
pÜtBASE_TYPE
 
skToWake
 = 
pdFALSE
;

458 ià(!
hªdË
)

460  
kStus_USB_OSA_E¼Ü
;

463 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

464 
£m
 = (
Sem­hÜeHªdË_t
)
o§Sem
->
hªdË
;

466 #ià
	`defšed
(
__GIC_PRIO_BITS
)

467 ià((
	`__g‘_CPSR
(è& 
CPSR_M_Msk
) == 0x13)

469 ià(
	`__g‘_IPSR
())

472 ià(
pdPASS
 =ğ
	`xSem­hÜeGiveFromISR
(
£m
, &
skToWake
))

474 
MISRAC_DISABLE


475 
	`pÜtYIELD_FROM_ISR
(
skToWake
);

476 
MISRAC_ENABLE


477  
kStus_USB_OSA_Sucûss
;

482 ià(
pdTRUE
 =ğ
	`xSem­hÜeGive
(
£m
))

484  
kStus_USB_OSA_Sucûss
;

487  
kStus_USB_OSA_E¼Ü
;

488 
	}
}

490 
usb_o§_¡©us_t
 
	$USB_O§SemWa™
(
usb_o§_£m_hªdË
 
hªdË
, 
ušt32_t
 
timeout
)

492 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

493 
usb_o§_£m_¡ruù_t
 *
o§Sem
 = (usb_o§_£m_¡ruù_ˆ*)
hªdË
;

494 
Sem­hÜeHªdË_t
 
£m
;

496 
Sem­hÜeHªdË_t
 
£m
 = (Sem­hÜeHªdË_t)
hªdË
;

499 ià(!
hªdË
)

501  
kStus_USB_OSA_E¼Ü
;

503 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

504 
£m
 = (
Sem­hÜeHªdË_t
)
o§Sem
->
hªdË
;

506 ià(!
timeout
)

508 
timeout
 = 
pÜtMAX_DELAY
;

512 
timeout
 = 
	`MSEC_TO_TICK
(timeout);

515 ià(
pdFALSE
 =ğ
	`xSem­hÜeTake
(
£m
, 
timeout
))

517  
kStus_USB_OSA_TimeOut
;

519  
kStus_USB_OSA_Sucûss
;

520 
	}
}

522 
usb_o§_¡©us_t
 
	$USB_O§Mu‹xC»©e
(
usb_o§_mu‹x_hªdË
 *
hªdË
)

524 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

525 
usb_o§_£m_¡ruù_t
 *
mu‹x
 = 
NULL
;

526 
	`USB_OSA_SR_ALLOC
();

528 ià(!
hªdË
)

530  
kStus_USB_OSA_E¼Ü
;

532 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

533 
	`USB_OSA_ENTER_CRITICAL
();

534 
ušt32_t
 
šdex
 = 0; index < 
USB_OSA_FREERTOS_MUTEX_COUNT
; index++)

536 ià(0 =ğ
s_UsbF»”tosMu‹xSŒuù
[
šdex
].
isU£d
)

538 
mu‹x
 = &
s_UsbF»”tosMu‹xSŒuù
[
šdex
];

539 
mu‹x
->
isU£d
 = 1U;

543 
	`USB_OSA_EXIT_CRITICAL
();

544 ià(
NULL
 =ğ
mu‹x
)

546  
kStus_USB_OSA_E¼Ü
;

548 
mu‹x
->
hªdË
 = 
	`xSem­hÜeC»©eRecursiveMu‹xStic
(&mu‹x->
£m
);

549 ià(
NULL
 =ğ(
mu‹x
->
hªdË
))

551 
	`USB_OSA_ENTER_CRITICAL
();

552 
mu‹x
->
isU£d
 = 0U;

553 
	`USB_OSA_EXIT_CRITICAL
();

554  
kStus_USB_OSA_E¼Ü
;

556 *
hªdË
 = (
usb_o§_£m_hªdË
)
mu‹x
;

558 *
hªdË
 = (
usb_o§_£m_hªdË
)
	`xSem­hÜeC»©eRecursiveMu‹x
();

559 ià(
NULL
 =ğ(*
hªdË
))

561  
kStus_USB_OSA_E¼Ü
;

564  
kStus_USB_OSA_Sucûss
;

565 
	}
}

567 
usb_o§_¡©us_t
 
	$USB_O§Mu‹xDe¡roy
(
usb_o§_mu‹x_hªdË
 
hªdË
)

569 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

570 
usb_o§_£m_¡ruù_t
 *
mu‹x
 = (usb_o§_£m_¡ruù_ˆ*)
hªdË
;

571 
	`USB_OSA_SR_ALLOC
();

573 ià(
hªdË
)

575 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

576 
	`vSem­hÜeD–‘e
(
mu‹x
->
hªdË
);

577 
	`USB_OSA_ENTER_CRITICAL
();

578 
mu‹x
->
isU£d
 = 0U;

579 
	`USB_OSA_EXIT_CRITICAL
();

581 
	`vSem­hÜeD–‘e
(
hªdË
);

583  
kStus_USB_OSA_Sucûss
;

585  
kStus_USB_OSA_E¼Ü
;

586 
	}
}

588 
usb_o§_¡©us_t
 
	$USB_O§Mu‹xLock
(
usb_o§_mu‹x_hªdË
 
hªdË
)

590 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

591 
usb_o§_£m_¡ruù_t
 *
o§Mu‹x
 = (usb_o§_£m_¡ruù_ˆ*)
hªdË
;

592 
Sem­hÜeHªdË_t
 
mu‹x
;

594 
Sem­hÜeHªdË_t
 
mu‹x
 = (Sem­hÜeHªdË_t)
hªdË
;

597 ià(!
hªdË
)

599  
kStus_USB_OSA_E¼Ü
;

601 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

602 
mu‹x
 = (
Sem­hÜeHªdË_t
)
o§Mu‹x
->
hªdË
;

604 ià(
	`xSem­hÜeTakeRecursive
(
mu‹x
, 
pÜtMAX_DELAY
è=ğ
pdFALSE
)

606  
kStus_USB_OSA_TimeOut
;

609  
kStus_USB_OSA_Sucûss
;

610 
	}
}

612 
usb_o§_¡©us_t
 
	$USB_O§Mu‹xUÆock
(
usb_o§_mu‹x_hªdË
 
hªdË
)

614 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

615 
usb_o§_£m_¡ruù_t
 *
o§Mu‹x
 = (usb_o§_£m_¡ruù_ˆ*)
hªdË
;

616 
Sem­hÜeHªdË_t
 
mu‹x
;

618 
Sem­hÜeHªdË_t
 
mu‹x
 = (Sem­hÜeHªdË_t)
hªdË
;

621 ià(!
hªdË
)

623  
kStus_USB_OSA_E¼Ü
;

625 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

626 
mu‹x
 = (
Sem­hÜeHªdË_t
)
o§Mu‹x
->
hªdË
;

628 ià(
	`xSem­hÜeGiveRecursive
(
mu‹x
è=ğ
pdFALSE
)

630  
kStus_USB_OSA_E¼Ü
;

632  
kStus_USB_OSA_Sucûss
;

633 
	}
}

635 
usb_o§_¡©us_t
 
	$USB_O§MsgqC»©e
(
usb_o§_msgq_hªdË
 *
hªdË
, 
ušt32_t
 
couÁ
, ušt32_ˆ
size
)

637 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

638 
usb_o§_msgq_¡ruù_t
 *
msgq
 = 
NULL
;

639 
	`USB_OSA_SR_ALLOC
();

641 ià(!
hªdË
)

643  
kStus_USB_OSA_E¼Ü
;

646 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

647 
	`USB_OSA_ENTER_CRITICAL
();

648 
ušt32_t
 
šdex
 = 0; index < 
USB_OSA_FREERTOS_MSGQ_COUNT
; index++)

650 ià(0 =ğ
s_UsbF»”tosMsgqSŒuù
[
šdex
].
isU£d
)

652 
msgq
 = &
s_UsbF»”tosMsgqSŒuù
[
šdex
];

653 
msgq
->
isU£d
 = 1U;

657 
	`USB_OSA_EXIT_CRITICAL
();

658 ià(
NULL
 =ğ
msgq
)

660  
kStus_USB_OSA_E¼Ü
;

662 
msgq
->
hªdË
 = 
	`xQueueC»©eStic
(
couÁ
, 
size
 * (
ušt32_t
), (
ušt8_t
 *)&msgq->
msgs
[0], &msgq->
queue
);

663 ià(
NULL
 =ğ(
msgq
->
hªdË
))

665 
	`USB_OSA_ENTER_CRITICAL
();

666 
msgq
->
isU£d
 = 0U;

667 
	`USB_OSA_EXIT_CRITICAL
();

668  
kStus_USB_OSA_E¼Ü
;

670 *
hªdË
 = (
usb_o§_msgq_hªdË
)
msgq
;

672 *
hªdË
 = (
usb_o§_msgq_hªdË
)
	`xQueueC»©e
(
couÁ
, 
size
 * (
ušt32_t
));

673 ià(
NULL
 =ğ(*
hªdË
))

675  
kStus_USB_OSA_E¼Ü
;

679  
kStus_USB_OSA_Sucûss
;

680 
	}
}

682 
usb_o§_¡©us_t
 
	$USB_O§MsgqDe¡roy
(
usb_o§_msgq_hªdË
 
hªdË
)

684 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

685 
usb_o§_msgq_¡ruù_t
 *
msgq
 = (usb_o§_msgq_¡ruù_ˆ*)
hªdË
;

686 
	`USB_OSA_SR_ALLOC
();

688 ià(!
hªdË
)

690  
kStus_USB_OSA_E¼Ü
;

693 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

694 
	`vQueueD–‘e
((
QueueHªdË_t
)(
msgq
->
hªdË
));

695 
	`USB_OSA_ENTER_CRITICAL
();

696 
msgq
->
isU£d
 = 0U;

697 
	`USB_OSA_EXIT_CRITICAL
();

699 
	`vQueueD–‘e
((
QueueHªdË_t
)
hªdË
);

701  
kStus_USB_OSA_Sucûss
;

702 
	}
}

704 
usb_o§_¡©us_t
 
	$USB_O§MsgqS’d
(
usb_o§_msgq_hªdË
 
hªdË
, *
msg
)

706 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

707 
usb_o§_msgq_¡ruù_t
 *
o§Msgq
 = (usb_o§_msgq_¡ruù_ˆ*)
hªdË
;

708 
QueueHªdË_t
 
msgq
;

710 
QueueHªdË_t
 
msgq
 = (QueueHªdË_t)
hªdË
;

712 
pÜtBASE_TYPE
 
skToWake
 = 
pdFALSE
;

714 ià(!
hªdË
)

716  
kStus_USB_OSA_E¼Ü
;

719 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

720 
msgq
 = 
o§Msgq
->
hªdË
;

723 #ià
	`defšed
(
__GIC_PRIO_BITS
)

724 ià((
	`__g‘_CPSR
(è& 
CPSR_M_Msk
) == 0x13)

726 ià(
	`__g‘_IPSR
())

729 ià(
pdPASS
 =ğ
	`xQueueS’dToBackFromISR
(
msgq
, 
msg
, &
skToWake
))

731 
MISRAC_DISABLE


732 
	`pÜtYIELD_FROM_ISR
(
skToWake
);

733 
MISRAC_ENABLE


734  
kStus_USB_OSA_Sucûss
;

739 ià(
pdPASS
 =ğ
	`xQueueS’dToBack
(
msgq
, 
msg
, 0U))

741  
kStus_USB_OSA_Sucûss
;

744  
kStus_USB_OSA_E¼Ü
;

745 
	}
}

747 
usb_o§_¡©us_t
 
	$USB_O§MsgqRecv
(
usb_o§_msgq_hªdË
 
hªdË
, *
msg
, 
ušt32_t
 
timeout
)

749 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

750 
usb_o§_msgq_¡ruù_t
 *
o§Msgq
 = (usb_o§_msgq_¡ruù_ˆ*)
hªdË
;

751 
QueueHªdË_t
 
msgq
;

753 
QueueHªdË_t
 
msgq
 = (QueueHªdË_t)
hªdË
;

756 ià(!
hªdË
)

758  
kStus_USB_OSA_E¼Ü
;

761 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

762 
msgq
 = 
o§Msgq
->
hªdË
;

765 ià(!
timeout
)

767 
timeout
 = 
pÜtMAX_DELAY
;

771 
timeout
 = 
	`MSEC_TO_TICK
(timeout);

773 ià(
pdPASS
 !ğ
	`xQueueReûive
(
msgq
, 
msg
, 
timeout
))

775  
kStus_USB_OSA_TimeOut
;

777  
kStus_USB_OSA_Sucûss
;

778 
	}
}

780 
usb_o§_¡©us_t
 
	$USB_O§MsgqCheck
(
usb_o§_msgq_hªdË
 
hªdË
, *
msg
)

782 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

783 
usb_o§_msgq_¡ruù_t
 *
o§Msgq
 = (usb_o§_msgq_¡ruù_ˆ*)
hªdË
;

784 
QueueHªdË_t
 
msgq
;

786 
QueueHªdË_t
 
msgq
 = (QueueHªdË_t)
hªdË
;

789 ià(!
hªdË
)

791  
kStus_USB_OSA_E¼Ü
;

794 #ià(
	`defšed
(
cÚfigSUPPORT_STATIC_ALLOCATION
) && (configSUPPORT_STATIC_ALLOCATION > 0U))

795 
msgq
 = 
o§Msgq
->
hªdË
;

798 ià(
	`uxQueueMes§gesWa™šg
(
msgq
))

800 ià(
pdPASS
 =ğ
	`xQueueReûive
(
msgq
, 
msg
, 1U))

802  
kStus_USB_OSA_Sucûss
;

806  
kStus_USB_OSA_E¼Ü
;

807 
	}
}

	@C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\osa\usb_osa_freertos.h

35 #iâdeà
__USB_OSA_FREERTOS_H__


36 
	#__USB_OSA_FREERTOS_H__


	)

38 #ià
defšed
(
__IAR_SYSTEMS_ICC__
)

43 
	#MISRAC_DISABLE
 \

44 
	`_P¿gma
( \

45 "dŸg_suµ»ssğ \
001,Pm002,Pm003,Pm004,Pm005,Pm006,Pm007,Pm008,Pm009,Pm010,Pm011,\
012,Pm013,Pm014,Pm015,Pm016,Pm017,Pm018,Pm019,Pm020,Pm021,Pm022,\
023,Pm024,Pm025,Pm026,Pm027,Pm028,Pm029,Pm030,Pm031,Pm032,Pm033,\
034,Pm035,Pm036,Pm037,Pm038,Pm039,Pm040,Pm041,Pm042,Pm043,Pm044,\
045,Pm046,Pm047,Pm048,Pm049,Pm050,Pm051,Pm052,Pm053,Pm054,Pm055,\
056,Pm057,Pm058,Pm059,Pm060,Pm061,Pm062,Pm063,Pm064,Pm065,Pm066,\
067,Pm068,Pm069,Pm070,Pm071,Pm072,Pm073,Pm074,Pm075,Pm076,Pm077,\
078,Pm079,Pm080,Pm081,Pm082,Pm083,Pm084,Pm085,Pm086,Pm087,Pm088,\
089,Pm090,Pm091,Pm092,Pm093,Pm094,Pm095,Pm096,Pm097,Pm098,Pm099,\
100,Pm101,Pm102,Pm103,Pm104,Pm105,Pm106,Pm107,Pm108,Pm109,Pm110,\
111,Pm112,Pm113,Pm114,Pm115,Pm116,Pm117,Pm118,Pm119,Pm120,Pm121,\
122,Pm123,Pm124,Pm125,Pm126,Pm127,Pm128,Pm129,Pm130,Pm131,Pm132,\
133,Pm134,Pm135,Pm136,Pm137,Pm138,Pm139,Pm140,Pm141,Pm142,Pm143,\
144,Pm145,Pm146,Pm147,Pm148,Pm149,Pm150,Pm151,Pm152,Pm153,Pm154,\
155")

	)

62 
	#MISRAC_ENABLE
 \

63 
	`_P¿gma
( \

64 "dŸg_deçuÉğ \
001,Pm002,Pm003,Pm004,Pm005,Pm006,Pm007,Pm008,Pm009,Pm010,Pm011,\
012,Pm013,Pm014,Pm015,Pm016,Pm017,Pm018,Pm019,Pm020,Pm021,Pm022,\
023,Pm024,Pm025,Pm026,Pm027,Pm028,Pm029,Pm030,Pm031,Pm032,Pm033,\
034,Pm035,Pm036,Pm037,Pm038,Pm039,Pm040,Pm041,Pm042,Pm043,Pm044,\
045,Pm046,Pm047,Pm048,Pm049,Pm050,Pm051,Pm052,Pm053,Pm054,Pm055,\
056,Pm057,Pm058,Pm059,Pm060,Pm061,Pm062,Pm063,Pm064,Pm065,Pm066,\
067,Pm068,Pm069,Pm070,Pm071,Pm072,Pm073,Pm074,Pm075,Pm076,Pm077,\
078,Pm079,Pm080,Pm081,Pm082,Pm083,Pm084,Pm085,Pm086,Pm087,Pm088,\
089,Pm090,Pm091,Pm092,Pm093,Pm094,Pm095,Pm096,Pm097,Pm098,Pm099,\
100,Pm101,Pm102,Pm103,Pm104,Pm105,Pm106,Pm107,Pm108,Pm109,Pm110,\
111,Pm112,Pm113,Pm114,Pm115,Pm116,Pm117,Pm118,Pm119,Pm120,Pm121,\
122,Pm123,Pm124,Pm125,Pm126,Pm127,Pm128,Pm129,Pm130,Pm131,Pm132,\
133,Pm134,Pm135,Pm136,Pm137,Pm138,Pm139,Pm140,Pm141,Pm142,Pm143,\
144,Pm145,Pm146,Pm147,Pm148,Pm149,Pm150,Pm151,Pm152,Pm153,Pm154,\
155")

	)

82 
	#MISRAC_DISABLE


	)

83 
	#MISRAC_ENABLE


	)

86 
	gMISRAC_DISABLE


87 
	~"F»eRTOS.h
"

88 
	~"£mphr.h
"

89 
	~"ev’t_groups.h
"

90 
	gMISRAC_ENABLE


96 
	#USB_OSA_SR_ALLOC
(è
ušt8_t
 
usbO§Cu¼’tSr
;

	)

97 
	#USB_OSA_ENTER_CRITICAL
(è
	`USB_O§EÁ”Cr™iÿl
(&
usbO§Cu¼’tSr
)

	)

98 
	#USB_OSA_EXIT_CRITICAL
(è
	`USB_O§Ex™Cr™iÿl
(
usbO§Cu¼’tSr
)

	)

104 #ià
defšed
(
__ılu¥lus
)

108 
USB_O§EÁ”Cr™iÿl
(
ušt8_t
 *
¤
);

109 
USB_O§Ex™Cr™iÿl
(
ušt8_t
 
¤
);

111 #ià
defšed
(
__ılu¥lus
)

	@
1
.
0
199
16729
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\croutine.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\event_groups.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\FreeRTOS.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\StackMacros.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\croutine.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\deprecated_definitions.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\event_groups.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\list.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\message_buffer.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\mpu_prototypes.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\mpu_wrappers.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\portable.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\projdefs.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\queue.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\semphr.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\stack_macros.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\stream_buffer.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\task.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\include\timers.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\list.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\portable\GCC\ARM_CM4F\port.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\portable\GCC\ARM_CM4F\portmacro.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\portable\MemMang\heap_4.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\queue.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\stream_buffer.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\tasks.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\FreeRTOS\Source\timers.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\AnalogMeasurementHal\AnalogMeasurementHal.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\AnalogMeasurementHal\AnalogMeasurementHal.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\FanControllerHal\FanController.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\FanControllerHal\FanController.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalAdc\HalAdc.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalAdc\HalAdc.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalCommon\HalCommon.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalCommon\HalCommon.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalGpio\HalGpio.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalGpio\HalGpio.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalI2c\HalI2c.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalI2c\HalI2c.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalIFlash\HalIFlash.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalIFlash\HalIFlash.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalPwm\HalPwm.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalPwm\HalPwm.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalSpi\HalSpi.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\HalSpi\HalSpi.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\Lcd\Lcd.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\Lcd\Lcd.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\LedContorllerHal\LedController.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\LedContorllerHal\LedController.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\PmBusHal\PmBusHal.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Hal\PmBusHal\PmBusHal.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\LinkerScript\LinkerScript.ld
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\AnalogMeasurementSystem\AnalogMeasurementSystem.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\AnalogMeasurementSystem\AnalogMeasurementSystem.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\FanSystem\FanSystem.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\FanSystem\FanSystem.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\LightingSystem\led.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\LightingSystem\led.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\PidController\PidController.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\PidController\PidController.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\SpiFlash\SpiFlash.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\SpiFlash\SpiFlash.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\UsbHidDevice.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\UsbHidDevice.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_ch9.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_ch9.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_class.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_class.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_config.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_descriptor.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_descriptor.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_hid.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbDevice\usb_device_hid.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbProtocol\UsbProtocol.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\Modules\UsbProtocol\UsbProtocol.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\AnalogMeasurementTask.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\AnalogMeasurementTask.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\Anim.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_00.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_01.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_02.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_03.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_04.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_05.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_06.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_07.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_08.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_09.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_10.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_11.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_12.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_13.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_14.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_15.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_16.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_17.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_18.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_19.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_20.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_21.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_22.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_23.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_24.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_25.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_26.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_27.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_28.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_29.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_30.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_31.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_32.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_33.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_34.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_35.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_36.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_37.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_38.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_39.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_40.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_41.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_42.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_43.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_44.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_45.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_46.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_47.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_48.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_49.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_50.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_51.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_52.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_53.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_54.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_55.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_56.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_57.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_58.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_59.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_60.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Anim\frame_61.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\FanTask.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\FanTask.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\FreeRTOSConfig.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\LcdInterface.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\LcdTask.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\LcdTask.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\LightingTask.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\LightingTask.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\PmBusCommunicationTask.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\PmBusCommunicationTask.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Rtos.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\Rtos.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\UsbDeviceTask.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\UsbDeviceTask.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\clock_config.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\clock_config.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\app\main.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\CMSIS\Include\core_cm4.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\LPC54608.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_adc.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_adc.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_clock.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_clock.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_ctimer.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_ctimer.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_dma.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_dma.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_flexcomm.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_flexcomm.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_gpio.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_gpio.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_inputmux.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_inputmux.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_inputmux_connections.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_iocon.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_power.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_power.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_reset.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_reset.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_sctimer.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_sctimer.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_spi.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_spi.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_spi_dma.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\drivers\fsl_spi_dma.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\fsl_device_registers.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\mcuxpresso\libpower_hardabi.a
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\mcuxpresso\startup_LPC54608.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\system_LPC54608.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\devices\LPC54608\system_LPC54608.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\device\usb_device.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\device\usb_device_dci.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\device\usb_device_lpcip3511.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\include\usb.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\osa\usb_osa.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\osa\usb_osa_bm.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\osa\usb_osa_bm.h
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\osa\usb_osa_freertos.c
C:\Private\Programing\LPC\CheddarFirmware-feature-gpio\sdk\middleware\usb\osa\usb_osa_freertos.h
