{
  "main": {
    "id": "da07921cec3e0cfa",
    "type": "split",
    "children": [
      {
        "id": "6043227d52618e0b",
        "type": "tabs",
        "children": [
          {
            "id": "6c3d9a7e9750227c",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Lab_03/Código de la FPGA.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Código de la FPGA"
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "52bc633b295820c1",
    "type": "split",
    "children": [
      {
        "id": "9302713a57844f97",
        "type": "tabs",
        "children": [
          {
            "id": "6dc1bdc53ac2df97",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical",
                "autoReveal": false
              },
              "icon": "lucide-folder-closed",
              "title": "Files"
            }
          },
          {
            "id": "621ccb90ac4facc1",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-search",
              "title": "Search"
            }
          },
          {
            "id": "2a9c4d507f7767e5",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {},
              "icon": "lucide-bookmark",
              "title": "Bookmarks"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 394.5
  },
  "right": {
    "id": "e7815e6c5aa52316",
    "type": "split",
    "children": [
      {
        "id": "154f9746f2204a4a",
        "type": "tabs",
        "children": [
          {
            "id": "d78fc3ee121add9f",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Lab_02/Monje2 1.png",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-coming-in",
              "title": "Backlinks for Monje2 1"
            }
          },
          {
            "id": "b5905de71e24b820",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Lab_02/Monje2 1.png",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-going-out",
              "title": "Outgoing links from Monje2 1"
            }
          },
          {
            "id": "42bc43bda66de60a",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              },
              "icon": "lucide-tags",
              "title": "Tags"
            }
          },
          {
            "id": "3e8a43706e0fbdf2",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Lab_03/Código de la FPGA.md",
                "followCursor": false,
                "showSearch": false,
                "searchQuery": ""
              },
              "icon": "lucide-list",
              "title": "Outline of Código de la FPGA"
            }
          },
          {
            "id": "010feda6c1f4a99c",
            "type": "leaf",
            "state": {
              "type": "git-view",
              "state": {},
              "icon": "git-pull-request",
              "title": "Source Control"
            }
          }
        ],
        "currentTab": 4
      }
    ],
    "direction": "horizontal",
    "width": 248.5
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "obsidian-git:Open Git source control": false
    }
  },
  "active": "6dc1bdc53ac2df97",
  "lastOpenFiles": [
    "Lab_04/Imagenes/Imagen de WhatsApp 2025-02-17 a las 11.20.25_5ed9bbd6.jpg",
    "Lab_04/Imagenes/Pasted image 20250306121641.png",
    "Lab_04/Imagenes/Pasted image 20250306121540.png",
    "Lab_04/Imagenes/Pasted image 20250306121331.png",
    "Lab_04/Imagenes/Pasted image 20250306120943.png",
    "Lab_04/Imagenes/Pasted image 20250306120927.png",
    "Lab_04/Imagenes/Pasted image 20250306120850.png",
    "Lab_04/Imagenes/Pasted image 20250306120612.png",
    "Lab_04/Máquina de estados.md",
    "Lab_04/Descripción del lab a realizar.md",
    "Lab_04/Pasted image 20250306121641.png",
    "Lab_04/Pasted image 20250306121540.png",
    "Lab_04/Pasted image 20250306121331.png",
    "Lab_04/Imagenes",
    "Lab_04/Nueva carpeta",
    "Lab_04/Lab_4/Máquina de estados.md",
    "Lab_04/Lab_4/Descripción del lab a realizar.md",
    "Lab_04/Lab_4",
    "Lab_03/Conversión ADC.md",
    "Lab_03/Descripción de laboratorio.md",
    "Lab_03/Código de la FPGA.md",
    "Lab_02/README.md",
    "Lab_03/Imagenes",
    "Lab_04",
    "Lab_03",
    "Proyecto/Final_3/build/top.bin",
    "Proyecto/Final_3/build/top.json",
    "Proyecto/Final_3/build/top.asc",
    "Proyecto/Final_3/top.v",
    "Lab_02/6. Síntesis den FPGA.md",
    "Lab_02/5. Descripción en lenguaje HDL.md",
    "Lab_02/4. Dominio estructural.md",
    "Lab_02/1. Dominio comportamental (especificación y algoritmo).md",
    "Lab_02/0. Introducción y requerimientos.md",
    "Lab_02/3. Simulación en lenguaje ladder.md",
    "Lab_02/2. Dominio físico inicial (circuito eléctrico).md",
    "Lab_02/README_Secundario.md",
    "Lab_02/README DEFINITIVO.md",
    "Lab_01/1_Marco_Teórico/Parte 2_Teoría Fan in, Fan out y disipación de potencia.md",
    "Lab_01/Caracterizacion.md",
    "Lab_01/SN70LS04/2_Simulacion.md",
    "Lab_01/README.md",
    "Lab_02/1. Dominio Comportamental.md",
    "Lab_01/SN70LS04/Parte2_SN70LS04.md",
    "Lab_01/SN70LS04/Parte1_SN70LS04.md",
    "Lab_01/SN70LS04/1_Preparacion.md"
  ]
}