<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>activation_accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>37754</Average-caseLatency>
            <Worst-caseLatency>69223</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.378 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.692 ms</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>69224</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>668</BRAM_18K>
            <DSP>1104</DSP>
            <FF>163389</FF>
            <LUT>221436</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>activation_accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop11_fu_440</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>440</ID>
                    <BindInstances>add_ln395_fu_609_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop10_fu_510</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>510</ID>
                    <BindInstances>add_ln395_fu_609_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop9_fu_580</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>580</ID>
                    <BindInstances>add_ln395_fu_609_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop8_fu_650</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>650</ID>
                    <BindInstances>add_ln395_fu_609_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop6_fu_720</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>720</ID>
                    <BindInstances>add_ln395_fu_609_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop7_fu_790</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>790</ID>
                    <BindInstances>add_ln395_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop5_fu_828</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>828</ID>
                    <BindInstances>add_ln395_fu_609_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop_fu_898</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>898</ID>
                    <BindInstances>add_ln395_fu_609_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_bf16_to_float_loop4_fu_968</InstName>
                    <ModuleName>activation_accelerator_Pipeline_bf16_to_float_loop4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>968</ID>
                    <BindInstances>add_ln395_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_2_store_fu_1006</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_2_store</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1006</ID>
                    <BindInstances>add_ln1445_fu_582_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_layer_norm3_fu_1077</InstName>
                    <ModuleName>float_layer_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1077</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_layer_norm3_Pipeline_sum_blocks_fu_400</InstName>
                            <ModuleName>float_layer_norm3_Pipeline_sum_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln749_fu_1202_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_layer_norm3_Pipeline_var_blocks_fu_500</InstName>
                            <ModuleName>float_layer_norm3_Pipeline_var_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>500</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U168 fmul_32ns_32ns_32_3_max_dsp_1_U169 fmul_32ns_32ns_32_3_max_dsp_1_U170 fmul_32ns_32ns_32_3_max_dsp_1_U171 fmul_32ns_32ns_32_3_max_dsp_1_U172 fmul_32ns_32ns_32_3_max_dsp_1_U173 fmul_32ns_32ns_32_3_max_dsp_1_U174 fmul_32ns_32ns_32_3_max_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U178 fmul_32ns_32ns_32_3_max_dsp_1_U168 fmul_32ns_32ns_32_3_max_dsp_1_U169 fmul_32ns_32ns_32_3_max_dsp_1_U170 fmul_32ns_32ns_32_3_max_dsp_1_U171 fmul_32ns_32ns_32_3_max_dsp_1_U172 fmul_32ns_32ns_32_3_max_dsp_1_U173 fmul_32ns_32ns_32_3_max_dsp_1_U174 fmul_32ns_32ns_32_3_max_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U178 fmul_32ns_32ns_32_3_max_dsp_1_U168 fmul_32ns_32ns_32_3_max_dsp_1_U169 fmul_32ns_32ns_32_3_max_dsp_1_U170 fmul_32ns_32ns_32_3_max_dsp_1_U171 fmul_32ns_32ns_32_3_max_dsp_1_U172 fmul_32ns_32ns_32_3_max_dsp_1_U173 fmul_32ns_32ns_32_3_max_dsp_1_U174 fmul_32ns_32ns_32_3_max_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U177 add_ln785_fu_1296_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_layer_norm3_Pipeline_normalize_blocks_fu_601</InstName>
                            <ModuleName>float_layer_norm3_Pipeline_normalize_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>601</ID>
                            <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U278 fdiv_32ns_32ns_32_9_no_dsp_1_U279 fdiv_32ns_32ns_32_9_no_dsp_1_U280 fdiv_32ns_32ns_32_9_no_dsp_1_U281 fdiv_32ns_32ns_32_9_no_dsp_1_U282 fdiv_32ns_32ns_32_9_no_dsp_1_U283 fdiv_32ns_32ns_32_9_no_dsp_1_U284 fdiv_32ns_32ns_32_9_no_dsp_1_U285 fdiv_32ns_32ns_32_9_no_dsp_1_U286 fdiv_32ns_32ns_32_9_no_dsp_1_U287 fdiv_32ns_32ns_32_9_no_dsp_1_U288 fdiv_32ns_32ns_32_9_no_dsp_1_U289 fdiv_32ns_32ns_32_9_no_dsp_1_U290 fdiv_32ns_32ns_32_9_no_dsp_1_U291 fdiv_32ns_32ns_32_9_no_dsp_1_U292 fdiv_32ns_32ns_32_9_no_dsp_1_U293 fdiv_32ns_32ns_32_9_no_dsp_1_U294 fdiv_32ns_32ns_32_9_no_dsp_1_U295 fdiv_32ns_32ns_32_9_no_dsp_1_U296 fdiv_32ns_32ns_32_9_no_dsp_1_U297 fsub_32ns_32ns_32_4_full_dsp_1_U266 fdiv_32ns_32ns_32_9_no_dsp_1_U298 fsub_32ns_32ns_32_4_full_dsp_1_U267 fdiv_32ns_32ns_32_9_no_dsp_1_U299 fsub_32ns_32ns_32_4_full_dsp_1_U268 fdiv_32ns_32ns_32_9_no_dsp_1_U300 fsub_32ns_32ns_32_4_full_dsp_1_U269 fdiv_32ns_32ns_32_9_no_dsp_1_U301 fsub_32ns_32ns_32_4_full_dsp_1_U270 fdiv_32ns_32ns_32_9_no_dsp_1_U302 fsub_32ns_32ns_32_4_full_dsp_1_U271 fdiv_32ns_32ns_32_9_no_dsp_1_U303 fsub_32ns_32ns_32_4_full_dsp_1_U272 fdiv_32ns_32ns_32_9_no_dsp_1_U304 fsub_32ns_32ns_32_4_full_dsp_1_U273 fdiv_32ns_32ns_32_9_no_dsp_1_U305 fsub_32ns_32ns_32_4_full_dsp_1_U274 fdiv_32ns_32ns_32_9_no_dsp_1_U306 fsub_32ns_32ns_32_4_full_dsp_1_U275 fdiv_32ns_32ns_32_9_no_dsp_1_U307 fsub_32ns_32ns_32_4_full_dsp_1_U276 fdiv_32ns_32ns_32_9_no_dsp_1_U308 add_ln811_fu_1334_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U389 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U391 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 fadd_32ns_32ns_32_4_no_dsp_1_U390 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U386 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U392 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U380 faddfsub_32ns_32ns_32_4_full_dsp_1_U387 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U398 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U393 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U399 faddfsub_32ns_32ns_32_4_full_dsp_1_U383 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U389 faddfsub_32ns_32ns_32_4_full_dsp_1_U384 faddfsub_32ns_32ns_32_4_full_dsp_1_U398 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U385 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U398 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U386 faddfsub_32ns_32ns_32_4_full_dsp_1_U399 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U399 faddfsub_32ns_32ns_32_4_full_dsp_1_U388 faddfsub_32ns_32ns_32_4_full_dsp_1_U387 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U389 faddfsub_32ns_32ns_32_4_full_dsp_1_U400 faddfsub_32ns_32ns_32_4_full_dsp_1_U400 faddfsub_32ns_32ns_32_4_full_dsp_1_U388 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U380 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U389 faddfsub_32ns_32ns_32_4_full_dsp_1_U381 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U380 faddfsub_32ns_32ns_32_4_full_dsp_1_U382 faddfsub_32ns_32ns_32_4_full_dsp_1_U391 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U383 faddfsub_32ns_32ns_32_4_full_dsp_1_U381 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 faddfsub_32ns_32ns_32_4_full_dsp_1_U392 faddfsub_32ns_32ns_32_4_full_dsp_1_U377 fsqrt_32ns_32ns_32_8_no_dsp_1_U379</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_rms_norm3_fu_1177</InstName>
                    <ModuleName>float_rms_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1177</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_rms_norm3_Pipeline_sum_sq_blocks_fu_270</InstName>
                            <ModuleName>float_rms_norm3_Pipeline_sum_sq_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>270</ID>
                            <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U524 fadd_32ns_32ns_32_4_no_dsp_1_U512 fmul_32ns_32ns_32_3_max_dsp_1_U525 fmul_32ns_32ns_32_3_max_dsp_1_U526 fadd_32ns_32ns_32_4_full_dsp_1_U514 fmul_32ns_32ns_32_3_max_dsp_1_U527 fadd_32ns_32ns_32_4_full_dsp_1_U515 fmul_32ns_32ns_32_3_max_dsp_1_U528 fadd_32ns_32ns_32_4_full_dsp_1_U516 fmul_32ns_32ns_32_3_max_dsp_1_U529 fadd_32ns_32ns_32_4_full_dsp_1_U517 fmul_32ns_32ns_32_3_max_dsp_1_U530 fadd_32ns_32ns_32_4_full_dsp_1_U518 fmul_32ns_32ns_32_3_max_dsp_1_U531 fadd_32ns_32ns_32_4_full_dsp_1_U519 fmul_32ns_32ns_32_3_max_dsp_1_U532 fadd_32ns_32ns_32_4_full_dsp_1_U520 fmul_32ns_32ns_32_3_max_dsp_1_U533 fadd_32ns_32ns_32_4_full_dsp_1_U521 fmul_32ns_32ns_32_3_max_dsp_1_U534 fadd_32ns_32ns_32_4_full_dsp_1_U522 fmul_32ns_32ns_32_3_max_dsp_1_U524 fmul_32ns_32ns_32_3_max_dsp_1_U525 fadd_32ns_32ns_32_4_full_dsp_1_U514 fmul_32ns_32ns_32_3_max_dsp_1_U526 fadd_32ns_32ns_32_4_full_dsp_1_U515 fmul_32ns_32ns_32_3_max_dsp_1_U527 fadd_32ns_32ns_32_4_full_dsp_1_U516 fmul_32ns_32ns_32_3_max_dsp_1_U528 fadd_32ns_32ns_32_4_full_dsp_1_U517 fmul_32ns_32ns_32_3_max_dsp_1_U529 fadd_32ns_32ns_32_4_full_dsp_1_U518 fmul_32ns_32ns_32_3_max_dsp_1_U530 fadd_32ns_32ns_32_4_full_dsp_1_U519 fmul_32ns_32ns_32_3_max_dsp_1_U531 fadd_32ns_32ns_32_4_full_dsp_1_U520 fmul_32ns_32ns_32_3_max_dsp_1_U532 fadd_32ns_32ns_32_4_full_dsp_1_U521 fmul_32ns_32ns_32_3_max_dsp_1_U533 fadd_32ns_32ns_32_4_full_dsp_1_U522 fmul_32ns_32ns_32_3_max_dsp_1_U534 fadd_32ns_32ns_32_4_full_dsp_1_U523 fmul_32ns_32ns_32_3_max_dsp_1_U524 fmul_32ns_32ns_32_3_max_dsp_1_U525 fadd_32ns_32ns_32_4_full_dsp_1_U514 fmul_32ns_32ns_32_3_max_dsp_1_U526 fadd_32ns_32ns_32_4_full_dsp_1_U515 fmul_32ns_32ns_32_3_max_dsp_1_U527 fadd_32ns_32ns_32_4_full_dsp_1_U516 fmul_32ns_32ns_32_3_max_dsp_1_U528 fadd_32ns_32ns_32_4_full_dsp_1_U517 fmul_32ns_32ns_32_3_max_dsp_1_U529 fadd_32ns_32ns_32_4_full_dsp_1_U518 fmul_32ns_32ns_32_3_max_dsp_1_U530 fadd_32ns_32ns_32_4_full_dsp_1_U519 fmul_32ns_32ns_32_3_max_dsp_1_U531 fadd_32ns_32ns_32_4_full_dsp_1_U520 fmul_32ns_32ns_32_3_max_dsp_1_U532 fadd_32ns_32ns_32_4_full_dsp_1_U521 fmul_32ns_32ns_32_3_max_dsp_1_U533 fadd_32ns_32ns_32_4_full_dsp_1_U522 add_ln552_fu_1246_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_rms_norm3_Pipeline_normalize_blocks_fu_370</InstName>
                            <ModuleName>float_rms_norm3_Pipeline_normalize_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>370</ID>
                            <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U601 fdiv_32ns_32ns_32_9_no_dsp_1_U602 fdiv_32ns_32ns_32_9_no_dsp_1_U603 fdiv_32ns_32ns_32_9_no_dsp_1_U604 fdiv_32ns_32ns_32_9_no_dsp_1_U605 fdiv_32ns_32ns_32_9_no_dsp_1_U606 fdiv_32ns_32ns_32_9_no_dsp_1_U607 fdiv_32ns_32ns_32_9_no_dsp_1_U608 fdiv_32ns_32ns_32_9_no_dsp_1_U609 fdiv_32ns_32ns_32_9_no_dsp_1_U610 fdiv_32ns_32ns_32_9_no_dsp_1_U611 fdiv_32ns_32ns_32_9_no_dsp_1_U612 fdiv_32ns_32ns_32_9_no_dsp_1_U613 fdiv_32ns_32ns_32_9_no_dsp_1_U614 fdiv_32ns_32ns_32_9_no_dsp_1_U615 fdiv_32ns_32ns_32_9_no_dsp_1_U616 fdiv_32ns_32ns_32_9_no_dsp_1_U617 fdiv_32ns_32ns_32_9_no_dsp_1_U618 fdiv_32ns_32ns_32_9_no_dsp_1_U619 fdiv_32ns_32ns_32_9_no_dsp_1_U620 fdiv_32ns_32ns_32_9_no_dsp_1_U621 fdiv_32ns_32ns_32_9_no_dsp_1_U622 fdiv_32ns_32ns_32_9_no_dsp_1_U623 fdiv_32ns_32ns_32_9_no_dsp_1_U624 fdiv_32ns_32ns_32_9_no_dsp_1_U625 fdiv_32ns_32ns_32_9_no_dsp_1_U626 fdiv_32ns_32ns_32_9_no_dsp_1_U627 fdiv_32ns_32ns_32_9_no_dsp_1_U628 fdiv_32ns_32ns_32_9_no_dsp_1_U629 fdiv_32ns_32ns_32_9_no_dsp_1_U630 fdiv_32ns_32ns_32_9_no_dsp_1_U631 add_ln578_fu_1198_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U697 fdiv_32ns_32ns_32_9_no_dsp_1_U698 fadd_32ns_32ns_32_4_full_dsp_1_U697 fsqrt_32ns_32ns_32_8_no_dsp_1_U699</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_silu2_fu_1277</InstName>
                    <ModuleName>float_silu2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1277</ID>
                    <BindInstances>fexp_32ns_32ns_32_8_full_dsp_1_U894 fadd_32ns_32ns_32_4_full_dsp_1_U798 fdiv_32ns_32ns_32_9_no_dsp_1_U862 fmul_32ns_32ns_32_3_max_dsp_1_U830 fexp_32ns_32ns_32_8_full_dsp_1_U895 fadd_32ns_32ns_32_4_full_dsp_1_U799 fdiv_32ns_32ns_32_9_no_dsp_1_U863 fmul_32ns_32ns_32_3_max_dsp_1_U831 fexp_32ns_32ns_32_8_full_dsp_1_U896 fadd_32ns_32ns_32_4_full_dsp_1_U800 fdiv_32ns_32ns_32_9_no_dsp_1_U864 fmul_32ns_32ns_32_3_max_dsp_1_U832 fexp_32ns_32ns_32_8_full_dsp_1_U897 fadd_32ns_32ns_32_4_full_dsp_1_U801 fdiv_32ns_32ns_32_9_no_dsp_1_U865 fmul_32ns_32ns_32_3_max_dsp_1_U833 fexp_32ns_32ns_32_8_full_dsp_1_U898 fadd_32ns_32ns_32_4_full_dsp_1_U802 fdiv_32ns_32ns_32_9_no_dsp_1_U866 fmul_32ns_32ns_32_3_max_dsp_1_U834 fexp_32ns_32ns_32_8_full_dsp_1_U899 fadd_32ns_32ns_32_4_full_dsp_1_U803 fdiv_32ns_32ns_32_9_no_dsp_1_U867 fmul_32ns_32ns_32_3_max_dsp_1_U835 fexp_32ns_32ns_32_8_full_dsp_1_U900 fadd_32ns_32ns_32_4_full_dsp_1_U804 fdiv_32ns_32ns_32_9_no_dsp_1_U868 fmul_32ns_32ns_32_3_max_dsp_1_U836 fexp_32ns_32ns_32_8_full_dsp_1_U901 fadd_32ns_32ns_32_4_full_dsp_1_U805 fdiv_32ns_32ns_32_9_no_dsp_1_U869 fmul_32ns_32ns_32_3_max_dsp_1_U837 fexp_32ns_32ns_32_8_full_dsp_1_U902 fadd_32ns_32ns_32_4_full_dsp_1_U806 fdiv_32ns_32ns_32_9_no_dsp_1_U870 fmul_32ns_32ns_32_3_max_dsp_1_U838 fexp_32ns_32ns_32_8_full_dsp_1_U903 fadd_32ns_32ns_32_4_full_dsp_1_U807 fdiv_32ns_32ns_32_9_no_dsp_1_U871 fmul_32ns_32ns_32_3_max_dsp_1_U839 fexp_32ns_32ns_32_8_full_dsp_1_U904 fadd_32ns_32ns_32_4_full_dsp_1_U808 fdiv_32ns_32ns_32_9_no_dsp_1_U872 fmul_32ns_32ns_32_3_max_dsp_1_U840 fexp_32ns_32ns_32_8_full_dsp_1_U905 fadd_32ns_32ns_32_4_full_dsp_1_U809 fdiv_32ns_32ns_32_9_no_dsp_1_U873 fmul_32ns_32ns_32_3_max_dsp_1_U841 fexp_32ns_32ns_32_8_full_dsp_1_U906 fadd_32ns_32ns_32_4_full_dsp_1_U810 fdiv_32ns_32ns_32_9_no_dsp_1_U874 fmul_32ns_32ns_32_3_max_dsp_1_U842 fexp_32ns_32ns_32_8_full_dsp_1_U907 fadd_32ns_32ns_32_4_full_dsp_1_U811 fdiv_32ns_32ns_32_9_no_dsp_1_U875 fmul_32ns_32ns_32_3_max_dsp_1_U843 fexp_32ns_32ns_32_8_full_dsp_1_U908 fadd_32ns_32ns_32_4_full_dsp_1_U812 fdiv_32ns_32ns_32_9_no_dsp_1_U876 fmul_32ns_32ns_32_3_max_dsp_1_U844 fexp_32ns_32ns_32_8_full_dsp_1_U909 fadd_32ns_32ns_32_4_full_dsp_1_U813 fdiv_32ns_32ns_32_9_no_dsp_1_U877 fmul_32ns_32ns_32_3_max_dsp_1_U845 fexp_32ns_32ns_32_8_full_dsp_1_U910 fadd_32ns_32ns_32_4_full_dsp_1_U814 fdiv_32ns_32ns_32_9_no_dsp_1_U878 fmul_32ns_32ns_32_3_max_dsp_1_U846 fexp_32ns_32ns_32_8_full_dsp_1_U911 fadd_32ns_32ns_32_4_full_dsp_1_U815 fdiv_32ns_32ns_32_9_no_dsp_1_U879 fmul_32ns_32ns_32_3_max_dsp_1_U847 fexp_32ns_32ns_32_8_full_dsp_1_U912 fadd_32ns_32ns_32_4_full_dsp_1_U816 fdiv_32ns_32ns_32_9_no_dsp_1_U880 fmul_32ns_32ns_32_3_max_dsp_1_U848 fexp_32ns_32ns_32_8_full_dsp_1_U913 fadd_32ns_32ns_32_4_full_dsp_1_U817 fdiv_32ns_32ns_32_9_no_dsp_1_U881 fmul_32ns_32ns_32_3_max_dsp_1_U849 fexp_32ns_32ns_32_8_full_dsp_1_U914 fadd_32ns_32ns_32_4_full_dsp_1_U818 fdiv_32ns_32ns_32_9_no_dsp_1_U882 fmul_32ns_32ns_32_3_max_dsp_1_U850 fexp_32ns_32ns_32_8_full_dsp_1_U915 fadd_32ns_32ns_32_4_full_dsp_1_U819 fdiv_32ns_32ns_32_9_no_dsp_1_U883 fmul_32ns_32ns_32_3_max_dsp_1_U851 fexp_32ns_32ns_32_8_full_dsp_1_U916 fadd_32ns_32ns_32_4_full_dsp_1_U820 fdiv_32ns_32ns_32_9_no_dsp_1_U884 fmul_32ns_32ns_32_3_max_dsp_1_U852 fexp_32ns_32ns_32_8_full_dsp_1_U917 fadd_32ns_32ns_32_4_full_dsp_1_U821 fdiv_32ns_32ns_32_9_no_dsp_1_U885 fmul_32ns_32ns_32_3_max_dsp_1_U853 fexp_32ns_32ns_32_8_full_dsp_1_U918 fadd_32ns_32ns_32_4_full_dsp_1_U822 fdiv_32ns_32ns_32_9_no_dsp_1_U886 fmul_32ns_32ns_32_3_max_dsp_1_U854 fexp_32ns_32ns_32_8_full_dsp_1_U919 fadd_32ns_32ns_32_4_full_dsp_1_U823 fdiv_32ns_32ns_32_9_no_dsp_1_U887 fmul_32ns_32ns_32_3_max_dsp_1_U855 fexp_32ns_32ns_32_8_full_dsp_1_U920 fadd_32ns_32ns_32_4_full_dsp_1_U824 fdiv_32ns_32ns_32_9_no_dsp_1_U888 fmul_32ns_32ns_32_3_max_dsp_1_U856 fexp_32ns_32ns_32_8_full_dsp_1_U921 fadd_32ns_32ns_32_4_full_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U889 fmul_32ns_32ns_32_3_max_dsp_1_U857 fexp_32ns_32ns_32_8_full_dsp_1_U922 fadd_32ns_32ns_32_4_full_dsp_1_U826 fdiv_32ns_32ns_32_9_no_dsp_1_U890 fmul_32ns_32ns_32_3_max_dsp_1_U858 fexp_32ns_32ns_32_8_full_dsp_1_U923 fadd_32ns_32ns_32_4_full_dsp_1_U827 fdiv_32ns_32ns_32_9_no_dsp_1_U891 fmul_32ns_32ns_32_3_max_dsp_1_U859 fexp_32ns_32ns_32_8_full_dsp_1_U924 fadd_32ns_32ns_32_4_full_dsp_1_U828 fdiv_32ns_32ns_32_9_no_dsp_1_U892 fmul_32ns_32ns_32_3_max_dsp_1_U860 fexp_32ns_32ns_32_8_full_dsp_1_U925 fadd_32ns_32ns_32_4_full_dsp_1_U829 fdiv_32ns_32ns_32_9_no_dsp_1_U893 fmul_32ns_32ns_32_3_max_dsp_1_U861 add_ln426_fu_1674_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_gelu4_fu_1377</InstName>
                    <ModuleName>float_gelu4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1377</ID>
                    <BindInstances>fmul_32ns_32ns_32_3_full_dsp_1_U1040 fexp_32ns_32ns_32_5_med_dsp_1_U1120 fadd_32ns_32ns_32_4_no_dsp_1_U1024 fdiv_32ns_32ns_32_9_no_dsp_1_U1072 fmul_32ns_32ns_32_3_full_dsp_1_U1040 fmul_32ns_32ns_32_3_full_dsp_1_U1041 fexp_32ns_32ns_32_5_med_dsp_1_U1121 fadd_32ns_32ns_32_4_no_dsp_1_U1025 fdiv_32ns_32ns_32_9_no_dsp_1_U1073 fmul_32ns_32ns_32_3_full_dsp_1_U1041 fmul_32ns_32ns_32_3_full_dsp_1_U1042 fexp_32ns_32ns_32_5_med_dsp_1_U1122 fadd_32ns_32ns_32_4_no_dsp_1_U1026 fdiv_32ns_32ns_32_9_no_dsp_1_U1074 fmul_32ns_32ns_32_3_full_dsp_1_U1042 fmul_32ns_32ns_32_3_full_dsp_1_U1043 fexp_32ns_32ns_32_5_med_dsp_1_U1123 fadd_32ns_32ns_32_4_no_dsp_1_U1027 fdiv_32ns_32ns_32_9_no_dsp_1_U1075 fmul_32ns_32ns_32_3_full_dsp_1_U1043 fmul_32ns_32ns_32_3_full_dsp_1_U1044 fexp_32ns_32ns_32_5_med_dsp_1_U1124 fadd_32ns_32ns_32_4_no_dsp_1_U1028 fdiv_32ns_32ns_32_9_no_dsp_1_U1076 fmul_32ns_32ns_32_3_full_dsp_1_U1044 fmul_32ns_32ns_32_3_full_dsp_1_U1045 fexp_32ns_32ns_32_5_med_dsp_1_U1125 fadd_32ns_32ns_32_4_no_dsp_1_U1029 fdiv_32ns_32ns_32_9_no_dsp_1_U1077 fmul_32ns_32ns_32_3_full_dsp_1_U1045 fmul_32ns_32ns_32_3_full_dsp_1_U1046 fexp_32ns_32ns_32_5_med_dsp_1_U1126 fadd_32ns_32ns_32_4_no_dsp_1_U1030 fdiv_32ns_32ns_32_9_no_dsp_1_U1078 fmul_32ns_32ns_32_3_full_dsp_1_U1046 fmul_32ns_32ns_32_3_full_dsp_1_U1047 fexp_32ns_32ns_32_5_med_dsp_1_U1127 fadd_32ns_32ns_32_4_no_dsp_1_U1031 fdiv_32ns_32ns_32_9_no_dsp_1_U1079 fmul_32ns_32ns_32_3_full_dsp_1_U1047 fmul_32ns_32ns_32_3_full_dsp_1_U1048 fexp_32ns_32ns_32_5_med_dsp_1_U1128 fadd_32ns_32ns_32_4_no_dsp_1_U1032 fdiv_32ns_32ns_32_9_no_dsp_1_U1080 fmul_32ns_32ns_32_3_full_dsp_1_U1048 fmul_32ns_32ns_32_3_full_dsp_1_U1049 fexp_32ns_32ns_32_5_med_dsp_1_U1129 fadd_32ns_32ns_32_4_no_dsp_1_U1033 fdiv_32ns_32ns_32_9_no_dsp_1_U1081 fmul_32ns_32ns_32_3_full_dsp_1_U1049 fmul_32ns_32ns_32_3_full_dsp_1_U1050 fexp_32ns_32ns_32_5_med_dsp_1_U1130 fadd_32ns_32ns_32_4_no_dsp_1_U1034 fdiv_32ns_32ns_32_9_no_dsp_1_U1082 fmul_32ns_32ns_32_3_full_dsp_1_U1050 fmul_32ns_32ns_32_3_full_dsp_1_U1051 fexp_32ns_32ns_32_5_med_dsp_1_U1131 fadd_32ns_32ns_32_4_no_dsp_1_U1035 fdiv_32ns_32ns_32_9_no_dsp_1_U1083 fmul_32ns_32ns_32_3_full_dsp_1_U1051 fmul_32ns_32ns_32_3_full_dsp_1_U1052 fexp_32ns_32ns_32_5_med_dsp_1_U1132 fadd_32ns_32ns_32_4_no_dsp_1_U1036 fdiv_32ns_32ns_32_9_no_dsp_1_U1084 fmul_32ns_32ns_32_3_full_dsp_1_U1052 fmul_32ns_32ns_32_3_full_dsp_1_U1053 fexp_32ns_32ns_32_5_med_dsp_1_U1133 fadd_32ns_32ns_32_4_no_dsp_1_U1037 fdiv_32ns_32ns_32_9_no_dsp_1_U1085 fmul_32ns_32ns_32_3_full_dsp_1_U1053 fmul_32ns_32ns_32_3_full_dsp_1_U1054 fexp_32ns_32ns_32_5_med_dsp_1_U1134 fadd_32ns_32ns_32_4_no_dsp_1_U1038 fdiv_32ns_32ns_32_9_no_dsp_1_U1086 fmul_32ns_32ns_32_3_full_dsp_1_U1054 fmul_32ns_32ns_32_3_full_dsp_1_U1055 fexp_32ns_32ns_32_5_med_dsp_1_U1135 fadd_32ns_32ns_32_4_no_dsp_1_U1039 fdiv_32ns_32ns_32_9_no_dsp_1_U1087 fmul_32ns_32ns_32_3_full_dsp_1_U1055 fmul_32ns_32ns_32_3_full_dsp_1_U1056 fexp_32ns_32ns_32_5_med_dsp_1_U1120 fadd_32ns_32ns_32_4_no_dsp_1_U1024 fdiv_32ns_32ns_32_9_no_dsp_1_U1072 fmul_32ns_32ns_32_3_full_dsp_1_U1056 fmul_32ns_32ns_32_3_full_dsp_1_U1057 fexp_32ns_32ns_32_5_med_dsp_1_U1121 fadd_32ns_32ns_32_4_no_dsp_1_U1025 fdiv_32ns_32ns_32_9_no_dsp_1_U1073 fmul_32ns_32ns_32_3_full_dsp_1_U1057 fmul_32ns_32ns_32_3_full_dsp_1_U1058 fexp_32ns_32ns_32_5_med_dsp_1_U1122 fadd_32ns_32ns_32_4_no_dsp_1_U1026 fdiv_32ns_32ns_32_9_no_dsp_1_U1074 fmul_32ns_32ns_32_3_full_dsp_1_U1058 fmul_32ns_32ns_32_3_full_dsp_1_U1059 fexp_32ns_32ns_32_5_med_dsp_1_U1123 fadd_32ns_32ns_32_4_no_dsp_1_U1027 fdiv_32ns_32ns_32_9_no_dsp_1_U1075 fmul_32ns_32ns_32_3_full_dsp_1_U1059 fmul_32ns_32ns_32_3_full_dsp_1_U1060 fexp_32ns_32ns_32_5_med_dsp_1_U1124 fadd_32ns_32ns_32_4_no_dsp_1_U1028 fdiv_32ns_32ns_32_9_no_dsp_1_U1076 fmul_32ns_32ns_32_3_full_dsp_1_U1060 fmul_32ns_32ns_32_3_full_dsp_1_U1061 fexp_32ns_32ns_32_5_med_dsp_1_U1125 fadd_32ns_32ns_32_4_no_dsp_1_U1029 fdiv_32ns_32ns_32_9_no_dsp_1_U1077 fmul_32ns_32ns_32_3_full_dsp_1_U1061 fmul_32ns_32ns_32_3_full_dsp_1_U1062 fexp_32ns_32ns_32_5_med_dsp_1_U1126 fadd_32ns_32ns_32_4_no_dsp_1_U1030 fdiv_32ns_32ns_32_9_no_dsp_1_U1078 fmul_32ns_32ns_32_3_full_dsp_1_U1062 fmul_32ns_32ns_32_3_full_dsp_1_U1063 fexp_32ns_32ns_32_5_med_dsp_1_U1127 fadd_32ns_32ns_32_4_no_dsp_1_U1031 fdiv_32ns_32ns_32_9_no_dsp_1_U1079 fmul_32ns_32ns_32_3_full_dsp_1_U1063 fmul_32ns_32ns_32_3_full_dsp_1_U1064 fexp_32ns_32ns_32_5_med_dsp_1_U1128 fadd_32ns_32ns_32_4_no_dsp_1_U1032 fdiv_32ns_32ns_32_9_no_dsp_1_U1080 fmul_32ns_32ns_32_3_full_dsp_1_U1064 fmul_32ns_32ns_32_3_full_dsp_1_U1065 fexp_32ns_32ns_32_5_med_dsp_1_U1129 fadd_32ns_32ns_32_4_no_dsp_1_U1033 fdiv_32ns_32ns_32_9_no_dsp_1_U1081 fmul_32ns_32ns_32_3_full_dsp_1_U1065 fmul_32ns_32ns_32_3_full_dsp_1_U1066 fexp_32ns_32ns_32_5_med_dsp_1_U1130 fadd_32ns_32ns_32_4_no_dsp_1_U1034 fdiv_32ns_32ns_32_9_no_dsp_1_U1082 fmul_32ns_32ns_32_3_full_dsp_1_U1066 fmul_32ns_32ns_32_3_full_dsp_1_U1067 fexp_32ns_32ns_32_5_med_dsp_1_U1131 fadd_32ns_32ns_32_4_no_dsp_1_U1035 fdiv_32ns_32ns_32_9_no_dsp_1_U1083 fmul_32ns_32ns_32_3_full_dsp_1_U1067 fmul_32ns_32ns_32_3_full_dsp_1_U1068 fexp_32ns_32ns_32_5_med_dsp_1_U1132 fadd_32ns_32ns_32_4_no_dsp_1_U1036 fdiv_32ns_32ns_32_9_no_dsp_1_U1084 fmul_32ns_32ns_32_3_full_dsp_1_U1068 fmul_32ns_32ns_32_3_full_dsp_1_U1069 fexp_32ns_32ns_32_5_med_dsp_1_U1133 fadd_32ns_32ns_32_4_no_dsp_1_U1037 fdiv_32ns_32ns_32_9_no_dsp_1_U1085 fmul_32ns_32ns_32_3_full_dsp_1_U1069 fmul_32ns_32ns_32_3_full_dsp_1_U1070 fexp_32ns_32ns_32_5_med_dsp_1_U1134 fadd_32ns_32ns_32_4_no_dsp_1_U1038 fdiv_32ns_32ns_32_9_no_dsp_1_U1086 fmul_32ns_32ns_32_3_full_dsp_1_U1070 fmul_32ns_32ns_32_3_full_dsp_1_U1071 fexp_32ns_32ns_32_5_med_dsp_1_U1135 fadd_32ns_32ns_32_4_no_dsp_1_U1039 fdiv_32ns_32ns_32_9_no_dsp_1_U1087 fmul_32ns_32ns_32_3_full_dsp_1_U1071 add_ln943_fu_2394_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_Multiply2_fu_1477</InstName>
                    <ModuleName>float_Multiply2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1477</ID>
                    <BindInstances>fmul_32ns_32ns_32_3_max_dsp_1_U1253 fmul_32ns_32ns_32_3_max_dsp_1_U1254 fmul_32ns_32ns_32_3_max_dsp_1_U1255 fmul_32ns_32ns_32_3_max_dsp_1_U1256 fmul_32ns_32ns_32_3_max_dsp_1_U1257 fmul_32ns_32ns_32_3_max_dsp_1_U1258 fmul_32ns_32ns_32_3_max_dsp_1_U1259 fmul_32ns_32ns_32_3_max_dsp_1_U1260 fmul_32ns_32ns_32_3_max_dsp_1_U1261 fmul_32ns_32ns_32_3_max_dsp_1_U1262 fmul_32ns_32ns_32_3_max_dsp_1_U1263 fmul_32ns_32ns_32_3_max_dsp_1_U1264 fmul_32ns_32ns_32_3_max_dsp_1_U1265 fmul_32ns_32ns_32_3_max_dsp_1_U1266 fmul_32ns_32ns_32_3_max_dsp_1_U1267 fmul_32ns_32ns_32_3_max_dsp_1_U1268 fmul_32ns_32ns_32_3_max_dsp_1_U1269 fmul_32ns_32ns_32_3_max_dsp_1_U1270 fmul_32ns_32ns_32_3_max_dsp_1_U1271 fmul_32ns_32ns_32_3_max_dsp_1_U1272 fmul_32ns_32ns_32_3_max_dsp_1_U1273 fmul_32ns_32ns_32_3_max_dsp_1_U1274 fmul_32ns_32ns_32_3_max_dsp_1_U1275 fmul_32ns_32ns_32_3_max_dsp_1_U1276 fmul_32ns_32ns_32_3_max_dsp_1_U1277 fmul_32ns_32ns_32_3_max_dsp_1_U1278 fmul_32ns_32ns_32_3_max_dsp_1_U1279 fmul_32ns_32ns_32_3_max_dsp_1_U1280 fmul_32ns_32ns_32_3_max_dsp_1_U1281 fmul_32ns_32ns_32_3_max_dsp_1_U1282 fmul_32ns_32ns_32_3_max_dsp_1_U1283 fmul_32ns_32ns_32_3_max_dsp_1_U1284 add_ln1335_fu_1682_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_safe_softmax3_fu_1593</InstName>
                    <ModuleName>float_safe_softmax3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1593</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1710</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_find_max_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1710</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>local_max_1_fmaxf_fu_914</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>914</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_2_fmaxf_fu_922</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>922</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_3_fmaxf_fu_930</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>930</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_4_fmaxf_fu_936</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>936</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_5_fmaxf_fu_943</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>943</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_6_fmaxf_fu_949</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>949</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_7_fmaxf_fu_956</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>956</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_8_fmaxf_fu_962</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>962</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_9_fmaxf_fu_969</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>969</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_33_fmaxf_fu_975</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>975</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_34_fmaxf_fu_982</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>982</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_35_fmaxf_fu_988</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>988</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_36_fmaxf_fu_995</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>995</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_37_fmaxf_fu_1001</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1001</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_38_fmaxf_fu_1008</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1008</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_39_fmaxf_fu_1014</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1014</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_40_fmaxf_fu_1021</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1021</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_41_fmaxf_fu_1027</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1027</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_42_fmaxf_fu_1034</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1034</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_43_fmaxf_fu_1040</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1040</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_44_fmaxf_fu_1047</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1047</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_45_fmaxf_fu_1053</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1053</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_46_fmaxf_fu_1060</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1060</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_47_fmaxf_fu_1066</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1066</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_48_fmaxf_fu_1073</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1073</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_49_fmaxf_fu_1079</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1079</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_50_fmaxf_fu_1086</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1086</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_51_fmaxf_fu_1092</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1092</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_52_fmaxf_fu_1099</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1099</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_53_fmaxf_fu_1105</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1105</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_55_fmaxf_fu_1112</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1112</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln1231_fu_1266_p2 add_ln1222_fu_1308_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1803</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1803</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_fmaxf_fu_1809</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1809</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1818</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_exp_and_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1818</ID>
                            <BindInstances>add_ln1274_fu_4611_p2 add_ln1265_fu_4653_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_2050</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_normalize_blocks</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2050</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>tmp_94_round_float32_to_bf16_ieee_fu_2478</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2478</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_96_round_float32_to_bf16_ieee_fu_2484</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2484</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_98_round_float32_to_bf16_ieee_fu_2490</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2490</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_100_round_float32_to_bf16_ieee_fu_2496</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2496</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_102_round_float32_to_bf16_ieee_fu_2502</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2502</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_104_round_float32_to_bf16_ieee_fu_2508</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2508</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_106_round_float32_to_bf16_ieee_fu_2514</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2514</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_108_round_float32_to_bf16_ieee_fu_2520</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2520</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_110_round_float32_to_bf16_ieee_fu_2526</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2526</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_112_round_float32_to_bf16_ieee_fu_2532</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2532</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_114_round_float32_to_bf16_ieee_fu_2538</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2538</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_116_round_float32_to_bf16_ieee_fu_2544</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2544</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_118_round_float32_to_bf16_ieee_fu_2550</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2550</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_120_round_float32_to_bf16_ieee_fu_2556</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2556</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_122_round_float32_to_bf16_ieee_fu_2562</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2562</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_124_round_float32_to_bf16_ieee_fu_2568</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2568</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_126_round_float32_to_bf16_ieee_fu_2574</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2574</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_128_round_float32_to_bf16_ieee_fu_2580</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2580</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_130_round_float32_to_bf16_ieee_fu_2586</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2586</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_132_round_float32_to_bf16_ieee_fu_2592</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2592</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_134_round_float32_to_bf16_ieee_fu_2598</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2598</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_136_round_float32_to_bf16_ieee_fu_2604</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2604</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_138_round_float32_to_bf16_ieee_fu_2610</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2610</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_140_round_float32_to_bf16_ieee_fu_2616</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2616</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_142_round_float32_to_bf16_ieee_fu_2622</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2622</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_144_round_float32_to_bf16_ieee_fu_2628</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2628</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_146_round_float32_to_bf16_ieee_fu_2634</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2634</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_148_round_float32_to_bf16_ieee_fu_2640</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2640</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_150_round_float32_to_bf16_ieee_fu_2646</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2646</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_152_round_float32_to_bf16_ieee_fu_2652</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2652</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_154_round_float32_to_bf16_ieee_fu_2658</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2658</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_156_round_float32_to_bf16_ieee_fu_2664</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2664</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln1305_fu_3576_p2 add_ln1296_fu_2954_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_find_max_blocks1_fu_2249</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_find_max_blocks1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2249</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>local_max_1_fmaxf_fu_914</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>914</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_2_fmaxf_fu_922</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>922</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_3_fmaxf_fu_930</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>930</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_4_fmaxf_fu_936</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>936</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_5_fmaxf_fu_943</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>943</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_6_fmaxf_fu_949</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>949</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_7_fmaxf_fu_956</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>956</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_8_fmaxf_fu_962</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>962</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_9_fmaxf_fu_969</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>969</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_10_fmaxf_fu_975</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>975</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_11_fmaxf_fu_982</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>982</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_12_fmaxf_fu_988</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>988</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_13_fmaxf_fu_995</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>995</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_14_fmaxf_fu_1001</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1001</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_15_fmaxf_fu_1008</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1008</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_16_fmaxf_fu_1014</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1014</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_17_fmaxf_fu_1021</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1021</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_18_fmaxf_fu_1027</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1027</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_19_fmaxf_fu_1034</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1034</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_20_fmaxf_fu_1040</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1040</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_21_fmaxf_fu_1047</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1047</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_22_fmaxf_fu_1053</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1053</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_23_fmaxf_fu_1060</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1060</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_24_fmaxf_fu_1066</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1066</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_25_fmaxf_fu_1073</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1073</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_26_fmaxf_fu_1079</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1079</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_27_fmaxf_fu_1086</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1086</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_28_fmaxf_fu_1092</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1092</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_29_fmaxf_fu_1099</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1099</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_30_fmaxf_fu_1105</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1105</ID>
                                </Instance>
                                <Instance>
                                    <InstName>local_max_32_fmaxf_fu_1112</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1112</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln1231_fu_1266_p2 add_ln1222_fu_1308_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_exp_and_bucket2_fu_2342</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_exp_and_bucket2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2342</ID>
                            <BindInstances>add_ln1274_fu_4611_p2 add_ln1265_fu_4653_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_Pipeline_normalize_blocks3_fu_2574</InstName>
                            <ModuleName>float_safe_softmax3_Pipeline_normalize_blocks3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2574</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>tmp_31_round_float32_to_bf16_ieee_fu_2478</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2478</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_33_round_float32_to_bf16_ieee_fu_2484</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2484</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_35_round_float32_to_bf16_ieee_fu_2490</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2490</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_37_round_float32_to_bf16_ieee_fu_2496</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2496</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_39_round_float32_to_bf16_ieee_fu_2502</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2502</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_41_round_float32_to_bf16_ieee_fu_2508</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2508</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_43_round_float32_to_bf16_ieee_fu_2514</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2514</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_45_round_float32_to_bf16_ieee_fu_2520</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2520</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_47_round_float32_to_bf16_ieee_fu_2526</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2526</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_49_round_float32_to_bf16_ieee_fu_2532</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2532</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_51_round_float32_to_bf16_ieee_fu_2538</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2538</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_53_round_float32_to_bf16_ieee_fu_2544</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2544</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_55_round_float32_to_bf16_ieee_fu_2550</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2550</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_57_round_float32_to_bf16_ieee_fu_2556</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2556</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_59_round_float32_to_bf16_ieee_fu_2562</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2562</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_61_round_float32_to_bf16_ieee_fu_2568</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2568</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_63_round_float32_to_bf16_ieee_fu_2574</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2574</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_65_round_float32_to_bf16_ieee_fu_2580</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2580</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_67_round_float32_to_bf16_ieee_fu_2586</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2586</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_69_round_float32_to_bf16_ieee_fu_2592</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2592</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_71_round_float32_to_bf16_ieee_fu_2598</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2598</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_73_round_float32_to_bf16_ieee_fu_2604</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2604</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_75_round_float32_to_bf16_ieee_fu_2610</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2610</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_77_round_float32_to_bf16_ieee_fu_2616</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2616</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_79_round_float32_to_bf16_ieee_fu_2622</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2622</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_81_round_float32_to_bf16_ieee_fu_2628</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2628</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_83_round_float32_to_bf16_ieee_fu_2634</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2634</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_85_round_float32_to_bf16_ieee_fu_2640</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2640</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_87_round_float32_to_bf16_ieee_fu_2646</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2646</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_89_round_float32_to_bf16_ieee_fu_2652</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2652</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_91_round_float32_to_bf16_ieee_fu_2658</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2658</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_93_round_float32_to_bf16_ieee_fu_2664</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2664</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln63_fu_226_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln1305_fu_3576_p2 add_ln1296_fu_2954_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>exp_x_U exp_x_1_U exp_x_2_U exp_x_3_U exp_x_4_U exp_x_5_U exp_x_6_U exp_x_7_U exp_x_8_U exp_x_9_U exp_x_10_U exp_x_11_U exp_x_12_U exp_x_13_U exp_x_14_U exp_x_15_U exp_x_16_U exp_x_17_U exp_x_18_U exp_x_19_U exp_x_20_U exp_x_21_U exp_x_22_U exp_x_23_U exp_x_24_U exp_x_25_U exp_x_26_U local_max_3_fmaxf_fu_4633 local_max_4_fmaxf_fu_4688 local_max_5_fmaxf_fu_4718 local_max_6_fmaxf_fu_4723 local_max_7_fmaxf_fu_4728 local_max_8_fmaxf_fu_4733 local_max_9_fmaxf_fu_4738 local_max_33_fmaxf_fu_4598 local_max_34_fmaxf_fu_4603 local_max_35_fmaxf_fu_4608 local_max_36_fmaxf_fu_4613 local_max_37_fmaxf_fu_4618 local_max_38_fmaxf_fu_4623 local_max_39_fmaxf_fu_4628 local_max_40_fmaxf_fu_4638 local_max_41_fmaxf_fu_4643 local_max_42_fmaxf_fu_4648 local_max_43_fmaxf_fu_4653 local_max_44_fmaxf_fu_4658 local_max_45_fmaxf_fu_4663 local_max_46_fmaxf_fu_4668 local_max_47_fmaxf_fu_4673 local_max_48_fmaxf_fu_4678 local_max_49_fmaxf_fu_4683 local_max_50_fmaxf_fu_4693 local_max_51_fmaxf_fu_4698 local_max_52_fmaxf_fu_4703 local_max_53_fmaxf_fu_4708 local_max_55_fmaxf_fu_4713 exp_x_56_U exp_x_57_U exp_x_58_U exp_x_59_U exp_x_60_U exp_x_61_U exp_x_62_U exp_x_63_U exp_x_64_U exp_x_65_U exp_x_66_U exp_x_67_U exp_x_68_U exp_x_69_U exp_x_70_U exp_x_71_U exp_x_72_U exp_x_73_U exp_x_74_U exp_x_75_U exp_x_76_U exp_x_77_U exp_x_78_U exp_x_79_U exp_x_80_U exp_x_81_U exp_x_82_U exp_x_83_U exp_x_84_U exp_x_85_U exp_x_86_U exp_x_87_U exp_x_88_U exp_x_89_U exp_x_90_U exp_x_91_U exp_x_92_U exp_x_93_U exp_x_94_U exp_x_95_U exp_x_96_U exp_x_97_U exp_x_98_U exp_x_99_U exp_x_100_U exp_x_101_U exp_x_102_U exp_x_103_U exp_x_104_U exp_x_105_U exp_x_106_U exp_x_107_U exp_x_108_U exp_x_109_U exp_x_110_U exp_x_111_U exp_x_112_U exp_x_113_U exp_x_114_U exp_x_115_U exp_x_116_U exp_x_117_U exp_x_118_U exp_x_119_U exp_x_120_U exp_x_121_U exp_x_122_U exp_x_123_U exp_x_124_U exp_x_125_U exp_x_126_U exp_x_127_U exp_x_128_U exp_x_129_U exp_x_130_U exp_x_131_U exp_x_132_U fdiv_32ns_32ns_32_9_no_dsp_1_U2618 exp_x_134_U exp_x_135_U exp_x_136_U tmp_94_round_float32_to_bf16_ieee_fu_5323 exp_x_138_U exp_x_139_U exp_x_140_U exp_x_141_U exp_x_142_U exp_x_143_U exp_x_144_U exp_x_145_U exp_x_146_U exp_x_147_U fdiv_32ns_32ns_32_9_no_dsp_1_U2619 exp_x_149_U tmp_96_round_float32_to_bf16_ieee_fu_5327 exp_x_151_U exp_x_152_U exp_x_153_U exp_x_154_U exp_x_155_U exp_x_156_U exp_x_157_U exp_x_158_U exp_x_159_U exp_x_160_U fdiv_32ns_32ns_32_9_no_dsp_1_U2620 exp_x_162_U tmp_98_round_float32_to_bf16_ieee_fu_5331 exp_x_164_U exp_x_165_U exp_x_166_U exp_x_167_U exp_x_168_U exp_x_169_U exp_x_170_U exp_x_171_U exp_x_172_U exp_x_173_U fdiv_32ns_32ns_32_9_no_dsp_1_U2621 exp_x_175_U tmp_100_round_float32_to_bf16_ieee_fu_5207 exp_x_177_U exp_x_178_U exp_x_179_U exp_x_180_U exp_x_181_U exp_x_182_U exp_x_183_U exp_x_184_U exp_x_185_U exp_x_186_U fdiv_32ns_32ns_32_9_no_dsp_1_U2622 exp_x_188_U tmp_102_round_float32_to_bf16_ieee_fu_5211 exp_x_190_U exp_x_191_U exp_x_192_U exp_x_193_U exp_x_194_U exp_x_195_U exp_x_196_U exp_x_197_U exp_x_198_U exp_x_199_U fdiv_32ns_32ns_32_9_no_dsp_1_U2623 exp_x_201_U tmp_104_round_float32_to_bf16_ieee_fu_5215 exp_x_203_U exp_x_204_U exp_x_205_U exp_x_206_U exp_x_207_U exp_x_208_U exp_x_209_U exp_x_210_U exp_x_211_U exp_x_212_U fdiv_32ns_32ns_32_9_no_dsp_1_U2624 exp_x_214_U tmp_106_round_float32_to_bf16_ieee_fu_5219 exp_x_216_U exp_x_217_U exp_x_218_U exp_x_219_U exp_x_220_U exp_x_221_U exp_x_222_U exp_x_223_U faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fexp_32ns_32ns_32_8_full_dsp_1_U2586 fdiv_32ns_32ns_32_9_no_dsp_1_U2625 exp_x_227_U tmp_108_round_float32_to_bf16_ieee_fu_5223 exp_x_229_U exp_x_230_U exp_x_231_U exp_x_232_U exp_x_233_U exp_x_234_U exp_x_235_U exp_x_236_U exp_x_237_U exp_x_238_U fdiv_32ns_32ns_32_9_no_dsp_1_U2626 exp_x_240_U tmp_110_round_float32_to_bf16_ieee_fu_5227 exp_x_242_U exp_x_243_U exp_x_244_U exp_x_245_U exp_x_246_U exp_x_247_U exp_x_248_U exp_x_249_U exp_x_250_U exp_x_251_U fdiv_32ns_32ns_32_9_no_dsp_1_U2627 exp_x_253_U tmp_112_round_float32_to_bf16_ieee_fu_5231 exp_x_255_U fexp_32ns_32ns_32_8_full_dsp_1_U2607 add_ln1190_fu_2879_p2 tmp_156_round_float32_to_bf16_ieee_fu_5319 fsub_32ns_32ns_32_4_full_dsp_1_U2558 fexp_32ns_32ns_32_8_full_dsp_1_U2611 fsub_32ns_32ns_32_4_full_dsp_1_U2560 fexp_32ns_32ns_32_8_full_dsp_1_U2613 p_udiv438_fu_3029_p2 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2549 fexp_32ns_32ns_32_8_full_dsp_1_U2602 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2550 fexp_32ns_32ns_32_8_full_dsp_1_U2603 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2551 fexp_32ns_32ns_32_8_full_dsp_1_U2604 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2552 fexp_32ns_32ns_32_8_full_dsp_1_U2605 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2553 fexp_32ns_32ns_32_8_full_dsp_1_U2606 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2554 fexp_32ns_32ns_32_8_full_dsp_1_U2607 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2557 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2544 fexp_32ns_32ns_32_8_full_dsp_1_U2597 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2545 fexp_32ns_32ns_32_8_full_dsp_1_U2598 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2546 fexp_32ns_32ns_32_8_full_dsp_1_U2599 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2547 fexp_32ns_32ns_32_8_full_dsp_1_U2600 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2548 fexp_32ns_32ns_32_8_full_dsp_1_U2601 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 fsub_32ns_32ns_32_4_full_dsp_1_U2549 fexp_32ns_32ns_32_8_full_dsp_1_U2602 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 faddfsub_32ns_32ns_32_4_full_dsp_1_U2533 add_ln1197_fu_3533_p2 add_ln1197_1_fu_3538_p2 fsub_32ns_32ns_32_4_full_dsp_1_U2551 fexp_32ns_32ns_32_8_full_dsp_1_U2604</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_add2_fu_1693</InstName>
                    <ModuleName>float_add2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1693</ID>
                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_1_U2765 fadd_32ns_32ns_32_4_full_dsp_1_U2766 fadd_32ns_32ns_32_4_full_dsp_1_U2767 fadd_32ns_32ns_32_4_full_dsp_1_U2768 fadd_32ns_32ns_32_4_full_dsp_1_U2769 fadd_32ns_32ns_32_4_full_dsp_1_U2770 fadd_32ns_32ns_32_4_full_dsp_1_U2771 fadd_32ns_32ns_32_4_full_dsp_1_U2772 fadd_32ns_32ns_32_4_full_dsp_1_U2773 fadd_32ns_32ns_32_4_full_dsp_1_U2774 fadd_32ns_32ns_32_4_full_dsp_1_U2775 fadd_32ns_32ns_32_4_full_dsp_1_U2776 fadd_32ns_32ns_32_4_full_dsp_1_U2777 fadd_32ns_32ns_32_4_full_dsp_1_U2778 fadd_32ns_32ns_32_4_full_dsp_1_U2779 fadd_32ns_32ns_32_4_full_dsp_1_U2780 fadd_32ns_32ns_32_4_full_dsp_1_U2781 fadd_32ns_32ns_32_4_full_dsp_1_U2782 fadd_32ns_32ns_32_4_full_dsp_1_U2783 fadd_32ns_32ns_32_4_full_dsp_1_U2784 fadd_32ns_32ns_32_4_full_dsp_1_U2785 fadd_32ns_32ns_32_4_full_dsp_1_U2786 fadd_32ns_32ns_32_4_full_dsp_1_U2787 fadd_32ns_32ns_32_4_full_dsp_1_U2788 fadd_32ns_32ns_32_4_full_dsp_1_U2789 fadd_32ns_32ns_32_4_full_dsp_1_U2790 fadd_32ns_32ns_32_4_full_dsp_1_U2791 fadd_32ns_32ns_32_4_full_dsp_1_U2792 fadd_32ns_32ns_32_4_full_dsp_1_U2793 fadd_32ns_32ns_32_4_full_dsp_1_U2794 fadd_32ns_32ns_32_4_full_dsp_1_U2795 fadd_32ns_32ns_32_4_full_dsp_1_U2796 add_ln995_fu_1682_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_0_load0_fu_1809</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_0_load0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1809</ID>
                    <BindInstances>add_ln1389_fu_104_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_0_load1_fu_1818</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_0_load1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1818</ID>
                    <BindInstances>add_ln1393_fu_104_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>x_U x_1_U x_2_U x_3_U x_4_U x_5_U x_6_U x_7_U x_8_U x_9_U x_10_U x_11_U x_12_U x_13_U x_14_U x_15_U x_16_U x_17_U x_18_U x_19_U x_20_U x_21_U x_22_U x_23_U x_24_U x_25_U x_26_U x_27_U x_28_U x_29_U x_30_U x_31_U y_U y_1_U y_2_U y_3_U y_4_U y_5_U y_6_U y_7_U y_8_U y_9_U y_10_U y_11_U y_12_U y_13_U y_14_U y_15_U buf0_U buf1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_2_store</Name>
            <Loops>
                <stage_2_store/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_2_store>
                        <Name>stage_2_store</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_2_store>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>233</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1445_fu_582_p2" SOURCE="activation_accelerator.cpp:1445" URAM="0" VARIABLE="add_ln1445"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop11</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_609_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_layer_norm3_Pipeline_sum_blocks</Name>
            <Loops>
                <sum_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4614</Best-caseLatency>
                    <Average-caseLatency>4614</Average-caseLatency>
                    <Worst-caseLatency>4614</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4614</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_blocks>
                        <Name>sum_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>4612</Latency>
                        <AbsoluteTimeLatency>46.120 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2053</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1113</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln749_fu_1202_p2" SOURCE="activation_accelerator.cpp:749" URAM="0" VARIABLE="add_ln749"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_layer_norm3_Pipeline_var_blocks</Name>
            <Loops>
                <var_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4623</Best-caseLatency>
                    <Average-caseLatency>4623</Average-caseLatency>
                    <Worst-caseLatency>4623</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.230 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4623</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <var_blocks>
                        <Name>var_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>4621</Latency>
                        <AbsoluteTimeLatency>46.210 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </var_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>33</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>5599</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3737</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U168" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U169" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U170" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U171" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U172" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U173" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U174" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U175" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U176" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U177" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U168" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U169" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U170" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U171" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U172" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U173" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U174" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U175" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U176" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U177" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U178" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U168" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U169" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U170" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U171" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U172" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U173" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U174" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U175" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U176" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="var_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U177" SOURCE="activation_accelerator.cpp:793" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="var_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln785_fu_1296_p2" SOURCE="activation_accelerator.cpp:785" URAM="0" VARIABLE="add_ln785"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_layer_norm3_Pipeline_normalize_blocks</Name>
            <Loops>
                <normalize_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1552</Best-caseLatency>
                    <Average-caseLatency>1552</Average-caseLatency>
                    <Worst-caseLatency>1552</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1552</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks>
                        <Name>normalize_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1550</Latency>
                        <AbsoluteTimeLatency>15.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </normalize_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5179</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2460</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U278" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U279" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U280" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U281" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U282" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U283" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U284" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U285" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U286" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U287" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U288" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U289" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U290" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U291" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U292" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U293" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U294" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U295" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U296" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U297" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U266" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U298" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U267" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U299" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U268" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U300" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U269" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U301" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U270" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U302" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U271" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U303" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U272" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U304" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U273" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U305" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U274" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U306" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U275" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U307" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="normalize_blocks" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U276" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="sub99_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U308" SOURCE="activation_accelerator.cpp:818" URAM="0" VARIABLE="y_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln811_fu_1334_p2" SOURCE="activation_accelerator.cpp:811" URAM="0" VARIABLE="add_ln811"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_layer_norm3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11078</Best-caseLatency>
                    <Average-caseLatency>11078</Average-caseLatency>
                    <Worst-caseLatency>11078</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.111 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.111 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.111 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11078</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>97</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>18187</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>16908</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U389" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U391" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U390" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U386" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U392" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U380" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U387" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U398" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U393" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U399" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U383" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U389" SOURCE="activation_accelerator.cpp:766" URAM="0" VARIABLE="sum_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U384" SOURCE="activation_accelerator.cpp:769" URAM="0" VARIABLE="mean"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U398" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U385" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U398" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U386" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U399" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U399" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U388" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U387" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U389" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U400" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U400" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U388" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U380" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U389" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U381" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U380" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U382" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U391" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U383" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U381" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:803" URAM="0" VARIABLE="var_sum_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U392" SOURCE="activation_accelerator.cpp:806" URAM="0" VARIABLE="var"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="activation_accelerator.cpp:807" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U379" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="stddev"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop10</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_609_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_rms_norm3_Pipeline_sum_sq_blocks</Name>
            <Loops>
                <sum_sq_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4617</Best-caseLatency>
                    <Average-caseLatency>4617</Average-caseLatency>
                    <Worst-caseLatency>4617</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4617</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_sq_blocks>
                        <Name>sum_sq_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>4615</Latency>
                        <AbsoluteTimeLatency>46.150 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_sq_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>53</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>7009</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>5625</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U524" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U512" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U525" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U526" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U514" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U527" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U515" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U528" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U516" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U529" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U517" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U530" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U518" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U531" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U532" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U533" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U534" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U524" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U525" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U514" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U526" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U515" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U527" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U516" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U528" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U517" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U529" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U518" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U530" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U531" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U532" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U533" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U534" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U524" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U525" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U514" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U526" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U515" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U527" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U516" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U528" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U517" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U529" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U518" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U530" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U531" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U532" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sum_sq_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U533" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_sq_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="activation_accelerator.cpp:559" URAM="0" VARIABLE="add16_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_sq_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln552_fu_1246_p2" SOURCE="activation_accelerator.cpp:552" URAM="0" VARIABLE="add_ln552"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_rms_norm3_Pipeline_normalize_blocks</Name>
            <Loops>
                <normalize_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks>
                        <Name>normalize_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1546</Latency>
                        <AbsoluteTimeLatency>15.460 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </normalize_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1650</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>106</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U601" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U602" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U603" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U604" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U605" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U606" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U607" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U608" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U609" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U610" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U611" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U612" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U613" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U614" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U615" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U616" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U617" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U618" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U619" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U620" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U621" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U622" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U623" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U624" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U625" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U626" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U627" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U628" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U629" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U630" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="normalize_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U631" SOURCE="activation_accelerator.cpp:585" URAM="0" VARIABLE="y_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln578_fu_1198_p2" SOURCE="activation_accelerator.cpp:578" URAM="0" VARIABLE="add_ln578"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_rms_norm3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6316</Best-caseLatency>
                    <Average-caseLatency>6316</Average-caseLatency>
                    <Worst-caseLatency>6316</Worst-caseLatency>
                    <Best-caseRealTimeLatency>63.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>63.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>63.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6316</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>55</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>9136</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>7879</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:569" URAM="0" VARIABLE="sum_sq_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U698" SOURCE="activation_accelerator.cpp:573" URAM="0" VARIABLE="mean_sq"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="activation_accelerator.cpp:574" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U699" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="rms"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop9</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_609_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_silu2</Name>
            <Loops>
                <silu_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1562</Best-caseLatency>
                    <Average-caseLatency>1562</Average-caseLatency>
                    <Worst-caseLatency>1562</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1562</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <silu_blocks>
                        <Name>silu_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1560</Latency>
                        <AbsoluteTimeLatency>15.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </silu_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>384</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>28526</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>42314</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U894" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U798" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U862" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U830" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U895" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U799" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U863" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U831" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U896" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U800" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U864" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U832" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U897" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U801" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U865" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U833" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U898" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U802" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U866" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U834" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U899" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U803" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U867" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U835" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U900" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U804" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U868" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U836" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U901" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U805" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U869" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U837" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U902" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U806" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U870" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U838" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U903" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U807" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U871" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U839" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U904" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U808" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U872" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U840" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U905" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U809" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U873" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U841" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U906" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U810" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U874" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U842" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U907" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U811" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U875" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U843" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U908" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U876" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U844" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U909" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U877" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U845" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U910" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U878" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U846" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U911" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U879" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U847" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U912" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U880" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U848" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U913" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U881" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U849" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U914" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U882" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U850" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U915" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U883" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U851" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U916" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U884" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U852" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U917" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U885" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U853" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U918" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U886" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U854" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U919" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U823" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U887" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U855" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U920" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U824" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U888" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U856" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U921" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U825" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U889" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U857" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U922" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U826" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U890" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U858" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U923" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U827" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U891" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U859" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U924" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U828" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U892" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U860" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="silu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U925" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="silu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U829" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="add6_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="silu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U893" SOURCE="activation_accelerator.cpp:434" URAM="0" VARIABLE="sig_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="silu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U861" SOURCE="activation_accelerator.cpp:436" URAM="0" VARIABLE="val_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="silu_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln426_fu_1674_p2" SOURCE="activation_accelerator.cpp:426" URAM="0" VARIABLE="add_ln426"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop8</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_609_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_gelu4</Name>
            <Loops>
                <gelu_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.145</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3104</Best-caseLatency>
                    <Average-caseLatency>3104</Average-caseLatency>
                    <Worst-caseLatency>3104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <gelu_blocks>
                        <Name>gelu_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>3102</Latency>
                        <AbsoluteTimeLatency>31.020 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </gelu_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>80</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>37103</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>35431</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1040" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1120" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1024" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1072" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1040" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1041" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1121" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1025" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1073" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1041" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1042" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1122" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1026" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1074" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1042" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1043" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1123" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1027" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1075" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1043" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1044" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1124" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1028" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1076" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1044" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1045" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1125" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1029" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1077" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1045" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1046" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1126" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1030" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1078" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1046" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1047" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1127" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1031" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1079" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1047" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1048" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1128" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1032" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1080" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1048" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1049" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1129" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1033" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1081" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1049" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1050" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1130" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1034" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1082" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1050" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1051" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1131" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1035" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1083" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1051" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1052" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1132" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1036" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1084" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1052" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1053" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1133" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1037" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1085" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1053" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1054" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1134" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1038" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1086" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1054" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1055" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1135" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1039" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1087" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1055" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1056" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1120" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1024" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1072" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1056" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1057" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1121" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1025" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1073" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1057" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1058" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1122" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1026" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1074" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1058" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1059" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1123" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1027" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1075" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1059" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1060" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1124" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1028" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1076" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1060" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1061" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1125" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1029" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1077" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1061" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1062" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1126" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1030" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1078" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1062" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1063" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1127" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1031" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1079" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1063" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1064" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1128" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1032" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1080" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1064" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1065" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1129" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1033" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1081" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1065" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1066" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1130" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1034" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1082" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1066" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1067" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1131" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1035" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1083" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1067" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1068" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1132" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1036" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1084" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1068" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1069" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1133" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1037" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1085" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1069" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1070" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1134" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1038" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1086" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1070" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1071" SOURCE="activation_accelerator.cpp:957" URAM="0" VARIABLE="sigmoid_arg_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="4" LOOP="gelu_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_5_med_dsp_1_U1135" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="gelu_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1039" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="add11_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="gelu_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1087" SOURCE="activation_accelerator.cpp:966" URAM="0" VARIABLE="exp_val_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="gelu_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_full_dsp_1_U1071" SOURCE="activation_accelerator.cpp:968" URAM="0" VARIABLE="xtrue_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="gelu_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln943_fu_2394_p2" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="add_ln943"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop6</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_609_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop7</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_337_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_Multiply2</Name>
            <Loops>
                <multiply_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1542</Best-caseLatency>
                    <Average-caseLatency>1542</Average-caseLatency>
                    <Worst-caseLatency>1542</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1542</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <multiply_blocks>
                        <Name>multiply_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1540</Latency>
                        <AbsoluteTimeLatency>15.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </multiply_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>96</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>6758</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4438</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1253" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1254" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1255" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1256" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1257" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1258" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1259" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1260" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1261" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1262" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1263" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1264" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1265" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1266" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1267" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1268" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1269" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1270" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1271" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1272" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1273" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1274" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1275" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1276" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1277" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1278" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1279" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1280" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1281" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1282" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1283" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="multiply_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1284" SOURCE="activation_accelerator.cpp:1343" URAM="0" VARIABLE="mut_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="multiply_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1335_fu_1682_p2" SOURCE="activation_accelerator.cpp:1335" URAM="0" VARIABLE="add_ln1335"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop5</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_609_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fmaxf</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.974</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>294</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_find_max_blocks</Name>
            <Loops>
                <find_max_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.186</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41</Best-caseLatency>
                    <Average-caseLatency>41</Average-caseLatency>
                    <Worst-caseLatency>41</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <find_max_blocks>
                        <Name>find_max_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>39</Latency>
                        <AbsoluteTimeLatency>0.390 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>local_max_1_fmaxf_fu_914</Instance>
                            <Instance>local_max_2_fmaxf_fu_922</Instance>
                            <Instance>local_max_3_fmaxf_fu_930</Instance>
                            <Instance>local_max_4_fmaxf_fu_936</Instance>
                            <Instance>local_max_5_fmaxf_fu_943</Instance>
                            <Instance>local_max_6_fmaxf_fu_949</Instance>
                            <Instance>local_max_7_fmaxf_fu_956</Instance>
                            <Instance>local_max_8_fmaxf_fu_962</Instance>
                            <Instance>local_max_9_fmaxf_fu_969</Instance>
                            <Instance>local_max_33_fmaxf_fu_975</Instance>
                            <Instance>local_max_34_fmaxf_fu_982</Instance>
                            <Instance>local_max_35_fmaxf_fu_988</Instance>
                            <Instance>local_max_36_fmaxf_fu_995</Instance>
                            <Instance>local_max_37_fmaxf_fu_1001</Instance>
                            <Instance>local_max_38_fmaxf_fu_1008</Instance>
                            <Instance>local_max_39_fmaxf_fu_1014</Instance>
                            <Instance>local_max_40_fmaxf_fu_1021</Instance>
                            <Instance>local_max_41_fmaxf_fu_1027</Instance>
                            <Instance>local_max_42_fmaxf_fu_1034</Instance>
                            <Instance>local_max_43_fmaxf_fu_1040</Instance>
                            <Instance>local_max_44_fmaxf_fu_1047</Instance>
                            <Instance>local_max_45_fmaxf_fu_1053</Instance>
                            <Instance>local_max_46_fmaxf_fu_1060</Instance>
                            <Instance>local_max_47_fmaxf_fu_1066</Instance>
                            <Instance>local_max_48_fmaxf_fu_1073</Instance>
                            <Instance>local_max_49_fmaxf_fu_1079</Instance>
                            <Instance>local_max_50_fmaxf_fu_1086</Instance>
                            <Instance>local_max_51_fmaxf_fu_1092</Instance>
                            <Instance>local_max_52_fmaxf_fu_1099</Instance>
                            <Instance>local_max_53_fmaxf_fu_1105</Instance>
                            <Instance>local_max_55_fmaxf_fu_1112</Instance>
                        </InstanceList>
                    </find_max_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4017</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1581</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1231_fu_1266_p2" SOURCE="activation_accelerator.cpp:1231" URAM="0" VARIABLE="add_ln1231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1222_fu_1308_p2" SOURCE="activation_accelerator.cpp:1222" URAM="0" VARIABLE="add_ln1222"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_exp_and_bucket</Name>
            <Loops>
                <exp_and_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>89</Average-caseLatency>
                    <Worst-caseLatency>89</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.890 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.890 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <exp_and_bucket>
                        <Name>exp_and_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>87</Latency>
                        <AbsoluteTimeLatency>0.870 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </exp_and_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7584</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1548</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1274_fu_4611_p2" SOURCE="activation_accelerator.cpp:1274" URAM="0" VARIABLE="add_ln1274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1265_fu_4653_p2" SOURCE="activation_accelerator.cpp:1265" URAM="0" VARIABLE="add_ln1265"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>round_float32_to_bf16_ieee</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.015</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="rounded_fu_202_p2" SOURCE="activation_accelerator.cpp:59" URAM="0" VARIABLE="rounded"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_226_p2" SOURCE="activation_accelerator.cpp:63" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_normalize_blocks</Name>
            <Loops>
                <normalize_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks>
                        <Name>normalize_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_94_round_float32_to_bf16_ieee_fu_2478</Instance>
                            <Instance>tmp_96_round_float32_to_bf16_ieee_fu_2484</Instance>
                            <Instance>tmp_98_round_float32_to_bf16_ieee_fu_2490</Instance>
                            <Instance>tmp_100_round_float32_to_bf16_ieee_fu_2496</Instance>
                            <Instance>tmp_102_round_float32_to_bf16_ieee_fu_2502</Instance>
                            <Instance>tmp_104_round_float32_to_bf16_ieee_fu_2508</Instance>
                            <Instance>tmp_106_round_float32_to_bf16_ieee_fu_2514</Instance>
                            <Instance>tmp_108_round_float32_to_bf16_ieee_fu_2520</Instance>
                            <Instance>tmp_110_round_float32_to_bf16_ieee_fu_2526</Instance>
                            <Instance>tmp_112_round_float32_to_bf16_ieee_fu_2532</Instance>
                            <Instance>tmp_114_round_float32_to_bf16_ieee_fu_2538</Instance>
                            <Instance>tmp_116_round_float32_to_bf16_ieee_fu_2544</Instance>
                            <Instance>tmp_118_round_float32_to_bf16_ieee_fu_2550</Instance>
                            <Instance>tmp_120_round_float32_to_bf16_ieee_fu_2556</Instance>
                            <Instance>tmp_122_round_float32_to_bf16_ieee_fu_2562</Instance>
                            <Instance>tmp_124_round_float32_to_bf16_ieee_fu_2568</Instance>
                            <Instance>tmp_126_round_float32_to_bf16_ieee_fu_2574</Instance>
                            <Instance>tmp_128_round_float32_to_bf16_ieee_fu_2580</Instance>
                            <Instance>tmp_130_round_float32_to_bf16_ieee_fu_2586</Instance>
                            <Instance>tmp_132_round_float32_to_bf16_ieee_fu_2592</Instance>
                            <Instance>tmp_134_round_float32_to_bf16_ieee_fu_2598</Instance>
                            <Instance>tmp_136_round_float32_to_bf16_ieee_fu_2604</Instance>
                            <Instance>tmp_138_round_float32_to_bf16_ieee_fu_2610</Instance>
                            <Instance>tmp_140_round_float32_to_bf16_ieee_fu_2616</Instance>
                            <Instance>tmp_142_round_float32_to_bf16_ieee_fu_2622</Instance>
                            <Instance>tmp_144_round_float32_to_bf16_ieee_fu_2628</Instance>
                            <Instance>tmp_146_round_float32_to_bf16_ieee_fu_2634</Instance>
                            <Instance>tmp_148_round_float32_to_bf16_ieee_fu_2640</Instance>
                            <Instance>tmp_150_round_float32_to_bf16_ieee_fu_2646</Instance>
                            <Instance>tmp_152_round_float32_to_bf16_ieee_fu_2652</Instance>
                            <Instance>tmp_154_round_float32_to_bf16_ieee_fu_2658</Instance>
                            <Instance>tmp_156_round_float32_to_bf16_ieee_fu_2664</Instance>
                        </InstanceList>
                    </normalize_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2150</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1300</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1305_fu_3576_p2" SOURCE="activation_accelerator.cpp:1305" URAM="0" VARIABLE="add_ln1305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1296_fu_2954_p2" SOURCE="activation_accelerator.cpp:1296" URAM="0" VARIABLE="add_ln1296"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_find_max_blocks1</Name>
            <Loops>
                <find_max_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.186</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41</Best-caseLatency>
                    <Average-caseLatency>41</Average-caseLatency>
                    <Worst-caseLatency>41</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <find_max_blocks>
                        <Name>find_max_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>39</Latency>
                        <AbsoluteTimeLatency>0.390 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>local_max_1_fmaxf_fu_914</Instance>
                            <Instance>local_max_2_fmaxf_fu_922</Instance>
                            <Instance>local_max_3_fmaxf_fu_930</Instance>
                            <Instance>local_max_4_fmaxf_fu_936</Instance>
                            <Instance>local_max_5_fmaxf_fu_943</Instance>
                            <Instance>local_max_6_fmaxf_fu_949</Instance>
                            <Instance>local_max_7_fmaxf_fu_956</Instance>
                            <Instance>local_max_8_fmaxf_fu_962</Instance>
                            <Instance>local_max_9_fmaxf_fu_969</Instance>
                            <Instance>local_max_10_fmaxf_fu_975</Instance>
                            <Instance>local_max_11_fmaxf_fu_982</Instance>
                            <Instance>local_max_12_fmaxf_fu_988</Instance>
                            <Instance>local_max_13_fmaxf_fu_995</Instance>
                            <Instance>local_max_14_fmaxf_fu_1001</Instance>
                            <Instance>local_max_15_fmaxf_fu_1008</Instance>
                            <Instance>local_max_16_fmaxf_fu_1014</Instance>
                            <Instance>local_max_17_fmaxf_fu_1021</Instance>
                            <Instance>local_max_18_fmaxf_fu_1027</Instance>
                            <Instance>local_max_19_fmaxf_fu_1034</Instance>
                            <Instance>local_max_20_fmaxf_fu_1040</Instance>
                            <Instance>local_max_21_fmaxf_fu_1047</Instance>
                            <Instance>local_max_22_fmaxf_fu_1053</Instance>
                            <Instance>local_max_23_fmaxf_fu_1060</Instance>
                            <Instance>local_max_24_fmaxf_fu_1066</Instance>
                            <Instance>local_max_25_fmaxf_fu_1073</Instance>
                            <Instance>local_max_26_fmaxf_fu_1079</Instance>
                            <Instance>local_max_27_fmaxf_fu_1086</Instance>
                            <Instance>local_max_28_fmaxf_fu_1092</Instance>
                            <Instance>local_max_29_fmaxf_fu_1099</Instance>
                            <Instance>local_max_30_fmaxf_fu_1105</Instance>
                            <Instance>local_max_32_fmaxf_fu_1112</Instance>
                        </InstanceList>
                    </find_max_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4017</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1581</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1231_fu_1266_p2" SOURCE="activation_accelerator.cpp:1231" URAM="0" VARIABLE="add_ln1231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1222_fu_1308_p2" SOURCE="activation_accelerator.cpp:1222" URAM="0" VARIABLE="add_ln1222"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_exp_and_bucket2</Name>
            <Loops>
                <exp_and_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>89</Best-caseLatency>
                    <Average-caseLatency>89</Average-caseLatency>
                    <Worst-caseLatency>89</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.890 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.890 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>89</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <exp_and_bucket>
                        <Name>exp_and_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>87</Latency>
                        <AbsoluteTimeLatency>0.870 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </exp_and_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7584</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1548</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1274_fu_4611_p2" SOURCE="activation_accelerator.cpp:1274" URAM="0" VARIABLE="add_ln1274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1265_fu_4653_p2" SOURCE="activation_accelerator.cpp:1265" URAM="0" VARIABLE="add_ln1265"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_Pipeline_normalize_blocks3</Name>
            <Loops>
                <normalize_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks>
                        <Name>normalize_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_31_round_float32_to_bf16_ieee_fu_2478</Instance>
                            <Instance>tmp_33_round_float32_to_bf16_ieee_fu_2484</Instance>
                            <Instance>tmp_35_round_float32_to_bf16_ieee_fu_2490</Instance>
                            <Instance>tmp_37_round_float32_to_bf16_ieee_fu_2496</Instance>
                            <Instance>tmp_39_round_float32_to_bf16_ieee_fu_2502</Instance>
                            <Instance>tmp_41_round_float32_to_bf16_ieee_fu_2508</Instance>
                            <Instance>tmp_43_round_float32_to_bf16_ieee_fu_2514</Instance>
                            <Instance>tmp_45_round_float32_to_bf16_ieee_fu_2520</Instance>
                            <Instance>tmp_47_round_float32_to_bf16_ieee_fu_2526</Instance>
                            <Instance>tmp_49_round_float32_to_bf16_ieee_fu_2532</Instance>
                            <Instance>tmp_51_round_float32_to_bf16_ieee_fu_2538</Instance>
                            <Instance>tmp_53_round_float32_to_bf16_ieee_fu_2544</Instance>
                            <Instance>tmp_55_round_float32_to_bf16_ieee_fu_2550</Instance>
                            <Instance>tmp_57_round_float32_to_bf16_ieee_fu_2556</Instance>
                            <Instance>tmp_59_round_float32_to_bf16_ieee_fu_2562</Instance>
                            <Instance>tmp_61_round_float32_to_bf16_ieee_fu_2568</Instance>
                            <Instance>tmp_63_round_float32_to_bf16_ieee_fu_2574</Instance>
                            <Instance>tmp_65_round_float32_to_bf16_ieee_fu_2580</Instance>
                            <Instance>tmp_67_round_float32_to_bf16_ieee_fu_2586</Instance>
                            <Instance>tmp_69_round_float32_to_bf16_ieee_fu_2592</Instance>
                            <Instance>tmp_71_round_float32_to_bf16_ieee_fu_2598</Instance>
                            <Instance>tmp_73_round_float32_to_bf16_ieee_fu_2604</Instance>
                            <Instance>tmp_75_round_float32_to_bf16_ieee_fu_2610</Instance>
                            <Instance>tmp_77_round_float32_to_bf16_ieee_fu_2616</Instance>
                            <Instance>tmp_79_round_float32_to_bf16_ieee_fu_2622</Instance>
                            <Instance>tmp_81_round_float32_to_bf16_ieee_fu_2628</Instance>
                            <Instance>tmp_83_round_float32_to_bf16_ieee_fu_2634</Instance>
                            <Instance>tmp_85_round_float32_to_bf16_ieee_fu_2640</Instance>
                            <Instance>tmp_87_round_float32_to_bf16_ieee_fu_2646</Instance>
                            <Instance>tmp_89_round_float32_to_bf16_ieee_fu_2652</Instance>
                            <Instance>tmp_91_round_float32_to_bf16_ieee_fu_2658</Instance>
                            <Instance>tmp_93_round_float32_to_bf16_ieee_fu_2664</Instance>
                        </InstanceList>
                    </normalize_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2150</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1300</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1305_fu_3576_p2" SOURCE="activation_accelerator.cpp:1305" URAM="0" VARIABLE="add_ln1305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1296_fu_2954_p2" SOURCE="activation_accelerator.cpp:1296" URAM="0" VARIABLE="add_ln1296"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3</Name>
            <Loops>
                <tile_loop_tile_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.186</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>97</Best-caseLatency>
                    <Average-caseLatency>10081</Average-caseLatency>
                    <Worst-caseLatency>20065</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.101 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.201 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97 ~ 20065</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <tile_loop_tile_inner_loop>
                        <Name>tile_loop_tile_inner_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>96 ~ 20064</Latency>
                        <AbsoluteTimeLatency>0.960 us ~ 0.201 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>3</min>
                                <max>627</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>3 ~ 627</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_float_safe_softmax3_Pipeline_find_max_blocks_fu_1710</Instance>
                            <Instance>grp_fmaxf_fu_1803</Instance>
                            <Instance>grp_fmaxf_fu_1809</Instance>
                            <Instance>grp_float_safe_softmax3_Pipeline_exp_and_bucket_fu_1818</Instance>
                            <Instance>grp_float_safe_softmax3_Pipeline_normalize_blocks_fu_2050</Instance>
                            <Instance>grp_float_safe_softmax3_Pipeline_find_max_blocks1_fu_2249</Instance>
                            <Instance>grp_float_safe_softmax3_Pipeline_exp_and_bucket2_fu_2342</Instance>
                            <Instance>grp_float_safe_softmax3_Pipeline_normalize_blocks3_fu_2574</Instance>
                        </InstanceList>
                    </tile_loop_tile_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>256</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>88</UTIL_BRAM>
                    <DSP>328</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>26</UTIL_DSP>
                    <FF>50436</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>21</UTIL_FF>
                    <LUT>86760</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>74</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_1_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_2_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_3_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_4_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_5_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_6_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_7_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_8_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_9_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_10_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_11_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_12_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_13_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_14_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_15_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_16_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_17_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_18_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_19_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_20_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_21_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_22_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_23_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_24_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_25_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_26_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_3_fmaxf_fu_4633" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_4_fmaxf_fu_4688" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_5_fmaxf_fu_4718" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_6_fmaxf_fu_4723" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_7_fmaxf_fu_4728" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_8_fmaxf_fu_4733" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_9_fmaxf_fu_4738" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_33_fmaxf_fu_4598" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_34_fmaxf_fu_4603" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_35_fmaxf_fu_4608" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_36_fmaxf_fu_4613" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_37_fmaxf_fu_4618" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_38_fmaxf_fu_4623" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_39_fmaxf_fu_4628" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_40_fmaxf_fu_4638" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_41_fmaxf_fu_4643" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_42_fmaxf_fu_4648" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_43_fmaxf_fu_4653" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_44_fmaxf_fu_4658" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_45_fmaxf_fu_4663" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_46_fmaxf_fu_4668" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_47_fmaxf_fu_4673" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_48_fmaxf_fu_4678" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_49_fmaxf_fu_4683" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_50_fmaxf_fu_4693" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_51_fmaxf_fu_4698" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_52_fmaxf_fu_4703" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_53_fmaxf_fu_4708" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="local_max_55_fmaxf_fu_4713" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_56_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_57_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_58_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_59_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_60_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_61_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_62_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_63_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_64_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_64"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_65_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_65"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_66_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_66"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_67_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_67"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_68_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_68"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_69_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_69"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_70_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_70"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_71_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_71"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_72_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_72"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_73_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_73"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_74_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_74"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_75_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_75"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_76_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_76"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_77_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_77"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_78_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_78"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_79_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_79"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_80_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_80"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_81_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_81"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_82_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_82"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_83_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_83"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_84_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_84"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_85_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_85"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_86_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_86"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_87_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_87"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_88_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_88"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_89_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_89"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_90_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_90"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_91_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_91"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_92_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_92"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_93_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_93"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_94_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_94"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_95_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_95"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_96_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_96"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_97_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_97"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_98_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_98"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_99_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_99"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_100_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_100"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_101_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_101"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_102_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_102"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_103_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_103"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_104_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_104"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_105_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_105"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_106_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_106"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_107_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_107"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_108_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_108"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_109_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_109"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_110_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_110"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_111_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_111"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_112_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_112"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_113_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_113"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_114_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_114"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_115_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_115"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_116_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_116"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_117_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_117"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_118_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_118"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_119_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_119"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_120_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_120"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_121_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_121"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_122_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_122"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_123_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_123"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_124_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_124"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_125_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_125"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_126_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_126"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_127_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_127"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_128_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_128"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_129_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_129"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_130_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_130"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_131_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_131"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_132_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_132"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2618" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_133"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_134_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_134"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_135_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_135"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_136_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_136"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_94_round_float32_to_bf16_ieee_fu_5323" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_137"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_138_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_138"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_139_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_139"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_140_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_140"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_141_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_141"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_142_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_142"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_143_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_143"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_144_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_144"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_145_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_145"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_146_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_146"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_147_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_147"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2619" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_148"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_149_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_149"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_96_round_float32_to_bf16_ieee_fu_5327" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_150"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_151_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_151"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_152_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_152"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_153_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_153"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_154_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_154"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_155_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_155"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_156_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_156"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_157_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_157"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_158_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_158"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_159_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_159"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_160_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_160"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2620" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_161"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_162_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_162"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_98_round_float32_to_bf16_ieee_fu_5331" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_163"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_164_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_164"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_165_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_165"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_166_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_166"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_167_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_167"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_168_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_168"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_169_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_169"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_170_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_170"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_171_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_171"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_172_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_172"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_173_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_173"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2621" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_174"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_175_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_175"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_100_round_float32_to_bf16_ieee_fu_5207" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_176"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_177_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_177"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_178_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_178"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_179_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_179"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_180_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_180"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_181_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_181"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_182_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_182"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_183_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_183"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_184_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_184"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_185_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_185"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_186_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_186"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2622" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_187"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_188_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_188"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_102_round_float32_to_bf16_ieee_fu_5211" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_189"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_190_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_190"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_191_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_191"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_192_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_192"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_193_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_193"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_194_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_194"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_195_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_195"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_196_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_196"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_197_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_197"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_198_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_198"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_199_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_199"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2623" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_200"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_201_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_201"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_104_round_float32_to_bf16_ieee_fu_5215" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_202"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_203_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_203"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_204_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_204"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_205_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_205"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_206_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_206"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_207_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_207"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_208_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_208"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_209_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_209"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_210_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_210"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_211_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_211"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_212_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_212"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2624" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_213"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_214_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_214"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_106_round_float32_to_bf16_ieee_fu_5219" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_215"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_216_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_216"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_217_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_217"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_218_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_218"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_219_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_219"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_220_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_220"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_221_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_221"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_222_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_222"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_223_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_223"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_224"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2586" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_225"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2625" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_226"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_227_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_227"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_108_round_float32_to_bf16_ieee_fu_5223" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_228"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_229_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_229"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_230_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_230"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_231_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_231"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_232_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_232"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_233_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_233"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_234_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_234"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_235_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_235"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_236_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_236"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_237_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_237"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_238_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_238"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2626" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_239"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_240_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_240"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_110_round_float32_to_bf16_ieee_fu_5227" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_241"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_242_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_242"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_243_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_243"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_244_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_244"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_245_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_245"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_246_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_246"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_247_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_247"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_248_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_248"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_249_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_249"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_250_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_250"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_251_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_251"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U2627" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_252"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_253_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_253"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="tmp_112_round_float32_to_bf16_ieee_fu_5231" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_254"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="exp_x_255_U" SOURCE="activation_accelerator.cpp:1182" URAM="0" VARIABLE="exp_x_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2607" SOURCE="activation_accelerator.cpp:1192" URAM="0" VARIABLE="add_ln1192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1190_fu_2879_p2" SOURCE="activation_accelerator.cpp:1190" URAM="0" VARIABLE="add_ln1190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp_156_round_float32_to_bf16_ieee_fu_5319" SOURCE="activation_accelerator.cpp:1190" URAM="0" VARIABLE="add_ln1190_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2558" SOURCE="activation_accelerator.cpp:1192" URAM="0" VARIABLE="add_ln1192_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2611" SOURCE="activation_accelerator.cpp:1192" URAM="0" VARIABLE="add_ln1192_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2560" SOURCE="activation_accelerator.cpp:1197" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2613" SOURCE="activation_accelerator.cpp:1205" URAM="0" VARIABLE="add_ln1205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="sub" PRAGMA="" RTLNAME="p_udiv438_fu_3029_p2" SOURCE="activation_accelerator.cpp:1197" URAM="0" VARIABLE="p_udiv438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2549" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2602" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2550" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2603" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2551" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2604" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2552" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2605" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2553" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2606" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2554" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2607" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="sub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2557" SOURCE="activation_accelerator.cpp:1204" URAM="0" VARIABLE="p_udiv1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2544" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2597" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2545" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2598" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2546" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2599" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2547" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2600" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2548" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2601" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2549" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2602" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="tile_loop_tile_inner_loop" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U2533" SOURCE="activation_accelerator.cpp:1291" URAM="0" VARIABLE="sum_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1197_fu_3533_p2" SOURCE="activation_accelerator.cpp:1197" URAM="0" VARIABLE="add_ln1197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1197_1_fu_3538_p2" SOURCE="activation_accelerator.cpp:1197" URAM="0" VARIABLE="add_ln1197_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U2551" SOURCE="activation_accelerator.cpp:1197" URAM="0" VARIABLE="add_ln1197_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tile_loop_tile_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U2604" SOURCE="activation_accelerator.cpp:1197" URAM="0" VARIABLE="add_ln1197_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_609_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_bf16_to_float_loop4</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_337_p2" SOURCE="activation_accelerator.cpp:395" URAM="0" VARIABLE="add_ln395"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_add2</Name>
            <Loops>
                <add_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1543</Best-caseLatency>
                    <Average-caseLatency>1543</Average-caseLatency>
                    <Worst-caseLatency>1543</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1543</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <add_blocks>
                        <Name>add_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1541</Latency>
                        <AbsoluteTimeLatency>15.410 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </add_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>9928</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6966</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2765" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2766" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2767" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2768" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2769" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2770" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2771" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2772" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2773" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2774" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2775" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2776" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2777" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2778" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2779" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2780" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2781" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2782" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2783" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2784" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2785" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2786" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2787" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2788" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2789" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2790" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2791" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2792" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2793" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2794" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2795" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="add_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2796" SOURCE="activation_accelerator.cpp:1003" URAM="0" VARIABLE="sum_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="add_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln995_fu_1682_p2" SOURCE="activation_accelerator.cpp:995" URAM="0" VARIABLE="add_ln995"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_0_load0</Name>
            <Loops>
                <stage_0_load0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_0_load0>
                        <Name>stage_0_load0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_0_load0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1389_fu_104_p2" SOURCE="activation_accelerator.cpp:1389" URAM="0" VARIABLE="add_ln1389"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_0_load1</Name>
            <Loops>
                <stage_0_load1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_0_load1>
                        <Name>stage_0_load1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_0_load1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_fu_104_p2" SOURCE="activation_accelerator.cpp:1393" URAM="0" VARIABLE="add_ln1393"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>37754</Average-caseLatency>
                    <Worst-caseLatency>69223</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.378 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.692 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 69224</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>668</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>231</UTIL_BRAM>
                    <DSP>1104</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>88</UTIL_DSP>
                    <FF>163389</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>69</UTIL_FF>
                    <LUT>221436</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>189</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_1_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_2_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_3_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_4_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_5_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_6_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_7_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_8_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_9_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_10_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_11_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_12_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_13_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_14_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_15_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_16_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_17_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_18_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_19_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_20_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_21_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_22_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_23_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_24_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_25_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_26_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_27_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_28_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_29_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_30_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="x_31_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="x_31"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_1_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_2_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_3_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_4_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_5_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_5"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_6_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_6"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_7_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_7"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_8_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_8"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_9_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_9"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_10_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_10"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_11_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_11"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_12_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_12"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_13_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_13"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_14_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_14"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_15_U" SOURCE="activation_accelerator.cpp:1385" URAM="0" VARIABLE="y_15"/>
                <BindNode BINDTYPE="storage" BRAM="46" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf0_U" SOURCE="" URAM="0" VARIABLE="buf0"/>
                <BindNode BINDTYPE="storage" BRAM="46" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf1_U" SOURCE="" URAM="0" VARIABLE="buf1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in0" index="0" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in1" index="1" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stage" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stage" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="config" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in0_1" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 31 to 0 of in0"/>
                    </fields>
                </register>
                <register offset="0x14" name="in0_2" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 63 to 32 of in0"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in1_1" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 31 to 0 of in1"/>
                    </fields>
                </register>
                <register offset="0x20" name="in1_2" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 63 to 32 of in1"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x34" name="stage" access="W" description="Data signal of stage" range="32">
                    <fields>
                        <field offset="0" width="32" name="stage" access="W" description="Bit 31 to 0 of stage"/>
                    </fields>
                </register>
                <register offset="0x3c" name="config_r" access="W" description="Data signal of config_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="config_r" access="W" description="Bit 31 to 0 of config_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="stage"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="config"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in0_1, 0x10, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in0_2, 0x14, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in1_1, 0x1c, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">in1_2, 0x20, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">out_r_1, 0x28, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x2c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">stage, 0x34, 32, W, Data signal of stage, </column>
                    <column name="s_axi_control">config_r, 0x3c, 32, W, Data signal of config_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0">in, unsigned short*</column>
                    <column name="in1">in, unsigned short*</column>
                    <column name="out">out, unsigned short*</column>
                    <column name="stage">in, int</column>
                    <column name="config">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in0">m_axi_gmem0, interface, , </column>
                    <column name="in0">s_axi_control, register, offset, name=in0_1 offset=0x10 range=32</column>
                    <column name="in0">s_axi_control, register, offset, name=in0_2 offset=0x14 range=32</column>
                    <column name="in1">m_axi_gmem1, interface, , </column>
                    <column name="in1">s_axi_control, register, offset, name=in1_1 offset=0x1c range=32</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_2 offset=0x20 range=32</column>
                    <column name="out">m_axi_gmem2, interface, , </column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="stage">s_axi_control, register, , name=stage offset=0x34 range=32</column>
                    <column name="config">s_axi_control, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem0">stage_0_load0, read, 49152, 16, activation_accelerator.cpp:1389:9</column>
                    <column name="m_axi_gmem1">stage_0_load1, read, 49152, 16, activation_accelerator.cpp:1393:9</column>
                    <column name="m_axi_gmem2">stage_2_store, write, 49152, 16, activation_accelerator.cpp:1445:9</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem1">in1, stage_0_load1, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:1393:9</column>
                    <column name="m_axi_gmem0">in0, stage_0_load0, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:1389:9</column>
                    <column name="m_axi_gmem2">out, stage_2_store, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:1445:9</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="activation_accelerator.cpp:421" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:427" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:430" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:533" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:540" status="valid" parentFunction="float_rms_norm3" variable="partial_sum_sq" isDirective="0" options="variable=partial_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:541" status="valid" parentFunction="float_rms_norm3" variable="partial_sum_sq" isDirective="0" options="variable=partial_sum_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:546" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:553" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:556" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:568" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:579" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:582" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:730" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:737" status="valid" parentFunction="float_layer_norm3" variable="partial_sum" isDirective="0" options="variable=partial_sum complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:738" status="valid" parentFunction="float_layer_norm3" variable="partial_sum" isDirective="0" options="variable=partial_sum inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:743" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:750" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:753" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:765" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:773" status="valid" parentFunction="float_layer_norm3" variable="partial_var" isDirective="0" options="variable=partial_var complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:774" status="valid" parentFunction="float_layer_norm3" variable="partial_var" isDirective="0" options="variable=partial_var inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:779" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:786" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:789" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:802" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:812" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:815" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:865" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:876" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:879" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:897" status="valid" parentFunction="float_gelu3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:909" status="valid" parentFunction="float_gelu3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:912" status="valid" parentFunction="float_gelu3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:932" status="valid" parentFunction="float_gelu4" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:939" status="valid" parentFunction="float_gelu4" variable="x" isDirective="0" options="variable=x cyclic factor=UF"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:940" status="valid" parentFunction="float_gelu4" variable="y_bf16" isDirective="0" options="variable=y_bf16 cyclic factor=UF"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:944" status="valid" parentFunction="float_gelu4" variable="" isDirective="0" options="II=2"/>
        <Pragma type="latency" location="activation_accelerator.cpp:945" status="valid" parentFunction="float_gelu4" variable="" isDirective="0" options="min=10 max=20"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:949" status="warning" parentFunction="float_gelu4" variable="" isDirective="0" options="factor=16">
            <Msg msg_id="207-5559" msg_severity="WARNING" msg_body="Only for/while loops support the 'Unroll '"/>
        </Pragma>
        <Pragma type="expression_balance" location="activation_accelerator.cpp:950" status="valid" parentFunction="float_gelu4" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:990" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:996" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:999" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:1175" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="activation_accelerator.cpp:1183" status="valid" parentFunction="float_safe_softmax3" variable="exp_x" isDirective="0" options="variable=exp_x type=ram_1p impl=bram"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:1184" status="valid" parentFunction="float_safe_softmax3" variable="exp_x" isDirective="0" options="variable=exp_x inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1185" status="valid" parentFunction="float_safe_softmax3" variable="exp_x" isDirective="0" options="variable=exp_x cyclic factor=UF dim=2"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1186" status="valid" parentFunction="float_safe_softmax3" variable="exp_x" isDirective="0" options="variable=exp_x complete dim=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1202" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1212" status="valid" parentFunction="float_safe_softmax3" variable="partial_max" isDirective="0" options="variable=partial_max complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:1213" status="warning" parentFunction="float_safe_softmax3" variable="partial_max" isDirective="0" options="variable=partial_max inter false">
            <Msg msg_id="214-327" msg_severity="WARNING" msg_body="Dependence pragma in loop 'row_unroll_loop' (activation_accelerator.cpp:1201:13) is removed because the loop is unrolled completely"/>
        </Pragma>
        <Pragma type="unroll" location="activation_accelerator.cpp:1217" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1223" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1225" status="valid" parentFunction="float_safe_softmax3" variable="blk" isDirective="0" options="variable=blk complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1229" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1238" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1251" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1257" status="valid" parentFunction="float_safe_softmax3" variable="partial" isDirective="0" options="variable=partial complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1260" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1266" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1268" status="valid" parentFunction="float_safe_softmax3" variable="e" isDirective="0" options="variable=e complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1272" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1280" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1290" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1297" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1300" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:1330" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1336" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1339" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="activation_accelerator.cpp:1375" status="valid" parentFunction="activation_accelerator" variable="in0" isDirective="0" options="m_axi port=in0 offset=slave bundle=gmem0 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1376" status="valid" parentFunction="activation_accelerator" variable="in1" isDirective="0" options="m_axi port=in1 offset=slave bundle=gmem1 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1377" status="valid" parentFunction="activation_accelerator" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem2 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1378" status="valid" parentFunction="activation_accelerator" variable="stage" isDirective="0" options="s_axilite port=stage"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1379" status="valid" parentFunction="activation_accelerator" variable="config" isDirective="0" options="s_axilite port=config"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1380" status="valid" parentFunction="activation_accelerator" variable="return" isDirective="0" options="s_axilite port=return"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="activation_accelerator" options="dim=1 type=cyclic factor=16 variable=y" pragmaLocId="activation_accelerator.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="activation_accelerator.cpp:996" srcPragmaSource="pragma" srcIsDirective="0" variable="y" varLoc=""/>
    </AutoPragmaReport>
</profile>

