HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:WhiteboarPlotter
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||WhiteboarPlotter.srr(35);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/35||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||WhiteboarPlotter.srr(116);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/116||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CG133 ||@W:Object PRDATA is declared but not assigned. Either assign a value or remove the declaration.||WhiteboarPlotter.srr(119);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/119||Stepper_control.v(13);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\hdl\Stepper_control.v'/linenumber/13
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||WhiteboarPlotter.srr(140);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/140||WhiteBoard_Plotter_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\component\work\WhiteBoard_Plotter\MSS_CCC_0\WhiteBoard_Plotter_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||WhiteboarPlotter.srr(141);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/141||WhiteBoard_Plotter_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\component\work\WhiteBoard_Plotter\MSS_CCC_0\WhiteBoard_Plotter_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||WhiteboarPlotter.srr(142);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/142||WhiteBoard_Plotter_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\component\work\WhiteBoard_Plotter\MSS_CCC_0\WhiteBoard_Plotter_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||WhiteboarPlotter.srr(158);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/158||Stepper_control.v(12);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\hdl\Stepper_control.v'/linenumber/12
Implementation;Synthesis|| MT530 ||@W:Found inferred clock WhiteBoard_Plotter_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock which controls 22 sequential elements including stepper_control_0.count2[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||WhiteboarPlotter.srr(291);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/291||stepper_control.v(105);liberoaction://cross_probe/hdl/file/'n:\eecs373_project\whiteboard_plotter\hdl\stepper_control.v'/linenumber/105
Implementation;Synthesis|| MF511 ||@W:Found issues with constraints. Please check constraint checker report "N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter_cck.rpt" .||WhiteboarPlotter.srr(300);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/300||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock WhiteBoard_Plotter_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:WhiteBoard_Plotter_0.MSS_CCC_0.FAB_CLK"||WhiteboarPlotter.srr(421);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/421||null;null
Implementation;Synthesis|| MT548 ||@W:Source for clock FAB_CLK not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||WhiteboarPlotter.srr(456);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/456||mss_tshell_syn.sdc(1);liberoaction://cross_probe/hdl/file/'n:/eecs373_project/whiteboard_plotter/component/work/whiteboard_plotter/mss_tshell_syn.sdc'/linenumber/1
Implementation;Synthesis|| MT548 ||@W:Source for clock FCLK not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||WhiteboarPlotter.srr(457);liberoaction://cross_probe/hdl/file/'N:\EECS373_Project\WhiteBoard_Plotter\synthesis\WhiteboarPlotter.srr'/linenumber/457||mss_tshell_syn.sdc(2);liberoaction://cross_probe/hdl/file/'n:/eecs373_project/whiteboard_plotter/component/work/whiteboard_plotter/mss_tshell_syn.sdc'/linenumber/2
Implementation;Compile;RootName:WhiteboarPlotter
Implementation;Compile||(null)||Please refer to the log file for details about 323 Warning(s) , 1 Info(s)||WhiteboarPlotter_compile_log.rpt;liberoaction://open_report/file/WhiteboarPlotter_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:WhiteboarPlotter
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||WhiteboarPlotter_placeroute_log.rpt;liberoaction://open_report/file/WhiteboarPlotter_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:WhiteboarPlotter
