# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../4lab.srcs/sources_1/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/mux8_parm.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/clkenb.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/reg_param.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/counter_parm.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/imports/sources_1/imports/lab2.srcs/sources_1/new/transmitter.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/imports/sources_1/new/manchester_tx.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/imports/sources_1/imports/lab2.srcs/sim_1/new/transmitter_bench.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/imports/sources_1/imports/lab2.srcs/sources_1/imports/lab1/nexys4DDR.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/new/rxd_synchroniser.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/new/f_error.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/new/fsm.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/new/delay_timer.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/new/data.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/new/temp_data.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/new/receiver.sv"
sv xil_defaultlib  "../../../4lab.srcs/sources_1/imports/sources_1/new/check_p.sv"
sv xil_defaultlib  "../../../4lab.srcs/sim_1/new/rx_testbench.sv"
sv xil_defaultlib  "../../../4lab.srcs/sim_1/new/temp_data_bench.sv"
sv xil_defaultlib  "../../../4lab.srcs/sim_1/new/delay_timer_test.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
