Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc6slx45csg324-3 -lang verilog -intstyle default -lp
/usr/class/ee109/xilinx_lab_sources/Atlys_BSB_Support_v_3_6/Atlys_AXI_BSB_Suppor
t/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '2100@ee-matlab.stanford.edu:1717@cadlic0.stanford.edu:5280@omnipotent:5280@s
   himbala:5280@vlsi:27000@cadlic0:'.
   INFO:Security:71 - If a license for part 'xc6slx45' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your license support version '2013.06' for XPS expires
   in 29 days after which you will not qualify for Xilinx software updates or
   new releases.


Parse /afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_05_a/data/axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_05_a/data/axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_FIFO_DEPTH value to 512 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/d
   ata/axi_vdma_v2_1_0.mpd line 138 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_FIFO_DEPTH value to 512 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/d
   ata/axi_vdma_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/d
   ata/axi_intc_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_hdmi_0:S_AXIS_MM2S_ACLK. Clock DRCs will not be performed on this core
   and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   axi_dma_0:C_M_AXI_SG_ACLK_FREQ_HZ. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41500000-0x415fffff) axi_intc_0	axi4lite_0
  (0x41e00000-0x41e0ffff) axi_dma_0	axi4lite_0
  (0x42000000-0x42ffffff) axi_hdmi_0	axi4lite_0
  (0x43000000-0x43ffffff) axi_vdma_0	axi4lite_0
  (0x7b600000-0x7b60ffff) pmodjstk_top_0	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - /afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line
   306
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   camera_stream_0_M_AXIS_TKEEP - No driver found. Port will be driven to VCC -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: chipscope_ila_0_TRIG0_pin, CONNECTOR:
   net_chipscope_ila_0_TRIG0_pin - floating connection -
   /afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 70 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: MM2S_RESET_OUT_N -
   floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/d
   ata/axi_vdma_v2_1_0.mpd line 201 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/d
   ata/axi_vdma_v2_1_0.mpd line 207 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: S2MM_RESET_OUT_N -
   floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_00_a/d
   ata/axi_vdma_v2_1_0.mpd line 224 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 210 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 216 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 238 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 244 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: axi_dma_0, PARAMETER: C_M_AXI_SG_ACLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_05_a/data/axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_05_a/data/axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_05_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/d
   ata/axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/d
   ata/axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_01_a/d
   ata/axi_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 80 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_Lite
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No synchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:camera_stream INSTANCE:camera_stream_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 406 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 443 - Copying
(BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 449 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 124 - elaborating
IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 171 - elaborating
IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 443 - elaborating
IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen -b
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon_0.x
co
Release 13.4 - Xilinx CORE Generator O.87xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon_0_w
rapper/coregen.log
Updating project device from '6slx45' to 'xc6slx45'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon_0_w
rapper/tmp/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon_0_w
rapper/tmp/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon_0_
wrapper/tmp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon_0_
wrapper/tmp/_cg/chipscope_icon_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 449 - elaborating
IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen -b
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_0.xc
o
Release 13.4 - Xilinx CORE Generator O.87xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_0_wr
apper/coregen.log
Updating project device from '6slx45' to 'xc6slx45'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_0_wr
apper/tmp/_cg/chipscope_ila_0.asy -view all -origin_type imported
Adding
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_0_wr
apper/tmp/_cg/chipscope_ila_0.ngc -view all -origin_type created
Checking file
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_0_w
rapper/tmp/_cg/chipscope_ila_0.ngc" for project device match ...
File
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_0_w
rapper/tmp/_cg/chipscope_ila_0.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 77 - Running XST
synthesis
INSTANCE:microblaze_0_ilmb -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 92 - Running XST
synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 99 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 108 - Running XST
synthesis
INSTANCE:microblaze_0_d_bram_ctrl -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 115 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 124 - Running XST
synthesis
INSTANCE:microblaze_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 131 - Running XST
synthesis
INSTANCE:debug_module -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 158 - Running XST
synthesis
INSTANCE:clock_generator_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 171 - Running XST
synthesis
INSTANCE:axi4lite_0 - /afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs
line 200 - Running XST synthesis
INSTANCE:axi4_0 - /afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line
208 - Running XST synthesis
INSTANCE:rs232_uart_1 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 215 - Running XST
synthesis
INSTANCE:push_buttons_5bits -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 230 - Running XST
synthesis
INSTANCE:mcb_ddr2 - /afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs
line 244 - Running XST synthesis
INSTANCE:leds_8bits - /afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs
line 292 - Running XST synthesis
INSTANCE:ethernet_lite -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 306 - Running XST
synthesis
INSTANCE:dip_switches_8bits -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 328 - Running XST
synthesis
INSTANCE:axi_vdma_0 - /afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs
line 342 - Running XST synthesis
INSTANCE:axi_hdmi_0 - /afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs
line 363 - Running XST synthesis
INSTANCE:axi_intc_0 - /afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs
line 396 - Running XST synthesis
INSTANCE:camera_stream_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 406 - Running XST
synthesis
INSTANCE:axi_dma_0 - /afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs
line 428 - Running XST synthesis
INSTANCE:chipscope_icon_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 443 - Running XST
synthesis
INSTANCE:chipscope_ila_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 449 - Running XST
synthesis
INSTANCE:pmodjstk_top_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 458 - Running XST
synthesis

Running NGCBUILD ...
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 92 - Running
NGCBUILD
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 108 - Running
NGCBUILD
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 131 - Running
NGCBUILD
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 171 - Running
NGCBUILD
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 200 - Running
NGCBUILD
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 208 - Running
NGCBUILD
IPNAME:mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 244 - Running
NGCBUILD
IPNAME:ethernet_lite_wrapper INSTANCE:ethernet_lite -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 306 - Running
NGCBUILD
IPNAME:axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 342 - Running
NGCBUILD
IPNAME:camera_stream_0_wrapper INSTANCE:camera_stream_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 406 - Running
NGCBUILD
IPNAME:axi_dma_0_wrapper INSTANCE:axi_dma_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 428 - Running
NGCBUILD
IPNAME:chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 443 - Running
NGCBUILD
IPNAME:chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/system.mhs line 449 - Running
NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1591.00 seconds
