

================================================================
== Vivado HLS Report for 'forward_2'
================================================================
* Date:           Fri May 24 00:15:43 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_forward_conv_fu_186  |forward_conv  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |   9408|   9408|         2|          -|          -|  4704|    no    |
        |- Loop 2         |  11032|  11032|       394|          -|          -|    28|    no    |
        | + Loop 2.1      |    392|    392|        14|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1  |     12|     12|         2|          -|          -|     6|    no    |
        |- Loop 3         |   9408|   9408|         2|          -|          -|  4704|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	5  / (tmp)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond3_i)
	9  / (exitcond3_i)
6 --> 
	7  / (!exitcond4_i)
	5  / (exitcond4_i)
7 --> 
	8  / (!exitcond_i)
	6  / (exitcond_i)
8 --> 
	7  / true
9 --> 
	10  / (!tmp_s)
10 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @forward_conv([1024 x i16]* %conv_layer_5_6_1_0_32_32_1_input_data_V, [4704 x i16]* %conv_layer_5_6_1_0_32_32_1_output_data_V, [150 x i16]* %conv_layer_5_6_1_0_32_32_1_W_data_V, [1024 x i16]* %conv_layer_5_6_1_0_32_32_1_inpad_data_V)" [zynqconn/CONV_layer.h:51]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @forward_conv([1024 x i16]* %conv_layer_5_6_1_0_32_32_1_input_data_V, [4704 x i16]* %conv_layer_5_6_1_0_32_32_1_output_data_V, [150 x i16]* %conv_layer_5_6_1_0_32_32_1_W_data_V, [1024 x i16]* %conv_layer_5_6_1_0_32_32_1_inpad_data_V)" [zynqconn/CONV_layer.h:51]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%p_i0_0_i = phi i13 [ 0, %0 ], [ %p_i0, %2 ]"   --->   Operation 14 'phi' 'p_i0_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_i0_0_i_cast7 = zext i13 %p_i0_0_i to i64" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 15 'zext' 'p_i0_0_i_cast7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (2.09ns)   --->   "%tmp = icmp eq i13 %p_i0_0_i, -3488" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 16 'icmp' 'tmp' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.67ns)   --->   "%p_i0 = add i13 %p_i0_0_i, 1" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 18 'add' 'p_i0' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %"operator=.exit.preheader", label %2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%conv_layer_output_d = getelementptr [4704 x i16]* %conv_layer_5_6_1_0_32_32_1_output_data_V, i64 0, i64 %p_i0_0_i_cast7" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 20 'getelementptr' 'conv_layer_output_d' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (3.25ns)   --->   "%conv_layer_output_d_5 = load i16* %conv_layer_output_d, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 21 'load' 'conv_layer_output_d_5' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_3 : Operation 22 [1/1] (1.76ns)   --->   "br label %"operator=.exit"" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/CONV_layer.h:53]   --->   Operation 22 'br' <Predicate = (tmp)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 23 [1/2] (3.25ns)   --->   "%conv_layer_output_d_5 = load i16* %conv_layer_output_d, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 23 'load' 'conv_layer_output_d_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%conv_layer_relu1_inp = getelementptr [4704 x i16]* %conv_layer_5_6_1_0_32_32_1_relu1_input_data_V, i64 0, i64 %p_i0_0_i_cast7" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 24 'getelementptr' 'conv_layer_relu1_inp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (3.25ns)   --->   "store i16 %conv_layer_output_d_5, i16* %conv_layer_relu1_inp, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 25 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:52]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.78>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%p_x_assign = phi i5 [ %ix, %"operator=.exit.loopexit" ], [ 0, %"operator=.exit.preheader" ]"   --->   Operation 27 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%p_x_assign_cast6 = zext i5 %p_x_assign to i14" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/CONV_layer.h:53]   --->   Operation 28 'zext' 'p_x_assign_cast6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (1.36ns)   --->   "%exitcond3_i = icmp eq i5 %p_x_assign, -4" [zynqconn/RELU_layer.h:20->zynqconn/CONV_layer.h:53]   --->   Operation 29 'icmp' 'exitcond3_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 30 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.78ns)   --->   "%ix = add i5 %p_x_assign, 1" [zynqconn/RELU_layer.h:20->zynqconn/CONV_layer.h:53]   --->   Operation 31 'add' 'ix' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond3_i, label %forward.exit.preheader, label %.preheader62.i.preheader" [zynqconn/RELU_layer.h:20->zynqconn/CONV_layer.h:53]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader62.i" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/CONV_layer.h:53]   --->   Operation 33 'br' <Predicate = (!exitcond3_i)> <Delay = 1.76>
ST_5 : Operation 34 [1/1] (1.76ns)   --->   "br label %forward.exit" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 34 'br' <Predicate = (exitcond3_i)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 1.78>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%p_y_assign = phi i5 [ %iy, %.preheader62.i.loopexit ], [ 0, %.preheader62.i.preheader ]"   --->   Operation 35 'phi' 'p_y_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (1.36ns)   --->   "%exitcond4_i = icmp eq i5 %p_y_assign, -4" [zynqconn/RELU_layer.h:21->zynqconn/CONV_layer.h:53]   --->   Operation 36 'icmp' 'exitcond4_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 37 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.78ns)   --->   "%iy = add i5 %p_y_assign, 1" [zynqconn/RELU_layer.h:21->zynqconn/CONV_layer.h:53]   --->   Operation 38 'add' 'iy' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i, label %"operator=.exit.loopexit", label %.preheader.i.preheader" [zynqconn/RELU_layer.h:21->zynqconn/CONV_layer.h:53]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl_i = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_y_assign, i5 0)" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 40 'bitconcatenate' 'p_shl_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i10 %p_shl_i to i11" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 41 'zext' 'p_shl_i_cast' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl1_i = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %p_y_assign, i2 0)" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 42 'bitconcatenate' 'p_shl1_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl1_i_cast = zext i7 %p_shl1_i to i11" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 43 'zext' 'p_shl1_i_cast' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.73ns)   --->   "%tmp_7_i = sub i11 %p_shl_i_cast, %p_shl1_i_cast" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 44 'sub' 'tmp_7_i' <Predicate = (!exitcond4_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7_i_cast = sext i11 %tmp_7_i to i14" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 45 'sext' 'tmp_7_i_cast' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader.i" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/CONV_layer.h:53]   --->   Operation 46 'br' <Predicate = (!exitcond4_i)> <Delay = 1.76>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "br label %"operator=.exit""   --->   Operation 47 'br' <Predicate = (exitcond4_i)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 7.09>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%p_z_assign = phi i3 [ %iz, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 48 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ %next_mul, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 49 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i13 %phi_mul to i14" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/CONV_layer.h:53]   --->   Operation 50 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.13ns)   --->   "%exitcond_i = icmp eq i3 %p_z_assign, -2" [zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53]   --->   Operation 51 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 52 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.65ns)   --->   "%iz = add i3 %p_z_assign, 1" [zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53]   --->   Operation 53 'add' 'iz' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.preheader62.i.loopexit, label %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i" [zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.67ns)   --->   "%next_mul = add i13 784, %phi_mul"   --->   Operation 55 'add' 'next_mul' <Predicate = (!exitcond_i)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i14 %tmp_7_i_cast, %phi_mul_cast" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 56 'add' 'tmp1' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 57 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp_9_i = add i14 %tmp1, %p_x_assign_cast6" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 57 'add' 'tmp_9_i' <Predicate = (!exitcond_i)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_9_i_cast = sext i14 %tmp_9_i to i32" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 58 'sext' 'tmp_9_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_i = zext i32 %tmp_9_i_cast to i64" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 59 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%conv_layer_relu1_inp_4 = getelementptr [4704 x i16]* %conv_layer_5_6_1_0_32_32_1_relu1_input_data_V, i64 0, i64 %tmp_i" [zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 60 'getelementptr' 'conv_layer_relu1_inp_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%temp_V = load i16* %conv_layer_relu1_inp_4, align 2" [zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 61 'load' 'temp_V' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader62.i"   --->   Operation 62 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 7.26>
ST_8 : Operation 63 [1/2] (3.25ns)   --->   "%temp_V = load i16* %conv_layer_relu1_inp_4, align 2" [zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 63 'load' 'temp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i16 %temp_V to i15" [zynqconn/RELU_layer.h:24->zynqconn/CONV_layer.h:53]   --->   Operation 64 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %temp_V, i32 15)" [zynqconn/RELU_layer.h:26->zynqconn/CONV_layer.h:53]   --->   Operation 65 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%conv_layer_relu1_out = getelementptr [4704 x i15]* %conv_layer_5_6_1_0_32_32_1_relu1_output_data_V, i64 0, i64 %tmp_i" [zynqconn/RELU_layer.h:27->zynqconn/CONV_layer.h:53]   --->   Operation 66 'getelementptr' 'conv_layer_relu1_out' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.75ns)   --->   "%temp_V_2 = select i1 %tmp_76, i15 0, i15 %tmp_75" [zynqconn/RELU_layer.h:26->zynqconn/CONV_layer.h:53]   --->   Operation 67 'select' 'temp_V_2' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (3.25ns)   --->   "store i15 %temp_V_2, i15* %conv_layer_relu1_out, align 2" [zynqconn/RELU_layer.h:27->zynqconn/CONV_layer.h:53]   --->   Operation 68 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader.i" [zynqconn/RELU_layer.h:22->zynqconn/CONV_layer.h:53]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 3.25>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%p_i0_0_i1 = phi i13 [ %p_i0_7, %3 ], [ 0, %forward.exit.preheader ]"   --->   Operation 70 'phi' 'p_i0_0_i1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%p_i0_0_i1_cast2 = zext i13 %p_i0_0_i1 to i64" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 71 'zext' 'p_i0_0_i1_cast2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (2.09ns)   --->   "%tmp_s = icmp eq i13 %p_i0_0_i1, -3488" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 72 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)"   --->   Operation 73 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (1.67ns)   --->   "%p_i0_7 = add i13 %p_i0_0_i1, 1" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 74 'add' 'p_i0_7' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %"operator=.exit2", label %3" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%conv_layer_relu1_out_5 = getelementptr [4704 x i15]* %conv_layer_5_6_1_0_32_32_1_relu1_output_data_V, i64 0, i64 %p_i0_0_i1_cast2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 76 'getelementptr' 'conv_layer_relu1_out_5' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (3.25ns)   --->   "%conv_layer_relu1_out_6 = load i15* %conv_layer_relu1_out_5, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 77 'load' 'conv_layer_relu1_out_6' <Predicate = (!tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 78 'ret' <Predicate = (tmp_s)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 6.50>
ST_10 : Operation 79 [1/2] (3.25ns)   --->   "%conv_layer_relu1_out_6 = load i15* %conv_layer_relu1_out_5, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 79 'load' 'conv_layer_relu1_out_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%extLd = zext i15 %conv_layer_relu1_out_6 to i16" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 80 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%conv_layer_output_d_6 = getelementptr [4704 x i16]* %conv_layer_5_6_1_0_32_32_1_output_data_V, i64 0, i64 %p_i0_0_i1_cast2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 81 'getelementptr' 'conv_layer_output_d_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (3.25ns)   --->   "store i16 %extLd, i16* %conv_layer_output_d_6, align 2" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 82 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "br label %forward.exit" [zynqconn/Tensor.h:15->zynqconn/CONV_layer.h:54]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_layer_5_6_1_0_32_32_1_input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_layer_5_6_1_0_32_32_1_output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_layer_5_6_1_0_32_32_1_W_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_layer_5_6_1_0_32_32_1_inpad_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_layer_5_6_1_0_32_32_1_relu1_input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_layer_5_6_1_0_32_32_1_relu1_output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12            (call             ) [ 00000000000]
StgValue_13            (br               ) [ 00111000000]
p_i0_0_i               (phi              ) [ 00010000000]
p_i0_0_i_cast7         (zext             ) [ 00001000000]
tmp                    (icmp             ) [ 00011000000]
empty                  (speclooptripcount) [ 00000000000]
p_i0                   (add              ) [ 00111000000]
StgValue_19            (br               ) [ 00000000000]
conv_layer_output_d    (getelementptr    ) [ 00001000000]
StgValue_22            (br               ) [ 00011111100]
conv_layer_output_d_5  (load             ) [ 00000000000]
conv_layer_relu1_inp   (getelementptr    ) [ 00000000000]
StgValue_25            (store            ) [ 00000000000]
StgValue_26            (br               ) [ 00111000000]
p_x_assign             (phi              ) [ 00000100000]
p_x_assign_cast6       (zext             ) [ 00000011100]
exitcond3_i            (icmp             ) [ 00000111100]
empty_87               (speclooptripcount) [ 00000000000]
ix                     (add              ) [ 00010111100]
StgValue_32            (br               ) [ 00000000000]
StgValue_33            (br               ) [ 00000111100]
StgValue_34            (br               ) [ 00000111111]
p_y_assign             (phi              ) [ 00000010000]
exitcond4_i            (icmp             ) [ 00000111100]
empty_88               (speclooptripcount) [ 00000000000]
iy                     (add              ) [ 00000111100]
StgValue_39            (br               ) [ 00000000000]
p_shl_i                (bitconcatenate   ) [ 00000000000]
p_shl_i_cast           (zext             ) [ 00000000000]
p_shl1_i               (bitconcatenate   ) [ 00000000000]
p_shl1_i_cast          (zext             ) [ 00000000000]
tmp_7_i                (sub              ) [ 00000000000]
tmp_7_i_cast           (sext             ) [ 00000001100]
StgValue_46            (br               ) [ 00000111100]
StgValue_47            (br               ) [ 00010111100]
p_z_assign             (phi              ) [ 00000001000]
phi_mul                (phi              ) [ 00000001000]
phi_mul_cast           (zext             ) [ 00000000000]
exitcond_i             (icmp             ) [ 00000111100]
empty_89               (speclooptripcount) [ 00000000000]
iz                     (add              ) [ 00000111100]
StgValue_54            (br               ) [ 00000000000]
next_mul               (add              ) [ 00000111100]
tmp1                   (add              ) [ 00000000000]
tmp_9_i                (add              ) [ 00000000000]
tmp_9_i_cast           (sext             ) [ 00000000000]
tmp_i                  (zext             ) [ 00000000100]
conv_layer_relu1_inp_4 (getelementptr    ) [ 00000000100]
StgValue_62            (br               ) [ 00000111100]
temp_V                 (load             ) [ 00000000000]
tmp_75                 (trunc            ) [ 00000000000]
tmp_76                 (bitselect        ) [ 00000000000]
conv_layer_relu1_out   (getelementptr    ) [ 00000000000]
temp_V_2               (select           ) [ 00000000000]
StgValue_68            (store            ) [ 00000000000]
StgValue_69            (br               ) [ 00000111100]
p_i0_0_i1              (phi              ) [ 00000000010]
p_i0_0_i1_cast2        (zext             ) [ 00000000001]
tmp_s                  (icmp             ) [ 00000000011]
empty_90               (speclooptripcount) [ 00000000000]
p_i0_7                 (add              ) [ 00000100011]
StgValue_75            (br               ) [ 00000000000]
conv_layer_relu1_out_5 (getelementptr    ) [ 00000000001]
StgValue_78            (ret              ) [ 00000000000]
conv_layer_relu1_out_6 (load             ) [ 00000000000]
extLd                  (zext             ) [ 00000000000]
conv_layer_output_d_6  (getelementptr    ) [ 00000000000]
StgValue_82            (store            ) [ 00000000000]
StgValue_83            (br               ) [ 00000100011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_layer_5_6_1_0_32_32_1_input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_input_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_layer_5_6_1_0_32_32_1_output_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_output_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_layer_5_6_1_0_32_32_1_W_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_W_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_layer_5_6_1_0_32_32_1_inpad_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_inpad_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_layer_5_6_1_0_32_32_1_relu1_input_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_relu1_input_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_layer_5_6_1_0_32_32_1_relu1_output_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_relu1_output_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward_conv"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="conv_layer_output_d_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="13" slack="0"/>
<pin id="60" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_output_d/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="13" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv_layer_output_d_5/3 StgValue_82/10 "/>
</bind>
</comp>

<comp id="69" class="1004" name="conv_layer_relu1_inp_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="13" slack="1"/>
<pin id="73" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_relu1_inp/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="13" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_25/4 temp_V/7 "/>
</bind>
</comp>

<comp id="83" class="1004" name="conv_layer_relu1_inp_4_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_relu1_inp_4/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="conv_layer_relu1_out_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="15" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="1"/>
<pin id="95" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_relu1_out/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="13" slack="0"/>
<pin id="100" dir="0" index="1" bw="15" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_68/8 conv_layer_relu1_out_6/9 "/>
</bind>
</comp>

<comp id="104" class="1004" name="conv_layer_relu1_out_5_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="13" slack="0"/>
<pin id="108" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_relu1_out_5/9 "/>
</bind>
</comp>

<comp id="112" class="1004" name="conv_layer_output_d_6_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="13" slack="1"/>
<pin id="116" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_output_d_6/10 "/>
</bind>
</comp>

<comp id="120" class="1005" name="p_i0_0_i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="1"/>
<pin id="122" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_i0_0_i (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_i0_0_i_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="13" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i0_0_i/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="p_x_assign_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_x_assign_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign/5 "/>
</bind>
</comp>

<comp id="142" class="1005" name="p_y_assign_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="1"/>
<pin id="144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_y_assign (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_y_assign_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y_assign/6 "/>
</bind>
</comp>

<comp id="153" class="1005" name="p_z_assign_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="1"/>
<pin id="155" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_z_assign_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign/7 "/>
</bind>
</comp>

<comp id="164" class="1005" name="phi_mul_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="1"/>
<pin id="166" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="phi_mul_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/7 "/>
</bind>
</comp>

<comp id="175" class="1005" name="p_i0_0_i1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="13" slack="1"/>
<pin id="177" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_i0_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_i0_0_i1_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="13" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i0_0_i1/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_forward_conv_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="16" slack="0"/>
<pin id="190" dir="0" index="3" bw="16" slack="0"/>
<pin id="191" dir="0" index="4" bw="16" slack="0"/>
<pin id="192" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_i0_0_i_cast7_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_i0_0_i_cast7/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="13" slack="0"/>
<pin id="205" dir="0" index="1" bw="13" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_i0_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="13" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_i0/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_x_assign_cast6_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_x_assign_cast6/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond3_i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="3" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="ix_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="exitcond4_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="iy_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iy/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl_i_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_shl_i_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_shl1_i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_shl1_i_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_i_cast/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_7_i_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7_i/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_7_i_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_i_cast/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="phi_mul_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="13" slack="0"/>
<pin id="279" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul_cast/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="exitcond_i_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="iz_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iz/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="next_mul_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="13" slack="0"/>
<pin id="296" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="1"/>
<pin id="301" dir="0" index="1" bw="13" slack="0"/>
<pin id="302" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_9_i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="14" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="2"/>
<pin id="307" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_9_i_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_i_cast/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_i_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="14" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_75_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_76_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="temp_V_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="15" slack="0"/>
<pin id="334" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_V_2/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_i0_0_i1_cast2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="13" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_i0_0_i1_cast2/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="0" index="1" bw="13" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_i0_7_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_i0_7/9 "/>
</bind>
</comp>

<comp id="356" class="1004" name="extLd_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="15" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/10 "/>
</bind>
</comp>

<comp id="361" class="1005" name="p_i0_0_i_cast7_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_i0_0_i_cast7 "/>
</bind>
</comp>

<comp id="369" class="1005" name="p_i0_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="13" slack="0"/>
<pin id="371" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="p_i0 "/>
</bind>
</comp>

<comp id="374" class="1005" name="conv_layer_output_d_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="13" slack="1"/>
<pin id="376" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer_output_d "/>
</bind>
</comp>

<comp id="379" class="1005" name="p_x_assign_cast6_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="14" slack="2"/>
<pin id="381" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="p_x_assign_cast6 "/>
</bind>
</comp>

<comp id="387" class="1005" name="ix_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ix "/>
</bind>
</comp>

<comp id="395" class="1005" name="iy_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="iy "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_7_i_cast_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="14" slack="1"/>
<pin id="402" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_cast "/>
</bind>
</comp>

<comp id="408" class="1005" name="iz_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="iz "/>
</bind>
</comp>

<comp id="413" class="1005" name="next_mul_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_i_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="423" class="1005" name="conv_layer_relu1_inp_4_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="1"/>
<pin id="425" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer_relu1_inp_4 "/>
</bind>
</comp>

<comp id="428" class="1005" name="p_i0_0_i1_cast2_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_i0_0_i1_cast2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="p_i0_7_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="13" slack="0"/>
<pin id="438" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="p_i0_7 "/>
</bind>
</comp>

<comp id="441" class="1005" name="conv_layer_relu1_out_5_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="13" slack="1"/>
<pin id="443" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer_relu1_out_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="63" pin="3"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="201"><net_src comp="124" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="207"><net_src comp="124" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="124" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="135" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="135" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="135" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="146" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="146" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="146" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="146" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="251" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="168" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="157" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="157" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="168" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="277" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="321"><net_src comp="76" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="76" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="54" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="318" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="338"><net_src comp="330" pin="3"/><net_sink comp="98" pin=1"/></net>

<net id="342"><net_src comp="179" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="348"><net_src comp="179" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="16" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="179" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="98" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="364"><net_src comp="198" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="372"><net_src comp="209" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="377"><net_src comp="56" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="382"><net_src comp="215" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="390"><net_src comp="225" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="398"><net_src comp="237" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="403"><net_src comp="273" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="411"><net_src comp="287" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="416"><net_src comp="293" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="421"><net_src comp="313" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="426"><net_src comp="83" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="431"><net_src comp="339" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="439"><net_src comp="350" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="444"><net_src comp="104" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="98" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_layer_5_6_1_0_32_32_1_output_data_V | {1 2 10 }
	Port: conv_layer_5_6_1_0_32_32_1_inpad_data_V | {1 2 }
	Port: conv_layer_5_6_1_0_32_32_1_relu1_input_data_V | {4 }
	Port: conv_layer_5_6_1_0_32_32_1_relu1_output_data_V | {8 }
 - Input state : 
	Port: forward.2 : conv_layer_5_6_1_0_32_32_1_input_data_V | {1 2 }
	Port: forward.2 : conv_layer_5_6_1_0_32_32_1_output_data_V | {3 4 }
	Port: forward.2 : conv_layer_5_6_1_0_32_32_1_W_data_V | {1 2 }
	Port: forward.2 : conv_layer_5_6_1_0_32_32_1_inpad_data_V | {1 2 }
	Port: forward.2 : conv_layer_5_6_1_0_32_32_1_relu1_input_data_V | {7 8 }
	Port: forward.2 : conv_layer_5_6_1_0_32_32_1_relu1_output_data_V | {9 10 }
  - Chain level:
	State 1
	State 2
	State 3
		p_i0_0_i_cast7 : 1
		tmp : 1
		p_i0 : 1
		StgValue_19 : 2
		conv_layer_output_d : 2
		conv_layer_output_d_5 : 3
	State 4
		StgValue_25 : 1
	State 5
		p_x_assign_cast6 : 1
		exitcond3_i : 1
		ix : 1
		StgValue_32 : 2
	State 6
		exitcond4_i : 1
		iy : 1
		StgValue_39 : 2
		p_shl_i : 1
		p_shl_i_cast : 2
		p_shl1_i : 1
		p_shl1_i_cast : 2
		tmp_7_i : 3
		tmp_7_i_cast : 4
	State 7
		phi_mul_cast : 1
		exitcond_i : 1
		iz : 1
		StgValue_54 : 2
		next_mul : 1
		tmp1 : 2
		tmp_9_i : 3
		tmp_9_i_cast : 4
		tmp_i : 5
		conv_layer_relu1_inp_4 : 6
		temp_V : 7
	State 8
		tmp_75 : 1
		tmp_76 : 1
		temp_V_2 : 2
		StgValue_68 : 3
	State 9
		p_i0_0_i1_cast2 : 1
		tmp_s : 1
		p_i0_7 : 1
		StgValue_75 : 2
		conv_layer_relu1_out_5 : 2
		conv_layer_relu1_out_6 : 3
	State 10
		extLd : 1
		StgValue_82 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   | grp_forward_conv_fu_186 |    1    |  17.69  |   647   |   629   |
|----------|-------------------------|---------|---------|---------|---------|
|          |       p_i0_fu_209       |    0    |    0    |    0    |    17   |
|          |        ix_fu_225        |    0    |    0    |    0    |    15   |
|          |        iy_fu_237        |    0    |    0    |    0    |    15   |
|    add   |        iz_fu_287        |    0    |    0    |    0    |    12   |
|          |     next_mul_fu_293     |    0    |    0    |    0    |    17   |
|          |       tmp1_fu_299       |    0    |    0    |    0    |    14   |
|          |      tmp_9_i_fu_304     |    0    |    0    |    0    |    14   |
|          |      p_i0_7_fu_350      |    0    |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|---------|
|          |        tmp_fu_203       |    0    |    0    |    0    |    13   |
|          |    exitcond3_i_fu_219   |    0    |    0    |    0    |    11   |
|   icmp   |    exitcond4_i_fu_231   |    0    |    0    |    0    |    11   |
|          |    exitcond_i_fu_281    |    0    |    0    |    0    |    9    |
|          |       tmp_s_fu_344      |    0    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|---------|
|  select  |     temp_V_2_fu_330     |    0    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|---------|
|    sub   |      tmp_7_i_fu_267     |    0    |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|---------|
|          |  p_i0_0_i_cast7_fu_198  |    0    |    0    |    0    |    0    |
|          | p_x_assign_cast6_fu_215 |    0    |    0    |    0    |    0    |
|          |   p_shl_i_cast_fu_251   |    0    |    0    |    0    |    0    |
|   zext   |   p_shl1_i_cast_fu_263  |    0    |    0    |    0    |    0    |
|          |   phi_mul_cast_fu_277   |    0    |    0    |    0    |    0    |
|          |       tmp_i_fu_313      |    0    |    0    |    0    |    0    |
|          |  p_i0_0_i1_cast2_fu_339 |    0    |    0    |    0    |    0    |
|          |       extLd_fu_356      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|bitconcatenate|      p_shl_i_fu_243     |    0    |    0    |    0    |    0    |
|          |     p_shl1_i_fu_255     |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   sext   |   tmp_7_i_cast_fu_273   |    0    |    0    |    0    |    0    |
|          |   tmp_9_i_cast_fu_309   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |      tmp_75_fu_318      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| bitselect|      tmp_76_fu_322      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    1    |  17.69  |   647   |   836   |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  conv_layer_output_d_reg_374 |   13   |
|conv_layer_relu1_inp_4_reg_423|   13   |
|conv_layer_relu1_out_5_reg_441|   13   |
|          ix_reg_387          |    5   |
|          iy_reg_395          |    5   |
|          iz_reg_408          |    3   |
|       next_mul_reg_413       |   13   |
|    p_i0_0_i1_cast2_reg_428   |   64   |
|       p_i0_0_i1_reg_175      |   13   |
|    p_i0_0_i_cast7_reg_361    |   64   |
|       p_i0_0_i_reg_120       |   13   |
|        p_i0_7_reg_436        |   13   |
|         p_i0_reg_369         |   13   |
|   p_x_assign_cast6_reg_379   |   14   |
|      p_x_assign_reg_131      |    5   |
|      p_y_assign_reg_142      |    5   |
|      p_z_assign_reg_153      |    3   |
|        phi_mul_reg_164       |   13   |
|     tmp_7_i_cast_reg_400     |   14   |
|         tmp_i_reg_418        |   64   |
+------------------------------+--------+
|             Total            |   363  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   3  |  13  |   39   ||    15   |
| grp_access_fu_76 |  p0  |   3  |  13  |   39   ||    15   |
| grp_access_fu_98 |  p0  |   3  |  13  |   39   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   117  || 5.44425 ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   17   |   647  |   836  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   45   |
|  Register |    -   |    -   |   363  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   23   |  1010  |   881  |
+-----------+--------+--------+--------+--------+
