INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link
	Log files: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin.link_summary, at Wed Nov 19 13:58:49 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/v++_link_edge_detect_guidance.html', at Wed Nov 19 13:58:49 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [13:58:53] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int --temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [13:58:54] build_xd_ip_db started: /share/Xilinx/Vitis/2023.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/hw.hpfm -clkid 0 -ip /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/iprepo/xilinx_com_hls_edge_detect_1_0,edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [13:59:02] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 455.910 ; gain = 0.000 ; free physical = 573677 ; free virtual = 586422
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [13:59:02] cfgen started: /share/Xilinx/Vitis/2023.2/bin/cfgen  -dpa_mem_offload false -dmclkid 0 -r /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: edge_detect, num: 1  {edge_detect_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument edge_detect_1.in_img to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument edge_detect_1.out_img to HBM[0]
INFO: [SYSTEM_LINK 82-37] [13:59:11] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 455.910 ; gain = 0.000 ; free physical = 573682 ; free virtual = 586426
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [13:59:11] cf2bd started: /share/Xilinx/Vitis/2023.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.xsd --temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link --output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [13:59:15] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 455.910 ; gain = 0.000 ; free physical = 573671 ; free virtual = 586421
INFO: [v++ 60-1441] [13:59:15] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 486.777 ; gain = 0.000 ; free physical = 573738 ; free virtual = 586478
INFO: [v++ 60-1443] [13:59:15] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/sdsl.dat -rtd /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/cf2sw.rtd -nofilter /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/cf2sw_full.rtd -xclbin /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.xml -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link
INFO: [v++ 60-1441] [13:59:21] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 486.777 ; gain = 0.000 ; free physical = 573734 ; free virtual = 586474
INFO: [v++ 60-1443] [13:59:21] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link
INFO: [v++ 60-1441] [13:59:22] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.3 . Memory (MB): peak = 486.777 ; gain = 0.000 ; free physical = 573714 ; free virtual = 586453
INFO: [v++ 60-1443] [13:59:22] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -f xilinx_u280_gen3x16_xdma_1_202211_1 --remote_ip_cache /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/.ipcache --output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int --log_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link --report_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link --config /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/vplConfig.ini -k /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link --no-info --iprepo /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xo/ip_repo/xilinx_com_hls_edge_detect_1_0 --messageDb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link/vpl.pb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link

****** vpl v2023.2 (64-bit)
  **** SW Build 4026344 on 2023-10-11-15:42:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.2
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform
[13:59:39] Run vpl: Step create_project: Started
Creating Vivado project.
[13:59:47] Run vpl: Step create_project: Completed
[13:59:47] Run vpl: Step create_bd: Started
[14:00:22] Run vpl: Step create_bd: Completed
[14:00:22] Run vpl: Step update_bd: Started
[14:00:22] Run vpl: Step update_bd: Completed
[14:00:22] Run vpl: Step generate_target: Started
[14:01:26] Run vpl: Step generate_target: Completed
[14:01:26] Run vpl: Step config_hw_runs: Started
[14:01:34] Run vpl: Step config_hw_runs: Completed
[14:01:34] Run vpl: Step synth: Started
[14:02:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[14:02:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[14:03:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[14:03:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[14:04:05] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[14:04:35] Top-level synthesis in progress.
[14:05:05] Top-level synthesis in progress.
[14:05:23] Run vpl: Step synth: Completed
[14:05:23] Run vpl: Step impl: Started
[14:12:56] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 13m 32s 

[14:12:56] Starting logic optimization..
[14:13:26] Phase 1 Initialization
[14:13:26] Phase 1.1 Core Generation And Design Setup
[14:13:56] Phase 1.2 Setup Constraints And Sort Netlist
[14:13:56] Phase 2 Timer Update And Timing Data Collection
[14:13:56] Phase 2.1 Timer Update
[14:14:26] Phase 2.2 Timing Data Collection
[14:14:26] Phase 3 Retarget
[14:14:56] Phase 4 Constant propagation
[14:14:56] Phase 5 Sweep
[14:15:57] Phase 6 BUFG optimization
[14:15:57] Phase 7 Shift Register Optimization
[14:16:27] Phase 8 Post Processing Netlist
[14:16:27] Phase 9 Finalization
[14:16:27] Phase 9.1 Finalizing Design Cores and Updating Shapes
[14:16:27] Phase 9.2 Verifying Netlist Connectivity
[14:17:27] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 31s 

[14:17:27] Starting logic placement..
[14:17:57] Phase 1 Placer Initialization
[14:17:57] Phase 1.1 Placer Initialization Netlist Sorting
[14:20:58] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[14:21:28] Phase 1.3 Build Placer Netlist Model
[14:23:28] Phase 1.4 Constrain Clocks/Macros
[14:23:59] Phase 2 Global Placement
[14:23:59] Phase 2.1 Floorplanning
[14:24:29] Phase 2.1.1 Partition Driven Placement
[14:24:29] Phase 2.1.1.1 PBP: Partition Driven Placement
[14:24:59] Phase 2.1.1.2 PBP: Clock Region Placement
[14:25:29] Phase 2.1.1.3 PBP: Discrete Incremental
[14:25:59] Phase 2.1.1.4 PBP: Compute Congestion
[14:25:59] Phase 2.1.1.5 PBP: Macro Placement
[14:26:30] Phase 2.1.1.6 PBP: UpdateTiming
[14:26:30] Phase 2.1.1.7 PBP: Add part constraints
[14:27:00] Phase 2.2 Physical Synthesis After Floorplan
[14:27:30] Phase 2.3 Update Timing before SLR Path Opt
[14:27:30] Phase 2.4 Post-Processing in Floorplanning
[14:27:30] Phase 2.5 Global Placement Core
[14:38:04] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[14:38:34] Phase 2.5.2 Physical Synthesis In Placer
[14:40:35] Phase 3 Detail Placement
[14:41:05] Phase 3.1 Commit Multi Column Macros
[14:41:05] Phase 3.2 Commit Most Macros & LUTRAMs
[14:42:06] Phase 3.3 Small Shape DP
[14:42:06] Phase 3.3.1 Small Shape Clustering
[14:42:36] Phase 3.3.2 Slice Area Swap
[14:42:36] Phase 3.3.2.1 Slice Area Swap Initial
[14:43:36] Phase 3.4 Place Remaining
[14:43:36] Phase 3.5 Re-assign LUT pins
[14:44:06] Phase 3.6 Pipeline Register Optimization
[14:44:06] Phase 3.7 Fast Optimization
[14:46:07] Phase 4 Post Placement Optimization and Clean-Up
[14:46:07] Phase 4.1 Post Commit Optimization
[14:46:37] Phase 4.1.1 Post Placement Optimization
[14:47:08] Phase 4.1.1.1 BUFG Insertion
[14:47:08] Phase 1 Physical Synthesis Initialization
[14:47:38] Phase 4.1.1.2 BUFG Replication
[14:47:38] Phase 4.1.1.3 Post Placement Timing Optimization
[14:53:40] Phase 4.1.1.4 Replication
[14:54:41] Phase 4.2 Post Placement Cleanup
[14:55:11] Phase 4.3 Placer Reporting
[14:55:11] Phase 4.3.1 Print Estimated Congestion
[14:55:11] Phase 4.4 Final Placement Cleanup
[15:04:14] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 46m 47s 

[15:04:14] Starting logic routing..
[15:04:44] Phase 1 Build RT Design
[15:05:45] Phase 2 Router Initialization
[15:05:45] Phase 2.1 Fix Topology Constraints
[15:05:45] Phase 2.2 Pre Route Cleanup
[15:05:45] Phase 2.3 Global Clock Net Routing
[15:06:15] Phase 2.4 Update Timing
[15:07:46] Phase 2.5 Update Timing for Bus Skew
[15:07:46] Phase 2.5.1 Update Timing
[15:08:16] Phase 3 Initial Routing
[15:08:16] Phase 3.1 Global Routing
[15:08:16] Phase 3.2 Initial Net Routing
[15:08:46] Phase 4 Rip-up And Reroute
[15:08:46] Phase 4.1 Global Iteration 0
[15:10:17] Phase 4.2 Global Iteration 1
[15:11:17] Phase 4.3 Global Iteration 2
[15:11:47] Phase 5 Delay and Skew Optimization
[15:11:47] Phase 5.1 Delay CleanUp
[15:11:47] Phase 5.1.1 Update Timing
[15:12:18] Phase 5.1.2 Update Timing
[15:12:18] Phase 5.1.3 Update Timing
[15:13:18] Phase 5.2 Clock Skew Optimization
[15:13:18] Phase 6 Post Hold Fix
[15:13:18] Phase 6.1 Hold Fix Iter
[15:13:18] Phase 6.1.1 Update Timing
[15:13:18] Phase 7 Leaf Clock Prog Delay Opt
[15:13:48] Phase 7.1 Optimize Skews
[15:13:48] Phase 7.1.1 Leaf ClockOpt Init
[15:14:18] Phase 7.2 Post SkewOpt Delay Cleanup
[15:14:18] Phase 7.2.1 Delay CleanUp
[15:14:18] Phase 7.2.1.1 Update Timing
[15:14:49] Phase 7.2.1.2 Update Timing
[15:15:19] Phase 7.2.1.3 Update Timing
[15:15:49] Phase 7.3 Post SkewOpt Hold Fix
[15:15:49] Phase 7.3.1 Hold Fix Iter
[15:15:49] Phase 7.3.1.1 Update Timing
[15:16:49] Phase 8 Route finalize
[15:17:20] Phase 9 Verifying routed nets
[15:17:20] Phase 10 Depositing Routes
[15:17:20] Phase 11 Resolve XTalk
[15:17:50] Phase 12 Post Router Timing
[15:18:20] Phase 13 Physical Synthesis in Router
[15:18:20] Phase 13.1 Physical Synthesis Initialization
[15:18:50] Phase 13.2 Critical Path Optimization
[15:19:20] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 15m 06s 

[15:19:20] Starting bitstream generation..
[15:19:20] Phase 14 Post-Route Event Processing
[15:26:53] Creating bitmap...
[15:31:55] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[15:31:55] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 12m 35s 
Check VPL, containing 12 checks, has run: 0 errors, 1 warning violation, 1 advisory violation
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 479.8 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
WARNING: [AUTO-FREQ-SCALING-04] One or more timing paths failed timing requirements. The kernel clock ulp_ucs/aclk_kernel_00 has an original frequency equal to 300.000000 MHz. The frequency has been automatically changed to 173.9 MHz to enable proper functionality. The clock Id is 0.
[15:32:22] Run vpl: Step impl: Completed
[15:32:22] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [15:32:22] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:31 ; elapsed = 01:33:01 . Memory (MB): peak = 486.777 ; gain = 0.000 ; free physical = 569876 ; free virtual = 583656
INFO: [v++ 60-1443] [15:32:22] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 173
INFO: [v++ 60-1453] Command Line: cf2sw -a /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/address_map.xml -sdsl /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/sdsl.dat -xclbin /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.xml -rtd /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.rtd -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [15:32:27] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 486.777 ; gain = 0.000 ; free physical = 569861 ; free virtual = 583642
INFO: [v++ 60-1443] [15:32:27] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.rtd --append-section :JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect_xml.rtd --add-section BUILD_METADATA:JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect_build.rtd --add-section EMBEDDED_METADATA:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.xml --add-section SYSTEM_METADATA:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link
XRT Build Version: 2.16.204 (2023.2)
       Build Date: 2023-10-11 23:45:57
          Hash ID: fa4c0045003fed0acea4593788dce5ef6d0b66ee
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 55481566 bytes
Format : RAW
File   : '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2499 bytes
Format : JSON
File   : '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 6697 bytes
Format : RAW
File   : '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 25572 bytes
Format : RAW
File   : '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (55544872 bytes) to the output file: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [15:32:27] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.24 . Memory (MB): peak = 486.777 ; gain = 0.000 ; free physical = 569819 ; free virtual = 583652
INFO: [v++ 60-1443] [15:32:27] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin.info --input /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link
INFO: [v++ 60-1441] [15:32:28] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.6 . Memory (MB): peak = 486.777 ; gain = 0.000 ; free physical = 569820 ; free virtual = 583654
INFO: [v++ 60-1443] [15:32:28] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link
INFO: [v++ 60-1441] [15:32:28] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 486.777 ; gain = 0.000 ; free physical = 569820 ; free virtual = 583654
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/system_estimate_edge_detect.xtxt
INFO: [v++ 60-586] Created /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.ltx
INFO: [v++ 60-586] Created edge_detect.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/v++_link_edge_detect_guidance.html
	Timing Report: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link/vivado.log
	Steps Log File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 33m 42s
INFO: [v++ 60-1653] Closing dispatch client.
