<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4800" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4800{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4800{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4800{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4800{left:81px;bottom:979px;letter-spacing:-0.17px;}
#t5_4800{left:138px;bottom:979px;letter-spacing:-0.17px;}
#t6_4800{left:188px;bottom:979px;letter-spacing:-0.15px;}
#t7_4800{left:433px;bottom:979px;letter-spacing:-0.14px;}
#t8_4800{left:526px;bottom:979px;letter-spacing:-0.11px;}
#t9_4800{left:526px;bottom:958px;letter-spacing:-0.13px;}
#ta_4800{left:189px;bottom:933px;letter-spacing:-0.14px;}
#tb_4800{left:526px;bottom:933px;letter-spacing:-0.11px;}
#tc_4800{left:526px;bottom:917px;letter-spacing:-0.13px;}
#td_4800{left:189px;bottom:892px;letter-spacing:-0.14px;}
#te_4800{left:526px;bottom:892px;letter-spacing:-0.14px;}
#tf_4800{left:81px;bottom:868px;letter-spacing:-0.17px;}
#tg_4800{left:138px;bottom:868px;letter-spacing:-0.17px;}
#th_4800{left:188px;bottom:868px;letter-spacing:-0.15px;}
#ti_4800{left:433px;bottom:868px;letter-spacing:-0.14px;}
#tj_4800{left:526px;bottom:868px;letter-spacing:-0.11px;}
#tk_4800{left:526px;bottom:846px;letter-spacing:-0.13px;}
#tl_4800{left:189px;bottom:822px;letter-spacing:-0.14px;}
#tm_4800{left:526px;bottom:822px;letter-spacing:-0.11px;}
#tn_4800{left:526px;bottom:805px;letter-spacing:-0.13px;}
#to_4800{left:189px;bottom:781px;letter-spacing:-0.14px;}
#tp_4800{left:526px;bottom:781px;letter-spacing:-0.14px;}
#tq_4800{left:81px;bottom:756px;letter-spacing:-0.17px;}
#tr_4800{left:138px;bottom:756px;letter-spacing:-0.17px;}
#ts_4800{left:188px;bottom:756px;letter-spacing:-0.15px;}
#tt_4800{left:433px;bottom:756px;letter-spacing:-0.14px;}
#tu_4800{left:526px;bottom:756px;letter-spacing:-0.11px;}
#tv_4800{left:526px;bottom:735px;letter-spacing:-0.13px;}
#tw_4800{left:189px;bottom:710px;letter-spacing:-0.14px;}
#tx_4800{left:526px;bottom:710px;letter-spacing:-0.11px;}
#ty_4800{left:526px;bottom:694px;letter-spacing:-0.13px;}
#tz_4800{left:189px;bottom:669px;letter-spacing:-0.14px;}
#t10_4800{left:526px;bottom:669px;letter-spacing:-0.14px;}
#t11_4800{left:81px;bottom:645px;letter-spacing:-0.17px;}
#t12_4800{left:138px;bottom:645px;letter-spacing:-0.17px;}
#t13_4800{left:188px;bottom:645px;letter-spacing:-0.15px;}
#t14_4800{left:433px;bottom:645px;letter-spacing:-0.14px;}
#t15_4800{left:526px;bottom:645px;letter-spacing:-0.11px;}
#t16_4800{left:526px;bottom:623px;letter-spacing:-0.13px;}
#t17_4800{left:189px;bottom:599px;letter-spacing:-0.14px;}
#t18_4800{left:526px;bottom:599px;letter-spacing:-0.11px;}
#t19_4800{left:526px;bottom:582px;letter-spacing:-0.13px;}
#t1a_4800{left:189px;bottom:558px;letter-spacing:-0.14px;}
#t1b_4800{left:526px;bottom:558px;letter-spacing:-0.14px;}
#t1c_4800{left:81px;bottom:533px;letter-spacing:-0.17px;}
#t1d_4800{left:138px;bottom:533px;letter-spacing:-0.16px;}
#t1e_4800{left:188px;bottom:533px;letter-spacing:-0.14px;}
#t1f_4800{left:433px;bottom:533px;letter-spacing:-0.13px;}
#t1g_4800{left:526px;bottom:533px;letter-spacing:-0.11px;}
#t1h_4800{left:526px;bottom:512px;letter-spacing:-0.13px;}
#t1i_4800{left:189px;bottom:487px;letter-spacing:-0.14px;}
#t1j_4800{left:526px;bottom:487px;letter-spacing:-0.11px;}
#t1k_4800{left:526px;bottom:470px;letter-spacing:-0.13px;}
#t1l_4800{left:189px;bottom:446px;letter-spacing:-0.14px;}
#t1m_4800{left:526px;bottom:446px;letter-spacing:-0.14px;}
#t1n_4800{left:81px;bottom:422px;letter-spacing:-0.16px;}
#t1o_4800{left:138px;bottom:422px;letter-spacing:-0.16px;}
#t1p_4800{left:189px;bottom:422px;letter-spacing:-0.14px;}
#t1q_4800{left:433px;bottom:422px;letter-spacing:-0.13px;}
#t1r_4800{left:526px;bottom:422px;letter-spacing:-0.11px;}
#t1s_4800{left:526px;bottom:400px;letter-spacing:-0.13px;}
#t1t_4800{left:189px;bottom:376px;letter-spacing:-0.14px;}
#t1u_4800{left:526px;bottom:376px;letter-spacing:-0.11px;}
#t1v_4800{left:526px;bottom:359px;letter-spacing:-0.13px;}
#t1w_4800{left:189px;bottom:334px;letter-spacing:-0.14px;}
#t1x_4800{left:526px;bottom:334px;letter-spacing:-0.14px;}
#t1y_4800{left:82px;bottom:310px;letter-spacing:-0.16px;}
#t1z_4800{left:138px;bottom:310px;letter-spacing:-0.16px;}
#t20_4800{left:189px;bottom:310px;letter-spacing:-0.14px;}
#t21_4800{left:433px;bottom:310px;letter-spacing:-0.13px;}
#t22_4800{left:526px;bottom:310px;letter-spacing:-0.11px;}
#t23_4800{left:526px;bottom:289px;letter-spacing:-0.13px;}
#t24_4800{left:189px;bottom:264px;letter-spacing:-0.14px;}
#t25_4800{left:526px;bottom:264px;letter-spacing:-0.11px;}
#t26_4800{left:526px;bottom:247px;letter-spacing:-0.13px;}
#t27_4800{left:189px;bottom:223px;letter-spacing:-0.14px;}
#t28_4800{left:526px;bottom:223px;letter-spacing:-0.14px;}
#t29_4800{left:81px;bottom:199px;letter-spacing:-0.16px;}
#t2a_4800{left:138px;bottom:199px;letter-spacing:-0.16px;}
#t2b_4800{left:189px;bottom:199px;letter-spacing:-0.14px;}
#t2c_4800{left:433px;bottom:199px;letter-spacing:-0.13px;}
#t2d_4800{left:526px;bottom:199px;letter-spacing:-0.12px;}
#t2e_4800{left:526px;bottom:177px;letter-spacing:-0.13px;}
#t2f_4800{left:189px;bottom:153px;letter-spacing:-0.14px;}
#t2g_4800{left:526px;bottom:153px;letter-spacing:-0.11px;}
#t2h_4800{left:526px;bottom:136px;letter-spacing:-0.13px;}
#t2i_4800{left:189px;bottom:111px;letter-spacing:-0.14px;}
#t2j_4800{left:526px;bottom:111px;letter-spacing:-0.14px;}
#t2k_4800{left:69px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.16px;}
#t2l_4800{left:155px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.18px;}
#t2m_4800{left:300px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t2n_4800{left:568px;bottom:1068px;letter-spacing:0.13px;}
#t2o_4800{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2p_4800{left:101px;bottom:1028px;letter-spacing:-0.13px;}
#t2q_4800{left:224px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2r_4800{left:455px;bottom:1028px;letter-spacing:-0.16px;}
#t2s_4800{left:641px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2t_4800{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2u_4800{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4800{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4800{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4800{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4800{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4800{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4800" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4800Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4800" style="-webkit-user-select: none;"><object width="935" height="1210" data="4800/4800.svg" type="image/svg+xml" id="pdf4800" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4800" class="t s1_4800">2-278 </span><span id="t2_4800" class="t s1_4800">Vol. 4 </span>
<span id="t3_4800" class="t s2_4800">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4800" class="t s3_4800">C96H </span><span id="t5_4800" class="t s3_4800">3222 </span><span id="t6_4800" class="t s3_4800">IA32_L3_QOS_MASK_6 </span><span id="t7_4800" class="t s3_4800">Package </span><span id="t8_4800" class="t s3_4800">L3 Class Of Service Mask - COS 6 (R/W) </span>
<span id="t9_4800" class="t s3_4800">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=6. </span>
<span id="ta_4800" class="t s3_4800">0:19 </span><span id="tb_4800" class="t s3_4800">CBM: Bit vector of available L3 ways for COS 6 </span>
<span id="tc_4800" class="t s3_4800">enforcement. </span>
<span id="td_4800" class="t s3_4800">63:20 </span><span id="te_4800" class="t s3_4800">Reserved </span>
<span id="tf_4800" class="t s3_4800">C97H </span><span id="tg_4800" class="t s3_4800">3223 </span><span id="th_4800" class="t s3_4800">IA32_L3_QOS_MASK_7 </span><span id="ti_4800" class="t s3_4800">Package </span><span id="tj_4800" class="t s3_4800">L3 Class Of Service Mask - COS 7 (R/W) </span>
<span id="tk_4800" class="t s3_4800">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=7. </span>
<span id="tl_4800" class="t s3_4800">0:19 </span><span id="tm_4800" class="t s3_4800">CBM: Bit vector of available L3 ways for COS 7 </span>
<span id="tn_4800" class="t s3_4800">enforcement. </span>
<span id="to_4800" class="t s3_4800">63:20 </span><span id="tp_4800" class="t s3_4800">Reserved </span>
<span id="tq_4800" class="t s3_4800">C98H </span><span id="tr_4800" class="t s3_4800">3224 </span><span id="ts_4800" class="t s3_4800">IA32_L3_QOS_MASK_8 </span><span id="tt_4800" class="t s3_4800">Package </span><span id="tu_4800" class="t s3_4800">L3 Class Of Service Mask - COS 8 (R/W) </span>
<span id="tv_4800" class="t s3_4800">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=8. </span>
<span id="tw_4800" class="t s3_4800">0:19 </span><span id="tx_4800" class="t s3_4800">CBM: Bit vector of available L3 ways for COS 8 </span>
<span id="ty_4800" class="t s3_4800">enforcement. </span>
<span id="tz_4800" class="t s3_4800">63:20 </span><span id="t10_4800" class="t s3_4800">Reserved </span>
<span id="t11_4800" class="t s3_4800">C99H </span><span id="t12_4800" class="t s3_4800">3225 </span><span id="t13_4800" class="t s3_4800">IA32_L3_QOS_MASK_9 </span><span id="t14_4800" class="t s3_4800">Package </span><span id="t15_4800" class="t s3_4800">L3 Class Of Service Mask - COS 9 (R/W) </span>
<span id="t16_4800" class="t s3_4800">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=9. </span>
<span id="t17_4800" class="t s3_4800">0:19 </span><span id="t18_4800" class="t s3_4800">CBM: Bit vector of available L3 ways for COS 9 </span>
<span id="t19_4800" class="t s3_4800">enforcement. </span>
<span id="t1a_4800" class="t s3_4800">63:20 </span><span id="t1b_4800" class="t s3_4800">Reserved </span>
<span id="t1c_4800" class="t s3_4800">C9AH </span><span id="t1d_4800" class="t s3_4800">3226 </span><span id="t1e_4800" class="t s3_4800">IA32_L3_QOS_MASK_10 </span><span id="t1f_4800" class="t s3_4800">Package </span><span id="t1g_4800" class="t s3_4800">L3 Class Of Service Mask - COS 10 (R/W) </span>
<span id="t1h_4800" class="t s3_4800">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=10. </span>
<span id="t1i_4800" class="t s3_4800">0:19 </span><span id="t1j_4800" class="t s3_4800">CBM: Bit vector of available L3 ways for COS 10 </span>
<span id="t1k_4800" class="t s3_4800">enforcement. </span>
<span id="t1l_4800" class="t s3_4800">63:20 </span><span id="t1m_4800" class="t s3_4800">Reserved </span>
<span id="t1n_4800" class="t s3_4800">C9BH </span><span id="t1o_4800" class="t s3_4800">3227 </span><span id="t1p_4800" class="t s3_4800">IA32_L3_QOS_MASK_11 </span><span id="t1q_4800" class="t s3_4800">Package </span><span id="t1r_4800" class="t s3_4800">L3 Class Of Service Mask - COS 11 (R/W) </span>
<span id="t1s_4800" class="t s3_4800">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=11. </span>
<span id="t1t_4800" class="t s3_4800">0:19 </span><span id="t1u_4800" class="t s3_4800">CBM: Bit vector of available L3 ways for COS 11 </span>
<span id="t1v_4800" class="t s3_4800">enforcement. </span>
<span id="t1w_4800" class="t s3_4800">63:20 </span><span id="t1x_4800" class="t s3_4800">Reserved </span>
<span id="t1y_4800" class="t s3_4800">C9CH </span><span id="t1z_4800" class="t s3_4800">3228 </span><span id="t20_4800" class="t s3_4800">IA32_L3_QOS_MASK_12 </span><span id="t21_4800" class="t s3_4800">Package </span><span id="t22_4800" class="t s3_4800">L3 Class Of Service Mask - COS 12 (R/W) </span>
<span id="t23_4800" class="t s3_4800">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=12. </span>
<span id="t24_4800" class="t s3_4800">0:19 </span><span id="t25_4800" class="t s3_4800">CBM: Bit vector of available L3 ways for COS 12 </span>
<span id="t26_4800" class="t s3_4800">enforcement. </span>
<span id="t27_4800" class="t s3_4800">63:20 </span><span id="t28_4800" class="t s3_4800">Reserved </span>
<span id="t29_4800" class="t s3_4800">C9DH </span><span id="t2a_4800" class="t s3_4800">3229 </span><span id="t2b_4800" class="t s3_4800">IA32_L3_QOS_MASK_13 </span><span id="t2c_4800" class="t s3_4800">Package </span><span id="t2d_4800" class="t s3_4800">L3 Class Of Service Mask - COS 13 (R/W) </span>
<span id="t2e_4800" class="t s3_4800">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=13. </span>
<span id="t2f_4800" class="t s3_4800">0:19 </span><span id="t2g_4800" class="t s3_4800">CBM: Bit vector of available L3 ways for COS 13 </span>
<span id="t2h_4800" class="t s3_4800">enforcement. </span>
<span id="t2i_4800" class="t s3_4800">63:20 </span><span id="t2j_4800" class="t s3_4800">Reserved </span>
<span id="t2k_4800" class="t s4_4800">Table 2-36. </span><span id="t2l_4800" class="t s4_4800">Additional MSRs Common to the Intel® Xeon® Processor D and the Intel® Xeon® Processor E5 v4 Family </span>
<span id="t2m_4800" class="t s4_4800">Based on Broadwell Microarchitecture </span><span id="t2n_4800" class="t s4_4800">(Contd.) </span>
<span id="t2o_4800" class="t s5_4800">Register </span>
<span id="t2p_4800" class="t s5_4800">Address </span><span id="t2q_4800" class="t s5_4800">Register Name / Bit Fields </span><span id="t2r_4800" class="t s5_4800">Scope </span><span id="t2s_4800" class="t s5_4800">Bit Description </span>
<span id="t2t_4800" class="t s5_4800">Hex </span><span id="t2u_4800" class="t s5_4800">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
