# Reading pref.tcl
# do roulette_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputBufferControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:28:39 on May 20,2025
# vcom -reportprogress 300 -93 -work work C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputBufferControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBufferControl
# -- Compiling architecture behavioral of OutputBufferControl
# End time: 10:28:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:28:39 on May 20,2025
# vcom -reportprogress 300 -93 -work work C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputRegister
# -- Compiling architecture behavioral of OutputRegister
# End time: 10:28:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputBuffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:28:39 on May 20,2025
# vcom -reportprogress 300 -93 -work work C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/KEYBOARD_READER/OUTPUT_BUFFER/OutputBuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer
# -- Compiling architecture structural of OutputBuffer
# End time: 10:28:39 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/OutputBuffer_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:28:54 on May 20,2025
# vcom -reportprogress 300 -work work C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/OutputBuffer_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBuffer_tb
# -- Compiling architecture behavioral of OutputBuffer_tb
# End time: 10:28:54 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/OutputBufferControl_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:28:54 on May 20,2025
# vcom -reportprogress 300 -work work C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/OutputBufferControl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputBufferControl_tb
# -- Compiling architecture behavioral of OutputBufferControl_tb
# End time: 10:28:54 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/OutputRegister_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:28:54 on May 20,2025
# vcom -reportprogress 300 -work work C:/Isel/2Semestre/LIC/SEM2.LIC.PROJ.ROULETTE/.hardware/.testbench/OutputRegister_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OutputRegister_tb
# -- Compiling architecture behavioral of OutputRegister_tb
# End time: 10:28:54 on May 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.outputbuffer_tb
# vsim work.outputbuffer_tb 
# Start time: 10:28:59 on May 20,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.outputbuffer_tb(behavioral)
# Loading work.outputbuffer(structural)
# Loading work.outputbuffercontrol(behavioral)
# Loading work.outputregister(behavioral)
add wave -position insertpoint sim:/outputbuffer_tb/*
run
run
run
run
run
run
run
vsim work.outputregister_tb
# End time: 10:29:20 on May 20,2025, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim work.outputregister_tb 
# Start time: 10:29:20 on May 20,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.outputregister_tb(behavioral)
# Loading work.outputregister(behavioral)
vsim work.outputregister_tb
# End time: 10:29:35 on May 20,2025, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
# vsim work.outputregister_tb 
# Start time: 10:29:35 on May 20,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.outputregister_tb(behavioral)
# Loading work.outputregister(behavioral)
add wave -position insertpoint sim:/outputregister_tb/*
run
run
run
run
vsim work.outputbuffer_tb
# End time: 10:29:58 on May 20,2025, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim work.outputbuffer_tb 
# Start time: 10:29:58 on May 20,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.outputbuffer_tb(behavioral)
# Loading work.outputbuffer(structural)
# Loading work.outputbuffercontrol(behavioral)
# Loading work.outputregister(behavioral)
add wave -position insertpoint sim:/outputbuffer_tb/*
run
run
run
run
# End time: 10:31:03 on May 20,2025, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
