# Chapter 4.4: 8086 Addressing Modes

## ğŸ“š Chapter Overview

Addressing modes determine how operands are specified in instructions. The 8086 has a rich set of addressing modes that provide flexibility in accessing registers, immediate data, and memory locations.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Identify all 8086 addressing modes
- Calculate effective addresses
- Choose appropriate addressing modes for different tasks
- Understand addressing mode encoding
- Apply addressing modes in programming

---

## 1. Addressing Mode Categories

### 1.1 Overview

```
8086 ADDRESSING MODES:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   REGISTER ADDRESSING                                           â”‚
â”‚   â€¢ Operand is in a register                                    â”‚
â”‚   â€¢ Example: MOV AX, BX                                         â”‚
â”‚                                                                  â”‚
â”‚   IMMEDIATE ADDRESSING                                          â”‚
â”‚   â€¢ Operand is part of instruction                              â”‚
â”‚   â€¢ Example: MOV AX, 1234H                                      â”‚
â”‚                                                                  â”‚
â”‚   MEMORY ADDRESSING                                              â”‚
â”‚   â€¢ Operand is in memory                                        â”‚
â”‚   â€¢ Multiple sub-modes for different access patterns            â”‚
â”‚                                                                  â”‚
â”‚      â”œâ”€â”€ Direct Addressing                                      â”‚
â”‚      â”‚      MOV AX, [1234H]                                     â”‚
â”‚      â”‚                                                          â”‚
â”‚      â”œâ”€â”€ Register Indirect                                      â”‚
â”‚      â”‚      MOV AX, [BX]                                        â”‚
â”‚      â”‚                                                          â”‚
â”‚      â”œâ”€â”€ Based Addressing                                       â”‚
â”‚      â”‚      MOV AX, [BX+10H]                                    â”‚
â”‚      â”‚                                                          â”‚
â”‚      â”œâ”€â”€ Indexed Addressing                                     â”‚
â”‚      â”‚      MOV AX, [SI+10H]                                    â”‚
â”‚      â”‚                                                          â”‚
â”‚      â””â”€â”€ Based-Indexed Addressing                               â”‚
â”‚             MOV AX, [BX+SI]                                     â”‚
â”‚             MOV AX, [BX+SI+10H]                                 â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. Register Addressing

```
REGISTER ADDRESSING MODE:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Both operands are registers                                   â”‚
â”‚                                                                  â”‚
â”‚   SYNTAX:    instruction reg, reg                               â”‚
â”‚                                                                  â”‚
â”‚   EXAMPLES:                                                      â”‚
â”‚   MOV AX, BX      ; AX â† BX (16-bit)                            â”‚
â”‚   MOV AL, BL      ; AL â† BL (8-bit)                             â”‚
â”‚   ADD CX, DX      ; CX â† CX + DX                                â”‚
â”‚   XCHG AX, BX     ; Exchange AX and BX                          â”‚
â”‚                                                                  â”‚
â”‚   CHARACTERISTICS:                                               â”‚
â”‚   â€¢ Fastest addressing mode                                     â”‚
â”‚   â€¢ No memory access needed                                     â”‚
â”‚   â€¢ Smallest instruction size                                   â”‚
â”‚   â€¢ Both 8-bit and 16-bit registers allowed                    â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

REGISTER ENCODING:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                 â”‚
â”‚   16-bit Registers:         8-bit Registers:                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚
â”‚   â”‚ Code â”‚Registerâ”‚         â”‚ Code â”‚Registerâ”‚                  â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¤         â”œâ”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¤                  â”‚
â”‚   â”‚ 000  â”‚   AX   â”‚         â”‚ 000  â”‚   AL   â”‚                  â”‚
â”‚   â”‚ 001  â”‚   CX   â”‚         â”‚ 001  â”‚   CL   â”‚                  â”‚
â”‚   â”‚ 010  â”‚   DX   â”‚         â”‚ 010  â”‚   DL   â”‚                  â”‚
â”‚   â”‚ 011  â”‚   BX   â”‚         â”‚ 011  â”‚   BL   â”‚                  â”‚
â”‚   â”‚ 100  â”‚   SP   â”‚         â”‚ 100  â”‚   AH   â”‚                  â”‚
â”‚   â”‚ 101  â”‚   BP   â”‚         â”‚ 101  â”‚   CH   â”‚                  â”‚
â”‚   â”‚ 110  â”‚   SI   â”‚         â”‚ 110  â”‚   DH   â”‚                  â”‚
â”‚   â”‚ 111  â”‚   DI   â”‚         â”‚ 111  â”‚   BH   â”‚                  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚                                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3. Immediate Addressing

```
IMMEDIATE ADDRESSING MODE:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Operand is a constant value embedded in instruction           â”‚
â”‚                                                                  â”‚
â”‚   SYNTAX:    instruction reg, immediate                         â”‚
â”‚              instruction mem, immediate                         â”‚
â”‚                                                                  â”‚
â”‚   EXAMPLES:                                                      â”‚
â”‚   MOV AX, 1234H     ; AX â† 1234H                                â”‚
â”‚   MOV AL, 56H       ; AL â† 56H                                  â”‚
â”‚   ADD BX, 100       ; BX â† BX + 100                             â”‚
â”‚   CMP CX, 0         ; Compare CX with 0                         â”‚
â”‚   MOV [2000H], 55H  ; Memory â† 55H                              â”‚
â”‚                                                                  â”‚
â”‚   CHARACTERISTICS:                                               â”‚
â”‚   â€¢ Data is part of instruction                                 â”‚
â”‚   â€¢ Cannot be destination                                       â”‚
â”‚   â€¢ Increases instruction size                                  â”‚
â”‚   â€¢ Good for constants and initialization                       â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

INSTRUCTION ENCODING EXAMPLE:

MOV AX, 1234H:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                 â”‚
â”‚   B8 34 12                                                     â”‚
â”‚   â†‘  â†‘  â†‘                                                      â”‚
â”‚   â”‚  â”‚  â””â”€â”€ High byte of immediate (12H)                       â”‚
â”‚   â”‚  â””â”€â”€â”€â”€â”€ Low byte of immediate (34H)                        â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€ Opcode (MOV AX, imm16)                             â”‚
â”‚                                                                 â”‚
â”‚   Note: Little endian - low byte first in memory               â”‚
â”‚                                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. Direct Addressing

```
DIRECT ADDRESSING MODE:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Memory address is directly specified in instruction           â”‚
â”‚                                                                  â”‚
â”‚   SYNTAX:    instruction reg, [address]                         â”‚
â”‚              instruction [address], reg                         â”‚
â”‚                                                                  â”‚
â”‚   EXAMPLES:                                                      â”‚
â”‚   MOV AX, [1234H]     ; AX â† DS:[1234H]                         â”‚
â”‚   MOV [2000H], BX     ; DS:[2000H] â† BX                         â”‚
â”‚   ADD AL, [5000H]     ; AL â† AL + DS:[5000H]                    â”‚
â”‚                                                                  â”‚
â”‚   EFFECTIVE ADDRESS = Displacement (direct value)               â”‚
â”‚   PHYSICAL ADDRESS = DS Ã— 16 + Displacement                     â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

VISUALIZATION:

    Instruction: MOV AX, [1234H]
    
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   MOV AX, [1234H]    â”‚  Instruction in memory
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              â”‚
              â”‚  Address = 1234H (from instruction)
              â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚                     MEMORY                       â”‚
    â”‚                                                 â”‚
    â”‚    Address    Content                           â”‚
    â”‚    1233H      xx                                â”‚
    â”‚    1234H      78  â†â”€â”€ Low byte of word         â”‚
    â”‚    1235H      56  â†â”€â”€ High byte of word        â”‚
    â”‚    1236H      xx                                â”‚
    â”‚                                                 â”‚
    â”‚    Result: AX = 5678H                          â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

USING LABELS:

DATA_SEGMENT SEGMENT
    MYDATA DW 1234H     ; Define word at MYDATA
DATA_SEGMENT ENDS

CODE_SEGMENT SEGMENT
    MOV AX, MYDATA      ; Same as MOV AX, [offset of MYDATA]
    MOV AX, [MYDATA]    ; Explicit bracket notation
CODE_SEGMENT ENDS
```

---

## 5. Register Indirect Addressing

```
REGISTER INDIRECT ADDRESSING:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Address is in a register (BX, SI, DI, or BP)                  â”‚
â”‚                                                                  â”‚
â”‚   SYNTAX:    instruction reg, [base_reg]                        â”‚
â”‚                                                                  â”‚
â”‚   ALLOWED REGISTERS:                                             â”‚
â”‚   â€¢ [BX]  - Base register, default segment DS                   â”‚
â”‚   â€¢ [SI]  - Source index, default segment DS                    â”‚
â”‚   â€¢ [DI]  - Destination index, default segment DS               â”‚
â”‚   â€¢ [BP]  - Base pointer, default segment SS                    â”‚
â”‚                                                                  â”‚
â”‚   NOT ALLOWED: [AX], [CX], [DX], [SP]                           â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

EXAMPLES:

; Using BX
MOV BX, 1000H       ; BX = 1000H (pointer)
MOV AX, [BX]        ; AX â† word at DS:1000H

; Using SI
MOV SI, 2000H       ; SI = 2000H
MOV AL, [SI]        ; AL â† byte at DS:2000H

; Using DI  
MOV DI, 3000H       ; DI = 3000H
MOV [DI], CX        ; Word at DS:3000H â† CX

; Using BP (defaults to SS)
MOV BP, SP          ; BP = stack pointer
MOV AX, [BP]        ; AX â† word at SS:BP


VISUALIZATION:

    MOV AX, [BX]    where BX = 2000H
    
         BX
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  2000H  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
                             â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚               MEMORY                       â”‚
    â”‚    2000H: â”‚ 34 â”‚ 12 â”‚                     â”‚
    â”‚           â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜                     â”‚
    â”‚            Low  High                      â”‚
    â”‚                                           â”‚
    â”‚    Result: AX = 1234H                    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6. Based Addressing

```
BASED ADDRESSING MODE:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Address = Base Register + Displacement                        â”‚
â”‚                                                                  â”‚
â”‚   SYNTAX:    instruction reg, [base + disp]                     â”‚
â”‚              instruction reg, [base].disp                       â”‚
â”‚              instruction reg, disp[base]                        â”‚
â”‚                                                                  â”‚
â”‚   BASE REGISTERS: BX (default DS), BP (default SS)              â”‚
â”‚                                                                  â”‚
â”‚   EXAMPLES:                                                      â”‚
â”‚   MOV AX, [BX+10H]      ; AX â† DS:[BX+10H]                      â”‚
â”‚   MOV AX, [BP+4]        ; AX â† SS:[BP+4]                        â”‚
â”‚   MOV AX, 10H[BX]       ; Same as [BX+10H]                      â”‚
â”‚   MOV AX, [BX].FIELD    ; Structure field access                â”‚
â”‚                                                                  â”‚
â”‚   EFFECTIVE ADDRESS = Base Register + Displacement              â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

USE CASE: STRUCTURE ACCESS

; Define a structure
STUDENT STRUC
    ID      DW ?        ; Offset 0
    AGE     DB ?        ; Offset 2
    GRADE   DB ?        ; Offset 3
    NAME    DB 20 DUP(?); Offset 4
STUDENT ENDS

; Access structure fields
MOV BX, OFFSET STUDENT1     ; BX points to structure
MOV AX, [BX+0]              ; AX = ID
MOV AL, [BX+2]              ; AL = AGE
MOV AL, [BX+3]              ; AL = GRADE


VISUALIZATION:

    MOV AX, [BX+10H]    where BX = 2000H
    
         BX
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  2000H  â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
         + 10H (displacement)
         â”‚
         = 2010H (effective address)
              â”‚
              â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚               MEMORY                       â”‚
    â”‚    2010H: â”‚ 78 â”‚ 56 â”‚                     â”‚
    â”‚           â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜                     â”‚
    â”‚                                           â”‚
    â”‚    Result: AX = 5678H                    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7. Indexed Addressing

```
INDEXED ADDRESSING MODE:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Address = Index Register + Displacement                       â”‚
â”‚                                                                  â”‚
â”‚   SYNTAX:    instruction reg, [index + disp]                    â”‚
â”‚              instruction reg, disp[index]                       â”‚
â”‚                                                                  â”‚
â”‚   INDEX REGISTERS: SI, DI (default segment DS)                  â”‚
â”‚                                                                  â”‚
â”‚   EXAMPLES:                                                      â”‚
â”‚   MOV AX, [SI+10H]      ; AX â† DS:[SI+10H]                      â”‚
â”‚   MOV AX, [DI+20H]      ; AX â† DS:[DI+20H]                      â”‚
â”‚   MOV AX, ARRAY[SI]     ; AX â† DS:[ARRAY+SI]                    â”‚
â”‚   MOV AX, TABLE[DI]     ; AX â† DS:[TABLE+DI]                    â”‚
â”‚                                                                  â”‚
â”‚   EFFECTIVE ADDRESS = Index Register + Displacement             â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

USE CASE: ARRAY ACCESS

ARRAY DW 10, 20, 30, 40, 50    ; Array of 5 words

; Access ARRAY[2] (third element)
MOV SI, 4               ; Index = 2 Ã— 2 (word size)
MOV AX, ARRAY[SI]       ; AX = 30

; Loop through array
MOV SI, 0               ; Start at index 0
MOV CX, 5               ; 5 elements
LOOP_START:
    MOV AX, ARRAY[SI]   ; Get element
    ; Process AX...
    ADD SI, 2           ; Next word (SI += 2)
    LOOP LOOP_START


VISUALIZATION:

    MOV AX, ARRAY[SI]   where SI = 4, ARRAY at 2000H
    
    ARRAY offset = 2000H
         SI
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚    4    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
    2000H + 4 = 2004H
              â”‚
              â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚               MEMORY                               â”‚
    â”‚    2000H: â”‚ 0A 00 â”‚ 14 00 â”‚ 1E 00 â”‚ 28 00 â”‚ ...  â”‚
    â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
    â”‚           ARRAY[0] ARRAY[1] ARRAY[2] ARRAY[3]    â”‚
    â”‚             10       20       30       40        â”‚
    â”‚                       â†‘                          â”‚
    â”‚                    SI=4 points here              â”‚
    â”‚                                                  â”‚
    â”‚    Result: AX = 001EH = 30                      â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8. Based-Indexed Addressing

### 8.1 Without Displacement

```
BASED-INDEXED ADDRESSING (No Displacement):

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Address = Base Register + Index Register                      â”‚
â”‚                                                                  â”‚
â”‚   SYNTAX:    instruction reg, [base + index]                    â”‚
â”‚                                                                  â”‚
â”‚   COMBINATIONS:                                                  â”‚
â”‚   â€¢ [BX + SI]  - Default segment DS                             â”‚
â”‚   â€¢ [BX + DI]  - Default segment DS                             â”‚
â”‚   â€¢ [BP + SI]  - Default segment SS                             â”‚
â”‚   â€¢ [BP + DI]  - Default segment SS                             â”‚
â”‚                                                                  â”‚
â”‚   NOT ALLOWED: [BX+BP], [SI+DI]                                 â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

EXAMPLES:

MOV AX, [BX+SI]     ; AX â† DS:[BX+SI]
MOV AX, [BX+DI]     ; AX â† DS:[BX+DI]
MOV AX, [BP+SI]     ; AX â† SS:[BP+SI]
MOV AX, [BP+DI]     ; AX â† SS:[BP+DI]


USE CASE: 2D ARRAY ACCESS

; Access MATRIX[row][col]
; Row major order: element at rowÃ—COLS + col

MATRIX DW 100 DUP(?)    ; 10Ã—10 matrix of words
COLS EQU 10

; Access MATRIX[3][5]
MOV BX, 3 * COLS * 2    ; BX = row Ã— columns Ã— 2 (word size)
MOV SI, 5 * 2           ; SI = column Ã— 2
MOV AX, MATRIX[BX+SI]   ; AX = MATRIX[3][5]

; Or using based-indexed:
MOV AX, [BX+SI]         ; After setting up BX and SI
```

### 8.2 With Displacement

```
BASED-INDEXED WITH DISPLACEMENT:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Address = Base + Index + Displacement                         â”‚
â”‚                                                                  â”‚
â”‚   SYNTAX:    instruction reg, [base + index + disp]             â”‚
â”‚              instruction reg, disp[base + index]                â”‚
â”‚              instruction reg, disp[base][index]                 â”‚
â”‚                                                                  â”‚
â”‚   EXAMPLES:                                                      â”‚
â”‚   MOV AX, [BX+SI+10H]       ; AX â† DS:[BX+SI+10H]               â”‚
â”‚   MOV AX, TABLE[BX+SI]      ; AX â† DS:[TABLE+BX+SI]             â”‚
â”‚   MOV AX, [BP+DI+4]         ; AX â† SS:[BP+DI+4]                 â”‚
â”‚                                                                  â”‚
â”‚   This is the most flexible addressing mode                     â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

USE CASE: STRUCTURE ARRAY

EMPLOYEE STRUC
    ID      DW ?        ; Offset 0
    SALARY  DD ?        ; Offset 2
    NAME    DB 20 DUP(?); Offset 6
EMPLOYEE ENDS

EMPLOYEES EMPLOYEE 100 DUP(<>)  ; Array of 100 employees

; Access EMPLOYEES[i].SALARY
; Displacement = offset of SALARY in structure = 2
; BX = base of array
; SI = i Ã— size of EMPLOYEE

MOV BX, OFFSET EMPLOYEES
MOV SI, 26 * 5          ; 5th employee (index 5, size 26)
MOV AX, [BX+SI+2]       ; Low word of SALARY
MOV DX, [BX+SI+4]       ; High word of SALARY


VISUALIZATION:

    MOV AX, [BX+SI+10H]   where BX=1000H, SI=0200H
    
         BX         SI        Disp
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚  1000H  â”‚â”‚  0200H  â”‚â”‚   10H   â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚          â”‚          â”‚
         â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
              â”‚          â”‚
              = 1210H (effective address)
                   â”‚
                   â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚               MEMORY                       â”‚
    â”‚    1210H: â”‚ AB â”‚ CD â”‚                     â”‚
    â”‚           â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜                     â”‚
    â”‚                                           â”‚
    â”‚    Result: AX = CDABH                    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 9. Effective Address Summary

### 9.1 All Addressing Modes Table

```
EFFECTIVE ADDRESS CALCULATION:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Addressing Mode          â”‚  Effective Address    â”‚  Default  â”‚  Example   â”‚
â”‚                           â”‚  Formula              â”‚  Segment  â”‚            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Register                 â”‚  N/A (register)       â”‚  N/A      â”‚ MOV AX,BX  â”‚
â”‚  Immediate                â”‚  N/A (in instruction) â”‚  N/A      â”‚ MOV AX,5   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Direct                   â”‚  Displacement         â”‚  DS       â”‚ [1234H]    â”‚
â”‚  Register Indirect        â”‚  [BX|SI|DI]          â”‚  DS       â”‚ [BX]       â”‚
â”‚                           â”‚  [BP]                 â”‚  SS       â”‚ [BP]       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Based                    â”‚  [BX] + disp          â”‚  DS       â”‚ [BX+4]     â”‚
â”‚                           â”‚  [BP] + disp          â”‚  SS       â”‚ [BP+4]     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Indexed                  â”‚  [SI] + disp          â”‚  DS       â”‚ [SI+4]     â”‚
â”‚                           â”‚  [DI] + disp          â”‚  DS       â”‚ [DI+4]     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Based-Indexed            â”‚  [BX+SI]              â”‚  DS       â”‚ [BX+SI]    â”‚
â”‚                           â”‚  [BX+DI]              â”‚  DS       â”‚ [BX+DI]    â”‚
â”‚                           â”‚  [BP+SI]              â”‚  SS       â”‚ [BP+SI]    â”‚
â”‚                           â”‚  [BP+DI]              â”‚  SS       â”‚ [BP+DI]    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Based-Indexed + Disp     â”‚  [BX+SI] + disp       â”‚  DS       â”‚ [BX+SI+4]  â”‚
â”‚                           â”‚  [BX+DI] + disp       â”‚  DS       â”‚ [BX+DI+4]  â”‚
â”‚                           â”‚  [BP+SI] + disp       â”‚  SS       â”‚ [BP+SI+4]  â”‚
â”‚                           â”‚  [BP+DI] + disp       â”‚  SS       â”‚ [BP+DI+4]  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 9.2 Valid Combinations Diagram

```
VALID ADDRESSING MODE COMBINATIONS:

Effective Address = [Base] + [Index] + [Displacement]

                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚            EFFECTIVE ADDRESS                â”‚
                    â”‚                                             â”‚
                    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
                    â”‚   â”‚         BASE (optional)             â”‚   â”‚
                    â”‚   â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚   â”‚
                    â”‚   â”‚    â”‚   BX   â”‚ OR â”‚   BP   â”‚         â”‚   â”‚
                    â”‚   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚   â”‚
                    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
                    â”‚                  â”‚                          â”‚
                    â”‚                  +                          â”‚
                    â”‚                  â”‚                          â”‚
                    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
                    â”‚   â”‚         INDEX (optional)            â”‚   â”‚
                    â”‚   â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚   â”‚
                    â”‚   â”‚    â”‚   SI   â”‚ OR â”‚   DI   â”‚         â”‚   â”‚
                    â”‚   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚   â”‚
                    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
                    â”‚                  â”‚                          â”‚
                    â”‚                  +                          â”‚
                    â”‚                  â”‚                          â”‚
                    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
                    â”‚   â”‚      DISPLACEMENT (optional)        â”‚   â”‚
                    â”‚   â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚   â”‚
                    â”‚   â”‚    â”‚  8-bit or 16-bit value   â”‚     â”‚   â”‚
                    â”‚   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚   â”‚
                    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
                    â”‚                                             â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

RULES:
â€¢ At least one component must be present for memory access
â€¢ Cannot use [BX + BP] (two base registers)
â€¢ Cannot use [SI + DI] (two index registers)
â€¢ Can use any combination of one base + one index + displacement
```

---

## ğŸ“‹ Summary Table

| Mode | Example | Effective Address | Use Case |
|------|---------|-------------------|----------|
| Register | MOV AX, BX | N/A | Fast data transfer |
| Immediate | MOV AX, 5 | N/A | Load constants |
| Direct | MOV AX, [1000H] | 1000H | Access fixed locations |
| Reg Indirect | MOV AX, [BX] | BX | Pointer dereference |
| Based | MOV AX, [BX+4] | BX+4 | Structure fields |
| Indexed | MOV AX, [SI+4] | SI+4 | Array elements |
| Based-Indexed | MOV AX, [BX+SI] | BX+SI | 2D arrays |
| Based-Indexed+Disp | MOV AX, [BX+SI+4] | BX+SI+4 | Structure arrays |

---

## â“ Quick Revision Questions

1. **Which registers can be used for indirect addressing?**
   <details>
   <summary>Show Answer</summary>
   BX, SI, DI (default segment DS) and BP (default segment SS). AX, CX, DX, and SP cannot be used inside brackets for memory addressing.
   </details>

2. **Calculate EA for [BX+SI+10H] if BX=1000H, SI=0200H**
   <details>
   <summary>Show Answer</summary>
   EA = BX + SI + 10H = 1000H + 0200H + 10H = 1210H. Physical address would be DSÃ—16 + 1210H.
   </details>

3. **What is the default segment for [BP+4]?**
   <details>
   <summary>Show Answer</summary>
   SS (Stack Segment). Any addressing mode involving BP defaults to SS because BP is designed for stack frame access. [BX], [SI], [DI] default to DS.
   </details>

4. **Why is [BX+BP] not a valid addressing mode?**
   <details>
   <summary>Show Answer</summary>
   BX and BP are both base registers. The 8086 allows only one base (BX or BP) and one index (SI or DI) in an address. You cannot combine two base registers or two index registers.
   </details>

5. **How would you access the 5th element of a word array at ARRAY?**
   <details>
   <summary>Show Answer</summary>
   MOV SI, 8 (5th element = index 4, Ã—2 for word size = 8), then MOV AX, ARRAY[SI]. Or use MOV AX, [ARRAY+8] for direct addressing.
   </details>

6. **What's the difference between MOV AX, BX and MOV AX, [BX]?**
   <details>
   <summary>Show Answer</summary>
   MOV AX, BX copies the contents of BX into AX (register addressing). MOV AX, [BX] uses BX as a pointer and copies the word at memory address DS:BX into AX (register indirect addressing).
   </details>

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [4.3 Memory Segmentation](03-memory-segmentation.md) | [Unit 4 Index](README.md) | [4.5 Instruction Set](05-instruction-set.md) |

---

*[â† Previous: Memory Segmentation](03-memory-segmentation.md) | [Next: Instruction Set â†’](05-instruction-set.md)*
