`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10/30/2019 01:06:48 PM
// Design Name: 
// Module Name: hls_ip_sim
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module hls_ip_sim();


hls_ip_test_wrapper uut
   (ap_clk_0,
    ap_done_0,
    ap_done_1,
    ap_idle_0,
    ap_idle_1,
    ap_ready_0,
    ap_ready_1,
    ap_rst_0,
    ap_start_0,
    ap_start_1,
    u_1_V_0,
    u_1_V_1,
    u_1_V_ap_vld_0,
    u_2_V_0,
    u_2_V_1,
    u_2_V_ap_vld_0,
    x1_V_0,
    x2_V_0,
    x_d_obs_old_V_ce0_0,
    x_d_obs_old_V_q0_0,
    x_obs_V_address0_0,
    x_obs_V_ce0_0);
endmodule
