-- generated by newgenasym Tue Mar 29 11:58:53 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity SNODISC2 is
    port (    
	DISCRN1:   INOUT  STD_LOGIC;    
	DISCRN2:   INOUT  STD_LOGIC;    
	DISCRN3:   INOUT  STD_LOGIC;    
	DISCRN4:   INOUT  STD_LOGIC;    
	DISCRP1:   INOUT  STD_LOGIC;    
	DISCRP2:   INOUT  STD_LOGIC;    
	DISCRP3:   INOUT  STD_LOGIC;    
	DISCRP4:   INOUT  STD_LOGIC;    
	GNDA1:     IN     STD_LOGIC;    
	GNDA2:     IN     STD_LOGIC;    
	GNDA3:     IN     STD_LOGIC;    
	GNDA4:     IN     STD_LOGIC;    
	GNDD1:     IN     STD_LOGIC;    
	GNDD2:     IN     STD_LOGIC;    
	GNDD3:     IN     STD_LOGIC;    
	GNDD4:     IN     STD_LOGIC;    
	GNDD5:     IN     STD_LOGIC;    
	GNDD6:     IN     STD_LOGIC;    
	INA1:      INOUT  STD_LOGIC;    
	INA2:      INOUT  STD_LOGIC;    
	INA3:      INOUT  STD_LOGIC;    
	INA4:      INOUT  STD_LOGIC;    
	INB1:      INOUT  STD_LOGIC;    
	INB2:      INOUT  STD_LOGIC;    
	INB3:      INOUT  STD_LOGIC;    
	INB4:      INOUT  STD_LOGIC;    
	OUTQHI1:   INOUT  STD_LOGIC;    
	OUTQHI2:   INOUT  STD_LOGIC;    
	OUTQHI3:   INOUT  STD_LOGIC;    
	OUTQHI4:   INOUT  STD_LOGIC;    
	OUTQLO1:   INOUT  STD_LOGIC;    
	OUTQLO2:   INOUT  STD_LOGIC;    
	OUTQLO3:   INOUT  STD_LOGIC;    
	OUTQLO4:   INOUT  STD_LOGIC;    
	PEDN:      INOUT  STD_LOGIC;    
	PEDP:      INOUT  STD_LOGIC;    
	PEN1:      INOUT  STD_LOGIC;    
	PEN2:      INOUT  STD_LOGIC;    
	PEN3:      INOUT  STD_LOGIC;    
	PEN4:      INOUT  STD_LOGIC;    
	QHIREF1:   INOUT  STD_LOGIC;    
	QHIREF2:   INOUT  STD_LOGIC;    
	QHIREF3:   INOUT  STD_LOGIC;    
	QHIREF4:   INOUT  STD_LOGIC;    
	QLOREF1:   INOUT  STD_LOGIC;    
	QLOREF2:   INOUT  STD_LOGIC;    
	QLOREF3:   INOUT  STD_LOGIC;    
	QLOREF4:   INOUT  STD_LOGIC;    
	RESRF:     INOUT  STD_LOGIC;    
	RMPC1:     INOUT  STD_LOGIC;    
	RMPC2:     INOUT  STD_LOGIC;    
	SAMPN1:    INOUT  STD_LOGIC;    
	SAMPN2:    INOUT  STD_LOGIC;    
	SAMPN3:    INOUT  STD_LOGIC;    
	SAMPN4:    INOUT  STD_LOGIC;    
	SAMPP1:    INOUT  STD_LOGIC;    
	SAMPP2:    INOUT  STD_LOGIC;    
	SAMPP3:    INOUT  STD_LOGIC;    
	SAMPP4:    INOUT  STD_LOGIC;    
	SUBA1:     IN     STD_LOGIC;    
	SUBA2:     IN     STD_LOGIC;    
	SUBD1:     IN     STD_LOGIC;    
	SUBD2:     IN     STD_LOGIC;    
	VCCA1:     IN     STD_LOGIC;    
	VCCA2:     IN     STD_LOGIC;    
	VCCA3:     IN     STD_LOGIC;    
	VCCD:      IN     STD_LOGIC;    
	VCHD1:     IN     STD_LOGIC;    
	VCHD2:     IN     STD_LOGIC;    
	VDMP:      IN     STD_LOGIC;    
	VEEA:      IN     STD_LOGIC;    
	VEED1:     IN     STD_LOGIC;    
	VEED2:     IN     STD_LOGIC;    
	VLI:       INOUT  STD_LOGIC;    
	VRES:      INOUT  STD_LOGIC;    
	VSI:       INOUT  STD_LOGIC;    
	VTH1:      INOUT  STD_LOGIC;    
	VTH2:      INOUT  STD_LOGIC;    
	VTH3:      INOUT  STD_LOGIC;    
	VTH4:      INOUT  STD_LOGIC);
end SNODISC2;
