{"title":"vhdl programming by example ' douglas l. perry","uid":5356713,"size":2231116,"categoryP":"other","categoryS":"e_books","magnet":"?xt=urn:btih:b258c096187c25cea4d7f7a2b5d9f77cf994998e&amp;dn=vhdl+programming+by+example+%5C%27+douglas+l.+perry&amp;tr=udp%3A%2F%2Ftracker.openbittorrent.com%3A80&amp;tr=udp%3A%2F%2Fopen.demonii.com%3A1337&amp;tr=udp%3A%2F%2Ftracker.coppersurfer.tk%3A6969&amp;tr=udp%3A%2F%2Fexodus.desync.com%3A6969","seeders":5,"leechers":0,"uploader":"shahalper","files":-1,"time":1265971213,"description":"contents\nchapter 1  - introduction to vhdl\nchapter 2  - behavioral modeling\nchapter 3  - sequential processing\nchapter 4  - data types\nchapter 5  - subprograms and packages\nchapter 6  - predefined attributes\nchapter 7  - configurations\nchapter 8  - advanced topics\nchapter 9  - synthesis\nchapter 10 - vhdl synthesis\nchapter 11 - high level design flow\nchapter 12 - top-level system design\nchapter 13 - cpu: synthesis description\nchapter 14 - cpu: rtl simulation\nchapter 15 - cpu design: synthesis results\nchapter 16 - place and route\nchapter 17 - cpu: vital simulation\nchapter 18 - at speed debugging techniques\nappendix a - standard logic package\nappendix b - vhdl reference tables\nappendix c - reading vhdl bnf\nappendix d - vhdl93 updates\n","torrent":{"xt":"urn:btih:b258c096187c25cea4d7f7a2b5d9f77cf994998e","amp;dn":"vhdl+programming+by+example+%5C%27+douglas+l.+perry","amp;tr":["udp%3A%2F%2Ftracker.openbittorrent.com%3A80","udp%3A%2F%2Fopen.demonii.com%3A1337","udp%3A%2F%2Ftracker.coppersurfer.tk%3A6969","udp%3A%2F%2Fexodus.desync.com%3A6969"],"infoHash":"b258c096187c25cea4d7f7a2b5d9f77cf994998e","infoHashBuffer":{"type":"Buffer","data":[178,88,192,150,24,124,37,206,164,215,247,162,181,217,247,124,249,148,153,142]},"announce":[],"urlList":[]}}