Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec  7 15:28:40 2020
| Host         : ESL3145 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nexys4DdrUserDemo_timing_summary_routed.rpt -pb Nexys4DdrUserDemo_timing_summary_routed.pb -rpx Nexys4DdrUserDemo_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4DdrUserDemo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.916        0.000                      0                  494        0.140        0.000                      0                  494        3.000        0.000                       0                   272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
inst_servo/clock_instance/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_50_clk_wiz_50_1                   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_50_1                 {0.000 5.000}      10.000          100.000         
sys_clk_pin                             {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_100_1                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_100_1                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst_servo/clock_instance/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_50_clk_wiz_50_1                        12.610        0.000                      0                   71        0.267        0.000                      0                   71        9.500        0.000                       0                    57  
  clkfbout_clk_wiz_50_1                                                                                                                                                                   7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_100_clk_wiz_100_1                       4.300        0.000                      0                  413        0.140        0.000                      0                  413        4.500        0.000                       0                   207  
  clkfbout_clk_wiz_100_1                                                                                                                                                                  7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_clk_wiz_100_1  clk_50_clk_wiz_50_1          3.916        0.000                      0                   10        0.282        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst_servo/clock_instance/inst/clk_in1
  To Clock:  inst_servo/clock_instance/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_servo/clock_instance/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_servo/clock_instance/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_50_1
  To Clock:  clk_50_clk_wiz_50_1

Setup :            0  Failing Endpoints,  Worst Slack       12.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.610ns  (required time - arrival time)
  Source:                 inst_servo/pwm_generator.cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 2.941ns (43.499%)  route 3.820ns (56.501%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.809     1.809    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.706     1.708    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     2.226 r  inst_servo/pwm_generator.cur_reg[1]/Q
                         net (fo=2, routed)           0.664     2.891    inst_servo/pwm_generator.cur_reg[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.547 r  inst_servo/cur1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.547    inst_servo/cur1_carry_i_9_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  inst_servo/cur1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.661    inst_servo/cur1_carry_i_8_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  inst_servo/cur1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.775    inst_servo/cur1_carry__0_i_10_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  inst_servo/cur1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.889    inst_servo/cur1_carry__0_i_9_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.223 r  inst_servo/cur1_carry__1_i_9/O[1]
                         net (fo=5, routed)           0.991     5.213    inst_servo/plusOp[18]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.303     5.516 r  inst_servo/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.516    inst_servo/i__carry__1_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.066 r  inst_servo/cur1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.066    inst_servo/cur1_inferred__0/i__carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 f  inst_servo/cur1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.082     7.262    inst_servo/cur1_inferred__0/i__carry__2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.386 r  inst_servo/pwm_generator.cur[0]_i_1/O
                         net (fo=20, routed)          1.083     8.469    inst_servo/cur
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.591    21.594    inst_servo/clk50m
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[10]/C
                         clock pessimism              0.095    21.689    
                         clock uncertainty           -0.086    21.603    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    21.079    inst_servo/pwm_generator.cur_reg[10]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                 12.610    

Slack (MET) :             12.610ns  (required time - arrival time)
  Source:                 inst_servo/pwm_generator.cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 2.941ns (43.499%)  route 3.820ns (56.501%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.809     1.809    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.706     1.708    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     2.226 r  inst_servo/pwm_generator.cur_reg[1]/Q
                         net (fo=2, routed)           0.664     2.891    inst_servo/pwm_generator.cur_reg[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.547 r  inst_servo/cur1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.547    inst_servo/cur1_carry_i_9_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  inst_servo/cur1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.661    inst_servo/cur1_carry_i_8_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  inst_servo/cur1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.775    inst_servo/cur1_carry__0_i_10_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  inst_servo/cur1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.889    inst_servo/cur1_carry__0_i_9_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.223 r  inst_servo/cur1_carry__1_i_9/O[1]
                         net (fo=5, routed)           0.991     5.213    inst_servo/plusOp[18]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.303     5.516 r  inst_servo/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.516    inst_servo/i__carry__1_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.066 r  inst_servo/cur1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.066    inst_servo/cur1_inferred__0/i__carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 f  inst_servo/cur1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.082     7.262    inst_servo/cur1_inferred__0/i__carry__2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.386 r  inst_servo/pwm_generator.cur[0]_i_1/O
                         net (fo=20, routed)          1.083     8.469    inst_servo/cur
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.591    21.594    inst_servo/clk50m
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[11]/C
                         clock pessimism              0.095    21.689    
                         clock uncertainty           -0.086    21.603    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    21.079    inst_servo/pwm_generator.cur_reg[11]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                 12.610    

Slack (MET) :             12.610ns  (required time - arrival time)
  Source:                 inst_servo/pwm_generator.cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 2.941ns (43.499%)  route 3.820ns (56.501%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.809     1.809    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.706     1.708    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     2.226 r  inst_servo/pwm_generator.cur_reg[1]/Q
                         net (fo=2, routed)           0.664     2.891    inst_servo/pwm_generator.cur_reg[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.547 r  inst_servo/cur1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.547    inst_servo/cur1_carry_i_9_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  inst_servo/cur1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.661    inst_servo/cur1_carry_i_8_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  inst_servo/cur1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.775    inst_servo/cur1_carry__0_i_10_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  inst_servo/cur1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.889    inst_servo/cur1_carry__0_i_9_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.223 r  inst_servo/cur1_carry__1_i_9/O[1]
                         net (fo=5, routed)           0.991     5.213    inst_servo/plusOp[18]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.303     5.516 r  inst_servo/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.516    inst_servo/i__carry__1_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.066 r  inst_servo/cur1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.066    inst_servo/cur1_inferred__0/i__carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 f  inst_servo/cur1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.082     7.262    inst_servo/cur1_inferred__0/i__carry__2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.386 r  inst_servo/pwm_generator.cur[0]_i_1/O
                         net (fo=20, routed)          1.083     8.469    inst_servo/cur
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.591    21.594    inst_servo/clk50m
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[8]/C
                         clock pessimism              0.095    21.689    
                         clock uncertainty           -0.086    21.603    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    21.079    inst_servo/pwm_generator.cur_reg[8]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                 12.610    

Slack (MET) :             12.610ns  (required time - arrival time)
  Source:                 inst_servo/pwm_generator.cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 2.941ns (43.499%)  route 3.820ns (56.501%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.809     1.809    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.706     1.708    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     2.226 r  inst_servo/pwm_generator.cur_reg[1]/Q
                         net (fo=2, routed)           0.664     2.891    inst_servo/pwm_generator.cur_reg[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.547 r  inst_servo/cur1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.547    inst_servo/cur1_carry_i_9_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  inst_servo/cur1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.661    inst_servo/cur1_carry_i_8_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  inst_servo/cur1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.775    inst_servo/cur1_carry__0_i_10_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  inst_servo/cur1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.889    inst_servo/cur1_carry__0_i_9_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.223 r  inst_servo/cur1_carry__1_i_9/O[1]
                         net (fo=5, routed)           0.991     5.213    inst_servo/plusOp[18]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.303     5.516 r  inst_servo/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.516    inst_servo/i__carry__1_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.066 r  inst_servo/cur1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.066    inst_servo/cur1_inferred__0/i__carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 f  inst_servo/cur1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.082     7.262    inst_servo/cur1_inferred__0/i__carry__2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.386 r  inst_servo/pwm_generator.cur[0]_i_1/O
                         net (fo=20, routed)          1.083     8.469    inst_servo/cur
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.591    21.594    inst_servo/clk50m
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[9]/C
                         clock pessimism              0.095    21.689    
                         clock uncertainty           -0.086    21.603    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    21.079    inst_servo/pwm_generator.cur_reg[9]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                 12.610    

Slack (MET) :             12.889ns  (required time - arrival time)
  Source:                 inst_servo/pwm_generator.cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.941ns (45.375%)  route 3.541ns (54.625%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.809     1.809    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.706     1.708    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     2.226 r  inst_servo/pwm_generator.cur_reg[1]/Q
                         net (fo=2, routed)           0.664     2.891    inst_servo/pwm_generator.cur_reg[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.547 r  inst_servo/cur1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.547    inst_servo/cur1_carry_i_9_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  inst_servo/cur1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.661    inst_servo/cur1_carry_i_8_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  inst_servo/cur1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.775    inst_servo/cur1_carry__0_i_10_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  inst_servo/cur1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.889    inst_servo/cur1_carry__0_i_9_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.223 r  inst_servo/cur1_carry__1_i_9/O[1]
                         net (fo=5, routed)           0.991     5.213    inst_servo/plusOp[18]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.303     5.516 r  inst_servo/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.516    inst_servo/i__carry__1_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.066 r  inst_servo/cur1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.066    inst_servo/cur1_inferred__0/i__carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 f  inst_servo/cur1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.082     7.262    inst_servo/cur1_inferred__0/i__carry__2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.386 r  inst_servo/pwm_generator.cur[0]_i_1/O
                         net (fo=20, routed)          0.804     8.190    inst_servo/cur
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.591    21.594    inst_servo/clk50m
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[12]/C
                         clock pessimism              0.095    21.689    
                         clock uncertainty           -0.086    21.603    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    21.079    inst_servo/pwm_generator.cur_reg[12]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 12.889    

Slack (MET) :             12.889ns  (required time - arrival time)
  Source:                 inst_servo/pwm_generator.cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.941ns (45.375%)  route 3.541ns (54.625%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.809     1.809    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.706     1.708    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     2.226 r  inst_servo/pwm_generator.cur_reg[1]/Q
                         net (fo=2, routed)           0.664     2.891    inst_servo/pwm_generator.cur_reg[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.547 r  inst_servo/cur1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.547    inst_servo/cur1_carry_i_9_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  inst_servo/cur1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.661    inst_servo/cur1_carry_i_8_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  inst_servo/cur1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.775    inst_servo/cur1_carry__0_i_10_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  inst_servo/cur1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.889    inst_servo/cur1_carry__0_i_9_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.223 r  inst_servo/cur1_carry__1_i_9/O[1]
                         net (fo=5, routed)           0.991     5.213    inst_servo/plusOp[18]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.303     5.516 r  inst_servo/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.516    inst_servo/i__carry__1_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.066 r  inst_servo/cur1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.066    inst_servo/cur1_inferred__0/i__carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 f  inst_servo/cur1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.082     7.262    inst_servo/cur1_inferred__0/i__carry__2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.386 r  inst_servo/pwm_generator.cur[0]_i_1/O
                         net (fo=20, routed)          0.804     8.190    inst_servo/cur
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.591    21.594    inst_servo/clk50m
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[13]/C
                         clock pessimism              0.095    21.689    
                         clock uncertainty           -0.086    21.603    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    21.079    inst_servo/pwm_generator.cur_reg[13]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 12.889    

Slack (MET) :             12.889ns  (required time - arrival time)
  Source:                 inst_servo/pwm_generator.cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.941ns (45.375%)  route 3.541ns (54.625%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.809     1.809    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.706     1.708    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     2.226 r  inst_servo/pwm_generator.cur_reg[1]/Q
                         net (fo=2, routed)           0.664     2.891    inst_servo/pwm_generator.cur_reg[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.547 r  inst_servo/cur1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.547    inst_servo/cur1_carry_i_9_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  inst_servo/cur1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.661    inst_servo/cur1_carry_i_8_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  inst_servo/cur1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.775    inst_servo/cur1_carry__0_i_10_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  inst_servo/cur1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.889    inst_servo/cur1_carry__0_i_9_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.223 r  inst_servo/cur1_carry__1_i_9/O[1]
                         net (fo=5, routed)           0.991     5.213    inst_servo/plusOp[18]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.303     5.516 r  inst_servo/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.516    inst_servo/i__carry__1_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.066 r  inst_servo/cur1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.066    inst_servo/cur1_inferred__0/i__carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 f  inst_servo/cur1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.082     7.262    inst_servo/cur1_inferred__0/i__carry__2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.386 r  inst_servo/pwm_generator.cur[0]_i_1/O
                         net (fo=20, routed)          0.804     8.190    inst_servo/cur
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.591    21.594    inst_servo/clk50m
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[14]/C
                         clock pessimism              0.095    21.689    
                         clock uncertainty           -0.086    21.603    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    21.079    inst_servo/pwm_generator.cur_reg[14]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 12.889    

Slack (MET) :             12.889ns  (required time - arrival time)
  Source:                 inst_servo/pwm_generator.cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.941ns (45.375%)  route 3.541ns (54.625%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.809     1.809    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.706     1.708    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     2.226 r  inst_servo/pwm_generator.cur_reg[1]/Q
                         net (fo=2, routed)           0.664     2.891    inst_servo/pwm_generator.cur_reg[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.547 r  inst_servo/cur1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.547    inst_servo/cur1_carry_i_9_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  inst_servo/cur1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.661    inst_servo/cur1_carry_i_8_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  inst_servo/cur1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.775    inst_servo/cur1_carry__0_i_10_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  inst_servo/cur1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.889    inst_servo/cur1_carry__0_i_9_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.223 r  inst_servo/cur1_carry__1_i_9/O[1]
                         net (fo=5, routed)           0.991     5.213    inst_servo/plusOp[18]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.303     5.516 r  inst_servo/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.516    inst_servo/i__carry__1_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.066 r  inst_servo/cur1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.066    inst_servo/cur1_inferred__0/i__carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 f  inst_servo/cur1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.082     7.262    inst_servo/cur1_inferred__0/i__carry__2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.386 r  inst_servo/pwm_generator.cur[0]_i_1/O
                         net (fo=20, routed)          0.804     8.190    inst_servo/cur
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.591    21.594    inst_servo/clk50m
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[15]/C
                         clock pessimism              0.095    21.689    
                         clock uncertainty           -0.086    21.603    
    SLICE_X2Y80          FDRE (Setup_fdre_C_R)       -0.524    21.079    inst_servo/pwm_generator.cur_reg[15]
  -------------------------------------------------------------------
                         required time                         21.079    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                 12.889    

Slack (MET) :             12.916ns  (required time - arrival time)
  Source:                 inst_servo/mult_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/posicion_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 3.254ns (46.184%)  route 3.792ns (53.816%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.809     1.809    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.705     1.707    inst_servo/clk50m
    SLICE_X0Y76          FDRE                                         r  inst_servo/mult_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     2.163 f  inst_servo/mult_reg[0]/Q
                         net (fo=12, routed)          1.317     3.480    inst_servo/posicion1[5]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.124     3.604 r  inst_servo/posicion1__8_carry_i_2/O
                         net (fo=1, routed)           0.000     3.604    inst_servo/posicion1__8_carry_i_2_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.002 r  inst_servo/posicion1__8_carry/CO[3]
                         net (fo=1, routed)           0.000     4.002    inst_servo/posicion1__8_carry_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.224 r  inst_servo/posicion1__8_carry__0/O[0]
                         net (fo=29, routed)          1.609     5.833    inst_servo/posicion1__8_carry__0_n_7
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.299     6.132 r  inst_servo/posicion1__16_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.132    inst_servo/posicion1__16_carry__1_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.533 r  inst_servo/posicion1__16_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.533    inst_servo/posicion1__16_carry__1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.846 f  inst_servo/posicion1__16_carry__2/O[3]
                         net (fo=1, routed)           0.866     7.712    inst_servo/posicion1[28]
    SLICE_X1Y82          LUT1 (Prop_lut1_I0_O)        0.306     8.018 r  inst_servo/posicion[28]_i_2/O
                         net (fo=1, routed)           0.000     8.018    inst_servo/posicion[28]_i_2_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.419 r  inst_servo/posicion_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.419    inst_servo/posicion_reg[28]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.753 r  inst_servo/posicion_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.753    inst_servo/posicion0[30]
    SLICE_X1Y83          FDRE                                         r  inst_servo/posicion_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.595    21.598    inst_servo/clk50m
    SLICE_X1Y83          FDRE                                         r  inst_servo/posicion_reg[30]/C
                         clock pessimism              0.095    21.693    
                         clock uncertainty           -0.086    21.607    
    SLICE_X1Y83          FDRE (Setup_fdre_C_D)        0.062    21.669    inst_servo/posicion_reg[30]
  -------------------------------------------------------------------
                         required time                         21.669    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                 12.916    

Slack (MET) :             12.919ns  (required time - arrival time)
  Source:                 inst_servo/pwm_generator.cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 2.941ns (45.453%)  route 3.529ns (54.547%))
  Logic Levels:           9  (CARRY4=7 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.809     1.809    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.706     1.708    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     2.226 r  inst_servo/pwm_generator.cur_reg[1]/Q
                         net (fo=2, routed)           0.664     2.891    inst_servo/pwm_generator.cur_reg[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.547 r  inst_servo/cur1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.547    inst_servo/cur1_carry_i_9_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.661 r  inst_servo/cur1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.661    inst_servo/cur1_carry_i_8_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  inst_servo/cur1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.775    inst_servo/cur1_carry__0_i_10_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  inst_servo/cur1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.889    inst_servo/cur1_carry__0_i_9_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.223 r  inst_servo/cur1_carry__1_i_9/O[1]
                         net (fo=5, routed)           0.991     5.213    inst_servo/plusOp[18]
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.303     5.516 r  inst_servo/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     5.516    inst_servo/i__carry__1_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.066 r  inst_servo/cur1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.066    inst_servo/cur1_inferred__0/i__carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 f  inst_servo/cur1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.082     7.262    inst_servo/cur1_inferred__0/i__carry__2_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124     7.386 r  inst_servo/pwm_generator.cur[0]_i_1/O
                         net (fo=20, routed)          0.793     8.179    inst_servo/cur
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.588    21.591    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[0]/C
                         clock pessimism              0.117    21.708    
                         clock uncertainty           -0.086    21.622    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    21.098    inst_servo/pwm_generator.cur_reg[0]
  -------------------------------------------------------------------
                         required time                         21.098    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 12.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_servo/pwm_generator.cur_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.624     0.624    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.593     0.595    inst_servo/clk50m
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     0.759 r  inst_servo/pwm_generator.cur_reg[10]/Q
                         net (fo=2, routed)           0.127     0.885    inst_servo/pwm_generator.cur_reg[10]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.995 r  inst_servo/pwm_generator.cur_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.995    inst_servo/pwm_generator.cur_reg[8]_i_1_n_5
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.864     0.866    inst_servo/clk50m
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[10]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     0.729    inst_servo/pwm_generator.cur_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_servo/pwm_generator.cur_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.624     0.624    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.594     0.596    inst_servo/clk50m
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     0.760 r  inst_servo/pwm_generator.cur_reg[14]/Q
                         net (fo=2, routed)           0.127     0.886    inst_servo/pwm_generator.cur_reg[14]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.996 r  inst_servo/pwm_generator.cur_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.996    inst_servo/pwm_generator.cur_reg[12]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.865     0.867    inst_servo/clk50m
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[14]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     0.730    inst_servo/pwm_generator.cur_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 inst_servo/mult_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/posicion_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.404%)  route 0.197ns (60.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.624     0.624    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.592     0.594    inst_servo/clk50m
    SLICE_X1Y77          FDRE                                         r  inst_servo/mult_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.128     0.722 r  inst_servo/mult_reg[1]/Q
                         net (fo=10, routed)          0.197     0.918    inst_servo/mult_reg_n_0_[1]
    SLICE_X3Y78          FDRE                                         r  inst_servo/posicion_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.863     0.865    inst_servo/clk50m
    SLICE_X3Y78          FDRE                                         r  inst_servo/posicion_reg[4]/C
                         clock pessimism             -0.257     0.608    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.017     0.625    inst_servo/posicion_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 inst_servo/pwm_generator.cur_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.624     0.624    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.593     0.595    inst_servo/clk50m
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     0.759 r  inst_servo/pwm_generator.cur_reg[10]/Q
                         net (fo=2, routed)           0.127     0.885    inst_servo/pwm_generator.cur_reg[10]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.031 r  inst_servo/pwm_generator.cur_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.031    inst_servo/pwm_generator.cur_reg[8]_i_1_n_4
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.864     0.866    inst_servo/clk50m
    SLICE_X2Y79          FDRE                                         r  inst_servo/pwm_generator.cur_reg[11]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     0.729    inst_servo/pwm_generator.cur_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 inst_servo/pwm_generator.cur_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.624     0.624    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.594     0.596    inst_servo/clk50m
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     0.760 r  inst_servo/pwm_generator.cur_reg[14]/Q
                         net (fo=2, routed)           0.127     0.886    inst_servo/pwm_generator.cur_reg[14]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.032 r  inst_servo/pwm_generator.cur_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.032    inst_servo/pwm_generator.cur_reg[12]_i_1_n_4
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.865     0.867    inst_servo/clk50m
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[15]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     0.730    inst_servo/pwm_generator.cur_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 inst_servo/pwm_generator.cur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.275ns (60.357%)  route 0.181ns (39.643%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.624     0.624    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.592     0.594    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  inst_servo/pwm_generator.cur_reg[1]/Q
                         net (fo=2, routed)           0.181     0.938    inst_servo/pwm_generator.cur_reg[1]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.049 r  inst_servo/pwm_generator.cur_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.049    inst_servo/pwm_generator.cur_reg[0]_i_2_n_6
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.862     0.864    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[1]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     0.728    inst_servo/pwm_generator.cur_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 inst_servo/mult_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/posicion_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.424%)  route 0.263ns (58.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.624     0.624    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.590     0.592    inst_servo/clk50m
    SLICE_X0Y76          FDRE                                         r  inst_servo/mult_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.733 f  inst_servo/mult_reg[0]/Q
                         net (fo=12, routed)          0.263     0.996    inst_servo/posicion1[5]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.041 r  inst_servo/posicion[3]_i_1/O
                         net (fo=1, routed)           0.000     1.041    inst_servo/posicion[3]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  inst_servo/posicion_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.859     0.861    inst_servo/clk50m
    SLICE_X5Y77          FDRE                                         r  inst_servo/posicion_reg[3]/C
                         clock pessimism             -0.234     0.627    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.091     0.718    inst_servo/posicion_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 inst_servo/pwm_generator.cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.624     0.624    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.592     0.594    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  inst_servo/pwm_generator.cur_reg[3]/Q
                         net (fo=2, routed)           0.185     0.942    inst_servo/pwm_generator.cur_reg[3]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.051 r  inst_servo/pwm_generator.cur_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.051    inst_servo/pwm_generator.cur_reg[0]_i_2_n_4
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.862     0.864    inst_servo/clk50m
    SLICE_X2Y77          FDRE                                         r  inst_servo/pwm_generator.cur_reg[3]/C
                         clock pessimism             -0.270     0.594    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     0.728    inst_servo/pwm_generator.cur_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 inst_servo/pwm_generator.cur_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.624     0.624    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.594     0.596    inst_servo/clk50m
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     0.760 r  inst_servo/pwm_generator.cur_reg[12]/Q
                         net (fo=2, routed)           0.183     0.942    inst_servo/pwm_generator.cur_reg[12]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.057 r  inst_servo/pwm_generator.cur_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.057    inst_servo/pwm_generator.cur_reg[12]_i_1_n_7
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.865     0.867    inst_servo/clk50m
    SLICE_X2Y80          FDRE                                         r  inst_servo/pwm_generator.cur_reg[12]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     0.730    inst_servo/pwm_generator.cur_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 inst_servo/pwm_generator.cur_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_servo/pwm_generator.cur_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_50_clk_wiz_50_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.624     0.624    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.595     0.597    inst_servo/clk50m
    SLICE_X2Y81          FDRE                                         r  inst_servo/pwm_generator.cur_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     0.761 r  inst_servo/pwm_generator.cur_reg[16]/Q
                         net (fo=2, routed)           0.183     0.943    inst_servo/pwm_generator.cur_reg[16]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.058 r  inst_servo/pwm_generator.cur_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.058    inst_servo/pwm_generator.cur_reg[16]_i_1_n_7
    SLICE_X2Y81          FDRE                                         r  inst_servo/pwm_generator.cur_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.866     0.868    inst_servo/clk50m
    SLICE_X2Y81          FDRE                                         r  inst_servo/pwm_generator.cur_reg[16]/C
                         clock pessimism             -0.271     0.597    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.134     0.731    inst_servo/pwm_generator.cur_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_50_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    inst_servo/clock_instance/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y81      inst_servo/posicion_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y81      inst_servo/posicion_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y81      inst_servo/posicion_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y81      inst_servo/posicion_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y82      inst_servo/posicion_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y82      inst_servo/posicion_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y82      inst_servo/posicion_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y82      inst_servo/posicion_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y77      inst_servo/pwm_generator.cur_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y77      inst_servo/pwm_generator.cur_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y77      inst_servo/pwm_generator.cur_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y76      inst_servo/mult_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y77      inst_servo/mult_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y77      inst_servo/posicion_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y77      inst_servo/posicion_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y77      inst_servo/posicion_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y77      inst_servo/posicion_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y77      inst_servo/posicion_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y81      inst_servo/posicion_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y81      inst_servo/posicion_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y81      inst_servo/posicion_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X1Y81      inst_servo/posicion_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y81      inst_servo/pwm_generator.cur_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y81      inst_servo/pwm_generator.cur_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y81      inst_servo/pwm_generator.cur_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y81      inst_servo/pwm_generator.cur_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y78      inst_servo/pwm_generator.cur_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y78      inst_servo/pwm_generator.cur_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_50_1
  To Clock:  clkfbout_clk_wiz_50_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_50_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_servo/clock_instance/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    inst_servo/clock_instance/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_100_1
  To Clock:  clk_100_clk_wiz_100_1

Setup :            0  Failing Endpoints,  Worst Slack        4.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 inst_lcd_prueba/u1/conta_delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/u1/FSM_sequential_edo_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_100_1 rise@10.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 1.450ns (26.567%)  route 4.008ns (73.433%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 8.572 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.634    -0.906    inst_lcd_prueba/u1/clk_100
    SLICE_X15Y69         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.487 r  inst_lcd_prueba/u1/conta_delay_reg[12]/Q
                         net (fo=5, routed)           0.855     0.368    inst_lcd_prueba/u1/conta_delay[12]
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.327     0.695 f  inst_lcd_prueba/u1/conta_delay[22]_i_21/O
                         net (fo=2, routed)           1.090     1.785    inst_lcd_prueba/u1/conta_delay[22]_i_21_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I0_O)        0.332     2.117 r  inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_32/O
                         net (fo=1, routed)           0.568     2.685    inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_32_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.809 f  inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_18/O
                         net (fo=1, routed)           0.161     2.970    inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_18_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.094 r  inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_4/O
                         net (fo=1, routed)           0.572     3.667    inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_4_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I2_O)        0.124     3.791 r  inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_1/O
                         net (fo=6, routed)           0.762     4.552    inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_1_n_0
    SLICE_X5Y69          FDRE                                         r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.592     8.572    inst_lcd_prueba/u1/clk_100
    SLICE_X5Y69          FDRE                                         r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[4]/C
                         clock pessimism              0.559     9.131    
                         clock uncertainty           -0.074     9.058    
    SLICE_X5Y69          FDRE (Setup_fdre_C_CE)      -0.205     8.853    inst_lcd_prueba/u1/FSM_sequential_edo_reg[4]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 inst_lcd_prueba/u1/conta_delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/u1/FSM_sequential_edo_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_100_1 rise@10.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.450ns (26.571%)  route 4.007ns (73.429%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 8.573 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.634    -0.906    inst_lcd_prueba/u1/clk_100
    SLICE_X15Y69         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.487 r  inst_lcd_prueba/u1/conta_delay_reg[12]/Q
                         net (fo=5, routed)           0.855     0.368    inst_lcd_prueba/u1/conta_delay[12]
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.327     0.695 f  inst_lcd_prueba/u1/conta_delay[22]_i_21/O
                         net (fo=2, routed)           1.090     1.785    inst_lcd_prueba/u1/conta_delay[22]_i_21_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I0_O)        0.332     2.117 r  inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_32/O
                         net (fo=1, routed)           0.568     2.685    inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_32_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I0_O)        0.124     2.809 f  inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_18/O
                         net (fo=1, routed)           0.161     2.970    inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_18_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.124     3.094 r  inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_4/O
                         net (fo=1, routed)           0.572     3.667    inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_4_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I2_O)        0.124     3.791 r  inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_1/O
                         net (fo=6, routed)           0.761     4.551    inst_lcd_prueba/u1/FSM_sequential_edo[5]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.593     8.573    inst_lcd_prueba/u1/clk_100
    SLICE_X4Y68          FDRE                                         r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[3]/C
                         clock pessimism              0.559     9.132    
                         clock uncertainty           -0.074     9.059    
    SLICE_X4Y68          FDRE (Setup_fdre_C_CE)      -0.205     8.854    inst_lcd_prueba/u1/FSM_sequential_edo_reg[3]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/CH8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_100_1 rise@10.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 1.366ns (24.421%)  route 4.228ns (75.579%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.707    -0.833    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  Inst_TempSensorCtl/tempReg_reg[14]/Q
                         net (fo=14, routed)          1.764     1.449    Inst_TempSensorCtl/Q[7]
    SLICE_X1Y75          LUT5 (Prop_lut5_I4_O)        0.150     1.599 r  Inst_TempSensorCtl/CH8[3]_i_10/O
                         net (fo=5, routed)           1.102     2.701    Inst_TempSensorCtl/CH8[3]_i_10_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.326     3.027 r  Inst_TempSensorCtl/CH8[3]_i_7/O
                         net (fo=6, routed)           0.461     3.488    Inst_TempSensorCtl/CH8[3]_i_7_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I1_O)        0.124     3.612 r  Inst_TempSensorCtl/CH8[0]_i_4/O
                         net (fo=2, routed)           0.300     3.912    Inst_TempSensorCtl/CH8[0]_i_4_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.124     4.036 f  Inst_TempSensorCtl/CH8[0]_i_2/O
                         net (fo=3, routed)           0.601     4.637    Inst_TempSensorCtl/CH8[0]_i_2_n_0
    SLICE_X3Y73          LUT3 (Prop_lut3_I0_O)        0.124     4.761 r  Inst_TempSensorCtl/CH8[0]_i_1/O
                         net (fo=1, routed)           0.000     4.761    inst_lcd_prueba/D[0]
    SLICE_X3Y73          FDRE                                         r  inst_lcd_prueba/CH8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.590     8.570    inst_lcd_prueba/clk_100
    SLICE_X3Y73          FDRE                                         r  inst_lcd_prueba/CH8_reg[0]/C
                         clock pessimism              0.559     9.129    
                         clock uncertainty           -0.074     9.056    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.029     9.085    inst_lcd_prueba/CH8_reg[0]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/CH9_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_100_1 rise@10.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.366ns (24.511%)  route 4.207ns (75.489%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.707    -0.833    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  Inst_TempSensorCtl/tempReg_reg[14]/Q
                         net (fo=14, routed)          1.764     1.449    Inst_TempSensorCtl/Q[7]
    SLICE_X1Y75          LUT5 (Prop_lut5_I4_O)        0.150     1.599 r  Inst_TempSensorCtl/CH8[3]_i_10/O
                         net (fo=5, routed)           1.102     2.701    Inst_TempSensorCtl/CH8[3]_i_10_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.326     3.027 r  Inst_TempSensorCtl/CH8[3]_i_7/O
                         net (fo=6, routed)           0.461     3.488    Inst_TempSensorCtl/CH8[3]_i_7_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I1_O)        0.124     3.612 r  Inst_TempSensorCtl/CH8[0]_i_4/O
                         net (fo=2, routed)           0.300     3.912    Inst_TempSensorCtl/CH8[0]_i_4_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.124     4.036 r  Inst_TempSensorCtl/CH8[0]_i_2/O
                         net (fo=3, routed)           0.580     4.616    Inst_TempSensorCtl/CH8[0]_i_2_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.740 r  Inst_TempSensorCtl/CH9[2]_i_1/O
                         net (fo=1, routed)           0.000     4.740    inst_lcd_prueba/CH9_reg[3]_0[2]
    SLICE_X3Y73          FDRE                                         r  inst_lcd_prueba/CH9_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.590     8.570    inst_lcd_prueba/clk_100
    SLICE_X3Y73          FDRE                                         r  inst_lcd_prueba/CH9_reg[2]/C
                         clock pessimism              0.559     9.129    
                         clock uncertainty           -0.074     9.056    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031     9.087    inst_lcd_prueba/CH9_reg[2]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/CH9_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_100_1 rise@10.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 1.360ns (24.340%)  route 4.228ns (75.660%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.707    -0.833    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  Inst_TempSensorCtl/tempReg_reg[14]/Q
                         net (fo=14, routed)          1.764     1.449    Inst_TempSensorCtl/Q[7]
    SLICE_X1Y75          LUT5 (Prop_lut5_I4_O)        0.150     1.599 r  Inst_TempSensorCtl/CH8[3]_i_10/O
                         net (fo=5, routed)           1.102     2.701    Inst_TempSensorCtl/CH8[3]_i_10_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.326     3.027 r  Inst_TempSensorCtl/CH8[3]_i_7/O
                         net (fo=6, routed)           0.461     3.488    Inst_TempSensorCtl/CH8[3]_i_7_n_0
    SLICE_X3Y74          LUT5 (Prop_lut5_I1_O)        0.124     3.612 r  Inst_TempSensorCtl/CH8[0]_i_4/O
                         net (fo=2, routed)           0.300     3.912    Inst_TempSensorCtl/CH8[0]_i_4_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.124     4.036 r  Inst_TempSensorCtl/CH8[0]_i_2/O
                         net (fo=3, routed)           0.601     4.637    Inst_TempSensorCtl/CH8[0]_i_2_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I1_O)        0.118     4.755 r  Inst_TempSensorCtl/CH9[1]_i_1/O
                         net (fo=1, routed)           0.000     4.755    inst_lcd_prueba/CH9_reg[3]_0[1]
    SLICE_X3Y73          FDRE                                         r  inst_lcd_prueba/CH9_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.590     8.570    inst_lcd_prueba/clk_100
    SLICE_X3Y73          FDRE                                         r  inst_lcd_prueba/CH9_reg[1]/C
                         clock pessimism              0.559     9.129    
                         clock uncertainty           -0.074     9.056    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.075     9.131    inst_lcd_prueba/CH9_reg[1]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/u1/conta_delay_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_100_1 rise@10.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.828ns (16.673%)  route 4.138ns (83.327%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.711    -0.829    inst_lcd_prueba/u1/clk_100
    SLICE_X4Y70          FDRE                                         r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/Q
                         net (fo=58, routed)          1.983     1.610    inst_lcd_prueba/u1/edo__0[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.124     1.734 r  inst_lcd_prueba/u1/conta_delay[22]_i_9/O
                         net (fo=1, routed)           0.855     2.589    inst_lcd_prueba/u1/conta_delay[22]_i_9_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I2_O)        0.124     2.713 f  inst_lcd_prueba/u1/conta_delay[22]_i_4/O
                         net (fo=1, routed)           0.425     3.139    inst_lcd_prueba/u1/conta_delay[22]_i_4_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  inst_lcd_prueba/u1/conta_delay[22]_i_1/O
                         net (fo=23, routed)          0.874     4.137    inst_lcd_prueba/u1/conta_delay[22]_i_1_n_0
    SLICE_X15Y71         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.512     8.492    inst_lcd_prueba/u1/clk_100
    SLICE_X15Y71         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[17]/C
                         clock pessimism              0.559     9.051    
                         clock uncertainty           -0.074     8.978    
    SLICE_X15Y71         FDRE (Setup_fdre_C_R)       -0.429     8.549    inst_lcd_prueba/u1/conta_delay_reg[17]
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/u1/conta_delay_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_100_1 rise@10.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.828ns (16.673%)  route 4.138ns (83.327%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.711    -0.829    inst_lcd_prueba/u1/clk_100
    SLICE_X4Y70          FDRE                                         r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/Q
                         net (fo=58, routed)          1.983     1.610    inst_lcd_prueba/u1/edo__0[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.124     1.734 r  inst_lcd_prueba/u1/conta_delay[22]_i_9/O
                         net (fo=1, routed)           0.855     2.589    inst_lcd_prueba/u1/conta_delay[22]_i_9_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I2_O)        0.124     2.713 f  inst_lcd_prueba/u1/conta_delay[22]_i_4/O
                         net (fo=1, routed)           0.425     3.139    inst_lcd_prueba/u1/conta_delay[22]_i_4_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  inst_lcd_prueba/u1/conta_delay[22]_i_1/O
                         net (fo=23, routed)          0.874     4.137    inst_lcd_prueba/u1/conta_delay[22]_i_1_n_0
    SLICE_X15Y71         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.512     8.492    inst_lcd_prueba/u1/clk_100
    SLICE_X15Y71         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[18]/C
                         clock pessimism              0.559     9.051    
                         clock uncertainty           -0.074     8.978    
    SLICE_X15Y71         FDRE (Setup_fdre_C_R)       -0.429     8.549    inst_lcd_prueba/u1/conta_delay_reg[18]
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/u1/conta_delay_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_100_1 rise@10.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.828ns (16.673%)  route 4.138ns (83.327%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.711    -0.829    inst_lcd_prueba/u1/clk_100
    SLICE_X4Y70          FDRE                                         r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/Q
                         net (fo=58, routed)          1.983     1.610    inst_lcd_prueba/u1/edo__0[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.124     1.734 r  inst_lcd_prueba/u1/conta_delay[22]_i_9/O
                         net (fo=1, routed)           0.855     2.589    inst_lcd_prueba/u1/conta_delay[22]_i_9_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I2_O)        0.124     2.713 f  inst_lcd_prueba/u1/conta_delay[22]_i_4/O
                         net (fo=1, routed)           0.425     3.139    inst_lcd_prueba/u1/conta_delay[22]_i_4_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  inst_lcd_prueba/u1/conta_delay[22]_i_1/O
                         net (fo=23, routed)          0.874     4.137    inst_lcd_prueba/u1/conta_delay[22]_i_1_n_0
    SLICE_X15Y71         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.512     8.492    inst_lcd_prueba/u1/clk_100
    SLICE_X15Y71         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[19]/C
                         clock pessimism              0.559     9.051    
                         clock uncertainty           -0.074     8.978    
    SLICE_X15Y71         FDRE (Setup_fdre_C_R)       -0.429     8.549    inst_lcd_prueba/u1/conta_delay_reg[19]
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/u1/conta_delay_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_100_1 rise@10.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.828ns (16.673%)  route 4.138ns (83.327%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.711    -0.829    inst_lcd_prueba/u1/clk_100
    SLICE_X4Y70          FDRE                                         r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/Q
                         net (fo=58, routed)          1.983     1.610    inst_lcd_prueba/u1/edo__0[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.124     1.734 r  inst_lcd_prueba/u1/conta_delay[22]_i_9/O
                         net (fo=1, routed)           0.855     2.589    inst_lcd_prueba/u1/conta_delay[22]_i_9_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I2_O)        0.124     2.713 f  inst_lcd_prueba/u1/conta_delay[22]_i_4/O
                         net (fo=1, routed)           0.425     3.139    inst_lcd_prueba/u1/conta_delay[22]_i_4_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  inst_lcd_prueba/u1/conta_delay[22]_i_1/O
                         net (fo=23, routed)          0.874     4.137    inst_lcd_prueba/u1/conta_delay[22]_i_1_n_0
    SLICE_X15Y71         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.512     8.492    inst_lcd_prueba/u1/clk_100
    SLICE_X15Y71         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[20]/C
                         clock pessimism              0.559     9.051    
                         clock uncertainty           -0.074     8.978    
    SLICE_X15Y71         FDRE (Setup_fdre_C_R)       -0.429     8.549    inst_lcd_prueba/u1/conta_delay_reg[20]
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/u1/conta_delay_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_100_1 rise@10.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.828ns (16.673%)  route 4.138ns (83.327%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.711    -0.829    inst_lcd_prueba/u1/clk_100
    SLICE_X4Y70          FDRE                                         r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  inst_lcd_prueba/u1/FSM_sequential_edo_reg[2]/Q
                         net (fo=58, routed)          1.983     1.610    inst_lcd_prueba/u1/edo__0[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.124     1.734 r  inst_lcd_prueba/u1/conta_delay[22]_i_9/O
                         net (fo=1, routed)           0.855     2.589    inst_lcd_prueba/u1/conta_delay[22]_i_9_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I2_O)        0.124     2.713 f  inst_lcd_prueba/u1/conta_delay[22]_i_4/O
                         net (fo=1, routed)           0.425     3.139    inst_lcd_prueba/u1/conta_delay[22]_i_4_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  inst_lcd_prueba/u1/conta_delay[22]_i_1/O
                         net (fo=23, routed)          0.874     4.137    inst_lcd_prueba/u1/conta_delay[22]_i_1_n_0
    SLICE_X15Y71         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.512     8.492    inst_lcd_prueba/u1/clk_100
    SLICE_X15Y71         FDRE                                         r  inst_lcd_prueba/u1/conta_delay_reg[21]/C
                         clock pessimism              0.559     9.051    
                         clock uncertainty           -0.074     8.978    
    SLICE_X15Y71         FDRE (Setup_fdre_C_R)       -0.429     8.549    inst_lcd_prueba/u1/conta_delay_reg[21]
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  4.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/TemperatureReg.temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/tempReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_100_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.590    -0.574    Inst_TempSensorCtl/clk_100
    SLICE_X7Y75          FDRE                                         r  Inst_TempSensorCtl/TemperatureReg.temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  Inst_TempSensorCtl/TemperatureReg.temp_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.346    Inst_TempSensorCtl/Inst_TWICtl/tempReg_reg[10]
    SLICE_X6Y75          LUT3 (Prop_lut3_I2_O)        0.045    -0.301 r  Inst_TempSensorCtl/Inst_TWICtl/tempReg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    Inst_TempSensorCtl/temp[2]
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.858    -0.815    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[10]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.120    -0.441    Inst_TempSensorCtl/tempReg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_100_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.571    Inst_TempSensorCtl/Inst_TWICtl/clk_100
    SLICE_X7Y78          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.099    -0.332    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X6Y78          LUT6 (Prop_lut6_I3_O)        0.045    -0.287 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    Inst_TempSensorCtl/Inst_TWICtl/sclCnt0[5]
    SLICE_X6Y78          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.862    -0.811    Inst_TempSensorCtl/Inst_TWICtl/clk_100
    SLICE_X6Y78          FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X6Y78          FDSE (Hold_fdse_C_D)         0.121    -0.437    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_lcd_prueba/u1/dir_salto_mem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/u1/dir_mem_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_100_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.591    -0.573    inst_lcd_prueba/u1/clk_100
    SLICE_X5Y73          FDRE                                         r  inst_lcd_prueba/u1/dir_salto_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  inst_lcd_prueba/u1/dir_salto_mem_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.335    inst_lcd_prueba/u1/dir_salto_mem[0]
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.045    -0.290 r  inst_lcd_prueba/u1/dir_mem_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    inst_lcd_prueba/u1/p_0_in[0]
    SLICE_X4Y73          FDRE                                         r  inst_lcd_prueba/u1/dir_mem_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.859    -0.814    inst_lcd_prueba/u1/clk_100
    SLICE_X4Y73          FDRE                                         r  inst_lcd_prueba/u1/dir_mem_s_reg[0]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.091    -0.469    inst_lcd_prueba/u1/dir_mem_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/TemperatureReg.temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_100_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.041%)  route 0.130ns (47.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.591    -0.573    Inst_TempSensorCtl/Inst_TWICtl/clk_100
    SLICE_X7Y76          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/Q
                         net (fo=4, routed)           0.130    -0.302    Inst_TempSensorCtl/dataByte[6]
    SLICE_X7Y77          FDRE                                         r  Inst_TempSensorCtl/TemperatureReg.temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.861    -0.812    Inst_TempSensorCtl/clk_100
    SLICE_X7Y77          FDRE                                         r  Inst_TempSensorCtl/TemperatureReg.temp_reg[6]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.075    -0.483    Inst_TempSensorCtl/TemperatureReg.temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/TemperatureReg.temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/tempReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_100_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.590    -0.574    Inst_TempSensorCtl/clk_100
    SLICE_X7Y75          FDRE                                         r  Inst_TempSensorCtl/TemperatureReg.temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  Inst_TempSensorCtl/TemperatureReg.temp_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.293    Inst_TempSensorCtl/Inst_TWICtl/tempReg_reg[11]
    SLICE_X6Y75          LUT3 (Prop_lut3_I2_O)        0.046    -0.247 r  Inst_TempSensorCtl/Inst_TWICtl/tempReg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    Inst_TempSensorCtl/temp[3]
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.858    -0.815    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[11]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.131    -0.430    Inst_TempSensorCtl/tempReg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/TemperatureReg.temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/tempReg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_100_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.028%)  route 0.143ns (42.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.571    Inst_TempSensorCtl/clk_100
    SLICE_X7Y77          FDRE                                         r  Inst_TempSensorCtl/TemperatureReg.temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Inst_TempSensorCtl/TemperatureReg.temp_reg[1]/Q
                         net (fo=1, routed)           0.143    -0.287    Inst_TempSensorCtl/Inst_TWICtl/tempReg_reg[9]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.049    -0.238 r  Inst_TempSensorCtl/Inst_TWICtl/tempReg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Inst_TempSensorCtl/temp[1]
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.861    -0.812    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[9]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.131    -0.427    Inst_TempSensorCtl/tempReg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/TemperatureReg.temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/tempReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_100_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.334%)  route 0.144ns (43.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.571    Inst_TempSensorCtl/clk_100
    SLICE_X7Y77          FDRE                                         r  Inst_TempSensorCtl/TemperatureReg.temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  Inst_TempSensorCtl/TemperatureReg.temp_reg[4]/Q
                         net (fo=1, routed)           0.144    -0.286    Inst_TempSensorCtl/Inst_TWICtl/tempReg_reg[12]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.045    -0.241 r  Inst_TempSensorCtl/Inst_TWICtl/tempReg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    Inst_TempSensorCtl/temp[4]
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.861    -0.812    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[12]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.120    -0.438    Inst_TempSensorCtl/tempReg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_100_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.589%)  route 0.170ns (47.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.565    -0.599    Inst_TempSensorCtl/Inst_TWICtl/clk_100
    SLICE_X13Y78         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.170    -0.288    Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg[1]
    SLICE_X14Y78         LUT3 (Prop_lut3_I1_O)        0.048    -0.240 r  Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt0[2]
    SLICE_X14Y78         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.834    -0.839    Inst_TempSensorCtl/Inst_TWICtl/clk_100
    SLICE_X14Y78         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg[2]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.131    -0.454    Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/tempReg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_100_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.000%)  route 0.165ns (47.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.591    -0.573    Inst_TempSensorCtl/Inst_TWICtl/clk_100
    SLICE_X7Y76          FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.267    Inst_TempSensorCtl/Inst_TWICtl/Q[6]
    SLICE_X6Y77          LUT3 (Prop_lut3_I0_O)        0.045    -0.222 r  Inst_TempSensorCtl/Inst_TWICtl/tempReg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    Inst_TempSensorCtl/temp[6]
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.861    -0.812    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[14]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.121    -0.437    Inst_TempSensorCtl/tempReg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 inst_lcd_prueba/u1/dir_mem_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_lcd_prueba/u1/dir_salto_mem_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_100_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_100_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.207%)  route 0.164ns (53.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.590    -0.574    inst_lcd_prueba/u1/clk_100
    SLICE_X5Y74          FDRE                                         r  inst_lcd_prueba/u1/dir_mem_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  inst_lcd_prueba/u1/dir_mem_s_reg[5]/Q
                         net (fo=13, routed)          0.164    -0.269    inst_lcd_prueba/u1/dir_mem_s_reg[5]
    SLICE_X5Y73          FDRE                                         r  inst_lcd_prueba/u1/dir_salto_mem_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.859    -0.814    inst_lcd_prueba/u1/clk_100
    SLICE_X5Y73          FDRE                                         r  inst_lcd_prueba/u1/dir_salto_mem_reg[5]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.071    -0.489    inst_lcd_prueba/u1/dir_salto_mem_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_100_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clock_instance/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y77     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y77     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y78     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y78     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X11Y78     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y78     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X11Y79     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X11Y79     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y76     Inst_TempSensorCtl/Inst_TWICtl/currAddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y75      Inst_TempSensorCtl/initA_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y75      Inst_TempSensorCtl/initA_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y72      Inst_TempSensorCtl/waitCnt_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y72      Inst_TempSensorCtl/waitCnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73      inst_lcd_prueba/u1/RS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y66      inst_lcd_prueba/u1/conta_enable_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y77     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y77     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y75     Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y75      Inst_TempSensorCtl/initA_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y75      Inst_TempSensorCtl/initA_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y73     Inst_TempSensorCtl/retryCnt_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y73     Inst_TempSensorCtl/retryCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y73     Inst_TempSensorCtl/retryCnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_100_1
  To Clock:  clkfbout_clk_wiz_100_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_100_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clock_instance/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_instance/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_100_1
  To Clock:  clk_50_clk_wiz_50_1

Setup :            0  Failing Endpoints,  Worst Slack        3.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/verde_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_100_clk_wiz_100_1 rise@10.000ns)
  Data Path Delay:        7.855ns  (logic 1.021ns (12.998%)  route 6.834ns (87.002%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 21.588 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.704     9.164    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.478     9.642 r  Inst_TempSensorCtl/tempReg_reg[11]/Q
                         net (fo=20, routed)          1.826    11.469    Inst_TempSensorCtl/Q[4]
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.295    11.764 f  Inst_TempSensorCtl/rojo_i_4/O
                         net (fo=1, routed)           1.744    13.508    Inst_TempSensorCtl/rojo_i_4_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124    13.632 f  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           1.694    15.326    Inst_TempSensorCtl/rojo
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.124    15.450 r  Inst_TempSensorCtl/verde_i_1/O
                         net (fo=1, routed)           1.569    17.019    inst_servo/verde_reg_0
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.585    21.588    inst_servo/clk50m
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/C
                         clock pessimism              0.000    21.588    
                         clock uncertainty           -0.224    21.364    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.429    20.935    inst_servo/verde_reg
  -------------------------------------------------------------------
                         required time                         20.935    
                         arrival time                         -17.019    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/verde_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_100_clk_wiz_100_1 rise@10.000ns)
  Data Path Delay:        7.750ns  (logic 1.016ns (13.109%)  route 6.734ns (86.891%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 21.588 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.704     9.164    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.478     9.642 f  Inst_TempSensorCtl/tempReg_reg[11]/Q
                         net (fo=20, routed)          1.826    11.469    Inst_TempSensorCtl/Q[4]
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.295    11.764 r  Inst_TempSensorCtl/rojo_i_4/O
                         net (fo=1, routed)           1.744    13.508    Inst_TempSensorCtl/rojo_i_4_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124    13.632 r  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           1.694    15.326    Inst_TempSensorCtl/rojo
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.119    15.445 r  Inst_TempSensorCtl/verde_i_2/O
                         net (fo=2, routed)           1.470    16.915    inst_servo/verde_reg_1
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.585    21.588    inst_servo/clk50m
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/C
                         clock pessimism              0.000    21.588    
                         clock uncertainty           -0.224    21.364    
    SLICE_X1Y75          FDRE (Setup_fdre_C_CE)      -0.413    20.951    inst_servo/verde_reg
  -------------------------------------------------------------------
                         required time                         20.951    
                         arrival time                         -16.915    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/verde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_100_clk_wiz_100_1 rise@10.000ns)
  Data Path Delay:        7.755ns  (logic 1.016ns (13.101%)  route 6.739ns (86.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 21.588 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.704     9.164    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.478     9.642 f  Inst_TempSensorCtl/tempReg_reg[11]/Q
                         net (fo=20, routed)          1.826    11.469    Inst_TempSensorCtl/Q[4]
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.295    11.764 r  Inst_TempSensorCtl/rojo_i_4/O
                         net (fo=1, routed)           1.744    13.508    Inst_TempSensorCtl/rojo_i_4_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124    13.632 r  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           1.694    15.326    Inst_TempSensorCtl/rojo
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.119    15.445 r  Inst_TempSensorCtl/verde_i_2/O
                         net (fo=2, routed)           1.475    16.920    inst_servo/verde_reg_1
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.585    21.588    inst_servo/clk50m
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/C
                         clock pessimism              0.000    21.588    
                         clock uncertainty           -0.224    21.364    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)       -0.275    21.089    inst_servo/verde_reg
  -------------------------------------------------------------------
                         required time                         21.089    
                         arrival time                         -16.920    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/azul_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_100_clk_wiz_100_1 rise@10.000ns)
  Data Path Delay:        7.486ns  (logic 1.021ns (13.639%)  route 6.465ns (86.361%))
  Logic Levels:           3  (LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.704     9.164    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.478     9.642 r  Inst_TempSensorCtl/tempReg_reg[11]/Q
                         net (fo=20, routed)          1.826    11.469    Inst_TempSensorCtl/Q[4]
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.295    11.764 f  Inst_TempSensorCtl/rojo_i_4/O
                         net (fo=1, routed)           1.744    13.508    Inst_TempSensorCtl/rojo_i_4_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124    13.632 f  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           1.867    15.499    Inst_TempSensorCtl/rojo
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  Inst_TempSensorCtl/rojo_i_1/O
                         net (fo=2, routed)           1.027    16.650    inst_servo/rojo_reg_0
    SLICE_X0Y77          FDSE                                         r  inst_servo/azul_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.588    21.591    inst_servo/clk50m
    SLICE_X0Y77          FDSE                                         r  inst_servo/azul_reg/C
                         clock pessimism              0.000    21.591    
                         clock uncertainty           -0.224    21.367    
    SLICE_X0Y77          FDSE (Setup_fdse_C_S)       -0.429    20.938    inst_servo/azul_reg
  -------------------------------------------------------------------
                         required time                         20.938    
                         arrival time                         -16.650    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/rojo_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_100_clk_wiz_100_1 rise@10.000ns)
  Data Path Delay:        7.486ns  (logic 1.021ns (13.639%)  route 6.465ns (86.361%))
  Logic Levels:           3  (LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.704     9.164    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.478     9.642 r  Inst_TempSensorCtl/tempReg_reg[11]/Q
                         net (fo=20, routed)          1.826    11.469    Inst_TempSensorCtl/Q[4]
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.295    11.764 f  Inst_TempSensorCtl/rojo_i_4/O
                         net (fo=1, routed)           1.744    13.508    Inst_TempSensorCtl/rojo_i_4_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124    13.632 f  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           1.867    15.499    Inst_TempSensorCtl/rojo
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.124    15.623 r  Inst_TempSensorCtl/rojo_i_1/O
                         net (fo=2, routed)           1.027    16.650    inst_servo/rojo_reg_0
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.588    21.591    inst_servo/clk50m
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/C
                         clock pessimism              0.000    21.591    
                         clock uncertainty           -0.224    21.367    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    20.938    inst_servo/rojo_reg
  -------------------------------------------------------------------
                         required time                         20.938    
                         arrival time                         -16.650    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/rojo_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_100_clk_wiz_100_1 rise@10.000ns)
  Data Path Delay:        7.052ns  (logic 0.670ns (9.501%)  route 6.382ns (90.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.704     9.164    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.518     9.682 f  Inst_TempSensorCtl/tempReg_reg[10]/Q
                         net (fo=19, routed)          4.460    14.143    Inst_TempSensorCtl/Q[3]
    SLICE_X0Y76          LUT3 (Prop_lut3_I2_O)        0.152    14.295 r  Inst_TempSensorCtl/rojo_i_3/O
                         net (fo=1, routed)           1.922    16.216    inst_servo/rojo_reg_1
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.588    21.591    inst_servo/clk50m
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/C
                         clock pessimism              0.000    21.591    
                         clock uncertainty           -0.224    21.367    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)       -0.307    21.060    inst_servo/rojo_reg
  -------------------------------------------------------------------
                         required time                         21.060    
                         arrival time                         -16.216    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/mult_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_100_clk_wiz_100_1 rise@10.000ns)
  Data Path Delay:        6.844ns  (logic 0.897ns (13.106%)  route 5.947ns (86.894%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.704     9.164    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.478     9.642 f  Inst_TempSensorCtl/tempReg_reg[11]/Q
                         net (fo=20, routed)          1.826    11.469    Inst_TempSensorCtl/Q[4]
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.295    11.764 r  Inst_TempSensorCtl/rojo_i_4/O
                         net (fo=1, routed)           1.744    13.508    Inst_TempSensorCtl/rojo_i_4_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124    13.632 r  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           2.377    16.009    inst_servo/rojo
    SLICE_X1Y77          FDRE                                         r  inst_servo/mult_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.588    21.591    inst_servo/clk50m
    SLICE_X1Y77          FDRE                                         r  inst_servo/mult_reg[1]/C
                         clock pessimism              0.000    21.591    
                         clock uncertainty           -0.224    21.367    
    SLICE_X1Y77          FDRE (Setup_fdre_C_D)       -0.062    21.305    inst_servo/mult_reg[1]
  -------------------------------------------------------------------
                         required time                         21.305    
                         arrival time                         -16.009    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/azul_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_100_clk_wiz_100_1 rise@10.000ns)
  Data Path Delay:        6.535ns  (logic 0.897ns (13.725%)  route 5.638ns (86.275%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.704     9.164    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.478     9.642 f  Inst_TempSensorCtl/tempReg_reg[11]/Q
                         net (fo=20, routed)          1.826    11.469    Inst_TempSensorCtl/Q[4]
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.295    11.764 r  Inst_TempSensorCtl/rojo_i_4/O
                         net (fo=1, routed)           1.744    13.508    Inst_TempSensorCtl/rojo_i_4_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124    13.632 r  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           2.068    15.700    inst_servo/rojo
    SLICE_X0Y77          FDSE                                         r  inst_servo/azul_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.588    21.591    inst_servo/clk50m
    SLICE_X0Y77          FDSE                                         r  inst_servo/azul_reg/C
                         clock pessimism              0.000    21.591    
                         clock uncertainty           -0.224    21.367    
    SLICE_X0Y77          FDSE (Setup_fdse_C_CE)      -0.205    21.162    inst_servo/azul_reg
  -------------------------------------------------------------------
                         required time                         21.162    
                         arrival time                         -15.700    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/rojo_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_100_clk_wiz_100_1 rise@10.000ns)
  Data Path Delay:        6.535ns  (logic 0.897ns (13.725%)  route 5.638ns (86.275%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.704     9.164    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.478     9.642 f  Inst_TempSensorCtl/tempReg_reg[11]/Q
                         net (fo=20, routed)          1.826    11.469    Inst_TempSensorCtl/Q[4]
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.295    11.764 r  Inst_TempSensorCtl/rojo_i_4/O
                         net (fo=1, routed)           1.744    13.508    Inst_TempSensorCtl/rojo_i_4_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124    13.632 r  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           2.068    15.700    inst_servo/rojo
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.588    21.591    inst_servo/clk50m
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/C
                         clock pessimism              0.000    21.591    
                         clock uncertainty           -0.224    21.367    
    SLICE_X0Y77          FDRE (Setup_fdre_C_CE)      -0.205    21.162    inst_servo/rojo_reg
  -------------------------------------------------------------------
                         required time                         21.162    
                         arrival time                         -15.700    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/mult_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50_clk_wiz_50_1 rise@20.000ns - clk_100_clk_wiz_100_1 rise@10.000ns)
  Data Path Delay:        6.454ns  (logic 1.021ns (15.819%)  route 5.433ns (84.181%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 21.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 9.164 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.704     9.164    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.478     9.642 r  Inst_TempSensorCtl/tempReg_reg[11]/Q
                         net (fo=20, routed)          1.826    11.469    Inst_TempSensorCtl/Q[4]
    SLICE_X4Y76          LUT2 (Prop_lut2_I0_O)        0.295    11.764 f  Inst_TempSensorCtl/rojo_i_4/O
                         net (fo=1, routed)           1.744    13.508    Inst_TempSensorCtl/rojo_i_4_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124    13.632 f  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           1.863    15.495    Inst_TempSensorCtl/rojo
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.124    15.619 r  Inst_TempSensorCtl/mult[0]_i_1/O
                         net (fo=1, routed)           0.000    15.619    inst_servo/mult_reg[0]_0
    SLICE_X0Y76          FDRE                                         r  inst_servo/mult_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.683    21.683    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.587    21.590    inst_servo/clk50m
    SLICE_X0Y76          FDRE                                         r  inst_servo/mult_reg[0]/C
                         clock pessimism              0.000    21.590    
                         clock uncertainty           -0.224    21.366    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.029    21.395    inst_servo/mult_reg[0]
  -------------------------------------------------------------------
                         required time                         21.395    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                  5.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/mult_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.618ns (15.791%)  route 3.296ns (84.209%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    -1.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.589    -1.431    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.418    -1.013 r  Inst_TempSensorCtl/tempReg_reg[8]/Q
                         net (fo=10, routed)          1.696     0.683    Inst_TempSensorCtl/Q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.100     0.783 f  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           1.599     2.383    Inst_TempSensorCtl/rojo
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.100     2.483 r  Inst_TempSensorCtl/mult[0]_i_1/O
                         net (fo=1, routed)           0.000     2.483    inst_servo/mult_reg[0]_0
    SLICE_X0Y76          FDRE                                         r  inst_servo/mult_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         1.809     1.809    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          1.705     1.707    inst_servo/clk50m
    SLICE_X0Y76          FDRE                                         r  inst_servo/mult_reg[0]/C
                         clock pessimism              0.000     1.707    
                         clock uncertainty            0.224     1.932    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.269     2.201    inst_servo/mult_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/verde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.209ns (10.376%)  route 1.805ns (89.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.590    -0.574    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  Inst_TempSensorCtl/tempReg_reg[10]/Q
                         net (fo=19, routed)          1.100     0.689    Inst_TempSensorCtl/Q[3]
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.045     0.734 r  Inst_TempSensorCtl/verde_i_2/O
                         net (fo=2, routed)           0.706     1.440    inst_servo/verde_reg_1
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.859     0.861    inst_servo/clk50m
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.224     1.085    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.003     1.088    inst_servo/verde_reg
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/verde_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.209ns (10.087%)  route 1.863ns (89.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.590    -0.574    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.410 f  Inst_TempSensorCtl/tempReg_reg[10]/Q
                         net (fo=19, routed)          1.100     0.689    Inst_TempSensorCtl/Q[3]
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.045     0.734 r  Inst_TempSensorCtl/verde_i_1/O
                         net (fo=1, routed)           0.763     1.498    inst_servo/verde_reg_0
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.859     0.861    inst_servo/clk50m
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.224     1.085    
    SLICE_X1Y75          FDRE (Hold_fdre_C_R)        -0.018     1.067    inst_servo/verde_reg
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/azul_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.209ns (10.138%)  route 1.853ns (89.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.571    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  Inst_TempSensorCtl/tempReg_reg[8]/Q
                         net (fo=10, routed)          0.912     0.505    Inst_TempSensorCtl/Q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.045     0.550 r  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           0.940     1.490    inst_servo/rojo
    SLICE_X0Y77          FDSE                                         r  inst_servo/azul_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.862     0.864    inst_servo/clk50m
    SLICE_X0Y77          FDSE                                         r  inst_servo/azul_reg/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.224     1.088    
    SLICE_X0Y77          FDSE (Hold_fdse_C_CE)       -0.039     1.049    inst_servo/azul_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/rojo_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.209ns (10.138%)  route 1.853ns (89.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.571    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  Inst_TempSensorCtl/tempReg_reg[8]/Q
                         net (fo=10, routed)          0.912     0.505    Inst_TempSensorCtl/Q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.045     0.550 r  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           0.940     1.490    inst_servo/rojo
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.862     0.864    inst_servo/clk50m
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.224     1.088    
    SLICE_X0Y77          FDRE (Hold_fdre_C_CE)       -0.039     1.049    inst_servo/rojo_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/verde_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.209ns (10.376%)  route 1.805ns (89.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.590    -0.574    Inst_TempSensorCtl/clk_100
    SLICE_X6Y75          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  Inst_TempSensorCtl/tempReg_reg[10]/Q
                         net (fo=19, routed)          1.100     0.689    Inst_TempSensorCtl/Q[3]
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.045     0.734 r  Inst_TempSensorCtl/verde_i_2/O
                         net (fo=2, routed)           0.706     1.440    inst_servo/verde_reg_1
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.859     0.861    inst_servo/clk50m
    SLICE_X1Y75          FDRE                                         r  inst_servo/verde_reg/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.224     1.085    
    SLICE_X1Y75          FDRE (Hold_fdre_C_CE)       -0.106     0.979    inst_servo/verde_reg
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/mult_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.209ns (9.229%)  route 2.056ns (90.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.571    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  Inst_TempSensorCtl/tempReg_reg[8]/Q
                         net (fo=10, routed)          0.912     0.505    Inst_TempSensorCtl/Q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.045     0.550 r  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           1.143     1.693    inst_servo/rojo
    SLICE_X1Y77          FDRE                                         r  inst_servo/mult_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.862     0.864    inst_servo/clk50m
    SLICE_X1Y77          FDRE                                         r  inst_servo/mult_reg[1]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.224     1.088    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.071     1.159    inst_servo/mult_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/azul_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.254ns (10.143%)  route 2.250ns (89.857%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.571    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Inst_TempSensorCtl/tempReg_reg[8]/Q
                         net (fo=10, routed)          0.912     0.505    Inst_TempSensorCtl/Q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.045     0.550 f  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           0.865     1.415    Inst_TempSensorCtl/rojo
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.460 r  Inst_TempSensorCtl/rojo_i_1/O
                         net (fo=2, routed)           0.472     1.933    inst_servo/rojo_reg_0
    SLICE_X0Y77          FDSE                                         r  inst_servo/azul_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.862     0.864    inst_servo/clk50m
    SLICE_X0Y77          FDSE                                         r  inst_servo/azul_reg/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.224     1.088    
    SLICE_X0Y77          FDSE (Hold_fdse_C_S)        -0.018     1.070    inst_servo/azul_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/rojo_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.254ns (10.143%)  route 2.250ns (89.857%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.571    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  Inst_TempSensorCtl/tempReg_reg[8]/Q
                         net (fo=10, routed)          0.912     0.505    Inst_TempSensorCtl/Q[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.045     0.550 f  Inst_TempSensorCtl/rojo_i_2/O
                         net (fo=7, routed)           0.865     1.415    Inst_TempSensorCtl/rojo
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.460 r  Inst_TempSensorCtl/rojo_i_1/O
                         net (fo=2, routed)           0.472     1.933    inst_servo/rojo_reg_0
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.862     0.864    inst_servo/clk50m
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.224     1.088    
    SLICE_X0Y77          FDRE (Hold_fdre_C_R)        -0.018     1.070    inst_servo/rojo_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/tempReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_100_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_servo/rojo_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_50_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_50_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_50_1 rise@0.000ns - clk_100_clk_wiz_100_1 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.208ns (7.044%)  route 2.745ns (92.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_100_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_instance/inst/clk_in1_clk_wiz_100
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_instance/inst/clk_100_clk_wiz_100
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.571    Inst_TempSensorCtl/clk_100
    SLICE_X6Y77          FDRE                                         r  Inst_TempSensorCtl/tempReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  Inst_TempSensorCtl/tempReg_reg[7]/Q
                         net (fo=10, routed)          1.889     1.482    Inst_TempSensorCtl/Q[0]
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.044     1.526 r  Inst_TempSensorCtl/rojo_i_3/O
                         net (fo=1, routed)           0.856     2.381    inst_servo/rojo_reg_1
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_50_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clock_instance/inst/clkout1_buf/O
                         net (fo=206, routed)         0.898     0.898    inst_servo/clock_instance/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_servo/clock_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_servo/clock_instance/inst/clk_50_clk_wiz_50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_servo/clock_instance/inst/clkout1_buf/O
                         net (fo=55, routed)          0.862     0.864    inst_servo/clk50m
    SLICE_X0Y77          FDRE                                         r  inst_servo/rojo_reg/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.224     1.088    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)        -0.001     1.087    inst_servo/rojo_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  1.294    





