Generating HDL for page 15.62.05.1 E CH REGISTER TRANSFER CTRL at 9/25/2020 7:53:17 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_15_62_05_1_E_CH_REGISTER_TRANSFER_CTRL_tb.vhdl, generating default test bench code.
Note: DOT Function at 5C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 5F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 2H has input level(s) of S, and output level(s) of S, Logic Function set to OR
DOT Function at 2H has one output from a Trigger, one output from Non-Trigger
   Trigger block pin B located at 2H, Non-trigger is located at 2F Output is to 1H
   Using Trigger faux pin T as input side of pin B
Ignoring Logic Block 4A with symbol L
Ignoring Logic Block 2B with symbol L
Processing extension from block at 2G (Database ID=255402) to 2H (Database ID=255403)
Copied connection to extension input pin A to master block at 2G
Copied connection to extension input pin P to master block at 2G
Copied connection to extension input pin T to master block at 2G
Copied connection from extension output pin B to master block at 2G
Copied mapped pin B from extension 2H to master block at 2G
Copied mapped pin K from extension 2H to master block at 2G
Copied mapped pin P from extension 2H to master block at 2G
Copied mapped pin T from extension 2H to master block at 2G
Moved connection from extension 2H pin B to be from master at 2G
Removed 3 outputs from Gate at 3A to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 3C to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1H to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_F
	and inputs of PS_2ND_CLOCK_PULSE_2
	and logic function of NOT
Generating Statement for block at 3A with output pin(s) of OUT_3A_B, OUT_3A_B
	and inputs of OUT_3B_R
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_G
	and inputs of PS_M_OR_L_OP_CODES,PS_E_CH_SELECT_UNIT_1
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_R
	and inputs of PS_1ST_CLOCK_PULSE_1
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_5C_G
	and inputs of PS_LOGIC_GATE_EARLY_B_OR_S,PS_I_RING_6_TIME,PS_PERCENT_OR_COML_AT
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_C, OUT_3C_C
	and inputs of OUT_5A_F
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_5D_D
	and inputs of PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN,PS_LOGIC_GATE_EARLY_F,PS_PERCENT_OR_COML_AT
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_C
	and inputs of OUT_5D_D,MS_RES_E2_FULL_AT_F_OR_K_OPS
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_C
	and inputs of MS_E_CH_CLOCKED_STROBE_OUTPUT,OUT_DOT_5C,OUT_DOT_5F
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_E
	and inputs of PS_EARLY_LAST_GATE_I_O,PS_E_CYCLE,PS_INPUT_CYCLE_NOT_LAST_INPUT
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_R
	and inputs of OUT_1G_D
	and logic function of NOT
Generating Statement for block at 2F with output pin(s) of OUT_2F_B
	and inputs of OUT_DOT_3F
	and logic function of NOT
Generating Statement for block at 5G with output pin(s) of OUT_5G_P
	and inputs of PS_INPUT_CYCLE_DOT_LOAD
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_F, OUT_2G_B
	and inputs of OUT_3A_B,OUT_3C_C,MS_E_CH_RESET_1,OUT_2F_B
	and logic function of Trigger
Generating Statement for block at 1G with output pin(s) of OUT_1G_D, OUT_1G_D
	and inputs of OUT_2G_F
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of OUT_1H_C
	and inputs of OUT_2G_B
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_DOT_5C
	and inputs of OUT_5B_G,OUT_5C_G
	and logic function of OR
Generating Statement for block at 5F with output pin(s) of OUT_DOT_5F
	and inputs of OUT_5F_E,OUT_5G_P
	and logic function of OR
Generating Statement for block at 3F with output pin(s) of OUT_DOT_3F
	and inputs of OUT_3D_C,OUT_3E_C,OUT_3F_R
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_1ST_CLOCK_PULSE_21
	from gate output OUT_3A_B
Generating output sheet edge signal assignment to 
	signal PS_2ND_CLOCK_PULSE_21
	from gate output OUT_3C_C
Generating output sheet edge signal assignment to 
	signal MS_RESET_E2_FULL_LATCH
	from gate output OUT_1G_D
Generating output sheet edge signal assignment to 
	signal PS_RESET_E2_FULL_LATCH
	from gate output OUT_1H_C
