--How to Execute Verilog Simulation
In this directory, enter the following command:
$ make



--How to Execute Simulation
with Post-synthesis Verilog File
In this directory, enter the following command:
$ make syn



If you want to remove log files please enter the following command
$ make clean

