{"vcs1":{"timestamp_begin":1728234007.052295656, "rt":23.90, "ut":21.72, "st":1.27}}
{"vcselab":{"timestamp_begin":1728234031.044468540, "rt":4.83, "ut":3.89, "st":0.18}}
{"link":{"timestamp_begin":1728234035.968318945, "rt":0.59, "ut":0.50, "st":0.53}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728234006.153120150}
{"VCS_COMP_START_TIME": 1728234006.153120150}
{"VCS_COMP_END_TIME": 1728235025.351469126}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 669456}}
{"stitch_vcselab": {"peak_mem": 417068}}
