{
    "DESIGN_NAME": "openframe_project_wrapper",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/openframe_project_netlists.v",
        "dir::../../verilog/rtl/yifive/ycr2c/src/top/ycr2_top_wb.sv",
        "dir::../../verilog/rtl/openframe_project_wrapper.v"
    ],
    "SYNTH_DEFINES": "PnR SYNTHESIS",
    "VERILOG_INCLUDE_DIRS": [ "dir::../../verilog/rtl/yifive/ycr2c/src/includes"],
	"RUN_LINTER": 0,
    "SYNTH_READ_BLACKBOX_LIB": 1,
    "ROUTING_CORES": 10,
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "gpio_in[38]",
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "MAGIC_DEF_LABELS": 0,
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/rtl/sram_macros/sky130_sram_2kbyte_1rw1r_32x512_8.v",
        "dir::../../verilog/gl/vccd1_connection.v",
        "dir::../../verilog/gl/vssd1_connection.v",
        "dir::../../verilog/gl/dac_top.v",
        "dir::../../verilog/gl/dg_pll.v",
        "dir::../../verilog/gl/peri_top.v",
		"dir::../../verilog/gl/qspim_top.v",
		"dir::../../verilog/gl/fpu_wrapper.v",
        "dir::../../verilog/gl/uart_i2c_usb_spi_top.v",
        "dir::../../verilog/gl/ycr_core_top.v",
        "dir::../../verilog/gl/ycr_intf.v",
        "dir::../../verilog/gl/wb_interconnect.v",
        "dir::../../verilog/gl/pinmux_top.v",
        "dir::../../verilog/gl/aes_top.v",
        "dir::../../verilog/gl/ycr2_iconnect.v",
        "dir::../../verilog/gl/wb_host.v",
        "dir::../../verilog/gl/gpio_left.v",
        "dir::../../verilog/gl/gpio_right.v",
        "dir::../../verilog/gl/gpio_bottom.v"
    ],
    "EXTRA_LEFS": [
		"/opt/pdk_mpw9/sky130A/libs.ref/sky130_sram_macros/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef",
		"dir::../../lef/dac_top.lef",
		"dir::../../lef/dg_pll.lef",
		"dir::../../lef/peri_top.lef",
		"dir::../../lef/fpu_wrapper.lef",
		"dir::../../lef/qspim_top.lef",
		"dir::../../lef/uart_i2c_usb_spi_top.lef",
		"dir::../../lef/ycr_core_top.lef",
		"dir::../../lef/ycr_intf.lef",
		"dir::../../lef/aes_top.lef",
		"dir::../../lef/wb_interconnect.lef",
		"dir::../../lef/pinmux_top.lef",
		"dir::../../lef/ycr2_iconnect.lef",
		"dir::../../lef/wb_host.lef",
		"dir::../../lef/gpio_left.lef",
		"dir::../../lef/gpio_right.lef",
		"dir::../../lef/gpio_bottom.lef",
        "dir::../../lef/vccd1_connection.lef",
        "dir::../../lef/vssd1_connection.lef"
    ],
    "EXTRA_GDS_FILES": [
		"/opt/pdk_mpw9/sky130A/libs.ref/sky130_sram_macros/gds/sky130_sram_2kbyte_1rw1r_32x512_8.gds",
		"dir::../../gds/dac_top.gds",
		"dir::../../gds/dg_pll.gds",
		"dir::../../gds/peri_top.gds",
		"dir::../../gds/fpu_wrapper.gds",
		"dir::../../gds/qspim_top.gds",
		"dir::../../gds/uart_i2c_usb_spi_top.gds",
		"dir::../../gds/ycr_core_top.gds",
		"dir::../../gds/ycr_intf.gds",
		"dir::../../gds/aes_top.gds",
		"dir::../../gds/wb_interconnect.gds",
		"dir::../../gds/pinmux_top.gds",
		"dir::../../gds/ycr2_iconnect.gds",
		"dir::../../gds/wb_host.gds",
		"dir::../../gds/gpio_left.gds",
		"dir::../../gds/gpio_right.gds",
		"dir::../../gds/gpio_bottom.gds",
        "dir::../../gds/vccd1_connection.gds",
        "dir::../../gds/vssd1_connection.gds"
    ],
    "EXTRA_LIBS": [],
    "EXTRA_SPEFS": [
    ],
    "BASE_SDC_FILE": "dir::base.sdc",
    "RCX_SDC_FILE": "dir::signoff.sdc",
    "MAX_TRANSITION_CONSTRAINT": 0.5,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 0,
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "PL_RESIZER_MAX_WIRE_LENGTH": 500,
    "GLB_RESIZER_MAX_WIRE_LENGTH": 500,
    "CTS_CLK_MAX_WIRE_LENGTH": 500,
    "RUN_CTS": 1,
    "FP_PDN_ENABLE_RAILS": 1,
    "GRT_REPAIR_ANTENNAS": 1,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "FP_PDN_VPITCH": 40,
    "FP_PDN_HPITCH": 40,
    "FP_PDN_VOFFSET": 18.43,
    "FP_PDN_HOFFSET": 22.83,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 0,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 20,
    "FP_PDN_CORE_RING_HWIDTH": 20,
    "FP_PDN_CORE_RING_VOFFSET": -4,
    "FP_PDN_CORE_RING_HOFFSET": -4,
    "FP_PDN_CORE_RING_VSPACING": 2.4,
    "FP_PDN_CORE_RING_HSPACING": 2.4,
    "FP_PDN_VWIDTH": 6.4,
    "FP_PDN_HWIDTH": 6.4,
    "FP_PDN_HSPACING": 3.2,
    "FP_PDN_VSPACING": 3.2,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "PL_TARGET_DENSITY": 0.1,
    "DIE_AREA": "0 0 3166.63 4766.630",
    "CORE_AREA": "40 40 3126.63 4726.630",
    "RUN_IRDROP_REPORT": 0,
    "FP_PDN_MACRO_HOOKS": ["u_pll vccd1 vssd1 VPWR  VGND",
	                       "u_intercon                  vccd1 vssd1 vccd1 vssd1",
	                       "u_pinmux                    vccd1 vssd1 vccd1 vssd1",
	                       "u_qspi_master               vccd1 vssd1 vccd1 vssd1",
	                       "u_tsram0_2kb                vccd1 vssd1 vccd1 vssd1",
	                       "u_icache_2kb                vccd1 vssd1 vccd1 vssd1",
	                       "u_dcache_2kb                vccd1 vssd1 vccd1 vssd1",
	                       "u_uart_i2c_usb_spi          vccd1 vssd1 vccd1 vssd1",
	                       "u_wb_host                   vccd1 vssd1 vccd1 vssd1",
	                       "u_riscv_top.i_core_top_0    vccd1 vssd1 vccd1 vssd1",
	                       "u_riscv_top.i_core_top_1    vccd1 vssd1 vccd1 vssd1",
	                       "u_riscv_top.u_connect       vccd1 vssd1 VPWR  VGND", 
	                       "u_riscv_top.u_intf          vccd1 vssd1 vccd1 vssd1",
	                       "u_4x8bit_dac                vdda1 vssa1 VDDA  VSSA",
	                       "u_4x8bit_dac                vccd1 vssd1 VCCD  VSSD",
	                       "u_aes                       vccd1 vssd1 vccd1 vssd1",
	                       "u_fpu                       vccd1 vssd1 vccd1 vssd1",
	                       "u_rp_south                  vccd1 vssd1 vccd1 vssd1",
	                       "u_rp_north                  vccd1 vssd1 vccd1 vssd1",
	                       "u_rp_east                   vccd1 vssd1 vccd1 vssd1",
	                       "u_rp_west                   vccd1 vssd1 vccd1 vssd1",
	                       "u_peri                      vccd1 vssd1 vccd1 vssd1"],
    "FP_PDN_CFG": "dir::pdn_cfg.tcl",
    "FP_DEF_TEMPLATE": "dir::fixed_dont_change/openframe_project_wrapper.def",
    "RUN_MAGIC_DRC": 0,
    "RUN_LVS": 0
}
