\hypertarget{classtb__alu_1_1sim}{}\section{sim Architecture Reference}
\label{classtb__alu_1_1sim}\index{sim@{sim}}


A\+LU Testbench Architecture S\+IM.  


\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__alu_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}{p\+\_\+clk}{\bfseries  (  )}
\begin{DoxyCompactList}\small\item\em A\+LU Testbench Architecture S\+IM. \end{DoxyCompactList}\item 
\hyperlink{classtb__alu_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}{run}{\bfseries  (  )}
\begin{DoxyCompactList}\small\item\em A\+LU Testbench Architecture S\+IM. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__alu_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+EE} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__alu_1_1sim_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__alu_1_1sim_a205ce47b385f0dede25ae06417988605}{alu}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__alu_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}{clk\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__alu_1_1sim_acdf401306b90eed21a930a1cdc85e912}{reset\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__alu_1_1sim_a8c60ff20331a9cd9b08c5a142fc84aa3}{op1\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__alu_1_1sim_aa276f04f45d1c99bdc54e15f6c7208cb}{op2\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__alu_1_1sim_a1a0a59366519e7db193082632d0164f8}{optype\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__alu_1_1sim_a414f95cbdddc836387d71b48c83730c8}{start\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__alu_1_1sim_ab0632c3f5d92d282b6559777bd6dc018}{finished\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__alu_1_1sim_a9dbda0fe1ce0149ac85e0c8e3bc9d201}{result\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__alu_1_1sim_af79695f4ad70e8ad8db0623ecd408492}{sign\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__alu_1_1sim_ae42e6c3352339b3983bdd4a7df3d0c65}{overflow\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__alu_1_1sim_aea39ae165b49f7a12978d9290d22ff85}{error\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__alu_1_1sim_a9782fd33327dd4a14d723cbf74b8cea0}{i\+\_\+alu}  {\bfseries alu}   
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+LU Testbench Architecture S\+IM. 

The Calculcator Control uniti part of the calculator project. 

\subsection{Member Function Documentation}
\mbox{\Hypertarget{classtb__alu_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}\label{classtb__alu_1_1sim_af35c81fcf5e4601a4e5d669b422cf79a}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!p\+\_\+clk@{p\+\_\+clk}}
\index{p\+\_\+clk@{p\+\_\+clk}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{p\+\_\+clk()}{p\_clk()}}
{\footnotesize\ttfamily p\+\_\+clk (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



A\+LU Testbench Architecture S\+IM. 

Process to generate 100\+M\+Hz clock \mbox{\Hypertarget{classtb__alu_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}\label{classtb__alu_1_1sim_a0f40b896b2461e250ebafd4e27b8ff54}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!run@{run}}
\index{run@{run}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{run()}{run()}}
{\footnotesize\ttfamily  {\bfseries \textcolor{vhdlchar}{ }} run ( ) \hspace{0.3cm}{\ttfamily [Process]}}



A\+LU Testbench Architecture S\+IM. 

Process to generate misc. stimuli 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{classtb__alu_1_1sim_a205ce47b385f0dede25ae06417988605}\label{classtb__alu_1_1sim_a205ce47b385f0dede25ae06417988605}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!alu@{alu}}
\index{alu@{alu}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{alu}{alu}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_a205ce47b385f0dede25ae06417988605}{alu} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}\label{classtb__alu_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!clk\+\_\+i@{clk\+\_\+i}}
\index{clk\+\_\+i@{clk\+\_\+i}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{clk\+\_\+i}{clk\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_a51bcb92d1464ea7874528ced3e160ff1}{clk\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_aea39ae165b49f7a12978d9290d22ff85}\label{classtb__alu_1_1sim_aea39ae165b49f7a12978d9290d22ff85}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!error\+\_\+o@{error\+\_\+o}}
\index{error\+\_\+o@{error\+\_\+o}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{error\+\_\+o}{error\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_aea39ae165b49f7a12978d9290d22ff85}{error\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_ab0632c3f5d92d282b6559777bd6dc018}\label{classtb__alu_1_1sim_ab0632c3f5d92d282b6559777bd6dc018}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!finished\+\_\+o@{finished\+\_\+o}}
\index{finished\+\_\+o@{finished\+\_\+o}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{finished\+\_\+o}{finished\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_ab0632c3f5d92d282b6559777bd6dc018}{finished\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_a9782fd33327dd4a14d723cbf74b8cea0}\label{classtb__alu_1_1sim_a9782fd33327dd4a14d723cbf74b8cea0}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!i\+\_\+alu@{i\+\_\+alu}}
\index{i\+\_\+alu@{i\+\_\+alu}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{i\+\_\+alu}{i\_alu}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_a9782fd33327dd4a14d723cbf74b8cea0}{i\+\_\+alu} {\bfseries \textcolor{vhdlchar}{alu}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}\label{classtb__alu_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!I\+E\+EE@{I\+E\+EE}}
\index{I\+E\+EE@{I\+E\+EE}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{I\+E\+EE}{IEEE}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+EE}\hspace{0.3cm}{\ttfamily [Library]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_a8c60ff20331a9cd9b08c5a142fc84aa3}\label{classtb__alu_1_1sim_a8c60ff20331a9cd9b08c5a142fc84aa3}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!op1\+\_\+i@{op1\+\_\+i}}
\index{op1\+\_\+i@{op1\+\_\+i}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{op1\+\_\+i}{op1\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_a8c60ff20331a9cd9b08c5a142fc84aa3}{op1\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_aa276f04f45d1c99bdc54e15f6c7208cb}\label{classtb__alu_1_1sim_aa276f04f45d1c99bdc54e15f6c7208cb}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!op2\+\_\+i@{op2\+\_\+i}}
\index{op2\+\_\+i@{op2\+\_\+i}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{op2\+\_\+i}{op2\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_aa276f04f45d1c99bdc54e15f6c7208cb}{op2\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_a1a0a59366519e7db193082632d0164f8}\label{classtb__alu_1_1sim_a1a0a59366519e7db193082632d0164f8}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!optype\+\_\+i@{optype\+\_\+i}}
\index{optype\+\_\+i@{optype\+\_\+i}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{optype\+\_\+i}{optype\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_a1a0a59366519e7db193082632d0164f8}{optype\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_ae42e6c3352339b3983bdd4a7df3d0c65}\label{classtb__alu_1_1sim_ae42e6c3352339b3983bdd4a7df3d0c65}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!overflow\+\_\+o@{overflow\+\_\+o}}
\index{overflow\+\_\+o@{overflow\+\_\+o}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{overflow\+\_\+o}{overflow\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_ae42e6c3352339b3983bdd4a7df3d0c65}{overflow\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_acdf401306b90eed21a930a1cdc85e912}\label{classtb__alu_1_1sim_acdf401306b90eed21a930a1cdc85e912}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!reset\+\_\+i@{reset\+\_\+i}}
\index{reset\+\_\+i@{reset\+\_\+i}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{reset\+\_\+i}{reset\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_acdf401306b90eed21a930a1cdc85e912}{reset\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_a9dbda0fe1ce0149ac85e0c8e3bc9d201}\label{classtb__alu_1_1sim_a9dbda0fe1ce0149ac85e0c8e3bc9d201}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!result\+\_\+o@{result\+\_\+o}}
\index{result\+\_\+o@{result\+\_\+o}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{result\+\_\+o}{result\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_a9dbda0fe1ce0149ac85e0c8e3bc9d201}{result\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_af79695f4ad70e8ad8db0623ecd408492}\label{classtb__alu_1_1sim_af79695f4ad70e8ad8db0623ecd408492}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!sign\+\_\+o@{sign\+\_\+o}}
\index{sign\+\_\+o@{sign\+\_\+o}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{sign\+\_\+o}{sign\_o}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_af79695f4ad70e8ad8db0623ecd408492}{sign\+\_\+o} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_a414f95cbdddc836387d71b48c83730c8}\label{classtb__alu_1_1sim_a414f95cbdddc836387d71b48c83730c8}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!start\+\_\+i@{start\+\_\+i}}
\index{start\+\_\+i@{start\+\_\+i}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{start\+\_\+i}{start\_i}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_a414f95cbdddc836387d71b48c83730c8}{start\+\_\+i} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{classtb__alu_1_1sim_acd03516902501cd1c7296a98e22c6fcb}\label{classtb__alu_1_1sim_acd03516902501cd1c7296a98e22c6fcb}} 
\index{tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!tb\+\_\+alu\+::sim@{tb\+\_\+alu\+::sim}}
\subsubsection{\texorpdfstring{std\+\_\+logic\+\_\+1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \hyperlink{classtb__alu_1_1sim_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
tb/\hyperlink{tb__alu__sim_8vhd}{tb\+\_\+alu\+\_\+sim.\+vhd}\end{DoxyCompactItemize}
