{"version":"1.1.0","info":[["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1_tb.v",[[[[[["adder",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[0,0],[1,22]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[0,7],[0,12]]],[],["module"]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[5,0]]],[[["a",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[0,13],[0,20]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[0,19],[0,20]]],["adder"],["port","input"]],["b",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[0,22],[0,23]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[0,22],[0,23]]],["adder"],["port","a"]],["cin",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[0,25],[0,28]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[0,25],[0,28]]],["adder"],["port","b"]],["sum",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[1,4],[1,14]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[1,11],[1,14]]],["adder"],["port","output"]],["cout",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[1,16],[1,20]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[1,16],[1,20]]],["adder"],["port","sum"]]]]],[[["n_adder",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[6,0],[6,62]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[6,7],[6,14]]],[],["module"]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[0,16]]],[[["BIT_WIDTH",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[6,17],[6,41]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[6,27],[6,36]]],["n_adder"],["parameter-port","parameter"]],["var_a",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[8,7],[8,32]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[8,27],[8,32]]],["n_adder"],["port"]],["var_b",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[6,50],[6,55]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[6,50],[6,55]]],["n_adder"],["port","var_a"]],["sum",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[6,57],[6,60]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[6,57],[6,60]]],["n_adder"],["port","var_b"]],["var_b",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[9,7],[9,32]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[9,27],[9,32]]],["n_adder"],["port"]],["sum",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[10,8],[10,31]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[10,28],[10,31]]],["n_adder"],["port"]],["carry",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[12,1],[12,29]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[12,24],[12,29]]],["n_adder"],["variable","wire"]],["i",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[14,1],[14,9]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[14,8],[14,9]]],["n_adder"],["variable","genvar"]],["fa",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[18,3],[24,4]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[18,9],[18,11]]],["n_adder"],["instance","adder"]]]]],[[["tb_N_bit_adder",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[26,9]],[[["BIT_WIDTH",[[3,1],[3,26]],[[3,11],[3,20]],["tb_N_bit_adder"],["parameter"]],["input1",[[5,1],[5,29]],[[5,23],[5,29]],["tb_N_bit_adder"],["variable","reg"]],["input2",[[6,1],[6,29]],[[6,23],[6,29]],["tb_N_bit_adder"],["variable","reg"]],["answer",[[8,1],[8,30]],[[8,24],[8,30]],["tb_N_bit_adder"],["variable","wire"]],["uut",[[11,1],[15,2]],[[11,34],[11,37]],["tb_N_bit_adder"],["instance","n_adder"]]]]]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v"]],null,0]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[null,[],null,null,[["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q1.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q2_tb.v",[[],null,0]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q2.v",[[[[[["q2_fsm",[[0,0],[0,53]],[[0,7],[0,13]],[],["module"]],[5,9]],[[["BIT_WIDTH",[[0,16],[0,40]],[[0,26],[0,35]],["q2_fsm"],["parameter-port","parameter"]],["bitstring",[[1,7],[1,36]],[[1,27],[1,36]],["q2_fsm"],["port"]]]]]]],null,0]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3_tb.v",[[[[[["q3",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[0,0],[1,17]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[0,7],[0,9]]],[],["module"]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[0,16]]],[[["s",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[0,10],[0,17]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[0,16],[0,17]]],["q3"],["port","input"]],["r",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[0,19],[0,20]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[0,19],[0,20]]],["q3"],["port","s"]],["d",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[0,22],[0,23]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[0,22],[0,23]]],["q3"],["port","r"]],["y",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[1,7],[1,15]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[1,14],[1,15]]],["q3"],["port","output"]]]]],[[["testbench_q3",[[2,0],[2,20]],[[2,7],[2,19]],[],["module"]],[51,9]],[[["CASES",[[3,1],[3,21]],[[3,11],[3,16]],["testbench_q3"],["parameter"]],["s",[[5,1],[5,20]],[[5,19],[5,20]],["testbench_q3"],["variable","reg"]],["r",[[6,1],[6,20]],[[6,19],[6,20]],["testbench_q3"],["variable","reg"]],["d",[[7,1],[7,20]],[[7,19],[7,20]],["testbench_q3"],["variable","reg"]],["y",[[8,1],[8,21]],[[8,20],[8,21]],["testbench_q3"],["variable","wire"]],["actual",[[9,1],[9,25]],[[9,19],[9,25]],["testbench_q3"],["variable","reg"]],["q3_0",[[10,1],[10,48]],[[10,4],[10,8]],["testbench_q3"],["instance","q3"]],["q3_1",[[11,1],[11,48]],[[11,4],[11,8]],["testbench_q3"],["instance","q3"]],["q3_2",[[12,1],[12,48]],[[12,4],[12,8]],["testbench_q3"],["instance","q3"]],["q3_3",[[13,1],[13,48]],[[13,4],[13,8]],["testbench_q3"],["instance","q3"]],["q3_4",[[14,1],[14,48]],[[14,4],[14,8]],["testbench_q3"],["instance","q3"]],["i",[[15,1],[15,10]],[[15,9],[15,10]],["testbench_q3"],["variable","integer"]]]]]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v"]],null,0]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[null,[],null,null,[["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q3.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4_tb.v",[[[[[["dfaSsR",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[0,0],[0,37]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[0,7],[0,13]]],[],["module"]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[0,16]]],[[["data",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[1,7],[1,11]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[1,7],[1,11]]],["dfaSsR"],["port"]],["clk",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[1,11],[1,16]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[1,13],[1,16]]],["dfaSsR"],["port","data"]],["q",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[0,25],[0,26]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[0,25],[0,26]]],["dfaSsR"],["port","clk"]],["reset_n",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[0,28],[0,35]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[0,28],[0,35]]],["dfaSsR"],["port","q"]],["reset_n",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[1,16],[1,25]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[1,18],[1,25]]],["dfaSsR"],["port","clk"]],["q",["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[2,8],[2,13]]],["file:///Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[2,12],[2,13]]],["dfaSsR"],["port","reg"]]]]],[[["q4_tb",[[2,0],[2,13]],[[2,7],[2,12]],[],["module"]],[27,9]],[[["clk",[[4,1],[4,8]],[[4,5],[4,8]],["q4_tb"],["variable","reg"]],["data",[[5,1],[5,9]],[[5,5],[5,9]],["q4_tb"],["variable","reg"]],["reset_n",[[6,1],[6,12]],[[6,5],[6,12]],["q4_tb"],["variable","reg"]],["q",[[7,1],[7,7]],[[7,6],[7,7]],["q4_tb"],["variable","wire"]],["delay",[[8,1],[8,16]],[[8,11],[8,16]],["q4_tb"],["variable","reg"]],["dff",[[10,1],[10,61]],[[10,8],[10,11]],["q4_tb"],["instance","dfaSsR"]]]]]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v"]],null,0]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[null,[],null,null,[["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q4.v",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q5_tb.v",[[],null,0]],["/Users/jackkilrain/Desktop/Projects/Verilog/VerilogPractice/q5.v",[[],null,0]]]}