         Version 1.0 2009
Features
  PEX 8624 Vitals
                                                              PEX 8624
  o 24-lane, 6-port PCIe Gen2 switch
    - Integrated 5.0 GT/s SerDes
  o 19 x 19mm2, 324-pin FCBGA package            PCIe Gen2, 5.0GT/s 24-lane, 6-port Switch
  o Typical Power: 1.9 Watts
                                               The ExpressLaneTM PEX 8624 device offers PCI Express switching
                                               capability enabling users to add scalable high bandwidth, non-blocking
  PEX 8624 Key Features
                                               interconnection to a wide variety of applications including
  o Standards Compliant
    - PCI Express Base Specification, r2.0     workstations, storage systems, and communications platforms. The
      (backwards compatible w/ PCIe r1.0a/1.1) PEX 8624 is well suited for fan-out, aggregation, and peer-to-peer
    - PCI Power Management Spec, r1.2
    - Microsoft Vista Compliant
                                               applications.
    - Supports Access Control Services
    - Dynamic link-width control               High Performance & Low Packet Latency
    - Dynamic SerDes speed control             The PEX 8624 architecture supports packet cut-thru with a maximum
  o High Performance                           latency of 160ns (x8 to x8). This, combined with large packet memory and
    - Non-blocking switch fabric
    - Full line rate on all ports              non-blocking internal switch architecture, provides full line rate on all ports
    - Packet Cut-Thru with 160ns max packet    for performance-hungry applications such as servers and switch fabrics.
      latency (x8 to x8)                       The low latency enables applications to achieve high throughput and
    - 2KB Max Payload Size                     performance. In addition to low latency, the device supports a max payload
    - Read Pacing (bandwidth throttling)
    - Dual-Cast
                                               size of 2048 bytes, enabling the user to achieve even higher throughput.
  o Flexible Configuration
    - Ports configurable as x1, x2, x4, x8     Data Integrity
    - Registers configurable with strapping    The PEX 8624 provides end-to-end CRC (ECRC) protection and Poison bit
      pins, EEPROM, I2C, or host software      support to enable designs that require end-to-end data integrity. PLX also
    - Lane and polarity reversal
    - Compatible with PCIe 1.0a PM             supports data path parity and memory (RAM) error correction as packets
  o Dual-Host & Fail-Over Support              pass through the switch.
    - Configurable Non-Transparent port
    - Moveable upstream port                   Flexible Register & Port Configuration
    - Crosslink port capability
  o Quality of Service (QoS)
                                               The PEX 8624’s 6 ports can be configured to lane widths of x1, x2, x4, or
    - Eight traffic classes per port           x8. Flexible buffer allocation, along with the device's flexible packet flow
    - Weighted round-robin source              control, maximizes throughput for applications where more traffic flows in
      port arbitration                         the downstream, rather than upstream, direction. Any port can be designated
  o Reliability, Availability, Serviceability  as the upstream port, which
    - 3 Hot Plug Ports with native HP Signals
    - All ports hot plug capable thru I2C      can be changed dynamically.                  x4                       x8
      (Hot Plug Controller on every port)      The PEX 8624 also provides
    - ECRC and Poison bit support              several ways to configure its
    - Data Path parity                         registers. The device can be           PEX 8624                 PEX 8624
    - Memory (RAM) Error Correction
    - INTA# and FATAL_ERR# signals
                                               configured through strapping
    - Advanced Error Reporting                 pins, I2C interface, host
    - Port Status bits and GPIO available      software, or an optional                  5 x4               x4 x4 x4 x4
    - Per port error diagnostics               serial EEPROM. This allows
    - Performance Monitoring                   for easy debug during the                    x8                       x8
      • Per port payload & header counters
                                               development phase,
                                               performance monitoring
                                               during the operation phase,            PEX 8624                 PEX 8624
                                               and driver or software
                                               upgrade. Figure 1 shows
                                               some of the PEX 8624’s                x8 x4 x4                  x8      x8
                                               common port configurations.        Figure 1. Common Port Configurations


Dual-Host & Failover Support                               ports connect to PCI Express slots, each port’s Hot Plug
The PEX 8624 product supports a Non-Transparent            Controller can be used to manage the hot-plug event of
(NT) Port, which enables the implementation of multi-      its associated slot. Every port on the PEX 8624 is
host systems in communications, storage, and blade         equipped with a hot-plug control/status register to
server applications. The NT port allows systems to         support hot-plug capability through external logic via the
isolate host memory domains by presenting the              I2C interface.
processor subsystem as an endpoint rather than another
memory system. Base address registers are used to          SerDes Power and Signal Management
translate addresses; doorbell registers are used to send   The PEX 8624 supports software control of the SerDes
interrupts between the address domains; and scratchpad     outputs to allow optimization of power and signal
registers (accessible by both CPUs) allow inter-           strength in a system. The PLX SerDes implementation
processor communication (see Figure 2).                    supports four levels of power – off, low, typical, and
                                                           high. The SerDes block also supports loop-back modes
                   Primary
                    Primary Host
                            Host    Secondary
                                     Secondary Host
                                               Host        and advanced reporting of error conditions, which
                       CPU               CPU               enables efficient management of the entire system.
                       Root                                Interoperability
                   Complex                                 The PEX 8624 is designed to be fully compliant with the
                                                           PCI Express Base Specification r2.0, and is backwards
                                                           compatible to PCI Express Base Specification r1.1 and
                              NT
                                                           r1.0a. Additionally, it supports auto-negotiation, lane
                   PEX 8624           Non-Transparent      reversal, and polarity reversal. Furthermore, the
                                              Port
                                                           PEX 8624 is designed for Microsoft Vista compliance.
            End        End       End                       All PLX switches undergo thorough interoperability
            Point     Point      Point                     testing in PLX’s Interoperability Lab and compliance
            Figure 2. Non-Transparent Port                 testing at the PCI-SIG plug-fest.
Dual Cast
The PEX 8624 supports Dual Cast, a feature which
allows for the copying of data (e.g. packets) from one     Applications
ingress port to two egress ports allowing for higher
performance in dual-graphics, storage, security, and       Suitable for host-centric as well as peer-to-peer traffic
redundant applications.                                    patterns, the PEX 8624 can be configured for a broad
                                                           range of form factors and applications.
Read Pacing
The Read Pacing feature allows users to throttle the       Host Centric Fan-out
amount of read requests being made by downstream           The PEX 8624, with its symmetric or asymmetric lane
devices. When a downstream device requests several         configuration capability, allows user-specific tuning to a
long reads back-to-back, the Root Complex gets tied up     variety of host-centric applications. Figure 3 shows a
in serving this downstream port. If this port has a narrow typical workstation design where the root complex
link and is therefore slow in receiving these read packets provides a PCI Express link that needs to be expanded to
from the Root Complex, then other downstream ports         a larger number of smaller ports for a variety of I/O
may become starved – thus, impacting performance. The      functions. In this example, the PEX 8624 has an 8-lane
Read Pacing feature enhances performances by allowing      upstream port, and four downstream ports using x4 links.
for the adequate servicing of all downstream devices.
                                                           The PEX 8624 can also be used to create PCIe Gen1 (2.5
Hot Plug for High Availability                             Gbps) ports. The PEX 8624 is backwards compatible
Hot plug capability allows users to replace hardware       with PCIe Gen1 devices. Therefore, the PEX 8624
modules and perform maintenance without powering           enables a Gen 2 native Chip Set to fan-out to Gen 1
down the system. The PEX 8624 hot plug capability          endpoints. In Figure 3, the PCIe slots connected to the
feature makes it suitable for High Availability (HA)       PEX 8624’s downstream ports can be populated with
applications. Three downstream ports include a             either PCIe Gen1 or PCIe Gen 2 devices. Conversely,
Standard Hot Plug Controller. If the PEX 8624 is used in   the PEX 8624 can also be used to create Gen 2 ports on
an application where one or more of its downstream         a Gen 1 native Chip Set in the same fashion.


                        CPU    CPU
                                                                                                 Switch
                                                                                 I/O Blades      Fabric
                        CPU    CPU
                        Chipset             Memory
                x16                  x8
  Endpoint
                  x16
                             PEX 8624
                                                                                             NT
                         x4               x4
          Endpoint                                                                  PEX 8624
                           x4           x4                                          Backplane
                   PCIe Gen1 or PCIe Gen2 slots
                                                                  Figure 5. Bladed Embedded System
               Figure 3. Fan-in/out Usage
                                                         Failover Storage Systems with Dual Cast
Advanced Mezzanine Cards
                                                         The PEX 8624’s Dual Cast feature proves to be very
The PEX 8624’s fan-out capabilities can be utilized on
                                                         useful in storage systems. In the example shown in
Advanced Mezzanine Cards (AMC) for I/O expansion.
                                                         Figure 6, the Dual Cast feature enables the PEX 8624 to
In the example shown below in Figure 4, the PEX 8624
                                                         copy data going to its two downstream ports to the
is used on a Quad-Port Network Interface Card (NIC) in
                                                         backup system and vice versa (see yellow traffic
an AMC form factor. The PEX 8624 uses a x8 upstream
                                                         patterns) in one transaction as opposed to having to
link to the host and four x4 downstream links to to fan-
                                                         execute two separate transactions to send data to the
out to the four MAC/PHY controllers.
                                                         redundant chassis. By offloading the task of backing up
                                                         data onto the secondary system, processor and system
                            x4                           performance is enhanced. Non-Transparent (NT) ports
  10GE           MAC/PHY
                                                         are used to isolate the host domains of the backup
  10GE           MAC/PHY
                            x4                           system from the primary system.
                                                  x8                                                              Backup
                                                              CPU    CPU                           CPU    CPU
                            x4         PEX 8624                                                                    System
  10GE           MAC/PHY                                      CPU    CPU                           CPU    CPU
                            x4
  10GE           MAC/PHY                                                        Memory                           Memory
                                                             Chipset                               Chipset
                                                                x8                                   x8
         Figure 4. Quad-Port 10GE NIC AMC                                                                 PEX
                                                                                    x8
                                                                                                NT        8624
Embedded Systems                                             PEX 8624
The PEX 8624 is well suited for embedded applications       x4                x4             x4               x4
as well. Embedded applications, like the example shown
in Figure 5, commonly use a number of independent
                                                                             NT                    NT
modules for functions such as control plane processing,
data acquisition, or image processing to name a few                PEX 8616              PEX 8616
possibilities. Figure 5 represents a bladed embedded              x4         x4           x4         x4
system utilizing a PEX 8624 to fan-out to the I/O                  FC       FC            FC        FC
Modules. The PEX 8624’s NT port isolates the                     Control  Control       Control   Control
processors on the two switch fabrics.
                                                                  8 Disk Chassis        8 Disk Chassis
                                                               Figure 6. Dual Cast in Storage Systems


    Software Usage Model                                                                      Development Tools
    From a system model viewpoint, each PCI Express port                                      PLX offers hardware and software tools to enable rapid
    is a virtual PCI to PCI bridge device and has its own set                                 customer design activity. These tools consist of a
    of PCI Express configuration registers. It is through the                                 hardware module (PEX 8624RDK), hardware
    upstream port that the BIOS or host can configure the                                     documentation (available at www.plxtech.com), and a
    other ports using standard PCI enumeration. The virtual                                   Software Development Kit (also available at
    PCI to PCI bridges within the PEX 8624 are compliant                                      www.plxtech.com).
    to the PCI and PCI Express system models. The
    Configuration Space Registers (CSRs) in a virtual                                         ExpressLane PEX 8624RDK
    primary/secondary PCI to PCI bridge are accessible by                                     The PEX 8624RDK is a hardware module containing the
    type 0 configuration cycles through the virtual primary                                   PEX 8624 which plugs right into your system. The
    bus interface (matching bus number, device number, and                                    PEX 8624RDK can be used to test and validate customer
    function number).                                                                         software, or used as an evaluation vehicle for PEX 8624
                                                                                              features and benefits. The PEX 8624RDK provides
    Interrupt Sources/Events                                                                  everything that a user needs to get their hardware and
    The PEX 8624 switch supports the INTx interrupt                                           software development started.
    message type (compatible with PCI 2.3 Interrupt signals)
    or Message Signaled Interrupts (MSI) when enabled.                                        Software Development Kit (SDK)
    Interrupts/messages are generated by PEX 8624 for hot                                     PLX’s Software Development Kit is available for
    plug events, doorbell interrupts, baseline error reporting,                               download at www.plxtech.com/sdk. The software
    and advanced error reporting.                                                             development kit includes drivers, source code, and GUI
                                                                                              interfaces to aid in configuring and debugging the
                                                                                              PEX 8624.
                                                 Product Ordering Information
                                                  Part Number                      Description
    PLX Technology, Inc.                          PEX8624-BB50BC                   24-Lane, 6-Port PCI Express Switch (19x19mm2)
    870 Maude Ave.                                PEX8624-BB50BC F                 24-Lane, 6-Port PCI Express Switch, Pb-Free (19x19mm2)
    Sunnyvale, CA 94085 USA                       PEX8624-BB RDK                   PEX 8624 Rapid Development Kit
    info@plxtech.com                             Please visit the PLX Web site at http://www.plxtech.com or contact PLX sales at 408-774-9060 for sampling.
    www.plxtech.com
© 2009 PLX Technology, Inc. All rights reserved. PLX and the PLX logo are registered trademarks of PLX Technology, Inc. ExpressLane is a trademark of PLX Technology,
Inc., which may be registered in some jurisdiction. All other product names that appear in this material are for identification purposes only and are acknowledged to be
trademarks or registered trademarks of their respective companies. Information supplied by PLX is believed to be accurate and reliable, but PLX Technology, Inc. assumes no
responsibility for any errors that may appear in this material. PLX Technology, Inc. reserves the right, without notice, to make changes in product design or specification.
PEX8624-SIL-PB-1.0                                                                                                                                                         04/09


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Broadcom Limited:
 PEX8624-BB50RBC G PEX8624-BB50RBI G
