// SPDX-License-Identifier: MIT OR Apache-2.0
// Copyright (c) 2026 Kevin Read
// hipfire — see LICENSE and NOTICE in the project root.
//
// TODO(F28): `attention_dflash_*` GPU method names conflate the DFlash
// spec-decode project with the generic tiled online-softmax algorithm.
// The "DFlash" in `attention_dflash_f32` / `attention_dflash_wmma_f32`
// is the algorithm family (DFlash = Densely-packed Flash), not the
// spec-decode path. A future rename (e.g. `attention_tiled_f32`) would
// resolve the ambiguity. Low priority — no functional impact.
use crate::context::DispatchCtx;
use crate::tables::KernelRegistry;
use crate::traits::KernelFamily;
use crate::types::*;
use hip_bridge::DeviceBuffer;
use rdna_compute::{Gpu, GpuTensor};

pub struct AttnParams<'a> {
    pub q: &'a GpuTensor,
    pub k: &'a GpuTensor,
    pub v: &'a GpuTensor,
    pub k_cache: &'a GpuTensor,
    pub v_cache: &'a GpuTensor,
    /// TODO(ship 3.1b): llama HFQ8/INT8 attend scales
    pub k_scales: Option<&'a GpuTensor>,
    /// TODO(ship 3.1b): llama HFQ8/INT8 attend scales
    pub v_scales: Option<&'a GpuTensor>,
    // ── Position (dual-type coexistence per D4/F8) ──
    /// Single-token position buffer. Used when `batch_size == 1`.
    /// Ignored when `batch_size > 1` (use `positions` instead).
    pub pos_buf: &'a DeviceBuffer,
    /// 0-based physical position index. `dispatch_*` internally computes
    /// `seq_len = pos + 1`. Callers MUST pass `pos`, never `pos + 1`.
    /// Used only for single-token (`batch_size == 1`).
    pub pos: usize,
    /// Batched position tensor `[n]` i32. Used when `batch_size > 1`.
    /// `None` when `batch_size == 1` (use `pos_buf` instead).
    pub positions: Option<&'a GpuTensor>,
    // ── Dimensions ──
    pub n_heads: usize,
    pub n_kv_heads: usize,
    pub head_dim: usize,
    /// Maximum KV cache capacity (= max_seq for batched kernels).
    pub physical_cap: usize,
    /// Batch size. REQUIRED: `1` for decode/per-token, `>1` for batched prefill.
    pub batch_size: usize,
    /// Batched attend loop bound (= start_pos + n). `0` when `batch_size == 1`.
    pub max_ctx_len: usize,
    // ── Flash attention scratch ──
    pub flash_partials: Option<&'a GpuTensor>,
    pub givens_cos: Option<&'a GpuTensor>,
    pub givens_sin: Option<&'a GpuTensor>,
    // ── Tree-verify (spec-decode) ──
    /// `[n×n]` additive bias matrix. `Some` → tree-verify, `None` → causal.
    pub tree_bias: Option<&'a GpuTensor>,
    /// Tree window start (0 for plain causal).
    pub block_start: usize,
    /// Tree window cols (0 for plain causal).
    pub block_cols: usize,
    /// Optional Qwen decode gate. When present on the narrow Q8 single-token
    /// path, the family pairs the K/V writes and applies the gate plus MQ
    /// rotation in the flash-reduce epilogue; all other callers leave this
    /// `None`.
    pub output_gate: Option<&'a GpuTensor>,
    pub output: &'a GpuTensor,
}

impl<'a> AttnParams<'a> {
    /// Returns the batched positions tensor, asserting `batch_size > 1`.
    pub fn positions(&self) -> &'a GpuTensor {
        debug_assert!(
            self.batch_size > 1,
            "positions() called with batch_size == 1"
        );
        self.positions
            .expect("positions required for batch_size > 1")
    }
}

#[inline]
fn is_contiguous_prefill_prefix(pos: usize, batch_size: usize, max_ctx_len: usize) -> bool {
    pos.checked_add(batch_size) == Some(max_ctx_len)
}

#[inline]
fn native_asym4_wmma_eligible(
    batch_size: usize,
    partials_numel: usize,
    n_heads: usize,
    max_ctx_len: usize,
    head_dim: usize,
    tile_size: usize,
) -> bool {
    const BLOCK_M: usize = 16;
    if batch_size < BLOCK_M || batch_size % BLOCK_M != 0 || tile_size == 0 {
        return false;
    }
    let max_tiles = max_ctx_len.div_ceil(tile_size);
    n_heads
        .checked_mul(max_tiles)
        .and_then(|n| n.checked_mul(2 + head_dim))
        .and_then(|n| n.checked_mul(BLOCK_M))
        .is_some_and(|required| partials_numel >= required)
}

pub struct AttentionFamily {
    registry: KernelRegistry,
}

impl AttentionFamily {
    pub fn new() -> Self {
        let mut registry = KernelRegistry::new();
        super::super::tables::attention_table::populate(&mut registry);
        registry
            .validate()
            .expect("attention kernel table has empty entries");
        Self { registry }
    }

    pub fn registry(&self) -> &KernelRegistry {
        &self.registry
    }

    pub fn resolve(
        &self,
        key: KernelKey,
        ctx: &DispatchCtx,
        shape: Option<&ShapeInfo>,
    ) -> Result<&KernelVariant, DispatchError> {
        self.registry.resolve(key, ctx, shape)
    }

    /// Paired write-then-attend entry point (Phase 0.3). Takes a `KvTierPlan`
    /// carrying both the write key and attend key derived from the same
    /// `KvTierInputs`. Enforces the tier-match debug_assert before dispatch.
    /// Threads `ShapeInfo` derived from `plan.batch_size` into `resolve()`
    /// so that `BatchGt(1)`/`BatchEq(1)` shape gates actually fire.
    pub fn run_attention(
        &self,
        ctx: &DispatchCtx,
        gpu: &mut Gpu,
        plan: &crate::families::kv_tier::KvTierPlan,
        io: &AttnParams,
    ) -> Result<(), DispatchError> {
        let shape = ShapeInfo {
            batch_size: plan.batch_size,
            head_dim: io.head_dim,
            // seq_len: pos+1 for single-token, max_ctx_len for batched.
            // No predicate currently gates on m, but populate correctly
            // so future MLt/Ge predicates don't silently evaluate vs 0.
            m: if plan.batch_size > 1 {
                io.max_ctx_len
            } else {
                io.pos + 1
            },
            is_tree: io.tree_bias.is_some(),
        };
        self.resolve(plan.write_key, ctx, Some(&shape))?; // arch-gate check
        dispatch_kv_write(gpu, plan.write_key, plan, io)?;
        let attend_var = self.resolve(plan.attend_key, ctx, Some(&shape))?;
        dispatch_attend(ctx, gpu, plan.attend_key, attend_var.tile, plan, io)
    }

    /// Full-attention entry point (no KV cache — vision / DFlash cross-attention).
    /// Resolves under the given key (AttnFullF16 / AttnFullF32 / causal variants)
    /// and dispatches on the resolved variant's `tile`. The caller is responsible
    /// for ensuring K/V dtype matches the key (F16 for AttnFullF16*, F32 for
    /// AttnFullF32*).
    pub fn run_full_attention(
        &self,
        ctx: &DispatchCtx,
        gpu: &mut Gpu,
        io: &FullAttnParams,
    ) -> Result<(), DispatchError> {
        let shape = ShapeInfo {
            // For vision: batch = n_patches, m = seq_len. For DFlash: batch = n, m = seq_len.
            batch_size: io.n,
            head_dim: io.head_dim,
            m: io.seq_len,
            is_tree: false,
        };
        let variant = self.resolve(io.key, ctx, Some(&shape))?;
        dispatch_full_attention(gpu, io.key, variant.tile, io)
    }
}

/// Parameters for full-attention (no KV cache). Used by dots-ocr vision
/// attention and DFlash draft-decoder cross-attention.
pub struct FullAttnParams<'a> {
    /// Determines K/V dtype and causal/non-causal mode:
    /// - AttnFullF16: F16 K/V, non-causal
    /// - AttnFullF32: F32 K/V, non-causal
    /// - AttnFullF16Causal: F16 K/V, causal
    /// - AttnFullF32Causal: F32 K/V, causal
    pub key: KernelKey,
    pub q: &'a GpuTensor,
    /// K tensor. dtype must match key: F16 for AttnFullF16*, F32 for AttnFullF32*.
    pub k: &'a GpuTensor,
    /// V tensor. Same dtype constraint as k.
    pub v: &'a GpuTensor,
    pub out: &'a GpuTensor,
    /// Number of query rows (n_patches for vision, n for DFlash).
    pub n: usize,
    /// Sequence length (= n for self-attention).
    pub seq_len: usize,
    pub n_heads: usize,
    pub n_kv_heads: usize,
    pub head_dim: usize,
}

impl KernelFamily for AttentionFamily {
    fn name(&self) -> &'static str {
        "attention"
    }
}

macro_rules! hip {
    ($e:expr) => {
        $e.map_err(|e| DispatchError::Hip(e.to_string()))
    };
}

// ── Full attention dispatch (no KV cache — vision / DFlash) ──

fn dispatch_full_attention(
    gpu: &mut Gpu,
    key: KernelKey,
    tile: TileImpl,
    io: &FullAttnParams,
) -> Result<(), DispatchError> {
    use KernelKey::*;
    match tile {
        // ── Non-causal, F16 K/V ──
        TileImpl::DflashV5 | TileImpl::DflashV5Gfx12 => {
            debug_assert_eq!(key, AttnFullF16);
            hip!(gpu.attention_dflash_wmma_m64_n32_f16kv_v5_f32(
                io.q,
                io.k,
                io.v,
                io.out,
                io.n,
                io.seq_len,
                io.n_heads,
                io.n_kv_heads,
                io.head_dim,
            ))?;
            Ok(())
        }
        TileImpl::DflashN128 => {
            debug_assert_eq!(key, AttnFullF16);
            hip!(gpu.attention_dflash_wmma_n128_f16kv_f32(
                io.q,
                io.k,
                io.v,
                io.out,
                io.n,
                io.seq_len,
                io.n_heads,
                io.n_kv_heads,
                io.head_dim,
            ))?;
            Ok(())
        }
        // ── Non-causal, F32 K/V ──
        TileImpl::DflashN64 => {
            debug_assert_eq!(key, AttnFullF32);
            hip!(gpu.attention_dflash_wmma_n64_f32(
                io.q, io.k, io.v, io.out, io.n, io.seq_len,
                io.n_heads, io.n_kv_heads, io.head_dim,
            ))?;
            Ok(())
        }
        TileImpl::DflashM32 => {
            debug_assert_eq!(key, AttnFullF32);
            hip!(gpu.attention_dflash_wmma_m32_f32(
                io.q,
                io.k,
                io.v,
                io.out,
                io.n,
                io.seq_len,
                io.n_heads,
                io.n_kv_heads,
                io.head_dim,
            ))?;
            Ok(())
        }
        TileImpl::DflashWmmaF32 => {
            debug_assert_eq!(key, AttnFullF32);
            hip!(gpu.attention_dflash_wmma_f32(
                io.q,
                io.k,
                io.v,
                io.out,
                io.n,
                io.seq_len,
                io.n_heads,
                io.n_kv_heads,
                io.head_dim,
            ))?;
            Ok(())
        }
        TileImpl::DflashScalar => {
            debug_assert!(
                key == AttnFullF32,
                "DflashScalar only valid for AttnFullF32"
            );
            hip!(gpu.attention_dflash_f32(
                io.q,
                io.k,
                io.v,
                io.out,
                io.n,
                io.seq_len,
                io.n_heads,
                io.n_kv_heads,
                io.head_dim,
            ))?;
            Ok(())
        }
        // ── Causal, F16 K/V ──
        TileImpl::DflashV3Causal | TileImpl::DflashV3CausalGfx12 => {
            debug_assert_eq!(key, AttnFullF16Causal);
            hip!(gpu.attention_dflash_wmma_m64_n128_f16kv_v3_causal_f32(
                io.q,
                io.k,
                io.v,
                io.out,
                io.n,
                io.seq_len,
                io.n_heads,
                io.n_kv_heads,
                io.head_dim,
            ))?;
            Ok(())
        }
        // ── Causal, F32 K/V ──
        TileImpl::CausalScalar => {
            debug_assert_eq!(key, AttnFullF32Causal);
            hip!(gpu.attention_causal_batched(
                io.q,
                io.k,
                io.v,
                io.out,
                io.seq_len,
                io.n_heads,
                io.n_kv_heads,
                io.head_dim,
            ))?;
            Ok(())
        }
        _ => Err(DispatchError::UnsupportedVariant {
            family: "attention/full",
            variant: "unhandled tile variant",
            arch: "",
            quant: "",
        }),
    }
}

// ── KV Cache Write dispatch ────────────────────────────

fn dispatch_kv_write(
    gpu: &mut Gpu,
    key: KernelKey,
    plan: &crate::families::kv_tier::KvTierPlan,
    io: &AttnParams,
) -> Result<(), DispatchError> {
    match key {
        // ── Single-token (decode / per-token fallback) ──
        KernelKey::KvWriteF32 => {
            debug_assert_eq!(plan.batch_size, 1);
            let kv_dim = io.n_kv_heads * io.head_dim;
            hip!(gpu.kv_cache_write(io.k_cache, io.k, io.pos_buf, kv_dim))?;
            hip!(gpu.kv_cache_write(io.v_cache, io.v, io.pos_buf, kv_dim))
        }
        KernelKey::KvWriteQ8_0 => {
            debug_assert_eq!(plan.batch_size, 1);
            if io.output_gate.is_some() {
                hip!(gpu.kv_cache_write_q8_0_pair(
                    io.k_cache,
                    io.v_cache,
                    io.k,
                    io.v,
                    io.pos_buf,
                    io.n_kv_heads,
                    io.head_dim,
                ))
            } else {
                hip!(gpu.kv_cache_write_q8_0(
                    io.k_cache,
                    io.k,
                    io.pos_buf,
                    io.n_kv_heads,
                    io.head_dim
                ))?;
                hip!(gpu.kv_cache_write_q8_0(
                    io.v_cache,
                    io.v,
                    io.pos_buf,
                    io.n_kv_heads,
                    io.head_dim,
                ))
            }
        }
        KernelKey::KvWriteAsym4 => {
            debug_assert_eq!(plan.batch_size, 1);
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_asym4_fused(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.pos_buf,
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
            ))
        }
        KernelKey::KvWriteAsym4Fwht => {
            debug_assert_eq!(plan.batch_size, 1);
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_fwht4_fused(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.pos_buf,
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
                plan.v_mode_bits,
            ))
        }
        KernelKey::KvWriteAsym3 => {
            debug_assert_eq!(plan.batch_size, 1);
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_asym3_fused(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.pos_buf,
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
            ))
        }
        KernelKey::KvWriteAsym3Fwht => {
            debug_assert_eq!(plan.batch_size, 1);
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_fwht3_fused(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.pos_buf,
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
                plan.v_mode_bits,
            ))
        }
        KernelKey::KvWriteAsym2 => {
            debug_assert_eq!(plan.batch_size, 1);
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_asym2_fused(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.pos_buf,
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
            ))
        }
        KernelKey::KvWriteAsym2Fwht => {
            debug_assert_eq!(plan.batch_size, 1);
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_fwht2_fused(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.pos_buf,
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
                plan.v_mode_bits,
            ))
        }

        // ── Batched (prefill / tree-verify) ──
        KernelKey::KvWriteAsym4Batched => {
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_asym4_batched(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.positions(),
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
                io.batch_size,
            ))
        }
        KernelKey::KvWriteAsym4FwhtBatched => {
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_fwht4_batched(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.positions(),
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
                io.batch_size,
                plan.v_mode_bits,
            ))
        }
        KernelKey::KvWriteAsym3Batched => {
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_asym3_batched(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.positions(),
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
                io.batch_size,
            ))
        }
        KernelKey::KvWriteAsym3FwhtBatched => {
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_fwht3_batched(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.positions(),
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
                io.batch_size,
                plan.v_mode_bits,
            ))
        }
        KernelKey::KvWriteAsym2Batched => {
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_asym2_batched(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.positions(),
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
                io.batch_size,
            ))
        }
        KernelKey::KvWriteAsym2FwhtBatched => {
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            hip!(gpu.kv_cache_write_fwht2_batched(
                io.k_cache,
                io.v_cache,
                io.k,
                io.v,
                io.positions(),
                ct,
                st,
                io.n_kv_heads,
                io.head_dim,
                io.batch_size,
                plan.v_mode_bits,
            ))
        }
        KernelKey::KvWriteQ8_0Batched => {
            // Q8 batched write is called twice (K, then V) — not fused.
            let pos = io.positions();
            hip!(gpu.kv_cache_write_q8_0_batched(
                io.k_cache,
                io.k,
                pos,
                io.n_kv_heads,
                io.head_dim,
                io.batch_size,
            ))?;
            hip!(gpu.kv_cache_write_q8_0_batched(
                io.v_cache,
                io.v,
                pos,
                io.n_kv_heads,
                io.head_dim,
                io.batch_size,
            ))
        }

        // ── Llama legacy (decode only, no batched variants) ──
        KernelKey::KvWriteHfq4 => {
            debug_assert_eq!(plan.batch_size, 1);
            hip!(gpu.kv_cache_write_hfq4(
                io.k_cache,
                io.k,
                io.pos_buf,
                io.n_kv_heads,
                io.head_dim,
            ))?;
            hip!(gpu.kv_cache_write_hfq4(io.v_cache, io.v, io.pos_buf, io.n_kv_heads, io.head_dim,))
        }
        KernelKey::KvWriteQ4 => {
            debug_assert_eq!(plan.batch_size, 1);
            hip!(gpu.kv_cache_write_q4(io.k_cache, io.k, io.pos_buf, io.n_kv_heads, io.head_dim,))?;
            hip!(gpu.kv_cache_write_q4(io.v_cache, io.v, io.pos_buf, io.n_kv_heads, io.head_dim,))
        }
        KernelKey::KvWriteInt8c => {
            debug_assert_eq!(plan.batch_size, 1);
            hip!(gpu.kv_cache_write_int8c_f16(
                io.k_cache,
                io.k,
                io.pos_buf,
                io.n_kv_heads,
                io.head_dim
            ))?;
            hip!(gpu.kv_cache_write_int8c_f16(
                io.v_cache,
                io.v,
                io.pos_buf,
                io.n_kv_heads,
                io.head_dim
            ))
        }
        KernelKey::KvWriteHfq8 => {
            debug_assert_eq!(plan.batch_size, 1);
            let ks = io.k_scales.expect("hfq8 KV write requires k_scales");
            let vs = io.v_scales.expect("hfq8 KV write requires v_scales");
            hip!(gpu.kv_cache_write_hfq8(
                io.k_cache,
                ks,
                io.k,
                io.pos_buf,
                io.n_kv_heads,
                io.head_dim
            ))?;
            hip!(gpu.kv_cache_write_hfq8(
                io.v_cache,
                vs,
                io.v,
                io.pos_buf,
                io.n_kv_heads,
                io.head_dim
            ))
        }

        _ => Err(DispatchError::UnsupportedVariant {
            family: "attention/kv_write",
            variant: "unhandled key — missing dispatch arm",
            arch: "",
            quant: "",
        }),
    }
}

// ── Attention dispatch ─────────────────────────────────

/// Default envelope for the gfx12 16-query Q8 WMMA prefill kernel.
///
/// R9700/ROCm 7.14, `nh=8,nkv=2,hd=256`, fresh-process medians after three
/// discarded warmups (five processes, eleven timed kernel iterations each):
///
/// - ctx 8K:  #554 M4 5.670 ms, query16 2.836 ms (1.999x)
/// - ctx 32K: #554 M4 21.524 ms, query16 10.704 ms (2.011x)
///
/// At least 128 `(query tile, head)` workgroups are needed to cover the GPU.
/// Above ~60K the combined K+V working set crosses the R9700 last-level-cache
/// boundary and the lower-workgroup query16 path can lose, so 32K is the
/// certified upper bound. Explicit `HIPFIRE_FLASH_PREFILL=1` remains available
/// for research outside this envelope.
fn gfx12_query16_default_eligible(
    n_heads: usize,
    head_dim: usize,
    batch_size: usize,
    max_ctx_len: usize,
) -> bool {
    const QUERY_TILE: usize = 16;
    const MIN_WORKGROUPS: usize = 128;
    const MIN_CTX: usize = 256;
    const MAX_CTX: usize = 32_768;

    matches!(head_dim, 64 | 128 | 256)
        && (MIN_CTX..=MAX_CTX).contains(&max_ctx_len)
        && batch_size.div_ceil(QUERY_TILE) * n_heads >= MIN_WORKGROUPS
}

#[inline]
fn gfx12_query16_workload_eligible(ctx: &DispatchCtx) -> bool {
    ctx.workload != crate::context::DispatchWorkload::SpeculativeVerify
}

/// Default-on query16 is measured only on gfx1201 (R9700). Sibling gfx12 atoms
/// and other families stay opt-in via explicit `HIPFIRE_FLASH_PREFILL=1`.
#[inline]
fn gfx12_query16_arch_default_eligible(arch: &str) -> bool {
    arch == "gfx1201"
}

fn dispatch_attend(
    ctx: &DispatchCtx,
    gpu: &mut Gpu,
    key: KernelKey,
    tile: TileImpl,
    plan: &crate::families::kv_tier::KvTierPlan,
    io: &AttnParams,
) -> Result<(), DispatchError> {
    // Tile-first dispatch: tile variants get their own arms, key-only dispatch
    // lives under TileImpl::None.
    match tile {
        TileImpl::Asym4WmmaTile => {
            debug_assert_eq!(key, KernelKey::AttnFlashAsym4BatchedMasked);
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            let fp = io.flash_partials.unwrap();
            #[cfg(feature = "flash-attn-ck")]
            let contiguous_prefix =
                is_contiguous_prefill_prefix(io.pos, io.batch_size, io.max_ctx_len);
            #[cfg(feature = "flash-attn-ck")]
            let flash_force_off = matches!(
                hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL")
                    .ok()
                    .as_deref(),
                Some("0") | Some("off") | Some("false")
            );
            #[cfg(feature = "flash-attn-ck")]
            if !flash_force_off
                && hip!(gpu.try_flash_attn_ck_asym4_givens_prefill(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    ct,
                    st,
                    io.batch_size,
                    io.max_ctx_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    contiguous_prefix,
                    io.tree_bias.is_some(),
                    usize::try_from(plan.window).unwrap_or(usize::MAX),
                    io.block_start,
                    io.block_cols,
                ))?
            {
                return Ok(());
            }
            if !native_asym4_wmma_eligible(
                io.batch_size,
                fp.numel(),
                io.n_heads,
                io.max_ctx_len,
                io.head_dim,
                gpu.attn_tile_size(),
            ) {
                return hip!(gpu.attention_flash_asym4_batched_masked(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.positions(),
                    ct,
                    st,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    io.max_ctx_len,
                    io.batch_size,
                    fp,
                    io.tree_bias,
                    io.block_start,
                    io.block_cols,
                ));
            }
            hip!(gpu.attention_flash_asym4_wmma_tile_batched(
                io.q,
                io.k_cache,
                io.v_cache,
                io.output,
                io.positions(),
                ct,
                st,
                io.n_heads,
                io.n_kv_heads,
                io.head_dim,
                io.physical_cap,
                io.max_ctx_len,
                io.batch_size,
                fp,
                io.tree_bias,
                io.block_start,
                io.block_cols,
            ))
        }
        TileImpl::Asym4WmmaTileGfx12 => {
            debug_assert_eq!(key, KernelKey::AttnFlashAsym4BatchedMasked);
            let ct = io.givens_cos.unwrap();
            let st = io.givens_sin.unwrap();
            let fp = io.flash_partials.unwrap();
            #[cfg(feature = "flash-attn-ck")]
            let contiguous_prefix =
                is_contiguous_prefill_prefix(io.pos, io.batch_size, io.max_ctx_len);
            #[cfg(feature = "flash-attn-ck")]
            let flash_force_off = matches!(
                hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL")
                    .ok()
                    .as_deref(),
                Some("0") | Some("off") | Some("false")
            );
            #[cfg(feature = "flash-attn-ck")]
            if !flash_force_off
                && hip!(gpu.try_flash_attn_ck_asym4_givens_prefill(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    ct,
                    st,
                    io.batch_size,
                    io.max_ctx_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    contiguous_prefix,
                    io.tree_bias.is_some(),
                    usize::try_from(plan.window).unwrap_or(usize::MAX),
                    io.block_start,
                    io.block_cols,
                ))?
            {
                return Ok(());
            }
            if !native_asym4_wmma_eligible(
                io.batch_size,
                fp.numel(),
                io.n_heads,
                io.max_ctx_len,
                io.head_dim,
                gpu.attn_tile_size(),
            ) {
                return hip!(gpu.attention_flash_asym4_batched_masked(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.positions(),
                    ct,
                    st,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    io.max_ctx_len,
                    io.batch_size,
                    fp,
                    io.tree_bias,
                    io.block_start,
                    io.block_cols,
                ));
            }
            hip!(gpu.attention_flash_asym4_wmma_tile_batched_gfx12(
                io.q,
                io.k_cache,
                io.v_cache,
                io.output,
                io.positions(),
                ct,
                st,
                io.n_heads,
                io.n_kv_heads,
                io.head_dim,
                io.physical_cap,
                io.max_ctx_len,
                io.batch_size,
                fp,
                io.tree_bias,
                io.block_start,
                io.block_cols,
            ))
        }
        TileImpl::None => match key {
            // ── Single-token (decode / per-token fallback) ──
            KernelKey::AttnF32 => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                hip!(gpu.attention_f32(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                ))
            }
            KernelKey::AttnFlashQ8_0 => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let fp = io.flash_partials.unwrap();
                if let Some(gate) = io.output_gate {
                    hip!(gpu.attention_flash_q8_0_gated_mq_rotate_gfx1100(
                        io.q,
                        io.k_cache,
                        io.v_cache,
                        io.output,
                        gate,
                        io.pos_buf,
                        seq_len,
                        io.n_heads,
                        io.n_kv_heads,
                        io.head_dim,
                        io.physical_cap,
                        fp,
                    ))
                } else {
                    hip!(gpu.attention_flash_q8_0(
                        io.q,
                        io.k_cache,
                        io.v_cache,
                        io.output,
                        io.pos_buf,
                        seq_len,
                        io.n_heads,
                        io.n_kv_heads,
                        io.head_dim,
                        io.physical_cap,
                        fp,
                    ))
                }
            }
            KernelKey::AttnFlashQ8_0Windowed => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let fp = io.flash_partials.unwrap();
                // window comes from the plan (cohere2moe: sliding_window on
                // Sliding layers, 0 on full layers; 0 == plain flash).
                hip!(gpu.attention_flash_q8_0_windowed(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    fp,
                    plan.window,
                ))
            }
            KernelKey::AttnQ8_0Kv => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                hip!(gpu.attention_q8_0_kv(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                ))
            }
            KernelKey::AttnFlashAsym4 => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_flash_asym4(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    ct,
                    st,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    fp,
                ))
            }
            KernelKey::AttnFlashAsym4Fwht => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_flash_fwht4(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    ct,
                    st,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    fp,
                    plan.v_mode_bits,
                ))
            }
            KernelKey::AttnFlashAsym3 => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_flash_asym3(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    ct,
                    st,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    fp,
                    io.output_gate,
                ))
            }
            KernelKey::AttnFlashAsym3Fwht => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_flash_fwht3(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    ct,
                    st,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    fp,
                    plan.v_mode_bits,
                ))
            }
            KernelKey::AttnFlashAsym2 => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_flash_asym2(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    ct,
                    st,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    fp,
                ))
            }
            KernelKey::AttnFlashAsym2Fwht => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_flash_fwht2(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    ct,
                    st,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    fp,
                    plan.v_mode_bits,
                ))
            }
            KernelKey::AttnGqaFused => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                hip!(gpu.attention_flash_gqa_fused(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                ))
            }
            // F32 GQA-flash decode family (qwen2). All three take the flash
            // partials buffer; seq_len = io.pos+1, max_seq = io.physical_cap.
            KernelKey::AttnGqaWarp => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_gqa_warp(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    fp,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                ))
            }
            KernelKey::AttnFlashGqa => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_flash_gqa(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    fp,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                ))
            }
            KernelKey::AttnFlash => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_flash(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    fp,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                ))
            }

            // ── Llama legacy quant KV (decode only) ──
            KernelKey::AttnHfq4Kv => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                hip!(gpu.attention_hfq4_kv(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                ))
            }
            KernelKey::AttnInt8cKv => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                hip!(gpu.attention_int8c_f16_kv(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                ))
            }
            KernelKey::AttnHfq8Kv => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                let ks = io.k_scales.expect("hfq8 attend requires k_scales");
                let vs = io.v_scales.expect("hfq8 attend requires v_scales");
                hip!(gpu.attention_hfq8_kv(
                    io.q,
                    io.k_cache,
                    ks,
                    io.v_cache,
                    vs,
                    io.output,
                    io.pos_buf,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                ))
            }
            KernelKey::AttnQ4Kv => {
                debug_assert_eq!(plan.batch_size, 1);
                let seq_len = io.pos + 1;
                hip!(gpu.attention_q4kv(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.pos_buf,
                    seq_len,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                ))
            }

            // ── Batched (prefill / tree-verify) ──
            KernelKey::AttnFlashAsym4BatchedMasked => {
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                #[cfg(feature = "flash-attn-ck")]
                let contiguous_prefix =
                    is_contiguous_prefill_prefix(io.pos, io.batch_size, io.max_ctx_len);
                #[cfg(feature = "flash-attn-ck")]
                let flash_force_off = matches!(
                    hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL")
                        .ok()
                        .as_deref(),
                    Some("0") | Some("off") | Some("false")
                );
                #[cfg(feature = "flash-attn-ck")]
                if !flash_force_off
                    && hip!(gpu.try_flash_attn_ck_asym4_givens_prefill(
                        io.q,
                        io.k_cache,
                        io.v_cache,
                        io.output,
                        ct,
                        st,
                        io.batch_size,
                        io.max_ctx_len,
                        io.n_heads,
                        io.n_kv_heads,
                        io.head_dim,
                        contiguous_prefix,
                        io.tree_bias.is_some(),
                        usize::try_from(plan.window).unwrap_or(usize::MAX),
                        io.block_start,
                        io.block_cols,
                    ))?
                {
                    return Ok(());
                }
                hip!(gpu.attention_flash_asym4_batched_masked(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.positions(),
                    ct,
                    st,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    io.max_ctx_len,
                    io.batch_size,
                    fp,
                    io.tree_bias,
                    io.block_start,
                    io.block_cols,
                ))
            }
            KernelKey::AttnFlashAsym4FwhtBatchedMasked => {
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                #[cfg(feature = "flash-attn-ck")]
                let contiguous_prefix =
                    is_contiguous_prefill_prefix(io.pos, io.batch_size, io.max_ctx_len);
                #[cfg(feature = "flash-attn-ck")]
                let flash_force_off = matches!(
                    hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL")
                        .ok()
                        .as_deref(),
                    Some("0") | Some("off") | Some("false")
                );
                #[cfg(feature = "flash-attn-ck")]
                if !flash_force_off
                    && plan.v_mode_bits == 8
                    && hip!(gpu.try_flash_attn_ck_asym4_fwht_prefill(
                        io.q,
                        io.k_cache,
                        io.v_cache,
                        io.output,
                        ct,
                        st,
                        io.batch_size,
                        io.max_ctx_len,
                        io.n_heads,
                        io.n_kv_heads,
                        io.head_dim,
                        contiguous_prefix,
                        io.tree_bias.is_some(),
                        usize::try_from(plan.window).unwrap_or(usize::MAX),
                        io.block_start,
                        io.block_cols,
                    ))?
                {
                    return Ok(());
                }
                hip!(gpu.attention_flash_fwht4_batched_masked(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.positions(),
                    ct,
                    st,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    io.max_ctx_len,
                    io.batch_size,
                    fp,
                    io.tree_bias,
                    io.block_start,
                    io.block_cols,
                    plan.v_mode_bits,
                ))
            }
            KernelKey::AttnFlashAsym3BatchedMasked => {
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                let flash_force_off = matches!(
                    hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL")
                        .ok()
                        .as_deref(),
                    Some("0") | Some("off") | Some("false")
                );
                #[cfg(feature = "flash-attn-ck")]
                if !flash_force_off {
                    let contiguous_prefix =
                        is_contiguous_prefill_prefix(io.pos, io.batch_size, io.max_ctx_len);
                    if hip!(gpu.try_flash_attn_ck_asym3_givens_prefill(
                        io.q,
                        io.k_cache,
                        io.v_cache,
                        io.output,
                        ct,
                        st,
                        io.batch_size,
                        io.max_ctx_len,
                        io.n_heads,
                        io.n_kv_heads,
                        io.head_dim,
                        contiguous_prefix,
                        io.tree_bias.is_some(),
                        usize::try_from(plan.window).unwrap_or(usize::MAX),
                        io.block_start,
                        io.block_cols,
                    ))? {
                        return Ok(());
                    }
                }
                let _ = flash_force_off;
                hip!(gpu.attention_flash_asym3_batched_masked(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.positions(),
                    ct,
                    st,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    io.max_ctx_len,
                    io.batch_size,
                    fp,
                    io.tree_bias,
                    io.block_start,
                    io.block_cols,
                ))
            }
            KernelKey::AttnFlashAsym3FwhtBatchedMasked => {
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                let flash_force_off = matches!(
                    hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL")
                        .ok()
                        .as_deref(),
                    Some("0") | Some("off") | Some("false")
                );
                #[cfg(feature = "flash-attn-ck")]
                if !flash_force_off && plan.v_mode_bits == 8 {
                    let contiguous_prefix =
                        is_contiguous_prefill_prefix(io.pos, io.batch_size, io.max_ctx_len);
                    if hip!(gpu.try_flash_attn_ck_asym3_fwht_prefill(
                        io.q,
                        io.k_cache,
                        io.v_cache,
                        io.output,
                        ct,
                        st,
                        io.batch_size,
                        io.max_ctx_len,
                        io.n_heads,
                        io.n_kv_heads,
                        io.head_dim,
                        contiguous_prefix,
                        io.tree_bias.is_some(),
                        usize::try_from(plan.window).unwrap_or(usize::MAX),
                        io.block_start,
                        io.block_cols,
                    ))? {
                        return Ok(());
                    }
                }
                let _ = flash_force_off;
                hip!(gpu.attention_flash_fwht3_batched_masked(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.positions(),
                    ct,
                    st,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    io.max_ctx_len,
                    io.batch_size,
                    fp,
                    io.tree_bias,
                    io.block_start,
                    io.block_cols,
                    plan.v_mode_bits,
                ))
            }
            // 2-bit: _batched only (no _masked — tree-verify gap)
            KernelKey::AttnFlashAsym2Batched => {
                debug_assert!(
                    io.tree_bias.is_none(),
                    "asym2 has no _batched_masked variant"
                );
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_flash_asym2_batched(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.positions(),
                    ct,
                    st,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    io.max_ctx_len,
                    io.batch_size,
                    fp,
                ))
            }
            KernelKey::AttnFlashAsym2FwhtBatched => {
                debug_assert!(
                    io.tree_bias.is_none(),
                    "asym2 fwht has no _batched_masked variant"
                );
                let ct = io.givens_cos.unwrap();
                let st = io.givens_sin.unwrap();
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_flash_fwht2_batched(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.positions(),
                    ct,
                    st,
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    io.max_ctx_len,
                    io.batch_size,
                    fp,
                    plan.v_mode_bits,
                ))
            }
            // Q8_0 batched: single-launch LDS-backed kernel for short ctx, tiled
            // flash kernel (partials + reduce pass) for long ctx.
            //
            // The crossover is NOT a capacity margin — it is the measured point
            // where the LDS kernel stops being faster. Its shared memory grows
            // LINEARLY with context: (max_ctx_len + nthreads + head_dim) * 4. At
            // ctx 14336 / head_dim 256 that is 59,392 B of the 65,536 B limit, so
            // only ONE such workgroup fits per CU and occupancy collapses. The
            // tiled kernel uses fixed O(tile) LDS and holds occupancy flat. So
            // "fits in 64 KB" (~16K tokens) is NOT the same question as "is still
            // faster", and the original 8192-for-margin comment conflated them.
            //
            // Measured on gfx1201 (R9700, ROCm 7.14), --kv-mode q8, prefill tok/s,
            // 3 fresh processes x 3 samples per context, per-rep VRAM verified
            // constant. Fixtures by digest: 27B `86a5f80f..`, 0.8b `aedfe31b..`.
            //
            //   RAISING to 15616 REGRESSES, and worsens as ctx grows:
            //     ctx      8704   10240   12288   14336
            //     27B     0.970x  0.902x  0.789x  0.720x
            //     0.8b    0.948x  0.849x  0.712x  0.637x
            //
            //   LOWERING to 4096 WINS, monotonically in ctx:
            //     ctx      4096*   5120    6144    6656    7168    8192
            //     27B     0.996x  1.025x  1.052x  1.070x  1.081x  1.123x
            //     0.8b    0.980x  0.998x  0.999x  1.000x  1.103x  1.163x
            //     (* ctx 4096 stays on LDS under both arms — same-path control)
            //
            // The monotonic rise is the occupancy mechanism above: the further past
            // the switch, the more LDS the single-pass kernel demands and the worse
            // its occupancy, while the tiled kernel is flat. The 0.8b is at parity
            // mid-band and wins only at 7168+, consistent with its much smaller
            // hidden (1024 vs 5120) making attention a smaller share of prefill;
            // it shows no regression anywhere, and the 27B is authoritative here.
            //
            // Decoded output was byte-identical across arms at ctx ~10K, temp 0
            // (139/139 and 131/131 characters).
            //
            // gfx12 is hoisted (see attention_flash_q8_0_tile_batched.hip: 16 VMEM
            // loads/lane/row -> 2), which is what flips the ranking; a pre-hoist
            // gfx1151 measurement showed the opposite. Other arches keep 8192
            // until measured — do not globalise this without per-arch evidence.
            KernelKey::AttnQ8_0KvBatchedMasked => {
                // HIPFIRE_FLASH_PREFILL=0 forces off anywhere. Resolve the
                // single precedence rule before either backend is attempted,
                // so CK and the native WMMA/scalar routes share one gate.
                let gfx12_query16_route_ok = gpu.arch_caps.has_wmma_w32_gfx12()
                    && gfx12_query16_arch_default_eligible(&gpu.arch)
                    && gfx12_query16_workload_eligible(ctx)
                    && gfx12_query16_default_eligible(
                        io.n_heads,
                        io.head_dim,
                        io.batch_size,
                        io.max_ctx_len,
                    );
                let flash_default_on = gpu.arch.starts_with("gfx11") || gfx12_query16_route_ok;
                let flash_optin = match hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL")
                    .ok()
                    .as_deref()
                {
                    Some("0") | Some("off") | Some("false") => false,
                    Some("1") | Some("on") | Some("true") => true,
                    _ => flash_default_on,
                };
                let flash_min_ctx: usize =
                    hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_MIN_CTX")
                        .ok()
                        .and_then(|v| v.parse().ok())
                        .unwrap_or(10240);
                // Optional CK selection happens after the paired KV-tier plan
                // and write have resolved, but only when flash prefill is
                // opted in. The first cell accepts only the standard
                // contiguous-prefix Q8/Q8 D256 contract; every other shape
                // remains on the native WMMA/scalar routes below. Keeps the
                // opt-in, fail-closed posture — CK is not enabled by default
                // and HIPFIRE_FLASH_PREFILL=0 disables both backends.
                #[cfg(feature = "flash-attn-ck")]
                if flash_optin {
                    if hip!(gpu.try_flash_attn_ck_q8_d256_prefill(
                        io.q,
                        io.k_cache,
                        io.v_cache,
                        io.output,
                        io.batch_size,
                        io.max_ctx_len,
                        io.n_heads,
                        io.n_kv_heads,
                        io.max_ctx_len == io.pos.saturating_add(io.batch_size),
                        io.tree_bias.is_some(),
                        plan.window.max(0) as usize,
                        io.block_start,
                        io.block_cols,
                    ))? {
                        return Ok(());
                    }
                }
                // Query-tiled flash prefill. Its LDS depends only on BR/BC and
                // never on context, so it has no capacity ceiling and no
                // occupancy decay. Measured on gfx1151 (nh=8 nkv=2 hd=256,
                // N=256): ~1.8x the tiled fallback at every context, but it
                // LOSES to the LDS-backed kernel below ~10.2K (0.67x at 2048,
                // 0.96x at 8192) because that kernel has 8x the workgroups.
                // Break-even measured between CTX 10240 (0.95x) and 11264
                // (1.17x), so it only takes over above MIN_CTX — where it
                // replaces the 2.3x-worse tiled path outright.
                // Opt-in until Stage A end-to-end validation completes.
                // Causal non-tree only; the windowed traffic uses a separate
                // KernelKey, and batch_size == 1 is decode.
                // DEFAULT-ON for gfx11xx (RDNA3/3.5), where the WMMA kernel is
                // validated: faster than the legacy LDS kernel at every context
                // (1.21x @2048 .. 2.47x @12288), no measurable perplexity
                // regression (paired n=2048: +0.0066 nats, 95% CI
                // [-0.0105,+0.0237], not significant; bounded < +2.4% ppl), and
                // top-1 preserved at 95.2% with divergence confined to
                // near-ties (f32 top-1 stays inside f16 top-8 in 99.76%).
                //
                // gfx12 has a dedicated source with its different half-wave
                // operand and accumulator mapping. It is default-on only
                // inside `gfx12_query16_default_eligible`'s measured envelope;
                // outside that envelope dispatch falls back directly to the
                // legacy LDS/tiled paths.
                if flash_optin && io.tree_bias.is_none() && io.batch_size > 1 {
                    // WMMA is the default variant: it beats the legacy LDS
                    // kernel at EVERY context (1.21x @2048 .. 2.47x @12288) and
                    // is ~1.9x the scalar flash kernel, so it needs no MIN_CTX
                    // gate. The scalar variant keeps its measured break-even.
                    // It computes in f16 (relative L2 ~1e-3 vs the f32
                    // reference) — a real precision/speed trade, hence opt-in.
                    let variant_override = hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_KERNEL").ok();
                    let variant = variant_override.clone().unwrap_or_else(|| {
                        if gpu.arch.starts_with("gfx11")
                            && ctx.workload == crate::context::DispatchWorkload::SpeculativeVerify
                        {
                            "batched".to_owned()
                        } else {
                            "wmma".to_owned()
                        }
                    });
                    // Explicit A/B route for speculative verify. Batched
                    // flash keeps all query rows in one tiled launch and
                    // avoids the slower query-tiled WMMA path on gfx11.
                    if variant == "batched" {
                        let fp = io.flash_partials.unwrap();
                        return hip!(gpu.attention_flash_q8_0_batched_masked(
                            io.q, io.k_cache, io.v_cache, io.output, io.positions(),
                            io.n_heads, io.n_kv_heads, io.head_dim,
                            io.physical_cap, io.max_ctx_len, io.batch_size, fp,
                            io.tree_bias, io.block_start, io.block_cols,
                        ));
                    }
                    // Kernel bounds: Q8_0 blocks are 32 dims wide, and O_frags
                    // is a fixed float8_t[MAX_D_CHUNKS=16] => head_dim <= 256.
                    let wmma_ok = variant != "scalar"
                        && (gpu.arch_caps.has_wmma_w32() || gpu.arch_caps.has_wmma_w32_gfx12())
                        && (!gpu.arch_caps.has_wmma_w32_gfx12()
                            || gfx12_query16_workload_eligible(ctx))
                        && io.head_dim % 32 == 0
                        && io.head_dim <= 256;
                    if wmma_ok {
                        return hip!(gpu.attention_q8_0_flash_prefill_wmma(
                            io.q,
                            io.k_cache,
                            io.v_cache,
                            io.output,
                            io.positions(),
                            io.n_heads,
                            io.n_kv_heads,
                            io.head_dim,
                            io.batch_size,
                        ));
                    }
                    if io.max_ctx_len > flash_min_ctx {
                        let br: usize = hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_BR")
                            .ok()
                            .and_then(|v| v.parse().ok())
                            .unwrap_or(8);
                        let bc: usize = hipfire_config::developer_var("HIPFIRE_FLASH_PREFILL_BC")
                            .ok()
                            .and_then(|v| v.parse().ok())
                            .unwrap_or(16);
                        return hip!(gpu.attention_q8_0_flash_prefill(
                            io.q,
                            io.k_cache,
                            io.v_cache,
                            io.output,
                            io.positions(),
                            io.n_heads,
                            io.n_kv_heads,
                            io.head_dim,
                            io.max_ctx_len,
                            io.batch_size,
                            br,
                            bc,
                        ));
                    }
                }
                // Arch-aware crossover (ours): gfx1200/gfx1201 measured optimum is
                // 4096, not the historical 8192 — see the measured table above.
                // Only reached when the flash-prefill gate above declines (non-gfx11
                // by default, tree bias, decode, or head_dim out of its bounds).
                let crossover: usize = if gpu.arch_caps.is_gfx1200() || gpu.arch_caps.is_gfx1201() {
                    4096
                } else {
                    8192
                };
                if io.max_ctx_len <= crossover {
                    // Fast path: single-launch batched kernel, LDS-backed attention tile.
                    let positions = io.positions.unwrap();
                    hip!(gpu.attention_q8_0_kv_batched_masked(
                        io.q,
                        io.k_cache,
                        io.v_cache,
                        io.output,
                        positions,
                        io.n_heads,
                        io.n_kv_heads,
                        io.head_dim,
                        io.physical_cap,
                        io.max_ctx_len,
                        io.batch_size,
                        io.tree_bias,
                        io.block_start,
                        io.block_cols,
                    ))
                } else {
                    // Long-context path: tiled kernel, no LDS capacity limit.
                    let fp = io.flash_partials.unwrap();
                    hip!(gpu.attention_flash_q8_0_batched_masked(
                        io.q,
                        io.k_cache,
                        io.v_cache,
                        io.output,
                        io.positions(),
                        io.n_heads,
                        io.n_kv_heads,
                        io.head_dim,
                        io.physical_cap,
                        io.max_ctx_len,
                        io.batch_size,
                        fp,
                        io.tree_bias,
                        io.block_start,
                        io.block_cols,
                    ))
                }
            }
            KernelKey::AttnQ8_0KvBatchedMaskedWindowed => {
                // cohere2moe sliding-window prefill — always the tiled kernel
                // (no LDS crossover), window from the plan (0 == full causal).
                let fp = io.flash_partials.unwrap();
                hip!(gpu.attention_flash_q8_0_batched_masked_windowed(
                    io.q,
                    io.k_cache,
                    io.v_cache,
                    io.output,
                    io.positions(),
                    io.n_heads,
                    io.n_kv_heads,
                    io.head_dim,
                    io.physical_cap,
                    io.max_ctx_len,
                    io.batch_size,
                    fp,
                    io.tree_bias,
                    io.block_start,
                    io.block_cols,
                    plan.window,
                ))
            }

            _ => Err(DispatchError::UnsupportedVariant {
                family: "attention/attend",
                variant: "unhandled key — missing dispatch arm",
                arch: "",
                quant: "",
            }),
        }, // close match key

        // Unhandled tile variants (should not reach here without an arm)
        _ => Err(DispatchError::UnsupportedVariant {
            family: "attention/attend",
            variant: "unhandled tile variant",
            arch: "",
            quant: "",
        }),
    } // close match tile
}

// ── Dispatch key constants for completeness tests ──────

/// All `KernelKey` variants handled by `dispatch_kv_write`.
/// If you add a new KV write key and forget to add a dispatch arm, the
/// completeness test will fail.
pub(crate) const DISPATCHED_KV_WRITE_KEYS: &[KernelKey] = &[
    // Single-token
    KernelKey::KvWriteF32,
    KernelKey::KvWriteQ8_0,
    KernelKey::KvWriteAsym4,
    KernelKey::KvWriteAsym4Fwht,
    KernelKey::KvWriteAsym3,
    KernelKey::KvWriteAsym3Fwht,
    KernelKey::KvWriteAsym2,
    KernelKey::KvWriteAsym2Fwht,
    // Batched
    KernelKey::KvWriteAsym4Batched,
    KernelKey::KvWriteAsym4FwhtBatched,
    KernelKey::KvWriteAsym3Batched,
    KernelKey::KvWriteAsym3FwhtBatched,
    KernelKey::KvWriteAsym2Batched,
    KernelKey::KvWriteAsym2FwhtBatched,
    KernelKey::KvWriteQ8_0Batched,
    // Llama legacy
    KernelKey::KvWriteHfq4,
    KernelKey::KvWriteQ4,
    KernelKey::KvWriteInt8c,
    KernelKey::KvWriteHfq8,
];

/// All `KernelKey` variants handled by `dispatch_attend`.
pub(crate) const DISPATCHED_ATTEND_KEYS: &[KernelKey] = &[
    // Single-token
    KernelKey::AttnF32,
    KernelKey::AttnFlashQ8_0,
    KernelKey::AttnFlashQ8_0Windowed,
    KernelKey::AttnQ8_0Kv,
    KernelKey::AttnFlashAsym4,
    KernelKey::AttnFlashAsym4Fwht,
    KernelKey::AttnFlashAsym3,
    KernelKey::AttnFlashAsym3Fwht,
    KernelKey::AttnFlashAsym2,
    KernelKey::AttnFlashAsym2Fwht,
    KernelKey::AttnGqaFused,
    KernelKey::AttnGqaWarp,
    KernelKey::AttnFlashGqa,
    KernelKey::AttnFlash,
    // Batched
    KernelKey::AttnFlashAsym4BatchedMasked,
    KernelKey::AttnFlashAsym4FwhtBatchedMasked,
    KernelKey::AttnFlashAsym3BatchedMasked,
    KernelKey::AttnFlashAsym3FwhtBatchedMasked,
    KernelKey::AttnFlashAsym2Batched,
    KernelKey::AttnFlashAsym2FwhtBatched,
    KernelKey::AttnQ8_0KvBatchedMasked,
    KernelKey::AttnQ8_0KvBatchedMaskedWindowed,
    // Llama legacy
    KernelKey::AttnHfq4Kv,
    KernelKey::AttnQ4Kv,
    KernelKey::AttnInt8cKv,
    KernelKey::AttnHfq8Kv,
];

/// All `KernelKey` variants handled by `dispatch_full_attention`.
const DISPATCHED_FULL_ATTENTION_KEYS: &[KernelKey] = &[
    KernelKey::AttnFullF16,
    KernelKey::AttnFullF32,
    KernelKey::AttnFullF16Causal,
    KernelKey::AttnFullF32Causal,
];

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn ck_packed_prefill_requires_exact_contiguous_prefix_extent() {
        assert!(is_contiguous_prefill_prefix(0, 512, 512));
        assert!(is_contiguous_prefill_prefix(2048, 512, 2560));
        assert!(!is_contiguous_prefill_prefix(2048, 512, 4096));
        assert!(!is_contiguous_prefill_prefix(usize::MAX, 2, usize::MAX));
    }

    #[test]
    fn native_asym4_wmma_requires_complete_rows_and_one_tile_of_partials() {
        let per_row = 24 * 12 * (2 + 256);
        assert!(native_asym4_wmma_eligible(
            512,
            16 * per_row,
            24,
            1536,
            256,
            128,
        ));
        assert!(!native_asym4_wmma_eligible(
            510,
            16 * per_row,
            24,
            1536,
            256,
            128,
        ));
        assert!(!native_asym4_wmma_eligible(
            512,
            16 * per_row - 1,
            24,
            1536,
            256,
            128,
        ));
    }

    #[test]
    fn gfx12_query16_default_envelope_is_conservative() {
        // 128 query-tile/head workgroups: admitted at both head-count shapes.
        assert!(gfx12_query16_default_eligible(8, 256, 256, 8_192));
        assert!(gfx12_query16_default_eligible(4, 256, 512, 32_768));

        // 120 workgroups, short context, long context, and unvalidated HD.
        assert!(!gfx12_query16_default_eligible(8, 256, 240, 8_192));
        assert!(!gfx12_query16_default_eligible(8, 256, 256, 255));
        assert!(!gfx12_query16_default_eligible(8, 256, 256, 32_769));
        assert!(!gfx12_query16_default_eligible(8, 192, 256, 8_192));
    }

    #[test]
    fn gfx12_query16_never_routes_speculative_verify() {
        let standard = DispatchCtx::for_test("gfx1201");
        let speculative = DispatchCtx::for_test("gfx1201")
            .with_workload(crate::context::DispatchWorkload::SpeculativeVerify);

        assert!(gfx12_query16_workload_eligible(&standard));
        assert!(!gfx12_query16_workload_eligible(&speculative));
    }

    #[test]
    fn gfx12_query16_arch_default_admits_only_measured_r9700_target() {
        // Default admission is measured only on gfx1201 (R9700). Sibling gfx1200,
        // gfx11, and unknown gfx12-looking atoms stay opt-in-only.
        assert!(gfx12_query16_arch_default_eligible("gfx1201"));
        assert!(!gfx12_query16_arch_default_eligible("gfx1200"));
        assert!(!gfx12_query16_arch_default_eligible("gfx1100"));
        assert!(!gfx12_query16_arch_default_eligible("gfx1202"));
    }

    /// Bidirectional completeness check for `dispatch_kv_write`.
    /// Every registered KV write key must have an arm, and every arm key
    /// must be registered.
    #[test]
    fn dispatch_kv_write_has_arms_for_all_registered_keys() {
        let family = AttentionFamily::new();
        let ctx = DispatchCtx::for_test("gfx1100");

        let dispatched_set: std::collections::HashSet<KernelKey> =
            DISPATCHED_KV_WRITE_KEYS.iter().copied().collect();

        // Forward: every dispatched key must resolve (no stale entries).
        for &key in DISPATCHED_KV_WRITE_KEYS {
            let batch = if is_batched_kv_key(key) { 16 } else { 1 };
            let shape = ShapeInfo {
                batch_size: batch,
                head_dim: 128,
                m: 0,
                is_tree: false,
            };
            assert!(
                family.resolve(key, &ctx, Some(&shape)).is_ok(),
                "DISPATCHED_KV_WRITE_KEYS contains {:?} but it is NOT registered — stale entry",
                key
            );
        }

        // Reverse: every registered KV write key must be in the dispatched set.
        for key in family.registry().all_keys() {
            if !is_kv_write_key(key) {
                continue;
            }
            let batch = if is_batched_kv_key(key) { 16 } else { 1 };
            let shape = ShapeInfo {
                batch_size: batch,
                head_dim: 128,
                m: 0,
                is_tree: false,
            };
            if family.resolve(key, &ctx, Some(&shape)).is_ok() {
                assert!(
                    dispatched_set.contains(&key),
                    "registered KV write key {:?} is not in DISPATCHED_KV_WRITE_KEYS — missing dispatch arm",
                    key
                );
            }
        }
    }

    /// Helper: is this *any* KV write key (single-token or batched)?
    fn is_kv_write_key(key: KernelKey) -> bool {
        use KernelKey::*;
        matches!(
            key,
            KvWriteF32
                | KvWriteQ8_0
                | KvWriteAsym4
                | KvWriteAsym4Fwht
                | KvWriteAsym3
                | KvWriteAsym3Fwht
                | KvWriteAsym2
                | KvWriteAsym2Fwht
                | KvWriteAsym4Batched
                | KvWriteAsym4FwhtBatched
                | KvWriteAsym3Batched
                | KvWriteAsym3FwhtBatched
                | KvWriteAsym2Batched
                | KvWriteAsym2FwhtBatched
                | KvWriteQ8_0Batched
                | KvWriteHfq4
                | KvWriteQ4
                | KvWriteInt8c
                | KvWriteHfq8
        )
    }

    /// Helper: is this key a batched KV write key?
    fn is_batched_kv_key(key: KernelKey) -> bool {
        use KernelKey::*;
        matches!(
            key,
            KvWriteAsym4Batched
                | KvWriteAsym4FwhtBatched
                | KvWriteAsym3Batched
                | KvWriteAsym3FwhtBatched
                | KvWriteAsym2Batched
                | KvWriteAsym2FwhtBatched
                | KvWriteQ8_0Batched
        )
    }

    /// Helper: is this key a full-attention key (vision / DFlash, no KV cache)?
    fn is_full_attn_key(key: KernelKey) -> bool {
        use KernelKey::*;
        matches!(
            key,
            AttnFullF16 | AttnFullF32 | AttnFullF16Causal | AttnFullF32Causal
        )
    }

    /// Bidirectional completeness check for `dispatch_attend`.
    #[test]
    fn dispatch_attend_has_arms_for_all_registered_keys() {
        let family = AttentionFamily::new();
        let ctx = DispatchCtx::for_test("gfx1100");

        let dispatched_set: std::collections::HashSet<KernelKey> =
            DISPATCHED_ATTEND_KEYS.iter().copied().collect();

        // Forward: every dispatched key must resolve (no stale entries).
        for &key in DISPATCHED_ATTEND_KEYS {
            // Single-token keys resolve at batch_size=1, batched at batch_size>1
            let batch = if is_batched_key(key) { 16 } else { 1 };
            let shape = ShapeInfo {
                batch_size: batch,
                head_dim: 128,
                m: 0,
                is_tree: false,
            };
            assert!(
                family.resolve(key, &ctx, Some(&shape)).is_ok(),
                "DISPATCHED_ATTEND_KEYS contains {:?} but it is NOT registered — stale entry",
                key
            );
        }

        // Reverse: every registered attend key must be in the dispatched set.
        for key in family.registry().all_keys() {
            if is_kv_write_key(key) {
                continue;
            } // skip KV write keys
            if is_full_attn_key(key) {
                continue;
            } // skip full-attention keys (separate dispatch)
            let batch = if is_batched_key(key) { 16 } else { 1 };
            let shape = ShapeInfo {
                batch_size: batch,
                head_dim: 128,
                m: 0,
                is_tree: false,
            };
            if family.resolve(key, &ctx, Some(&shape)).is_ok() {
                assert!(
                    dispatched_set.contains(&key),
                    "registered attend key {:?} is not in DISPATCHED_ATTEND_KEYS — missing dispatch arm",
                    key
                );
            }
        }
    }

    /// Helper: is this key a batched key (needs batch_size > 1 to resolve)?
    fn is_batched_key(key: KernelKey) -> bool {
        use KernelKey::*;
        matches!(
            key,
            AttnFlashAsym4BatchedMasked
                | AttnFlashAsym4FwhtBatchedMasked
                | AttnFlashAsym3BatchedMasked
                | AttnFlashAsym3FwhtBatchedMasked
                | AttnFlashAsym2Batched
                | AttnFlashAsym2FwhtBatched
                | AttnQ8_0KvBatchedMasked
                | AttnQ8_0KvBatchedMaskedWindowed
        )
    }

    /// Tile-variant completeness: every registered `(key, tile)` pair must
    /// have a dispatch arm in `dispatch_attend`. Catches the case where a
    /// tile variant is registered in the table but `dispatch_attend`'s
    /// nested `match tile { ... }` has no arm for it.
    #[test]
    fn all_registered_tile_variants_have_dispatch_arms() {
        use std::collections::HashSet;
        let family = AttentionFamily::new();

        // Collect all tile variants that actually fire (non-None, non-dead).
        let mut tile_keys: HashSet<TileImpl> = HashSet::new();
        for key in family.registry().all_keys() {
            if is_kv_write_key(key) {
                continue;
            }
            for variant in family.registry().variants_for(key) {
                if variant.tile != TileImpl::None {
                    tile_keys.insert(variant.tile);
                }
            }
        }

        // Tile variants with dispatch arms. This array must be updated when
        // new tile variants are registered.
        let dispatched_tiles: HashSet<TileImpl> = [
            TileImpl::Asym4WmmaTile,
            TileImpl::Asym4WmmaTileGfx12,
            TileImpl::DflashV5,
            TileImpl::DflashV5Gfx12,
            TileImpl::DflashN128,
            TileImpl::DflashN64,
            TileImpl::DflashM32,
            TileImpl::DflashWmmaF32,
            TileImpl::DflashScalar,
            TileImpl::DflashV3Causal,
            TileImpl::DflashV3CausalGfx12,
            TileImpl::CausalScalar,
        ]
        .into_iter()
        .collect();

        // Forward: every dispatched tile must be registered.
        for tile in &dispatched_tiles {
            assert!(
                tile_keys.contains(tile),
                "dispatched tile {:?} is not registered in any attention variant",
                tile
            );
        }

        // Reverse: every registered non-None tile must have an arm.
        for tile in &tile_keys {
            assert!(
                dispatched_tiles.contains(tile),
                "registered tile {:?} has no dispatch arm in dispatch_attend — add an arm or remove the registration",
                tile
            );
        }
    }

    /// C5 [F24]: DISPATCHED_FULL_ATTENTION_KEYS covers all 4 full-attention keys
    /// and each is registered in the attention table.
    #[test]
    fn dispatched_full_attention_keys_cover_all_variants() {
        use std::collections::HashSet;
        let family = AttentionFamily::new();
        let registered: HashSet<KernelKey> = family.registry().all_keys().into_iter().collect();
        for key in DISPATCHED_FULL_ATTENTION_KEYS {
            assert!(
                registered.contains(key),
                "DISPATCHED_FULL_ATTENTION_KEYS contains {:?} but it is not registered in the attention table",
                key
            );
        }
    }

    #[test]
    fn hipfire_flash_prefill_zero_disables_both_native_and_ck() {
        // Fix 2: HIPFIRE_FLASH_PREFILL=0 must force native even when a CK
        // capability is available. Dispatch now evaluates flash_optin before
        // attempting CK, so one precedence rule governs both backends.
        fn flash_optin(env: Option<&str>, default_on: bool) -> bool {
            match env {
                Some("0") | Some("off") | Some("false") => false,
                Some("1") | Some("on") | Some("true") => true,
                _ => default_on,
            }
        }
        // gfx11 default is on, but force-off wins
        assert!(!flash_optin(Some("0"), true));
        assert!(!flash_optin(Some("off"), true));
        assert!(!flash_optin(Some("false"), true));
        // Simulate CK gating: CK only runs when flash_optin is true
        let ck_available = true;
        let ck_would_run = flash_optin(Some("0"), true) && ck_available;
        assert!(
            !ck_would_run,
            "HIPFIRE_FLASH_PREFILL=0 must select native even when CK capability exists"
        );
        // Opt-in still works
        assert!(flash_optin(Some("1"), false));
        assert!(flash_optin(None, true));
        assert!(!flash_optin(None, false));
    }
}
