<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>W5300 - SOCKET APIs: IDM_REG</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.6 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>IDM_REG<br>
<small>
[<a class="el" href="group___i_i_n_c_h_i_p___r_e_g.html">IINCHIP_REG</a>]</small>
</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
Indirect mode register group<br>
 These register can be accessed only in indirect address mode. In indirect address mode, You can access <a class="el" href="group___c_o_m_m_o_n___r_e_g.html">COMMEON_REG</a> and <a class="el" href="group___s_o_c_k_e_t___r_e_g.html">SOCKET_REG</a> indirectly using <a class="el" href="group___i_d_m___r_e_g.html#gc7d7d73faeab6258ab2993980474ed4c">IDM_AR</a> and <a class="el" href="group___i_d_m___r_e_g.html#g7bf4cae3dae2d3f8ea4ae1aad08eb056">IDM_DR</a> regsiter.<p>
<dl class="see" compact><dt><b>See also:</b></dt><dd><a class="el" href="iinchip__conf_8h.html#ed6d96129bb0df501ebc607310ec1f3c">__DEF_IINCHIP_ADDRESS_MODE__</a></dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>If you use the <b>W5300</b> in direct address mode, you can not access these register. </dd></dl>

<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_d_m___r_e_g.html#gc7d7d73faeab6258ab2993980474ed4c">IDM_AR</a>&nbsp;&nbsp;&nbsp;(__DEF_IINCHIP_MAP_BASE__ + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indirect mode address register.  <a href="#gc7d7d73faeab6258ab2993980474ed4c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_d_m___r_e_g.html#g7bf4cae3dae2d3f8ea4ae1aad08eb056">IDM_DR</a>&nbsp;&nbsp;&nbsp;(__DEF_IINCHIP_MAP_BASE__ + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Indirect mode data register.  <a href="#g7bf4cae3dae2d3f8ea4ae1aad08eb056"></a><br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="gc7d7d73faeab6258ab2993980474ed4c"></a><!-- doxytag: member="w5300.h::IDM_AR" ref="gc7d7d73faeab6258ab2993980474ed4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDM_AR&nbsp;&nbsp;&nbsp;(__DEF_IINCHIP_MAP_BASE__ + 0x02)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indirect mode address register. 
<p>
RESET value : 0x0000 <br>
 It is used when indirect address mode(<a class="el" href="group___m_o_d_e___r_e_g.html#g9ecbd9f86f95534f1bcf71015d5ae81a">MR</a> (<a class="el" href="w5300_8h.html#f3c9b8d9d384684f3b5924dc8d80a93c">MR_IND</a>) = '1'). It sets address offset of <a class="el" href="group___c_o_m_m_o_n___r_e_g.html">COMMON_REG</a> or <a class="el" href="group___s_o_c_k_e_t___r_e_g.html">SOCKET_REG</a> that are indirectly accessible. <br>
<p>
<dl class="see" compact><dt><b>See also:</b></dt><dd><a class="el" href="iinchip__conf_8h.html#ed6d96129bb0df501ebc607310ec1f3c">__DEF_IINCHIP_ADDRESS_MODE__</a> </dd></dl>

<p>Definition at line <a class="el" href="w5300_8h-source.html#l00141">141</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00052">IINCHIP_READ()</a>, <a class="el" href="w5300_8c-source.html#l00065">IINCHIP_WRITE()</a>, <a class="el" href="w5300_8c-source.html#l00714">wiz_read_buf()</a>, and <a class="el" href="w5300_8c-source.html#l00648">wiz_write_buf()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7bf4cae3dae2d3f8ea4ae1aad08eb056"></a><!-- doxytag: member="w5300.h::IDM_DR" ref="g7bf4cae3dae2d3f8ea4ae1aad08eb056" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDM_DR&nbsp;&nbsp;&nbsp;(__DEF_IINCHIP_MAP_BASE__ + 0x04)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indirect mode data register. 
<p>
RESET value : 0x0000 <br>
 It is used when indirect address mode(<a class="el" href="group___m_o_d_e___r_e_g.html#g9ecbd9f86f95534f1bcf71015d5ae81a">MR</a> (<a class="el" href="w5300_8h.html#f3c9b8d9d384684f3b5924dc8d80a93c">MR_IND</a>) = '1'). It accesses real data value of <a class="el" href="group___c_o_m_m_o_n___r_e_g.html">COMMON_REG</a> or <a class="el" href="group___s_o_c_k_e_t___r_e_g.html">SOCKET_REG</a> that are indirectly accessible. <br>
<p>
<dl class="see" compact><dt><b>See also:</b></dt><dd><a class="el" href="iinchip__conf_8h.html#ed6d96129bb0df501ebc607310ec1f3c">__DEF_IINCHIP_ADDRESS_MODE__</a> </dd></dl>

<p>Definition at line <a class="el" href="w5300_8h-source.html#l00154">154</a> of file <a class="el" href="w5300_8h-source.html">w5300.h</a>.</p>

<p>Referenced by <a class="el" href="w5300_8c-source.html#l00052">IINCHIP_READ()</a>, <a class="el" href="w5300_8c-source.html#l00065">IINCHIP_WRITE()</a>, <a class="el" href="w5300_8c-source.html#l00714">wiz_read_buf()</a>, and <a class="el" href="w5300_8c-source.html#l00648">wiz_write_buf()</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Fri Jan 2 12:20:00 2009 for W5300 - SOCKET APIs by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.6 </small></address>
</body>
</html>
