{
    "DESIGN_NAME": "minimax",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/minimax/rtl/minimax.v"
    ],
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "minimax.clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 170 250",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.25,
    "SYNTH_AUTONAME": 1,

    "VDD_NETS": ["vdd"],
    "GND_NETS": ["vss"],
    "SYNTH_STRATEGY": "AREA 2",
    "DIODE_INSERTION_STRATEGY": 4,
    "RUN_CVC": 1,
    "RUN_MAGIC": 1,
    "RUN_KLAYOUT": 0,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 30,
        "PL_TARGET_DENSITY": 0.35,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "CLOCK_PERIOD": 24.0,
        "PL_TARGET_DENSITY": 0.37,
        "GRT_ADJUSTMENT": 0.40,
        "FP_CORE_UTIL": 40,
        "FP_PDN_VPITCH": 150,
        "FP_PDN_HPITCH": 130,
        "RT_MAX_LAYER": "Metal4",
        "VERILOG_FILES_BLACKBOX": [
            "dir::../../ram-32x32-1rw1r/verilog/gl/RAM32_1RW1R.v"
        ],
        "EXTRA_LEFS": [
            "dir::../../ram-32x32-1rw1r/lef/RAM32_1RW1R.lef"
        ],
        "EXTRA_GDS_FILES": [
            "dir::../../ram-32x32-1rw1r/gds/RAM32_1RW1R.gds"
        ]
    }
}
