var namespaceCPU_1_1x32 =
[
    [ "AMD", "df/dcc/namespaceCPU_1_1x32_1_1AMD.html", "df/dcc/namespaceCPU_1_1x32_1_1AMD" ],
    [ "Intel", "dd/d20/namespaceCPU_1_1x32_1_1Intel.html", "dd/d20/namespaceCPU_1_1x32_1_1Intel" ],
    [ "CR0", "de/d78/namespaceCPU_1_1x32.html#d3/d6a/unionCPU_1_1x32_1_1CR0", "de/d78/namespaceCPU_1_1x32_d3/d6a/unionCPU_1_1x32_1_1CR0_dup" ],
    [ "CR2", "de/d78/namespaceCPU_1_1x32.html#d6/d3d/unionCPU_1_1x32_1_1CR2", "de/d78/namespaceCPU_1_1x32_d6/d3d/unionCPU_1_1x32_1_1CR2_dup" ],
    [ "CR3", "de/d78/namespaceCPU_1_1x32.html#d9/dd8/unionCPU_1_1x32_1_1CR3", "de/d78/namespaceCPU_1_1x32_d9/dd8/unionCPU_1_1x32_1_1CR3_dup" ],
    [ "CR4", "de/d78/namespaceCPU_1_1x32.html#d9/d83/unionCPU_1_1x32_1_1CR4", "de/d78/namespaceCPU_1_1x32_d9/d83/unionCPU_1_1x32_1_1CR4_dup" ],
    [ "CR8", "de/d78/namespaceCPU_1_1x32.html#d0/d30/unionCPU_1_1x32_1_1CR8", "de/d78/namespaceCPU_1_1x32_d0/d30/unionCPU_1_1x32_1_1CR8_dup" ],
    [ "EFLAGS", "de/d78/namespaceCPU_1_1x32.html#d1/d7c/unionCPU_1_1x32_1_1EFLAGS", "de/d78/namespaceCPU_1_1x32_d1/d7c/unionCPU_1_1x32_1_1EFLAGS_dup" ],
    [ "TrapFrame", "de/d78/namespaceCPU_1_1x32.html#d3/d23/structCPU_1_1x32_1_1TrapFrame", "de/d78/namespaceCPU_1_1x32_d3/d23/structCPU_1_1x32_1_1TrapFrame_dup" ],
    [ "EFER", "de/d78/namespaceCPU_1_1x32.html#dc/dd3/unionCPU_1_1x32_1_1EFER", "de/d78/namespaceCPU_1_1x32_dc/dd3/unionCPU_1_1x32_1_1EFER_dup" ],
    [ "DR7", "de/d78/namespaceCPU_1_1x32.html#dd/db5/unionCPU_1_1x32_1_1DR7", "de/d78/namespaceCPU_1_1x32_dd/db5/unionCPU_1_1x32_1_1DR7_dup" ],
    [ "FXState", "de/d78/namespaceCPU_1_1x32.html#d4/d34/structCPU_1_1x32_1_1FXState", "de/d78/namespaceCPU_1_1x32_d4/d34/structCPU_1_1x32_1_1FXState_dup" ],
    [ "CR0.__unnamed316__", "de/d78/namespaceCPU_1_1x32.html#d4/d1d/structCPU_1_1x32_1_1CR0_8____unnamed316____", "de/d78/namespaceCPU_1_1x32_d4/d1d/structCPU_1_1x32_1_1CR0_8____unnamed316_____dup" ],
    [ "CR2.__unnamed331__", "de/d78/namespaceCPU_1_1x32.html#de/db7/structCPU_1_1x32_1_1CR2_8____unnamed331____", "de/d78/namespaceCPU_1_1x32_de/db7/structCPU_1_1x32_1_1CR2_8____unnamed331_____dup" ],
    [ "CR3.__unnamed335__", "de/d78/namespaceCPU_1_1x32.html#d1/db7/structCPU_1_1x32_1_1CR3_8____unnamed335____", "de/d78/namespaceCPU_1_1x32_d1/db7/structCPU_1_1x32_1_1CR3_8____unnamed335_____dup" ],
    [ "CR4.__unnamed343__", "de/d78/namespaceCPU_1_1x32.html#d0/ded/structCPU_1_1x32_1_1CR4_8____unnamed343____", "de/d78/namespaceCPU_1_1x32_d0/ded/structCPU_1_1x32_1_1CR4_8____unnamed343_____dup" ],
    [ "CR8.__unnamed373__", "de/d78/namespaceCPU_1_1x32.html#d1/df1/structCPU_1_1x32_1_1CR8_8____unnamed373____", "de/d78/namespaceCPU_1_1x32_d1/df1/structCPU_1_1x32_1_1CR8_8____unnamed373_____dup" ],
    [ "EFLAGS.__attribute__", "de/d78/namespaceCPU_1_1x32.html#d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____", "de/d78/namespaceCPU_1_1x32_d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute_____dup" ],
    [ "EFER.__unnamed846__", "de/d78/namespaceCPU_1_1x32.html#d2/dbc/structCPU_1_1x32_1_1EFER_8____unnamed846____", "de/d78/namespaceCPU_1_1x32_d2/dbc/structCPU_1_1x32_1_1EFER_8____unnamed846_____dup" ],
    [ "DR7.__unnamed850__", "de/d78/namespaceCPU_1_1x32.html#d8/dda/structCPU_1_1x32_1_1DR7_8____unnamed850____", "de/d78/namespaceCPU_1_1x32_d8/dda/structCPU_1_1x32_1_1DR7_8____unnamed850_____dup" ],
    [ "CR0", "de/d78/namespaceCPU_1_1x32.html#a76d33fb74d7f612207a7d19a88b13200", null ],
    [ "CR2", "de/d78/namespaceCPU_1_1x32.html#a1a733a0cabeda2d2eb90054571219a7c", null ],
    [ "CR3", "de/d78/namespaceCPU_1_1x32.html#a8be9d87e0b151e02c7baccb74e947e8e", null ],
    [ "CR4", "de/d78/namespaceCPU_1_1x32.html#a3fde054b1e1c11319746c939591d152e", null ],
    [ "CR8", "de/d78/namespaceCPU_1_1x32.html#a3041651b6f3b6db605009a60655ab7e5", null ],
    [ "DR7", "de/d78/namespaceCPU_1_1x32.html#acc94818075b7067d4104ee607c422991", null ],
    [ "TrapFrame", "de/d78/namespaceCPU_1_1x32.html#ad32608774d85b36615c7a8500f842317", null ],
    [ "__attribute__", "de/d78/namespaceCPU_1_1x32.html#af8a82635b377609f71f9c3f8c2f76371", null ],
    [ "cpuid", "de/d78/namespaceCPU_1_1x32.html#a3a5fea71c780c7bc4e1ff5e76dc7594b", null ],
    [ "invlpg", "de/d78/namespaceCPU_1_1x32.html#acade37040ca65cad0dc4c75ef7beb45f", null ]
];