#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 28 09:14:11 2021
# Process ID: 8088
# Current directory: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1/TOP.vds
# Journal file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/TOP.vhd:43]
INFO: [Synth 8-3491] module 'clk_wiz' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1/.Xil/Vivado-8088-DESKTOP-OVFJI75/realtime/clk_wiz_stub.vhdl:5' bound to instance 'C0' of component 'clk_wiz' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/TOP.vhd:199]
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1/.Xil/Vivado-8088-DESKTOP-OVFJI75/realtime/clk_wiz_stub.vhdl:13]
INFO: [Synth 8-3491] module 'testdata_mem' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1/.Xil/Vivado-8088-DESKTOP-OVFJI75/realtime/testdata_mem_stub.vhdl:5' bound to instance 'mem1' of component 'testdata_mem' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/TOP.vhd:206]
INFO: [Synth 8-638] synthesizing module 'testdata_mem' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1/.Xil/Vivado-8088-DESKTOP-OVFJI75/realtime/testdata_mem_stub.vhdl:15]
INFO: [Synth 8-3491] module 'answer_mem' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1/.Xil/Vivado-8088-DESKTOP-OVFJI75/realtime/answer_mem_stub.vhdl:5' bound to instance 'mem2' of component 'answer_mem' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/TOP.vhd:213]
INFO: [Synth 8-638] synthesizing module 'answer_mem' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1/.Xil/Vivado-8088-DESKTOP-OVFJI75/realtime/answer_mem_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ALU_v1_1' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/new/ALU_v1.1.vhd:34' bound to instance 'ALU_ins' of component 'ALU_v1_1' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/TOP.vhd:220]
INFO: [Synth 8-638] synthesizing module 'ALU_v1_1' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/new/ALU_v1.1.vhd:43]
INFO: [Synth 8-3491] module 'two_to_one_MUX' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/two_to_one_MUX.vhd:34' bound to instance 'C0' of component 'two_to_one_MUX' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/new/ALU_v1.1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'two_to_one_MUX' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/two_to_one_MUX.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'two_to_one_MUX' (1#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/two_to_one_MUX.vhd:42]
INFO: [Synth 8-3491] module 'eight_bit_adder' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/eight_bit_adder.vhd:13' bound to instance 'C1' of component 'eight_bit_adder' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/new/ALU_v1.1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'eight_bit_adder' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/eight_bit_adder.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'eight_bit_adder' (2#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/eight_bit_adder.vhd:22]
INFO: [Synth 8-3491] module 'four_to_one_MUX' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/four_to_one_MUX.vhd:34' bound to instance 'C2' of component 'four_to_one_MUX' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/new/ALU_v1.1.vhd:96]
INFO: [Synth 8-638] synthesizing module 'four_to_one_MUX' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/four_to_one_MUX.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'four_to_one_MUX' (3#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/four_to_one_MUX.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ALU_v1_1' (4#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/new/ALU_v1.1.vhd:43]
INFO: [Synth 8-3491] module 'ila' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1/.Xil/Vivado-8088-DESKTOP-OVFJI75/realtime/ila_stub.vhdl:5' bound to instance 'ila_ins' of component 'ila' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/TOP.vhd:228]
INFO: [Synth 8-638] synthesizing module 'ila' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1/.Xil/Vivado-8088-DESKTOP-OVFJI75/realtime/ila_stub.vhdl:19]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ALU_ins'. This will prevent further optimization [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/TOP.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'TOP' (5#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/TOP.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.637 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1015.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/testdata_mem/testdata_mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/testdata_mem/testdata_mem_in_context.xdc] for cell 'mem1'
Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/answer_mem/answer_mem_in_context.xdc] for cell 'mem2'
Finished Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/answer_mem/answer_mem_in_context.xdc] for cell 'mem2'
Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'C0'
Finished Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'C0'
Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ila_ins'
Finished Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ila_ins'
Parsing XDC File [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/constrs_1/imports/new/constrs.xdc]
Finished Parsing XDC File [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/constrs_1/imports/new/constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/constrs_1/imports/new/constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1116.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1116.730 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_ins' at clock pin 'clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem1' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem2' at clock pin 'clka' is different from the actual clock period '6.667', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for mem1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mem2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for C0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_ins. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
|2     |testdata_mem  |         1|
|3     |answer_mem    |         1|
|4     |ila           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |answer_mem_bbox   |     1|
|2     |clk_wiz_bbox      |     1|
|3     |ila_bbox          |     1|
|4     |testdata_mem_bbox |     1|
|5     |LUT1              |     2|
|6     |LUT3              |     1|
|7     |LUT4              |     3|
|8     |LUT5              |     2|
|9     |LUT6              |    21|
|10    |FDCE              |    36|
|11    |FDPE              |     2|
|12    |IBUF              |     1|
|13    |OBUF              |     1|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1119.707 ; gain = 104.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1119.707 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1119.707 ; gain = 104.070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1127.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1128.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1128.840 ; gain = 113.203
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 28 09:15:23 2021...
