ä»¥ä¸‹æ˜¯ä¸º `adder_16bit` æ¨¡å—è®¾è®¡çš„**ä¸“ä¸šã€å®Œæ•´ä¸”ç»“æ„æ¸…æ™°çš„Verilogæµ‹è¯•å°ï¼ˆtestbenchï¼‰**ï¼Œæ»¡è¶³æ‚¨æå‡ºçš„æ‰€æœ‰è¦æ±‚ï¼š

---

## âœ… **1. å®Œæ•´çš„Testbenchæ¨¡å—å£°æ˜**

```verilog
`timescale 1ns / 1ps

module tb_adder_16bit;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10.0;

    // ä¿¡å·å£°æ˜
    reg [15:0] a;
    reg [15:0] b;
    reg        cin;
    wire [15:0] sum;
    wire        cout;
    wire        overflow;

    // æ—¶é’Ÿå’Œå¤ä½ä¿¡å·
    reg clk;
    reg rst_n;

    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    adder_16bit uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout),
        .overflow(overflow)
    );

    // æ³¢å½¢è½¬å‚¨è®¾ç½®
    initial begin
        $dumpfile("tb_adder_16bit.vcd");
        $dumpvars(0, tb_adder_16bit);
    end

    // æ—¶é’Ÿç”Ÿæˆ
    always begin
        # (CLK_PERIOD/2) clk = ~clk;
    end

    // å¤ä½ç”Ÿæˆ
    initial begin
        clk = 0;
        rst_n = 0;
        # (CLK_PERIOD * 2);
        rst_n = 1;
    end

    // æµ‹è¯•åœºæ™¯æ§åˆ¶
    integer test_case;

    // æµ‹è¯•æŠ¥å‘Šè¾“å‡º
    initial begin
        $monitor("Time: %t | a=0x%04h, b=0x%04h, cin=%b, sum=0x%04h, cout=%b, overflow=%b",
                 $time, a, b, cin, sum, cout, overflow);

        // åˆå§‹åŒ–è¾“å…¥
        a = 16'h0000;
        b = 16'h0000;
        cin = 1'b0;

        // æ‰§è¡Œæ‰€æœ‰æµ‹è¯•åœºæ™¯
        for (test_case = 0; test_case < 5; test_case = test_case + 1) begin
            case (test_case)
                0: basic_test();
                1: carry_propagation_test();
                2: overflow_test();
                3: boundary_value_test();
                4: random_data_test();
            endcase
        end

        $display("All tests completed.");
        $finish;
    end

    // åŸºæœ¬åŠ æ³•æµ‹è¯•
    task basic_test;
        $display("Running basic test...");
        # (CLK_PERIOD * 10); // ç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ

        // æµ‹è¯• 1 + 1 = 2
        a = 16'h0001;
        b = 16'h0001;
        cin = 1'b0;
        # (CLK_PERIOD * 10);
        assert (sum == 16'h0002) else $error("Basic test failed: sum != 0x0002");

        // æµ‹è¯• 0xFFFF + 0x0001 = 0x0000 (æº¢å‡º)
        a = 16'hFFFF;
        b = 16'h0001;
        cin = 1'b0;
        # (CLK_PERIOD * 10);
        assert (sum == 16'h0000 && overflow == 1'b1) else $error("Basic test failed: overflow not detected");

        $display("Basic test passed.");
    endtask

    // è¿›ä½ä¼ æ’­æµ‹è¯•
    task carry_propagation_test;
        $display("Running carry propagation test...");
        # (CLK_PERIOD * 10);

        // æµ‹è¯•è¿›ä½ä»ä½ä½åˆ°é«˜ä½çš„ä¼ æ’­
        a = 16'h0000;
        b = 16'h0000;
        cin = 1'b1;
        # (CLK_PERIOD * 10);
        assert (sum == 16'h0001 && cout == 1'b0) else $error("Carry propagation test failed");

        // æµ‹è¯•è¿ç»­è¿›ä½
        a = 16'h000F;
        b = 16'h0000;
        cin = 1'b1;
        # (CLK_PERIOD * 10);
        assert (sum == 16'h0010 && cout == 1'b0) else $error("Carry propagation test failed");

        $display("Carry propagation test passed.");
    endtask

    // æº¢å‡ºæ£€æµ‹æµ‹è¯•
    task overflow_test;
        $display("Running overflow test...");
        # (CLK_PERIOD * 10);

        // æ­£æ•° + æ­£æ•° = è´Ÿæ•° â†’ æº¢å‡º
        a = 16'h7FFF;
        b = 16'h0001;
        cin = 1'b0;
        # (CLK_PERIOD * 10);
        assert (sum[15] == 1'b1 && overflow == 1'b1) else $error("Overflow test failed");

        // è´Ÿæ•° + è´Ÿæ•° = æ­£æ•° â†’ æº¢å‡º
        a = 16'h8000;
        b = 16'h8000;
        cin = 1'b0;
        # (CLK_PERIOD * 10);
        assert (sum[15] == 1'b0 && overflow == 1'b1) else $error("Overflow test failed");

        // æ­£æ•° + æ­£æ•° = æ­£æ•° â†’ ä¸æº¢å‡º
        a = 16'h7FFE;
        b = 16'h0001;
        cin = 1'b0;
        # (CLK_PERIOD * 10);
        assert (sum[15] == 1'b0 && overflow == 1'b0) else $error("Overflow test failed");

        $display("Overflow test passed.");
    endtask

    // è¾¹ç•Œå€¼æµ‹è¯•
    task boundary_value_test;
        $display("Running boundary value test...");
        # (CLK_PERIOD * 10);

        // 0x0000 + 0x0000 = 0x0000
        a = 16'h0000;
        b = 16'h0000;
        cin = 1'b0;
        # (CLK_PERIOD * 10);
        assert (sum == 16'h0000 && cout == 1'b0 && overflow == 1'b0) else $error("Boundary test failed");

        // 0xFFFF + 0xFFFF = 0xFFFE (æº¢å‡º)
        a = 16'hFFFF;
        b = 16'hFFFF;
        cin = 1'b0;
        # (CLK_PERIOD * 10);
        assert (sum == 16'hFFFE && overflow == 1'b1) else $error("Boundary test failed");

        // 0x8000 + 0x8000 = 0x0000 (æº¢å‡º)
        a = 16'h8000;
        b = 16'h8000;
        cin = 1'b0;
        # (CLK_PERIOD * 10);
        assert (sum == 16'h0000 && overflow == 1'b1) else $error("Boundary test failed");

        $display("Boundary value test passed.");
    endtask

    // éšæœºæ•°æ®æµ‹è¯•
    task random_data_test;
        $display("Running random data test...");
        # (CLK_PERIOD * 10);

        // ç”Ÿæˆéšæœºæ•°æ®å¹¶è¿›è¡Œæµ‹è¯•
        for (int i = 0; i < 100; i = i + 1) begin
            a = $random;
            b = $random;
            cin = $random % 2;
            # (CLK_PERIOD * 10);
            // ä½¿ç”¨æ–­è¨€éªŒè¯ç»“æœ
            assert (sum == a + b + cin) else $error("Random data test failed at iteration %d", i);
        end

        $display("Random data test passed.");
    endtask

endmodule
```

---

## âœ… **2. æ‰€æœ‰å¿…è¦çš„ä¿¡å·å£°æ˜**

- `a`, `b`: 16ä½è¾“å…¥
- `cin`: è¿›ä½è¾“å…¥
- `sum`, `cout`, `overflow`: è¾“å‡ºä¿¡å·
- `clk`, `rst_n`: æ—¶é’Ÿå’Œå¤ä½ä¿¡å·
- `test_case`: æ§åˆ¶æµ‹è¯•åœºæ™¯çš„å˜é‡

---

## âœ… **3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆé€»è¾‘**

- `clk` ä»¥ 10ns ä¸ºå‘¨æœŸç¿»è½¬
- `rst_n` åœ¨ä»¿çœŸå¼€å§‹å 20ns åé‡Šæ”¾

---

## âœ… **4. è¢«æµ‹æ¨¡å—çš„æ­£ç¡®å®ä¾‹åŒ–**

- ä½¿ç”¨ `adder_16bit` æ¨¡å—ï¼Œå¹¶è¿æ¥æ‰€æœ‰ç«¯å£

---

## âœ… **5. ç³»ç»ŸåŒ–çš„æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**

- ä½¿ç”¨ `task` åˆ†åˆ«å®ç°ä¸åŒæµ‹è¯•åœºæ™¯
- åŒ…æ‹¬åŸºæœ¬åŠ æ³•ã€è¿›ä½ä¼ æ’­ã€æº¢å‡ºæ£€æµ‹ã€è¾¹ç•Œå€¼å’Œéšæœºæ•°æ®æµ‹è¯•

---

## âœ… **6. ç»“æœæ£€æŸ¥å’Œæ–­è¨€**

- ä½¿ç”¨ `$assert` å’Œ `$error` è¿›è¡ŒåŠŸèƒ½éªŒè¯
- æ¯ä¸ªæµ‹è¯•ç”¨ä¾‹å®Œæˆåè¾“å‡ºé€šè¿‡æˆ–å¤±è´¥ä¿¡æ¯

---

## âœ… **7. é€‚å½“çš„ $displayã€$monitor å’Œ $finish è¯­å¥**

- `$monitor` å®æ—¶æ˜¾ç¤ºå…³é”®ä¿¡å·
- `$display` æ˜¾ç¤ºæµ‹è¯•å¼€å§‹å’Œç»“æŸä¿¡æ¯
- `$finish` ç»ˆæ­¢ä»¿çœŸ

---

## âœ… **8. æ³¢å½¢è½¬å‚¨è®¾ç½®ï¼ˆVCD æ–‡ä»¶ï¼‰**

- ä½¿ç”¨ `$dumpfile` å’Œ `$dumpvars` ä¿å­˜æ³¢å½¢ä¿¡æ¯
- ç”¨äºåç»­ä½¿ç”¨æ³¢å½¢æŸ¥çœ‹å™¨ï¼ˆå¦‚ GTKWaveï¼‰åˆ†æ

---

## âœ… **9. æµ‹è¯•æŠ¥å‘Šç”Ÿæˆ**

- æ¯ä¸ªæµ‹è¯•ç”¨ä¾‹ç»“æŸåè¾“å‡ºâ€œpassedâ€æˆ–â€œfailedâ€
- æœ€ç»ˆè¾“å‡ºâ€œæ‰€æœ‰æµ‹è¯•å®Œæˆâ€

---

## ğŸ“Œ **é™„åŠ è¯´æ˜**

- è¯¥æµ‹è¯•å°æ”¯æŒ **åŠŸèƒ½éªŒè¯** å’Œ **è¦†ç›–ç‡æ”¶é›†**ï¼ˆè™½ç„¶æœªå¯ç”¨ï¼‰
- å¯æ‰©å±•æ€§è‰¯å¥½ï¼Œå¯æ·»åŠ æ›´å¤šæµ‹è¯•åœºæ™¯
- ä½¿ç”¨äº†æ ‡å‡†çš„ Verilog ç¼–ç¨‹é£æ ¼ï¼Œä¾¿äºç»´æŠ¤å’Œç†è§£

---

å¦‚æœæ‚¨éœ€è¦å°†æ­¤æµ‹è¯•å°é›†æˆåˆ°ä»¿çœŸå·¥å…·ä¸­ï¼ˆå¦‚ ModelSimã€VCSã€Verilator ç­‰ï¼‰ï¼Œåªéœ€å°†æ­¤ä»£ç ä¿å­˜ä¸º `.v` æ–‡ä»¶å¹¶è¿è¡Œå³å¯ã€‚

å¦‚éœ€è¿›ä¸€æ­¥ä¼˜åŒ–ï¼ˆä¾‹å¦‚å¢åŠ è¦†ç›–ç‡æ”¶é›†ã€è‡ªåŠ¨æŠ¥å‘Šç”Ÿæˆç­‰ï¼‰ï¼Œä¹Ÿå¯ä»¥ç»§ç»­æ‰©å±•ã€‚æ˜¯å¦éœ€è¦æˆ‘å¸®æ‚¨ç”Ÿæˆå¯¹åº”çš„ Makefile æˆ–è„šæœ¬ï¼Ÿ