plane	,	V_168
aux_crtc	,	V_172
CSC_COV_MODE_MASK	,	V_27
shift	,	V_50
div_tvenc_shift	,	V_56
VOU_DIV_LAYER	,	V_63
drm_display_mode_to_videomode	,	F_11
AUX_RSZ_OFFSET	,	V_160
CSC_BT709_IMAGE_YCBCR2RGB	,	V_28
vouctl	,	V_9
VOU_INF_CH_SEL	,	V_34
dev	,	V_128
OSD_DITHER_CTRL0	,	V_31
CHN_SCREEN_H_SHIFT	,	V_122
state	,	V_72
OSD_INT_ERROR	,	V_191
DTRC_DECOMPRESS_BYPASS	,	V_199
TILE2RASTESCAN_BYPASS_MODE	,	V_195
"failed to init drm crtc: %d\n"	,	L_7
VOU_DIV_HDMI_PNX	,	V_57
DTRC_F1_CTRL	,	V_200
"failed to init overlay %d\n"	,	L_9
zx_plane_set_update	,	F_50
div_hdmi_shift	,	V_60
zx_crtc_atomic_disable	,	F_22
VOU_YUV444	,	V_25
adjusted_mode	,	V_73
zx_plane_init	,	F_38
ppu_clk	,	V_217
DISPLAY_FLAGS_HSYNC_LOW	,	V_103
DRM_PLANE_TYPE_OVERLAY	,	V_181
MAIN_CHN_CSC_OFFSET	,	V_153
"timing_ctrl"	,	L_13
"failed to init primary plane: %d\n"	,	L_6
OSD_INT_MSK	,	V_203
zx_vou_hw	,	V_1
GFP_KERNEL	,	V_140
main_crtc_regs	,	V_155
clocks_sel_bits	,	V_36
pixclk	,	V_127
device	,	V_137
drm_plane	,	V_173
vou_irq_handler	,	F_51
fir_vtiming	,	V_95
OSD_INT_CLRSTA	,	V_188
zx_writel_mask	,	F_4
tc_enable	,	V_117
otfppu	,	V_149
VOU_CLK_EN	,	V_37
pol	,	V_82
"ppu_wclk"	,	L_23
vou_inf_disable	,	F_6
AUX_DITHER_OFFSET	,	V_163
"failed to enable axi_clk: %d\n"	,	L_25
"failed to enable ppu_clk: %d\n"	,	L_26
vou_inf_hdmi_audio_sel	,	F_3
"osd"	,	L_11
rsz	,	V_148
MAIN_RSZ_OFFSET	,	V_150
drm_crtc	,	V_2
interlaced	,	V_74
zx_crtc_atomic_enable	,	F_10
scan_mask	,	V_81
devm_ioremap_resource	,	F_62
CSC_COV_MODE_SHIFT	,	V_29
cfg	,	V_48
MAIN_HBSC_OFFSET	,	V_147
AUX_HBSC_OFFSET	,	V_159
i	,	V_45
irq	,	V_182
regs	,	V_78
MAIN_DITHER_OFFSET	,	V_154
POL_VSYNC_SHIFT	,	V_102
"failed to request vou irq: %d\n"	,	L_28
component_del	,	F_71
drm_crtc_arm_vblank_event	,	F_28
chncsc	,	V_19
zx_crtc_bind	,	F_59
zcrtc	,	V_5
platform_device	,	V_211
DISPLAY_FLAGS_VSYNC_LOW	,	V_101
AUX_GL_OFFSET	,	V_157
aux_crtc_bits	,	V_165
"failed to get ppu_clk: %d\n"	,	L_24
vou_infs	,	V_16
dither	,	V_17
OSD_VL_OFFSET	,	F_45
TIMING_INT_AUX_FRAME	,	V_186
__iomem	,	T_1
AUX_CHN_CSC_OFFSET	,	V_162
zx_vou_layer_disable	,	F_43
drm_for_each_plane_mask	,	F_49
zx_crtc_unbind	,	F_66
div_inf_shift	,	V_62
H_SHIFT_VAL	,	V_108
reg	,	V_49
OSD_MAIN_CHN	,	V_152
zx_crtc	,	V_4
zx_readl	,	F_17
sec_vtiming	,	V_100
platform_get_irq	,	F_63
aux_crtc_regs	,	V_164
VOU_INF_DATA_SEL	,	V_33
ret	,	V_83
SYNC_WIDE	,	F_14
res	,	V_214
drm_display_mode	,	V_70
polarity_mask	,	V_106
vou_div_config	,	V_40
CHN_CTRL1	,	V_118
zplane	,	V_139
drm_crtc_handle_vblank	,	F_52
aud	,	V_8
VOU_DIV_PARA	,	V_46
"failed to remap otfppu region: %d\n"	,	L_20
clocks_en_bits	,	V_38
hback_porch	,	V_89
vou_inf_id	,	V_12
vm	,	V_80
DTRC_ARID	,	V_201
CHN_CTRL0	,	V_125
"failed to remap vou_ctrl region: %d\n"	,	L_18
crtc_to_vou	,	F_1
dev_set_drvdata	,	F_64
vou_hw_init	,	F_58
hsync_len	,	V_88
drm_crtc_vblank_get	,	F_27
timing_pi_shift	,	V_111
CHN_SCREEN_W_SHIFT	,	V_120
VOU_INF_HDMI_CTRL	,	V_10
DITHER_BYSPASS	,	V_32
to_zx_crtc	,	F_2
VOU_HDMI_AUD_MASK	,	V_11
TIMING_TC_ENABLE	,	V_116
V_ACTIVE	,	F_12
BACK_PORCH	,	F_15
vfront_porch	,	V_94
vou	,	V_6
mask	,	V_97
VOU_CHN_MAIN	,	V_22
data_sel	,	V_24
"failed to get pix clk: %d\n"	,	L_5
"failed to remap osd region: %d\n"	,	L_12
devm_clk_get	,	F_35
main_crtc	,	V_171
clk_disable_unprepare	,	F_23
HBSC_VL_OFFSET	,	F_46
"failed to set pixclk rate: %d\n"	,	L_1
clksel	,	V_177
dtrc	,	V_193
TIMING_INT_ENABLE	,	V_205
CHN_INTERLACE_BUF_CTRL	,	V_123
disable_axi_clk	,	V_218
drm_crtc_vblank_off	,	F_24
hbsc	,	V_146
"vou_ctrl"	,	L_17
ENOMEM	,	V_141
osd	,	V_143
zx_vou_layer_enable	,	F_41
dev_get_drvdata	,	F_67
DRM_MODE_FLAG_INTERLACE	,	V_76
fir_active	,	V_87
"failed to get axi_clk: %d\n"	,	L_22
data_sel_shift	,	V_23
drm_device	,	V_134
DTRC_F0_CTRL	,	V_198
"zx_vou"	,	L_27
H_PI_SHIFT_VAL	,	V_112
enable	,	V_178
VOU_DIV_INF	,	V_61
event_lock	,	V_131
zx_crtc_funcs	,	V_169
id	,	V_13
DETILE_ARID_IN_ARIDR	,	V_197
to_platform_device	,	F_60
vou_inf_hdmi_audio	,	V_7
val	,	V_65
"dtrc"	,	L_15
CHN_INTERLACE_EN	,	V_124
bits	,	V_44
zx_crtc_helper_funcs	,	V_170
CHN_UPDATE	,	V_67
CHN_SCREEN_W_MASK	,	V_119
zx_overlay_init	,	F_44
TIMING_CTRL	,	V_105
IRQ_HANDLED	,	V_192
crtc	,	V_3
VOU_INF_EN	,	V_39
VOU_DIV_VGA	,	V_51
VOU_CHN_AUX	,	V_220
old_state	,	V_69
zx_vou_disable_vblank	,	F_32
interlace_select	,	V_113
OSD_CTRL0	,	V_175
fir_htiming	,	V_91
vsync_len	,	V_92
primary	,	V_167
VL_NUM	,	V_179
VOU_DIV_TVENC	,	V_55
zx_crtc_bits	,	V_43
DRM_PLANE_TYPE_PRIMARY	,	V_166
zx_crtc_remove	,	F_70
"aux_wclk"	,	L_4
flags	,	V_75
div_hdmi_pnx_shift	,	V_58
"failed to enable pixclk: %d\n"	,	L_2
layer	,	V_142
vou_layer_bits	,	V_174
CHN_ENABLE	,	V_126
drm_crtc_helper_add	,	F_40
VOU_DIV_HDMI	,	V_59
MAIN_GL_CSC_OFFSET	,	V_145
zx_crtc_init	,	F_33
TIMING_INT_MAIN_FRAME	,	V_185
H_ACTIVE	,	F_13
DRM_DEV_ERROR	,	F_20
event	,	V_130
clk_prepare_enable	,	F_21
main_crtc_bits	,	V_156
"failed to allocate zplane %d\n"	,	L_8
"failed to remap timing_ctrl region: %d\n"	,	L_14
spin_unlock_irq	,	F_30
"main_wclk"	,	L_3
zx_crtc_atomic_flush	,	F_25
OTFPPU_RSZ_DATA_SOURCE	,	V_206
disable_ppu_clk	,	V_219
zx_vou_config_dividers	,	F_7
CSC_WORK_ENABLE	,	V_30
AUX_GL_CSC_OFFSET	,	V_158
VOU_DIV_PIC	,	V_53
"failed to remap dtrc region: %d\n"	,	L_16
polarity_shift	,	V_107
TIMING_INT_STATE	,	V_184
axi_clk	,	V_216
V_SHIFT_VAL	,	V_109
data	,	V_210
DTRC_ARID3	,	F_54
num	,	V_42
MAIN_GL_OFFSET	,	V_144
DTRC_ARID2	,	F_55
DTRC_ARID1	,	F_56
DTRC_ARID0	,	F_57
drm_crtc_send_vblank_event	,	F_29
mode	,	V_71
pdev	,	V_212
zx_crtc_regs	,	V_77
VOU_SOFT_RST	,	V_202
u32	,	T_2
DIV_PARA_UPDATE	,	V_47
chnreg	,	V_66
CSC_CTRL0	,	V_26
spin_lock_irq	,	F_26
zx_vl_bits	,	V_180
POL_HSYNC_SHIFT	,	V_104
div_vga_shift	,	V_52
OSD_INT_STA	,	V_187
drm	,	V_135
drm_pending_vblank_event	,	V_129
resource	,	V_213
timing	,	V_86
vback_porch	,	V_93
OSD_AUX_CHN	,	V_161
zx_writel	,	F_9
PTR_ERR	,	F_37
"OSD ERROR: 0x%08x!\n"	,	L_10
zx_plane	,	V_138
"failed to init main channel crtc: %d\n"	,	L_29
int_frame_mask	,	V_132
vactive	,	V_84
RST_PER_FRAME	,	V_208
"aclk"	,	L_21
zx_crtc_component_ops	,	V_221
is_main	,	V_20
vou_inf_enable	,	F_5
clk_set_rate	,	F_19
OSD_INT_MAIN_UPT	,	V_189
devm_kzalloc	,	F_34
configs	,	V_41
drm_crtc_vblank_on	,	F_18
div_layer_shift	,	V_64
hfront_porch	,	V_90
drm_crtc_init_with_planes	,	F_39
drm_crtc_state	,	V_68
chnsel	,	V_176
sec_vactive_mask	,	V_98
to_zx_plane	,	F_42
zx_vou_enable_vblank	,	F_31
zx_osd_int_update	,	F_48
chn_type	,	V_21
sec_vactive_shift	,	V_96
OSD_RST_CLR	,	V_207
OSD_INT_AUX_UPT	,	V_190
vou_chn_type	,	V_136
vou_inf	,	V_14
pi_enable	,	V_114
hactive	,	V_85
DTRC_DETILE_CTRL	,	V_194
IORESOURCE_MEM	,	V_215
FRONT_PORCH	,	F_16
inf	,	V_15
videomode	,	V_79
CHN_SCREEN_H_MASK	,	V_121
SCAN_CTRL	,	V_115
platform_get_resource_byname	,	F_61
component_add	,	F_69
zx_gl_bits	,	V_151
irqreturn_t	,	T_3
timing_shift	,	V_110
SEC_V_ACTIVE	,	V_99
dev_id	,	V_183
master	,	V_209
DETILE_ARIDR_MODE_MASK	,	V_196
csc	,	V_18
div_pic_shift	,	V_54
OSD_INT_ENABLE	,	V_204
zx_crtc_probe	,	F_68
vou_dtrc_init	,	F_53
"otfppu"	,	L_19
"failed to init aux channel crtc: %d\n"	,	L_30
vou_chn_set_update	,	F_8
TIMING_INT_CTRL	,	V_133
VOU_CLK_SEL	,	V_35
IS_ERR	,	F_36
RSZ_VL_OFFSET	,	F_47
devm_request_irq	,	F_65
