<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FinalProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="micropro.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="micropro.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="micropro.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="micropro.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="micropro.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="micropro.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="micropro.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="micropro.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="micropro.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="micropro.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="micropro.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="micropro.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="micropro.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="micropro.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="micropro.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="micropro.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="micropro.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="micropro.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="micropro.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="micropro.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="micropro.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="micropro.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="micropro.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="micropro_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="micropro_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="micropro_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="micropro_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="micropro_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="micropro_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="micropro_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="micropro_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="micropro_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="micropro_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="micropro_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="micropro_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="micropro_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="micropro_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="micropro_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="micropro_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525691918" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1525691918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525691918" xil_pn:in_ck="-35238814747928153" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1525691918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUdisplay.vhd"/>
      <outfile xil_pn:name="Instructions_ROM.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="common.vhd"/>
      <outfile xil_pn:name="decoder_unit.vhd"/>
      <outfile xil_pn:name="micropro.vhd"/>
      <outfile xil_pn:name="tb_final.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525691918" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5956633481243569269" xil_pn:start_ts="1525691918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525691918" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6046395748663662007" xil_pn:start_ts="1525691918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525691918" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5410213075802117031" xil_pn:start_ts="1525691918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525691918" xil_pn:in_ck="-35238814747928153" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1525691918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUdisplay.vhd"/>
      <outfile xil_pn:name="Instructions_ROM.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="common.vhd"/>
      <outfile xil_pn:name="decoder_unit.vhd"/>
      <outfile xil_pn:name="micropro.vhd"/>
      <outfile xil_pn:name="tb_final.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525691920" xil_pn:in_ck="-35238814747928153" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-50408450745355924" xil_pn:start_ts="1525691918">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1525691651" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="889167401717349840" xil_pn:start_ts="1525691651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525691651" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5410213075802117031" xil_pn:start_ts="1525691651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525691651" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1525691651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525691651" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6213239006037484786" xil_pn:start_ts="1525691651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525691651" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1525691651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525691651" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3086420209714549475" xil_pn:start_ts="1525691651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525701316" xil_pn:in_ck="-4843421246823015664" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3814690179580140790" xil_pn:start_ts="1525701305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="micropro.lso"/>
      <outfile xil_pn:name="micropro.ngc"/>
      <outfile xil_pn:name="micropro.ngr"/>
      <outfile xil_pn:name="micropro.prj"/>
      <outfile xil_pn:name="micropro.stx"/>
      <outfile xil_pn:name="micropro.syr"/>
      <outfile xil_pn:name="micropro.xst"/>
      <outfile xil_pn:name="micropro_vhdl.prj"/>
      <outfile xil_pn:name="micropro_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525691751" xil_pn:in_ck="-5458736638676766338" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-520743454313441405" xil_pn:start_ts="1525691751">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525701320" xil_pn:in_ck="-5737119733761175953" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1863272853709643686" xil_pn:start_ts="1525701316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="micropro.bld"/>
      <outfile xil_pn:name="micropro.ngd"/>
      <outfile xil_pn:name="micropro_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525701324" xil_pn:in_ck="-2845771359829741424" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1525701320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="micropro.pcf"/>
      <outfile xil_pn:name="micropro_map.map"/>
      <outfile xil_pn:name="micropro_map.mrp"/>
      <outfile xil_pn:name="micropro_map.ncd"/>
      <outfile xil_pn:name="micropro_map.ngm"/>
      <outfile xil_pn:name="micropro_map.xrpt"/>
      <outfile xil_pn:name="micropro_summary.xml"/>
      <outfile xil_pn:name="micropro_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525701338" xil_pn:in_ck="528059331913018825" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1525701324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="micropro.ncd"/>
      <outfile xil_pn:name="micropro.pad"/>
      <outfile xil_pn:name="micropro.par"/>
      <outfile xil_pn:name="micropro.ptwx"/>
      <outfile xil_pn:name="micropro.unroutes"/>
      <outfile xil_pn:name="micropro.xpi"/>
      <outfile xil_pn:name="micropro_pad.csv"/>
      <outfile xil_pn:name="micropro_pad.txt"/>
      <outfile xil_pn:name="micropro_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525701346" xil_pn:in_ck="5674665350873694286" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1525701338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="micropro.bgn"/>
      <outfile xil_pn:name="micropro.bit"/>
      <outfile xil_pn:name="micropro.drc"/>
      <outfile xil_pn:name="micropro.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525701338" xil_pn:in_ck="2877868829121484684" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1525701335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="micropro.twr"/>
      <outfile xil_pn:name="micropro.twx"/>
    </transform>
  </transforms>

</generated_project>
