<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Computer Architecture Quiz</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      margin: 20px;
    }
    .question {
      margin-bottom: 20px;
    }
    .answers {
      margin-left: 20px;
    }
    button {
      margin-top: 10px;
    }
    .answer {
      display: none;
      font-weight: bold;
      color: green;
    }
  </style>
</head>
<body>
  <h1>Computer Architecture Quiz</h1>
  <form id="quizForm">
    
    <!-- Question 1 -->
    <div class="question">
      <p><strong>1. What is microcode?</strong></p>
      <div class="answers">
        <input type="radio" name="q1" value="a"> A low-level instruction used by processors.<br>
        <input type="radio" name="q1" value="b"> A high-level programming language.<br>
        <input type="radio" name="q1" value="c"> A type of cache memory.<br>
        <input type="radio" name="q1" value="d"> An operating system function.<br>
        <button type="button" onclick="revealAnswer('q1', 'a')">Reveal Answer</button>
        <p class="answer" id="q1Answer">Correct Answer: A low-level instruction used by processors.</p>
      </div>
    </div>

    <!-- Question 2 -->
    <div class="question">
      <p><strong>2. What does the ISA (Instruction Set Architecture) define?</strong></p>
      <div class="answers">
        <input type="radio" name="q2" value="a"> The hardware components of a computer.<br>
        <input type="radio" name="q2" value="b"> The number of processor cores.<br>
        <input type="radio" name="q2" value="c"> The set of instructions a processor can execute.<br>
        <input type="radio" name="q2" value="d"> The memory hierarchy structure.<br>
        <button type="button" onclick="revealAnswer('q2', 'c')">Reveal Answer</button>
        <p class="answer" id="q2Answer">Correct Answer: The set of instructions a processor can execute.</p>
      </div>
    </div>

    <!-- Question 3 -->
    <div class="question">
      <p><strong>3. Which hazard occurs when one instruction depends on the result of a previous instruction?</strong></p>
      <div class="answers">
        <input type="radio" name="q3" value="a"> Control hazard<br>
        <input type="radio" name="q3" value="b"> Structural hazard<br>
        <input type="radio" name="q3" value="c"> Data hazard<br>
        <input type="radio" name="q3" value="d"> Branch hazard<br>
        <button type="button" onclick="revealAnswer('q3', 'c')">Reveal Answer</button>
        <p class="answer" id="q3Answer">Correct Answer: Data hazard</p>
      </div>
    </div>

    <!-- Question 4 -->
    <div class="question">
      <p><strong>4. What is a superscalar processor?</strong></p>
      <div class="answers">
        <input type="radio" name="q4" value="a"> A processor that can execute multiple instructions simultaneously.<br>
        <input type="radio" name="q4" value="b"> A processor with a single execution unit.<br>
        <input type="radio" name="q4" value="c"> A type of memory management unit.<br>
        <input type="radio" name="q4" value="d"> A processor that uses microcode exclusively.<br>
        <button type="button" onclick="revealAnswer('q4', 'a')">Reveal Answer</button>
        <p class="answer" id="q4Answer">Correct Answer: A processor that can execute multiple instructions simultaneously.</p>
      </div>
    </div>

    <!-- Question 5 -->
    <div class="question">
      <p><strong>5. What does the term "branch prediction" refer to?</strong></p>
      <div class="answers">
        <input type="radio" name="q5" value="a"> Predicting the execution order of instructions.<br>
        <input type="radio" name="q5" value="b"> Guessing the outcome of a conditional branch.<br>
        <input type="radio" name="q5" value="c"> Predicting the next instruction in the sequence.<br>
        <input type="radio" name="q5" value="d"> Predicting the memory address of data.<br>
        <button type="button" onclick="revealAnswer('q5', 'b')">Reveal Answer</button>
        <p class="answer" id="q5Answer">Correct Answer: Guessing the outcome of a conditional branch.</p>
      </div>
    </div>

    <!-- Question 6 -->
    <div class="question">
      <p><strong>6. What is a pipeline in computer architecture?</strong></p>
      <div class="answers">
        <input type="radio" name="q6" value="a"> A single stage that handles all instruction types.<br>
        <input type="radio" name="q6" value="b"> A sequence of stages that process instructions in parallel.<br>
        <input type="radio" name="q6" value="c"> A way to connect multiple processors.<br>
        <input type="radio" name="q6" value="d"> A technique used only for data storage.<br>
        <button type="button" onclick="revealAnswer('q6', 'b')">Reveal Answer</button>
        <p class="answer" id="q6Answer">Correct Answer: A sequence of stages that process instructions in parallel.</p>
      </div>
    </div>

    <!-- Question 7 -->
    <div class="question">
      <p><strong>7. What is the purpose of the cache memory?</strong></p>
      <div class="answers">
        <input type="radio" name="q7" value="a"> To provide fast access to frequently used data.<br>
        <input type="radio" name="q7" value="b"> To store all data permanently.<br>
        <input type="radio" name="q7" value="c"> To hold the operating system.<br>
        <input type="radio" name="q7" value="d"> To process complex calculations.<br>
        <button type="button" onclick="revealAnswer('q7', 'a')">Reveal Answer</button>
        <p class="answer" id="q7Answer">Correct Answer: To provide fast access to frequently used data.</p>
      </div>
    </div>

    <!-- Question 8 -->
    <div class="question">
      <p><strong>8. What does "hazard" in pipelining refer to?</strong></p>
      <div class="answers">
        <input type="radio" name="q8" value="a"> An issue that prevents instructions from executing simultaneously.<br>
        <input type="radio" name="q8" value="b"> A method of improving CPU performance.<br>
        <input type="radio" name="q8" value="c"> A type of memory used in pipelining.<br>
        <input type="radio" name="q8" value="d"> A stage in instruction processing.<br>
        <button type="button" onclick="revealAnswer('q8', 'a')">Reveal Answer</button>
        <p class="answer" id="q8Answer">Correct Answer: An issue that prevents instructions from executing simultaneously.</p>
      </div>
    </div>

    <!-- Question 9 -->
    <div class="question">
      <p><strong>9. Which of the following is a type of data hazard?</strong></p>
      <div class="answers">
        <input type="radio" name="q9" value="a"> Control hazard<br>
        <input type="radio" name="q9" value="b"> Write-after-write hazard<br>
        <input type="radio" name="q9" value="c"> Branch hazard<br>
        <input type="radio" name="q9" value="d"> Instruction hazard<br>
        <button type="button" onclick="revealAnswer('q9', 'b')">Reveal Answer</button>
        <p class="answer" id="q9Answer">Correct Answer: Write-after-write hazard</p>
      </div>
    </div>

    <!-- Question 10 -->
    <div class="question">
      <p><strong>10. What is the function of the control unit in a CPU?</strong></p>
      <div class="answers">
        <input type="radio" name="q10" value="a"> It stores instructions for execution.<br>
        <input type="radio" name="q10" value="b"> It processes data.<br>
        <input type="radio" name="q10" value="c"> It coordinates the execution of instructions.<br>
        <input type="radio" name="q10" value="d"> It manages the input and output operations.<br>
        <button type="button" onclick="revealAnswer('q10', 'c')">Reveal Answer</button>
        <p class="answer" id="q10Answer">Correct Answer: It coordinates the execution of instructions.</p>
      </div>
    </div>

    <!-- Add more questions (11-100) by following the same format -->
     <!-- Question 11 -->
<div class="question">
    <p><strong>11. What is an example of a data hazard in pipelining?</strong></p>
    <div class="answers">
      <input type="radio" name="q11" value="a"> Read-after-write hazard<br>
      <input type="radio" name="q11" value="b"> Write-after-write hazard<br>
      <input type="radio" name="q11" value="c"> Branch hazard<br>
      <input type="radio" name="q11" value="d"> Control hazard<br>
      <button type="button" onclick="revealAnswer('q11', 'a')">Reveal Answer</button>
      <p class="answer" id="q11Answer">Correct Answer: Read-after-write hazard</p>
    </div>
  </div>
  
  <!-- Question 12 -->
  <div class="question">
    <p><strong>12. Which of the following is true about a superscalar processor?</strong></p>
    <div class="answers">
      <input type="radio" name="q12" value="a"> It can only execute one instruction per clock cycle.<br>
      <input type="radio" name="q12" value="b"> It can execute multiple instructions simultaneously.<br>
      <input type="radio" name="q12" value="c"> It uses a single execution unit.<br>
      <input type="radio" name="q12" value="d"> It does not support pipelining.<br>
      <button type="button" onclick="revealAnswer('q12', 'b')">Reveal Answer</button>
      <p class="answer" id="q12Answer">Correct Answer: It can execute multiple instructions simultaneously.</p>
    </div>
  </div>
  
  <!-- Question 13 -->
  <div class="question">
    <p><strong>13. What is the role of the cache memory?</strong></p>
    <div class="answers">
      <input type="radio" name="q13" value="a"> To hold data that is rarely used.<br>
      <input type="radio" name="q13" value="b"> To speed up access to frequently used data.<br>
      <input type="radio" name="q13" value="c"> To store the operating system.<br>
      <input type="radio" name="q13" value="d"> To manage input/output operations.<br>
      <button type="button" onclick="revealAnswer('q13', 'b')">Reveal Answer</button>
      <p class="answer" id="q13Answer">Correct Answer: To speed up access to frequently used data.</p>
    </div>
  </div>
  
  <!-- Question 14 -->
  <div class="question">
    <p><strong>14. What does branch prediction help to avoid in a pipeline?</strong></p>
    <div class="answers">
      <input type="radio" name="q14" value="a"> Data hazards<br>
      <input type="radio" name="q14" value="b"> Control hazards<br>
      <input type="radio" name="q14" value="c"> Structural hazards<br>
      <input type="radio" name="q14" value="d"> Memory hazards<br>
      <button type="button" onclick="revealAnswer('q14', 'b')">Reveal Answer</button>
      <p class="answer" id="q14Answer">Correct Answer: Control hazards</p>
    </div>
  </div>
  
  <!-- Question 15 -->
  <div class="question">
    <p><strong>15. In the context of pipelining, what is a structural hazard?</strong></p>
    <div class="answers">
      <input type="radio" name="q15" value="a"> A hazard caused by a data dependency between instructions.<br>
      <input type="radio" name="q15" value="b"> A hazard caused by a limited number of execution units.<br>
      <input type="radio" name="q15" value="c"> A hazard caused by branch instructions.<br>
      <input type="radio" name="q15" value="d"> A hazard caused by memory access.<br>
      <button type="button" onclick="revealAnswer('q15', 'b')">Reveal Answer</button>
      <p class="answer" id="q15Answer">Correct Answer: A hazard caused by a limited number of execution units.</p>
    </div>
  </div>
  
  <!-- Question 16 -->
  <div class="question">
    <p><strong>16. What does the "instruction set architecture" (ISA) of a processor define?</strong></p>
    <div class="answers">
      <input type="radio" name="q16" value="a"> The hardware components of the processor.<br>
      <input type="radio" name="q16" value="b"> The set of instructions a processor can execute.<br>
      <input type="radio" name="q16" value="c"> The memory hierarchy.<br>
      <input type="radio" name="q16" value="d"> The processor's cache size.<br>
      <button type="button" onclick="revealAnswer('q16', 'b')">Reveal Answer</button>
      <p class="answer" id="q16Answer">Correct Answer: The set of instructions a processor can execute.</p>
    </div>
  </div>
  
  <!-- Question 17 -->
  <div class="question">
    <p><strong>17. What is VLIW (Very Long Instruction Word) architecture?</strong></p>
    <div class="answers">
      <input type="radio" name="q17" value="a"> A processor architecture that allows for simultaneous execution of multiple independent instructions.<br>
      <input type="radio" name="q17" value="b"> A processor architecture with a single instruction per cycle.<br>
      <input type="radio" name="q17" value="c"> A memory management technique.<br>
      <input type="radio" name="q17" value="d"> A type of pipelining.<br>
      <button type="button" onclick="revealAnswer('q17', 'a')">Reveal Answer</button>
      <p class="answer" id="q17Answer">Correct Answer: A processor architecture that allows for simultaneous execution of multiple independent instructions.</p>
    </div>
  </div>
  
  <!-- Question 18 -->
  <div class="question">
    <p><strong>18. What is a control hazard?</strong></p>
    <div class="answers">
      <input type="radio" name="q18" value="a"> A hazard caused by branch or jump instructions.<br>
      <input type="radio" name="q18" value="b"> A hazard caused by a memory access conflict.<br>
      <input type="radio" name="q18" value="c"> A hazard caused by an insufficient number of execution units.<br>
      <input type="radio" name="q18" value="d"> A hazard caused by data dependencies.<br>
      <button type="button" onclick="revealAnswer('q18', 'a')">Reveal Answer</button>
      <p class="answer" id="q18Answer">Correct Answer: A hazard caused by branch or jump instructions.</p>
    </div>
  </div>
  
  <!-- Question 19 -->
  <div class="question">
    <p><strong>19. What is a pipelining hazard in a CPU?</strong></p>
    <div class="answers">
      <input type="radio" name="q19" value="a"> A problem that causes a delay in instruction processing.<br>
      <input type="radio" name="q19" value="b"> A conflict between two memory accesses.<br>
      <input type="radio" name="q19" value="c"> A delay caused by waiting for an instruction to execute.<br>
      <input type="radio" name="q19" value="d"> A conflict due to insufficient processor cores.<br>
      <button type="button" onclick="revealAnswer('q19', 'a')">Reveal Answer</button>
      <p class="answer" id="q19Answer">Correct Answer: A problem that causes a delay in instruction processing.</p>
    </div>
  </div>
  
  <!-- Question 20 -->
  <div class="question">
    <p><strong>20. What does a structural hazard occur in a pipeline?</strong></p>
    <div class="answers">
      <input type="radio" name="q20" value="a"> A lack of available resources to execute an instruction.<br>
      <input type="radio" name="q20" value="b"> A conflict between instructions needing the same resources.<br>
      <input type="radio" name="q20" value="c"> A data conflict between instructions.<br>
      <input type="radio" name="q20" value="d"> A conflict caused by a jump instruction.<br>
      <button type="button" onclick="revealAnswer('q20', 'b')">Reveal Answer</button>
      <p class="answer" id="q20Answer">Correct Answer: A conflict between instructions needing the same resources.</p>
    </div>
  </div>
  <!-- Question 21 -->
<div class="question">
    <p><strong>21. What is the primary purpose of a TLB (Translation Lookaside Buffer)?</strong></p>
    <div class="answers">
      <input type="radio" name="q21" value="a"> To speed up the translation of virtual addresses to physical addresses.<br>
      <input type="radio" name="q21" value="b"> To store data temporarily.<br>
      <input type="radio" name="q21" value="c"> To increase the size of cache memory.<br>
      <input type="radio" name="q21" value="d"> To manage input and output devices.<br>
      <button type="button" onclick="revealAnswer('q21', 'a')">Reveal Answer</button>
      <p class="answer" id="q21Answer">Correct Answer: To speed up the translation of virtual addresses to physical addresses.</p>
    </div>
  </div>
  
  <!-- Question 22 -->
  <div class="question">
    <p><strong>22. Which of the following is an example of a "read-after-write" data hazard?</strong></p>
    <div class="answers">
      <input type="radio" name="q22" value="a"> Instruction 1 writes to a register, and Instruction 2 reads from the same register.<br>
      <input type="radio" name="q22" value="b"> Instruction 1 writes to memory, and Instruction 2 reads from memory.<br>
      <input type="radio" name="q22" value="c"> Instruction 1 reads from a register, and Instruction 2 writes to the same register.<br>
      <input type="radio" name="q22" value="d"> Instruction 1 writes to memory, and Instruction 2 writes to the same memory address.<br>
      <button type="button" onclick="revealAnswer('q22', 'a')">Reveal Answer</button>
      <p class="answer" id="q22Answer">Correct Answer: Instruction 1 writes to a register, and Instruction 2 reads from the same register.</p>
    </div>
  </div>
  
  <!-- Question 23 -->
  <div class="question">
    <p><strong>23. What is the primary difference between a RISC and CISC processor?</strong></p>
    <div class="answers">
      <input type="radio" name="q23" value="a"> RISC uses fewer instructions, and CISC uses more complex instructions.<br>
      <input type="radio" name="q23" value="b"> RISC has more complex instructions than CISC.<br>
      <input type="radio" name="q23" value="c"> CISC uses fewer instructions, and RISC uses more complex instructions.<br>
      <input type="radio" name="q23" value="d"> RISC and CISC are identical in their instruction sets.<br>
      <button type="button" onclick="revealAnswer('q23', 'a')">Reveal Answer</button>
      <p class="answer" id="q23Answer">Correct Answer: RISC uses fewer instructions, and CISC uses more complex instructions.</p>
    </div>
  </div>
  
  <!-- Question 24 -->
  <div class="question">
    <p><strong>24. In a superscalar architecture, what is the main function of the issue stage?</strong></p>
    <div class="answers">
      <input type="radio" name="q24" value="a"> To execute instructions in parallel.<br>
      <input type="radio" name="q24" value="b"> To decode and prepare instructions for execution.<br>
      <input type="radio" name="q24" value="c"> To handle instruction scheduling.<br>
      <input type="radio" name="q24" value="d"> To fetch instructions from memory.<br>
      <button type="button" onclick="revealAnswer('q24', 'b')">Reveal Answer</button>
      <p class="answer" id="q24Answer">Correct Answer: To decode and prepare instructions for execution.</p>
    </div>
  </div>
  
  <!-- Question 25 -->
  <div class="question">
    <p><strong>25. Which of the following is a type of pipeline hazard?</strong></p>
    <div class="answers">
      <input type="radio" name="q25" value="a"> Data hazard<br>
      <input type="radio" name="q25" value="b"> Control hazard<br>
      <input type="radio" name="q25" value="c"> Structural hazard<br>
      <input type="radio" name="q25" value="d"> All of the above<br>
      <button type="button" onclick="revealAnswer('q25', 'd')">Reveal Answer</button>
      <p class="answer" id="q25Answer">Correct Answer: All of the above</p>
    </div>
  </div>
  
  <!-- Question 26 -->
  <div class="question">
    <p><strong>26. What does the term "out-of-order execution" refer to in modern CPUs?</strong></p>
    <div class="answers">
      <input type="radio" name="q26" value="a"> Executing instructions in the order they appear in the program.<br>
      <input type="radio" name="q26" value="b"> Executing instructions based on available resources, regardless of their original order.<br>
      <input type="radio" name="q26" value="c"> Storing instructions in a buffer before executing them.<br>
      <input type="radio" name="q26" value="d"> Repeating instructions to ensure correctness.<br>
      <button type="button" onclick="revealAnswer('q26', 'b')">Reveal Answer</button>
      <p class="answer" id="q26Answer">Correct Answer: Executing instructions based on available resources, regardless of their original order.</p>
    </div>
  </div>
  
  <!-- Question 27 -->
  <div class="question">
    <p><strong>27. What is the main purpose of branch prediction in modern processors?</strong></p>
    <div class="answers">
      <input type="radio" name="q27" value="a"> To reduce memory access time.<br>
      <input type="radio" name="q27" value="b"> To speed up the execution of instructions by guessing the direction of branches.<br>
      <input type="radio" name="q27" value="c"> To handle data hazards.<br>
      <input type="radio" name="q27" value="d"> To allocate resources efficiently.<br>
      <button type="button" onclick="revealAnswer('q27', 'b')">Reveal Answer</button>
      <p class="answer" id="q27Answer">Correct Answer: To speed up the execution of instructions by guessing the direction of branches.</p>
    </div>
  </div>
  
  <!-- Question 28 -->
  <div class="question">
    <p><strong>28. In a pipelined CPU, which type of hazard occurs when two instructions need the same hardware resource?</strong></p>
    <div class="answers">
      <input type="radio" name="q28" value="a"> Data hazard<br>
      <input type="radio" name="q28" value="b"> Control hazard<br>
      <input type="radio" name="q28" value="c"> Structural hazard<br>
      <input type="radio" name="q28" value="d"> Memory hazard<br>
      <button type="button" onclick="revealAnswer('q28', 'c')">Reveal Answer</button>
      <p class="answer" id="q28Answer">Correct Answer: Structural hazard</p>
    </div>
  </div>
  
  <!-- Question 29 -->
  <div class="question">
    <p><strong>29. What is the purpose of using multiple execution units in a superscalar processor?</strong></p>
    <div class="answers">
      <input type="radio" name="q29" value="a"> To execute different types of instructions simultaneously.<br>
      <input type="radio" name="q29" value="b"> To speed up memory access.<br>
      <input type="radio" name="q29" value="c"> To reduce the need for pipelining.<br>
      <input type="radio" name="q29" value="d"> To handle larger instruction sets.<br>
      <button type="button" onclick="revealAnswer('q29', 'a')">Reveal Answer</button>
      <p class="answer" id="q29Answer">Correct Answer: To execute different types of instructions simultaneously.</p>
    </div>
  </div>
  
  <!-- Question 30 -->
  <div class="question">
    <p><strong>30. What does the "fetch" stage of a pipeline do?</strong></p>
    <div class="answers">
      <input type="radio" name="q30" value="a"> It decodes instructions.<br>
      <input type="radio" name="q30" value="b"> It fetches instructions from memory.<br>
      <input type="radio" name="q30" value="c"> It executes the instructions.<br>
      <input type="radio" name="q30" value="d"> It stores results in memory.<br>
      <button type="button" onclick="revealAnswer('q30', 'b')">Reveal Answer</button>
      <p class="answer" id="q30Answer">Correct Answer: It fetches instructions from memory.</p>
    </div>
  </div>
  <!-- Question 31 -->
<div class="question">
    <p><strong>31. What is a cache miss?</strong></p>
    <div class="answers">
      <input type="radio" name="q31" value="a"> When the data is found in the cache.<br>
      <input type="radio" name="q31" value="b"> When the data is not found in the cache and needs to be fetched from memory.<br>
      <input type="radio" name="q31" value="c"> When the cache is full.<br>
      <input type="radio" name="q31" value="d"> When the cache is being updated.<br>
      <button type="button" onclick="revealAnswer('q31', 'b')">Reveal Answer</button>
      <p class="answer" id="q31Answer">Correct Answer: When the data is not found in the cache and needs to be fetched from memory.</p>
    </div>
  </div>
  
  <!-- Question 32 -->
  <div class="question">
    <p><strong>32. Which type of processor architecture is designed to execute a small, simple set of instructions?</strong></p>
    <div class="answers">
      <input type="radio" name="q32" value="a"> CISC<br>
      <input type="radio" name="q32" value="b"> RISC<br>
      <input type="radio" name="q32" value="c"> VLIW<br>
      <input type="radio" name="q32" value="d"> Superscalar<br>
      <button type="button" onclick="revealAnswer('q32', 'b')">Reveal Answer</button>
      <p class="answer" id="q32Answer">Correct Answer: RISC</p>
    </div>
  </div>
  
  <!-- Question 33 -->
  <div class="question">
    <p><strong>33. What is the main benefit of a VLIW (Very Long Instruction Word) architecture?</strong></p>
    <div class="answers">
      <input type="radio" name="q33" value="a"> It executes multiple instructions in parallel in a single clock cycle.<br>
      <input type="radio" name="q33" value="b"> It reduces the number of required instructions.<br>
      <input type="radio" name="q33" value="c"> It uses a single instruction to perform complex tasks.<br>
      <input type="radio" name="q33" value="d"> It allows out-of-order execution of instructions.<br>
      <button type="button" onclick="revealAnswer('q33', 'a')">Reveal Answer</button>
      <p class="answer" id="q33Answer">Correct Answer: It executes multiple instructions in parallel in a single clock cycle.</p>
    </div>
  </div>
  
  <!-- Question 34 -->
  <div class="question">
    <p><strong>34. What is the function of the instruction decode stage in a pipelined processor?</strong></p>
    <div class="answers">
      <input type="radio" name="q34" value="a"> It fetches the instruction from memory.<br>
      <input type="radio" name="q34" value="b"> It decodes the instruction to determine the operation.<br>
      <input type="radio" name="q34" value="c"> It executes the instruction.<br>
      <input type="radio" name="q34" value="d"> It stores the result of the instruction.<br>
      <button type="button" onclick="revealAnswer('q34', 'b')">Reveal Answer</button>
      <p class="answer" id="q34Answer">Correct Answer: It decodes the instruction to determine the operation.</p>
    </div>
  </div>
  
  <!-- Question 35 -->
  <div class="question">
    <p><strong>35. What is the purpose of instruction pipelining in modern processors?</strong></p>
    <div class="answers">
      <input type="radio" name="q35" value="a"> To execute multiple instructions in parallel.<br>
      <input type="radio" name="q35" value="b"> To increase the clock speed of the processor.<br>
      <input type="radio" name="q35" value="c"> To break down instructions into smaller tasks.<br>
      <input type="radio" name="q35" value="d"> To execute instructions faster by overlapping different stages of processing.<br>
      <button type="button" onclick="revealAnswer('q35', 'd')">Reveal Answer</button>
      <p class="answer" id="q35Answer">Correct Answer: To execute instructions faster by overlapping different stages of processing.</p>
    </div>
  </div>
  
  <!-- Question 36 -->
  <div class="question">
    <p><strong>36. In a superscalar processor, what is the role of the issue stage?</strong></p>
    <div class="answers">
      <input type="radio" name="q36" value="a"> To fetch instructions from memory.<br>
      <input type="radio" name="q36" value="b"> To dispatch instructions to execution units.<br>
      <input type="radio" name="q36" value="c"> To decode instructions.<br>
      <input type="radio" name="q36" value="d"> To store results into memory.<br>
      <button type="button" onclick="revealAnswer('q36', 'b')">Reveal Answer</button>
      <p class="answer" id="q36Answer">Correct Answer: To dispatch instructions to execution units.</p>
    </div>
  </div>
  
  <!-- Question 37 -->
  <div class="question">
    <p><strong>37. What is a key advantage of out-of-order execution in processors?</strong></p>
    <div class="answers">
      <input type="radio" name="q37" value="a"> It minimizes the impact of pipeline hazards.<br>
      <input type="radio" name="q37" value="b"> It speeds up the execution of instructions.<br>
      <input type="radio" name="q37" value="c"> It simplifies the instruction set architecture.<br>
      <input type="radio" name="q37" value="d"> It reduces the need for pipelining.<br>
      <button type="button" onclick="revealAnswer('q37', 'a')">Reveal Answer</button>
      <p class="answer" id="q37Answer">Correct Answer: It minimizes the impact of pipeline hazards.</p>
    </div>
  </div>
  
  <!-- Question 38 -->
  <div class="question">
    <p><strong>38. What is a structural hazard in a pipeline?</strong></p>
    <div class="answers">
      <input type="radio" name="q38" value="a"> When two instructions try to access the same resource simultaneously.<br>
      <input type="radio" name="q38" value="b"> When data dependencies between instructions cause delays.<br>
      <input type="radio" name="q38" value="c"> When a branch instruction causes a delay in execution.<br>
      <input type="radio" name="q38" value="d"> When the pipeline is stalled due to cache misses.<br>
      <button type="button" onclick="revealAnswer('q38', 'a')">Reveal Answer</button>
      <p class="answer" id="q38Answer">Correct Answer: When two instructions try to access the same resource simultaneously.</p>
    </div>
  </div>
  
  <!-- Question 39 -->
  <div class="question">
    <p><strong>39. What is a control hazard in pipelined processors?</strong></p>
    <div class="answers">
      <input type="radio" name="q39" value="a"> When an instruction depends on the result of a previous instruction.<br>
      <input type="radio" name="q39" value="b"> When the processor is waiting for a branch decision.<br>
      <input type="radio" name="q39" value="c"> When two instructions use the same register.<br>
      <input type="radio" name="q39" value="d"> When memory is being accessed.<br>
      <button type="button" onclick="revealAnswer('q39', 'b')">Reveal Answer</button>
      <p class="answer" id="q39Answer">Correct Answer: When the processor is waiting for a branch decision.</p>
    </div>
  </div>
  
  <!-- Question 40 -->
  <div class="question">
    <p><strong>40. What is the primary purpose of branch prediction in processors?</strong></p>
    <div class="answers">
      <input type="radio" name="q40" value="a"> To reduce the time spent waiting for branch decisions.<br>
      <input type="radio" name="q40" value="b"> To increase the number of instructions executed per cycle.<br>
      <input type="radio" name="q40" value="c"> To predict the results of branch instructions.<br>
      <input type="radio" name="q40" value="d"> To eliminate control hazards.<br>
      <button type="button" onclick="revealAnswer('q40', 'a')">Reveal Answer</button>
      <p class="answer" id="q40Answer">Correct Answer: To reduce the time spent waiting for branch decisions.</p>
    </div>
  </div>
 <!-- Question 41 -->
<div class="question">
    <p><strong>41. What does the term "cache hit" mean?</strong></p>
    <div class="answers">
      <input type="radio" name="q41" value="a"> When data is found in the cache.<br>
      <input type="radio" name="q41" value="b"> When the cache is empty.<br>
      <input type="radio" name="q41" value="c"> When data is fetched from the main memory.<br>
      <input type="radio" name="q41" value="d"> When the cache is being updated.<br>
      <button type="button" onclick="revealAnswer('q41', 'a')">Reveal Answer</button>
      <p class="answer" id="q41Answer">Correct Answer: When data is found in the cache.</p>
    </div>
  </div>
  
  <!-- Question 42 -->
  <div class="question">
    <p><strong>42. Which of the following is a primary characteristic of a RISC processor?</strong></p>
    <div class="answers">
      <input type="radio" name="q42" value="a"> Large number of instructions.<br>
      <input type="radio" name="q42" value="b"> Fixed-length instructions.<br>
      <input type="radio" name="q42" value="c"> Complex addressing modes.<br>
      <input type="radio" name="q42" value="d"> Complex instruction set.<br>
      <button type="button" onclick="revealAnswer('q42', 'b')">Reveal Answer</button>
      <p class="answer" id="q42Answer">Correct Answer: Fixed-length instructions.</p>
    </div>
  </div>
  
  <!-- Question 43 -->
  <div class="question">
    <p><strong>43. What is the advantage of using out-of-order execution in a CPU?</strong></p>
    <div class="answers">
      <input type="radio" name="q43" value="a"> It minimizes pipeline stalls and hazards.<br>
      <input type="radio" name="q43" value="b"> It reduces the number of registers.<br>
      <input type="radio" name="q43" value="c"> It increases the number of instructions executed.<br>
      <input type="radio" name="q43" value="d"> It simplifies the control logic.<br>
      <button type="button" onclick="revealAnswer('q43', 'a')">Reveal Answer</button>
      <p class="answer" id="q43Answer">Correct Answer: It minimizes pipeline stalls and hazards.</p>
    </div>
  </div>
  
  <!-- Question 44 -->
  <div class="question">
    <p><strong>44. What is the purpose of a branch predictor in a processor?</strong></p>
    <div class="answers">
      <input type="radio" name="q44" value="a"> To predict the outcome of branches and reduce delays.<br>
      <input type="radio" name="q44" value="b"> To store branch instructions.<br>
      <input type="radio" name="q44" value="c"> To increase the number of instructions executed.<br>
      <input type="radio" name="q44" value="d"> To execute branches out-of-order.<br>
      <button type="button" onclick="revealAnswer('q44', 'a')">Reveal Answer</button>
      <p class="answer" id="q44Answer">Correct Answer: To predict the outcome of branches and reduce delays.</p>
    </div>
  </div>
  
  <!-- Question 45 -->
  <div class="question">
    <p><strong>45. What is a pipeline hazard?</strong></p>
    <div class="answers">
      <input type="radio" name="q45" value="a"> A delay in the pipeline due to resource conflicts or dependencies.<br>
      <input type="radio" name="q45" value="b"> A type of instruction.<br>
      <input type="radio" name="q45" value="c"> A problem with memory access.<br>
      <input type="radio" name="q45" value="d"> A method of improving CPU speed.<br>
      <button type="button" onclick="revealAnswer('q45', 'a')">Reveal Answer</button>
      <p class="answer" id="q45Answer">Correct Answer: A delay in the pipeline due to resource conflicts or dependencies.</p>
    </div>
  </div>
  
  <!-- Question 46 -->
  <div class="question">
    <p><strong>46. What is the primary reason for using instruction pipelining in modern processors?</strong></p>
    <div class="answers">
      <input type="radio" name="q46" value="a"> To reduce the number of instructions.<br>
      <input type="radio" name="q46" value="b"> To increase the throughput of instruction execution.<br>
      <input type="radio" name="q46" value="c"> To simplify the instruction set.<br>
      <input type="radio" name="q46" value="d"> To reduce the clock speed.<br>
      <button type="button" onclick="revealAnswer('q46', 'b')">Reveal Answer</button>
      <p class="answer" id="q46Answer">Correct Answer: To increase the throughput of instruction execution.</p>
    </div>
  </div>
  
  <!-- Question 47 -->
  <div class="question">
    <p><strong>47. What is the role of the "fetch" stage in a pipeline?</strong></p>
    <div class="answers">
      <input type="radio" name="q47" value="a"> To decode the instruction.<br>
      <input type="radio" name="q47" value="b"> To execute the instruction.<br>
      <input type="radio" name="q47" value="c"> To fetch the instruction from memory.<br>
      <input type="radio" name="q47" value="d"> To store the result of the instruction.<br>
      <button type="button" onclick="revealAnswer('q47', 'c')">Reveal Answer</button>
      <p class="answer" id="q47Answer">Correct Answer: To fetch the instruction from memory.</p>
    </div>
  </div>
  
  <!-- Question 48 -->
  <div class="question">
    <p><strong>48. Which of the following best describes a cache line?</strong></p>
    <div class="answers">
      <input type="radio" name="q48" value="a"> A unit of memory transfer between the cache and main memory.<br>
      <input type="radio" name="q48" value="b"> The smallest unit of memory that is fetched from memory.<br>
      <input type="radio" name="q48" value="c"> A collection of instructions.<br>
      <input type="radio" name="q48" value="d"> A group of cache blocks.<br>
      <button type="button" onclick="revealAnswer('q48', 'b')">Reveal Answer</button>
      <p class="answer" id="q48Answer">Correct Answer: The smallest unit of memory that is fetched from memory.</p>
    </div>
  </div>
  
  <!-- Question 49 -->
  <div class="question">
    <p><strong>49. What is the purpose of a branch target buffer (BTB)?</strong></p>
    <div class="answers">
      <input type="radio" name="q49" value="a"> To store the target addresses of branches to improve prediction accuracy.<br>
      <input type="radio" name="q49" value="b"> To store the results of branch predictions.<br>
      <input type="radio" name="q49" value="c"> To fetch branch instructions from memory.<br>
      <input type="radio" name="q49" value="d"> To execute branch instructions.<br>
      <button type="button" onclick="revealAnswer('q49', 'a')">Reveal Answer</button>
      <p class="answer" id="q49Answer">Correct Answer: To store the target addresses of branches to improve prediction accuracy.</p>
    </div>
  </div>
  
  <!-- Question 50 -->
  <div class="question">
    <p><strong>50. What is the purpose of cache coherence protocols in multiprocessor systems?</strong></p>
    <div class="answers">
      <input type="radio" name="q50" value="a"> To maintain consistency of cached data across different processors.<br>
      <input type="radio" name="q50" value="b"> To increase the speed of memory access.<br>
      <input type="radio" name="q50" value="c"> To reduce the number of cache misses.<br>
      <input type="radio" name="q50" value="d"> To reduce the power consumption of processors.<br>
      <button type="button" onclick="revealAnswer('q50', 'a')">Reveal Answer</button>
      <p class="answer" id="q50Answer">Correct Answer: To maintain consistency of cached data across different processors.</p>
    </div>
  </div>    

    <div class="question">
  <p><strong>51. What is a direct-mapped cache?</strong></p>
  <div class="answers">
    <input type="radio" name="q51" value="a"> A cache where each memory address maps to multiple cache lines.<br>
    <input type="radio" name="q51" value="b"> A cache where each memory address maps to a single cache line.<br>
    <input type="radio" name="q51" value="c"> A cache that uses a fully associative mapping.<br>
    <input type="radio" name="q51" value="d"> A cache where data is retrieved directly from the memory.<br>
    <button type="button" onclick="revealAnswer('q51', 'b')">Reveal Answer</button>
    <p class="answer" id="q51Answer">Correct Answer: A cache where each memory address maps to a single cache line.</p>
  </div>
</div>

<div class="question">
  <p><strong>52. Which of the following does NOT improve cache performance?</strong></p>
  <div class="answers">
    <input type="radio" name="q52" value="a"> Larger cache size.<br>
    <input type="radio" name="q52" value="b"> Higher associativity.<br>
    <input type="radio" name="q52" value="c"> Cache coherence protocols.<br>
    <input type="radio" name="q52" value="d"> Decreased cache hit ratio.<br>
    <button type="button" onclick="revealAnswer('q52', 'd')">Reveal Answer</button>
    <p class="answer" id="q52Answer">Correct Answer: Decreased cache hit ratio.</p>
  </div>
</div>

<div class="question">
  <p><strong>53. What does the term "cache hit ratio" refer to?</strong></p>
  <div class="answers">
    <input type="radio" name="q53" value="a"> The percentage of cache misses compared to hits.<br>
    <input type="radio" name="q53" value="b"> The frequency of cache accesses in a system.<br>
    <input type="radio" name="q53" value="c"> The number of times data is found in the cache.<br>
    <input type="radio" name="q53" value="d"> The amount of time it takes to access the cache.<br>
    <button type="button" onclick="revealAnswer('q53', 'c')">Reveal Answer</button>
    <p class="answer" id="q53Answer">Correct Answer: The number of times data is found in the cache.</p>
  </div>
</div>

<div class="question">
  <p><strong>54. What is the benefit of using a two-way associative cache over a direct-mapped cache?</strong></p>
  <div class="answers">
    <input type="radio" name="q54" value="a"> Faster memory access.<br>
    <input type="radio" name="q54" value="b"> Higher hit rate due to multiple locations for each memory block.<br>
    <input type="radio" name="q54" value="c"> Lower power consumption.<br>
    <input type="radio" name="q54" value="d"> Improved CPU throughput.<br>
    <button type="button" onclick="revealAnswer('q54', 'b')">Reveal Answer</button>
    <p class="answer" id="q54Answer">Correct Answer: Higher hit rate due to multiple locations for each memory block.</p>
  </div>
</div>

<div class="question">
  <p><strong>55. Which cache replacement policy selects the least recently used cache line for replacement?</strong></p>
  <div class="answers">
    <input type="radio" name="q55" value="a"> FIFO.<br>
    <input type="radio" name="q55" value="b"> Random replacement.<br>
    <input type="radio" name="q55" value="c"> LRU (Least Recently Used).<br>
    <input type="radio" name="q55" value="d"> MRU (Most Recently Used).<br>
    <button type="button" onclick="revealAnswer('q55', 'c')">Reveal Answer</button>
    <p class="answer" id="q55Answer">Correct Answer: LRU (Least Recently Used).</p>
  </div>
</div>

<div class="question">
  <p><strong>56. What is the primary advantage of a write-through cache?</strong></p>
  <div class="answers">
    <input type="radio" name="q56" value="a"> It ensures data is immediately written to both the cache and the main memory.<br>
    <input type="radio" name="q56" value="b"> It increases cache hit rate.<br>
    <input type="radio" name="q56" value="c"> It reduces cache misses.<br>
    <input type="radio" name="q56" value="d"> It increases memory access speed.<br>
    <button type="button" onclick="revealAnswer('q56', 'a')">Reveal Answer</button>
    <p class="answer" id="q56Answer">Correct Answer: It ensures data is immediately written to both the cache and the main memory.</p>
  </div>
</div>

<div class="question">
  <p><strong>57. What is the main problem with a cache that is too small?</strong></p>
  <div class="answers">
    <input type="radio" name="q57" value="a"> Higher memory access time due to frequent cache misses.<br>
    <input type="radio" name="q57" value="b"> Increased power consumption.<br>
    <input type="radio" name="q57" value="c"> Less flexibility for multiple processors.<br>
    <input type="radio" name="q57" value="d"> Decreased CPU clock speed.<br>
    <button type="button" onclick="revealAnswer('q57', 'a')">Reveal Answer</button>
    <p class="answer" id="q57Answer">Correct Answer: Higher memory access time due to frequent cache misses.</p>
  </div>
</div>

<div class="question">
  <p><strong>58. Which of the following cache architectures uses multiple levels of cache?</strong></p>
  <div class="answers">
    <input type="radio" name="q58" value="a"> Direct-mapped cache.<br>
    <input type="radio" name="q58" value="b"> Set-associative cache.<br>
    <input type="radio" name="q58" value="c"> Multi-level cache.<br>
    <input type="radio" name="q58" value="d"> Fully associative cache.<br>
    <button type="button" onclick="revealAnswer('q58', 'c')">Reveal Answer</button>
    <p class="answer" id="q58Answer">Correct Answer: Multi-level cache.</p>
  </div>
</div>

<div class="question">
  <p><strong>59. What does the term "cache coherence" refer to?</strong></p>
  <div class="answers">
    <input type="radio" name="q59" value="a"> The ability of the cache to maintain consistent data across multiple levels.<br>
    <input type="radio" name="q59" value="b"> The uniformity of memory access patterns in the system.<br>
    <input type="radio" name="q59" value="c"> The synchronization of data between the CPU and memory.<br>
    <input type="radio" name="q59" value="d"> The management of cache line evictions.<br>
    <button type="button" onclick="revealAnswer('q59', 'a')">Reveal Answer</button>
    <p class="answer" id="q59Answer">Correct Answer: The ability of the cache to maintain consistent data across multiple levels.</p>
  </div>
</div>

<div class="question">
  <p><strong>60. Which of the following is a typical benefit of increasing cache associativity?</strong></p>
  <div class="answers">
    <input type="radio" name="q60" value="a"> Faster cache access times.<br>
    <input type="radio" name="q60" value="b"> Improved cache hit rate.<br>
    <input type="radio" name="q60" value="c"> Decreased complexity in cache management.<br>
    <input type="radio" name="q60" value="d"> Reduced power consumption.<br>
    <button type="button" onclick="revealAnswer('q60', 'b')">Reveal Answer</button>
    <p class="answer" id="q60Answer">Correct Answer: Improved cache hit rate.</p>
  </div>
</div>
<div class="question">
  <p><strong>61. What does a cache miss imply?</strong></p>
  <div class="answers">
    <input type="radio" name="q61" value="a"> The data was found in the cache.<br>
    <input type="radio" name="q61" value="b"> The data was not found in the cache, and must be retrieved from main memory.<br>
    <input type="radio" name="q61" value="c"> The cache is full and cannot store new data.<br>
    <input type="radio" name="q61" value="d"> The cache is being cleared.<br>
    <button type="button" onclick="revealAnswer('q61', 'b')">Reveal Answer</button>
    <p class="answer" id="q61Answer">Correct Answer: The data was not found in the cache, and must be retrieved from main memory.</p>
  </div>
</div>

<div class="question">
  <p><strong>62. What is the purpose of the Translation Lookaside Buffer (TLB)?</strong></p>
  <div class="answers">
    <input type="radio" name="q62" value="a"> To map virtual addresses to physical addresses in memory.<br>
    <input type="radio" name="q62" value="b"> To store data that is frequently accessed.<br>
    <input type="radio" name="q62" value="c"> To manage cache coherency between processors.<br>
    <input type="radio" name="q62" value="d"> To reduce cache misses in multi-level caches.<br>
    <button type="button" onclick="revealAnswer('q62', 'a')">Reveal Answer</button>
    <p class="answer" id="q62Answer">Correct Answer: To map virtual addresses to physical addresses in memory.</p>
  </div>
</div>

<div class="question">
  <p><strong>63. Which of the following describes the effect of cache associativity on performance?</strong></p>
  <div class="answers">
    <input type="radio" name="q63" value="a"> Higher associativity can reduce the number of cache misses but increases cache lookup time.<br>
    <input type="radio" name="q63" value="b"> Higher associativity always improves cache access time.<br>
    <input type="radio" name="q63" value="c"> Higher associativity increases power consumption but has no impact on performance.<br>
    <input type="radio" name="q63" value="d"> Higher associativity reduces cache lookup time and memory access latency.<br>
    <button type="button" onclick="revealAnswer('q63', 'a')">Reveal Answer</button>
    <p class="answer" id="q63Answer">Correct Answer: Higher associativity can reduce the number of cache misses but increases cache lookup time.</p>
  </div>
</div>

<div class="question">
  <p><strong>64. What is the primary function of a memory management unit (MMU)?</strong></p>
  <div class="answers">
    <input type="radio" name="q64" value="a"> To handle interrupts and exceptions.<br>
    <input type="radio" name="q64" value="b"> To map virtual memory addresses to physical memory addresses.<br>
    <input type="radio" name="q64" value="c"> To manage CPU scheduling.<br>
    <input type="radio" name="q64" value="d"> To control cache access and data consistency.<br>
    <button type="button" onclick="revealAnswer('q64', 'b')">Reveal Answer</button>
    <p class="answer" id="q64Answer">Correct Answer: To map virtual memory addresses to physical memory addresses.</p>
  </div>
</div>

<div class="question">
  <p><strong>65. What is a page fault?</strong></p>
  <div class="answers">
    <input type="radio" name="q65" value="a"> A cache miss where the required data is not found in the TLB.<br>
    <input type="radio" name="q65" value="b"> A condition where a requested page is not in physical memory, triggering a load from disk.<br>
    <input type="radio" name="q65" value="c"> A failure of a virtual memory translation.<br>
    <input type="radio" name="q65" value="d"> A memory access error when the address exceeds available memory.<br>
    <button type="button" onclick="revealAnswer('q65', 'b')">Reveal Answer</button>
    <p class="answer" id="q65Answer">Correct Answer: A condition where a requested page is not in physical memory, triggering a load from disk.</p>
  </div>
</div>

<div class="question">
  <p><strong>66. Which of the following is a technique to handle page faults?</strong></p>
  <div class="answers">
    <input type="radio" name="q66" value="a"> Cache flushing.<br>
    <input type="radio" name="q66" value="b"> Swapping the page in from the secondary storage.<br>
    <input type="radio" name="q66" value="c"> Paging.<br>
    <input type="radio" name="q66" value="d"> Interrupt masking.<br>
    <button type="button" onclick="revealAnswer('q66', 'b')">Reveal Answer</button>
    <p class="answer" id="q66Answer">Correct Answer: Swapping the page in from the secondary storage.</p>
  </div>
</div>

<div class="question">
  <p><strong>67. What is a valid reason for implementing memory protection?</strong></p>
  <div class="answers">
    <input type="radio" name="q67" value="a"> To prevent unauthorized access to memory by different processes.<br>
    <input type="radio" name="q67" value="b"> To optimize memory usage.<br>
    <input type="radio" name="q67" value="c"> To increase the size of the memory.<br>
    <input type="radio" name="q67" value="d"> To improve the cache performance.<br>
    <button type="button" onclick="revealAnswer('q67', 'a')">Reveal Answer</button>
    <p class="answer" id="q67Answer">Correct Answer: To prevent unauthorized access to memory by different processes.</p>
  </div>
</div>

<div class="question">
  <p><strong>68. What is the function of a stack in memory management?</strong></p>
  <div class="answers">
    <input type="radio" name="q68" value="a"> To store the most frequently used variables.<br>
    <input type="radio" name="q68" value="b"> To store function calls and local variables.<br>
    <input type="radio" name="q68" value="c"> To manage memory page tables.<br>
    <input type="radio" name="q68" value="d"> To manage physical memory addresses.<br>
    <button type="button" onclick="revealAnswer('q68', 'b')">Reveal Answer</button>
    <p class="answer" id="q68Answer">Correct Answer: To store function calls and local variables.</p>
  </div>
</div>

<div class="question">
  <p><strong>69. What is the function of the base register in memory protection?</strong></p>
  <div class="answers">
    <input type="radio" name="q69" value="a"> It holds the starting address of the memory space for a process.<br>
    <input type="radio" name="q69" value="b"> It holds the end address of the memory space for a process.<br>
    <input type="radio" name="q69" value="c"> It stores the virtual address of the next instruction.<br>
    <input type="radio" name="q69" value="d"> It holds the address of the stack.<br>
    <button type="button" onclick="revealAnswer('q69', 'a')">Reveal Answer</button>
    <p class="answer" id="q69Answer">Correct Answer: It holds the starting address of the memory space for a process.</p>
  </div>
</div>

<div class="question">
  <p><strong>70. What is the difference between a hardware interrupt and a software interrupt?</strong></p>
  <div class="answers">
    <input type="radio" name="q70" value="a"> A hardware interrupt is generated by software, and a software interrupt is generated by hardware.<br>
    <input type="radio" name="q70" value="b"> A hardware interrupt is initiated by the CPU, and a software interrupt is initiated by an external device.<br>
    <input type="radio" name="q70" value="c"> A hardware interrupt is generated by an external device, and a software interrupt is triggered by a program.<br>
    <input type="radio" name="q70" value="d"> Both hardware and software interrupts are initiated by external devices.<br>
    <button type="button" onclick="revealAnswer('q70', 'c')">Reveal Answer</button>
    <p class="answer" id="q70Answer">Correct Answer: A hardware interrupt is generated by an external device, and a software interrupt is triggered by a program.</p>
  </div>
</div>

<div class="question">
  <p><strong>71. What is the purpose of using a superscalar architecture?</strong></p>
  <div class="answers">
    <input type="radio" name="q71" value="a"> To allow the execution of multiple instructions per clock cycle.<br>
    <input type="radio" name="q71" value="b"> To simplify instruction scheduling.<br>
    <input type="radio" name="q71" value="c"> To reduce the complexity of pipelining.<br>
    <input type="radio" name="q71" value="d"> To improve memory access speed.<br>
    <button type="button" onclick="revealAnswer('q71', 'a')">Reveal Answer</button>
    <p class="answer" id="q71Answer">Correct Answer: To allow the execution of multiple instructions per clock cycle.</p>
  </div>
</div>

<div class="question">
  <p><strong>72. In a superscalar processor, what is the main limitation that can affect performance?</strong></p>
  <div class="answers">
    <input type="radio" name="q72" value="a"> The size of the instruction cache.<br>
    <input type="radio" name="q72" value="b"> The availability of execution units to handle multiple instructions simultaneously.<br>
    <input type="radio" name="q72" value="c"> The lack of memory access speed.<br>
    <input type="radio" name="q72" value="d"> The lack of pipeline stages.<br>
    <button type="button" onclick="revealAnswer('q72', 'b')">Reveal Answer</button>
    <p class="answer" id="q72Answer">Correct Answer: The availability of execution units to handle multiple instructions simultaneously.</p>
  </div>
</div>

<div class="question">
  <p><strong>73. What is the main benefit of using out-of-order execution in a processor?</strong></p>
  <div class="answers">
    <input type="radio" name="q73" value="a"> To increase the clock speed of the processor.<br>
    <input type="radio" name="q73" value="b"> To improve the utilization of the CPU's execution units by executing instructions as their operands become available.<br>
    <input type="radio" name="q73" value="c"> To reduce the number of pipeline stages.<br>
    <input type="radio" name="q73" value="d"> To prevent hazards in the pipeline.<br>
    <button type="button" onclick="revealAnswer('q73', 'b')">Reveal Answer</button>
    <p class="answer" id="q73Answer">Correct Answer: To improve the utilization of the CPU's execution units by executing instructions as their operands become available.</p>
  </div>
</div>

<div class="question">
  <p><strong>74. What is a structural hazard in a pipelined processor?</strong></p>
  <div class="answers">
    <input type="radio" name="q74" value="a"> A situation where two instructions need the same resource simultaneously.<br>
    <input type="radio" name="q74" value="b"> A situation where the instruction is not available for the pipeline.<br>
    <input type="radio" name="q74" value="c"> A situation where data dependency causes a stall.<br>
    <input type="radio" name="q74" value="d"> A situation where an instruction is waiting for an interrupt.<br>
    <button type="button" onclick="revealAnswer('q74', 'a')">Reveal Answer</button>
    <p class="answer" id="q74Answer">Correct Answer: A situation where two instructions need the same resource simultaneously.</p>
  </div>
</div>

<div class="question">
  <p><strong>75. What is a control hazard in pipelined processors?</strong></p>
  <div class="answers">
    <input type="radio" name="q75" value="a"> A hazard caused by a branch instruction that changes the flow of control.<br>
    <input type="radio" name="q75" value="b"> A hazard caused by a memory access conflict.<br>
    <input type="radio" name="q75" value="c"> A hazard caused by dependency between instructions.<br>
    <input type="radio" name="q75" value="d"> A hazard caused by the processor's inability to fetch instructions in order.<br>
    <button type="button" onclick="revealAnswer('q75', 'a')">Reveal Answer</button>
    <p class="answer" id="q75Answer">Correct Answer: A hazard caused by a branch instruction that changes the flow of control.</p>
  </div>
</div>

<div class="question">
  <p><strong>76. What is the role of the instruction pointer (IP) in a processor?</strong></p>
  <div class="answers">
    <input type="radio" name="q76" value="a"> It stores the current instruction to be executed.<br>
    <input type="radio" name="q76" value="b"> It stores the address of the next instruction to be executed.<br>
    <input type="radio" name="q76" value="c"> It stores the result of the last executed instruction.<br>
    <input type="radio" name="q76" value="d"> It stores the data fetched from memory.<br>
    <button type="button" onclick="revealAnswer('q76', 'b')">Reveal Answer</button>
    <p class="answer" id="q76Answer">Correct Answer: It stores the address of the next instruction to be executed.</p>
  </div>
</div>

<div class="question">
  <p><strong>77. What is the significance of branch prediction in pipelined processors?</strong></p>
  <div class="answers">
    <input type="radio" name="q77" value="a"> To predict the outcome of a branch instruction and avoid pipeline stalls.<br>
    <input type="radio" name="q77" value="b"> To reduce the number of instructions fetched from memory.<br>
    <input type="radio" name="q77" value="c"> To increase the size of the branch target buffer.<br>
    <input type="radio" name="q77" value="d"> To improve the efficiency of memory access.<br>
    <button type="button" onclick="revealAnswer('q77', 'a')">Reveal Answer</button>
    <p class="answer" id="q77Answer">Correct Answer: To predict the outcome of a branch instruction and avoid pipeline stalls.</p>
  </div>
</div>
<div class="question">
  <p><strong>78. What is the primary purpose of a branch target buffer (BTB) in processors?</strong></p>
  <div class="answers">
    <input type="radio" name="q78" value="a"> To store the results of branch instructions.<br>
    <input type="radio" name="q78" value="b"> To predict the target address of branch instructions.<br>
    <input type="radio" name="q78" value="c"> To store the instruction pointer address.<br>
    <input type="radio" name="q78" value="d"> To store the data of frequently used instructions.<br>
    <button type="button" onclick="revealAnswer('q78', 'b')">Reveal Answer</button>
    <p class="answer" id="q78Answer">Correct Answer: To predict the target address of branch instructions.</p>
  </div>
</div>

<div class="question">
  <p><strong>79. What does the term "out-of-order execution" refer to in a processor?</strong></p>
  <div class="answers">
    <input type="radio" name="q79" value="a"> Executing instructions strictly in the order they are fetched.<br>
    <input type="radio" name="q79" value="b"> Executing instructions as soon as their operands are available, regardless of the original order.<br>
    <input type="radio" name="q79" value="c"> Executing instructions in reverse order.<br>
    <input type="radio" name="q79" value="d"> Executing instructions that are not dependent on others.<br>
    <button type="button" onclick="revealAnswer('q79', 'b')">Reveal Answer</button>
    <p class="answer" id="q79Answer">Correct Answer: Executing instructions as soon as their operands are available, regardless of the original order.</p>
  </div>
</div>

<div class="question">
  <p><strong>80. What is the function of the LRU (Least Recently Used) cache replacement policy?</strong></p>
  <div class="answers">
    <input type="radio" name="q80" value="a"> To replace the least frequently used cache line.<br>
    <input type="radio" name="q80" value="b"> To replace the cache line that has not been used for the longest period of time.<br>
    <input type="radio" name="q80" value="c"> To replace the most recently used cache line.<br>
    <input type="radio" name="q80" value="d"> To replace the cache line with the largest memory block.<br>
    <button type="button" onclick="revealAnswer('q80', 'b')">Reveal Answer</button>
    <p class="answer" id="q80Answer">Correct Answer: To replace the cache line that has not been used for the longest period of time.</p>
  </div>
</div>

<div class="question">
  <p><strong>81. In pipelining, what is a "data hazard"?</strong></p>
  <div class="answers">
    <input type="radio" name="q81" value="a"> A situation where two instructions try to access the same register at the same time.<br>
    <input type="radio" name="q81" value="b"> A situation where an instruction depends on the result of a previous instruction.<br>
    <input type="radio" name="q81" value="c"> A situation where an instruction cannot be executed due to a cache miss.<br>
    <input type="radio" name="q81" value="d"> A situation where there is an interrupt request.<br>
    <button type="button" onclick="revealAnswer('q81', 'b')">Reveal Answer</button>
    <p class="answer" id="q81Answer">Correct Answer: A situation where an instruction depends on the result of a previous instruction.</p>
  </div>
</div>

<div class="question">
  <p><strong>82. What is a "cold cache miss"?</strong></p>
  <div class="answers">    
    <input type="radio" name="q82" value="a"> A cache miss that occurs when the cache is full.<br>
    <input type="radio" name="q82" value="b"> A cache miss that occurs when the cache has just been initialized or cleared.<br>
    <input type="radio" name="q82" value="c"> A cache miss that occurs when the requested data is not in the cache.<br>
    <input type="radio" name="q82" value="d"> A cache miss that occurs due to a cache coherence issue.<br>
    <button type="button" onclick="revealAnswer('q82', 'b')">Reveal Answer</button>
    <p class="answer" id="q82Answer">Correct Answer: A cache miss that occurs when the cache has just been initialized or cleared.</p>
  </div>
</div>

<div class="question">
  <p><strong>83. What is the function of a memory cache?</strong></p>
  <div class="answers">
    <input type="radio" name="q83" value="a"> To store data that is frequently used for faster access.<br>
    <input type="radio" name="q83" value="b"> To store data that is temporarily unused.<br>
    <input type="radio" name="q83" value="c"> To manage virtual memory paging.<br>
    <input type="radio" name="q83" value="d"> To store instructions for future execution.<br>
    <button type="button" onclick="revealAnswer('q83', 'a')">Reveal Answer</button>
    <p class="answer" id="q83Answer">Correct Answer: To store data that is frequently used for faster access.</p>
  </div>
</div>

<div class="question">
  <p><strong>84. What does "cache coherence" mean in multiprocessor systems?</strong></p>
  <div class="answers">
    <input type="radio" name="q84" value="a"> Ensuring that data stored in the cache is consistent across multiple processors.<br>
    <input type="radio" name="q84" value="b"> Ensuring that caches are always kept full.<br>
    <input type="radio" name="q84" value="c"> Ensuring that processors do not have access to the same memory.<br>
    <input type="radio" name="q84" value="d"> Ensuring that cache memory is always faster than main memory.<br>
    <button type="button" onclick="revealAnswer('q84', 'a')">Reveal Answer</button>
    <p class="answer" id="q84Answer">Correct Answer: Ensuring that data stored in the cache is consistent across multiple processors.</p>
  </div>
</div>

<div class="question">
  <p><strong>85. What is the advantage of a direct-mapped cache?</strong></p>
  <div class="answers">
    <input type="radio" name="q85" value="a"> It offers the fastest access time for all cache misses.<br>
    <input type="radio" name="q85" value="b"> It is simpler to implement but may suffer from more cache misses.<br>
    <input type="radio" name="q85" value="c"> It can store more data than other cache mapping techniques.<br>
    <input type="radio" name="q85" value="d"> It reduces the need for cache coherency protocols.<br>
    <button type="button" onclick="revealAnswer('q85', 'b')">Reveal Answer</button>
    <p class="answer" id="q85Answer">Correct Answer: It is simpler to implement but may suffer from more cache misses.</p>
  </div>
</div>

<div class="question">
  <p><strong>86. What is a write-through cache policy?</strong></p>
  <div class="answers">
    <input type="radio" name="q86" value="a"> Data written to the cache is also immediately written to main memory.<br>
    <input type="radio" name="q86" value="b"> Data is only written to the cache when the main memory is full.<br>
    <input type="radio" name="q86" value="c"> Data is written to main memory after it has been written to the cache.<br>
    <input type="radio" name="q86" value="d"> Data is not written to main memory unless the cache is full.<br>
    <button type="button" onclick="revealAnswer('q86', 'a')">Reveal Answer</button>
    <p class="answer" id="q86Answer">Correct Answer: Data written to the cache is also immediately written to main memory.</p>
  </div>
</div>

<div class="question">
  <p><strong>87. What is the purpose of pipelining in processors?</strong></p>
  <div class="answers">
    <input type="radio" name="q87" value="a"> To allow multiple instructions to be executed simultaneously, improving throughput.<br>
    <input type="radio" name="q87" value="b"> To reduce the number of registers needed in the processor.<br>
    <input type="radio" name="q87" value="c"> To increase the frequency of instructions fetched from memory.<br>
    <input type="radio" name="q87" value="d"> To reduce the execution time of each individual instruction.<br>
    <button type="button" onclick="revealAnswer('q87', 'a')">Reveal Answer</button>
    <p class="answer" id="q87Answer">Correct Answer: To allow multiple instructions to be executed simultaneously, improving throughput.</p>
  </div>
</div>

<div class="question">
  <p><strong>88. What is the significance of speculative execution in modern processors?</strong></p>
  <div class="answers">
    <input type="radio" name="q88" value="a"> To predict the result of an instruction before it is actually executed to improve performance.<br>
    <input type="radio" name="q88" value="b"> To ensure that all instructions are executed in order.<br>
    <input type="radio" name="q88" value="c"> To execute instructions only when their operands are available.<br>
    <input type="radio" name="q88" value="d"> To delay instruction execution until the result of previous instructions is known.<br>
    <button type="button" onclick="revealAnswer('q88', 'a')">Reveal Answer</button>
    <p class="answer" id="q88Answer">Correct Answer: To predict the result of an instruction before it is actually executed to improve performance.</p>
  </div>
</div>

<div class="question">
  <p><strong>89. How do superscalar processors improve performance?</strong></p>
  <div class="answers">
    <input type="radio" name="q89" value="a"> By executing multiple instructions per clock cycle.<br>
    <input type="radio" name="q89" value="b"> By using a single instruction per clock cycle.<br>
    <input type="radio" name="q89" value="c"> By reducing the number of memory accesses.<br>
    <input type="radio" name="q89" value="d"> By reducing the number of pipeline stages.<br>
    <button type="button" onclick="revealAnswer('q89', 'a')">Reveal Answer</button>
    <p class="answer" id="q89Answer">Correct Answer: By executing multiple instructions per clock cycle.</p>
  </div>
</div>

<div class="question">
  <p><strong>90. What does "memory protection" ensure in a computer system?</strong></p>
  <div class="answers">
    <input type="radio" name="q90" value="a"> It ensures that programs cannot access memory that has not been allocated to them.<br>
    <input type="radio" name="q90" value="b"> It ensures that the processor operates at maximum speed.<br>
    <input type="radio" name="q90" value="c"> It ensures that memory is always cached.<br>
    <input type="radio" name="q90" value="d"> It ensures that data is always encrypted.<br>
    <button type="button" onclick="revealAnswer('q90', 'a')">Reveal Answer</button>
    <p class="answer" id="q90Answer">Correct Answer: It ensures that programs cannot access memory that has not been allocated to them.</p>
  </div>
</div>

<div class="question">
  <p><strong>91. What is the function of a Translation Lookaside Buffer (TLB)?</strong></p>
  <div class="answers">
    <input type="radio" name="q91" value="a"> To store the most recently used memory addresses for faster access.<br>
    <input type="radio" name="q91" value="b"> To translate virtual memory addresses to physical memory addresses.<br>
    <input type="radio" name="q91" value="c"> To manage cache coherence in multiprocessor systems.<br>
    <input type="radio" name="q91" value="d"> To store frequently used instructions.<br>
    <button type="button" onclick="revealAnswer('q91', 'b')">Reveal Answer</button>
    <p class="answer" id="q91Answer">Correct Answer: To translate virtual memory addresses to physical memory addresses.</p>
  </div>
</div>

<div class="question">
  <p><strong>92. What is the difference between a hardware interrupt and a software interrupt?</strong></p>
  <div class="answers">
    <input type="radio" name="q92" value="a"> A hardware interrupt is generated by an external device, while a software interrupt is generated by a program.<br>
    <input type="radio" name="q92" value="b"> A hardware interrupt is generated by a program, while a software interrupt is generated by an external device.<br>
    <input type="radio" name="q92" value="c"> A hardware interrupt occurs only in the presence of an error.<br>
    <input type="radio" name="q92" value="d"> A hardware interrupt is used to stop the processor, while a software interrupt restarts it.<br>
    <button type="button" onclick="revealAnswer('q92', 'a')">Reveal Answer</button>
    <p class="answer" id="q92Answer">Correct Answer: A hardware interrupt is generated by an external device, while a software interrupt is generated by a program.</p>
  </div>
</div>

<div class="question">
  <p><strong>93. What is a "page fault" in memory management?</strong></p>
  <div class="answers">
    <input type="radio" name="q93" value="a"> A situation where a page in virtual memory cannot be found in physical memory.<br>
    <input type="radio" name="q93" value="b"> A situation where a page is swapped out from memory.<br>
    <input type="radio" name="q93" value="c"> A situation where memory is accessed beyond the allocated limits.<br>
    <input type="radio" name="q93" value="d"> A situation where a memory address is corrupted.<br>
    <button type="button" onclick="revealAnswer('q93', 'a')">Reveal Answer</button>
    <p class="answer" id="q93Answer">Correct Answer: A situation where a page in virtual memory cannot be found in physical memory.</p>
  </div>
</div>
<div class="question">
  <p><strong>94. What is the primary function of a memory management unit (MMU)?</strong></p>
  <div class="answers">
    <input type="radio" name="q94" value="a"> To manage cache memory.<br>
    <input type="radio" name="q94" value="b"> To translate virtual memory addresses to physical memory addresses.<br>
    <input type="radio" name="q94" value="c"> To handle input and output operations.<br>
    <input type="radio" name="q94" value="d"> To store frequently used instructions.<br>
    <button type="button" onclick="revealAnswer('q94', 'b')">Reveal Answer</button>
    <p class="answer" id="q94Answer">Correct Answer: To translate virtual memory addresses to physical memory addresses.</p>
  </div>
</div>

<div class="question">
  <p><strong>95. What is the role of the Instruction Register (IR) in a CPU?</strong></p>
  <div class="answers">
    <input type="radio" name="q95" value="a"> To store the result of the executed instruction.<br>
    <input type="radio" name="q95" value="b"> To store the current instruction being executed.<br>
    <input type="radio" name="q95" value="c"> To store the next instruction to be fetched.<br>
    <input type="radio" name="q95" value="d"> To store the data being processed.<br>
    <button type="button" onclick="revealAnswer('q95', 'b')">Reveal Answer</button>
    <p class="answer" id="q95Answer">Correct Answer: To store the current instruction being executed.</p>
  </div>
</div>

<div class="question">
  <p><strong>96. What is the purpose of dynamic memory allocation?</strong></p>
  <div class="answers">
    <input type="radio" name="q96" value="a"> To allocate memory at compile-time.<br>
    <input type="radio" name="q96" value="b"> To allocate memory at runtime.<br>
    <input type="radio" name="q96" value="c"> To free up memory after it has been used.<br>
    <input type="radio" name="q96" value="d"> To manage input and output devices.<br>
    <button type="button" onclick="revealAnswer('q96', 'b')">Reveal Answer</button>
    <p class="answer" id="q96Answer">Correct Answer: To allocate memory at runtime.</p>
  </div>
</div>

<div class="question">
  <p><strong>97. What is the function of a stack in memory management?</strong></p>
  <div class="answers">
    <input type="radio" name="q97" value="a"> To store data in a last-in, first-out (LIFO) manner.<br>
    <input type="radio" name="q97" value="b"> To store data in a first-in, first-out (FIFO) manner.<br>
    <input type="radio" name="q97" value="c"> To store frequently used data.<br>
    <input type="radio" name="q97" value="d"> To store large chunks of data for long-term access.<br>
    <button type="button" onclick="revealAnswer('q97', 'a')">Reveal Answer</button>
    <p class="answer" id="q97Answer">Correct Answer: To store data in a last-in, first-out (LIFO) manner.</p>
  </div>
</div>

<div class="question">
  <p><strong>98. What is a "segmentation fault" in programming?</strong></p>
  <div class="answers">
    <input type="radio" name="q98" value="a"> An error when trying to access memory outside the allocated region.<br>
    <input type="radio" name="q98" value="b"> An error caused by dividing by zero.<br>
    <input type="radio" name="q98" value="c"> An error that occurs during memory allocation.<br>
    <input type="radio" name="q98" value="d"> An error caused by an invalid function call.<br>
    <button type="button" onclick="revealAnswer('q98', 'a')">Reveal Answer</button>
    <p class="answer" id="q98Answer">Correct Answer: An error when trying to access memory outside the allocated region.</p>
  </div>
</div>

<div class="question">
  <p><strong>99. What is a deadlock in the context of operating systems?</strong></p>
  <div class="answers">
    <input type="radio" name="q99" value="a"> A situation where two or more processes are unable to continue because they are each waiting for the other to release resources.<br>
    <input type="radio" name="q99" value="b"> A situation where a process is waiting for an input operation to complete.<br>
    <input type="radio" name="q99" value="c"> A situation where a process is killed after exceeding a time limit.<br>
    <input type="radio" name="q99" value="d"> A situation where the operating system crashes.<br>
    <button type="button" onclick="revealAnswer('q99', 'a')">Reveal Answer</button>
    <p class="answer" id="q99Answer">Correct Answer: A situation where two or more processes are unable to continue because they are each waiting for the other to release resources.</p>
  </div>
</div>

<div class="question">
  <p><strong>100. What does "context switching" mean in an operating system?</strong></p>
  <div class="answers">
    <input type="radio" name="q100" value="a"> The process of switching between user and kernel modes.<br>
    <input type="radio" name="q100" value="b"> The process of saving and restoring the state of a process during multitasking.<br>
    <input type="radio" name="q100" value="c"> The process of switching between different operating systems.<br>
    <input type="radio" name="q100" value="d"> The process of switching between different hardware resources.<br>
    <button type="button" onclick="revealAnswer('q100', 'b')">Reveal Answer</button>
    <p class="answer" id="q100Answer">Correct Answer: The process of saving and restoring the state of a process during multitasking.</p>
  </div>
</div>

<div class="question">
  <p><strong>101. What is "virtual memory" in an operating system?</strong></p>
  <div class="answers">
    <input type="radio" name="q101" value="a"> A technique that uses disk space to extend physical memory.<br>
    <input type="radio" name="q101" value="b"> A type of memory that is used for virtual machine environments.<br>
    <input type="radio" name="q101" value="c"> A type of memory that is shared between multiple processes.<br>
    <input type="radio" name="q101" value="d"> A technique that improves cache hit rate.<br>
    <button type="button" onclick="revealAnswer('q101', 'a')">Reveal Answer</button>
    <p class="answer" id="q101Answer">Correct Answer: A technique that uses disk space to extend physical memory.</p>
  </div>
</div>

<div class="question">
  <p><strong>102. What is the purpose of a page table in memory management?</strong></p>
  <div class="answers">
    <input type="radio" name="q102" value="a"> To translate virtual memory addresses to physical memory addresses.<br>
    <input type="radio" name="q102" value="b"> To manage memory allocation for different processes.<br>
    <input type="radio" name="q102" value="c"> To store frequently accessed data.<br>
    <input type="radio" name="q102" value="d"> To store metadata about memory blocks.<br>
    <button type="button" onclick="revealAnswer('q102', 'a')">Reveal Answer</button>
    <p class="answer" id="q102Answer">Correct Answer: To translate virtual memory addresses to physical memory addresses.</p>
  </div>
</div>

<div class="question">
  <p><strong>103. What is the role of an interrupt handler in an operating system?</strong></p>
  <div class="answers">
    <input type="radio" name="q103" value="a"> To handle requests from user programs.<br>
    <input type="radio" name="q103" value="b"> To manage memory allocation.<br>
    <input type="radio" name="q103" value="c"> To respond to hardware interrupts.<br>
    <input type="radio" name="q103" value="d"> To schedule processes.<br>
    <button type="button" onclick="revealAnswer('q103', 'c')">Reveal Answer</button>
    <p class="answer" id="q103Answer">Correct Answer: To respond to hardware interrupts.</p>
  </div>
</div>

<div class="question">
  <p><strong>104. What is "thread synchronization" in multithreading?</strong></p>
  <div class="answers">
    <input type="radio" name="q104" value="a"> The process of ensuring that multiple threads do not access shared resources simultaneously.<br>
    <input type="radio" name="q104" value="b"> The process of scheduling threads.<br>
    <input type="radio" name="q104" value="c"> The process of creating new threads.<br>
    <input type="radio" name="q104" value="d"> The process of terminating threads.<br>
    <button type="button" onclick="revealAnswer('q104', 'a')">Reveal Answer</button>
    <p class="answer" id="q104Answer">Correct Answer: The process of ensuring that multiple threads do not access shared resources simultaneously.</p>
  </div>
</div>

<div class="question">
  <p><strong>105. What does the "principle of locality" refer to in computer architecture?</strong></p>
  <div class="answers">
    <input type="radio" name="q105" value="a"> The tendency of a program to access the same memory locations repeatedly.<br>
    <input type="radio" name="q105" value="b"> The tendency of a program to use only a small portion of memory at a time.<br>
    <input type="radio" name="q105" value="c"> The tendency of a program to execute in a specific order.<br>
    <input type="radio" name="q105" value="d"> The tendency of a program to use cache memory.<br>
    <button type="button" onclick="revealAnswer('q105', 'a')">Reveal Answer</button>
    <p class="answer" id="q105Answer">Correct Answer: The tendency of a program to access the same memory locations repeatedly.</p>
  </div>
</div>

<div class="question">
  <p><strong>106. What is a "race condition" in multithreading?</strong></p>
  <div class="answers">
    <input type="radio" name="q106" value="a"> A situation where the outcome of a program depends on the non-deterministic order of thread execution.<br>
    <input type="radio" name="q106" value="b"> A situation where two threads are synchronized correctly.<br>
    <input type="radio" name="q106" value="c"> A situation where multiple threads are executing the same task.<br>
    <input type="radio" name="q106" value="d"> A situation where a thread terminates prematurely.<br>
    <button type="button" onclick="revealAnswer('q106', 'a')">Reveal Answer</button>
    <p class="answer" id="q106Answer">Correct Answer: A situation where the outcome of a program depends on the non-deterministic order of thread execution.</p>
  </div>
</div>

<div class="question">
  <p><strong>107. What is a "critical section" in multithreading?</strong></p>
  <div class="answers">
    <input type="radio" name="q107" value="a"> A portion of code where multiple threads access shared resources.<br>
    <input type="radio" name="q107" value="b"> A portion of code that handles input and output operations.<br>
    <input type="radio" name="q107" value="c"> A portion of code where no thread can access shared resources.<br>
    <input type="radio" name="q107" value="d"> A portion of code that performs sorting operations.<br>
    <button type="button" onclick="revealAnswer('q107', 'a')">Reveal Answer</button>
    <p class="answer" id="q107Answer">Correct Answer: A portion of code where multiple threads access shared resources.</p>
  </div>
</div>

    <button type="submit">Submit Quiz</button>
  </form>

  <script>
    function revealAnswer(questionId, correctAnswer) {
      const selectedOption = document.querySelector(`input[name="${questionId}"]:checked`);
      const answerText = document.getElementById(`${questionId}Answer`);
      
      if (selectedOption) {
        if (selectedOption.value === correctAnswer) {
          answerText.style.color = 'green';
        } else {
          answerText.style.color = 'red';
        }
      }
      answerText.style.display = 'block';
    }
  </script>

</body>
</html>
