$date
	Fri Oct 17 11:25:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_two_state_fsm $end
$var wire 1 ! dir $end
$var reg 1 " arst $end
$var reg 1 # clk $end
$var reg 3 $ pos [2:0] $end
$scope module dut $end
$var wire 1 " arst $end
$var wire 1 # clk $end
$var wire 3 % pos [2:0] $end
$var parameter 1 & LEFT $end
$var parameter 1 ' RIGHT $end
$var reg 1 ! dir $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
1'
0&
$end
#0
$dumpvars
b0 %
b0 $
0#
1"
1!
$end
#5000
1#
#6000
b111 $
b111 %
0"
#10000
0#
#15000
0!
1#
#16000
b0 $
b0 %
#20000
0#
#25000
1!
1#
#26000
