# 1 "board-versal-net-psx-spp-1.4.dts"
# 1 "<built-in>" 1
# 1 "board-versal-net-psx-spp-1.4.dts" 2
# 32 "board-versal-net-psx-spp-1.4.dts"
# 1 "./board-versal-net-psx-virt.dts" 1
# 53 "./board-versal-net-psx-virt.dts"
# 1 "include/memmap/ksb/SSV_FC/ksb-npi-memmap.dtsh" 1
# 54 "./board-versal-net-psx-virt.dts" 2
# 1 "./board-versal-ps-virt.dts" 1
# 32 "./board-versal-ps-virt.dts"
/dts-v1/;
# 69 "./board-versal-ps-virt.dts"
# 1 "./versal.dtsh" 1
# 30 "./versal.dtsh"
# 1 "include/utils.dtsh" 1
# 31 "./versal.dtsh" 2
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 150 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh" 1
# 33 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-top-memmap.dtsh" 1
# 34 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh" 2
# 1 "include/memmap/ksb/SSV_FC/ksb-fpd-memmap.dtsh" 1
# 35 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh" 2
# 1 "include/memmap/ksb/SSV_FC/ksb-lpd-memmap.dtsh" 1
# 36 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh" 2
# 1 "include/memmap/ksb/SSV_FC/ksb-pmx-memmap.dtsh" 1
# 37 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh" 2
# 1 "include/memmap/ksb/SSV_FC/ksb-ocm-memmap.dtsh" 1
# 38 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh" 2
# 1 "include/memmap/ksb/SSV_FC/ksb-iou-memmap.dtsh" 1
# 39 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh" 2
# 1 "include/memmap/ksb/SSV_FC/ksb-psm-memmap.dtsh" 1
# 40 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh" 2
# 1 "include/memmap/ksb/SSV_FC/ksb-coresight-memmap.dtsh" 1
# 41 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh" 2
# 1 "include/memmap/ksb/SSV_FC/ksb-pki-memmap.dtsh" 1
# 42 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh" 2
# 1 "include/memmap/ksb/SSV_FC/ksb-npi-memmap.dtsh" 1
# 43 "include/memmap/ksb/SSV_FC/ksb-memmap.dtsh" 2
# 151 "./versal-memmap.dtsh" 2
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 70 "./board-versal-ps-virt.dts" 2

# 1 "./versal-pmc.dtsi" 1
# 30 "./versal-pmc.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-pmc.dtsi" 2

# 1 "./versal-icnt.dtsi" 1
# 30 "./versal-icnt.dtsi"
# 1 "include/smmuv2.dtsh" 1
# 31 "./versal-icnt.dtsi" 2
# 1 "include/interconnect.dtsh" 1
# 32 "./versal-icnt.dtsi" 2

/ {
 #address-cells = <2>;
 #size-cells = <2>;
 #priority-cells = <1>;

 pmc_ppu0_memattr: pmc_ppu0_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x246>; };
 pmc_ppu1_memattr: pmc_ppu1_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x247>; };
 psm_memattr: psm_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x238>; };

 ddrmc_ub0_memattr: ddrmc_ub0_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x0>; };
 ddrmc_ub1_memattr: ddrmc_ub1_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x0>; };
 pmc_dma0_memattr: pmc_dma0_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x248>; };
 pmc_dma1_memattr: pmc_dma1_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x24b>; };
 pmc_qspi_dma_memattr_smid: pmc_qspi_dma_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x244>; };
 pmc_qspi_dma_w_memattr_smid: pmc_qspi_dma_w_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x244>; };


 apu0_s_memattr: apu0_s_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x260>; };
 apu0_ns_memattr: apu0_ns_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <0>; requester-id = <0x260>; };
 apu1_s_memattr: apu1_s_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x261>; };
 apu1_ns_memattr: apu1_ns_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <0>; requester-id = <0x261>; };


 rpu0_s_memattr: rpu0_s_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x200>; };
 rpu1_s_memattr: rpu1_s_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x204>; };

 gem0_memattr_smid: gem0_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x234>; };
 gem0_w_memattr_smid: gem0_w_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x234>; };
 gem1_memattr_smid: gem1_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x235>; };
 gem1_w_memattr_smid: gem1_w_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x235>; };
 ospi_dma_memattr_smid: ospi_dma_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x245>; };
 ospi_dma_w_memattr_smid: ospi_dma_w_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x245>; };
 sd0_memattr_smid: sd0_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x242>; };
 sd0_w_memattr_smid: sd0_w_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x242>; };
 sd1_memattr_smid: sd1_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x243>; };
 sd1_w_memattr_smid: sd1_w_ma_smid { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; requester-id = <0x243>; };
 usb0_memattr: usb0_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <0>; requester-id = <0x230>; };

 amba_root: amba_root@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;

  #interrupt-cells = <1>;
  interrupt-map-mask = <0x0 0x0 0xffff>;





# 1 "include/ksb/irq-map.dtsh" 1
# 23 "include/ksb/irq-map.dtsh"
  interrupt-map =


# 1 "./versal-psx-irq-map.dtsh" 1
# 27 "./versal-psx-irq-map.dtsh"
<0 0 0 &gic 0 0 4>,
<0 0 1 &gic 0 1 4>,
<0 0 2 &gic 0 2 4>,
<0 0 3 &gic 0 3 4>,
<0 0 4 &gic 0 4 4>,
<0 0 5 &gic 0 5 4>,
<0 0 6 &gic 0 6 4>,
<0 0 7 &gic 0 7 4>,
<0 0 8 &gic 0 8 4>,
<0 0 9 &gic 0 9 4>,
<0 0 10 &gic 0 10 4>,
<0 0 11 &gic 0 11 4>,
<0 0 12 &gic 0 12 4>,
<0 0 13 &gic 0 13 4>,
<0 0 14 &gic 0 14 4>,
<0 0 15 &gic 0 15 4>,
<0 0 16 &gic 0 16 4>,
<0 0 17 &gic 0 17 4>,
<0 0 18 &gic 0 18 4>,
<0 0 19 &gic 0 19 4>,
<0 0 20 &gic 0 20 4>,
<0 0 21 &gic 0 21 4>,
<0 0 22 &gic 0 22 4>,
<0 0 23 &gic 0 23 4>,
<0 0 24 &gic 0 24 4>,
<0 0 25 &gic 0 25 4>,
<0 0 26 &gic 0 26 4>,
<0 0 27 &gic 0 27 4>,
<0 0 28 &gic 0 28 4>,
<0 0 29 &gic 0 29 4>,
<0 0 30 &gic 0 30 4>,
<0 0 31 &gic 0 31 4>,
<0 0 32 &gic 0 32 4>,
<0 0 33 &gic 0 33 4>,
<0 0 34 &gic 0 34 4>,
<0 0 35 &gic 0 35 4>,
<0 0 36 &gic 0 36 4>,
<0 0 37 &gic 0 37 4>,
<0 0 38 &gic 0 38 4>,
<0 0 39 &gic 0 39 4>,
<0 0 40 &gic 0 40 4>,
<0 0 41 &gic 0 41 4>,
<0 0 42 &gic 0 42 4>,
<0 0 43 &gic 0 43 4>,
<0 0 44 &gic 0 44 4>,
<0 0 45 &gic 0 45 4>,
<0 0 46 &gic 0 46 4>,
<0 0 47 &gic 0 47 4>,
<0 0 48 &gic 0 48 4>,
<0 0 49 &gic 0 49 4>,
<0 0 50 &gic 0 50 4>,
<0 0 51 &gic 0 51 4>,
<0 0 52 &gic 0 52 4>,
<0 0 53 &gic 0 53 4>,
<0 0 54 &gic 0 54 4>,
<0 0 55 &gic 0 55 4>,
<0 0 56 &gic 0 56 4>,
<0 0 57 &gic 0 57 4>,
<0 0 58 &gic 0 58 4>,
<0 0 59 &gic 0 59 4>,
<0 0 60 &gic 0 60 4>,
<0 0 61 &gic 0 61 4>,
<0 0 62 &gic 0 62 4>,
<0 0 63 &gic 0 63 4>,
<0 0 64 &gic 0 64 4>,
<0 0 65 &gic 0 65 4>,
<0 0 66 &gic 0 66 4>,
<0 0 67 &gic 0 67 4>,
<0 0 68 &gic 0 68 4>,
<0 0 69 &gic 0 69 4>,
<0 0 70 &gic 0 70 4>,
<0 0 71 &gic 0 71 4>,
<0 0 72 &gic 0 72 4>,
<0 0 73 &gic 0 73 4>,
<0 0 74 &gic 0 74 4>,
<0 0 75 &gic 0 75 4>,
<0 0 76 &gic 0 76 4>,
<0 0 77 &gic 0 77 4>,
<0 0 78 &gic 0 78 4>,
<0 0 79 &gic 0 79 4>,
<0 0 80 &gic 0 80 4>,
<0 0 81 &gic 0 81 4>,
<0 0 82 &gic 0 82 4>,
<0 0 83 &gic 0 83 4>,
<0 0 84 &gic 0 84 4>,
<0 0 85 &gic 0 85 4>,
<0 0 86 &gic 0 86 4>,
<0 0 87 &gic 0 87 4>,
<0 0 88 &gic 0 88 4>,
<0 0 89 &gic 0 89 4>,
<0 0 90 &gic 0 90 4>,
<0 0 91 &gic 0 91 4>,
<0 0 92 &gic 0 92 4>,
<0 0 93 &gic 0 93 4>,
<0 0 94 &gic 0 94 4>,
<0 0 95 &gic 0 95 4>,
<0 0 96 &gic 0 96 4>,
<0 0 97 &gic 0 97 4>,
<0 0 98 &gic 0 98 4>,
<0 0 99 &gic 0 99 4>,
<0 0 100 &gic 0 100 4>,
<0 0 101 &gic 0 101 4>,
<0 0 102 &gic 0 102 4>,
<0 0 103 &gic 0 103 4>,
<0 0 104 &gic 0 104 4>,
<0 0 105 &gic 0 105 4>,
<0 0 106 &gic 0 106 4>,
<0 0 107 &gic 0 107 4>,
<0 0 108 &gic 0 108 4>,
<0 0 109 &gic 0 109 4>,
<0 0 110 &gic 0 110 4>,
<0 0 111 &gic 0 111 4>,
<0 0 112 &gic 0 112 4>,
<0 0 113 &gic 0 113 4>,
<0 0 114 &gic 0 114 4>,
<0 0 115 &gic 0 115 4>,
<0 0 116 &gic 0 116 4>,
<0 0 117 &gic 0 117 4>,
<0 0 118 &gic 0 118 4>,
<0 0 119 &gic 0 119 4>,
<0 0 120 &gic 0 120 4>,
<0 0 121 &gic 0 121 4>,
<0 0 122 &gic 0 122 4>,
<0 0 123 &gic 0 123 4>,
<0 0 124 &gic 0 124 4>,
<0 0 125 &gic 0 125 4>,
<0 0 126 &gic 0 126 4>,
<0 0 127 &gic 0 127 4>,
<0 0 128 &gic 0 128 4>,
<0 0 129 &gic 0 129 4>,
<0 0 130 &gic 0 130 4>,
<0 0 131 &gic 0 131 4>,
<0 0 132 &gic 0 132 4>,
<0 0 133 &gic 0 133 4>,
<0 0 134 &gic 0 134 4>,
<0 0 135 &gic 0 135 4>,
<0 0 136 &gic 0 136 4>,
<0 0 137 &gic 0 137 4>,
<0 0 138 &gic 0 138 4>,
<0 0 139 &gic 0 139 4>,
<0 0 140 &gic 0 140 4>,
<0 0 141 &gic 0 141 4>,
<0 0 142 &gic 0 142 4>,
<0 0 143 &gic 0 143 4>,
<0 0 144 &gic 0 144 4>,
<0 0 145 &gic 0 145 4>,
<0 0 146 &gic 0 146 4>,
<0 0 147 &gic 0 147 4>,
<0 0 148 &gic 0 148 4>,
<0 0 149 &gic 0 149 4>,
<0 0 150 &gic 0 150 4>,
<0 0 151 &gic 0 151 4>,
<0 0 152 &gic 0 152 4>,
<0 0 153 &gic 0 153 4>,
<0 0 154 &gic 0 154 4>,
<0 0 155 &gic 0 155 4>,
<0 0 156 &gic 0 156 4>,
<0 0 157 &gic 0 157 4>,
<0 0 158 &gic 0 158 4>,
<0 0 159 &gic 0 159 4>,
<0 0 160 &gic 0 160 4>,
<0 0 161 &gic 0 161 4>,
<0 0 162 &gic 0 162 4>,
<0 0 163 &gic 0 163 4>,
<0 0 164 &gic 0 164 4>,
<0 0 165 &gic 0 165 4>,
<0 0 166 &gic 0 166 4>,
<0 0 167 &gic 0 167 4>,
<0 0 168 &gic 0 168 4>,
<0 0 169 &gic 0 169 4>,
<0 0 170 &gic 0 170 4>,
<0 0 171 &gic 0 171 4>,
<0 0 172 &gic 0 172 4>,
<0 0 173 &gic 0 173 4>,
<0 0 174 &gic 0 174 4>,
<0 0 175 &gic 0 175 4>,
<0 0 176 &gic 0 176 4>,
<0 0 177 &gic 0 177 4>,
<0 0 178 &gic 0 178 4>,
<0 0 179 &gic 0 179 4>,
<0 0 180 &gic 0 180 4>,
<0 0 181 &gic 0 181 4>,
<0 0 182 &gic 0 182 4>,
<0 0 183 &gic 0 183 4>,
<0 0 184 &gic 0 184 4>,
<0 0 185 &gic 0 185 4>,
<0 0 186 &gic 0 186 4>,
<0 0 187 &gic 0 187 4>,
<0 0 188 &gic 0 188 4>,
<0 0 189 &gic 0 189 4>,
<0 0 190 &gic 0 190 4>,
<0 0 191 &gic 0 191 4>,
<0 0 192 &gic 0 192 4>,
<0 0 193 &gic 0 193 4>,
<0 0 194 &gic 0 194 4>,
<0 0 195 &gic 0 195 4>,
<0 0 196 &gic 0 196 4>,
<0 0 197 &gic 0 197 4>,
<0 0 198 &gic 0 198 4>,
<0 0 199 &gic 0 199 4>,
<0 0 200 &gic 0 200 4>,
<0 0 201 &gic 0 201 4>,
<0 0 202 &gic 0 202 4>,
<0 0 203 &gic 0 203 4>,
<0 0 204 &gic 0 204 4>,
<0 0 205 &gic 0 205 4>,
<0 0 206 &gic 0 206 4>,
<0 0 207 &gic 0 207 4>,
<0 0 208 &gic 0 208 4>,
<0 0 209 &gic 0 209 4>,
<0 0 210 &gic 0 210 4>,
<0 0 211 &gic 0 211 4>,
<0 0 212 &gic 0 212 4>,
<0 0 213 &gic 0 213 4>,
<0 0 214 &gic 0 214 4>,
<0 0 215 &gic 0 215 4>,
<0 0 216 &gic 0 216 4>,
<0 0 217 &gic 0 217 4>,
<0 0 218 &gic 0 218 4>,
<0 0 219 &gic 0 219 4>,
<0 0 220 &gic 0 220 4>,
<0 0 221 &gic 0 221 4>,
<0 0 160 &gic 0 160 4>
# 27 "include/ksb/irq-map.dtsh" 2

   ,


# 1 "./versal-psx-irq-map.dtsh" 1
# 27 "./versal-psx-irq-map.dtsh"
<0 0 0 &rpu_gic_a 0 0 4>,
<0 0 1 &rpu_gic_a 0 1 4>,
<0 0 2 &rpu_gic_a 0 2 4>,
<0 0 3 &rpu_gic_a 0 3 4>,
<0 0 4 &rpu_gic_a 0 4 4>,
<0 0 5 &rpu_gic_a 0 5 4>,
<0 0 6 &rpu_gic_a 0 6 4>,
<0 0 7 &rpu_gic_a 0 7 4>,
<0 0 8 &rpu_gic_a 0 8 4>,
<0 0 9 &rpu_gic_a 0 9 4>,
<0 0 10 &rpu_gic_a 0 10 4>,
<0 0 11 &rpu_gic_a 0 11 4>,
<0 0 12 &rpu_gic_a 0 12 4>,
<0 0 13 &rpu_gic_a 0 13 4>,
<0 0 14 &rpu_gic_a 0 14 4>,
<0 0 15 &rpu_gic_a 0 15 4>,
<0 0 16 &rpu_gic_a 0 16 4>,
<0 0 17 &rpu_gic_a 0 17 4>,
<0 0 18 &rpu_gic_a 0 18 4>,
<0 0 19 &rpu_gic_a 0 19 4>,
<0 0 20 &rpu_gic_a 0 20 4>,
<0 0 21 &rpu_gic_a 0 21 4>,
<0 0 22 &rpu_gic_a 0 22 4>,
<0 0 23 &rpu_gic_a 0 23 4>,
<0 0 24 &rpu_gic_a 0 24 4>,
<0 0 25 &rpu_gic_a 0 25 4>,
<0 0 26 &rpu_gic_a 0 26 4>,
<0 0 27 &rpu_gic_a 0 27 4>,
<0 0 28 &rpu_gic_a 0 28 4>,
<0 0 29 &rpu_gic_a 0 29 4>,
<0 0 30 &rpu_gic_a 0 30 4>,
<0 0 31 &rpu_gic_a 0 31 4>,
<0 0 32 &rpu_gic_a 0 32 4>,
<0 0 33 &rpu_gic_a 0 33 4>,
<0 0 34 &rpu_gic_a 0 34 4>,
<0 0 35 &rpu_gic_a 0 35 4>,
<0 0 36 &rpu_gic_a 0 36 4>,
<0 0 37 &rpu_gic_a 0 37 4>,
<0 0 38 &rpu_gic_a 0 38 4>,
<0 0 39 &rpu_gic_a 0 39 4>,
<0 0 40 &rpu_gic_a 0 40 4>,
<0 0 41 &rpu_gic_a 0 41 4>,
<0 0 42 &rpu_gic_a 0 42 4>,
<0 0 43 &rpu_gic_a 0 43 4>,
<0 0 44 &rpu_gic_a 0 44 4>,
<0 0 45 &rpu_gic_a 0 45 4>,
<0 0 46 &rpu_gic_a 0 46 4>,
<0 0 47 &rpu_gic_a 0 47 4>,
<0 0 48 &rpu_gic_a 0 48 4>,
<0 0 49 &rpu_gic_a 0 49 4>,
<0 0 50 &rpu_gic_a 0 50 4>,
<0 0 51 &rpu_gic_a 0 51 4>,
<0 0 52 &rpu_gic_a 0 52 4>,
<0 0 53 &rpu_gic_a 0 53 4>,
<0 0 54 &rpu_gic_a 0 54 4>,
<0 0 55 &rpu_gic_a 0 55 4>,
<0 0 56 &rpu_gic_a 0 56 4>,
<0 0 57 &rpu_gic_a 0 57 4>,
<0 0 58 &rpu_gic_a 0 58 4>,
<0 0 59 &rpu_gic_a 0 59 4>,
<0 0 60 &rpu_gic_a 0 60 4>,
<0 0 61 &rpu_gic_a 0 61 4>,
<0 0 62 &rpu_gic_a 0 62 4>,
<0 0 63 &rpu_gic_a 0 63 4>,
<0 0 64 &rpu_gic_a 0 64 4>,
<0 0 65 &rpu_gic_a 0 65 4>,
<0 0 66 &rpu_gic_a 0 66 4>,
<0 0 67 &rpu_gic_a 0 67 4>,
<0 0 68 &rpu_gic_a 0 68 4>,
<0 0 69 &rpu_gic_a 0 69 4>,
<0 0 70 &rpu_gic_a 0 70 4>,
<0 0 71 &rpu_gic_a 0 71 4>,
<0 0 72 &rpu_gic_a 0 72 4>,
<0 0 73 &rpu_gic_a 0 73 4>,
<0 0 74 &rpu_gic_a 0 74 4>,
<0 0 75 &rpu_gic_a 0 75 4>,
<0 0 76 &rpu_gic_a 0 76 4>,
<0 0 77 &rpu_gic_a 0 77 4>,
<0 0 78 &rpu_gic_a 0 78 4>,
<0 0 79 &rpu_gic_a 0 79 4>,
<0 0 80 &rpu_gic_a 0 80 4>,
<0 0 81 &rpu_gic_a 0 81 4>,
<0 0 82 &rpu_gic_a 0 82 4>,
<0 0 83 &rpu_gic_a 0 83 4>,
<0 0 84 &rpu_gic_a 0 84 4>,
<0 0 85 &rpu_gic_a 0 85 4>,
<0 0 86 &rpu_gic_a 0 86 4>,
<0 0 87 &rpu_gic_a 0 87 4>,
<0 0 88 &rpu_gic_a 0 88 4>,
<0 0 89 &rpu_gic_a 0 89 4>,
<0 0 90 &rpu_gic_a 0 90 4>,
<0 0 91 &rpu_gic_a 0 91 4>,
<0 0 92 &rpu_gic_a 0 92 4>,
<0 0 93 &rpu_gic_a 0 93 4>,
<0 0 94 &rpu_gic_a 0 94 4>,
<0 0 95 &rpu_gic_a 0 95 4>,
<0 0 96 &rpu_gic_a 0 96 4>,
<0 0 97 &rpu_gic_a 0 97 4>,
<0 0 98 &rpu_gic_a 0 98 4>,
<0 0 99 &rpu_gic_a 0 99 4>,
<0 0 100 &rpu_gic_a 0 100 4>,
<0 0 101 &rpu_gic_a 0 101 4>,
<0 0 102 &rpu_gic_a 0 102 4>,
<0 0 103 &rpu_gic_a 0 103 4>,
<0 0 104 &rpu_gic_a 0 104 4>,
<0 0 105 &rpu_gic_a 0 105 4>,
<0 0 106 &rpu_gic_a 0 106 4>,
<0 0 107 &rpu_gic_a 0 107 4>,
<0 0 108 &rpu_gic_a 0 108 4>,
<0 0 109 &rpu_gic_a 0 109 4>,
<0 0 110 &rpu_gic_a 0 110 4>,
<0 0 111 &rpu_gic_a 0 111 4>,
<0 0 112 &rpu_gic_a 0 112 4>,
<0 0 113 &rpu_gic_a 0 113 4>,
<0 0 114 &rpu_gic_a 0 114 4>,
<0 0 115 &rpu_gic_a 0 115 4>,
<0 0 116 &rpu_gic_a 0 116 4>,
<0 0 117 &rpu_gic_a 0 117 4>,
<0 0 118 &rpu_gic_a 0 118 4>,
<0 0 119 &rpu_gic_a 0 119 4>,
<0 0 120 &rpu_gic_a 0 120 4>,
<0 0 121 &rpu_gic_a 0 121 4>,
<0 0 122 &rpu_gic_a 0 122 4>,
<0 0 123 &rpu_gic_a 0 123 4>,
<0 0 124 &rpu_gic_a 0 124 4>,
<0 0 125 &rpu_gic_a 0 125 4>,
<0 0 126 &rpu_gic_a 0 126 4>,
<0 0 127 &rpu_gic_a 0 127 4>,
<0 0 128 &rpu_gic_a 0 128 4>,
<0 0 129 &rpu_gic_a 0 129 4>,
<0 0 130 &rpu_gic_a 0 130 4>,
<0 0 131 &rpu_gic_a 0 131 4>,
<0 0 132 &rpu_gic_a 0 132 4>,
<0 0 133 &rpu_gic_a 0 133 4>,
<0 0 134 &rpu_gic_a 0 134 4>,
<0 0 135 &rpu_gic_a 0 135 4>,
<0 0 136 &rpu_gic_a 0 136 4>,
<0 0 137 &rpu_gic_a 0 137 4>,
<0 0 138 &rpu_gic_a 0 138 4>,
<0 0 139 &rpu_gic_a 0 139 4>,
<0 0 140 &rpu_gic_a 0 140 4>,
<0 0 141 &rpu_gic_a 0 141 4>,
<0 0 142 &rpu_gic_a 0 142 4>,
<0 0 143 &rpu_gic_a 0 143 4>,
<0 0 144 &rpu_gic_a 0 144 4>,
<0 0 145 &rpu_gic_a 0 145 4>,
<0 0 146 &rpu_gic_a 0 146 4>,
<0 0 147 &rpu_gic_a 0 147 4>,
<0 0 148 &rpu_gic_a 0 148 4>,
<0 0 149 &rpu_gic_a 0 149 4>,
<0 0 150 &rpu_gic_a 0 150 4>,
<0 0 151 &rpu_gic_a 0 151 4>,
<0 0 152 &rpu_gic_a 0 152 4>,
<0 0 153 &rpu_gic_a 0 153 4>,
<0 0 154 &rpu_gic_a 0 154 4>,
<0 0 155 &rpu_gic_a 0 155 4>,
<0 0 156 &rpu_gic_a 0 156 4>,
<0 0 157 &rpu_gic_a 0 157 4>,
<0 0 158 &rpu_gic_a 0 158 4>,
<0 0 159 &rpu_gic_a 0 159 4>,
<0 0 160 &rpu_gic_a 0 160 4>,
<0 0 161 &rpu_gic_a 0 161 4>,
<0 0 162 &rpu_gic_a 0 162 4>,
<0 0 163 &rpu_gic_a 0 163 4>,
<0 0 164 &rpu_gic_a 0 164 4>,
<0 0 165 &rpu_gic_a 0 165 4>,
<0 0 166 &rpu_gic_a 0 166 4>,
<0 0 167 &rpu_gic_a 0 167 4>,
<0 0 168 &rpu_gic_a 0 168 4>,
<0 0 169 &rpu_gic_a 0 169 4>,
<0 0 170 &rpu_gic_a 0 170 4>,
<0 0 171 &rpu_gic_a 0 171 4>,
<0 0 172 &rpu_gic_a 0 172 4>,
<0 0 173 &rpu_gic_a 0 173 4>,
<0 0 174 &rpu_gic_a 0 174 4>,
<0 0 175 &rpu_gic_a 0 175 4>,
<0 0 176 &rpu_gic_a 0 176 4>,
<0 0 177 &rpu_gic_a 0 177 4>,
<0 0 178 &rpu_gic_a 0 178 4>,
<0 0 179 &rpu_gic_a 0 179 4>,
<0 0 180 &rpu_gic_a 0 180 4>,
<0 0 181 &rpu_gic_a 0 181 4>,
<0 0 182 &rpu_gic_a 0 182 4>,
<0 0 183 &rpu_gic_a 0 183 4>,
<0 0 184 &rpu_gic_a 0 184 4>,
<0 0 185 &rpu_gic_a 0 185 4>,
<0 0 186 &rpu_gic_a 0 186 4>,
<0 0 187 &rpu_gic_a 0 187 4>,
<0 0 188 &rpu_gic_a 0 188 4>,
<0 0 189 &rpu_gic_a 0 189 4>,
<0 0 190 &rpu_gic_a 0 190 4>,
<0 0 191 &rpu_gic_a 0 191 4>,
<0 0 192 &rpu_gic_a 0 192 4>,
<0 0 193 &rpu_gic_a 0 193 4>,
<0 0 194 &rpu_gic_a 0 194 4>,
<0 0 195 &rpu_gic_a 0 195 4>,
<0 0 196 &rpu_gic_a 0 196 4>,
<0 0 197 &rpu_gic_a 0 197 4>,
<0 0 198 &rpu_gic_a 0 198 4>,
<0 0 199 &rpu_gic_a 0 199 4>,
<0 0 200 &rpu_gic_a 0 200 4>,
<0 0 201 &rpu_gic_a 0 201 4>,
<0 0 202 &rpu_gic_a 0 202 4>,
<0 0 203 &rpu_gic_a 0 203 4>,
<0 0 204 &rpu_gic_a 0 204 4>,
<0 0 205 &rpu_gic_a 0 205 4>,
<0 0 206 &rpu_gic_a 0 206 4>,
<0 0 207 &rpu_gic_a 0 207 4>,
<0 0 208 &rpu_gic_a 0 208 4>,
<0 0 209 &rpu_gic_a 0 209 4>,
<0 0 210 &rpu_gic_a 0 210 4>,
<0 0 211 &rpu_gic_a 0 211 4>,
<0 0 212 &rpu_gic_a 0 212 4>,
<0 0 213 &rpu_gic_a 0 213 4>,
<0 0 214 &rpu_gic_a 0 214 4>,
<0 0 215 &rpu_gic_a 0 215 4>,
<0 0 216 &rpu_gic_a 0 216 4>,
<0 0 217 &rpu_gic_a 0 217 4>,
<0 0 218 &rpu_gic_a 0 218 4>,
<0 0 219 &rpu_gic_a 0 219 4>,
<0 0 220 &rpu_gic_a 0 220 4>,
<0 0 221 &rpu_gic_a 0 221 4>,
<0 0 160 &rpu_gic_a 0 160 4>
# 32 "include/ksb/irq-map.dtsh" 2

   ,


# 1 "./versal-psx-irq-map.dtsh" 1
# 27 "./versal-psx-irq-map.dtsh"
<0 0 0 &rpu_gic_b 0 0 4>,
<0 0 1 &rpu_gic_b 0 1 4>,
<0 0 2 &rpu_gic_b 0 2 4>,
<0 0 3 &rpu_gic_b 0 3 4>,
<0 0 4 &rpu_gic_b 0 4 4>,
<0 0 5 &rpu_gic_b 0 5 4>,
<0 0 6 &rpu_gic_b 0 6 4>,
<0 0 7 &rpu_gic_b 0 7 4>,
<0 0 8 &rpu_gic_b 0 8 4>,
<0 0 9 &rpu_gic_b 0 9 4>,
<0 0 10 &rpu_gic_b 0 10 4>,
<0 0 11 &rpu_gic_b 0 11 4>,
<0 0 12 &rpu_gic_b 0 12 4>,
<0 0 13 &rpu_gic_b 0 13 4>,
<0 0 14 &rpu_gic_b 0 14 4>,
<0 0 15 &rpu_gic_b 0 15 4>,
<0 0 16 &rpu_gic_b 0 16 4>,
<0 0 17 &rpu_gic_b 0 17 4>,
<0 0 18 &rpu_gic_b 0 18 4>,
<0 0 19 &rpu_gic_b 0 19 4>,
<0 0 20 &rpu_gic_b 0 20 4>,
<0 0 21 &rpu_gic_b 0 21 4>,
<0 0 22 &rpu_gic_b 0 22 4>,
<0 0 23 &rpu_gic_b 0 23 4>,
<0 0 24 &rpu_gic_b 0 24 4>,
<0 0 25 &rpu_gic_b 0 25 4>,
<0 0 26 &rpu_gic_b 0 26 4>,
<0 0 27 &rpu_gic_b 0 27 4>,
<0 0 28 &rpu_gic_b 0 28 4>,
<0 0 29 &rpu_gic_b 0 29 4>,
<0 0 30 &rpu_gic_b 0 30 4>,
<0 0 31 &rpu_gic_b 0 31 4>,
<0 0 32 &rpu_gic_b 0 32 4>,
<0 0 33 &rpu_gic_b 0 33 4>,
<0 0 34 &rpu_gic_b 0 34 4>,
<0 0 35 &rpu_gic_b 0 35 4>,
<0 0 36 &rpu_gic_b 0 36 4>,
<0 0 37 &rpu_gic_b 0 37 4>,
<0 0 38 &rpu_gic_b 0 38 4>,
<0 0 39 &rpu_gic_b 0 39 4>,
<0 0 40 &rpu_gic_b 0 40 4>,
<0 0 41 &rpu_gic_b 0 41 4>,
<0 0 42 &rpu_gic_b 0 42 4>,
<0 0 43 &rpu_gic_b 0 43 4>,
<0 0 44 &rpu_gic_b 0 44 4>,
<0 0 45 &rpu_gic_b 0 45 4>,
<0 0 46 &rpu_gic_b 0 46 4>,
<0 0 47 &rpu_gic_b 0 47 4>,
<0 0 48 &rpu_gic_b 0 48 4>,
<0 0 49 &rpu_gic_b 0 49 4>,
<0 0 50 &rpu_gic_b 0 50 4>,
<0 0 51 &rpu_gic_b 0 51 4>,
<0 0 52 &rpu_gic_b 0 52 4>,
<0 0 53 &rpu_gic_b 0 53 4>,
<0 0 54 &rpu_gic_b 0 54 4>,
<0 0 55 &rpu_gic_b 0 55 4>,
<0 0 56 &rpu_gic_b 0 56 4>,
<0 0 57 &rpu_gic_b 0 57 4>,
<0 0 58 &rpu_gic_b 0 58 4>,
<0 0 59 &rpu_gic_b 0 59 4>,
<0 0 60 &rpu_gic_b 0 60 4>,
<0 0 61 &rpu_gic_b 0 61 4>,
<0 0 62 &rpu_gic_b 0 62 4>,
<0 0 63 &rpu_gic_b 0 63 4>,
<0 0 64 &rpu_gic_b 0 64 4>,
<0 0 65 &rpu_gic_b 0 65 4>,
<0 0 66 &rpu_gic_b 0 66 4>,
<0 0 67 &rpu_gic_b 0 67 4>,
<0 0 68 &rpu_gic_b 0 68 4>,
<0 0 69 &rpu_gic_b 0 69 4>,
<0 0 70 &rpu_gic_b 0 70 4>,
<0 0 71 &rpu_gic_b 0 71 4>,
<0 0 72 &rpu_gic_b 0 72 4>,
<0 0 73 &rpu_gic_b 0 73 4>,
<0 0 74 &rpu_gic_b 0 74 4>,
<0 0 75 &rpu_gic_b 0 75 4>,
<0 0 76 &rpu_gic_b 0 76 4>,
<0 0 77 &rpu_gic_b 0 77 4>,
<0 0 78 &rpu_gic_b 0 78 4>,
<0 0 79 &rpu_gic_b 0 79 4>,
<0 0 80 &rpu_gic_b 0 80 4>,
<0 0 81 &rpu_gic_b 0 81 4>,
<0 0 82 &rpu_gic_b 0 82 4>,
<0 0 83 &rpu_gic_b 0 83 4>,
<0 0 84 &rpu_gic_b 0 84 4>,
<0 0 85 &rpu_gic_b 0 85 4>,
<0 0 86 &rpu_gic_b 0 86 4>,
<0 0 87 &rpu_gic_b 0 87 4>,
<0 0 88 &rpu_gic_b 0 88 4>,
<0 0 89 &rpu_gic_b 0 89 4>,
<0 0 90 &rpu_gic_b 0 90 4>,
<0 0 91 &rpu_gic_b 0 91 4>,
<0 0 92 &rpu_gic_b 0 92 4>,
<0 0 93 &rpu_gic_b 0 93 4>,
<0 0 94 &rpu_gic_b 0 94 4>,
<0 0 95 &rpu_gic_b 0 95 4>,
<0 0 96 &rpu_gic_b 0 96 4>,
<0 0 97 &rpu_gic_b 0 97 4>,
<0 0 98 &rpu_gic_b 0 98 4>,
<0 0 99 &rpu_gic_b 0 99 4>,
<0 0 100 &rpu_gic_b 0 100 4>,
<0 0 101 &rpu_gic_b 0 101 4>,
<0 0 102 &rpu_gic_b 0 102 4>,
<0 0 103 &rpu_gic_b 0 103 4>,
<0 0 104 &rpu_gic_b 0 104 4>,
<0 0 105 &rpu_gic_b 0 105 4>,
<0 0 106 &rpu_gic_b 0 106 4>,
<0 0 107 &rpu_gic_b 0 107 4>,
<0 0 108 &rpu_gic_b 0 108 4>,
<0 0 109 &rpu_gic_b 0 109 4>,
<0 0 110 &rpu_gic_b 0 110 4>,
<0 0 111 &rpu_gic_b 0 111 4>,
<0 0 112 &rpu_gic_b 0 112 4>,
<0 0 113 &rpu_gic_b 0 113 4>,
<0 0 114 &rpu_gic_b 0 114 4>,
<0 0 115 &rpu_gic_b 0 115 4>,
<0 0 116 &rpu_gic_b 0 116 4>,
<0 0 117 &rpu_gic_b 0 117 4>,
<0 0 118 &rpu_gic_b 0 118 4>,
<0 0 119 &rpu_gic_b 0 119 4>,
<0 0 120 &rpu_gic_b 0 120 4>,
<0 0 121 &rpu_gic_b 0 121 4>,
<0 0 122 &rpu_gic_b 0 122 4>,
<0 0 123 &rpu_gic_b 0 123 4>,
<0 0 124 &rpu_gic_b 0 124 4>,
<0 0 125 &rpu_gic_b 0 125 4>,
<0 0 126 &rpu_gic_b 0 126 4>,
<0 0 127 &rpu_gic_b 0 127 4>,
<0 0 128 &rpu_gic_b 0 128 4>,
<0 0 129 &rpu_gic_b 0 129 4>,
<0 0 130 &rpu_gic_b 0 130 4>,
<0 0 131 &rpu_gic_b 0 131 4>,
<0 0 132 &rpu_gic_b 0 132 4>,
<0 0 133 &rpu_gic_b 0 133 4>,
<0 0 134 &rpu_gic_b 0 134 4>,
<0 0 135 &rpu_gic_b 0 135 4>,
<0 0 136 &rpu_gic_b 0 136 4>,
<0 0 137 &rpu_gic_b 0 137 4>,
<0 0 138 &rpu_gic_b 0 138 4>,
<0 0 139 &rpu_gic_b 0 139 4>,
<0 0 140 &rpu_gic_b 0 140 4>,
<0 0 141 &rpu_gic_b 0 141 4>,
<0 0 142 &rpu_gic_b 0 142 4>,
<0 0 143 &rpu_gic_b 0 143 4>,
<0 0 144 &rpu_gic_b 0 144 4>,
<0 0 145 &rpu_gic_b 0 145 4>,
<0 0 146 &rpu_gic_b 0 146 4>,
<0 0 147 &rpu_gic_b 0 147 4>,
<0 0 148 &rpu_gic_b 0 148 4>,
<0 0 149 &rpu_gic_b 0 149 4>,
<0 0 150 &rpu_gic_b 0 150 4>,
<0 0 151 &rpu_gic_b 0 151 4>,
<0 0 152 &rpu_gic_b 0 152 4>,
<0 0 153 &rpu_gic_b 0 153 4>,
<0 0 154 &rpu_gic_b 0 154 4>,
<0 0 155 &rpu_gic_b 0 155 4>,
<0 0 156 &rpu_gic_b 0 156 4>,
<0 0 157 &rpu_gic_b 0 157 4>,
<0 0 158 &rpu_gic_b 0 158 4>,
<0 0 159 &rpu_gic_b 0 159 4>,
<0 0 160 &rpu_gic_b 0 160 4>,
<0 0 161 &rpu_gic_b 0 161 4>,
<0 0 162 &rpu_gic_b 0 162 4>,
<0 0 163 &rpu_gic_b 0 163 4>,
<0 0 164 &rpu_gic_b 0 164 4>,
<0 0 165 &rpu_gic_b 0 165 4>,
<0 0 166 &rpu_gic_b 0 166 4>,
<0 0 167 &rpu_gic_b 0 167 4>,
<0 0 168 &rpu_gic_b 0 168 4>,
<0 0 169 &rpu_gic_b 0 169 4>,
<0 0 170 &rpu_gic_b 0 170 4>,
<0 0 171 &rpu_gic_b 0 171 4>,
<0 0 172 &rpu_gic_b 0 172 4>,
<0 0 173 &rpu_gic_b 0 173 4>,
<0 0 174 &rpu_gic_b 0 174 4>,
<0 0 175 &rpu_gic_b 0 175 4>,
<0 0 176 &rpu_gic_b 0 176 4>,
<0 0 177 &rpu_gic_b 0 177 4>,
<0 0 178 &rpu_gic_b 0 178 4>,
<0 0 179 &rpu_gic_b 0 179 4>,
<0 0 180 &rpu_gic_b 0 180 4>,
<0 0 181 &rpu_gic_b 0 181 4>,
<0 0 182 &rpu_gic_b 0 182 4>,
<0 0 183 &rpu_gic_b 0 183 4>,
<0 0 184 &rpu_gic_b 0 184 4>,
<0 0 185 &rpu_gic_b 0 185 4>,
<0 0 186 &rpu_gic_b 0 186 4>,
<0 0 187 &rpu_gic_b 0 187 4>,
<0 0 188 &rpu_gic_b 0 188 4>,
<0 0 189 &rpu_gic_b 0 189 4>,
<0 0 190 &rpu_gic_b 0 190 4>,
<0 0 191 &rpu_gic_b 0 191 4>,
<0 0 192 &rpu_gic_b 0 192 4>,
<0 0 193 &rpu_gic_b 0 193 4>,
<0 0 194 &rpu_gic_b 0 194 4>,
<0 0 195 &rpu_gic_b 0 195 4>,
<0 0 196 &rpu_gic_b 0 196 4>,
<0 0 197 &rpu_gic_b 0 197 4>,
<0 0 198 &rpu_gic_b 0 198 4>,
<0 0 199 &rpu_gic_b 0 199 4>,
<0 0 200 &rpu_gic_b 0 200 4>,
<0 0 201 &rpu_gic_b 0 201 4>,
<0 0 202 &rpu_gic_b 0 202 4>,
<0 0 203 &rpu_gic_b 0 203 4>,
<0 0 204 &rpu_gic_b 0 204 4>,
<0 0 205 &rpu_gic_b 0 205 4>,
<0 0 206 &rpu_gic_b 0 206 4>,
<0 0 207 &rpu_gic_b 0 207 4>,
<0 0 208 &rpu_gic_b 0 208 4>,
<0 0 209 &rpu_gic_b 0 209 4>,
<0 0 210 &rpu_gic_b 0 210 4>,
<0 0 211 &rpu_gic_b 0 211 4>,
<0 0 212 &rpu_gic_b 0 212 4>,
<0 0 213 &rpu_gic_b 0 213 4>,
<0 0 214 &rpu_gic_b 0 214 4>,
<0 0 215 &rpu_gic_b 0 215 4>,
<0 0 216 &rpu_gic_b 0 216 4>,
<0 0 217 &rpu_gic_b 0 217 4>,
<0 0 218 &rpu_gic_b 0 218 4>,
<0 0 219 &rpu_gic_b 0 219 4>,
<0 0 220 &rpu_gic_b 0 220 4>,
<0 0 221 &rpu_gic_b 0 221 4>,
<0 0 160 &rpu_gic_b 0 160 4>
# 37 "include/ksb/irq-map.dtsh" 2

   ,


# 1 "./versal-psx-irq-map.dtsh" 1
# 27 "./versal-psx-irq-map.dtsh"
<0 0 0 &pmc_gic_proxy 0 0 4>,
<0 0 1 &pmc_gic_proxy 0 1 4>,
<0 0 2 &pmc_gic_proxy 0 2 4>,
<0 0 3 &pmc_gic_proxy 0 3 4>,
<0 0 4 &pmc_gic_proxy 0 4 4>,
<0 0 5 &pmc_gic_proxy 0 5 4>,
<0 0 6 &pmc_gic_proxy 0 6 4>,
<0 0 7 &pmc_gic_proxy 0 7 4>,
<0 0 8 &pmc_gic_proxy 0 8 4>,
<0 0 9 &pmc_gic_proxy 0 9 4>,
<0 0 10 &pmc_gic_proxy 0 10 4>,
<0 0 11 &pmc_gic_proxy 0 11 4>,
<0 0 12 &pmc_gic_proxy 0 12 4>,
<0 0 13 &pmc_gic_proxy 0 13 4>,
<0 0 14 &pmc_gic_proxy 0 14 4>,
<0 0 15 &pmc_gic_proxy 0 15 4>,
<0 0 16 &pmc_gic_proxy 0 16 4>,
<0 0 17 &pmc_gic_proxy 0 17 4>,
<0 0 18 &pmc_gic_proxy 0 18 4>,
<0 0 19 &pmc_gic_proxy 0 19 4>,
<0 0 20 &pmc_gic_proxy 0 20 4>,
<0 0 21 &pmc_gic_proxy 0 21 4>,
<0 0 22 &pmc_gic_proxy 0 22 4>,
<0 0 23 &pmc_gic_proxy 0 23 4>,
<0 0 24 &pmc_gic_proxy 0 24 4>,
<0 0 25 &pmc_gic_proxy 0 25 4>,
<0 0 26 &pmc_gic_proxy 0 26 4>,
<0 0 27 &pmc_gic_proxy 0 27 4>,
<0 0 28 &pmc_gic_proxy 0 28 4>,
<0 0 29 &pmc_gic_proxy 0 29 4>,
<0 0 30 &pmc_gic_proxy 0 30 4>,
<0 0 31 &pmc_gic_proxy 0 31 4>,
<0 0 32 &pmc_gic_proxy 0 32 4>,
<0 0 33 &pmc_gic_proxy 0 33 4>,
<0 0 34 &pmc_gic_proxy 0 34 4>,
<0 0 35 &pmc_gic_proxy 0 35 4>,
<0 0 36 &pmc_gic_proxy 0 36 4>,
<0 0 37 &pmc_gic_proxy 0 37 4>,
<0 0 38 &pmc_gic_proxy 0 38 4>,
<0 0 39 &pmc_gic_proxy 0 39 4>,
<0 0 40 &pmc_gic_proxy 0 40 4>,
<0 0 41 &pmc_gic_proxy 0 41 4>,
<0 0 42 &pmc_gic_proxy 0 42 4>,
<0 0 43 &pmc_gic_proxy 0 43 4>,
<0 0 44 &pmc_gic_proxy 0 44 4>,
<0 0 45 &pmc_gic_proxy 0 45 4>,
<0 0 46 &pmc_gic_proxy 0 46 4>,
<0 0 47 &pmc_gic_proxy 0 47 4>,
<0 0 48 &pmc_gic_proxy 0 48 4>,
<0 0 49 &pmc_gic_proxy 0 49 4>,
<0 0 50 &pmc_gic_proxy 0 50 4>,
<0 0 51 &pmc_gic_proxy 0 51 4>,
<0 0 52 &pmc_gic_proxy 0 52 4>,
<0 0 53 &pmc_gic_proxy 0 53 4>,
<0 0 54 &pmc_gic_proxy 0 54 4>,
<0 0 55 &pmc_gic_proxy 0 55 4>,
<0 0 56 &pmc_gic_proxy 0 56 4>,
<0 0 57 &pmc_gic_proxy 0 57 4>,
<0 0 58 &pmc_gic_proxy 0 58 4>,
<0 0 59 &pmc_gic_proxy 0 59 4>,
<0 0 60 &pmc_gic_proxy 0 60 4>,
<0 0 61 &pmc_gic_proxy 0 61 4>,
<0 0 62 &pmc_gic_proxy 0 62 4>,
<0 0 63 &pmc_gic_proxy 0 63 4>,
<0 0 64 &pmc_gic_proxy 0 64 4>,
<0 0 65 &pmc_gic_proxy 0 65 4>,
<0 0 66 &pmc_gic_proxy 0 66 4>,
<0 0 67 &pmc_gic_proxy 0 67 4>,
<0 0 68 &pmc_gic_proxy 0 68 4>,
<0 0 69 &pmc_gic_proxy 0 69 4>,
<0 0 70 &pmc_gic_proxy 0 70 4>,
<0 0 71 &pmc_gic_proxy 0 71 4>,
<0 0 72 &pmc_gic_proxy 0 72 4>,
<0 0 73 &pmc_gic_proxy 0 73 4>,
<0 0 74 &pmc_gic_proxy 0 74 4>,
<0 0 75 &pmc_gic_proxy 0 75 4>,
<0 0 76 &pmc_gic_proxy 0 76 4>,
<0 0 77 &pmc_gic_proxy 0 77 4>,
<0 0 78 &pmc_gic_proxy 0 78 4>,
<0 0 79 &pmc_gic_proxy 0 79 4>,
<0 0 80 &pmc_gic_proxy 0 80 4>,
<0 0 81 &pmc_gic_proxy 0 81 4>,
<0 0 82 &pmc_gic_proxy 0 82 4>,
<0 0 83 &pmc_gic_proxy 0 83 4>,
<0 0 84 &pmc_gic_proxy 0 84 4>,
<0 0 85 &pmc_gic_proxy 0 85 4>,
<0 0 86 &pmc_gic_proxy 0 86 4>,
<0 0 87 &pmc_gic_proxy 0 87 4>,
<0 0 88 &pmc_gic_proxy 0 88 4>,
<0 0 89 &pmc_gic_proxy 0 89 4>,
<0 0 90 &pmc_gic_proxy 0 90 4>,
<0 0 91 &pmc_gic_proxy 0 91 4>,
<0 0 92 &pmc_gic_proxy 0 92 4>,
<0 0 93 &pmc_gic_proxy 0 93 4>,
<0 0 94 &pmc_gic_proxy 0 94 4>,
<0 0 95 &pmc_gic_proxy 0 95 4>,
<0 0 96 &pmc_gic_proxy 0 96 4>,
<0 0 97 &pmc_gic_proxy 0 97 4>,
<0 0 98 &pmc_gic_proxy 0 98 4>,
<0 0 99 &pmc_gic_proxy 0 99 4>,
<0 0 100 &pmc_gic_proxy 0 100 4>,
<0 0 101 &pmc_gic_proxy 0 101 4>,
<0 0 102 &pmc_gic_proxy 0 102 4>,
<0 0 103 &pmc_gic_proxy 0 103 4>,
<0 0 104 &pmc_gic_proxy 0 104 4>,
<0 0 105 &pmc_gic_proxy 0 105 4>,
<0 0 106 &pmc_gic_proxy 0 106 4>,
<0 0 107 &pmc_gic_proxy 0 107 4>,
<0 0 108 &pmc_gic_proxy 0 108 4>,
<0 0 109 &pmc_gic_proxy 0 109 4>,
<0 0 110 &pmc_gic_proxy 0 110 4>,
<0 0 111 &pmc_gic_proxy 0 111 4>,
<0 0 112 &pmc_gic_proxy 0 112 4>,
<0 0 113 &pmc_gic_proxy 0 113 4>,
<0 0 114 &pmc_gic_proxy 0 114 4>,
<0 0 115 &pmc_gic_proxy 0 115 4>,
<0 0 116 &pmc_gic_proxy 0 116 4>,
<0 0 117 &pmc_gic_proxy 0 117 4>,
<0 0 118 &pmc_gic_proxy 0 118 4>,
<0 0 119 &pmc_gic_proxy 0 119 4>,
<0 0 120 &pmc_gic_proxy 0 120 4>,
<0 0 121 &pmc_gic_proxy 0 121 4>,
<0 0 122 &pmc_gic_proxy 0 122 4>,
<0 0 123 &pmc_gic_proxy 0 123 4>,
<0 0 124 &pmc_gic_proxy 0 124 4>,
<0 0 125 &pmc_gic_proxy 0 125 4>,
<0 0 126 &pmc_gic_proxy 0 126 4>,
<0 0 127 &pmc_gic_proxy 0 127 4>,
<0 0 128 &pmc_gic_proxy 0 128 4>,
<0 0 129 &pmc_gic_proxy 0 129 4>,
<0 0 130 &pmc_gic_proxy 0 130 4>,
<0 0 131 &pmc_gic_proxy 0 131 4>,
<0 0 132 &pmc_gic_proxy 0 132 4>,
<0 0 133 &pmc_gic_proxy 0 133 4>,
<0 0 134 &pmc_gic_proxy 0 134 4>,
<0 0 135 &pmc_gic_proxy 0 135 4>,
<0 0 136 &pmc_gic_proxy 0 136 4>,
<0 0 137 &pmc_gic_proxy 0 137 4>,
<0 0 138 &pmc_gic_proxy 0 138 4>,
<0 0 139 &pmc_gic_proxy 0 139 4>,
<0 0 140 &pmc_gic_proxy 0 140 4>,
<0 0 141 &pmc_gic_proxy 0 141 4>,
<0 0 142 &pmc_gic_proxy 0 142 4>,
<0 0 143 &pmc_gic_proxy 0 143 4>,
<0 0 144 &pmc_gic_proxy 0 144 4>,
<0 0 145 &pmc_gic_proxy 0 145 4>,
<0 0 146 &pmc_gic_proxy 0 146 4>,
<0 0 147 &pmc_gic_proxy 0 147 4>,
<0 0 148 &pmc_gic_proxy 0 148 4>,
<0 0 149 &pmc_gic_proxy 0 149 4>,
<0 0 150 &pmc_gic_proxy 0 150 4>,
<0 0 151 &pmc_gic_proxy 0 151 4>,
<0 0 152 &pmc_gic_proxy 0 152 4>,
<0 0 153 &pmc_gic_proxy 0 153 4>,
<0 0 154 &pmc_gic_proxy 0 154 4>,
<0 0 155 &pmc_gic_proxy 0 155 4>,
<0 0 156 &pmc_gic_proxy 0 156 4>,
<0 0 157 &pmc_gic_proxy 0 157 4>,
<0 0 158 &pmc_gic_proxy 0 158 4>,
<0 0 159 &pmc_gic_proxy 0 159 4>,
<0 0 160 &pmc_gic_proxy 0 160 4>,
<0 0 161 &pmc_gic_proxy 0 161 4>,
<0 0 162 &pmc_gic_proxy 0 162 4>,
<0 0 163 &pmc_gic_proxy 0 163 4>,
<0 0 164 &pmc_gic_proxy 0 164 4>,
<0 0 165 &pmc_gic_proxy 0 165 4>,
<0 0 166 &pmc_gic_proxy 0 166 4>,
<0 0 167 &pmc_gic_proxy 0 167 4>,
<0 0 168 &pmc_gic_proxy 0 168 4>,
<0 0 169 &pmc_gic_proxy 0 169 4>,
<0 0 170 &pmc_gic_proxy 0 170 4>,
<0 0 171 &pmc_gic_proxy 0 171 4>,
<0 0 172 &pmc_gic_proxy 0 172 4>,
<0 0 173 &pmc_gic_proxy 0 173 4>,
<0 0 174 &pmc_gic_proxy 0 174 4>,
<0 0 175 &pmc_gic_proxy 0 175 4>,
<0 0 176 &pmc_gic_proxy 0 176 4>,
<0 0 177 &pmc_gic_proxy 0 177 4>,
<0 0 178 &pmc_gic_proxy 0 178 4>,
<0 0 179 &pmc_gic_proxy 0 179 4>,
<0 0 180 &pmc_gic_proxy 0 180 4>,
<0 0 181 &pmc_gic_proxy 0 181 4>,
<0 0 182 &pmc_gic_proxy 0 182 4>,
<0 0 183 &pmc_gic_proxy 0 183 4>,
<0 0 184 &pmc_gic_proxy 0 184 4>,
<0 0 185 &pmc_gic_proxy 0 185 4>,
<0 0 186 &pmc_gic_proxy 0 186 4>,
<0 0 187 &pmc_gic_proxy 0 187 4>,
<0 0 188 &pmc_gic_proxy 0 188 4>,
<0 0 189 &pmc_gic_proxy 0 189 4>,
<0 0 190 &pmc_gic_proxy 0 190 4>,
<0 0 191 &pmc_gic_proxy 0 191 4>,
<0 0 192 &pmc_gic_proxy 0 192 4>,
<0 0 193 &pmc_gic_proxy 0 193 4>,
<0 0 194 &pmc_gic_proxy 0 194 4>,
<0 0 195 &pmc_gic_proxy 0 195 4>,
<0 0 196 &pmc_gic_proxy 0 196 4>,
<0 0 197 &pmc_gic_proxy 0 197 4>,
<0 0 198 &pmc_gic_proxy 0 198 4>,
<0 0 199 &pmc_gic_proxy 0 199 4>,
<0 0 200 &pmc_gic_proxy 0 200 4>,
<0 0 201 &pmc_gic_proxy 0 201 4>,
<0 0 202 &pmc_gic_proxy 0 202 4>,
<0 0 203 &pmc_gic_proxy 0 203 4>,
<0 0 204 &pmc_gic_proxy 0 204 4>,
<0 0 205 &pmc_gic_proxy 0 205 4>,
<0 0 206 &pmc_gic_proxy 0 206 4>,
<0 0 207 &pmc_gic_proxy 0 207 4>,
<0 0 208 &pmc_gic_proxy 0 208 4>,
<0 0 209 &pmc_gic_proxy 0 209 4>,
<0 0 210 &pmc_gic_proxy 0 210 4>,
<0 0 211 &pmc_gic_proxy 0 211 4>,
<0 0 212 &pmc_gic_proxy 0 212 4>,
<0 0 213 &pmc_gic_proxy 0 213 4>,
<0 0 214 &pmc_gic_proxy 0 214 4>,
<0 0 215 &pmc_gic_proxy 0 215 4>,
<0 0 216 &pmc_gic_proxy 0 216 4>,
<0 0 217 &pmc_gic_proxy 0 217 4>,
<0 0 218 &pmc_gic_proxy 0 218 4>,
<0 0 219 &pmc_gic_proxy 0 219 4>,
<0 0 220 &pmc_gic_proxy 0 220 4>,
<0 0 221 &pmc_gic_proxy 0 221 4>,
<0 0 160 &pmc_gic_proxy 0 160 4>
# 42 "include/ksb/irq-map.dtsh" 2

   ,

# 1 "./versal-psx-irq-map.dtsh" 1
# 27 "./versal-psx-irq-map.dtsh"
<0 0 0 &psm_gic_proxy 0 0 4>,
<0 0 1 &psm_gic_proxy 0 1 4>,
<0 0 2 &psm_gic_proxy 0 2 4>,
<0 0 3 &psm_gic_proxy 0 3 4>,
<0 0 4 &psm_gic_proxy 0 4 4>,
<0 0 5 &psm_gic_proxy 0 5 4>,
<0 0 6 &psm_gic_proxy 0 6 4>,
<0 0 7 &psm_gic_proxy 0 7 4>,
<0 0 8 &psm_gic_proxy 0 8 4>,
<0 0 9 &psm_gic_proxy 0 9 4>,
<0 0 10 &psm_gic_proxy 0 10 4>,
<0 0 11 &psm_gic_proxy 0 11 4>,
<0 0 12 &psm_gic_proxy 0 12 4>,
<0 0 13 &psm_gic_proxy 0 13 4>,
<0 0 14 &psm_gic_proxy 0 14 4>,
<0 0 15 &psm_gic_proxy 0 15 4>,
<0 0 16 &psm_gic_proxy 0 16 4>,
<0 0 17 &psm_gic_proxy 0 17 4>,
<0 0 18 &psm_gic_proxy 0 18 4>,
<0 0 19 &psm_gic_proxy 0 19 4>,
<0 0 20 &psm_gic_proxy 0 20 4>,
<0 0 21 &psm_gic_proxy 0 21 4>,
<0 0 22 &psm_gic_proxy 0 22 4>,
<0 0 23 &psm_gic_proxy 0 23 4>,
<0 0 24 &psm_gic_proxy 0 24 4>,
<0 0 25 &psm_gic_proxy 0 25 4>,
<0 0 26 &psm_gic_proxy 0 26 4>,
<0 0 27 &psm_gic_proxy 0 27 4>,
<0 0 28 &psm_gic_proxy 0 28 4>,
<0 0 29 &psm_gic_proxy 0 29 4>,
<0 0 30 &psm_gic_proxy 0 30 4>,
<0 0 31 &psm_gic_proxy 0 31 4>,
<0 0 32 &psm_gic_proxy 0 32 4>,
<0 0 33 &psm_gic_proxy 0 33 4>,
<0 0 34 &psm_gic_proxy 0 34 4>,
<0 0 35 &psm_gic_proxy 0 35 4>,
<0 0 36 &psm_gic_proxy 0 36 4>,
<0 0 37 &psm_gic_proxy 0 37 4>,
<0 0 38 &psm_gic_proxy 0 38 4>,
<0 0 39 &psm_gic_proxy 0 39 4>,
<0 0 40 &psm_gic_proxy 0 40 4>,
<0 0 41 &psm_gic_proxy 0 41 4>,
<0 0 42 &psm_gic_proxy 0 42 4>,
<0 0 43 &psm_gic_proxy 0 43 4>,
<0 0 44 &psm_gic_proxy 0 44 4>,
<0 0 45 &psm_gic_proxy 0 45 4>,
<0 0 46 &psm_gic_proxy 0 46 4>,
<0 0 47 &psm_gic_proxy 0 47 4>,
<0 0 48 &psm_gic_proxy 0 48 4>,
<0 0 49 &psm_gic_proxy 0 49 4>,
<0 0 50 &psm_gic_proxy 0 50 4>,
<0 0 51 &psm_gic_proxy 0 51 4>,
<0 0 52 &psm_gic_proxy 0 52 4>,
<0 0 53 &psm_gic_proxy 0 53 4>,
<0 0 54 &psm_gic_proxy 0 54 4>,
<0 0 55 &psm_gic_proxy 0 55 4>,
<0 0 56 &psm_gic_proxy 0 56 4>,
<0 0 57 &psm_gic_proxy 0 57 4>,
<0 0 58 &psm_gic_proxy 0 58 4>,
<0 0 59 &psm_gic_proxy 0 59 4>,
<0 0 60 &psm_gic_proxy 0 60 4>,
<0 0 61 &psm_gic_proxy 0 61 4>,
<0 0 62 &psm_gic_proxy 0 62 4>,
<0 0 63 &psm_gic_proxy 0 63 4>,
<0 0 64 &psm_gic_proxy 0 64 4>,
<0 0 65 &psm_gic_proxy 0 65 4>,
<0 0 66 &psm_gic_proxy 0 66 4>,
<0 0 67 &psm_gic_proxy 0 67 4>,
<0 0 68 &psm_gic_proxy 0 68 4>,
<0 0 69 &psm_gic_proxy 0 69 4>,
<0 0 70 &psm_gic_proxy 0 70 4>,
<0 0 71 &psm_gic_proxy 0 71 4>,
<0 0 72 &psm_gic_proxy 0 72 4>,
<0 0 73 &psm_gic_proxy 0 73 4>,
<0 0 74 &psm_gic_proxy 0 74 4>,
<0 0 75 &psm_gic_proxy 0 75 4>,
<0 0 76 &psm_gic_proxy 0 76 4>,
<0 0 77 &psm_gic_proxy 0 77 4>,
<0 0 78 &psm_gic_proxy 0 78 4>,
<0 0 79 &psm_gic_proxy 0 79 4>,
<0 0 80 &psm_gic_proxy 0 80 4>,
<0 0 81 &psm_gic_proxy 0 81 4>,
<0 0 82 &psm_gic_proxy 0 82 4>,
<0 0 83 &psm_gic_proxy 0 83 4>,
<0 0 84 &psm_gic_proxy 0 84 4>,
<0 0 85 &psm_gic_proxy 0 85 4>,
<0 0 86 &psm_gic_proxy 0 86 4>,
<0 0 87 &psm_gic_proxy 0 87 4>,
<0 0 88 &psm_gic_proxy 0 88 4>,
<0 0 89 &psm_gic_proxy 0 89 4>,
<0 0 90 &psm_gic_proxy 0 90 4>,
<0 0 91 &psm_gic_proxy 0 91 4>,
<0 0 92 &psm_gic_proxy 0 92 4>,
<0 0 93 &psm_gic_proxy 0 93 4>,
<0 0 94 &psm_gic_proxy 0 94 4>,
<0 0 95 &psm_gic_proxy 0 95 4>,
<0 0 96 &psm_gic_proxy 0 96 4>,
<0 0 97 &psm_gic_proxy 0 97 4>,
<0 0 98 &psm_gic_proxy 0 98 4>,
<0 0 99 &psm_gic_proxy 0 99 4>,
<0 0 100 &psm_gic_proxy 0 100 4>,
<0 0 101 &psm_gic_proxy 0 101 4>,
<0 0 102 &psm_gic_proxy 0 102 4>,
<0 0 103 &psm_gic_proxy 0 103 4>,
<0 0 104 &psm_gic_proxy 0 104 4>,
<0 0 105 &psm_gic_proxy 0 105 4>,
<0 0 106 &psm_gic_proxy 0 106 4>,
<0 0 107 &psm_gic_proxy 0 107 4>,
<0 0 108 &psm_gic_proxy 0 108 4>,
<0 0 109 &psm_gic_proxy 0 109 4>,
<0 0 110 &psm_gic_proxy 0 110 4>,
<0 0 111 &psm_gic_proxy 0 111 4>,
<0 0 112 &psm_gic_proxy 0 112 4>,
<0 0 113 &psm_gic_proxy 0 113 4>,
<0 0 114 &psm_gic_proxy 0 114 4>,
<0 0 115 &psm_gic_proxy 0 115 4>,
<0 0 116 &psm_gic_proxy 0 116 4>,
<0 0 117 &psm_gic_proxy 0 117 4>,
<0 0 118 &psm_gic_proxy 0 118 4>,
<0 0 119 &psm_gic_proxy 0 119 4>,
<0 0 120 &psm_gic_proxy 0 120 4>,
<0 0 121 &psm_gic_proxy 0 121 4>,
<0 0 122 &psm_gic_proxy 0 122 4>,
<0 0 123 &psm_gic_proxy 0 123 4>,
<0 0 124 &psm_gic_proxy 0 124 4>,
<0 0 125 &psm_gic_proxy 0 125 4>,
<0 0 126 &psm_gic_proxy 0 126 4>,
<0 0 127 &psm_gic_proxy 0 127 4>,
<0 0 128 &psm_gic_proxy 0 128 4>,
<0 0 129 &psm_gic_proxy 0 129 4>,
<0 0 130 &psm_gic_proxy 0 130 4>,
<0 0 131 &psm_gic_proxy 0 131 4>,
<0 0 132 &psm_gic_proxy 0 132 4>,
<0 0 133 &psm_gic_proxy 0 133 4>,
<0 0 134 &psm_gic_proxy 0 134 4>,
<0 0 135 &psm_gic_proxy 0 135 4>,
<0 0 136 &psm_gic_proxy 0 136 4>,
<0 0 137 &psm_gic_proxy 0 137 4>,
<0 0 138 &psm_gic_proxy 0 138 4>,
<0 0 139 &psm_gic_proxy 0 139 4>,
<0 0 140 &psm_gic_proxy 0 140 4>,
<0 0 141 &psm_gic_proxy 0 141 4>,
<0 0 142 &psm_gic_proxy 0 142 4>,
<0 0 143 &psm_gic_proxy 0 143 4>,
<0 0 144 &psm_gic_proxy 0 144 4>,
<0 0 145 &psm_gic_proxy 0 145 4>,
<0 0 146 &psm_gic_proxy 0 146 4>,
<0 0 147 &psm_gic_proxy 0 147 4>,
<0 0 148 &psm_gic_proxy 0 148 4>,
<0 0 149 &psm_gic_proxy 0 149 4>,
<0 0 150 &psm_gic_proxy 0 150 4>,
<0 0 151 &psm_gic_proxy 0 151 4>,
<0 0 152 &psm_gic_proxy 0 152 4>,
<0 0 153 &psm_gic_proxy 0 153 4>,
<0 0 154 &psm_gic_proxy 0 154 4>,
<0 0 155 &psm_gic_proxy 0 155 4>,
<0 0 156 &psm_gic_proxy 0 156 4>,
<0 0 157 &psm_gic_proxy 0 157 4>,
<0 0 158 &psm_gic_proxy 0 158 4>,
<0 0 159 &psm_gic_proxy 0 159 4>,
<0 0 160 &psm_gic_proxy 0 160 4>,
<0 0 161 &psm_gic_proxy 0 161 4>,
<0 0 162 &psm_gic_proxy 0 162 4>,
<0 0 163 &psm_gic_proxy 0 163 4>,
<0 0 164 &psm_gic_proxy 0 164 4>,
<0 0 165 &psm_gic_proxy 0 165 4>,
<0 0 166 &psm_gic_proxy 0 166 4>,
<0 0 167 &psm_gic_proxy 0 167 4>,
<0 0 168 &psm_gic_proxy 0 168 4>,
<0 0 169 &psm_gic_proxy 0 169 4>,
<0 0 170 &psm_gic_proxy 0 170 4>,
<0 0 171 &psm_gic_proxy 0 171 4>,
<0 0 172 &psm_gic_proxy 0 172 4>,
<0 0 173 &psm_gic_proxy 0 173 4>,
<0 0 174 &psm_gic_proxy 0 174 4>,
<0 0 175 &psm_gic_proxy 0 175 4>,
<0 0 176 &psm_gic_proxy 0 176 4>,
<0 0 177 &psm_gic_proxy 0 177 4>,
<0 0 178 &psm_gic_proxy 0 178 4>,
<0 0 179 &psm_gic_proxy 0 179 4>,
<0 0 180 &psm_gic_proxy 0 180 4>,
<0 0 181 &psm_gic_proxy 0 181 4>,
<0 0 182 &psm_gic_proxy 0 182 4>,
<0 0 183 &psm_gic_proxy 0 183 4>,
<0 0 184 &psm_gic_proxy 0 184 4>,
<0 0 185 &psm_gic_proxy 0 185 4>,
<0 0 186 &psm_gic_proxy 0 186 4>,
<0 0 187 &psm_gic_proxy 0 187 4>,
<0 0 188 &psm_gic_proxy 0 188 4>,
<0 0 189 &psm_gic_proxy 0 189 4>,
<0 0 190 &psm_gic_proxy 0 190 4>,
<0 0 191 &psm_gic_proxy 0 191 4>,
<0 0 192 &psm_gic_proxy 0 192 4>,
<0 0 193 &psm_gic_proxy 0 193 4>,
<0 0 194 &psm_gic_proxy 0 194 4>,
<0 0 195 &psm_gic_proxy 0 195 4>,
<0 0 196 &psm_gic_proxy 0 196 4>,
<0 0 197 &psm_gic_proxy 0 197 4>,
<0 0 198 &psm_gic_proxy 0 198 4>,
<0 0 199 &psm_gic_proxy 0 199 4>,
<0 0 200 &psm_gic_proxy 0 200 4>,
<0 0 201 &psm_gic_proxy 0 201 4>,
<0 0 202 &psm_gic_proxy 0 202 4>,
<0 0 203 &psm_gic_proxy 0 203 4>,
<0 0 204 &psm_gic_proxy 0 204 4>,
<0 0 205 &psm_gic_proxy 0 205 4>,
<0 0 206 &psm_gic_proxy 0 206 4>,
<0 0 207 &psm_gic_proxy 0 207 4>,
<0 0 208 &psm_gic_proxy 0 208 4>,
<0 0 209 &psm_gic_proxy 0 209 4>,
<0 0 210 &psm_gic_proxy 0 210 4>,
<0 0 211 &psm_gic_proxy 0 211 4>,
<0 0 212 &psm_gic_proxy 0 212 4>,
<0 0 213 &psm_gic_proxy 0 213 4>,
<0 0 214 &psm_gic_proxy 0 214 4>,
<0 0 215 &psm_gic_proxy 0 215 4>,
<0 0 216 &psm_gic_proxy 0 216 4>,
<0 0 217 &psm_gic_proxy 0 217 4>,
<0 0 218 &psm_gic_proxy 0 218 4>,
<0 0 219 &psm_gic_proxy 0 219 4>,
<0 0 220 &psm_gic_proxy 0 220 4>,
<0 0 221 &psm_gic_proxy 0 221 4>,
<0 0 160 &psm_gic_proxy 0 160 4>
# 46 "include/ksb/irq-map.dtsh" 2



   ,
   <0 0 (3000 + 18) &pmc_ppu1_io_intc 18>,
   <0 0 (3000 + 28) &pmc_ppu1_io_intc 28>,
   <0 0 (3000 + 29) &pmc_ppu1_io_intc 29>,
   <0 0 (4000 + 18) &psm0_io_intc 18>
   ;
# 84 "./versal-icnt.dtsi" 2
# 111 "./versal-icnt.dtsi"
  amba: amba@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;

   downstream_amba_lpd { compatible = "qemu:memory-region"; alias = < &amba_lpd >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
   downstream_amba_fpd { compatible = "qemu:memory-region"; alias = < &amba_fpd >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
   downstream_amba_pmc_internal { compatible = "qemu:memory-region"; alias = < &amba_pmc_internal >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
  };

  amba_lpd: amba_lpd@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;
   downstream_amba_psm { compatible = "qemu:memory-region"; alias = < &amba_psm >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
   downstream_amba_xram { compatible = "qemu:memory-region"; alias = < &amba_xram >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
  };

  amba_fpd: amba_fpd@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;
  };

  amba_pmc_internal: amba_pmc_internal@0 {
   doc-ignore = <1>;
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;

   downstream_amba_pmc_ppu { compatible = "qemu:memory-region"; alias = < &amba_pmc_ppu >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
   downstream_amba_pmc_iou { compatible = "qemu:memory-region"; alias = < &amba_pmc_iou >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
   downstream_amba_pmc_sec { compatible = "qemu:memory-region"; alias = < &amba_pmc_sec >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
   downstream_amba_pmc_sys { compatible = "qemu:memory-region"; alias = < &amba_pmc_sys >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
   downstream_amba_pmc_pl { compatible = "qemu:memory-region"; alias = < &amba_pmc_pl >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
   downstream_amba_pmc_bat { compatible = "qemu:memory-region"; alias = < &amba_pmc_bat >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
  };


  amba_pmc: amba_pmc@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;

   downstream_amba { compatible = "qemu:memory-region"; alias = < &amba >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
   downstream_amba_pmc_internal { compatible = "qemu:memory-region"; alias = < &amba_pmc_internal >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };
  };

  amba_pmc_iou: amba_pmc_iou@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;
  };

  amba_pmc_sec: amba_pmc_sec@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;
  };

  amba_pmc_ppu: amba_pmc_ppu@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;
  };

  amba_pmc_sys: amba_pmc_sys@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;
  };

  amba_pmc_pl: amba_pmc_pl@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;
  };

  amba_pmc_bat: amba_pmc_bat@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;
  };

  amba_psm: amba_psm@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;
  };

  amba_xram: amba_xram@0 {
   #address-cells = <2>;
   #size-cells = <2>;
   #priority-cells = <1>;
   compatible = "simple-bus";
   ranges;
  };
 };

 lmb_pmc_ppu0: lmb_pmc_ppu0@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;

  main_bus_for_pmc {
   compatible = "qemu:memory-region";
   alias = <&amba_pmc>;

   reg = <0x0 0x0 0xffffffff 0xffffffff 0>;
  };
 };

 lmb_pmc_ppu1: lmb_pmc_ppu1@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;

  main_bus_for_pmc {
   compatible = "qemu:memory-region";
   alias = <&amba_pmc>;

   reg = <0x0 0x0 0xffffffff 0xffffffff 0>;
  };
 };

 lmb_psm: lmb_psm@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;
  downstream_amba { compatible = "qemu:memory-region"; alias = < &amba >; reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >; };

  main_bus_for_pmc {
   compatible = "qemu:memory-region";
   alias = <&amba_psm>;

   reg = <0x0 0x0 0xffffffff 0xffffffff 0>;
  };
 };

 lmb_ddrmc0: lmb_ddrmc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;
 };

 lmb_ddrmc1: lmb_ddrmc@1 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;
 };

 amba_rpu: amba_rpu@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;

  downstream_amba {
   compatible = "qemu:memory-region";
   alias = <&amba>;

   reg = <0x0 0x0 0xffffffff 0xffffffff 0>;
  };
 };

 amba_r5_0: amba_r5@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;

  downstream_amba {
   compatible = "qemu:memory-region";
   alias = <&amba_rpu>;

   reg = <0x0 0x0 0xffffffff 0xffffffff 0>;
  };
 };

 amba_r5_1: amba_r5@1 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;

  downstream_amba {
   compatible = "qemu:memory-region";
   alias = <&amba_rpu>;

   reg = <0x0 0x0 0xffffffff 0xffffffff 0>;
  };
 };


 dummy1: dummy1@0 {
  doc-ignore = <1>;
  interrupt-controller;
  #interrupt-cells = <1>;
  gpio-controller;
  #gpio-cells = <1>;
 };
};


/ {
 smmu_tbu0: tbu0_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu1: tbu1_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu2: tbu2_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu3: tbu3_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu4: tbu4_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu5: tbu5_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu6: tbu6_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
};

&amba_lpd {
# 403 "./versal-icnt.dtsi"
};

&amba {
 xmpu_ocm: xmpu_ocm@0 {
  compatible = "xlnx,versal-xmpu";
  interrupts = <19>;
  reg-extended = <
   &amba 0x0 0xeb400000 0x0 0x10000 0x0
   &amba 0x0 0xbbf00000 0x0 0x80000 0x2
  >;
  protected-mr = <&ocm_mem>;
  mr-0 = <&amba>;
  protected-base = <0xbbf00000>;
 };
 xmpu_ocm2: xmpu_ocm2@0 {
  compatible = "xlnx,versal-xmpu";
  interrupts = <19>;
  reg-extended = <
   &amba 0x0 0xeb970000 0x0 0x10000 0x0
   &amba_xram 0x0 0xea800000 0x0 0x800000 0x2
  >;
  protected-mr = <&xram_mem>;
  mr-0 = <&amba_lpd>;
  protected-base = <0xea800000>;
 };
};

&amba_lpd {
 xppu_lpd: xppu_lpd@0xeb990000 {
  compatible = "xlnx,versal-xppu";
  reg-extended = <
   &amba_lpd 0x0 0xeb990000 0x0 0x10000 0x0

   &amba_pmc_iou 0x0 0xff000000 0x0 0xE00000 0x2

   &amba_pmc_iou 0x0 0xfe000000 0x0 0x1000000 0x2


   &amba 0x0 0xe0000000 0x0 0x10000000 0x2
  >;
  mr = <&amba_lpd>;
  interrupts = <80>;
  region = <0>;
 };
};

&amba_pmc_internal {
 xmpu_pmc: xmpu_pmc@0 {
  compatible = "xlnx,versal-xmpu";
  interrupts = <192>;
  reg-extended = <
   &amba_pmc_internal 0x0 0xf12f0000 0x0 0x10000 0x0
   &amba_pmc_internal 0x0 0xf2000000 0x0 0x20000 0x2
  >;
  protected-mr = <&pmc_ram>;
  mr-0 = <&amba_pmc_internal>;
  protected-base = <0xf2000000>;
 };
 xppu_pmc_npi: xppu_pmc_npi@0xf1300000 {
  compatible = "xlnx,versal-xppu";
  reg-extended = <
   &amba_pmc_internal 0x0 0xf1300000 0x0 0x10000 0x0

   &amba_pmc_internal 0x0 0xf6000000 0x0 0x1000000 0x2

   &amba_pmc_internal 0x0 0xf7000000 0x0 0x1000000 0x2
  >;
  mr = <&amba_pmc_pl>;
  interrupts = <192>;
  region = <2>;
 };
 xppu_pmc: xppu_pmc@0xf1310000 {
  compatible = "xlnx,versal-xppu";
  reg-extended = <
   &amba_pmc_internal 0x0 0xf1310000 0x0 0x10000 0x0

   &amba 0x0 0xf1000000 0x0 0x1000000 0x2

   &amba 0x0 0xf0000000 0x0 0x1000000 0x2

   &amba 0x0 0xc0000000 0x0 0x20000000 0x2
  >;
  mr = <&amba_pmc_internal>;
  interrupts = <192>;
  region = <1>;
 };
};
# 33 "./versal-pmc.dtsi" 2
# 1 "./versal-rams.dtsi" 1
# 30 "./versal-rams.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-rams.dtsi" 2
# 40 "./versal-rams.dtsi"
/ {
 ddr_mem: memory@00000000 {
  compatible = "qemu:memory-region";
  device_type = "memory";
  container = <&amba>;
 };

 ddr_2_mem: memory@8_0000_0000 {
  compatible = "qemu:memory-region";
  device_type = "memory";
  container = <&amba>;
 };

 ddr_3_mem: memory@0x50000000000ULL {
  compatible = "qemu:memory-region";
  device_type = "memory";
  container = <&amba>;
 };

 ocm_mem: ocm_mem@0xbbf00000 {
  compatible = "qemu:memory-region";
 };

 ocm_mem_bank_0: ocm_mem_bank_0@ { compatible = "qemu:memory-region"; container = <&ocm_mem>; qemu,ram = <1>; reg = <0x0 0x00000 0 (0x80000 / 4) 0x0 >; };
 ocm_mem_bank_1: ocm_mem_bank_1@ { compatible = "qemu:memory-region"; container = <&ocm_mem>; qemu,ram = <1>; reg = <0x0 (0x80000 / 4) 0 (0x80000 / 4) 0x0 >; };

 ocm_mem_bank_2: ocm_mem_bank_2@ { compatible = "qemu:memory-region"; container = <&ocm_mem>; qemu,ram = <1>; reg = <0x0 ((0x80000 / 4) * 2) 0 (0x80000 / 4) 0x0 >; };

 ocm_mem_bank_3: ocm_mem_bank_3@ { compatible = "qemu:memory-region"; container = <&ocm_mem>; qemu,ram = <1>; reg = <0x0 ((0x80000 / 4) * 3) 0 (0x80000 / 4) 0x0 >; };


 xram_mem: xram_mem@0xea800000 {
  compatible = "qemu:memory-region";
 };
 xram_mem_bank_0: xram_mem_bank_0@0x0 { compatible = "qemu:memory-region"; container = <&xram_mem>; qemu,ram = <1>; reg = <0x0 0x0 0 0x200000 0x0 >; };
 xram_mem_bank_1: xram_mem_bank_1@0x200000 { compatible = "qemu:memory-region"; container = <&xram_mem>; qemu,ram = <1>; reg = <0x0 0x200000 0 0x200000 0x0 >; };
 xram_mem_bank_2: xram_mem_bank_2@0x400000 { compatible = "qemu:memory-region"; container = <&xram_mem>; qemu,ram = <1>; reg = <0x0 0x400000 0 0x200000 0x0 >; };
 xram_mem_bank_3: xram_mem_bank_3@0x600000 { compatible = "qemu:memory-region"; container = <&xram_mem>; qemu,ram = <1>; reg = <0x0 0x600000 0 0x200000 0x0 >; };

 ipi_msgbuf: ipi_msgbuf@0 {
  compatible = "qemu:memory-region";
  device_type = "memory";
  container = <&amba_lpd>;
  qemu,ram = <1>;
  reg = <0x0 (0xeb300000 + 0xF0000) 0x0 0x1000 0x0>;
 };

 pmc_ram: pmc_ram@0xf2000000 {
  compatible = "qemu:memory-region";
 };
 pmc_ram_bank_0: pmc_ram_bank_0@0x0 { compatible = "qemu:memory-region"; container = <&pmc_ram>; qemu,ram = <1>; reg = <0x0 0x0 0 0x20000 0x0 >; };

 pmc_ppu1_insn_ram: pmc_ppu1_ram@0xf0200000 {
  compatible = "qemu:memory-region";
  container = <&amba>;
  qemu,ram = <1>;
  reg = <0x0 0xf0200000 0x0 0x80000 0x0>;
 };

 pmc_ppu1_data_ram: pmc_ppu1_ram@0xf0280000 {
  compatible = "qemu:memory-region";
  container = <&amba>;
  qemu,ram = <1>;
  reg = <0x0 0xf0280000 0x0 0x20000 0x0>;
 };
# 116 "./versal-rams.dtsi"
 lmb_pmc_ppu0: lmb_pmc_ppu0@0 {

  pmc_rom: pmc_rom@0xf0000000 {
   reg = <0x0 0xf0000000 0x0 0x28000 0x1>;
   compatible = "qemu:memory-region";
   container = <&lmb_pmc_ppu0>;
   qemu,ram = <1>;
   read-only;
  };


  pmc_ppu0_ram: ppu0_ram@0xf0060000 {
   reg = <0x0 0xf0060000 0x0 0x8000 0x1>;
   compatible = "qemu:memory-region";
   container = <&lmb_pmc_ppu0>;
   qemu,ram = <1>;
  };
 };
};
# 144 "./versal-rams.dtsi"
&lmb_ddrmc0 {
 ddrmc0_ram_data: ddrmc0_ram_data@0x1c000 { reg = <0x0 0x1c000 0x0 0x04000 0x1>; compatible = "qemu:memory-region"; qemu,ram = <1>; };
 ddrmc0_ram_instr: ddrmc0_ram_instr@0x20000 { reg = <0x0 0x20000 0x0 0x20000 0x1>; compatible = "qemu:memory-region"; qemu,ram = <1>; };
 ddrmc0_ram_exchange: ddrmc0_ram_exchange@0x08000 { reg = <0x0 0x08000 0x0 0x08000 0x1>; compatible = "qemu:memory-region"; qemu,ram = <1>; };
};

&lmb_ddrmc1 {
 ddrmc1_ram_data: ddrmc1_ram_data@0x1c000 { reg = <0x0 0x1c000 0x0 0x04000 0x1>; compatible = "qemu:memory-region"; qemu,ram = <1>; };
 ddrmc1_ram_instr: ddrmc1_ram_instr@0x20000 { reg = <0x0 0x20000 0x0 0x20000 0x1>; compatible = "qemu:memory-region"; qemu,ram = <1>; };
 ddrmc1_ram_exchange: ddrmc1_ram_exchange@0x08000 { reg = <0x0 0x08000 0x0 0x08000 0x1>; compatible = "qemu:memory-region"; qemu,ram = <1>; };
};

&amba_psm {
 psm_ram_instr: psm_ram_instr@0xebc00000 {
  device_type = "memory";
  compatible = "qemu:memory-region";
  qemu,ram = <1>;
  reg = <0x0 0xebc00000 0x0 0x20000 0x1>;
 };

 psm_ram_data: psm_ram_data@0xebc20000 {
  device_type = "memory";
  compatible = "qemu:memory-region";
  qemu,ram = <1>;
  reg = <0x0 0xebc20000 0x0 0x8000 0x1>;
 };
};
# 34 "./versal-pmc.dtsi" 2
# 1 "./versal-pmc-ppu.dtsi" 1
# 30 "./versal-pmc-ppu.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-pmc-ppu.dtsi" 2
# 208 "./versal-pmc-ppu.dtsi"
/ {




 ppu0_mdm_uart@0xf0110000 {
  doc-status = "complete";
  compatible = "xlnx,xps-uartlite";
  reg-extended = <&lmb_pmc_ppu0 0x0 0xf0110000 0x0 0x10 0x1>;
  chardev = "serial0";
 };

 ppu1_mdm_uart@0xf0310000 {
  doc-status = "complete";
  compatible = "xlnx,xps-uartlite";
  reg-extended = <&lmb_pmc_ppu1 0x0 0xf0310000 0x0 0x10 0x1>;
  chardev = "serial1";
 };
};

&lmb_pmc_ppu0 {
 doc-name = "LMB PPU0";
 doc-status = "complete";
 pmc_ppu0_io_module: io-module@00 { doc-status = "complete"; #address-cells = <2>; #size-cells = <1>; #priority-cells = <0>; compatible = "xlnx,iomodule-1.02.a", "syscon", "simple-bus"; container = <&lmb_pmc_ppu0>; priority = <0xffffffff>; xlnx,freq = <0x47868c0>; xlnx,instance = "iomodule_1"; xlnx,io-mask = <0xfffe0000>; xlnx,lmb-awidth = <0x20>; xlnx,lmb-dwidth = <0x20>; xlnx,mask = <0xffffff80>; xlnx,use-io-bus = <0x1>; pmc_ppu0_io_intc: pmc_ppu0_intc@0C { #interrupt-cells = <1>; compatible = "xlnx,io-intc-1.02.a", "xlnx,io_intc"; interrupt-controller ; interrupts-extended = <&pmc_ppu0 0>; reg = <0x0 (0xf0080000 | 0x0C) 0x4 0x0 (0xf0080000 | 0x30) 0x10 0x0 (0xf0080000 | 0x80) 0x7C>; xlnx,intc-addr-width = <0x20>; xlnx,intc-base-vectors = <0x0>; xlnx,intc-has-fast = <0x0>; xlnx,intc-intr-size = <0x10>; xlnx,intc-level-edge = <0x0>; xlnx,intc-positive = <0xffff>; xlnx,intc-use-ext-intr = <0x1>; }; pmc_ppu0_io_gpi1: pmc_ppu0_gpi@20 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpi-1.02.a", "xlnx,io_gpi"; interrupt-parent = <&pmc_ppu0_io_intc>; interrupts = <11>; reg = <0x0 (0xf0080000 | 0x20) 0x4>; xlnx,gpi-interrupt = <0x1>; xlnx,gpi-size = <0x20>; xlnx,use-gpi = <0x1>; }; pmc_ppu0_io_gpi2: pmc_ppu0_gpi@24 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpi-1.02.a", "xlnx,io_gpi"; interrupt-parent = <&pmc_ppu0_io_intc>; interrupts = <12>; reg = <0x0 (0xf0080000 | 0x24) 0x4>; xlnx,gpi-interrupt = <0x1>; xlnx,gpi-size = <0x20>; xlnx,use-gpi = <0x1>; }; pmc_ppu0_io_gpi3: pmc_ppu0_gpi@28 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpi-1.02.a", "xlnx,io_gpi"; interrupt-parent = <&pmc_ppu0_io_intc>; interrupts = <13>; reg = <0x0 (0xf0080000 | 0x28) 0x4>; xlnx,gpi-interrupt = <0x1>; xlnx,gpi-size = <0x20>; xlnx,use-gpi = <0x1>; }; pmc_ppu0_io_gpi4: pmc_ppu0_gpi@2c { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpi-1.02.a", "xlnx,io_gpi"; interrupt-parent = <&pmc_ppu0_io_intc>; interrupts = <14>; reg = <0x0 (0xf0080000 | 0x2c) 0x4>; xlnx,gpi-interrupt = <0x1>; xlnx,gpi-size = <0x20>; xlnx,use-gpi = <0x1>; }; pmc_ppu0_io_gpo1: pmc_ppu0_gpo@10 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpo-1.02.a", "xlnx,io_gpo"; reg = <0x0 (0xf0080000 | 0x10) 0x4>; xlnx,gpo-init = <0x0>; xlnx,gpo-size = <0x9>; xlnx,use-gpo = <0x1>; }; pmc_ppu0_io_gpo2: pmc_ppu0_gpo@14 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpo-1.02.a", "xlnx,io_gpo"; reg = <0x0 (0xf0080000 | 0x14) 0x4>; xlnx,gpo-init = <0x0>; xlnx,gpo-size = <0x20>; xlnx,use-gpo = <0x1>; }; pmc_ppu0_io_gpo3: pmc_ppu0_gpo@18 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpo-1.02.a", "xlnx,io_gpo"; reg = <0x0 (0xf0080000 | 0x18) 0x4>; xlnx,gpo-init = <0x0>; xlnx,gpo-size = <0x20>; xlnx,use-gpo = <0x1>; }; pmc_ppu0_io_gpo4: pmc_ppu0_gpo@1c { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpo-1.02.a", "xlnx,io_gpo"; reg = <0x0 (0xf0080000 | 0x1c) 0x4>; xlnx,gpo-init = <0x0>; xlnx,gpo-size = <0x20>; xlnx,use-gpo = <0x1>; }; pmc_ppu0_io_pit1: pmc_ppu0_pit@40 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&pmc_ppu0_io_intc>; interrupts = <3>; reg = <0x0 (0xf0080000 | 0x40) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpios = <&pmc_ppu0_io_gpo1 1 &pmc_ppu0_io_pit2 0>; gpio-names = "ps_config","ps_hit_in"; gpio-controller; #gpio-cells = <1>; }; pmc_ppu0_io_pit2: pmc_ppu0_pit@50 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&pmc_ppu0_io_intc>; interrupts = <4>; reg = <0x0 (0xf0080000 | 0x50) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpio-controller; #gpio-cells = <1>; }; pmc_ppu0_io_pit3: pmc_ppu0_pit@60 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&pmc_ppu0_io_intc>; interrupts = <5>; reg = <0x0 (0xf0080000 | 0x60) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpios = <&pmc_ppu0_io_gpo1 6 &pmc_ppu0_io_pit4 0>; gpio-names = "ps_config","ps_hit_in"; gpio-controller; #gpio-cells = <1>; }; pmc_ppu0_io_pit4: pmc_ppu0_pit@70 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&pmc_ppu0_io_intc>; interrupts = <6>; reg = <0x0 (0xf0080000 | 0x70) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpio-controller; #gpio-cells = <1>; }; };
};

&lmb_pmc_ppu1 {
 doc-name = "LMB PPU1";
 doc-status = "complete";
 pmc_ppu1_io_module: io-module@00 { doc-status = "complete"; #address-cells = <2>; #size-cells = <1>; #priority-cells = <0>; compatible = "xlnx,iomodule-1.02.a", "syscon", "simple-bus"; container = <&lmb_pmc_ppu1>; priority = <0xffffffff>; xlnx,freq = <0x47868c0>; xlnx,instance = "iomodule_1"; xlnx,io-mask = <0xfffe0000>; xlnx,lmb-awidth = <0x20>; xlnx,lmb-dwidth = <0x20>; xlnx,mask = <0xffffff80>; xlnx,use-io-bus = <0x1>; pmc_ppu1_io_intc: pmc_ppu1_intc@0C { #interrupt-cells = <1>; compatible = "xlnx,io-intc-1.02.a", "xlnx,io_intc"; interrupt-controller ; interrupts-extended = <&pmc_ppu1 0>; reg = <0x0 (0xf0300000 | 0x0C) 0x4 0x0 (0xf0300000 | 0x30) 0x10 0x0 (0xf0300000 | 0x80) 0x7C>; xlnx,intc-addr-width = <0x20>; xlnx,intc-base-vectors = <0x0>; xlnx,intc-has-fast = <0x0>; xlnx,intc-intr-size = <0x10>; xlnx,intc-level-edge = <0x0>; xlnx,intc-positive = <0xffff>; xlnx,intc-use-ext-intr = <0x1>; }; pmc_ppu1_io_gpi1: pmc_ppu1_gpi@20 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpi-1.02.a", "xlnx,io_gpi"; interrupt-parent = <&pmc_ppu1_io_intc>; interrupts = <11>; reg = <0x0 (0xf0300000 | 0x20) 0x4>; xlnx,gpi-interrupt = <0x1>; xlnx,gpi-size = <0x20>; xlnx,use-gpi = <0x1>; }; pmc_ppu1_io_gpi2: pmc_ppu1_gpi@24 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpi-1.02.a", "xlnx,io_gpi"; interrupt-parent = <&pmc_ppu1_io_intc>; interrupts = <12>; reg = <0x0 (0xf0300000 | 0x24) 0x4>; xlnx,gpi-interrupt = <0x1>; xlnx,gpi-size = <0x20>; xlnx,use-gpi = <0x1>; }; pmc_ppu1_io_gpi3: pmc_ppu1_gpi@28 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpi-1.02.a", "xlnx,io_gpi"; interrupt-parent = <&pmc_ppu1_io_intc>; interrupts = <13>; reg = <0x0 (0xf0300000 | 0x28) 0x4>; xlnx,gpi-interrupt = <0x1>; xlnx,gpi-size = <0x20>; xlnx,use-gpi = <0x1>; }; pmc_ppu1_io_gpi4: pmc_ppu1_gpi@2c { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpi-1.02.a", "xlnx,io_gpi"; interrupt-parent = <&pmc_ppu1_io_intc>; interrupts = <14>; reg = <0x0 (0xf0300000 | 0x2c) 0x4>; xlnx,gpi-interrupt = <0x1>; xlnx,gpi-size = <0x20>; xlnx,use-gpi = <0x1>; }; pmc_ppu1_io_gpo1: pmc_ppu1_gpo@10 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpo-1.02.a", "xlnx,io_gpo"; reg = <0x0 (0xf0300000 | 0x10) 0x4>; xlnx,gpo-init = <0x0>; xlnx,gpo-size = <0x9>; xlnx,use-gpo = <0x1>; }; pmc_ppu1_io_gpo2: pmc_ppu1_gpo@14 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpo-1.02.a", "xlnx,io_gpo"; reg = <0x0 (0xf0300000 | 0x14) 0x4>; xlnx,gpo-init = <0x0>; xlnx,gpo-size = <0x20>; xlnx,use-gpo = <0x1>; }; pmc_ppu1_io_gpo3: pmc_ppu1_gpo@18 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpo-1.02.a", "xlnx,io_gpo"; reg = <0x0 (0xf0300000 | 0x18) 0x4>; xlnx,gpo-init = <0x0>; xlnx,gpo-size = <0x20>; xlnx,use-gpo = <0x1>; }; pmc_ppu1_io_gpo4: pmc_ppu1_gpo@1c { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpo-1.02.a", "xlnx,io_gpo"; reg = <0x0 (0xf0300000 | 0x1c) 0x4>; xlnx,gpo-init = <0x0>; xlnx,gpo-size = <0x20>; xlnx,use-gpo = <0x1>; }; pmc_ppu1_io_pit1: pmc_ppu1_pit@40 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&pmc_ppu1_io_intc>; interrupts = <3>; reg = <0x0 (0xf0300000 | 0x40) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpios = <&pmc_ppu1_io_gpo1 1 &pmc_ppu1_io_pit2 0>; gpio-names = "ps_config","ps_hit_in"; gpio-controller; #gpio-cells = <1>; }; pmc_ppu1_io_pit2: pmc_ppu1_pit@50 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&pmc_ppu1_io_intc>; interrupts = <4>; reg = <0x0 (0xf0300000 | 0x50) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpio-controller; #gpio-cells = <1>; }; pmc_ppu1_io_pit3: pmc_ppu1_pit@60 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&pmc_ppu1_io_intc>; interrupts = <5>; reg = <0x0 (0xf0300000 | 0x60) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpios = <&pmc_ppu1_io_gpo1 6 &pmc_ppu1_io_pit4 0>; gpio-names = "ps_config","ps_hit_in"; gpio-controller; #gpio-cells = <1>; }; pmc_ppu1_io_pit4: pmc_ppu1_pit@70 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&pmc_ppu1_io_intc>; interrupts = <6>; reg = <0x0 (0xf0300000 | 0x70) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpio-controller; #gpio-cells = <1>; }; };
};

&amba_pmc_ppu {
 pmc_gic_proxy: pmc_gic_proxy@0 {
  doc-status = "complete";
  #interrupt-cells = <3>;
  interrupt-controller;

  compatible = "xlnx,zynqmp-gicp";
  reg = <0x0 (0xf1110000 + 0x30000) 0x0 0x100 0x0>;
  interrupt-parent = <&pmc_ppu1_io_intc>;
  interrupts = <16>;
 };
};
# 35 "./versal-pmc.dtsi" 2
# 1 "./versal-pmc-iou.dtsi" 1
# 31 "./versal-pmc-iou.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 32 "./versal-pmc-iou.dtsi" 2
# 55 "./versal-pmc-iou.dtsi"
/ {
 lqspi_mr: lqspi_mr@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;
 };

 lospi_mr: lospi_mr@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;
 };
};

&amba_pmc_iou {
 doc-name = "PMC IOU";
 doc-status = "partial";

 pmc_iou_slcr: pmc_iou_slcr@0xf1060000 {
  doc-status = "partial";
  compatible = "xlnx,versal-pmc-iou-slcr";
  reg = <0x0 0xf1060000 0x0 0x1000 0x0>;
  interrupts = <188>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 pmc_iou_slcr_secure: pmc_iou_slcr_secure@0xf1070000 {
  compatible = "xlnx,versal-pmc-iou-slcr-secure";
  reg = <0x0 0xf1070000 0x0 0x10000 0x0>;
  interrupts = <(3000 + 18)>;
  memattr-sd0 = <&sd0_memattr_smid>;
  memattr-write-sd0 = <&sd0_w_memattr_smid>;
  memattr-sd1 = <&sd1_memattr_smid>;
  memattr-write-sd1 = <&sd1_w_memattr_smid>;
  memattr-write-qspi = <&pmc_qspi_dma_w_memattr_smid>;
  memattr-write-ospi = <&ospi_dma_w_memattr_smid>;
 };

 pmc_qspi_dma_0: pmc_qspi_dma@QSPI_DMA {
  doc-status = "complete";
  compatible = "zynqmp,csu-dma";
  interrupts = <183>;
  #stream-id-cells = <0x1>;
  reg = <0x0 (0xf1030000 + 0x800) 0x0 0x800 0x0>;
  dma = <&amba_pmc>;
  memattr = <&pmc_qspi_dma_memattr_smid>;
  memattr-write = <&pmc_qspi_dma_w_memattr_smid>;
  is-dst = <1>;
  reset-gpios = <&pmc_clk_rst 0>;
 };
 pmc_qspi_0: pmc_qspi@0xf1030000 {
  doc-status = "complete";
  #address-cells = <1>;
  #size-cells = <0>;
  #bus-cells = <1>;
  compatible = "xlnx,usmp-gqspi", "cdns,spi-r1p6";
  stream-connected-dma = <&pmc_qspi_dma_0>;
  dma = <&amba_pmc>;
  interrupts = <183>;
  num-ss-bits = <2>;




  reg-extended = <&amba_pmc_iou 0x0 0xf1030000 0x0 0x1000 0x0
                  &lqspi_mr 0x0 0x0 0x0 0x20000000 0x0>;

  speed-hz = <10000000>;
  xlnx,fb-clk = <0x1>;
  xlnx,qspi-clk-freq-hz = <0xbebc200>;
  xlnx,qspi-mode = <0x2>;





  reset-gpios = <&pmc_clk_rst 0>;
 };

 ospi_dma_dst: ospi_dst_dma@0 {
  doc-status = "complete";
  compatible = "zynqmp,csu-dma";
  interrupts = <182>;
  reg = <0x0 (0xf1010000 + 0x1800) 0x0 0x800 0x0>;
  dma = <&amba_pmc>;
  memattr = <&ospi_dma_memattr_smid>;
  memattr-write = <&ospi_dma_w_memattr_smid>;
  is-dst = <1>;
  reset-gpios = <&pmc_clk_rst 1>;
 };
 ospi_dma_src: ospi_src_dma@0 {
  doc-status = "complete";
  compatible = "zynqmp,csu-dma";
  interrupts = <182>;
  reg = <0x0 (0xf1010000 + 0x1000) 0x0 0x800 0x0>;
  dma = <&lospi_mr>;
  memattr = <&ospi_dma_memattr_smid>;
  memattr-write = <&ospi_dma_w_memattr_smid>;
  stream-connected-dma = <&ospi_dma_dst>;
  reset-gpios = <&pmc_clk_rst 1>;
 };
 ospi: spi@0xf1010000 {
  doc-status = "complete";
  #address-cells = <1>;
  #size-cells = <0>;
  #bus-cells = <1>;
  compatible = "xlnx,versal-ospi";
  reg-extended = <&amba_pmc_iou 0x0 0xf1010000 0x0 0x1000 0x0
                  &lospi_mr 0x0 0x0 0x0 0x20000000 0x0>;
  dma-src = <&ospi_dma_src>;
  interrupts = <182>;
  reset-gpios = <&pmc_clk_rst 1>;
  gpios = <&pmc_iou_slcr 3 0>;
 };

 gpio_mr_mux: gpio_mr_mux@0xc0000000 {
  doc-status = "complete";
  compatible = "gpio-mr-mux";
  reg = <0x0 0xc0000000 0x0 0x20000000 0x0>;
  gpios = <&pmc_iou_slcr 2 0
           &pmc_iou_slcr 3 0>;
  mr-size = <0x20000000>;
  mr0 = <&lqspi_mr>;
  mr1 = <&lospi_mr>;
  mr2 = <&lqspi_mr>;
  mr3 = <&lospi_mr>;
 };

 pmc_gpio: pmc_gpio@0xf1020000 {
  #gpio-cells = <1>;
  compatible = "xlnx,zynqmp-gpio";
  gpio-controller;
  interrupts = <180>;
  reg = <0x0 0xf1020000 0x0 0x10000 0x0>;
  reset-gpios = < &pmc_clk_rst 5 >;
 };

 sdhci0: mmc@0xf1040000 {
  doc-status = "complete";
  compatible = "xilinx,zynqmp-sdhci", "generic-sdhci";
  drive-index = <0>;
  reg = <0x0 0xf1040000 0x0 0x10000 0x0>;
  interrupts = <184>;
  dma = <&smmu_tbu0>;
  memattr = <&sd0_memattr_smid>;
  memattr-write = <&sd0_w_memattr_smid>;
  gpios = <&pmc_iou_slcr 0 0>;
  gpio-names = "SLOTTYPE";
  reset-gpios = < &pmc_clk_rst 8 >;
  is-mmc = <0x0>;
  xlnx,has-cd = <0x1>;
  xlnx,has-power = <0x0>;
  xlnx,has-wp = <0x1>;
  xlnx,sdio-clk-freq-hz = <50000000>;
 };

 sdhci1: mmc@0xf1050000 {
  doc-status = "complete";
  compatible = "xilinx,zynqmp-sdhci", "generic-sdhci";
  drive-index = <1>;
  reg = <0x0 0xf1050000 0x0 0x10000 0x0>;
  interrupts = <186>;
  dma = <&smmu_tbu0>;
  memattr = <&sd1_memattr_smid>;
  memattr-write = <&sd1_w_memattr_smid>;
  gpios = <&pmc_iou_slcr 1 0>;
  gpio-names = "SLOTTYPE";
  reset-gpios = < &pmc_clk_rst 3 >;
  is-mmc = <0x0>;
  xlnx,has-cd = <0x1>;
  xlnx,has-power = <0x0>;
  xlnx,has-wp = <0x1>;
  xlnx,sdio-clk-freq-hz = <50000000>;
 };

 pmc_tap: pmc_tap@0xf11a0000 {
  doc-status = "complete";
  doc-comments = "Just a stub.";
  compatible = "xlnx,pmc-tap";
  interrupts-extended = <&pmc_ppu0_io_intc 30>;
  interrupt-names = "sec-dbg-int";
  reg = <0x0 0xf11a0000 0x0 0x80000 0x0>;
 };

 pmc_i2c_wrapper {
# 255 "./versal-pmc-iou.dtsi"
 };
};
# 36 "./versal-pmc.dtsi" 2
# 1 "./versal-pmc-sys.dtsi" 1
# 30 "./versal-pmc-sys.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-pmc-sys.dtsi" 2

&amba_pmc_sys {
 doc-name = "PMC System";
 doc-status = "partial";
 pmc_clk_rst: pmc_clk_rst@0xf1260000 {
  doc-status = "partial";
  compatible = "xlnx,pmc-clk-rst";
  reg = <0x0 0xf1260000 0x0 0x80000 0x0>;
  interrupts = <(3000 + 18)>;
  gpio-controller;
  #gpio-cells = <1>;
 };

 pmc_int: pmc_int@0xf1400000 {
  doc-status = "partial";
  compatible = "xlnx,versal-pmc-int";
  reg = <0x0 0xf1400000
                       0x0 0x300000 0x0>;
  interrupts = <192>;
 };

 pmc_reset_domain@0 {
  compatible = "qemu,reset-device";
  gpios = < &pmc_clk_rst 2 >;
 };

 pmc_global: pmc_global@0xf1110000 {
  doc-status = "partial";
  #gpio-cells = <1>;
  gpio-controller;


  interrupts-extended = <&pmc_ppu1_io_intc 16
           &pmc_ppu1_io_intc 27
           &pmc_ppu1_io_intc 27
           &pmc_ppu1_io_intc 27
           &pmc_ppu1_io_intc 27
           &pmc_ppu1_io_intc 17
           &pmc_ppu1_io_intc 17
           &dummy1 0
           &pmc_ppu0_io_intc 16
           &pmc_ppu0_io_intc 17
           &pmc_ppu0_io_intc 18
           &pmc_ppu0_io_intc 19
           &pmc_ppu0_io_intc 20
           &pmc_ppu0_io_intc 21
           &pmc_ppu0_io_intc 22
           &pmc_ppu0_io_intc 23
           &pmc_ppu0_io_intc 24
           &pmc_ppu0_io_intc 25
           &pmc_ppu0_io_intc 26
           &pmc_ppu0_io_intc 27
           &dummy1 0
           &pmc_ppu0_io_intc 29>;
  reg = <0x0 0xf1110000 0x0 0x50000 0x0>;
  gpios = <&pmc_puf_ctrl 0>;

  bbram = <&pmc_bbram_ctrl>;
  efuse = <&xlnx_pmc_efuse_cache>;

  compatible = "xlnx,pmc_global";
 };
 pmc_err_mng: pmc_err_mng@0xF1130000 {
  compatible = "xlnx,PmcErrMngmnt";
  reg = <0x0 0xF1130000 0x0 0x10000 0x0>;
  interrupts = <(3000 + 18)>;
 };
 pmc_stream_zero: pmc_stream_zero@ {
  compatible = "xlnx,pmc-stream-zero";
  reg = <0x0 (0xf1110000 + 0x518) 0x0 4 0x1>;
  stream-connected-pzm = <&pmc_stream_switch>;
 };
 pmc_analog@0xf1160000 {
  compatible = "xlnx,pmc-analog";
  reg = <0x0 0xf1160000 0x0 0x40000 0x0>;

  interrupts-extended = <&pmc_gic_proxy
     0 159 0>;
  tamper-sink = <&pmc_global>;
 };
 pmc_sysmon@0xf1270000 {
  compatible = "xlnx,pmc-sysmon";
  reg = <0x0 0xf1270000 0x0 0x30000 0x0>;
  interrupts = <202
         203>;
  reset-gpios = <&pmc_clk_rst 21>;

  efuse = <&xlnx_pmc_efuse_cache>;
  ams-sat0 = <&pmc_ams_sat0>;
  ams-sat1 = <&pmc_ams_sat1>;
  tamper-sink = <&pmc_global>;
 };
 pmc_ams_sat0: pmc_ams_sat@0 {
  compatible = "xlnx,ams-sat";
  reg = <0x0 (0xf1270000 + 0x10000) 0x0 0x00010000 0x1>;
 };
 pmc_ams_sat1: pmc_ams_sat@1 {
  compatible = "xlnx,ams-sat";
  reg = <0x0 (0xf1270000 + 0x20000) 0x0 0x00010000 0x1>;
 };
 pmc_global_tamper: versal_pmc_tamper@ {
  compatible = "xlnx,pmc_tamper";
  reg-extended = <&amba_pmc_sys 0x0 0xF1110530 0x0 0x38 0x1
    &lmb_pmc_ppu0 0x0 0xF0041100 0x0 0x38 0x2>;
 };
};
# 37 "./versal-pmc.dtsi" 2
# 1 "./versal-pmc-sec.dtsi" 1
# 30 "./versal-pmc-sec.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-pmc-sec.dtsi" 2

&amba_pmc_sec {
 doc-name = "PMC Secure";
 doc-status = "in-progress";
 qemu-fdt-abort-on-error = "Unable to create PMC security models. Cannot continue.\nTry installing libgcrypt.";

 trng@0xf1230000 {
  doc-status = "complete";
  compatible = "xlnx,versal-trng";
  reg = <0x0 0xf1230000 0x0 0x1000 0x0>;
  interrupts = <199>;
 };

 pmc_dma0_src: pmc_dma0_src@0 {
  doc-status = "complete";
  compatible = "zynqmp,csu-dma";
  stream-connected-dma0 = <&pmc_stream_switch> ;
  reg = <0x0 0xf11c0000 0x0 0x800 0x0>;
  dma = <&amba_pmc>;
  memattr = <&pmc_dma0_memattr>;
  dma-width = <16>;
  interrupts = <190>;
  reset-gpios = <&pmc_clk_rst 19>;
 };
 pmc_dma0_dst: pmc_dma0_dst@0 {
  doc-status = "complete";
  compatible = "zynqmp,csu-dma";
  reg = <0x0 (0xf11c0000 + 0x800) 0x0 0x800 0x0>;
  dma = <&amba_pmc>;
  memattr = <&pmc_dma0_memattr>;
  is-dst = <1>;
  dma-width = <16>;
  interrupts = <190>;
  reset-gpios = <&pmc_clk_rst 19>;
 };
 pmc_dma1_src: pmc_dma1_src@0 {
  doc-status = "complete";
  compatible = "zynqmp,csu-dma";
  stream-connected-dma1 = <&pmc_stream_switch> ;
  reg = <0x0 0xf11d0000 0x0 0x800 0x0>;
  dma = <&amba_pmc>;
  memattr = <&pmc_dma1_memattr>;
  dma-width = <16>;
  interrupts = <191>;
  reset-gpios = <&pmc_clk_rst 20>;
 };
 pmc_dma1_dst: pmc_dma1_dst@0 {
  doc-status = "complete";
  compatible = "zynqmp,csu-dma";
  reg = <0x0 (0xf11d0000 + 0x800) 0x0 0x800 0x0>;
  dma = <&amba_pmc>;
  memattr = <&pmc_dma1_memattr>;
  is-dst = <1>;
  dma-width = <16>;
  interrupts = <191>;
  reset-gpios = <&pmc_clk_rst 20>;
 };
 pmc_stream_switch: pmc_stream_switch@0 {
  doc-status = "complete";
  compatible = "versal,pmc-sss";
  reg-extended = <&amba_pmc_sys 0x0 (0xf1110000 + 0x500) 0x0 0x4 0x1>;
  stream-connected-dma0 = <&pmc_dma0_dst>;
  stream-connected-dma1 = <&pmc_dma1_dst>;
  stream-connected-aes = <&pmc_aes>;
  stream-connected-sha = <&pmc_sha3>;
  stream-connected-sbi = <&pmc_sbi>;
 };

 pmc_sha3: pmc_sha@0xf1210000 {
  doc-status = "complete";
  compatible = "zynqmp,csu-sha3";
  reg = <0x0 0xf1210000 0x0 0x100 0x0>;
  interrupts = <197>;
 };

 pmc_aes: pmc_aes@0xf11e0000 {
  doc-status = "in-progress";
  #gpio-cells = <1>;
  gpio-controller;
  compatible = "xlnx,versal-aes";
  stream-connected-aes = <&pmc_stream_switch> ;
  reg = <0x0 0xf11e0000 0x0 0x100 0x0>;
  interrupts = <194>;

  gpios = <&xlnx_aes 0
    &xlnx_aes 1>;
  gpio-names = "busy", "done";
  aes-core = <&xlnx_aes>;
  xlnx_aes: xlnx_aes@0 {
   #gpio-cells = <1>;
   compatible = "xlnx-aes";
   gpios = <&pmc_aes 0>;
   gpio-names = "reset";
  };
 };

 pmc_rsa: pmc_rsa@0xf1200000 {
  doc-status = "complete";
  compatible = "xlnx,versal-ecdsa-rsa";
  reg = < 0x0 0xf1200000 0x0 0x6c 0x0>;
  interrupts = <195>;
 };

 xlnx_pmc_efuse_cache: xlnx_pmc_efuse_cache@0xf1250000 {
  doc-status = "complete";

  compatible = "xlnx,pmx_efuse_cache";



  reg = <0x0 0xf1250000 0x0 0x10000 0x0>;
  efuse = <&xlnx_efuse>;
 };

 pmc_puf_ctrl: pmc_puf_ctrl@0 {
  compatible = "xlnx,versal-puf-ctrl";
  zynqmp-aes-key-sink-puf = <&pmc_aes>;
  efuse = <&xlnx_efuse>;
  reg = <0x0 (0xf1110000 + 0x40000) 0x0 0x10000 0x0>;
  #gpio-cells = <1>;
  gpio-controller;
 };

 pmc_efuse: pmc_efuse@0xf1240000 {
  doc-status = "complete";

  compatible = "xlnx,pmx_efuse_ctrl";



  #gpio-cells = <2>;
  zynqmp-aes-key-sink-efuses = <&pmc_aes>;
  zynqmp-aes-key-sink-efuses-user0 = <&pmc_aes>;
  zynqmp-aes-key-sink-efuses-user1 = <&pmc_aes>;
  reg = <0x0 0xf1240000 0x0 0x10000 0x0>;
  interrupts = <196>;
  efuse = <&xlnx_efuse>;

  xlnx_efuse: xlnx_efuse@0 {
   doc-ignore = <1>;
   compatible = "xlnx,efuse";
   efuse-nr = <3>;
   efuse-size = <8192>;
  };
 };

 pmc_bbram_ctrl: pmc_bbram@0xf11f0000 {
  doc-status = "partial";
  doc-limitations = "Missing AES key connections.";
  compatible = "xlnx,bbram-ctrl";
  reg = <0x0 0xf11f0000 0x0 0x10000 0x0>;
  interrupts = <(3000 + 18)>;
  zynqmp-aes-key-sink-bbram = <&pmc_aes>;
  crc-zpads = <0>;
 };
 pmc_sbi: pmc_sbi@0xf1220000 {
  doc-status = "complete";
  compatible = "pmc,slave-boot";
  reg = <0x0 0xf1220000 0x0 0x10000 0x0
         0x0 0xf2100000 0x0 0x10000 0x0>;
  interrupts = <193>;
  stream-connected-sbi = <&pmc_stream_switch>;
  reset-gpios = <&pmc_clk_rst 18>;
 };

};
# 38 "./versal-pmc.dtsi" 2
# 1 "./versal-pmc-npi.dtsi" 1
# 30 "./versal-pmc-npi.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-pmc-npi.dtsi" 2
# 168 "./versal-pmc-npi.dtsi"
&amba_pmc_pl {
 noc_npi_nir: noc_npi_nir@0xf6000000 {
  compatible="xlnx.npi-nir";
  reg = <0x0 0xf6000000 0x0 0x10000 0x1>;
 };
# 184 "./versal-pmc-npi.dtsi"
 npi_ddrmc_ub0: npi_ddrmc_ub0@0xf67c0000 { doc-limitations = "Only the uB rst is supported"; compatible = "xlnx,ddrmc5_ub"; reg = <0x0 0xf67c0000 0x0 0x40000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; #gpio-cells = <1>; gpio-controller; };
 npi_ddrmc_main0: npi_ddrmc_main0@0xf6790000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-main"; reg = <0x0 0xf6790000 0x0 0x10000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; };
 npi_ddrmc_noc0: npi_ddrmc_noc0@0xf67a0000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-noc"; reg = <0x0 0xf67a0000 0x0 0x20000 0xffffffff>; reset-gpios = <&pmc_clk_rst 15 >; };


 npi_ddrmc_ub1: npi_ddrmc_ub1@0xf68b0000 { doc-limitations = "Only the uB rst is supported"; compatible = "xlnx,ddrmc5_ub"; reg = <0x0 0xf68b0000 0x0 0x40000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; #gpio-cells = <1>; gpio-controller; };
 npi_ddrmc_main1: npi_ddrmc_main1@0xf6880000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-main"; reg = <0x0 0xf6880000 0x0 0x10000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; };
 npi_ddrmc_noc1: npi_ddrmc_noc1@0xf6890000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-noc"; reg = <0x0 0xf6890000 0x0 0x20000 0xffffffff>; reset-gpios = <&pmc_clk_rst 15 >; };


 npi_ddrmc_ub2: npi_ddrmc_ub2@0xf6dc0000 { doc-limitations = "Only the uB rst is supported"; compatible = "xlnx,ddrmc5_ub"; reg = <0x0 0xf6dc0000 0x0 0x40000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; #gpio-cells = <1>; gpio-controller; };
 npi_ddrmc_main2: npi_ddrmc_main2@0xf6d90000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-main"; reg = <0x0 0xf6d90000 0x0 0x10000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; };
 npi_ddrmc_noc2: npi_ddrmc_noc2@0xf6da0000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-noc"; reg = <0x0 0xf6da0000 0x0 0x20000 0xffffffff>; reset-gpios = <&pmc_clk_rst 15 >; };


 npi_ddrmc_ub3: npi_ddrmc_ub3@0xf6eb0000 { doc-limitations = "Only the uB rst is supported"; compatible = "xlnx,ddrmc5_ub"; reg = <0x0 0xf6eb0000 0x0 0x40000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; #gpio-cells = <1>; gpio-controller; };
 npi_ddrmc_main3: npi_ddrmc_main3@0xf6e80000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-main"; reg = <0x0 0xf6e80000 0x0 0x10000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; };
 npi_ddrmc_noc3: npi_ddrmc_noc3@0xf6e90000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-noc"; reg = <0x0 0xf6e90000 0x0 0x20000 0xffffffff>; reset-gpios = <&pmc_clk_rst 15 >; };




 npi_ddrmc_xmpu0: npi_ddrmc_xmpu0@0xf67a0000 { compatible = "xlnx,versal-ddrmc-xmpu"; reg-extended = < &amba_pmc_pl 0x0 (0xf67a0000 + 0x10000) 0x0 0x10000 0x1 &amba 0x0 0x0 0x0 0x80000000 0x0 >; protected-mr = <&ddr>; mr-0 = <&amba>; protected-base = <0x0>; };
# 226 "./versal-pmc-npi.dtsi"
 noc_npi_devs: noc_npi_devs@0 {
  compatible="xlnx,noc-npi-dev";
  reg = <0x0 0xF6000000 0x0 0x2000000 0x0>;
 };

};
# 39 "./versal-pmc.dtsi" 2
# 1 "./versal-pmc-pl.dtsi" 1
# 30 "./versal-pmc-pl.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-pmc-pl.dtsi" 2

&amba_pmc_pl {
 doc-name = "PMC PL";
 doc-status = "partial";

 cfu: cfu@0xf12b0000 {
  doc-status = "partial";
  doc-comments = "Stub";
  doc-limitations = "No way to extract CFRAME data.";

  compatible = "xlnx,versal-cfu";
  reg = <0x0 0xf12b0000 0x0 0x1000 0x0
         0x0 0xf12c0000 0x0 0x1000 0x0
         0x0 0xf1f80000 0x0 0x40000 0x0>;
  interrupts = <178>;
  chardev = "pmc-cfu";
  dma = <&amba_pmc>;
  cframe0 = <&cframe0_reg>;
  cframe1 = <&cframe1_reg>;
  cframe2 = <&cframe2_reg>;
  cframe3 = <&cframe3_reg>;
  cframe4 = <&cframe4_reg>;
  cframe5 = <&cframe5_reg>;
  cframe6 = <&cframe6_reg>;
  cframe7 = <&cframe7_reg>;
  cframe8 = <&cframe8_reg>;
  cframe9 = <&cframe9_reg>;
  cframe10 = <&cframe10_reg>;
  cframe11 = <&cframe11_reg>;
  cframe12 = <&cframe12_reg>;
  cframe13 = <&cframe13_reg>;
  cframe14 = <&cframe14_reg>;
 };
 cfu_fdro: cfu_fdro@0xf12c2000 {
  compatible = "xlnx,versal-cfu-fdro";
  reg = <0x0 0xf12c2000 0x0 0x1000 0x0>;
 };
 cfu_sfr: cfu_sfr@0xf12c1000 {
  compatible = "xlnx,versal-cfu-sfr";
  reg = <0x0 0xf12c1000 0x0 0x1000 0x0>;
  cfu = <&cfu>;
 };
 cframe0_reg: cframe0_reg@0xf12d0000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12d0000 0x0 0x1000 0x0
         0x0 0xf12d1000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
  blktype0-frames = <34111>;
  blktype1-frames = <3528>;
  blktype2-frames = <12800>;
  blktype3-frames = <11>;
  blktype4-frames = <5>;
  blktype5-frames = <1>;
  blktype6-frames = <1>;
 };
 cframe1_reg: cframe1_reg@0xf12d2000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12d2000 0x0 0x1000 0x0
         0x0 0xf12d3000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
  blktype0-frames = <38498>;
  blktype1-frames = <3841>;
  blktype2-frames = <15361>;
  blktype3-frames = <13>;
  blktype4-frames = <7>;
  blktype5-frames = <3>;
  blktype6-frames = <1>;
 };
 cframe2_reg: cframe2_reg@0xf12d4000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12d4000 0x0 0x1000 0x0
         0x0 0xf12d5000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
  blktype0-frames = <38498>;
  blktype1-frames = <3841>;
  blktype2-frames = <15361>;
  blktype3-frames = <13>;
  blktype4-frames = <7>;
  blktype5-frames = <3>;
  blktype6-frames = <1>;
 };
 cframe3_reg: cframe3_reg@0xf12d6000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12d6000 0x0 0x1000 0x0
         0x0 0xf12d7000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
  blktype0-frames = <38498>;
  blktype1-frames = <3841>;
  blktype2-frames = <15361>;
  blktype3-frames = <13>;
  blktype4-frames = <7>;
  blktype5-frames = <3>;
  blktype6-frames = <1>;
 };
 cframe4_reg: cframe4_reg@0xf12d8000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12d8000 0x0 0x1000 0x0
         0x0 0xf12d9000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
 };
 cframe5_reg: cframe5_reg@0xf12da000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12da000 0x0 0x1000 0x0
         0x0 0xf12db000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
 };
 cframe6_reg: cframe6_reg@0xf12dc000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12dc000 0x0 0x1000 0x0
         0x0 0xf12dd000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
 };
 cframe7_reg: cframe7_reg@0xf12de000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12de000 0x0 0x1000 0x0
         0x0 0xf12df000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
 };
 cframe8_reg: cframe8_reg@0xf12e0000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12e0000 0x0 0x1000 0x0
         0x0 0xf12e1000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
 };
 cframe9_reg: cframe9_reg@0xf12e2000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12e2000 0x0 0x1000 0x0
         0x0 0xf12e3000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
 };
 cframe10_reg: cframe10_reg@0xf12e4000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12e4000 0x0 0x1000 0x0
         0x0 0xf12e5000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
 };
 cframe11_reg: cframe11_reg@0xf12e6000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12e6000 0x0 0x1000 0x0
         0x0 0xf12e7000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
 };
 cframe12_reg: cframe12_reg@0xf12e8000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12e8000 0x0 0x1000 0x0
         0x0 0xf12e9000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
 };
 cframe13_reg: cframe13_reg@0xf12ea000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12ea000 0x0 0x1000 0x0
         0x0 0xf12eb000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
 };
 cframe14_reg: cframe14_reg@0xf12ec000 {
  compatible = "xlnx.cframe_reg";
  reg = <0x0 0xf12ec000 0x0 0x1000 0x0
         0x0 0xf12ed000 0x0 0x1000 0x0>;
  interrupts = <179>;
  cfu-fdro = <&cfu_fdro>;
 };
 cframe_bcast_reg: cframe_bcast_reg@0xf12ee000 {
  compatible = "xlnx.cframe-bcast-reg";
  reg = <0x0 0xf12ee000 0x0 0x1000 0x0
         0x0 0xf12ef000 0x0 0x1000 0x0>;
  cframe0 = <&cframe0_reg>;
  cframe1 = <&cframe1_reg>;
  cframe2 = <&cframe2_reg>;
  cframe3 = <&cframe3_reg>;
  cframe4 = <&cframe4_reg>;
  cframe5 = <&cframe5_reg>;
  cframe6 = <&cframe6_reg>;
  cframe7 = <&cframe7_reg>;
  cframe8 = <&cframe8_reg>;
  cframe9 = <&cframe9_reg>;
  cframe10 = <&cframe10_reg>;
  cframe11 = <&cframe11_reg>;
  cframe12 = <&cframe12_reg>;
  cframe13 = <&cframe13_reg>;
  cframe14 = <&cframe14_reg>;
 };
};
# 40 "./versal-pmc.dtsi" 2
# 1 "./versal-pmc-bat.dtsi" 1
# 30 "./versal-pmc-bat.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-pmc-bat.dtsi" 2

&amba_pmc_bat {
 doc-name = "PMC BAT";
 doc-status = "partial";

 rtc: rtc@0xf12a0000 {
  doc-status = "complete";
  doc-comments = "Versal PMC RTC";
  compatible = "xlnx,zynqmp-rtc";
  interrupts = <(3000 + 18) 200 201>;
  reg = <0x0 0xf12a0000 0x0 0x10000 0x0>;
                xlnx,version="2.0.0";
 };
};
# 41 "./versal-pmc.dtsi" 2
# 72 "./board-versal-ps-virt.dts" 2
# 1 "./versal-psm.dtsi" 1
# 30 "./versal-psm.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-psm.dtsi" 2
# 127 "./versal-psm.dtsi"
/ {
 lmb_psm: lmb_psm@0 {
  doc-name = "LMB PPU0";
  doc-status = "in-progress";
  psm_0_io_module: io-module@00 { doc-status = "complete"; #address-cells = <2>; #size-cells = <1>; #priority-cells = <0>; compatible = "simple-bus"; container = <&lmb_psm>; priority = <0xffffffff>; psm0_io_intc: psm0_intc@0C { #interrupt-cells = <1>; compatible = "xlnx,io-intc-1.02.a", "xlnx,io_intc"; interrupt-controller ; interrupts-extended = <&psm0 0>; reg = <0x0 (0xebc80000 | 0x0C) 0x4 0x0 (0xebc80000 | 0x30) 0x10 0x0 (0xebc80000 | 0x80) 0x7C>; xlnx,intc-addr-width = <0x20>; xlnx,intc-base-vectors = <0x0>; xlnx,intc-has-fast = <0x0>; xlnx,intc-intr-size = <0x10>; xlnx,intc-level-edge = <0x0>; xlnx,intc-positive = <0xffff>; xlnx,intc-use-ext-intr = <0x1>; }; psm0_io_gpo1: psm0_gpo@10 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpo-1.02.a", "xlnx,io_gpo"; reg = <0x0 (0xebc80000 | 0x10) 0x4>; xlnx,gpo-init = <0x0>; xlnx,gpo-size = <0x3>; xlnx,use-gpo = <0x1>; }; psm0_io_pit1: psm0_pit@40 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&psm0_io_intc>; interrupts = <3>; reg = <0x0 (0xebc80000 | 0x40) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpios = <&psm0_io_gpo1 1 &psm0_io_pit2 0>; gpio-names = "ps_config","ps_hit_in"; gpio-controller; #gpio-cells = <1>; }; psm0_io_pit2: psm0_pit@50 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&psm0_io_intc>; interrupts = <4>; reg = <0x0 (0xebc80000 | 0x50) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpio-controller; #gpio-cells = <1>; }; psm0_io_pit3: psm0_pit@60 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&psm0_io_intc>; interrupts = <5>; reg = <0x0 (0xebc80000 | 0x60) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpios = <&psm0_io_gpo1 6 &psm0_io_pit4 0>; gpio-names = "ps_config","ps_hit_in"; gpio-controller; #gpio-cells = <1>; }; psm0_io_pit4: psm0_pit@70 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&psm0_io_intc>; interrupts = <6>; reg = <0x0 (0xebc80000 | 0x70) 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpio-controller; #gpio-cells = <1>; }; };

  psm_local: psm_local_reg@0xebc88000 {
   gpio-controller;
   #gpio-cells = <1>;
   compatible = "xlnx,psm-local-reg";
   reg = <0x0 0xebc88000 0x0 0x8000 0x0>;
# 147 "./versal-psm.dtsi"
  };
 };
};

&amba_psm {
 psm_gic_proxy: psm_gic_proxy@0 {
  doc-status = "complete";
  #interrupt-cells = <3>;
  interrupt-controller;

  compatible = "xlnx,zynqmp-gicp";
  reg = <0x0 (0xebc90000 + 0x2000) 0x0 0x100 0x0>;
  interrupt-parent = <&psm0_io_intc>;
  interrupts = <22>;
 };

 psm_global: psm_global_reg@0xebc90000 {
  compatible = "xlnx,psm-global-reg";
  reg = <0x0 0xebc90000 0x0 0xf000 0x0>;
  interrupt-parent = <&psm0_io_intc>;
  interrupts = <28 30
    26 27
    31 24>;
  #gpio-cells = <1>;
  gpios = < &psm_local 32 &psm_local 33
     &psm_local 34 &psm_local 35
     &psm_local 36 &psm_local 37
     &psm_local 38 &psm_local 39
     &psm_local 40 &psm_local 41
     &psm_local 42 &psm_local 43
     &psm_local 44 &psm_local 45
     &psm_local 46 &psm_local 47
     &psm_local 48 &psm_local 49
     &psm_local 50 &psm_local 51
     &psm_local 52 &psm_local 53
     &psm_local 54 &psm_local 55
     &psm_local 56 &psm_local 57
     &psm_local 58 &psm_local 59
     &psm_local 60 &psm_local 61
     &psm_local 62 &psm_local 63

     &psm_local 64 &psm_local 65
     &psm_local 66 &psm_local 67
     &psm_local 68 &psm_local 69
     &psm_local 70 &psm_local 71
     &psm_local 72 &psm_local 73
     &psm_local 74 &psm_local 75
     &psm_local 76 &psm_local 77
     &psm_local 78 &psm_local 79
     &psm_local 80 &psm_local 81
     &psm_local 82 &psm_local 83
     &psm_local 84 &psm_local 85
     &psm_local 86 &psm_local 87
     &psm_local 88 &psm_local 89
     &psm_local 90 &psm_local 91
     &psm_local 92 &psm_local 93
     &psm_local 94 &psm_local 95
     &psm_local 96 &psm_local 97
     &psm_local 98 &psm_local 99
     &rpu_ctrl 8 &rpu_ctrl 9
   >;
 };

 psm_err_mng: psm_err_mng@0xebc90000 {
  compatible = "xlnx,psm-err-mng";
  reg = <0x0 (0xebc90000 + 0x1000) 0x0 0x100 0>;
 };
};
# 73 "./board-versal-ps-virt.dts" 2
# 1 "./versal-ddrmc.dtsi" 1
# 30 "./versal-ddrmc.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-ddrmc.dtsi" 2
# 127 "./versal-ddrmc.dtsi"
&lmb_ddrmc0 {
 doc-name = "LMB DDRMC0";
 doc-status = "partial";

 ddrmc_0_io_module: io-module@00 { doc-status = "complete"; #address-cells = <2>; #size-cells = <1>; #priority-cells = <0>; compatible = "simple-bus"; container = <&lmb_ddrmc0>; priority = <0xffffffff>; ddrmc0_io_intc: ddrmc0_intc@0C { #interrupt-cells = <1>; compatible = "xlnx,io-intc-1.02.a", "xlnx,io_intc"; interrupt-controller ; interrupts-extended = <&ddrmc_ub0 0>; reg = <0x0 0x0001b00C 0x4 0x0 0x0001b030 0x10 0x0 0x0001b080 0x7C>; xlnx,intc-addr-width = <0x20>; xlnx,intc-base-vectors = <0x0>; xlnx,intc-has-fast = <0x0>; xlnx,intc-intr-size = <0x10>; xlnx,intc-level-edge = <0x0>; xlnx,intc-positive = <0xffff>; xlnx,intc-use-ext-intr = <0x1>; }; ddrmc0_io_gpo1: ddrmc0_gpo@10 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,io-gpo-1.02.a", "xlnx,io_gpo"; reg = <0x0 0x0001b010 0x4>; xlnx,gpo-init = <0x0>; xlnx,gpo-size = <0x3>; xlnx,use-gpo = <0x1>; }; ddrmc0_io_pit1: ddrmc0_pit@40 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&ddrmc0_io_intc>; interrupts = <3>; reg = <0x0 0x0001b040 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpios = <&ddrmc0_io_gpo1 1 &ddrmc0_io_pit2 0>; gpio-names = "ps_config","ps_hit_in"; gpio-controller; #gpio-cells = <1>; }; ddrmc0_io_pit2: ddrmc0_pit@50 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&ddrmc0_io_intc>; interrupts = <4>; reg = <0x0 0x0001b050 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpio-controller; #gpio-cells = <1>; }; ddrmc0_io_pit3: ddrmc0_pit@60 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&ddrmc0_io_intc>; interrupts = <5>; reg = <0x0 0x0001b060 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpios = <&ddrmc0_io_gpo1 6 &ddrmc0_io_pit4 0>; gpio-names = "ps_config","ps_hit_in"; gpio-controller; #gpio-cells = <1>; }; ddrmc0_io_pit4: ddrmc0_pit@70 { compatible = "xlnx,io-pit-1.02.a", "xlnx,io_pit"; interrupt-parent = <&ddrmc0_io_intc>; interrupts = <6>; reg = <0x0 0x0001b070 0xc>; xlnx,pit-interrupt = <0x1>; xlnx,pit-prescaler = <0x9>; xlnx,pit-readable = <0x1>; xlnx,pit-size = <0x20>; xlnx,use-pit = <0x1>; frequency = <460000000>; gpio-controller; #gpio-cells = <1>; }; };

 ddrmc_uart0: ddrmc_uart0@0 {
  compatible = "xlnx,io_uart";
  reg = <0x0 0x0001b000 0xC 0x0001b04c 0x4>;
  xlnx,use-uart-rx = <0x1>;
  xlnx,use-uart-tx = <0x1>;
  chardev = "ddrmc-uart0", "serial1";
 };

 alias_npi_ddrmc_main {
  compatible = "qemu:memory-region";
  alias = <&npi_ddrmc_main0>;
  reg = <0x0 0x0 0x0 0x08000 0x0>;
 };
};
# 74 "./board-versal-ps-virt.dts" 2

# 1 "./versal-psx-apu.dtsi" 1
# 31 "./versal-psx-apu.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 32 "./versal-psx-apu.dtsi" 2
# 1 "include/versal/apu.dtsh" 1
# 33 "./versal-psx-apu.dtsi" 2
# 75 "./versal-psx-apu.dtsi"
/ {
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: apu_cpu@0 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <0>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 0"; #interrupt-cells = <1>; reset-gpios = <&crf (0 % 16)>; gpios = < &psm_global (67 + 0) >; gpio-names = "wfi"; power-gpios = < &psm_local 0 >; };
  cpu1: apu_cpu@1 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <1>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 1"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (1 % 16)>; gpios = < &psm_global (67 + 1) >; gpio-names = "wfi"; power-gpios = < &psm_local 1 >; };
  cpu2: apu_cpu@2 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <2>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 2"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (2 % 16)>; gpios = < &psm_global (67 + 2) >; gpio-names = "wfi"; power-gpios = < &psm_local 2 >; };
  cpu3: apu_cpu@3 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <3>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 3"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (3 % 16)>; gpios = < &psm_global (67 + 3) >; gpio-names = "wfi"; power-gpios = < &psm_local 3 >; };
  cpu4: apu_cpu@4 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <4>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 4"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (4 % 16)>; gpios = < &psm_global (67 + 4) >; gpio-names = "wfi"; power-gpios = < &psm_local 4 >; };
  cpu5: apu_cpu@5 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <5>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 5"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (5 % 16)>; gpios = < &psm_global (67 + 5) >; gpio-names = "wfi"; power-gpios = < &psm_local 5 >; };
  cpu6: apu_cpu@6 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <6>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 6"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (6 % 16)>; gpios = < &psm_global (67 + 6) >; gpio-names = "wfi"; power-gpios = < &psm_local 6 >; };
  cpu7: apu_cpu@7 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <7>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 7"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (7 % 16)>; gpios = < &psm_global (67 + 7) >; gpio-names = "wfi"; power-gpios = < &psm_local 7 >; };

  cpu8: apu_cpu@8 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <8>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 8"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (8 % 16)>; gpios = < &psm_global (67 + 8) >; gpio-names = "wfi"; power-gpios = < &psm_local 8 >; };
  cpu9: apu_cpu@9 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <9>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 9"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (9 % 16)>; gpios = < &psm_global (67 + 9) >; gpio-names = "wfi"; power-gpios = < &psm_local 9 >; };
  cpu10: apu_cpu@10 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <10>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 10"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (10 % 16)>; gpios = < &psm_global (67 + 10) >; gpio-names = "wfi"; power-gpios = < &psm_local 10 >; };
  cpu11: apu_cpu@11 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <11>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 11"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (11 % 16)>; gpios = < &psm_global (67 + 11) >; gpio-names = "wfi"; power-gpios = < &psm_local 11 >; };
  cpu12: apu_cpu@12 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <12>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 12"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (12 % 16)>; gpios = < &psm_global (67 + 12) >; gpio-names = "wfi"; power-gpios = < &psm_local 12 >; };
  cpu13: apu_cpu@13 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <13>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 13"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (13 % 16)>; gpios = < &psm_global (67 + 13) >; gpio-names = "wfi"; power-gpios = < &psm_local 13 >; };
  cpu14: apu_cpu@14 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <14>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 14"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (14 % 16)>; gpios = < &psm_global (67 + 14) >; gpio-names = "wfi"; power-gpios = < &psm_local 14 >; };
  cpu15: apu_cpu@15 { compatible = "cortex-a78-arm-cpu"; device_type = "cpu"; arm,ccsidr0 = <0x701fe00a>; arm,ccsidr1 = <0x201fe012>; reg = <15>; core-count = <4>; arm,reset-hivecs = <1>; arm,rvbar = <0xffff0000>; arm,reset-cbar = <0xe2060000>; mr = <&amba_apu>; memory = <&amba_apu>; qemu,halt = <0x1>; gdb-id = "Cortex-A78 15"; #interrupt-cells = <1>; direct-lnx-start-powered-off = <1>; start-powered-off = <0>; reset-gpios = <&crf (15 % 16)>; gpios = < &psm_global (67 + 15) >; gpio-names = "wfi"; power-gpios = < &psm_local 15 >; };
# 116 "./versal-psx-apu.dtsi"
 };

 amba_apu: amba_apu@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges ;

  downstream_amba {
   compatible = "qemu:memory-region";
   alias = <&amba>;

   reg = <0x0 0x0 0xffffffff 0xffffffff 0xffffffff >;
  };

  timer: timer {
   compatible = "arm,armv8-timer";
   interrupt-parent = <&gic>;
   interrupts = <0x01000001 13 0xffffff01>,
         <0x01000001 14 0xffffff01>,
         <0x01000001 11 0xffffff01>,
         <0x01000001 10 0xffffff01>;
   clock-frequency = <100000000>;
  };
 };

 amba_apu_gic: amba_apu_gic@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges ;
  container = <&amba>;
  priority = <0xFFFFFFFF>;
  gic: interrupt-controller@0xe2000000 {
   #address-cells = <0>;
   #size-cells = <0>;
   #interrupt-cells = <3>;

   compatible = "arm-gicv3";
   reg = < 0x0 0xe2000000 0x0 0x10000 0
    0x0 0xe2060000 0x0 0x400000 0>;
   interrupt-controller ;
   interrupts-extended =

    <&cpu0 0>,
    <&cpu1 0>,
    <&cpu2 0>,
    <&cpu3 0>,
    <&cpu4 0>,
    <&cpu5 0>,
    <&cpu6 0>,
    <&cpu7 0>,

    <&cpu8 0>,
    <&cpu9 0>,
    <&cpu10 0>,
    <&cpu11 0>,
    <&cpu12 0>,
    <&cpu13 0>,
    <&cpu14 0>,
    <&cpu15 0>,
# 200 "./versal-psx-apu.dtsi"
    <&cpu0 1>,
    <&cpu1 1>,
    <&cpu2 1>,
    <&cpu3 1>,
    <&cpu4 1>,
    <&cpu5 1>,
    <&cpu6 1>,
    <&cpu7 1>,

    <&cpu8 1>,
    <&cpu9 1>,
    <&cpu10 1>,
    <&cpu11 1>,
    <&cpu12 1>,
    <&cpu13 1>,
    <&cpu14 1>,
    <&cpu15 1>,
# 238 "./versal-psx-apu.dtsi"
    <&cpu0 2>,
    <&cpu1 2>,
    <&cpu2 2>,
    <&cpu3 2>,
    <&cpu4 2>,
    <&cpu5 2>,
    <&cpu6 2>,
    <&cpu7 2>,

    <&cpu8 2>,
    <&cpu9 2>,
    <&cpu10 2>,
    <&cpu11 2>,
    <&cpu12 2>,
    <&cpu13 2>,
    <&cpu14 2>,
    <&cpu15 2>,
# 276 "./versal-psx-apu.dtsi"
    <&cpu0 3>,
    <&cpu1 3>,
    <&cpu2 3>,
    <&cpu3 3>,
    <&cpu4 3>,
    <&cpu5 3>,
    <&cpu6 3>,
    <&cpu7 3>,

    <&cpu8 3>,
    <&cpu9 3>,
    <&cpu10 3>,
    <&cpu11 3>,
    <&cpu12 3>,
    <&cpu13 3>,
    <&cpu14 3>,
    <&cpu15 3>,
# 313 "./versal-psx-apu.dtsi"
    <&gic 0x1 0x9 0x00104>,
    <&gic 0x1 0x9 0x00204>,
    <&gic 0x1 0x9 0x00404>,
    <&gic 0x1 0x9 0x00804>,
    <&gic 0x1 0x9 0x01004>,
    <&gic 0x1 0x9 0x02004>,
    <&gic 0x1 0x9 0x04004>,
    <&gic 0x1 0x9 0x08004>

    ,
    <&gic 0x1 0x9 0x00010004>,
    <&gic 0x1 0x9 0x00020004>,
    <&gic 0x1 0x9 0x00040004>,
    <&gic 0x1 0x9 0x00080004>,
    <&gic 0x1 0x9 0x00100004>,
    <&gic 0x1 0x9 0x00200004>,
    <&gic 0x1 0x9 0x00400004>
# 350 "./versal-psx-apu.dtsi"
    ;
   num-cpu = <16>;
   num-irq = <576>;
   has-security-extensions = <1>;
   redist-region-count = <16>;
   has-lpi = < 1 >;
   sysmem = <&amba>;
  };

  git_its@0xe2040000 {
   compatible = "arm-gicv3-its";
   reg = <0x0 0xe2040000 0x0 0x20000 0x0>;
   parent-gicv3 = <&gic>;
  };
 };
};







&cpu0 { mp-affinity = <0x00000>; };
&cpu1 { mp-affinity = <0x00100>; };
# 383 "./versal-psx-apu.dtsi"
&cpu2 { mp-affinity = <0x00200>; };
&cpu3 { mp-affinity = <0x00300>; };
&cpu4 { mp-affinity = <0x10000>; };
&cpu5 { mp-affinity = <0x10100>; };
&cpu6 { mp-affinity = <0x10200>; };
&cpu7 { mp-affinity = <0x10300>; };
&cpu8 { mp-affinity = <0x20000>; };
&cpu9 { mp-affinity = <0x20100>; };
&cpu10 { mp-affinity = <0x20200>; };
&cpu11 { mp-affinity = <0x20300>; };
&cpu12 { mp-affinity = <0x30000>; };
&cpu13 { mp-affinity = <0x30100>; };
&cpu14 { mp-affinity = <0x30200>; };
&cpu15 { mp-affinity = <0x30300>; };
# 76 "./board-versal-ps-virt.dts" 2





# 1 "./versal-ps-iou.dtsi" 1
# 31 "./versal-ps-iou.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 32 "./versal-ps-iou.dtsi" 2
# 85 "./versal-ps-iou.dtsi"
&amba_fpd {
# 96 "./versal-ps-iou.dtsi"
 afi_fm@0xec880000 {
  compatible = "xlnx,versal-afi-fm";
  reg = <0x0 0xec880000 0x0 0x10000 0x0>;
 };

 afi_fm@0xec8a0000 {
  compatible = "xlnx,versal-afi-fm";
  reg = <0x0 0xec8a0000 0x0 0x10000 0x0>;
 };
# 120 "./versal-ps-iou.dtsi"
 cpm_crcpm@0xfca00000 {
  compatible = "xlnx,versal_cpm_crcpm";
  reg = <0x0 0xfca00000 0x0 0x10000 0x0>;
 };

 cpm_pcsr@0xfcff0000 {
  compatible = "xlnx,versal_cpm_pcsr";
  reg = <0x0 0xfcff0000 0x0 0x10000 0x0>;
 };

 cpm_slcr_secure@0xfca20000 {
  compatible = "xlnx.cpm_slcr_secure";
  reg = <0x0 0xfca20000 0x0 0x10000 0x0>;
 };

 fpd_slcr@0xec8c0000 {
  compatible = "xlnx,versal-fpd-slcr";
  interrupts = <163>;
  reg = <0x0 0xec8c0000 0x0 0x10000 0x0>;
 };

 fpd_slcr_secure@0xec8c0000 {
  compatible = "xlnx,versal-fpd-slcr-secure";
  interrupts = <163>;
  reg = <0x0 0xec8e0000 0x0 0x10000 0x0>;
 };


 wwdt0: watchdog@0xecc10000 {
  compatible = "xlnx,versal-wwdt";
  reg = <0x0 0xecc10000 0x0 0x10000 0x0>;

  interrupts = <139
     140
     141
     142>;
  pclk = <100000000>;
  reset-gpios = <&crf 27>;
 };

};

&amba_lpd {
 gem0: ethernet@0xf19e0000 { #address-cells = <1>; #size-cells = <0>; #priority-cells = <0>; compatible = "cdns,gem"; interrupts = <39 39>; dma = <&smmu_tbu0>; memattr = <&gem0_memattr_smid>; memattr-write = <&gem0_w_memattr_smid>; reg = <0x0 0xf19e0000 0x0 0x10000 0x0>; num-priority-queues = <2>; reset-gpios = <&crl 1>; power-gpios = <&psm_local 32>; };
 gem1: ethernet@0xf19f0000 { #address-cells = <1>; #size-cells = <0>; #priority-cells = <0>; compatible = "cdns,gem"; interrupts = <41 41>; dma = <&smmu_tbu0>; memattr = <&gem1_memattr_smid>; memattr-write = <&gem1_w_memattr_smid>; reg = <0x0 0xf19f0000 0x0 0x10000 0x0>; num-priority-queues = <2>; reset-gpios = <&crl 2>; power-gpios = <&psm_local 33>; };

 serial0: serial@0xf1920000 {
  compatible = "pl011";
  interrupts = <25>;
  reg = <0x0 0xf1920000 0x0 0x10000 0x0 >;
  reset-gpios = < &crl 5 >;
  chardev = "serial2";
 };
 serial1: serial@0xf1930000 {
  compatible = "pl011";
  interrupts = <26>;
  reg = <0x0 0xf1930000 0x0 0x10000 0x0 >;
  reset-gpios = < &crl 6 >;
  chardev = "serial3";
 };

 canfdbus0: canfdbus@0 {
  compatible = "can-bus";
 };

 can0: can@0xf1980000 {
  compatible = "xlnx,versal-canfd";
  rx-fifo0 = <0x40>;
  rx-fifo1 = <0x40>;
  enable-rx-fifo1 = <0x1>;
  canfdbus = <&canfdbus0>;
  interrupts = <27>;
  reg = <0x0 0xf1980000 0x0 0x10000 0x0>;
  reset-gpios = <&crl 9>;
 };
 can1: can@0xf1990000 {
  compatible = "xlnx,versal-canfd";
  rx-fifo0 = <0x40>;
  rx-fifo1 = <0x40>;
  enable-rx-fifo1 = <0x1>;
  canfdbus = <&canfdbus0>;
  interrupts = <28>;
  reg = <0x0 0xf1990000 0x0 0x10000 0x0>;
  reset-gpios = <&crl 10>;
 };

 crl: crl@0xeb5e0000 {
  compatible = "xlnx,versal-crl";
  reg = <0x0 0xeb5e0000 0x0 0x300000 0x0>;
  gpio-controller;
  #gpio-cells = <1>;
 };

 lpd_iou_slcr: slcr@0xf19a0000 {
  compatible = "xlnx,versal-lpd-iou-slcr";
  reg = <0x0 0xf19a0000 0x0 0x20000 0x0>;
 };
# 238 "./versal-ps-iou.dtsi"
 ipi: ipi@0xeb300000 {
  compatible = "xlnx,versal-ipi";
  reg = <0x0 0xeb300000 0x0 0x100000 0x0>;



  interrupts = <(4000 + 18)
         (3000 + 28)
         57 58
         59 60
         61 62
         63
         (3000 + 29)
         70>;
  reset-gpios = <&crl 25>;
 };

 spi0: spi@0xf1960000 {
  compatible = "cdns,spi-r1p6";
  interrupts = <23>;
  num-ss-bits = <4>;
  reg = <0x0 0xf1960000 0x0 0x10000 0x0 >;

  #address-cells = <1>; 
  #size-cells = <0>;
  #bus-cells = <1>;
  reset-gpios = <&crl 7>;
 };
 spi1: spi@0xf1970000 {
  compatible = "cdns,spi-r1p6";
  interrupts = <24>;
  num-ss-bits = <4>;
  reg = <0x0 0xf1970000 0x0 0x10000 0x0 >;

  #address-cells = <1>; 
  #size-cells = <0>;
  #bus-cells = <1>;
  reset-gpios = <&crl 8>;
 };

 dwc3_0: usb2@USB2_0_XHCI {
  compatible = "usb_dwc3";
  reg = <0x0 (0xf1b00000 + 0xC100) 0x0 0x600 0x0 0x0 0xf1b00000 0x0 0x100000 0x0>;
  interrupts = <29 30 31 32>;
  dma = <&smmu_tbu0>;
  memattr = <&usb0_memattr>;
  reset-gpios = <&crl 4>;
  intrs = <4>;
  slots = <2>;
 };

 ttc0: timer@0xf1dc0000 {
  compatible = "xlnx,ps7-ttc-1.00.a";
  interrupts = <43 44 45>;
  reg = <0x0 0xf1dc0000 0x0 0x10000 0x0>;
  width = <32>;
  reset-gpios = < &crl 18 >;
 };
 ttc1: timer@0xf1dd0000 {
  compatible = "xlnx,ps7-ttc-1.00.a";
  interrupts = <46 47 48>;
  reg = <0x0 0xf1dd0000 0x0 0x10000 0x0>;
  width = <32>;
  reset-gpios = < &crl 19 >;
 };
 ttc2: timer@0xf1de0000 {
  compatible = "xlnx,ps7-ttc-1.00.a";
  interrupts = <49 50 51>;
  reg = <0x0 0xf1de0000 0x0 0x10000 0x0>;
  width = <32>;
  reset-gpios = < &crl 20 >;
 };
 ttc3: timer@0xf1df0000 {
  compatible = "xlnx,ps7-ttc-1.00.a";
  interrupts = <52 53 54>;
  reg = <0x0 0xf1df0000 0x0 0x10000 0x0>;
  width = <32>;
  reset-gpios = < &crl 21 >;
 };

 adma0_mattr: adma0mattr { compatible = "qemu:memory-transaction-attr"; requester-id = <0x210>; }; adma0: dma-controller@0xebd00000 { compatible = "xlnx,zdma"; reg = <0x0 0xebd00000 0x0 0x10000 0x0>; bus-width = <128>; has-parity = <1>; interrupts = <72>; #stream-id-cells = <0x1>; dma = <&smmu_tbu0>; memattr = <&adma0_mattr>; reset-gpios = < &crl 0 >; #gpio-cells = <1>; gpio-names = "memattr-secure"; gpios = <&lpd_slcr_secure 0x0>; };
 adma1_mattr: adma1mattr { compatible = "qemu:memory-transaction-attr"; requester-id = <0x212>; }; adma1: dma-controller@0xebd10000 { compatible = "xlnx,zdma"; reg = <0x0 0xebd10000 0x0 0x10000 0x0>; bus-width = <128>; has-parity = <1>; interrupts = <73>; #stream-id-cells = <0x1>; dma = <&smmu_tbu0>; memattr = <&adma1_mattr>; reset-gpios = < &crl 0 >; #gpio-cells = <1>; gpio-names = "memattr-secure"; gpios = <&lpd_slcr_secure 0x1>; };
 adma2_mattr: adma2mattr { compatible = "qemu:memory-transaction-attr"; requester-id = <0x214>; }; adma2: dma-controller@0xebd20000 { compatible = "xlnx,zdma"; reg = <0x0 0xebd20000 0x0 0x10000 0x0>; bus-width = <128>; has-parity = <1>; interrupts = <74>; #stream-id-cells = <0x1>; dma = <&smmu_tbu0>; memattr = <&adma2_mattr>; reset-gpios = < &crl 0 >; #gpio-cells = <1>; gpio-names = "memattr-secure"; gpios = <&lpd_slcr_secure 0x2>; };
 adma3_mattr: adma3mattr { compatible = "qemu:memory-transaction-attr"; requester-id = <0x216>; }; adma3: dma-controller@0xebd30000 { compatible = "xlnx,zdma"; reg = <0x0 0xebd30000 0x0 0x10000 0x0>; bus-width = <128>; has-parity = <1>; interrupts = <75>; #stream-id-cells = <0x1>; dma = <&smmu_tbu0>; memattr = <&adma3_mattr>; reset-gpios = < &crl 0 >; #gpio-cells = <1>; gpio-names = "memattr-secure"; gpios = <&lpd_slcr_secure 0x3>; };
 adma4_mattr: adma4mattr { compatible = "qemu:memory-transaction-attr"; requester-id = <0x218>; }; adma4: dma-controller@0xebd40000 { compatible = "xlnx,zdma"; reg = <0x0 0xebd40000 0x0 0x10000 0x0>; bus-width = <128>; has-parity = <1>; interrupts = <76>; #stream-id-cells = <0x1>; dma = <&smmu_tbu0>; memattr = <&adma4_mattr>; reset-gpios = < &crl 0 >; #gpio-cells = <1>; gpio-names = "memattr-secure"; gpios = <&lpd_slcr_secure 0x4>; };
 adma5_mattr: adma5mattr { compatible = "qemu:memory-transaction-attr"; requester-id = <0x21a>; }; adma5: dma-controller@0xebd50000 { compatible = "xlnx,zdma"; reg = <0x0 0xebd50000 0x0 0x10000 0x0>; bus-width = <128>; has-parity = <1>; interrupts = <77>; #stream-id-cells = <0x1>; dma = <&smmu_tbu0>; memattr = <&adma5_mattr>; reset-gpios = < &crl 0 >; #gpio-cells = <1>; gpio-names = "memattr-secure"; gpios = <&lpd_slcr_secure 0x5>; };
 adma6_mattr: adma6mattr { compatible = "qemu:memory-transaction-attr"; requester-id = <0x21c>; }; adma6: dma-controller@0xebd60000 { compatible = "xlnx,zdma"; reg = <0x0 0xebd60000 0x0 0x10000 0x0>; bus-width = <128>; has-parity = <1>; interrupts = <78>; #stream-id-cells = <0x1>; dma = <&smmu_tbu0>; memattr = <&adma6_mattr>; reset-gpios = < &crl 0 >; #gpio-cells = <1>; gpio-names = "memattr-secure"; gpios = <&lpd_slcr_secure 0x6>; };
 adma7_mattr: adma7mattr { compatible = "qemu:memory-transaction-attr"; requester-id = <0x21e>; }; adma7: dma-controller@0xebd70000 { compatible = "xlnx,zdma"; reg = <0x0 0xebd70000 0x0 0x10000 0x0>; bus-width = <128>; has-parity = <1>; interrupts = <79>; #stream-id-cells = <0x1>; dma = <&smmu_tbu0>; memattr = <&adma7_mattr>; reset-gpios = < &crl 0 >; #gpio-cells = <1>; gpio-names = "memattr-secure"; gpios = <&lpd_slcr_secure 0x7>; };

 afi_fm@0xeb9b0000 {
  compatible = "xlnx,versal-afi-fm";
  reg = <0x0 0xeb9b0000 0x0 0x10000 0x0>;
 };

 lpd_i2c_wrapper {

  ps_i2c0: ps_i2c0@0xf1940000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "xlnx,ps7-i2c-1.00.a", "cdns,i2c-r1p10";
   interrupts = <21>;
   reg-extended = <&amba_lpd 0x0 0xf1940000 0x0 0x10000 0x0>;
   reset-gpios = <&crl 11>;
  };
  ps_i2c1: ps_i2c0@0xf1950000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "xlnx,ps7-i2c-1.00.a", "cdns,i2c-r1p10";
   interrupts = <22>;
   reg-extended = <&amba_lpd 0x0 0xf1950000 0x0 0x10000 0x0>;
   reset-gpios = <&crl 12>;
  };

 };

 ocm_ctrl0: ocm_ctrl@OCM {
  compatible = "xlnx,zynqmp-ocmc";
  interrupts = <16>;
  memsize = <0x80000>;
  reg = <0x0 0xeb5d0000 0x0 0x10000 0x0>;
  reset-gpios = <&crl 24>;
 };
# 368 "./versal-ps-iou.dtsi"
 lpd_slcr@0xeb410000 {
  compatible = "xlnx,versal-lpd-slcr";
  reg = <0x0 0xeb410000 0x0 0x100000 0x0>;
 };

 lpd_slcr_secure: lpd_slcr_secure@0xeb510000 {
  compatible = "xlnx,versal-lpd-slcr-secure";
  reg = <0x0 0xeb510000 0x0 0x40000 0x0>;
  gpio-controller;
  #gpio-cells = <1>;
 };

 lpd_iou_slcr_secure: lpd_iou_slcr_secure@0xf19c0000 {
  compatible = "xlnx,versal-lpd-iou-slcr-secure";
  reg = <0x0 0xf19c0000 0x0 0x10000 0x0>;
  memattr-gem0 = <&gem0_memattr_smid>;
  memattr-write-gem0 = <&gem0_w_memattr_smid>;
  memattr-gem1 = <&gem1_memattr_smid>;
  memattr-write-gem1 = <&gem1_w_memattr_smid>;
 };
# 403 "./versal-ps-iou.dtsi"
 lpd_gpio: lpd_gpio@0xf19d0000 {
  #gpio-cells = <1>;
  compatible = "xlnx,zynqmp-gpio";
  gpio-controller;
  interrupts = <20>;
  reg = <0x0 0xf19d0000 0x0 0x10000 0x0>;
  reset-gpios = < &crl 17 >;
 };
};

&amba_xram {
 xram_ctrl_0 { compatible = "xlnx,versal-xramc"; reg = <0x0 (0xeb8e0000 + 0x00000) 0 0x10000 0x0 >; interrupts = <79>; alloc-ram = <0>; };
 xram_ctrl_1 { compatible = "xlnx,versal-xramc"; reg = <0x0 (0xeb8e0000 + 0x10000) 0 0x10000 0x0 >; interrupts = <79>; alloc-ram = <0>; };
 xram_ctrl_2 { compatible = "xlnx,versal-xramc"; reg = <0x0 (0xeb8e0000 + 0x20000) 0 0x10000 0x0 >; interrupts = <79>; alloc-ram = <0>; };
 xram_ctrl_3 { compatible = "xlnx,versal-xramc"; reg = <0x0 (0xeb8e0000 + 0x30000) 0 0x10000 0x0 >; interrupts = <79>; alloc-ram = <0>; };
};

&amba_root {

 crf: crf@0xec200000 {
  compatible = "xlnx,versal-crf";
  reg-extended = <&amba_fpd 0x0 0xec200000 0x0 0x100000 0x0>;
  gpio-controller;
  #gpio-cells = <1>;
 };
};

/ {

 lpd_reset_domain@0 {
  compatible = "qemu,reset-domain";
  mr0 = <&amba_lpd>;
  reset-gpios = < &pmc_clk_rst 7
    &pmc_clk_rst 10 >;
 };

 fpd_reset_domain@0 {
  compatible = "qemu,reset-domain";
  mr0 = <&amba_fpd>;
  reset-gpios = < &pmc_clk_rst 7
    &pmc_clk_rst 10
    &crl 28
    &crl 29 >;
 };
};
# 82 "./board-versal-ps-virt.dts" 2
# 1 "./versal-virtio-mmio.dtsi" 1
# 30 "./versal-virtio-mmio.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-virtio-mmio.dtsi" 2








&amba_lpd {
 virtio_mmio_0 { compatible = "virtio-mmio"; reg = < 0x0 0xf5e00000 0x0 0x1000 0x0 >; interrupts = < 5 >; };
 virtio_mmio_1 { compatible = "virtio-mmio"; reg = < 0x0 (0xf5e00000 + (0x1000 * 1)) 0x0 0x1000 0x0 >; interrupts = < 6 >; };
 virtio_mmio_2 { compatible = "virtio-mmio"; reg = < 0x0 (0xf5e00000 + (0x1000 * 2)) 0x0 0x1000 0x0 >; interrupts = < 7 >; };
 virtio_mmio_3 { compatible = "virtio-mmio"; reg = < 0x0 (0xf5e00000 + (0x1000 * 3)) 0x0 0x1000 0x0 >; interrupts = < 8 >; };
 virtio_mmio_4 { compatible = "virtio-mmio"; reg = < 0x0 (0xf5e00000 + (0x1000 * 4)) 0x0 0x1000 0x0 >; interrupts = < 9 >; };
 virtio_mmio_5 { compatible = "virtio-mmio"; reg = < 0x0 (0xf5e00000 + (0x1000 * 5)) 0x0 0x1000 0x0 >; interrupts = < 10 >; };
 virtio_mmio_6 { compatible = "virtio-mmio"; reg = < 0x0 (0xf5e00000 + (0x1000 * 6)) 0x0 0x1000 0x0 >; interrupts = < 11 >; };
 virtio_mmio_7 { compatible = "virtio-mmio"; reg = < 0x0 (0xf5e00000 + (0x1000 * 7)) 0x0 0x1000 0x0 >; interrupts = < 12 >; };
};

/ {

 amba_alias: amba_alias@0 {
  compatible = "qemu:memory-region";
  container = <&qemu_sysmem>;
  alias = <&amba>;
  reg = <0x0 0x0 0xFFFFFFFF 0xFFFFFFFF 0x1>;
 };


 qemu_sysmem: qemu_sysmem@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "qemu:system-memory";
 };
};
# 83 "./board-versal-ps-virt.dts" 2
# 1 "./versal-boot-init.dtsi" 1
# 30 "./versal-boot-init.dtsi"
&amba{
 loader_write_0xF1110880:loader_write_cpu0_0x1@0xF1110880 { compatible = "loader"; addr = <0xF1110880>; data = <0x1>; data-len = <0x4>; cpu-num = <0>; attrs-debug = <1>; attrs-secure = <0>; attrs-requester-id = <0>; };
 loader_write_0xFD1A0050:loader_write_cpu0_0x5@0xFD1A0050 { compatible = "loader"; addr = <0xFD1A0050>; data = <0x5>; data-len = <0x4>; cpu-num = <0>; attrs-debug = <1>; attrs-secure = <0>; attrs-requester-id = <0>; };
 loader_write_0xF111010C:loader_write_cpu0_0xFF@0xF111010C { compatible = "loader"; addr = <0xF111010C>; data = <0xFF>; data-len = <0x4>; cpu-num = <0>; attrs-debug = <1>; attrs-secure = <0>; attrs-requester-id = <0>; };
 loader_write_0xF12B0100:loader_write_cpu0_0x80C@0xF12B0100 { compatible = "loader"; addr = <0xF12B0100>; data = <0x80C>; data-len = <0x4>; cpu-num = <0>; attrs-debug = <1>; attrs-secure = <0>; attrs-requester-id = <0>; };
};
# 84 "./board-versal-ps-virt.dts" 2
# 1 "./versal-gty.dtsi" 1
# 25 "./versal-gty.dtsi"
&amba_pmc_pl {
# 1 "./versal-gty-npi.dtsi" 1
# 14 "./versal-gty-npi.dtsi"
 gtm_npi_slave_0@0xf6ca0000 { compatible = "xlnx,xlnx,gtyp_npi_slave"; reg = <0x0 0xf6ca0000 0x0 0x20000 0x0>; };


 gtm_npi_slave_1@0xf6d10000 { compatible = "xlnx,xlnx,gtyp_npi_slave"; reg = <0x0 0xf6d10000 0x0 0x20000 0x0>; };
# 27 "./versal-gty.dtsi" 2
};
# 85 "./board-versal-ps-virt.dts" 2
# 1 "./versal-silicon-freq.dtsi" 1
# 32 "./versal-silicon-freq.dtsi"
&cpu0 {
 generic-timer-frequency = <100000000>;
};

&cpu1 {
 generic-timer-frequency = <100000000>;
};

&cpu2 {
 generic-timer-frequency = <100000000>;
};

&cpu3 {
 generic-timer-frequency = <100000000>;
};

&pmc_ppu1_io_pit1 {
 frequency = <100000000>;
};

&pmc_ppu1_io_pit2 {
 frequency = <100000000>;
};

&pmc_ppu1_io_pit3 {
 frequency = <100000000>;


 windows-frequency = <1300000>;
};

&pmc_ppu1_io_pit4 {
 frequency = <100000000>;
};
# 86 "./board-versal-ps-virt.dts" 2

/ {
# 271 "./board-versal-ps-virt.dts"
 pmc_ppu0: dummy_ppu0@0 {
  #interrupt-cells = <1>;
 };
 pmc_ppu1: dummy_ppu1@0 {
  #interrupt-cells = <1>;
 };
 psm0: dummy_ppu0@0 {
  #interrupt-cells = <1>;
 };
 ddrmc_ub0: dummy_ddrmc0@0 {
  #interrupt-cells = <1>;
 };
 ddrmc_ub1: dummy_ddrmc1@0 {
  #interrupt-cells = <1>;
 };



 ddr: ddr@0x00000000 { compatible = "qemu:memory-region"; container = <&ddr_mem>; qemu,ram = <1>; reg = <0x0 0x0 0 0x80000000 0x0 >; };
 ddr_2: ddr_2@0x800000000ULL { compatible = "qemu:memory-region-spec"; container = <&ddr_2_mem>; qemu,ram = <1>; reg = <0x8 0x0 0x8 0x0 0x0>; };

 mdio0: mdio {
  #address-cells = <1>;
  #size-cells = <0>;
  #priority-cells = <0>;
  compatible="mdio";
  phy0: phy@1 {
   compatible = "dp83867";
   device_type = "ethernet-phy";
   reg = <1>;
  };
  phy1: phy@2 {
   compatible = "88e1118r";
   device_type = "ethernet-phy";
   reg = <2>;
  };
 };
};
# 330 "./board-versal-ps-virt.dts"
&spi0 {
 spi0_flash0: spi0_flash0@0 { #address-cells = <1>; #size-cells = <1>; #priority-cells = <0>; #bus-cells = <1>; compatible = "m25p80", "st,m25p80"; spi-max-frequency = <50000000>; reg = <0x0 0x0>; blockdev-node-name = "spi0_flash0"; spi0_flash0@0x00000000 { label = "spi0_flash0"; reg = <0x00000000 0x00100000>; }; };
};

&spi1 {
 spi1_flash0: spi1_flash0@0 { #address-cells = <1>; #size-cells = <1>; #priority-cells = <0>; #bus-cells = <1>; compatible = "m25p80", "st,m25p80"; spi-max-frequency = <50000000>; reg = <0x0 0x0>; blockdev-node-name = "spi1_flash0"; spi1_flash0@0x00000000 { label = "spi1_flash0"; reg = <0x00000000 0x00100000>; }; };
};
# 358 "./board-versal-ps-virt.dts"
&pmc_qspi_0 {
 qspi_flash_lcs_lb: qspi_flash_lcs_lb@0 { #address-cells = <1>; #size-cells = <1>; #priority-cells = <0>; #bus-cells = <1>; compatible = "m25qu02gcbb", "st,m25p80"; spi-max-frequency = <50000000>; reg = <0x0 0x0>; drive-index = <0>; qspi_flash_lcs_lb@0x00000000 { label = "qspi_flash_lcs_lb"; reg = <0x00000000 0x02000000>; }; };
 qspi_flash_lcs_ub: qspi_flash_lcs_ub@0 { #address-cells = <1>; #size-cells = <1>; #priority-cells = <0>; #bus-cells = <1>; compatible = "m25qu02gcbb", "st,m25p80"; spi-max-frequency = <50000000>; reg = <0x2 0x1>; drive-index = <1>; qspi_flash_lcs_ub@0x00000000 { label = "qspi_flash_lcs_ub"; reg = <0x00000000 0x02000000>; }; };
 qspi_flash_ucs_lb: qspi_flash_ucs_lb@0 { #address-cells = <1>; #size-cells = <1>; #priority-cells = <0>; #bus-cells = <1>; compatible = "m25qu02gcbb", "st,m25p80"; spi-max-frequency = <50000000>; reg = <0x1 0x0>; drive-index = <2>; qspi_flash_ucs_lb@0x00000000 { label = "qspi_flash_ucs_lb"; reg = <0x00000000 0x02000000>; }; };
 qspi_flash_ucs_ub: qspi_flash_ucs_ub@0 { #address-cells = <1>; #size-cells = <1>; #priority-cells = <0>; #bus-cells = <1>; compatible = "m25qu02gcbb", "st,m25p80"; spi-max-frequency = <50000000>; reg = <0x3 0x1>; drive-index = <3>; qspi_flash_ucs_ub@0x00000000 { label = "qspi_flash_ucs_ub"; reg = <0x00000000 0x02000000>; }; };
};

&ospi {
 ospi_flash_lcs_lb: ospi_flash_lcs_lb@0 { #address-cells = <1>; #size-cells = <1>; #priority-cells = <0>; #bus-cells = <1>; compatible = "mt35xu01gbba", "st,m25p80"; spi-max-frequency = <50000000>; reg = <0x0 0x0>; drive-index = <4>; ospi_flash_lcs_lb@0x00000000 { label = "ospi_flash_lcs_lb"; reg = <0x00000000 0x02000000>; }; };
 ospi_flash_lcs_ub: ospi_flash_lcs_ub@0 { #address-cells = <1>; #size-cells = <1>; #priority-cells = <0>; #bus-cells = <1>; compatible = "mt35xu01gbba", "st,m25p80"; spi-max-frequency = <50000000>; reg = <0x1 0x0>; drive-index = <5>; ospi_flash_lcs_ub@0x00000000 { label = "ospi_flash_lcs_ub"; reg = <0x00000000 0x02000000>; }; };
 ospi_flash_ucs_lb: ospi_flash_ucs_lb@0 { #address-cells = <1>; #size-cells = <1>; #priority-cells = <0>; #bus-cells = <1>; compatible = "mt35xu01gbba", "st,m25p80"; spi-max-frequency = <50000000>; reg = <0x2 0x0>; drive-index = <6>; ospi_flash_ucs_lb@0x00000000 { label = "ospi_flash_ucs_lb"; reg = <0x00000000 0x02000000>; }; };
 ospi_flash_ucs_ub: ospi_flash_ucs_ub@0 { #address-cells = <1>; #size-cells = <1>; #priority-cells = <0>; #bus-cells = <1>; compatible = "mt35xu01gbba", "st,m25p80"; spi-max-frequency = <50000000>; reg = <0x3 0x0>; drive-index = <7>; ospi_flash_ucs_ub@0x00000000 { label = "ospi_flash_ucs_ub"; reg = <0x00000000 0x02000000>; }; };
};

&gem0 {
 mdio = <&mdio0>;
};

&gem1 {
 mdio = <&mdio0>;
};
# 55 "./board-versal-net-psx-virt.dts" 2
# 1 "./versal-psx.dtsi" 1
# 30 "./versal-psx.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 31 "./versal-psx.dtsi" 2
# 1 "include/smmuv2.dtsh" 1
# 32 "./versal-psx.dtsi" 2
# 56 "./versal-psx.dtsi"
/ { cpunone: cpu_dummy { }; };
# 66 "./versal-psx.dtsi"
&amba_fpd {
 apu_cluster0: apu_cluster@MM_FPD_FPD_APU_CLUSTER0 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,versal-apu-ctrl"; reg = <0x0 0xecc00000 0x0 0x10000 0x0>; cpu0 = <&cpu0>; cpu1 = <&cpu1>; cpu2 = <&cpu2>; cpu3 = <&cpu3>; cores-per-cluster = <4>; };
 apu_cluster1: apu_cluster@MM_FPD_FPD_APU_CLUSTER1 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,versal-apu-ctrl"; reg = <0x0 0xecd00000 0x0 0x10000 0x0>; cpu0 = <&cpu4>; cpu1 = <&cpu5>; cpu2 = <&cpu6>; cpu3 = <&cpu7>; cores-per-cluster = <4>; };
 apu_cluster2: apu_cluster@MM_FPD_FPD_APU_CLUSTER2 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,versal-apu-ctrl"; reg = <0x0 0xece00000 0x0 0x10000 0x0>; cpu0 = <&cpu8>; cpu1 = <&cpu9>; cpu2 = <&cpu10>; cpu3 = <&cpu11>; cores-per-cluster = <4>; };
 apu_cluster3: apu_cluster@MM_FPD_FPD_APU_CLUSTER3 { #gpio-cells = <1>; gpio-controller; compatible = "xlnx,versal-apu-ctrl"; reg = <0x0 0xecf00000 0x0 0x10000 0x0>; cpu0 = <&cpu12>; cpu1 = <&cpu13>; cpu2 = <&cpu14>; cpu3 = <&cpu15>; cores-per-cluster = <4>; };
};



&amba_lpd {

 /delete-node/ tbu0_slave@0;
 /delete-node/ tbu1_slave@0;
 /delete-node/ tbu2_slave@0;
 /delete-node/ tbu3_slave@0;
 /delete-node/ tbu4_slave@0;
 /delete-node/ tbu5_slave@0;
 /delete-node/ tbu6_slave@0;
 /delete-node/ smmu@MM_FPD_FPD_SMMUTCU;
 /delete-node/ smmu0@MM_FPD_FPD_SMMU;
};


/ {
 smmu_tbu0: tbu0_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu1: tbu1_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu2: tbu2_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu3: tbu3_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu4: tbu4_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu5: tbu5_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu6: tbu6_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu7: tbu7_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu8: tbu8_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu9: tbu9_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu10: tbu10_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu11: tbu11_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
 smmu_tbu12: tbu12_slave@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "simple-bus"; ranges; };
};

&amba_fpd {




 /delete-node/ cci_reg@MM_FPD_FPD_GPCCI;
 /delete-node/ cci500@MM_FPD_FPD_MAINCCI;
 cmn600ae@0xa0000000 {
  compatible = "arm,cmn600ae";
  reg = <0x0 0xa0000000 0x0 0x03000000 0x0>;
 };

 smmu: smmuv3@MM_FPD_SMMU {
  compatible = "arm-smmuv3";
  reg-extended = <&amba_fpd 0x0 0xec000000 0x0 0x200000 0x0
         &smmu_tbu0 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu1 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu2 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu3 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu4 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu5 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu6 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu7 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu8 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu9 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu10 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu11 0x0 0x0 0xffffffff 0xffffffff 0x0
         &smmu_tbu12 0x0 0x0 0xffffffff 0xffffffff 0x0
         >;

  mr-0 = <&amba>;
  mr-1 = <&amba>;
  mr-2 = <&amba>;
  mr-3 = <&amba>;
  mr-4 = <&amba>;
  mr-5 = <&amba>;
  mr-6 = <&amba>;
  mr-7 = <&amba>;
  mr-8 = <&amba>;
  mr-9 = <&amba>;
  mr-10 = <&amba>;
  mr-11 = <&amba>;
  mr-12 = <&amba>;

  dma_mr = <&amba>;
  primary-bus = <&pcie>;
 };


 pcie: dummy_pcie@0x6_0000_0000 {
  compatible = "PCI";
 };


 pki_rng: pki_rng@0x20400040000ULL {
  compatible = "xlnx,psx-pki-rng";
  reg = <0x204 0x40000
   0x0
   (0x10000 + 0x10000)
   0x0>;
  interrupts = <156>;
 };

 apu_pcil: apu_pcil@0xecb10000 {
  compatible = "xlnx.apu_pcil";
  reg = <0x0 0xecb10000 0x0 0x10000 0x0>;
 };
};

&crf {
 compatible = "xlnx,versal-psx-crf";
};

&pmc_iou_slcr {
 compatible = "xlnx,versal-pmx-iou-slcr";
};

&crl {
 compatible = "xlnx,psx_crl";
};

&amba_lpd {
 rpu_ctrl: rpu_ctrl@0 {



  #gpio-cells = <1>;
  gpio-contorller;
 };

 rpu_ctrl_a: rpu_cluster@0xeb580000 {
  compatible = "xlnx,psx_rpu_cluster_2.0";
  reg = <0x0 0xeb580000 0x0 0x8000 0x0>;
  #gpio-cells = <1>;
  gpio-contorller;
 };
 rpu_ctrl_a0: rpu_ctrl_a0@0xeb588000 {
  compatible = "xlnx,psx_rpu_cluster_core0";
  reg = <0x0 0xeb588000 0x0 0x4000 0x0>;
  #gpio-cells = <1>;
  gpio-contorller;
  gpios = <&crl 35>;
 };
 rpu_ctrl_a1: rpu_ctrl_a1@0xeb58c000 {
  compatible = "xlnx,psx_rpu_cluster_core1";
  reg = <0x0 0xeb58c000 0x0 0x4000 0x0>;
  #gpio-cells = <1>;
  gpio-contorller;
  gpios = <&crl 36
    &rpu_ctrl_a 0>;
 };

 rpu_ctrl_b: rpu_cluster@0xeb590000 {
  compatible = "xlnx,psx_rpu_cluster_2.0";
  reg = <0x0 0xeb590000 0x0 0x8000 0x0>;
  #gpio-cells = <1>;
  gpio-contorller;
 };
 rpu_ctrl_b0: rpu_ctrl_b0@0xeb598000 {
  compatible = "xlnx,psx_rpu_cluster_core0";
  reg = <0x0 0xeb598000 0x0 0x4000 0x0>;
  #gpio-cells = <1>;
  gpio-contorller;
  gpios = <&crl 37>;
 };
 rpu_ctrl_b1: rpu_ctrl_b1@0xeb59c000 {
  compatible = "xlnx,psx_rpu_cluster_core1";
  reg = <0x0 0xeb59c000 0x0 0x4000 0x0>;
  #gpio-cells = <1>;
  gpio-contorller;
  gpios = <&crl 38
    &rpu_ctrl_b 0>;
 };

 rpu_pcil: rpu_pcil@0xEB420000 {
  compatible = "xlnx,rpu_pcil";
  reg = <0x0 (0xeb410000 + 0x10000) 0x0 0x10000 0x0>;
 };
};
# 56 "./board-versal-net-psx-virt.dts" 2
# 1 "./versal-net-psmx.dtsi" 1
# 10 "./versal-net-psmx.dtsi"
&amba_psm {
 psm_global: psm_global_reg@0xebc90000 {
  compatible = "xlnx,psmx_global_reg";
  interrupt-parent = <&psm0_io_intc>;
  interrupts = <28 30
    26 27
    31 24
    25 >;

  gpio-controller;
  #gpio-cells = <1>;
  gpios = < &psm_local 35 &psm_local 36
   &psm_local 37 &psm_local 38
   &psm_local 39 &psm_local 40
   &psm_local 41 &psm_local 42
   &psm_local 43 &psm_local 44
   &psm_local 45 &psm_local 46
   &psm_local 47 &psm_local 48
   &psm_local 49 &psm_local 50
   &psm_local 51 &psm_local 52
   &psm_local 53 &psm_local 54
   &psm_local 55 &psm_local 56
   &psm_local 57 &psm_local 58
   &psm_local 59 &psm_local 60
   &psm_local 61 &psm_local 62
   &psm_local 63 &psm_local 64
   &psm_local 65 &psm_local 66
   &psm_local 67 &psm_local 68
   &psm_local 69

   &psm_local 70 &psm_local 71
   &psm_local 72 &psm_local 73
   &psm_local 74 &psm_local 75
   &psm_local 76 &psm_local 77
   &psm_local 78 &psm_local 79
   &psm_local 80 &psm_local 81
   &psm_local 82 &psm_local 83
   &psm_local 84 &psm_local 85
   &psm_local 86 &psm_local 87
   &psm_local 88 &psm_local 89
   &psm_local 90 &psm_local 91
   &psm_local 92 &psm_local 93
   &psm_local 94 &psm_local 95
   &psm_local 96 &psm_local 97
   &psm_local 98 &psm_local 99
   &psm_local 100 &psm_local 101
  >;
 };

 psm_err_mng: psm_err_mng@0xebc90000 {
  compatible = "xlnx.psmx_err_reg";
 };
};

&lmb_psm {
 psm_local: psm_local_reg@0xebc88000 {
  compatible = "xlnx,psmx_local_reg";
 };
};
# 57 "./board-versal-net-psx-virt.dts" 2
# 1 "./versal-psx-rpu.dtsi" 1
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 2 "./versal-psx-rpu.dtsi" 2
# 1 "include/versal/rpu.dtsh" 1
# 3 "./versal-psx-rpu.dtsi" 2
# 47 "./versal-psx-rpu.dtsi"
/ {
 cpus {
  rpu_a: rpu_a@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   rpu_cpu0: rpu_cpu_a@0 {
    compatible = "cortex-r52-arm-cpu"; device_type = "cpu"; arm,tcmtr=<0x00010001>; arm,ctr=<0x8003c003>; arm,clidr=<0x09200003>; arm,ccsidr0 = <0xf01fe019>; arm,ccsidr1 = <0xf01fe019>; arm,mp-affinity = <0x000>; arm,id_pfr0 = <0x131>; arm,reset-hivecs = <1>; #interrupt-cells = <1>; memory = < &amba_r5_0 >; qemu,halt = <1>; memattr_ns = <&rpu0_s_memattr>;
    core-count = <2>;
    gdb-id = "Cortex-R52 #a0";
    gpios = < &crl 35
      &rpu_ctrl_a0 0 >;
    gpio-names = "reset", "halt";
    reset-cbar = <0xe2000000>;
   };
   rpu_cpu1: rpu_cpu_a@1 {
    compatible = "cortex-r52-arm-cpu"; device_type = "cpu"; arm,tcmtr=<0x00010001>; arm,ctr=<0x8003c003>; arm,clidr=<0x09200003>; arm,ccsidr0 = <0xf01fe019>; arm,ccsidr1 = <0xf01fe019>; arm,mp-affinity = <0x001>; arm,id_pfr0 = <0x131>; arm,reset-hivecs = <1>; #interrupt-cells = <1>; memory = < &amba_r5_1 >; qemu,halt = <1>; memattr_ns = <&rpu1_s_memattr>;
    core-count = <2>;
    gdb-id = "Cortex-R52 #a1";
    gpios = < &crl 36
      &rpu_ctrl_a1 0 >;
    gpio-names = "reset", "halt";
    reset-cbar = <0xe2000000>;
   };
  };

  rpu_b: rpu_b@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   rpu_cpu2: rpu_cpu_b@0 {
    compatible = "cortex-r52-arm-cpu"; device_type = "cpu"; arm,tcmtr=<0x00010001>; arm,ctr=<0x8003c003>; arm,clidr=<0x09200003>; arm,ccsidr0 = <0xf01fe019>; arm,ccsidr1 = <0xf01fe019>; arm,mp-affinity = <0x100>; arm,id_pfr0 = <0x131>; arm,reset-hivecs = <1>; #interrupt-cells = <1>; memory = < &amba_r5_2 >; qemu,halt = <1>; memattr_ns = <&rpu2_s_memattr>;
    core-count = <2>;
    gdb-id = "Cortex-R52 #b0";
    gpios = < &crl 37
      &rpu_ctrl_b0 0 >;
    gpio-names = "reset", "halt";
    reset-cbar = <0xe2000000>;
   };
   rpu_cpu3: rpu_cpu_b@1 {
    compatible = "cortex-r52-arm-cpu"; device_type = "cpu"; arm,tcmtr=<0x00010001>; arm,ctr=<0x8003c003>; arm,clidr=<0x09200003>; arm,ccsidr0 = <0xf01fe019>; arm,ccsidr1 = <0xf01fe019>; arm,mp-affinity = <0x101>; arm,id_pfr0 = <0x131>; arm,reset-hivecs = <1>; #interrupt-cells = <1>; memory = < &amba_r5_3 >; qemu,halt = <1>; memattr_ns = <&rpu3_s_memattr>;
    core-count = <2>;
    gdb-id = "Cortex-R52 #b1";
    gpios = < &crl 38
      &rpu_ctrl_b1 0 >;
    gpio-names = "reset", "halt";
    reset-cbar = <0xe2000000>;
   };
  };
 };

 mr_rpu_gic_a: mr_rpu_gic_a@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";

  rpu_gic_a: rpu_gic_a@0x0 {
   #address-cells = <0>;
   #size-cells = <0>;
   #interrupt-cells = <3>;

   compatible = "arm-gicv3";
   reg = < 0x0 0x0 0x0 0x10000 0
    0x0 0x100000 0x0 0x40000 0>;
   interrupt-controller ;
   interrupts-extended =

    <&rpu_cpu0 0>,
    <&rpu_cpu1 0>,


    <&rpu_cpu0 1>,
    <&rpu_cpu1 1>,


    <&rpu_cpu0 2>,
    <&rpu_cpu1 2>,


    <&rpu_cpu0 3>,
    <&rpu_cpu1 3>,

    <&rpu_gic_a 0x1 0x9 0x104>,
    <&rpu_gic_a 0x1 0x9 0x204>;
   first-cpu-idx = <(16)>;
   num-cpu = <2>;
   num-irq = <256>;
   redist-region-count = <2>;
  };
 };

 mr_rpu_gic_b: mr_rpu_gic_b@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";

  rpu_gic_b: rpu_gic_b@0x0 {
   #address-cells = <0>;
   #size-cells = <0>;
   #interrupt-cells = <3>;

   compatible = "arm-gicv3";
   reg = < 0x0 0x0 0x0 0x10000 0
    0x0 0x100000 0x0 0x40000 0>;
   interrupt-controller ;
   interrupts-extended =

    <&rpu_cpu2 0>,
    <&rpu_cpu3 0>,


    <&rpu_cpu2 1>,
    <&rpu_cpu3 1>,


    <&rpu_cpu2 2>,
    <&rpu_cpu3 2>,


    <&rpu_cpu2 3>,
    <&rpu_cpu3 3>,

    <&rpu_gic_b 0x1 0x9 0x104>,
    <&rpu_gic_b 0x1 0x9 0x204> ;
   first-cpu-idx = <((16) + 2)>;
   num-cpu = <2>;
   num-irq = <256>;
   redist-region-count = <2>;
  };
 };

 amba_rpu: amba_rpu@0 {
  timer_a {
   compatible = "arm,armv8-timer";
   interrupt-parent = <&rpu_gic_a>;
# 197 "./versal-psx-rpu.dtsi"
   interrupts = <1 14 0x301>,
     <1 11 0x301>,
     <1 10 0x301>;
   clock-frequency = <100000000>;
  };
  timer_b {
   compatible = "arm,armv8-timer";
   interrupt-parent = <&rpu_gic_b>;
# 220 "./versal-psx-rpu.dtsi"
   interrupts = <1 14 0x301>,
     <1 11 0x301>,
     <1 10 0x301>;
   clock-frequency = <100000000>;
  };
 };

 tcm_core0: tcm_core@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "qemu:memory-region"; atcm_rpu_core0: atcm_rpu_core0@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core0>; qemu,ram = <1>; reg = <0x0 0x00000 0 0x10000 0x0 >; }; btcm_rpu_core0: btcm_rpu_core0@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core0>; qemu,ram = <1>; reg = <0x0 0x10000 0 0x10000 0x0 >; }; ctcm_rpu_core0: ctcm_rpu_core0@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core0>; qemu,ram = <1>; reg = <0x0 0x20000 0 0x10000 0x0 >; }; };
 tcm_core1: tcm_core@1 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "qemu:memory-region"; atcm_rpu_core1: atcm_rpu_core1@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core1>; qemu,ram = <1>; reg = <0x0 0x00000 0 0x10000 0x0 >; }; btcm_rpu_core1: btcm_rpu_core1@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core1>; qemu,ram = <1>; reg = <0x0 0x10000 0 0x10000 0x0 >; }; ctcm_rpu_core1: ctcm_rpu_core1@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core1>; qemu,ram = <1>; reg = <0x0 0x20000 0 0x10000 0x0 >; }; };
 tcm_core2: tcm_core@2 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "qemu:memory-region"; atcm_rpu_core2: atcm_rpu_core2@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core2>; qemu,ram = <1>; reg = <0x0 0x00000 0 0x10000 0x0 >; }; btcm_rpu_core2: btcm_rpu_core2@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core2>; qemu,ram = <1>; reg = <0x0 0x10000 0 0x10000 0x0 >; }; ctcm_rpu_core2: ctcm_rpu_core2@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core2>; qemu,ram = <1>; reg = <0x0 0x20000 0 0x10000 0x0 >; }; };
 tcm_core3: tcm_core@3 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "qemu:memory-region"; atcm_rpu_core3: atcm_rpu_core3@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core3>; qemu,ram = <1>; reg = <0x0 0x00000 0 0x10000 0x0 >; }; btcm_rpu_core3: btcm_rpu_core3@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core3>; qemu,ram = <1>; reg = <0x0 0x10000 0 0x10000 0x0 >; }; ctcm_rpu_core3: ctcm_rpu_core3@0x00000 { compatible = "qemu:memory-region"; container = <&tcm_core3>; qemu,ram = <1>; reg = <0x0 0x20000 0 0x10000 0x0 >; }; };

 tcm_cluster_a: tcm_cluster_a@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "qemu:memory-region"; tcm_core_0 { compatible = "qemu:memory-region"; alias = <&tcm_core0>; reg = <0x0 0x0 0x0 0x40000 0x0>; }; tcm_core_1 { compatible = "qemu:memory-region"; alias = <&tcm_core1>; reg = <0x0 0x40000 0x0 0x40000 0x0>; }; };
 tcm_cluster_b: tcm_cluster_b@0 { #address-cells = <2>; #size-cells = <2>; #priority-cells = <1>; compatible = "qemu:memory-region"; tcm_core_0 { compatible = "qemu:memory-region"; alias = <&tcm_core2>; reg = <0x0 0x0 0x0 0x40000 0x0>; }; tcm_core_1 { compatible = "qemu:memory-region"; alias = <&tcm_core3>; reg = <0x0 0x40000 0x0 0x40000 0x0>; }; };

 amba_r5_0: amba_r5@0 {
  downstream_tcm {
   compatible = "qemu:memory-region";
   alias = <&tcm_core0>;
   reg = <0x0 0x0 0x0 0x400000 0x1>;
  };
  downstream_gic0 {
   compatible = "qemu:memory-region";
   alias = <&mr_rpu_gic_a>;
   reg = <0x0 0xe2000000 0x0 0x140000 0x1>;
  };
 };

 amba_r5_1: amba_r5@1 {
  downstream_tcm {
   compatible = "qemu:memory-region";
   alias = <&tcm_core1>;
   reg = <0x0 0x0 0x0 0x400000 0x1>;
  };
  downstream_gic0 {
   compatible = "qemu:memory-region";
   alias = <&mr_rpu_gic_a>;
   reg = <0x0 0xe2000000 0x0 0x140000 0x1>;
  };
 };

 amba_r5_2: amba_r5@2 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;

  downstream_tcm {
   compatible = "qemu:memory-region";
   alias = <&tcm_core2>;
   reg = <0x0 0x0 0x0 0x400000 0x1>;
  };
  downstream_gic1 {
   compatible = "qemu:memory-region";
   alias = <&mr_rpu_gic_b>;
   reg = <0x0 0xe2000000 0x0 0x140000 0x1>;
  };
  downstream_amba {
   compatible = "qemu:memory-region";
   alias = <&amba_rpu>;

   reg = <0x0 0x0 0xffffffff 0xffffffff 0>;
  };
 };

 amba_r5_3: amba_r5@3 {
  #address-cells = <2>;
  #size-cells = <2>;
  #priority-cells = <1>;
  compatible = "simple-bus";
  ranges;

  downstream_tcm {
   compatible = "qemu:memory-region";
   alias = <&tcm_core3>;
   reg = <0x0 0x0 0x0 0x400000 0x1>;
  };
  downstream_gic1 {
   compatible = "qemu:memory-region";
   alias = <&mr_rpu_gic_b>;
   reg = <0x0 0xe2000000 0x0 0x140000 0x1>;
  };
  downstream_amba {
   compatible = "qemu:memory-region";
   alias = <&amba_rpu>;

   reg = <0x0 0x0 0xffffffff 0xffffffff 0>;
  };
 };

 rpu2_s_memattr: rpu2_s_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x208>; };
 rpu3_s_memattr: rpu3_s_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <1>; requester-id = <0x20c>; };

};

&amba {
  s_axi_tcm_a: s_axi_tcm_a@0 { compatible = "qemu:memory-region"; alias = <&tcm_cluster_a>; reg = <0x0 0xeba00000 0x0 0x800000 0x0>; };
  s_axi_tcm_b: s_axi_tcm_b@0 { compatible = "qemu:memory-region"; alias = <&tcm_cluster_b>; reg = <0x0 0xeba80000 0x0 0x800000 0x0>; };
};
# 58 "./board-versal-net-psx-virt.dts" 2
# 1 "./versal-net-boot-init.dtsi" 1
# 10 "./versal-net-boot-init.dtsi"
&amba{
 loader_write_0xF1110880:loader_write_cpu0_0x1@0xF1110880 { compatible = "loader"; addr = <0xF1110880>; data = <0x1>; data-len = <0x4>; cpu-num = <0>; attrs-debug = <1>; attrs-secure = <0>; attrs-requester-id = <0>; };
 loader_write_0xF111010C:loader_write_cpu0_0xFF@0xF111010C { compatible = "loader"; addr = <0xF111010C>; data = <0xFF>; data-len = <0x4>; cpu-num = <0>; attrs-debug = <1>; attrs-secure = <0>; attrs-requester-id = <0>; };
 loader_write_0xF12B0100:loader_write_cpu0_0x80C@0xF12B0100 { compatible = "loader"; addr = <0xF12B0100>; data = <0x80C>; data-len = <0x4>; cpu-num = <0>; attrs-debug = <1>; attrs-secure = <0>; attrs-requester-id = <0>; };
};
# 59 "./board-versal-net-psx-virt.dts" 2
# 1 "./versal-net-hnic.dtsi" 1
# 28 "./versal-net-hnic.dtsi"
&amba_pmc_pl {

 hnicx_npi_0: hnicx_npi_0@0xf6af0000 { compatible = "xlnx,hnicx_npi"; reg = <0x0 0xf6af0000 0x0 0x20000 0x1>; doc-limitations = "Just a stub"; };



 hnicx_pllpor_0: hnicx_pllpor_0@0xf6b30000 { compatible = "xlnx,noc-npi-dev"; reg = <0x0 0xf6b30000 0x0 0x10000 0x1>; custom = <1>; pcsr-status = <0x8011>; };
# 44 "./versal-net-hnic.dtsi"
};
# 60 "./board-versal-net-psx-virt.dts" 2
# 1 "./versal-pmx-shared-overlay.dtsi" 1
# 32 "./versal-pmx-shared-overlay.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 33 "./versal-pmx-shared-overlay.dtsi" 2
# 47 "./versal-pmx-shared-overlay.dtsi"
&pmc_rom {
 reg = <0x0 0xf0000000 0x0 0x40000 0x1>;
};

&pmc_ppu1_insn_ram {
 reg = <0x0 0xf0200000 0x0 0x80000 0x0>;
};

&pmc_ppu1_data_ram {
 reg = <0x0 0xf0280000 0x0 0x20000 0x0>;
};
# 61 "./board-versal-net-psx-virt.dts" 2
# 1 "./versal-pmx-system-overlay.dtsi" 1
# 32 "./versal-pmx-system-overlay.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 33 "./versal-pmx-system-overlay.dtsi" 2








&pmc_dma0_src {
 byte-align = <1>;
};

&pmc_dma0_dst {
 byte-align = <1>;
};

&pmc_dma1_src {
 byte-align = <1>;
};

&pmc_dma1_dst {
 byte-align = <1>;
};

&pmc_stream_switch {
 stream-connected-sha1 = <&pmc_sha3_1>;
};

&amba_pmc_sec {
 pmc_sha3_1: pmc_sha1@0xF1800000 {
  doc-status = "complete";
  compatible = "zynqmp,csu-sha3";
  reg = <0x0 0xF1800000 0x0 0x10000 0x0>;
 };
};

&amba_pmc_sys {
 pmc_clk_rst: pmc_clk_rst@0xf1260000 {
  compatible = "xlnx,pmx_crp";
 };

 pmc_analog@0xf1160000 {
  compatible = "xlnx,pmx_anlg";
  interrupts-extended = <&pmc_gic_proxy
     0 221 0>;
 };
};

&pmc_rsa {
 ram-nr-words = <256>;
};

&amba_pmc_iou {
 pmx_wwdt: wwdt@0xf03f0000 {
  compatible = "xlnx,versal-wwdt";
  reg = <0x0 0xf03f0000 0x0 0x10000 0x0>;
  pclk = <100000000>;
 };
};

&amba_pmc_pl {
 /delete-node/ cfu@0xf12b0000;






 dummy_cfu_mem: dummy_cfu_mem@0xf12b0000 {
  compatible = "qemu:memory-region";
  cfu: cfu@0x0 {
   doc-status = "partial";
   doc-comments = "Stub";
   doc-limitations = "No way to extract CFRAME data.";
   compatible = "xlnx,versal-cfu";




   reg = <0x0 (0xf12b0000 - 0xf12b0000) 0x0 0x10000 0x0
       0x0 (0xf12c0000 - 0xf12b0000) 0x0 0x1000 0x0
       0x0 (0xf1f80000 - 0xf12b0000) 0x0 0x40000 0x0
       >;
   chardev = "pmc-cfu";
   dma = <&amba_pmc>;
  };
 };
};

&amba_pmc {
 xmpu_pmc_cfu: xmpu_pmc_cfu@0xf1340000 {
  compatible = "xlnx,versal-xmpu";
  reg-extended = <
   &amba_pmc 0x0 0xf1340000 0x0 0x10000 0x0
   &amba_pmc_pl 0x0 0xf12b0000 0x0 (0x10000 + 0x1000) 0x2
   &amba_pmc_pl 0x0 0xf1f80000 0x0 0x40000 0x2
  >;
  protected-mr = <&dummy_cfu_mem>;
  mr-0 = <&amba_pmc_pl>;
  protected-base = <0xf12b0000>;
 };

 pmx_err_mng: pmx_err_mng@0xf1110000 {
  compatible = "xlnx,pmx-err-mng";
  reg = <0x0 (0xf1110000 + 0x20000) 0x0 0x10000 0x1>;
 };
};


&pmc_global {
       compatible = "xlnx,pmx_global";
};

&pmc_gic_proxy {
       max-ints = <256>;
};

&psm_gic_proxy {
       max-ints = <256>;
};
# 62 "./board-versal-net-psx-virt.dts" 2
# 1 "./versal-psx-shared-overlay.dtsi" 1
# 32 "./versal-psx-shared-overlay.dtsi"
# 1 "./versal.dtsh" 1
# 31 "./versal.dtsh"
# 1 "include/loader.dtsh" 1
# 32 "./versal.dtsh" 2
# 1 "./versal-irqs.dtsh" 1
# 32 "./versal-irqs.dtsh"
# 1 "./versal-psx-irqs.dtsh" 1
# 33 "./versal-irqs.dtsh" 2
# 1 "./include/ksb/ksb-versal-irq-aliases.dtsh" 1
# 34 "./versal-irqs.dtsh" 2
# 33 "./versal.dtsh" 2
# 1 "./versal-memmap.dtsh" 1
# 151 "./versal-memmap.dtsh"
# 1 "include/memmap/ksb/SSV_FC/ksb-gic-memmap.dtsh" 1
# 152 "./versal-memmap.dtsh" 2
# 1 "./versal-psx-memmap-aliases.dtsh" 1
# 153 "./versal-memmap.dtsh" 2
# 174 "./versal-memmap.dtsh"
# 1 "./versal-cpm-memmap.dtsh" 1
# 175 "./versal-memmap.dtsh" 2
# 34 "./versal.dtsh" 2
# 1 "./versal-resetmap.dtsh" 1
# 35 "./versal.dtsh" 2
# 1 "./versal-powermap.dtsh" 1
# 36 "./versal.dtsh" 2
# 1 "./versal-wiremap.dtsh" 1
# 37 "./versal.dtsh" 2
# 1 "./versal-smid.dtsh" 1
# 38 "./versal.dtsh" 2
# 33 "./versal-psx-shared-overlay.dtsi" 2
# 49 "./versal-psx-shared-overlay.dtsi"
&adma0 {
 reg = <0x0 0xffd00000 0x0 0x10000 0x0>;
};
&adma1 {
 reg = <0x0 0xffd10000 0x0 0x10000 0x0>;
};
&adma2 {
 reg = <0x0 0xffd20000 0x0 0x10000 0x0>;
};
&adma3{
 reg = <0x0 0xffd30000 0x0 0x10000 0x0>;
};
&adma4{
 reg = <0x0 0xffd40000 0x0 0x10000 0x0>;
};
&adma5{
 reg = <0x0 0xffd50000 0x0 0x10000 0x0>;
};
&adma6{
 reg = <0x0 0xffd60000 0x0 0x10000 0x0>;
};
&adma7{
 reg = <0x0 0xffd70000 0x0 0x10000 0x0>;
};

&ipi {
 interrupts = <(4000 + 18)
        (3000 + 28)
        57 58
        59 60
        61 62
        63
        (3000 + 29)
        70
        64
        65
        66
        67
        68
        69>;
 num-master-ids = <32>;
};

/ {
 usb1_memattr: usb1_ma { doc-ignore = <1>; compatible = "qemu:memory-transaction-attr"; secure = <0>; requester-id = <0x232>; };
};

&dwc3_0 {
 reset-gpios = <&crl 3>;
};

&amba_lpd {
 dwc3_1: usb2@USB2_0_XHCI1 {
  compatible = "usb_dwc3";
  reg = <0x0 (0xf1c00000 + 0xC100) 0x0 0x600 0x0 0x0 0xf1c00000 0x0 0x100000 0x0>;
  interrupts = <34 35 36 37>;
  dma = <&smmu_tbu0>;
  memattr = <&usb1_memattr>;
  reset-gpios = <&crl 4>;
  intrs = <4>;
  slots = <2>;
 };
};
# 63 "./board-versal-net-psx-virt.dts" 2
# 73 "./board-versal-net-psx-virt.dts"
&cpu0 { generic-timer-frequency = <100000000>; };
&cpu1 { generic-timer-frequency = <100000000>; };
&cpu2 { generic-timer-frequency = <100000000>; };
&cpu3 { generic-timer-frequency = <100000000>; };
&cpu4 { generic-timer-frequency = <100000000>; };
&cpu5 { generic-timer-frequency = <100000000>; };
&cpu6 { generic-timer-frequency = <100000000>; };
&cpu7 { generic-timer-frequency = <100000000>; };

&cpu8 { generic-timer-frequency = <100000000>; };
&cpu9 { generic-timer-frequency = <100000000>; };
&cpu10 { generic-timer-frequency = <100000000>; };
&cpu11 { generic-timer-frequency = <100000000>; };
&cpu12 { generic-timer-frequency = <100000000>; };
&cpu13 { generic-timer-frequency = <100000000>; };
&cpu14 { generic-timer-frequency = <100000000>; };
&cpu15 { generic-timer-frequency = <100000000>; };
# 110 "./board-versal-net-psx-virt.dts"
&rpu_ctrl_a {
 tcm-mr = <&s_axi_tcm_a>;
};
&rpu_ctrl_a0 {
 core = <&rpu_cpu0>;
};
&rpu_ctrl_a1 {
 core = <&rpu_cpu1>;
};

&rpu_ctrl_b {
 tcm-mr = <&s_axi_tcm_b>;
};
&rpu_ctrl_b0 {
 core = <&rpu_cpu2>;
};
&rpu_ctrl_b1 {
 core = <&rpu_cpu3>;
};

&pmc_tap {
 platform-ver = <0x5>;
};

&amba_pmc_pl {

 npi_ddrmc_ub4: npi_ddrmc_ub4@0xf6f70000 { doc-limitations = "Only the uB rst is supported"; compatible = "xlnx,ddrmc5_ub"; reg = <0x0 0xf6f70000 0x0 0x40000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; #gpio-cells = <1>; gpio-controller; };
 npi_ddrmc_main4: npi_ddrmc_main4@0xf6f40000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-main"; reg = <0x0 0xf6f40000 0x0 0x10000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; };
 npi_ddrmc_noc4: npi_ddrmc_noc4@0xf6f50000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-noc"; reg = <0x0 0xf6f50000 0x0 0x20000 0xffffffff>; reset-gpios = <&pmc_clk_rst 15 >; };


 npi_ddrmc_ub5: npi_ddrmc_ub5@0xf7060000 { doc-limitations = "Only the uB rst is supported"; compatible = "xlnx,ddrmc5_ub"; reg = <0x0 0xf7060000 0x0 0x40000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; #gpio-cells = <1>; gpio-controller; };
 npi_ddrmc_main5: npi_ddrmc_main5@0xf7030000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-main"; reg = <0x0 0xf7030000 0x0 0x10000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; };
 npi_ddrmc_noc5: npi_ddrmc_noc5@0xf7040000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-noc"; reg = <0x0 0xf7040000 0x0 0x20000 0xffffffff>; reset-gpios = <&pmc_clk_rst 15 >; };


 npi_ddrmc_ub6: npi_ddrmc_ub6@0xf7320000 { doc-limitations = "Only the uB rst is supported"; compatible = "xlnx,ddrmc5_ub"; reg = <0x0 0xf7320000 0x0 0x40000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; #gpio-cells = <1>; gpio-controller; };
 npi_ddrmc_main6: npi_ddrmc_main6@0xf72f0000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-main"; reg = <0x0 0xf72f0000 0x0 0x10000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; };
 npi_ddrmc_noc6: npi_ddrmc_noc6@0xf7300000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-noc"; reg = <0x0 0xf7300000 0x0 0x20000 0xffffffff>; reset-gpios = <&pmc_clk_rst 15 >; };


 npi_ddrmc_ub7: npi_ddrmc_ub7@0xf7400000 { doc-limitations = "Only the uB rst is supported"; compatible = "xlnx,ddrmc5_ub"; reg = <0x0 0xf7400000 0x0 0x40000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; #gpio-cells = <1>; gpio-controller; };
 npi_ddrmc_main7: npi_ddrmc_main7@0xf73d0000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-main"; reg = <0x0 0xf73d0000 0x0 0x10000 0x1>; reset-gpios = <&pmc_clk_rst 15 >; };
 npi_ddrmc_noc7: npi_ddrmc_noc7@0xf73e0000 { doc-limitations = "Just a stub"; compatible = "xlnx,versal-ddrmc-noc"; reg = <0x0 0xf73e0000 0x0 0x20000 0xffffffff>; reset-gpios = <&pmc_clk_rst 15 >; };

};
# 33 "board-versal-net-psx-spp-1.4.dts" 2

&pmc_tap {
 platform-ver = <0x5>;
};
