

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s'
================================================================
* Date:           Fri Aug  5 17:06:52 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.977 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106| 0.530 us | 0.530 us |  106|  106|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       27|       27|         9|          -|          -|     3|    no    |
        | + Loop 1.1      |        6|        6|         3|          -|          -|     2|    no    |
        |- Loop 2         |       52|       52|        26|          -|          -|     2|    no    |
        | + Loop 2.1      |       24|       24|         8|          -|          -|     3|    no    |
        |  ++ Loop 2.1.1  |        6|        6|         2|          -|          -|     3|    no    |
        |- Loop 3         |       24|       24|         8|          -|          -|     3|    no    |
        | + Loop 3.1      |        6|        6|         2|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     320|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        0|      -|       32|     195|    0|
|Multiplexer          |        -|      -|        -|     233|    -|
|Register             |        -|      -|      101|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|      133|     748|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory            |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer_in_row_Array_V_1_0_0_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerbkb  |        0|   0|  32|    0|    34|   16|     1|          544|
    |layer_in_row_Array_V_1_0_1_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerbkb  |        0|   0|  32|    0|    34|   16|     1|          544|
    |layer_in_row_Array_V_1_0_2_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerbkb  |        0|   0|  32|    0|    34|   16|     1|          544|
    |layer_in_row_Array_V_1_1_0_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerbkb  |        0|   0|  32|    0|    34|   16|     1|          544|
    |layer_in_row_Array_V_1_1_1_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerbkb  |        0|   0|  32|    0|    34|   16|     1|          544|
    |layer_in_row_Array_V_1_1_2_U  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerbkb  |        0|   0|  32|    0|    34|   16|     1|          544|
    |tmpinput_V_U                  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpinhbi  |        0|  32|   3|    0|     9|   16|     1|          144|
    +------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                         |                                                              |        0|  32| 195|    0|   213|  112|     7|         3408|
    +------------------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln126_10_fu_531_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln126_11_fu_536_p2  |     +    |      0|  0|  10|           5|           5|
    |add_ln126_12_fu_541_p2  |     +    |      0|  0|  10|           5|           5|
    |add_ln126_9_fu_522_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln126_fu_470_p2     |     +    |      0|  0|  12|           2|           4|
    |add_ln134_1_fu_629_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln134_fu_619_p2     |     +    |      0|  0|  12|           4|           3|
    |add_ln156_fu_311_p2     |     +    |      0|  0|  10|           5|           5|
    |add_ln203_3_fu_413_p2   |     +    |      0|  0|  10|           5|           5|
    |add_ln203_4_fu_638_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln203_fu_266_p2     |     +    |      0|  0|  12|           4|           3|
    |i0_3_fu_438_p2          |     +    |      0|  0|   9|           2|           1|
    |i0_fu_247_p2            |     +    |      0|  0|   9|           2|           1|
    |i1_5_fu_565_p2          |     +    |      0|  0|   9|           2|           1|
    |i1_6_fu_486_p2          |     +    |      0|  0|   9|           2|           1|
    |i1_fu_418_p2            |     +    |      0|  0|   9|           2|           1|
    |i2_3_fu_516_p2          |     +    |      0|  0|   9|           2|           1|
    |i2_fu_613_p2            |     +    |      0|  0|   9|           2|           1|
    |sub_ln126_fu_460_p2     |     -    |      0|  0|  12|           4|           4|
    |sub_ln156_fu_305_p2     |     -    |      0|  0|  10|           5|           5|
    |sub_ln158_fu_385_p2     |     -    |      0|  0|  11|           3|           2|
    |sub_ln203_1_fu_407_p2   |     -    |      0|  0|  10|           5|           5|
    |sub_ln203_fu_597_p2     |     -    |      0|  0|  15|           5|           5|
    |ap_condition_151        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_166        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln122_fu_432_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln124_fu_480_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln125_fu_510_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln131_fu_559_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln133_fu_607_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln151_fu_241_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln154_fu_277_p2    |   icmp   |      0|  0|   8|           2|           2|
    |xor_ln156_fu_283_p2     |    xor   |      0|  0|   2|           2|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 320|         105|          98|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |DataOut_V_0_reg_168  |  33|          6|   16|         96|
    |ap_NS_fsm            |  59|         14|    1|         14|
    |i0_0_i_reg_186       |   9|          2|    2|          4|
    |i0_0_reg_144         |   9|          2|    2|          4|
    |i11_0_i_reg_219      |   9|          2|    2|          4|
    |i1_0_i_reg_197       |   9|          2|    2|          4|
    |i1_0_reg_156         |   9|          2|    2|          4|
    |i22_0_i_reg_230      |   9|          2|    2|          4|
    |i2_0_i_reg_208       |   9|          2|    2|          4|
    |output_V_address0    |  21|          4|    5|         20|
    |output_V_d0          |  15|          3|   16|         48|
    |tmpinput_V_address0  |  27|          5|    4|         20|
    |tmpinput_V_d0        |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 233|         49|   72|        274|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |DataOut_V_0_reg_168    |  16|   0|   16|          0|
    |add_ln126_10_reg_766   |   6|   0|    6|          0|
    |add_ln134_1_reg_802    |   5|   0|    5|          0|
    |add_ln203_3_reg_712    |   5|   0|    5|          0|
    |ap_CS_fsm              |  13|   0|   13|          0|
    |i0_0_i_reg_186         |   2|   0|    2|          0|
    |i0_0_reg_144           |   2|   0|    2|          0|
    |i0_3_reg_725           |   2|   0|    2|          0|
    |i0_reg_655             |   2|   0|    2|          0|
    |i11_0_i_reg_219        |   2|   0|    2|          0|
    |i1_0_i_reg_197         |   2|   0|    2|          0|
    |i1_0_reg_156           |   2|   0|    2|          0|
    |i1_5_reg_779           |   2|   0|    2|          0|
    |i1_6_reg_743           |   2|   0|    2|          0|
    |i1_reg_717             |   2|   0|    2|          0|
    |i22_0_i_reg_230        |   2|   0|    2|          0|
    |i2_0_i_reg_208         |   2|   0|    2|          0|
    |i2_3_reg_761           |   2|   0|    2|          0|
    |i2_reg_797             |   2|   0|    2|          0|
    |or_ln1_reg_748         |   4|   0|    5|          1|
    |or_ln_reg_784          |   4|   0|    5|          1|
    |sext_ln126_reg_730     |   5|   0|    5|          0|
    |sub_ln203_reg_789      |   5|   0|    5|          0|
    |zext_ln126_14_reg_735  |   4|   0|    5|          1|
    |zext_ln126_15_reg_753  |   4|   0|    6|          2|
    |zext_ln203_reg_665     |   2|   0|    5|          3|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 101|   0|  109|          8|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config2> | return value |
|data_V_address0    | out |    2|  ap_memory |                        data_V                       |     array    |
|data_V_ce0         | out |    1|  ap_memory |                        data_V                       |     array    |
|data_V_q0          |  in |   16|  ap_memory |                        data_V                       |     array    |
|output_V_address0  | out |    5|  ap_memory |                       output_V                      |     array    |
|output_V_ce0       | out |    1|  ap_memory |                       output_V                      |     array    |
|output_V_we0       | out |    1|  ap_memory |                       output_V                      |     array    |
|output_V_d0        | out |   16|  ap_memory |                       output_V                      |     array    |
|output_V_q0        |  in |   16|  ap_memory |                       output_V                      |     array    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+

