# SingleCycleCpuMips
A MIPS single-cycle CPU made from scratch in SystemVerilog.
