// Seed: 3042897155
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input wire id_5,
    output wor id_6,
    input uwire id_7,
    output wire id_8,
    input uwire id_9,
    input tri id_10,
    input supply1 id_11,
    output tri0 id_12,
    input tri1 id_13
    , id_26,
    input wand id_14,
    input uwire id_15,
    input wand id_16,
    input uwire id_17,
    input supply1 id_18,
    input wand id_19,
    output wor id_20,
    input supply0 id_21,
    input uwire id_22,
    output supply0 id_23,
    input tri id_24
);
  assign id_12 = id_16;
  module_0(
      id_26, id_26, id_26, id_26, id_26, id_26, id_26
  );
endmodule
