Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Aug 19 13:11:20 2022
| Host         : S-72-204-08 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file neander_control_sets_placed.rpt
| Design       : neander
| Device       : xc7k70t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |               8 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------+------------------+----------------+
|     Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------+------------------+------------------+----------------+
|  ULA_reg[7]_i_2_n_0 |               |                  |                2 |              8 |
|  clk_IBUF_BUFG      |               | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG      | cargaAC_IBUF  | rst_IBUF         |                3 |              8 |
|  clk_IBUF_BUFG      | cargaRI_IBUF  | rst_IBUF         |                2 |              8 |
+---------------------+---------------+------------------+------------------+----------------+


