/*
 * Copyright (C) 2019 Variscite Ltd. - https://www.variscite.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/ {
	chosen {
		stdout-path = &uart1;
	};
	
	//leds {
	//	compatible = "gpio-leds";
	//	pinctrl-names = "default";
	//	pinctrl-0 = <&pinctrl_gpio_leds>;
	//
	//	gpled2 {
	//		gpios = <&gpio1 25 GPIO_ACTIVE_HIGH>;
	//		linux,default-trigger = "heartbeat";
	//	};
	//};
	
	watchdog {
		compatible = "linux,wdt-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_leds>;	
		gpios = <&gpio1 25 GPIO_ACTIVE_HIGH>;
		hw_algo = "toggle";
		hw_margin_ms = <1600>;
		status = "okay";
	};
	
	
	gpio_jtag {
		compatible = "gpio-jtag";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_jtag>;
		status = "okay";

		gpio_jtag_tck {
			gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
		};
		gpio_jtag_tms {
			gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
		};
		gpio_jtag_tdi {
			gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
		};
		gpio_jtag_tdo {
			gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
		};
	};	
	
	gpio_jtag_en {
		compatible = "gpio-jtag-en";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_jtag_en>;
		status = "okay";
		
		gpio_jtag_en {
			gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
		};
	};

	///* Test PPS-GEN */
	pps-gen {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pps>;
		compatible = "pps-gen-gpio";
		pps-gen-gpio = <&gpio1 27 GPIO_ACTIVE_HIGH>;
		
		/*assert-falling-edge;*/
	};	
		
};

&gpio1 {
	//gpio-reserved-ranges = <1 4>;
	
};

&i2c1 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
};

&iomuxc_snvs {
	pinctrl_gpio_jtag_en: gpio_jtag_engrp {
		fsl,pins = <
			MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01	0x1b0b1
		>;
	};
};

&iomuxc {
	pinctrl_gpio_leds: gpio_ledsgrp {
		fsl,pins = <
			MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25	0x1b0b0	 /* GPLED2 */
		>;
	};
	

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6UL_PAD_CSI_PIXCLK__I2C1_SCL		0x4001b8b0
			MX6UL_PAD_CSI_MCLK__I2C1_SDA		0x4001b8b0
		>;
	};

	pinctrl_lcdif_ctrl: lcdifctrlgrp {
		fsl,pins = <
			MX6UL_PAD_LCD_CLK__LCDIF_CLK		0x79
			MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE	0x79
		>;
	};

	pinctrl_lcdif_dat: lcdifdatgrp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA00__LCDIF_DATA00	0x79
			MX6UL_PAD_LCD_DATA01__LCDIF_DATA01	0x79
			MX6UL_PAD_LCD_DATA02__LCDIF_DATA02	0x79
			MX6UL_PAD_LCD_DATA03__LCDIF_DATA03	0x79
			MX6UL_PAD_LCD_DATA04__LCDIF_DATA04	0x79
			MX6UL_PAD_LCD_DATA05__LCDIF_DATA05	0x79
			MX6UL_PAD_LCD_DATA06__LCDIF_DATA06	0x79
			MX6UL_PAD_LCD_DATA07__LCDIF_DATA07	0x79
			MX6UL_PAD_LCD_DATA08__LCDIF_DATA08	0x79
			MX6UL_PAD_LCD_DATA09__LCDIF_DATA09	0x79
			MX6UL_PAD_LCD_DATA10__LCDIF_DATA10	0x79
			MX6UL_PAD_LCD_DATA11__LCDIF_DATA11	0x79
			MX6UL_PAD_LCD_DATA12__LCDIF_DATA12	0x79
			MX6UL_PAD_LCD_DATA13__LCDIF_DATA13	0x79
			MX6UL_PAD_LCD_DATA14__LCDIF_DATA14	0x79
			MX6UL_PAD_LCD_DATA15__LCDIF_DATA15	0x79
			MX6UL_PAD_LCD_DATA16__LCDIF_DATA16	0x79
			MX6UL_PAD_LCD_DATA17__LCDIF_DATA17	0x79
			MX6UL_PAD_LCD_DATA18__LCDIF_DATA18	0x79
			MX6UL_PAD_LCD_DATA19__LCDIF_DATA19	0x79
			MX6UL_PAD_LCD_DATA20__LCDIF_DATA20	0x79
			MX6UL_PAD_LCD_DATA21__LCDIF_DATA21	0x79
			MX6UL_PAD_LCD_DATA22__LCDIF_DATA22	0x79
			MX6UL_PAD_LCD_DATA23__LCDIF_DATA23	0x79
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	0x1b0b1
			MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	0x1b0b1
		>;
	};
	
	pinctrl_ecspi2_1: ecspi2grp {
		fsl,pins = <
			MX6UL_PAD_UART5_RX_DATA__ECSPI2_MISO	0x100b1
			MX6UL_PAD_UART5_TX_DATA__ECSPI2_MOSI	0x100b1
			MX6UL_PAD_UART4_TX_DATA__ECSPI2_SCLK	0x100b1
			MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29		0x100b1
		>;
	};
	
	pinctrl_gpio_jtag: gpio_jtaggrp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x1b0b1
			MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0x1b0b1
			MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0x1b0b1
			MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0x1b0b1
		>;
	};
	
	pinctrl_pps: gpio_ppsgrp {
		fsl,pins = <
			MX6UL_PAD_UART3_RTS_B__GPIO1_IO27	0x1b0b1
		>;
	};
	/* Test UART for 485 and Zigbee*/
	/*
	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX6UL_PAD_CSI_DATA00__UART5_DCE_TX	0x1b0b1
			MX6UL_PAD_CSI_DATA01__UART5_DCE_RX	0x1b0b1
			MX6UL_PAD_GPIO1_IO08__UART5_DCE_RTS	0x1b0b1
			MX6UL_PAD_GPIO1_IO09__UART5_DCE_CTS	0x1b0b1			
		>;
	};
	*/
};

/* Test UART for 485 */
/*
&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	fsl,uart-has-rtscts;
	status = "okay";
};
*/
/* Test UART for Zigbee */
/*
&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	fsl,uart-has-rtscts;
	status = "okay";
};
*/


&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
		     &pinctrl_lcdif_ctrl>;
	display = <&display0>;
	interface_pix_fmt = "RGB24";
	status = "okay";

	display0: display {
		bits-per-pixel = <24>;
		bus-width = <24>;

		display-timings {
			native-mode = <&timing0>;
			timing0: timing0 {
				clock-frequency =<33000000>;
				hactive = <800>;
				vactive = <480>;
				hfront-porch = <40>;
				hback-porch = <88>;
				hsync-len = <128>;
				vback-porch = <33>;
				vfront-porch = <10>;
				vsync-len = <2>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};


&snvs_pwrkey {
	status = "disabled";
};

&tsc {
	status = "disabled";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio1 29 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2_1>;
	status = "okay";

	chip1:spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <1000000>;
		reg = <0>;
	};
};