/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell HVT periphery */
/*# Library Name   : ts1n28hpcphvtb16384x36m8sso (user specify : TS1N28HPCPHVTB16384X36M8SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 15:14:06										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcphvtb16384x36m8sso_ssg0p9vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.900000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.900000 ;
    operating_conditions ( "ssg0p9vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.900000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p9vm40c ;
    default_max_transition : 0.567000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_13_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 14 ;
    bit_from : 13 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_35_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 36 ;
    bit_from : 35 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPHVTB16384X36M8SSO ) {
    memory () {
        type : ram ;
        address_width : 14 ;
        word_width : 36 ;
    }
    area : 121799.317950 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002628 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "2.896767" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "161.003700" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "12.031910, 12.046210, 12.070210, 12.087910, 12.164510" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.931097, 0.930537, 0.940592, 0.960777, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "12.031910, 12.046210, 12.070210, 12.087910, 12.164510" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000935 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "1.008504" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "12.285630" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.247005, 1.260205, 1.274305, 1.299605, 1.372605" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.931097, 0.930537, 0.940592, 0.960777, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.247005, 1.260205, 1.274305, 1.299605, 1.372605" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_35_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.007830, 0.007830, 0.007830, 0.007830, 0.007830" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005580, 0.005580, 0.005580, 0.005580, 0.005580" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "3.500449, 3.541949, 3.593749, 3.788949, 4.266349",\
              "3.512049, 3.553549, 3.605349, 3.800549, 4.277949",\
              "3.526849, 3.568349, 3.620149, 3.815349, 4.292749",\
              "3.551249, 3.592749, 3.644549, 3.839749, 4.317149",\
              "3.613749, 3.655249, 3.707049, 3.902249, 4.379649"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.017500, 0.038900, 0.054900, 0.134200, 0.333200" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "3.325345, 3.366845, 3.418645, 3.613845, 4.091245",\
              "3.336945, 3.378445, 3.430245, 3.625445, 4.102845",\
              "3.351745, 3.393245, 3.445045, 3.640245, 4.117645",\
              "3.376145, 3.417645, 3.469445, 3.664645, 4.142045",\
              "3.438645, 3.480145, 3.531945, 3.727145, 4.204545"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.017300, 0.038100, 0.053900, 0.131900, 0.327400" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.639016, 0.651706, 0.666646, 0.723976, 0.866356",\
              "0.649636, 0.662326, 0.677266, 0.734596, 0.876976",\
              "0.659716, 0.672406, 0.687346, 0.744676, 0.887056",\
              "0.671236, 0.683926, 0.698866, 0.756196, 0.898576",\
              "0.695446, 0.708136, 0.723076, 0.780406, 0.922786"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.639016, 0.651706, 0.666646, 0.723976, 0.866356",\
              "0.649636, 0.662326, 0.677266, 0.734596, 0.876976",\
              "0.659716, 0.672406, 0.687346, 0.744676, 0.887056",\
              "0.671236, 0.683926, 0.698866, 0.756196, 0.898576",\
              "0.695446, 0.708136, 0.723076, 0.780406, 0.922786"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.011400, 0.035900, 0.067300, 0.193400, 0.509700" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.011400, 0.035900, 0.067300, 0.193400, 0.509700" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.917480, 0.936056, 0.965540, 1.080884, 1.369460",\
              "0.928820, 0.947396, 0.976880, 1.092224, 1.380800",\
              "0.940592, 0.959168, 0.988652, 1.103996, 1.392572",\
              "0.955064, 0.973640, 1.003124, 1.118468, 1.407044",\
              "0.982712, 1.001288, 1.030772, 1.146116, 1.434692"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.015100, 0.055800, 0.112600, 0.328400, 0.880200" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.917480, 0.936056, 0.965540, 1.080884, 1.369460",\
              "0.928820, 0.947396, 0.976880, 1.092224, 1.380800",\
              "0.940592, 0.959168, 0.988652, 1.103996, 1.392572",\
              "0.955064, 0.973640, 1.003124, 1.118468, 1.407044",\
              "0.982712, 1.001288, 1.030772, 1.146116, 1.434692"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.015100, 0.055800, 0.112600, 0.328400, 0.880200" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.567000 ;
        capacitance : 0.047482 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.164110, 0.176318, 0.194239, 0.235000, 0.708750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.199014, 0.212678, 0.229254, 0.255686, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.931097, 0.930537, 0.940592, 0.960777, 1.771875" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.931097, 0.930537, 0.940592, 0.960777, 1.771875" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "13.517010" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "16.365870" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.067950" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000824 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.038160" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.044550" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.151922, 0.166307, 0.183212, 0.209882, 0.307217",\
              "0.151922, 0.166307, 0.183212, 0.209882, 0.307217",\
              "0.151607, 0.165992, 0.182897, 0.209567, 0.306902",\
              "0.151712, 0.166097, 0.183002, 0.209672, 0.307007",\
              "0.151712, 0.166097, 0.183002, 0.209672, 0.307007"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.151922, 0.166307, 0.183212, 0.209882, 0.307217",\
              "0.151922, 0.166307, 0.183212, 0.209882, 0.307217",\
              "0.151607, 0.165992, 0.182897, 0.209567, 0.306902",\
              "0.151712, 0.166097, 0.183002, 0.209672, 0.307007",\
              "0.151712, 0.166097, 0.183002, 0.209672, 0.307007"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100360, 0.086390, 0.072310, 0.050970, 0.026000",\
              "0.113010, 0.099040, 0.084960, 0.063620, 0.026000",\
              "0.124560, 0.110590, 0.096510, 0.075170, 0.026000",\
              "0.138200, 0.124230, 0.110150, 0.088810, 0.028530",\
              "0.167900, 0.153930, 0.139850, 0.118510, 0.058230"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100360, 0.086390, 0.072310, 0.050970, 0.026000",\
              "0.113010, 0.099040, 0.084960, 0.063620, 0.026000",\
              "0.124560, 0.110590, 0.096510, 0.075170, 0.026000",\
              "0.138200, 0.124230, 0.110150, 0.088810, 0.028530",\
              "0.167900, 0.153930, 0.139850, 0.118510, 0.058230"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001039 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.017100" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.018630" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086497, 0.100357, 0.115267, 0.143302, 0.227512",\
              "0.086497, 0.100357, 0.115267, 0.143302, 0.227512",\
              "0.086602, 0.100462, 0.115372, 0.143407, 0.227617",\
              "0.086497, 0.100357, 0.115267, 0.143302, 0.227512",\
              "0.086497, 0.100357, 0.115267, 0.143302, 0.227512"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086497, 0.100357, 0.115267, 0.143302, 0.227512",\
              "0.086497, 0.100357, 0.115267, 0.143302, 0.227512",\
              "0.086602, 0.100462, 0.115372, 0.143407, 0.227617",\
              "0.086497, 0.100357, 0.115267, 0.143302, 0.227512",\
              "0.086497, 0.100357, 0.115267, 0.143302, 0.227512"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103710, 0.090840, 0.078850, 0.060700, 0.026000",\
              "0.116250, 0.103380, 0.091390, 0.073240, 0.027590",\
              "0.127580, 0.114710, 0.102720, 0.084570, 0.038920",\
              "0.141220, 0.128350, 0.116360, 0.098210, 0.052560",\
              "0.170920, 0.158050, 0.146060, 0.127910, 0.082260"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103710, 0.090840, 0.078850, 0.060700, 0.026000",\
              "0.116250, 0.103380, 0.091390, 0.073240, 0.027590",\
              "0.127580, 0.114710, 0.102720, 0.084570, 0.038920",\
              "0.141220, 0.128350, 0.116360, 0.098210, 0.052560",\
              "0.170920, 0.158050, 0.146060, 0.127910, 0.082260"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_13_to_0 ;
        direction : input ;
        capacitance : 0.000747 ;
        pin ( A[13:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.008910" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010890" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.120088, 0.134893, 0.150748, 0.179203, 0.262363",\
              "0.120298, 0.135103, 0.150958, 0.179413, 0.262573",\
              "0.120193, 0.134998, 0.150853, 0.179308, 0.262468",\
              "0.119983, 0.134788, 0.150643, 0.179098, 0.262258",\
              "0.120193, 0.134998, 0.150853, 0.179308, 0.262468"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.120088, 0.134893, 0.150748, 0.179203, 0.262363",\
              "0.120298, 0.135103, 0.150958, 0.179413, 0.262573",\
              "0.120193, 0.134998, 0.150853, 0.179308, 0.262468",\
              "0.119983, 0.134788, 0.150643, 0.179098, 0.262258",\
              "0.120193, 0.134998, 0.150853, 0.179308, 0.262468"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105470, 0.094580, 0.084790, 0.070710, 0.038920",\
              "0.118010, 0.107120, 0.097330, 0.083250, 0.051460",\
              "0.129340, 0.118450, 0.108660, 0.094580, 0.062790",\
              "0.142980, 0.132090, 0.122300, 0.108220, 0.076430",\
              "0.172790, 0.161900, 0.152110, 0.138030, 0.106240"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105470, 0.094580, 0.084790, 0.070710, 0.038920",\
              "0.118010, 0.107120, 0.097330, 0.083250, 0.051460",\
              "0.129340, 0.118450, 0.108660, 0.094580, 0.062790",\
              "0.142980, 0.132090, 0.122300, 0.108220, 0.076430",\
              "0.172790, 0.161900, 0.152110, 0.138030, 0.106240"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000852 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.009000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010350" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075336, 0.091896, 0.108571, 0.137436, 0.222421",\
              "0.062686, 0.079246, 0.095921, 0.124786, 0.209771",\
              "0.045321, 0.061881, 0.078556, 0.107421, 0.192406",\
              "0.031500, 0.031500, 0.045781, 0.074646, 0.159631",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.070276"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075336, 0.091896, 0.108571, 0.137436, 0.222421",\
              "0.062686, 0.079246, 0.095921, 0.124786, 0.209771",\
              "0.045321, 0.061881, 0.078556, 0.107421, 0.192406",\
              "0.031500, 0.031500, 0.045781, 0.074646, 0.159631",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.070276"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.115826, 0.101451, 0.086386, 0.062811, 0.031500",\
              "0.128936, 0.114561, 0.099496, 0.075921, 0.031500",\
              "0.148371, 0.133996, 0.118931, 0.095356, 0.032106",\
              "0.182066, 0.167691, 0.152626, 0.129051, 0.065801",\
              "0.275676, 0.261301, 0.246236, 0.222661, 0.159411"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.115826, 0.101451, 0.086386, 0.062811, 0.031500",\
              "0.128936, 0.114561, 0.099496, 0.075921, 0.031500",\
              "0.148371, 0.133996, 0.118931, 0.095356, 0.032106",\
              "0.182066, 0.167691, 0.152626, 0.129051, 0.065801",\
              "0.275676, 0.261301, 0.246236, 0.222661, 0.159411"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 3.591180 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 16.248240 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 16.546770 ;
    }
}
}
