# do latch_74HC373.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:11 on Dec 25,2021
# vlog -work work latch_74HC373.vo 
# -- Compiling module latch_74HC373
# 
# Top level modules:
# 	latch_74HC373
# End time: 12:20:11 on Dec 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:11 on Dec 25,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module latch_74HC373_vlg_vec_tst
# 
# Top level modules:
# 	latch_74HC373_vlg_vec_tst
# End time: 12:20:11 on Dec 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L arriaii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.latch_74HC373_vlg_vec_tst 
# Start time: 12:20:11 on Dec 25,2021
# Loading work.latch_74HC373_vlg_vec_tst
# Loading work.latch_74HC373
# Loading arriaii_ver.arriaii_io_obuf
# Loading arriaii_ver.arriaii_io_ibuf
# Loading arriaii_ver.arriaii_clkena
# Loading arriaii_ver.arriaii_ena_reg
# Loading arriaii_ver.arriaii_and2
# Loading arriaii_ver.arriaii_lcell_comb
# after#23
# ** Note: $finish    : Waveform.vwf.vt(49)
#    Time: 1 us  Iteration: 0  Instance: /latch_74HC373_vlg_vec_tst
# End time: 12:20:12 on Dec 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
