#Build: Fabric Compiler 2021.4-SP1.2, Build 96435, May 30 04:40 2022
#Install: E:\pango\PDS_2021.4-SP1.2\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HFJ50FN
Generated by Fabric Compiler (version 2021.4-SP1.2 build 96435) at Wed Sep  7 11:50:34 2022
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'locked' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_en_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_en_tb' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_pll_clk/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT1] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 10.000000 20.000000} -add
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT1] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 10.000000 20.000000} -add successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT0] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e1:CLKOUT0] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on u_ram_wr/N15_inv (bmsINV).
I: Constant propagation done on u_ram_wr/N15_inv_1 (bmsINV).
I: Constant propagation done on u_ram_wr/N15_inv_2 (bmsINV).
I: Constant propagation done on u_ram_wr/N15_inv_3 (bmsINV).
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N4_mux2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N4_mux4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N4_mux2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N4_mux4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N4_mux3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N4_mux5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N4_mux3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N4_mux5'.
Executing : mod-gen successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (119.3%)

Start logic-optimization.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N52[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[4]'.
Executing : logic-optimization successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (85.9%)

Start tech-mapping phase 1.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[0]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[1]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[2]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[3]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[4]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[5]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[6]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N53[7]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[0]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[1]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[2]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[3]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_rd/N37[4]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[0]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[1]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[2]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[3]_1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'u_ram_wr/N54[4]_1'.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (285.3%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.048s wall, 0.047s user + 0.000s system = 0.047s CPU (97.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N0_0
W: Unable to honor max fanout constraint for gtp_inv driven net N0_0

Cell Usage:
GTP_DFF_C                    30 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                      7 uses
GTP_LUT3                      4 uses
GTP_LUT4                      4 uses
GTP_LUT5                      3 uses
GTP_LUT5CARRY                18 uses
GTP_PLL_E1                    1 use

I/O ports: 33
GTP_INBUF                   2 uses
GTP_OUTBUF                 31 uses

Mapping Summary:
Total LUTs: 38 of 17536 (0.22%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 38
Total Registers: 30 of 26304 (0.11%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 33 of 240 (13.75%)


Number of unique control sets : 2
  CLK(nt_clk_25m), C(~nt_sys_rst_n)                : 11
  CLK(nt_clk_50m), C(~nt_sys_rst_n)                : 19


Number of DFF:CLK Signals : 2
  nt_clk_25m(from GTP_PLL_E1:CLKOUT1)              : 11
  nt_clk_50m(from GTP_PLL_E1:CLKOUT0)              : 19

Number of DFF:CP Signals : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 30

Design 'ip_2port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_2port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'locked' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_addr_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_en_tb' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_addr_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_data_tb[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wr_en_tb' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 3.000 sec
Action synthesize: CPU time elapsed is 2.156 sec
Action synthesize: Process CPU time elapsed is 2.156 sec
Current time: Wed Sep  7 11:50:36 2022
Action synthesize: Peak memory pool usage is 201,146,368 bytes
