// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/11/2024 19:50:51"

// 
// Device: Altera EP2C5T144C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processador (
	clk,
	reset,
	dataOut,
	RAMOut,
	I_data,
	ALU_Sel,
	RF_Waddr,
	RF_RPaddr,
	RAM_addr,
	I_rd,
	RAM_en,
	RAM_rw);
input 	clk;
input 	reset;
output 	[7:0] dataOut;
output 	[7:0] RAMOut;
output 	[15:0] I_data;
output 	[1:0] ALU_Sel;
output 	[3:0] RF_Waddr;
output 	[3:0] RF_RPaddr;
output 	[3:0] RAM_addr;
output 	I_rd;
output 	RAM_en;
output 	RAM_rw;

// Design Ports Information
// dataOut[0]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut[1]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut[2]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut[3]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut[4]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut[5]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut[6]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataOut[7]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAMOut[0]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAMOut[1]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAMOut[2]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAMOut[3]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAMOut[4]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAMOut[5]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAMOut[6]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAMOut[7]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[0]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[1]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[2]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[3]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[4]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[5]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[6]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[7]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[8]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[9]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[10]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[11]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[12]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[13]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[14]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_data[15]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Sel[0]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Sel[1]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Waddr[0]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Waddr[1]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Waddr[2]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Waddr[3]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_RPaddr[0]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_RPaddr[1]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_RPaddr[2]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_RPaddr[3]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_addr[0]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_addr[1]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_addr[2]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_addr[3]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_rd	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_en	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_rw	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DP|u2|sum|u0|s~19_combout ;
wire \CtrlU|Pogram|Add0~3_combout ;
wire \CtrlU|Ctrl|Selector8~0_combout ;
wire \DP|u2|alu|i0|ib~0_combout ;
wire \DP|u2|alu|i2|ib~0_combout ;
wire \DP|u2|alu|i3|ib~0_combout ;
wire \DP|u2|alu|i5|ib~0_combout ;
wire \DP|u2|alu|i7|ib~0_combout ;
wire \CtrlU|Pogram|Add0~5_combout ;
wire \DP|u1|mux1|Mux7~2_combout ;
wire \DP|u1|mux1|Mux7~3_combout ;
wire \DP|u1|mux1|Mux5~2_combout ;
wire \DP|u1|mux1|Mux5~3_combout ;
wire \DP|u1|mux1|Mux4~2_combout ;
wire \DP|u1|mux1|Mux4~3_combout ;
wire \DP|u1|mux1|Mux2~2_combout ;
wire \DP|u1|mux1|Mux2~3_combout ;
wire \DP|u1|mux1|Mux1~2_combout ;
wire \DP|u1|mux1|Mux1~3_combout ;
wire \DP|u1|mux1|Mux0~2_combout ;
wire \DP|u1|mux1|Mux0~3_combout ;
wire \DP|u1|mux1|Mux7~4_combout ;
wire \DP|u1|mux1|Mux5~4_combout ;
wire \DP|u1|mux1|Mux4~4_combout ;
wire \DP|u1|mux1|Mux2~4_combout ;
wire \DP|u1|mux1|Mux1~4_combout ;
wire \DP|u1|mux1|Mux0~4_combout ;
wire \CtrlU|Instruction|IR_reg[13]~feeder_combout ;
wire \DP|u1|reg0|Q[0]~feeder_combout ;
wire \DP|u1|reg2|Q[3]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \CtrlU|Ctrl|WideOr7~0_combout ;
wire \CtrlU|Pogram|PC_reg[0]~4_combout ;
wire \CtrlU|Ctrl|stateReg.Init~feeder_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \CtrlU|Ctrl|stateReg.Init~regout ;
wire \CtrlU|Pogram|PC_reg[0]~6_combout ;
wire \CtrlU|Pogram|Add0~0_combout ;
wire \CtrlU|Pogram|Add0~2_combout ;
wire \CtrlU|Pogram|PC_reg[0]~5 ;
wire \CtrlU|Pogram|PC_reg[1]~7_combout ;
wire \InstMem|Mux0~0_combout ;
wire \CtrlU|Instruction|IR_reg[5]~feeder_combout ;
wire \CtrlU|Ctrl|nextState.LoadConst~0_combout ;
wire \CtrlU|Ctrl|stateReg.LoadConst~regout ;
wire \CtrlU|Ctrl|nextState.Load~0_combout ;
wire \CtrlU|Ctrl|stateReg.Load~regout ;
wire \DP|u2|sum|u0|s~4_combout ;
wire \DP|u2|sum|u0|s~6_combout ;
wire \CtrlU|Ctrl|nextState.Store~0_combout ;
wire \CtrlU|Ctrl|stateReg.Store~regout ;
wire \CtrlU|Ctrl|nextState.LDAI~0_combout ;
wire \CtrlU|Ctrl|stateReg.LDAI~regout ;
wire \CtrlU|Ctrl|WideOr0~combout ;
wire \CtrlU|Ctrl|D_addr~0_combout ;
wire \CtrlU|Ctrl|D_addr~0clkctrl_outclk ;
wire \InstMem|Mux6~0_combout ;
wire \CtrlU|Instruction|IR_reg[0]~feeder_combout ;
wire \DP|u3|Selector7~0_combout ;
wire \InstMem|Mux5~0_combout ;
wire \CtrlU|Instruction|IR_reg[2]~feeder_combout ;
wire \DP|u3|Selector5~0_combout ;
wire \CtrlU|Ctrl|nextState.Add~0_combout ;
wire \CtrlU|Ctrl|stateReg.Add~regout ;
wire \DP|u1|reg3|Q[1]~feeder_combout ;
wire \CtrlU|Ctrl|WideOr1~0_combout ;
wire \CtrlU|Pogram|Add0~1 ;
wire \CtrlU|Pogram|Add0~4 ;
wire \CtrlU|Pogram|Add0~7 ;
wire \CtrlU|Pogram|Add0~9_combout ;
wire \CtrlU|Pogram|Add0~11_combout ;
wire \CtrlU|Pogram|PC_reg[1]~8 ;
wire \CtrlU|Pogram|PC_reg[2]~10 ;
wire \CtrlU|Pogram|PC_reg[3]~11_combout ;
wire \InstMem|Mux3~0_combout ;
wire \CtrlU|Instruction|IR_reg[1]~feeder_combout ;
wire \CtrlU|Ctrl|Selector2~0_combout ;
wire \DP|u1|deco0|Mux12~2_combout ;
wire \InstMem|Mux4~0_combout ;
wire \DP|u1|deco0|Mux15~2_combout ;
wire \CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ;
wire \DP|u1|mux1|Mux6~2_combout ;
wire \CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ;
wire \DP|u1|mux1|Mux6~3_combout ;
wire \DP|u1|mux1|Mux6~4_combout ;
wire \DP|u2|alu|i7|ia~0_combout ;
wire \DP|u2|alu|i1|ib~0_combout ;
wire \DP|u2|sum|u0|s~1_cout ;
wire \DP|u2|sum|u0|s~3 ;
wire \DP|u2|sum|u0|s~9 ;
wire \DP|u2|sum|u0|s~12_combout ;
wire \DP|u2|sum|u0|s~14_combout ;
wire \DMem|temp_address[0]~0_combout ;
wire \DMem|temp_address[1]~feeder_combout ;
wire \DMem|temp_address[2]~feeder_combout ;
wire \DP|u2|alu|i6|ib~0_combout ;
wire \DP|u1|deco0|Mux13~2_combout ;
wire \DP|u1|reg1|Q[4]~feeder_combout ;
wire \DP|u1|deco0|Mux14~2_combout ;
wire \DP|u1|mux1|Mux3~2_combout ;
wire \DP|u1|mux1|Mux3~3_combout ;
wire \DP|u1|mux1|Mux3~4_combout ;
wire \DP|u2|alu|i4|ib~0_combout ;
wire \DP|u2|sum|u0|s~17 ;
wire \DP|u2|sum|u0|s~20 ;
wire \DP|u2|sum|u0|s~23 ;
wire \DP|u2|sum|u0|s~26_combout ;
wire \DP|u2|sum|u0|s~27 ;
wire \DP|u2|sum|u0|s~29_combout ;
wire \DMem|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \DP|u2|sum|u0|s~31_combout ;
wire \DP|u1|mux0|Mux0~1_combout ;
wire \CtrlU|Ctrl|Selector7~0_combout ;
wire \CtrlU|Ctrl|Selector7~1_combout ;
wire \DP|u1|reg1|Q[7]~feeder_combout ;
wire \DP|u1|mux0|Mux0~0_combout ;
wire \DP|u1|mux0|Mux0~2_combout ;
wire \CtrlU|Ctrl|WideOr6~0_combout ;
wire \DMem|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \DP|u2|sum|u0|s~28_combout ;
wire \DP|u1|mux0|Mux1~0_combout ;
wire \DP|u1|mux0|Mux1~1_combout ;
wire \DP|u1|mux0|Mux1~2_combout ;
wire \DMem|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \DP|u2|sum|u0|s~22_combout ;
wire \DP|u2|sum|u0|s~24_combout ;
wire \DP|u2|sum|u0|s~25_combout ;
wire \DP|u1|mux0|Mux2~0_combout ;
wire \DP|u1|mux0|Mux2~1_combout ;
wire \DP|u1|mux0|Mux2~2_combout ;
wire \DMem|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \DP|u2|sum|u0|s~15_combout ;
wire \DP|u1|mux0|Mux5~0_combout ;
wire \DP|u1|mux0|Mux5~1_combout ;
wire \DP|u1|mux0|Mux5~2_combout ;
wire \DP|u2|sum|u0|s~13 ;
wire \DP|u2|sum|u0|s~16_combout ;
wire \DMem|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \DP|u2|sum|u0|s~18_combout ;
wire \DP|u1|reg3|Q[3]~feeder_combout ;
wire \DP|u1|mux0|Mux4~0_combout ;
wire \DP|u1|mux0|Mux4~1_combout ;
wire \DP|u1|mux0|Mux4~2_combout ;
wire \DP|u3|Selector4~0_combout ;
wire \DP|u4|Q_internal[3]~feeder_combout ;
wire \DMem|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \DP|u2|sum|u0|s~8_combout ;
wire \DP|u2|sum|u0|s~10_combout ;
wire \DP|u2|sum|u0|s~11_combout ;
wire \DP|u1|mux0|Mux6~1_combout ;
wire \DP|u1|mux0|Mux6~0_combout ;
wire \DP|u1|mux0|Mux6~2_combout ;
wire \DP|u3|Selector6~0_combout ;
wire \DMem|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \DP|u2|sum|u0|s~21_combout ;
wire \DP|u1|mux0|Mux3~1_combout ;
wire \DP|u1|reg3|Q[4]~feeder_combout ;
wire \DP|u1|mux0|Mux3~0_combout ;
wire \DP|u1|mux0|Mux3~2_combout ;
wire \DP|jump~0_combout ;
wire \DP|jump~1_combout ;
wire \CtrlU|Ctrl|Selector8~1_combout ;
wire \CtrlU|Ctrl|stateReg.Fetch~regout ;
wire \CtrlU|Ctrl|stateReg.Decode~regout ;
wire \CtrlU|Ctrl|nextState.JumpIfZero~0_combout ;
wire \CtrlU|Ctrl|stateReg.JumpIfZero~regout ;
wire \CtrlU|Ctrl|nextState.Saltar~0_combout ;
wire \CtrlU|Ctrl|stateReg.Saltar~regout ;
wire \CtrlU|Pogram|Add0~6_combout ;
wire \CtrlU|Pogram|Add0~8_combout ;
wire \CtrlU|Pogram|PC_reg[2]~9_combout ;
wire \InstMem|Mux2~0_combout ;
wire \CtrlU|Instruction|IR_reg[12]~feeder_combout ;
wire \CtrlU|Ctrl|nextState.Subtract~0_combout ;
wire \CtrlU|Ctrl|stateReg.Subtract~regout ;
wire \CtrlU|Ctrl|Selector6~0_combout ;
wire \CtrlU|Ctrl|Selector6~1_combout ;
wire \DP|u2|sum|u0|s~2_combout ;
wire \DP|u2|sum|u0|s~5_combout ;
wire \DMem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \DP|u2|sum|u0|s~7_combout ;
wire \DP|u1|mux0|Mux7~1_combout ;
wire \DP|u1|mux0|Mux7~0_combout ;
wire \DP|u1|mux0|Mux7~2_combout ;
wire \InstMem|Mux1~0_combout ;
wire \CtrlU|Ctrl|Selector3~0_combout ;
wire \CtrlU|Ctrl|Selector5~0_combout ;
wire [7:0] \DP|u1|reg1|Q ;
wire [7:0] \DP|u1|reg2|Q ;
wire [7:0] \DP|u1|reg3|Q ;
wire [7:0] \DP|u1|rp|Q ;
wire [7:0] \DP|u1|rq|Q ;
wire [15:0] \CtrlU|Instruction|IR_reg ;
wire [4:0] \CtrlU|Pogram|PC_reg ;
wire [7:0] \CtrlU|Ctrl|LoadArmOff ;
wire [7:0] \DP|u1|reg0|Q ;
wire [7:0] \DP|u4|Q_internal ;
wire [15:0] \InstMem|data_output ;
wire [3:0] \DMem|temp_address ;

wire [7:0] \DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \DMem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DMem|ram_rtl_0|auto_generated|ram_block1a1  = \DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DMem|ram_rtl_0|auto_generated|ram_block1a2  = \DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DMem|ram_rtl_0|auto_generated|ram_block1a3  = \DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DMem|ram_rtl_0|auto_generated|ram_block1a4  = \DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DMem|ram_rtl_0|auto_generated|ram_block1a5  = \DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DMem|ram_rtl_0|auto_generated|ram_block1a6  = \DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DMem|ram_rtl_0|auto_generated|ram_block1a7  = \DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: LCCOMB_X22_Y8_N20
cycloneii_lcell_comb \DP|u2|sum|u0|s~19 (
// Equation(s):
// \DP|u2|sum|u0|s~19_combout  = (\DP|u1|rp|Q [4] & ((\DP|u2|alu|i4|ib~0_combout  & (\DP|u2|sum|u0|s~17  & VCC)) # (!\DP|u2|alu|i4|ib~0_combout  & (!\DP|u2|sum|u0|s~17 )))) # (!\DP|u1|rp|Q [4] & ((\DP|u2|alu|i4|ib~0_combout  & (!\DP|u2|sum|u0|s~17 )) # 
// (!\DP|u2|alu|i4|ib~0_combout  & ((\DP|u2|sum|u0|s~17 ) # (GND)))))
// \DP|u2|sum|u0|s~20  = CARRY((\DP|u1|rp|Q [4] & (!\DP|u2|alu|i4|ib~0_combout  & !\DP|u2|sum|u0|s~17 )) # (!\DP|u1|rp|Q [4] & ((!\DP|u2|sum|u0|s~17 ) # (!\DP|u2|alu|i4|ib~0_combout ))))

	.dataa(\DP|u1|rp|Q [4]),
	.datab(\DP|u2|alu|i4|ib~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DP|u2|sum|u0|s~17 ),
	.combout(\DP|u2|sum|u0|s~19_combout ),
	.cout(\DP|u2|sum|u0|s~20 ));
// synopsys translate_off
defparam \DP|u2|sum|u0|s~19 .lut_mask = 16'h9617;
defparam \DP|u2|sum|u0|s~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneii_lcell_comb \CtrlU|Pogram|Add0~3 (
// Equation(s):
// \CtrlU|Pogram|Add0~3_combout  = (\CtrlU|Instruction|IR_reg [1] & ((\CtrlU|Pogram|PC_reg [1] & (\CtrlU|Pogram|Add0~1  & VCC)) # (!\CtrlU|Pogram|PC_reg [1] & (!\CtrlU|Pogram|Add0~1 )))) # (!\CtrlU|Instruction|IR_reg [1] & ((\CtrlU|Pogram|PC_reg [1] & 
// (!\CtrlU|Pogram|Add0~1 )) # (!\CtrlU|Pogram|PC_reg [1] & ((\CtrlU|Pogram|Add0~1 ) # (GND)))))
// \CtrlU|Pogram|Add0~4  = CARRY((\CtrlU|Instruction|IR_reg [1] & (!\CtrlU|Pogram|PC_reg [1] & !\CtrlU|Pogram|Add0~1 )) # (!\CtrlU|Instruction|IR_reg [1] & ((!\CtrlU|Pogram|Add0~1 ) # (!\CtrlU|Pogram|PC_reg [1]))))

	.dataa(\CtrlU|Instruction|IR_reg [1]),
	.datab(\CtrlU|Pogram|PC_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CtrlU|Pogram|Add0~1 ),
	.combout(\CtrlU|Pogram|Add0~3_combout ),
	.cout(\CtrlU|Pogram|Add0~4 ));
// synopsys translate_off
defparam \CtrlU|Pogram|Add0~3 .lut_mask = 16'h9617;
defparam \CtrlU|Pogram|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y8_N11
cycloneii_lcell_ff \DP|u1|reg0|Q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|reg0|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg0|Q [0]));

// Location: LCFF_X19_Y8_N29
cycloneii_lcell_ff \DP|u1|reg2|Q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|reg2|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg2|Q [3]));

// Location: LCFF_X20_Y8_N13
cycloneii_lcell_ff \DP|u1|reg0|Q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg0|Q [5]));

// Location: LCFF_X21_Y8_N31
cycloneii_lcell_ff \DP|u1|reg3|Q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u2|sum|u0|s~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg3|Q [7]));

// Location: LCFF_X19_Y8_N31
cycloneii_lcell_ff \DP|u1|reg2|Q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg2|Q [7]));

// Location: LCFF_X19_Y9_N7
cycloneii_lcell_ff \CtrlU|Instruction|IR_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Instruction|IR_reg[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Instruction|IR_reg [13]));

// Location: LCCOMB_X18_Y10_N20
cycloneii_lcell_comb \CtrlU|Ctrl|Selector8~0 (
// Equation(s):
// \CtrlU|Ctrl|Selector8~0_combout  = (\CtrlU|Instruction|IR_reg [13] & (\CtrlU|Ctrl|stateReg.Decode~regout  & (\CtrlU|Instruction|IR_reg [12] & \CtrlU|Instruction|IR_reg [5])))

	.dataa(\CtrlU|Instruction|IR_reg [13]),
	.datab(\CtrlU|Ctrl|stateReg.Decode~regout ),
	.datac(\CtrlU|Instruction|IR_reg [12]),
	.datad(\CtrlU|Instruction|IR_reg [5]),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|Selector8~0 .lut_mask = 16'h8000;
defparam \CtrlU|Ctrl|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N25
cycloneii_lcell_ff \DP|u1|rq|Q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux1|Mux7~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u2|alu|i7|ia~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rq|Q [0]));

// Location: LCCOMB_X18_Y8_N14
cycloneii_lcell_comb \DP|u2|alu|i0|ib~0 (
// Equation(s):
// \DP|u2|alu|i0|ib~0_combout  = (\DP|u1|rq|Q [0] & ((\CtrlU|Ctrl|stateReg.Add~regout ))) # (!\DP|u1|rq|Q [0] & (\CtrlU|Ctrl|stateReg.Subtract~regout ))

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datac(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datad(\DP|u1|rq|Q [0]),
	.cin(gnd),
	.combout(\DP|u2|alu|i0|ib~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|alu|i0|ib~0 .lut_mask = 16'hF0CC;
defparam \DP|u2|alu|i0|ib~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N9
cycloneii_lcell_ff \DP|u1|rq|Q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux1|Mux5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u2|alu|i7|ia~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rq|Q [2]));

// Location: LCCOMB_X18_Y8_N10
cycloneii_lcell_comb \DP|u2|alu|i2|ib~0 (
// Equation(s):
// \DP|u2|alu|i2|ib~0_combout  = (\DP|u1|rq|Q [2] & ((\CtrlU|Ctrl|stateReg.Add~regout ))) # (!\DP|u1|rq|Q [2] & (\CtrlU|Ctrl|stateReg.Subtract~regout ))

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datac(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datad(\DP|u1|rq|Q [2]),
	.cin(gnd),
	.combout(\DP|u2|alu|i2|ib~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|alu|i2|ib~0 .lut_mask = 16'hF0CC;
defparam \DP|u2|alu|i2|ib~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N27
cycloneii_lcell_ff \DP|u1|rq|Q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux1|Mux4~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u2|alu|i7|ia~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rq|Q [3]));

// Location: LCCOMB_X18_Y8_N28
cycloneii_lcell_comb \DP|u2|alu|i3|ib~0 (
// Equation(s):
// \DP|u2|alu|i3|ib~0_combout  = (\DP|u1|rq|Q [3] & ((\CtrlU|Ctrl|stateReg.Add~regout ))) # (!\DP|u1|rq|Q [3] & (\CtrlU|Ctrl|stateReg.Subtract~regout ))

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datac(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datad(\DP|u1|rq|Q [3]),
	.cin(gnd),
	.combout(\DP|u2|alu|i3|ib~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|alu|i3|ib~0 .lut_mask = 16'hF0CC;
defparam \DP|u2|alu|i3|ib~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N5
cycloneii_lcell_ff \DP|u1|rq|Q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux1|Mux2~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u2|alu|i7|ia~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rq|Q [5]));

// Location: LCCOMB_X19_Y8_N2
cycloneii_lcell_comb \DP|u2|alu|i5|ib~0 (
// Equation(s):
// \DP|u2|alu|i5|ib~0_combout  = (\DP|u1|rq|Q [5] & ((\CtrlU|Ctrl|stateReg.Add~regout ))) # (!\DP|u1|rq|Q [5] & (\CtrlU|Ctrl|stateReg.Subtract~regout ))

	.dataa(\DP|u1|rq|Q [5]),
	.datab(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|stateReg.Add~regout ),
	.cin(gnd),
	.combout(\DP|u2|alu|i5|ib~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|alu|i5|ib~0 .lut_mask = 16'hEE44;
defparam \DP|u2|alu|i5|ib~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N3
cycloneii_lcell_ff \DP|u1|rq|Q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux1|Mux1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u2|alu|i7|ia~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rq|Q [6]));

// Location: LCFF_X17_Y8_N17
cycloneii_lcell_ff \DP|u1|rq|Q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux1|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u2|alu|i7|ia~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rq|Q [7]));

// Location: LCCOMB_X18_Y8_N2
cycloneii_lcell_comb \DP|u2|alu|i7|ib~0 (
// Equation(s):
// \DP|u2|alu|i7|ib~0_combout  = (\DP|u1|rq|Q [7] & ((\CtrlU|Ctrl|stateReg.Add~regout ))) # (!\DP|u1|rq|Q [7] & (\CtrlU|Ctrl|stateReg.Subtract~regout ))

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datac(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datad(\DP|u1|rq|Q [7]),
	.cin(gnd),
	.combout(\DP|u2|alu|i7|ib~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|alu|i7|ib~0 .lut_mask = 16'hF0CC;
defparam \DP|u2|alu|i7|ib~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneii_lcell_comb \CtrlU|Pogram|Add0~5 (
// Equation(s):
// \CtrlU|Pogram|Add0~5_combout  = (\CtrlU|Ctrl|stateReg.Saltar~regout  & ((\CtrlU|Pogram|Add0~3_combout ))) # (!\CtrlU|Ctrl|stateReg.Saltar~regout  & (\CtrlU|Pogram|PC_reg [1]))

	.dataa(vcc),
	.datab(\CtrlU|Pogram|PC_reg [1]),
	.datac(\CtrlU|Pogram|Add0~3_combout ),
	.datad(\CtrlU|Ctrl|stateReg.Saltar~regout ),
	.cin(gnd),
	.combout(\CtrlU|Pogram|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Pogram|Add0~5 .lut_mask = 16'hF0CC;
defparam \CtrlU|Pogram|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
cycloneii_lcell_comb \DP|u1|mux1|Mux7~2 (
// Equation(s):
// \DP|u1|mux1|Mux7~2_combout  = (\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & ((\DP|u1|reg1|Q [0]) # ((\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout )))) # (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & (((!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & \DP|u1|reg0|Q [0]))))

	.dataa(\DP|u1|reg1|Q [0]),
	.datab(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.datac(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.datad(\DP|u1|reg0|Q [0]),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux7~2 .lut_mask = 16'hCBC8;
defparam \DP|u1|mux1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
cycloneii_lcell_comb \DP|u1|mux1|Mux7~3 (
// Equation(s):
// \DP|u1|mux1|Mux7~3_combout  = (\DP|u1|mux1|Mux7~2_combout  & ((\DP|u1|reg3|Q [0]) # ((!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout )))) # (!\DP|u1|mux1|Mux7~2_combout  & (((\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & \DP|u1|reg2|Q [0]))))

	.dataa(\DP|u1|mux1|Mux7~2_combout ),
	.datab(\DP|u1|reg3|Q [0]),
	.datac(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.datad(\DP|u1|reg2|Q [0]),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux7~3 .lut_mask = 16'hDA8A;
defparam \DP|u1|mux1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneii_lcell_comb \DP|u1|mux1|Mux5~2 (
// Equation(s):
// \DP|u1|mux1|Mux5~2_combout  = (\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & (\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout )) # (!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & ((\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & ((\DP|u1|reg1|Q [2]))) # 
// (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & (\DP|u1|reg0|Q [2]))))

	.dataa(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.datab(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.datac(\DP|u1|reg0|Q [2]),
	.datad(\DP|u1|reg1|Q [2]),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux5~2 .lut_mask = 16'hDC98;
defparam \DP|u1|mux1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneii_lcell_comb \DP|u1|mux1|Mux5~3 (
// Equation(s):
// \DP|u1|mux1|Mux5~3_combout  = (\DP|u1|mux1|Mux5~2_combout  & ((\DP|u1|reg3|Q [2]) # ((!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout )))) # (!\DP|u1|mux1|Mux5~2_combout  & (((\DP|u1|reg2|Q [2] & \CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ))))

	.dataa(\DP|u1|reg3|Q [2]),
	.datab(\DP|u1|reg2|Q [2]),
	.datac(\DP|u1|mux1|Mux5~2_combout ),
	.datad(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux5~3 .lut_mask = 16'hACF0;
defparam \DP|u1|mux1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneii_lcell_comb \DP|u1|mux1|Mux4~2 (
// Equation(s):
// \DP|u1|mux1|Mux4~2_combout  = (\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & (\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout )) # (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & ((\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & ((\DP|u1|reg2|Q [3]))) # 
// (!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & (\DP|u1|reg0|Q [3]))))

	.dataa(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.datab(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.datac(\DP|u1|reg0|Q [3]),
	.datad(\DP|u1|reg2|Q [3]),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux4~2 .lut_mask = 16'hDC98;
defparam \DP|u1|mux1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneii_lcell_comb \DP|u1|mux1|Mux4~3 (
// Equation(s):
// \DP|u1|mux1|Mux4~3_combout  = (\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & ((\DP|u1|mux1|Mux4~2_combout  & ((\DP|u1|reg3|Q [3]))) # (!\DP|u1|mux1|Mux4~2_combout  & (\DP|u1|reg1|Q [3])))) # (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & (((\DP|u1|mux1|Mux4~2_combout 
// ))))

	.dataa(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.datab(\DP|u1|reg1|Q [3]),
	.datac(\DP|u1|mux1|Mux4~2_combout ),
	.datad(\DP|u1|reg3|Q [3]),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux4~3 .lut_mask = 16'hF858;
defparam \DP|u1|mux1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneii_lcell_comb \DP|u1|mux1|Mux2~2 (
// Equation(s):
// \DP|u1|mux1|Mux2~2_combout  = (\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & ((\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ) # ((\DP|u1|reg2|Q [5])))) # (!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & (\DP|u1|reg0|Q [5])))

	.dataa(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.datab(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.datac(\DP|u1|reg0|Q [5]),
	.datad(\DP|u1|reg2|Q [5]),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux2~2 .lut_mask = 16'hBA98;
defparam \DP|u1|mux1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
cycloneii_lcell_comb \DP|u1|mux1|Mux2~3 (
// Equation(s):
// \DP|u1|mux1|Mux2~3_combout  = (\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & ((\DP|u1|mux1|Mux2~2_combout  & ((\DP|u1|reg3|Q [5]))) # (!\DP|u1|mux1|Mux2~2_combout  & (\DP|u1|reg1|Q [5])))) # (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & (((\DP|u1|mux1|Mux2~2_combout 
// ))))

	.dataa(\DP|u1|reg1|Q [5]),
	.datab(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.datac(\DP|u1|reg3|Q [5]),
	.datad(\DP|u1|mux1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux2~3 .lut_mask = 16'hF388;
defparam \DP|u1|mux1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
cycloneii_lcell_comb \DP|u1|mux1|Mux1~2 (
// Equation(s):
// \DP|u1|mux1|Mux1~2_combout  = (\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & (\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout )) # (!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & ((\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & ((\DP|u1|reg1|Q [6]))) # 
// (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & (\DP|u1|reg0|Q [6]))))

	.dataa(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.datab(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.datac(\DP|u1|reg0|Q [6]),
	.datad(\DP|u1|reg1|Q [6]),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux1~2 .lut_mask = 16'hDC98;
defparam \DP|u1|mux1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneii_lcell_comb \DP|u1|mux1|Mux1~3 (
// Equation(s):
// \DP|u1|mux1|Mux1~3_combout  = (\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & ((\DP|u1|mux1|Mux1~2_combout  & ((\DP|u1|reg3|Q [6]))) # (!\DP|u1|mux1|Mux1~2_combout  & (\DP|u1|reg2|Q [6])))) # (!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & (((\DP|u1|mux1|Mux1~2_combout 
// ))))

	.dataa(\DP|u1|reg2|Q [6]),
	.datab(\DP|u1|reg3|Q [6]),
	.datac(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.datad(\DP|u1|mux1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux1~3 .lut_mask = 16'hCFA0;
defparam \DP|u1|mux1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N0
cycloneii_lcell_comb \DP|u1|mux1|Mux0~2 (
// Equation(s):
// \DP|u1|mux1|Mux0~2_combout  = (\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & (((\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout )))) # (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & ((\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & (\DP|u1|reg2|Q [7])) # 
// (!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & ((\DP|u1|reg0|Q [7])))))

	.dataa(\DP|u1|reg2|Q [7]),
	.datab(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.datac(\DP|u1|reg0|Q [7]),
	.datad(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux0~2 .lut_mask = 16'hEE30;
defparam \DP|u1|mux1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneii_lcell_comb \DP|u1|mux1|Mux0~3 (
// Equation(s):
// \DP|u1|mux1|Mux0~3_combout  = (\DP|u1|mux1|Mux0~2_combout  & (((\DP|u1|reg3|Q [7]) # (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout )))) # (!\DP|u1|mux1|Mux0~2_combout  & (\DP|u1|reg1|Q [7] & ((\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ))))

	.dataa(\DP|u1|reg1|Q [7]),
	.datab(\DP|u1|reg3|Q [7]),
	.datac(\DP|u1|mux1|Mux0~2_combout ),
	.datad(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux0~3 .lut_mask = 16'hCAF0;
defparam \DP|u1|mux1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneii_lcell_comb \DP|u1|mux1|Mux7~4 (
// Equation(s):
// \DP|u1|mux1|Mux7~4_combout  = (\DP|u1|mux1|Mux7~3_combout  & (((!\CtrlU|Ctrl|stateReg.Add~regout  & !\CtrlU|Ctrl|stateReg.Subtract~regout )) # (!\CtrlU|Instruction|IR_reg [2])))

	.dataa(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datab(\DP|u1|mux1|Mux7~3_combout ),
	.datac(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datad(\CtrlU|Instruction|IR_reg [2]),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux7~4 .lut_mask = 16'h04CC;
defparam \DP|u1|mux1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneii_lcell_comb \DP|u1|mux1|Mux5~4 (
// Equation(s):
// \DP|u1|mux1|Mux5~4_combout  = (\DP|u1|mux1|Mux5~3_combout  & (((!\CtrlU|Ctrl|stateReg.Add~regout  & !\CtrlU|Ctrl|stateReg.Subtract~regout )) # (!\CtrlU|Instruction|IR_reg [2])))

	.dataa(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datab(\CtrlU|Instruction|IR_reg [2]),
	.datac(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datad(\DP|u1|mux1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux5~4 .lut_mask = 16'h3700;
defparam \DP|u1|mux1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneii_lcell_comb \DP|u1|mux1|Mux4~4 (
// Equation(s):
// \DP|u1|mux1|Mux4~4_combout  = (\DP|u1|mux1|Mux4~3_combout  & (((!\CtrlU|Ctrl|stateReg.Add~regout  & !\CtrlU|Ctrl|stateReg.Subtract~regout )) # (!\CtrlU|Instruction|IR_reg [2])))

	.dataa(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datab(\CtrlU|Instruction|IR_reg [2]),
	.datac(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datad(\DP|u1|mux1|Mux4~3_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux4~4 .lut_mask = 16'h3700;
defparam \DP|u1|mux1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N4
cycloneii_lcell_comb \DP|u1|mux1|Mux2~4 (
// Equation(s):
// \DP|u1|mux1|Mux2~4_combout  = (\DP|u1|mux1|Mux2~3_combout  & (((!\CtrlU|Ctrl|stateReg.Add~regout  & !\CtrlU|Ctrl|stateReg.Subtract~regout )) # (!\CtrlU|Instruction|IR_reg [2])))

	.dataa(\CtrlU|Instruction|IR_reg [2]),
	.datab(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datac(\DP|u1|mux1|Mux2~3_combout ),
	.datad(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux2~4 .lut_mask = 16'h5070;
defparam \DP|u1|mux1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneii_lcell_comb \DP|u1|mux1|Mux1~4 (
// Equation(s):
// \DP|u1|mux1|Mux1~4_combout  = (\DP|u1|mux1|Mux1~3_combout  & (((!\CtrlU|Ctrl|stateReg.Add~regout  & !\CtrlU|Ctrl|stateReg.Subtract~regout )) # (!\CtrlU|Instruction|IR_reg [2])))

	.dataa(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datab(\DP|u1|mux1|Mux1~3_combout ),
	.datac(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datad(\CtrlU|Instruction|IR_reg [2]),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux1~4 .lut_mask = 16'h04CC;
defparam \DP|u1|mux1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneii_lcell_comb \DP|u1|mux1|Mux0~4 (
// Equation(s):
// \DP|u1|mux1|Mux0~4_combout  = (\DP|u1|mux1|Mux0~3_combout  & (((!\CtrlU|Ctrl|stateReg.Add~regout  & !\CtrlU|Ctrl|stateReg.Subtract~regout )) # (!\CtrlU|Instruction|IR_reg [2])))

	.dataa(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datab(\DP|u1|mux1|Mux0~3_combout ),
	.datac(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datad(\CtrlU|Instruction|IR_reg [2]),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux0~4 .lut_mask = 16'h04CC;
defparam \DP|u1|mux1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneii_lcell_comb \CtrlU|Instruction|IR_reg[13]~feeder (
// Equation(s):
// \CtrlU|Instruction|IR_reg[13]~feeder_combout  = \InstMem|data_output [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\InstMem|data_output [13]),
	.cin(gnd),
	.combout(\CtrlU|Instruction|IR_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Instruction|IR_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \CtrlU|Instruction|IR_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneii_lcell_comb \DP|u1|reg0|Q[0]~feeder (
// Equation(s):
// \DP|u1|reg0|Q[0]~feeder_combout  = \DP|u2|sum|u0|s~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DP|u2|sum|u0|s~7_combout ),
	.cin(gnd),
	.combout(\DP|u1|reg0|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|reg0|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \DP|u1|reg0|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneii_lcell_comb \DP|u1|reg2|Q[3]~feeder (
// Equation(s):
// \DP|u1|reg2|Q[3]~feeder_combout  = \DP|u2|sum|u0|s~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DP|u2|sum|u0|s~18_combout ),
	.cin(gnd),
	.combout(\DP|u1|reg2|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|reg2|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \DP|u1|reg2|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneii_lcell_comb \CtrlU|Ctrl|WideOr7~0 (
// Equation(s):
// \CtrlU|Ctrl|WideOr7~0_combout  = (!\CtrlU|Ctrl|stateReg.Fetch~regout  & (!\CtrlU|Ctrl|stateReg.JumpIfZero~regout  & !\CtrlU|Ctrl|stateReg.Decode~regout ))

	.dataa(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.datab(\CtrlU|Ctrl|stateReg.JumpIfZero~regout ),
	.datac(\CtrlU|Ctrl|stateReg.Decode~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|WideOr7~0 .lut_mask = 16'h0101;
defparam \CtrlU|Ctrl|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cycloneii_lcell_comb \CtrlU|Pogram|PC_reg[0]~4 (
// Equation(s):
// \CtrlU|Pogram|PC_reg[0]~4_combout  = \CtrlU|Pogram|Add0~2_combout  $ (VCC)
// \CtrlU|Pogram|PC_reg[0]~5  = CARRY(\CtrlU|Pogram|Add0~2_combout )

	.dataa(vcc),
	.datab(\CtrlU|Pogram|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CtrlU|Pogram|PC_reg[0]~4_combout ),
	.cout(\CtrlU|Pogram|PC_reg[0]~5 ));
// synopsys translate_off
defparam \CtrlU|Pogram|PC_reg[0]~4 .lut_mask = 16'h33CC;
defparam \CtrlU|Pogram|PC_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
cycloneii_lcell_comb \CtrlU|Ctrl|stateReg.Init~feeder (
// Equation(s):
// \CtrlU|Ctrl|stateReg.Init~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|stateReg.Init~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|stateReg.Init~feeder .lut_mask = 16'hFFFF;
defparam \CtrlU|Ctrl|stateReg.Init~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X20_Y10_N15
cycloneii_lcell_ff \CtrlU|Ctrl|stateReg.Init (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Ctrl|stateReg.Init~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Ctrl|stateReg.Init~regout ));

// Location: LCCOMB_X18_Y9_N18
cycloneii_lcell_comb \CtrlU|Pogram|PC_reg[0]~6 (
// Equation(s):
// \CtrlU|Pogram|PC_reg[0]~6_combout  = ((\CtrlU|Ctrl|stateReg.Fetch~regout ) # (\CtrlU|Ctrl|stateReg.Saltar~regout )) # (!\CtrlU|Ctrl|stateReg.Init~regout )

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Init~regout ),
	.datac(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.datad(\CtrlU|Ctrl|stateReg.Saltar~regout ),
	.cin(gnd),
	.combout(\CtrlU|Pogram|PC_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Pogram|PC_reg[0]~6 .lut_mask = 16'hFFF3;
defparam \CtrlU|Pogram|PC_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N3
cycloneii_lcell_ff \CtrlU|Pogram|PC_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Pogram|PC_reg[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\CtrlU|Ctrl|stateReg.Init~regout ),
	.sload(gnd),
	.ena(\CtrlU|Pogram|PC_reg[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Pogram|PC_reg [0]));

// Location: LCCOMB_X18_Y9_N22
cycloneii_lcell_comb \CtrlU|Pogram|Add0~0 (
// Equation(s):
// \CtrlU|Pogram|Add0~0_combout  = (\CtrlU|Instruction|IR_reg [0] & (\CtrlU|Pogram|PC_reg [0] $ (VCC))) # (!\CtrlU|Instruction|IR_reg [0] & (\CtrlU|Pogram|PC_reg [0] & VCC))
// \CtrlU|Pogram|Add0~1  = CARRY((\CtrlU|Instruction|IR_reg [0] & \CtrlU|Pogram|PC_reg [0]))

	.dataa(\CtrlU|Instruction|IR_reg [0]),
	.datab(\CtrlU|Pogram|PC_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CtrlU|Pogram|Add0~0_combout ),
	.cout(\CtrlU|Pogram|Add0~1 ));
// synopsys translate_off
defparam \CtrlU|Pogram|Add0~0 .lut_mask = 16'h6688;
defparam \CtrlU|Pogram|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneii_lcell_comb \CtrlU|Pogram|Add0~2 (
// Equation(s):
// \CtrlU|Pogram|Add0~2_combout  = (\CtrlU|Ctrl|stateReg.Saltar~regout  & ((\CtrlU|Pogram|Add0~0_combout ))) # (!\CtrlU|Ctrl|stateReg.Saltar~regout  & (\CtrlU|Pogram|PC_reg [0]))

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Saltar~regout ),
	.datac(\CtrlU|Pogram|PC_reg [0]),
	.datad(\CtrlU|Pogram|Add0~0_combout ),
	.cin(gnd),
	.combout(\CtrlU|Pogram|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Pogram|Add0~2 .lut_mask = 16'hFC30;
defparam \CtrlU|Pogram|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneii_lcell_comb \CtrlU|Pogram|PC_reg[1]~7 (
// Equation(s):
// \CtrlU|Pogram|PC_reg[1]~7_combout  = (\CtrlU|Pogram|Add0~5_combout  & ((\CtrlU|Ctrl|stateReg.Saltar~regout  & (\CtrlU|Pogram|PC_reg[0]~5  & VCC)) # (!\CtrlU|Ctrl|stateReg.Saltar~regout  & (!\CtrlU|Pogram|PC_reg[0]~5 )))) # (!\CtrlU|Pogram|Add0~5_combout  
// & ((\CtrlU|Ctrl|stateReg.Saltar~regout  & (!\CtrlU|Pogram|PC_reg[0]~5 )) # (!\CtrlU|Ctrl|stateReg.Saltar~regout  & ((\CtrlU|Pogram|PC_reg[0]~5 ) # (GND)))))
// \CtrlU|Pogram|PC_reg[1]~8  = CARRY((\CtrlU|Pogram|Add0~5_combout  & (!\CtrlU|Ctrl|stateReg.Saltar~regout  & !\CtrlU|Pogram|PC_reg[0]~5 )) # (!\CtrlU|Pogram|Add0~5_combout  & ((!\CtrlU|Pogram|PC_reg[0]~5 ) # (!\CtrlU|Ctrl|stateReg.Saltar~regout ))))

	.dataa(\CtrlU|Pogram|Add0~5_combout ),
	.datab(\CtrlU|Ctrl|stateReg.Saltar~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CtrlU|Pogram|PC_reg[0]~5 ),
	.combout(\CtrlU|Pogram|PC_reg[1]~7_combout ),
	.cout(\CtrlU|Pogram|PC_reg[1]~8 ));
// synopsys translate_off
defparam \CtrlU|Pogram|PC_reg[1]~7 .lut_mask = 16'h9617;
defparam \CtrlU|Pogram|PC_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y9_N5
cycloneii_lcell_ff \CtrlU|Pogram|PC_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Pogram|PC_reg[1]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\CtrlU|Ctrl|stateReg.Init~regout ),
	.sload(gnd),
	.ena(\CtrlU|Pogram|PC_reg[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Pogram|PC_reg [1]));

// Location: LCCOMB_X19_Y9_N10
cycloneii_lcell_comb \InstMem|Mux0~0 (
// Equation(s):
// \InstMem|Mux0~0_combout  = (!\CtrlU|Pogram|PC_reg [3] & (!\CtrlU|Pogram|PC_reg [2] & (\CtrlU|Pogram|PC_reg [1] & \CtrlU|Pogram|PC_reg [0])))

	.dataa(\CtrlU|Pogram|PC_reg [3]),
	.datab(\CtrlU|Pogram|PC_reg [2]),
	.datac(\CtrlU|Pogram|PC_reg [1]),
	.datad(\CtrlU|Pogram|PC_reg [0]),
	.cin(gnd),
	.combout(\InstMem|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|Mux0~0 .lut_mask = 16'h1000;
defparam \InstMem|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N11
cycloneii_lcell_ff \InstMem|data_output[5] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\InstMem|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstMem|data_output [5]));

// Location: LCCOMB_X19_Y10_N24
cycloneii_lcell_comb \CtrlU|Instruction|IR_reg[5]~feeder (
// Equation(s):
// \CtrlU|Instruction|IR_reg[5]~feeder_combout  = \InstMem|data_output [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\InstMem|data_output [5]),
	.cin(gnd),
	.combout(\CtrlU|Instruction|IR_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Instruction|IR_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \CtrlU|Instruction|IR_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N25
cycloneii_lcell_ff \CtrlU|Instruction|IR_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Instruction|IR_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Instruction|IR_reg [5]));

// Location: LCCOMB_X18_Y8_N30
cycloneii_lcell_comb \CtrlU|Ctrl|nextState.LoadConst~0 (
// Equation(s):
// \CtrlU|Ctrl|nextState.LoadConst~0_combout  = (\CtrlU|Instruction|IR_reg [13] & (\CtrlU|Instruction|IR_reg [12] & (\CtrlU|Ctrl|stateReg.Decode~regout  & !\CtrlU|Instruction|IR_reg [5])))

	.dataa(\CtrlU|Instruction|IR_reg [13]),
	.datab(\CtrlU|Instruction|IR_reg [12]),
	.datac(\CtrlU|Ctrl|stateReg.Decode~regout ),
	.datad(\CtrlU|Instruction|IR_reg [5]),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|nextState.LoadConst~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|nextState.LoadConst~0 .lut_mask = 16'h0080;
defparam \CtrlU|Ctrl|nextState.LoadConst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N31
cycloneii_lcell_ff \CtrlU|Ctrl|stateReg.LoadConst (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Ctrl|nextState.LoadConst~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Ctrl|stateReg.LoadConst~regout ));

// Location: LCCOMB_X18_Y8_N16
cycloneii_lcell_comb \CtrlU|Ctrl|nextState.Load~0 (
// Equation(s):
// \CtrlU|Ctrl|nextState.Load~0_combout  = (!\CtrlU|Instruction|IR_reg [13] & (!\CtrlU|Instruction|IR_reg [12] & (\CtrlU|Ctrl|stateReg.Decode~regout  & !\CtrlU|Instruction|IR_reg [5])))

	.dataa(\CtrlU|Instruction|IR_reg [13]),
	.datab(\CtrlU|Instruction|IR_reg [12]),
	.datac(\CtrlU|Ctrl|stateReg.Decode~regout ),
	.datad(\CtrlU|Instruction|IR_reg [5]),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|nextState.Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|nextState.Load~0 .lut_mask = 16'h0010;
defparam \CtrlU|Ctrl|nextState.Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N17
cycloneii_lcell_ff \CtrlU|Ctrl|stateReg.Load (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Ctrl|nextState.Load~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Ctrl|stateReg.Load~regout ));

// Location: LCCOMB_X21_Y8_N26
cycloneii_lcell_comb \DP|u2|sum|u0|s~4 (
// Equation(s):
// \DP|u2|sum|u0|s~4_combout  = (!\CtrlU|Ctrl|stateReg.LDAI~regout  & (!\CtrlU|Ctrl|stateReg.LoadConst~regout  & !\CtrlU|Ctrl|stateReg.Load~regout ))

	.dataa(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datab(\CtrlU|Ctrl|stateReg.LoadConst~regout ),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|stateReg.Load~regout ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~4 .lut_mask = 16'h0011;
defparam \DP|u2|sum|u0|s~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneii_lcell_comb \DP|u2|sum|u0|s~6 (
// Equation(s):
// \DP|u2|sum|u0|s~6_combout  = (!\CtrlU|Ctrl|stateReg.LoadConst~regout  & ((\CtrlU|Ctrl|stateReg.LDAI~regout ) # (\CtrlU|Ctrl|stateReg.Load~regout )))

	.dataa(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datab(\CtrlU|Ctrl|stateReg.LoadConst~regout ),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|stateReg.Load~regout ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~6_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~6 .lut_mask = 16'h3322;
defparam \DP|u2|sum|u0|s~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneii_lcell_comb \CtrlU|Ctrl|nextState.Store~0 (
// Equation(s):
// \CtrlU|Ctrl|nextState.Store~0_combout  = (!\CtrlU|Instruction|IR_reg [13] & (\CtrlU|Ctrl|stateReg.Decode~regout  & (\CtrlU|Instruction|IR_reg [12] & !\CtrlU|Instruction|IR_reg [5])))

	.dataa(\CtrlU|Instruction|IR_reg [13]),
	.datab(\CtrlU|Ctrl|stateReg.Decode~regout ),
	.datac(\CtrlU|Instruction|IR_reg [12]),
	.datad(\CtrlU|Instruction|IR_reg [5]),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|nextState.Store~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|nextState.Store~0 .lut_mask = 16'h0040;
defparam \CtrlU|Ctrl|nextState.Store~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N9
cycloneii_lcell_ff \CtrlU|Ctrl|stateReg.Store (
	.clk(\clk~combout ),
	.datain(\CtrlU|Ctrl|nextState.Store~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Ctrl|stateReg.Store~regout ));

// Location: LCCOMB_X18_Y8_N24
cycloneii_lcell_comb \CtrlU|Ctrl|nextState.LDAI~0 (
// Equation(s):
// \CtrlU|Ctrl|nextState.LDAI~0_combout  = (\CtrlU|Instruction|IR_reg [13] & (!\CtrlU|Instruction|IR_reg [12] & (\CtrlU|Ctrl|stateReg.Decode~regout  & \CtrlU|Instruction|IR_reg [5])))

	.dataa(\CtrlU|Instruction|IR_reg [13]),
	.datab(\CtrlU|Instruction|IR_reg [12]),
	.datac(\CtrlU|Ctrl|stateReg.Decode~regout ),
	.datad(\CtrlU|Instruction|IR_reg [5]),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|nextState.LDAI~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|nextState.LDAI~0 .lut_mask = 16'h2000;
defparam \CtrlU|Ctrl|nextState.LDAI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N25
cycloneii_lcell_ff \CtrlU|Ctrl|stateReg.LDAI (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Ctrl|nextState.LDAI~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Ctrl|stateReg.LDAI~regout ));

// Location: LCCOMB_X19_Y8_N30
cycloneii_lcell_comb \CtrlU|Ctrl|WideOr0 (
// Equation(s):
// \CtrlU|Ctrl|WideOr0~combout  = (\CtrlU|Ctrl|stateReg.Store~regout ) # ((\CtrlU|Ctrl|stateReg.LDAI~regout ) # (\CtrlU|Ctrl|stateReg.Load~regout ))

	.dataa(\CtrlU|Ctrl|stateReg.Store~regout ),
	.datab(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|stateReg.Load~regout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|WideOr0 .lut_mask = 16'hFFEE;
defparam \CtrlU|Ctrl|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneii_lcell_comb \CtrlU|Ctrl|D_addr~0 (
// Equation(s):
// \CtrlU|Ctrl|D_addr~0_combout  = (\CtrlU|Ctrl|stateReg.Store~regout ) # (\CtrlU|Ctrl|stateReg.Load~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CtrlU|Ctrl|stateReg.Store~regout ),
	.datad(\CtrlU|Ctrl|stateReg.Load~regout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|D_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|D_addr~0 .lut_mask = 16'hFFF0;
defparam \CtrlU|Ctrl|D_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \CtrlU|Ctrl|D_addr~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CtrlU|Ctrl|D_addr~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CtrlU|Ctrl|D_addr~0clkctrl_outclk ));
// synopsys translate_off
defparam \CtrlU|Ctrl|D_addr~0clkctrl .clock_type = "global clock";
defparam \CtrlU|Ctrl|D_addr~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneii_lcell_comb \InstMem|Mux6~0 (
// Equation(s):
// \InstMem|Mux6~0_combout  = (!\CtrlU|Pogram|PC_reg [3] & (!\CtrlU|Pogram|PC_reg [2] & ((\CtrlU|Pogram|PC_reg [1]) # (\CtrlU|Pogram|PC_reg [0]))))

	.dataa(\CtrlU|Pogram|PC_reg [3]),
	.datab(\CtrlU|Pogram|PC_reg [2]),
	.datac(\CtrlU|Pogram|PC_reg [1]),
	.datad(\CtrlU|Pogram|PC_reg [0]),
	.cin(gnd),
	.combout(\InstMem|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|Mux6~0 .lut_mask = 16'h1110;
defparam \InstMem|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N1
cycloneii_lcell_ff \InstMem|data_output[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\InstMem|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstMem|data_output [0]));

// Location: LCCOMB_X19_Y10_N0
cycloneii_lcell_comb \CtrlU|Instruction|IR_reg[0]~feeder (
// Equation(s):
// \CtrlU|Instruction|IR_reg[0]~feeder_combout  = \InstMem|data_output [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\InstMem|data_output [0]),
	.cin(gnd),
	.combout(\CtrlU|Instruction|IR_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Instruction|IR_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \CtrlU|Instruction|IR_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N1
cycloneii_lcell_ff \CtrlU|Instruction|IR_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Instruction|IR_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Instruction|IR_reg [0]));

// Location: LCCOMB_X19_Y10_N28
cycloneii_lcell_comb \CtrlU|Ctrl|LoadArmOff[0] (
// Equation(s):
// \CtrlU|Ctrl|LoadArmOff [0] = (GLOBAL(\CtrlU|Ctrl|D_addr~0clkctrl_outclk ) & ((\CtrlU|Instruction|IR_reg [0]))) # (!GLOBAL(\CtrlU|Ctrl|D_addr~0clkctrl_outclk ) & (\CtrlU|Ctrl|LoadArmOff [0]))

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|LoadArmOff [0]),
	.datac(\CtrlU|Ctrl|D_addr~0clkctrl_outclk ),
	.datad(\CtrlU|Instruction|IR_reg [0]),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|LoadArmOff [0]),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|LoadArmOff[0] .lut_mask = 16'hFC0C;
defparam \CtrlU|Ctrl|LoadArmOff[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneii_lcell_comb \DP|u3|Selector7~0 (
// Equation(s):
// \DP|u3|Selector7~0_combout  = (\CtrlU|Ctrl|stateReg.LDAI~regout  & (\DP|u1|rp|Q [0])) # (!\CtrlU|Ctrl|stateReg.LDAI~regout  & (((\CtrlU|Ctrl|D_addr~0_combout  & \CtrlU|Ctrl|LoadArmOff [0]))))

	.dataa(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datab(\DP|u1|rp|Q [0]),
	.datac(\CtrlU|Ctrl|D_addr~0_combout ),
	.datad(\CtrlU|Ctrl|LoadArmOff [0]),
	.cin(gnd),
	.combout(\DP|u3|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u3|Selector7~0 .lut_mask = 16'hD888;
defparam \DP|u3|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N21
cycloneii_lcell_ff \DP|u4|Q_internal[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u3|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\CtrlU|Ctrl|stateReg.Init~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u4|Q_internal [0]));

// Location: LCCOMB_X19_Y9_N24
cycloneii_lcell_comb \InstMem|Mux5~0 (
// Equation(s):
// \InstMem|Mux5~0_combout  = (!\CtrlU|Pogram|PC_reg [3] & (!\CtrlU|Pogram|PC_reg [2] & (!\CtrlU|Pogram|PC_reg [1] & !\CtrlU|Pogram|PC_reg [0])))

	.dataa(\CtrlU|Pogram|PC_reg [3]),
	.datab(\CtrlU|Pogram|PC_reg [2]),
	.datac(\CtrlU|Pogram|PC_reg [1]),
	.datad(\CtrlU|Pogram|PC_reg [0]),
	.cin(gnd),
	.combout(\InstMem|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|Mux5~0 .lut_mask = 16'h0001;
defparam \InstMem|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N25
cycloneii_lcell_ff \InstMem|data_output[2] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\InstMem|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstMem|data_output [2]));

// Location: LCCOMB_X19_Y10_N2
cycloneii_lcell_comb \CtrlU|Instruction|IR_reg[2]~feeder (
// Equation(s):
// \CtrlU|Instruction|IR_reg[2]~feeder_combout  = \InstMem|data_output [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\InstMem|data_output [2]),
	.cin(gnd),
	.combout(\CtrlU|Instruction|IR_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Instruction|IR_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \CtrlU|Instruction|IR_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N3
cycloneii_lcell_ff \CtrlU|Instruction|IR_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Instruction|IR_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Instruction|IR_reg [2]));

// Location: LCCOMB_X19_Y10_N12
cycloneii_lcell_comb \CtrlU|Ctrl|LoadArmOff[2] (
// Equation(s):
// \CtrlU|Ctrl|LoadArmOff [2] = (GLOBAL(\CtrlU|Ctrl|D_addr~0clkctrl_outclk ) & ((\CtrlU|Instruction|IR_reg [2]))) # (!GLOBAL(\CtrlU|Ctrl|D_addr~0clkctrl_outclk ) & (\CtrlU|Ctrl|LoadArmOff [2]))

	.dataa(\CtrlU|Ctrl|LoadArmOff [2]),
	.datab(vcc),
	.datac(\CtrlU|Ctrl|D_addr~0clkctrl_outclk ),
	.datad(\CtrlU|Instruction|IR_reg [2]),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|LoadArmOff [2]),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|LoadArmOff[2] .lut_mask = 16'hFA0A;
defparam \CtrlU|Ctrl|LoadArmOff[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneii_lcell_comb \DP|u3|Selector5~0 (
// Equation(s):
// \DP|u3|Selector5~0_combout  = (\CtrlU|Ctrl|stateReg.LDAI~regout  & (\DP|u1|rp|Q [2])) # (!\CtrlU|Ctrl|stateReg.LDAI~regout  & (((\CtrlU|Ctrl|D_addr~0_combout  & \CtrlU|Ctrl|LoadArmOff [2]))))

	.dataa(\DP|u1|rp|Q [2]),
	.datab(\CtrlU|Ctrl|D_addr~0_combout ),
	.datac(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datad(\CtrlU|Ctrl|LoadArmOff [2]),
	.cin(gnd),
	.combout(\DP|u3|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u3|Selector5~0 .lut_mask = 16'hACA0;
defparam \DP|u3|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N17
cycloneii_lcell_ff \DP|u4|Q_internal[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u3|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(!\CtrlU|Ctrl|stateReg.Init~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u4|Q_internal [2]));

// Location: LCCOMB_X18_Y8_N8
cycloneii_lcell_comb \CtrlU|Ctrl|nextState.Add~0 (
// Equation(s):
// \CtrlU|Ctrl|nextState.Add~0_combout  = (\CtrlU|Instruction|IR_reg [13] & (!\CtrlU|Instruction|IR_reg [12] & (\CtrlU|Ctrl|stateReg.Decode~regout  & !\CtrlU|Instruction|IR_reg [5])))

	.dataa(\CtrlU|Instruction|IR_reg [13]),
	.datab(\CtrlU|Instruction|IR_reg [12]),
	.datac(\CtrlU|Ctrl|stateReg.Decode~regout ),
	.datad(\CtrlU|Instruction|IR_reg [5]),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|nextState.Add~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|nextState.Add~0 .lut_mask = 16'h0020;
defparam \CtrlU|Ctrl|nextState.Add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N9
cycloneii_lcell_ff \CtrlU|Ctrl|stateReg.Add (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Ctrl|nextState.Add~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Ctrl|stateReg.Add~regout ));

// Location: LCCOMB_X21_Y8_N18
cycloneii_lcell_comb \DP|u1|reg3|Q[1]~feeder (
// Equation(s):
// \DP|u1|reg3|Q[1]~feeder_combout  = \DP|u2|sum|u0|s~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DP|u2|sum|u0|s~11_combout ),
	.cin(gnd),
	.combout(\DP|u1|reg3|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|reg3|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \DP|u1|reg3|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneii_lcell_comb \CtrlU|Ctrl|WideOr1~0 (
// Equation(s):
// \CtrlU|Ctrl|WideOr1~0_combout  = (!\CtrlU|Ctrl|stateReg.Add~regout  & (!\CtrlU|Ctrl|stateReg.Subtract~regout  & (!\CtrlU|Ctrl|stateReg.LoadConst~regout  & !\CtrlU|Ctrl|stateReg.Load~regout )))

	.dataa(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datab(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datac(\CtrlU|Ctrl|stateReg.LoadConst~regout ),
	.datad(\CtrlU|Ctrl|stateReg.Load~regout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|WideOr1~0 .lut_mask = 16'h0001;
defparam \CtrlU|Ctrl|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneii_lcell_comb \CtrlU|Pogram|Add0~6 (
// Equation(s):
// \CtrlU|Pogram|Add0~6_combout  = ((\CtrlU|Pogram|PC_reg [2] $ (\CtrlU|Instruction|IR_reg [2] $ (!\CtrlU|Pogram|Add0~4 )))) # (GND)
// \CtrlU|Pogram|Add0~7  = CARRY((\CtrlU|Pogram|PC_reg [2] & ((\CtrlU|Instruction|IR_reg [2]) # (!\CtrlU|Pogram|Add0~4 ))) # (!\CtrlU|Pogram|PC_reg [2] & (\CtrlU|Instruction|IR_reg [2] & !\CtrlU|Pogram|Add0~4 )))

	.dataa(\CtrlU|Pogram|PC_reg [2]),
	.datab(\CtrlU|Instruction|IR_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CtrlU|Pogram|Add0~4 ),
	.combout(\CtrlU|Pogram|Add0~6_combout ),
	.cout(\CtrlU|Pogram|Add0~7 ));
// synopsys translate_off
defparam \CtrlU|Pogram|Add0~6 .lut_mask = 16'h698E;
defparam \CtrlU|Pogram|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneii_lcell_comb \CtrlU|Pogram|Add0~9 (
// Equation(s):
// \CtrlU|Pogram|Add0~9_combout  = \CtrlU|Pogram|PC_reg [3] $ (\CtrlU|Pogram|Add0~7 )

	.dataa(vcc),
	.datab(\CtrlU|Pogram|PC_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CtrlU|Pogram|Add0~7 ),
	.combout(\CtrlU|Pogram|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Pogram|Add0~9 .lut_mask = 16'h3C3C;
defparam \CtrlU|Pogram|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneii_lcell_comb \CtrlU|Pogram|Add0~11 (
// Equation(s):
// \CtrlU|Pogram|Add0~11_combout  = (\CtrlU|Ctrl|stateReg.Saltar~regout  & ((\CtrlU|Pogram|Add0~9_combout ))) # (!\CtrlU|Ctrl|stateReg.Saltar~regout  & (\CtrlU|Pogram|PC_reg [3]))

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Saltar~regout ),
	.datac(\CtrlU|Pogram|PC_reg [3]),
	.datad(\CtrlU|Pogram|Add0~9_combout ),
	.cin(gnd),
	.combout(\CtrlU|Pogram|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Pogram|Add0~11 .lut_mask = 16'hFC30;
defparam \CtrlU|Pogram|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cycloneii_lcell_comb \CtrlU|Pogram|PC_reg[2]~9 (
// Equation(s):
// \CtrlU|Pogram|PC_reg[2]~9_combout  = ((\CtrlU|Ctrl|stateReg.Saltar~regout  $ (\CtrlU|Pogram|Add0~8_combout  $ (!\CtrlU|Pogram|PC_reg[1]~8 )))) # (GND)
// \CtrlU|Pogram|PC_reg[2]~10  = CARRY((\CtrlU|Ctrl|stateReg.Saltar~regout  & ((\CtrlU|Pogram|Add0~8_combout ) # (!\CtrlU|Pogram|PC_reg[1]~8 ))) # (!\CtrlU|Ctrl|stateReg.Saltar~regout  & (\CtrlU|Pogram|Add0~8_combout  & !\CtrlU|Pogram|PC_reg[1]~8 )))

	.dataa(\CtrlU|Ctrl|stateReg.Saltar~regout ),
	.datab(\CtrlU|Pogram|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\CtrlU|Pogram|PC_reg[1]~8 ),
	.combout(\CtrlU|Pogram|PC_reg[2]~9_combout ),
	.cout(\CtrlU|Pogram|PC_reg[2]~10 ));
// synopsys translate_off
defparam \CtrlU|Pogram|PC_reg[2]~9 .lut_mask = 16'h698E;
defparam \CtrlU|Pogram|PC_reg[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneii_lcell_comb \CtrlU|Pogram|PC_reg[3]~11 (
// Equation(s):
// \CtrlU|Pogram|PC_reg[3]~11_combout  = \CtrlU|Ctrl|stateReg.Saltar~regout  $ (\CtrlU|Pogram|PC_reg[2]~10  $ (\CtrlU|Pogram|Add0~11_combout ))

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Saltar~regout ),
	.datac(vcc),
	.datad(\CtrlU|Pogram|Add0~11_combout ),
	.cin(\CtrlU|Pogram|PC_reg[2]~10 ),
	.combout(\CtrlU|Pogram|PC_reg[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Pogram|PC_reg[3]~11 .lut_mask = 16'hC33C;
defparam \CtrlU|Pogram|PC_reg[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y9_N9
cycloneii_lcell_ff \CtrlU|Pogram|PC_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Pogram|PC_reg[3]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\CtrlU|Ctrl|stateReg.Init~regout ),
	.sload(gnd),
	.ena(\CtrlU|Pogram|PC_reg[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Pogram|PC_reg [3]));

// Location: LCCOMB_X19_Y9_N30
cycloneii_lcell_comb \InstMem|Mux3~0 (
// Equation(s):
// \InstMem|Mux3~0_combout  = (\CtrlU|Pogram|PC_reg [2] & (!\CtrlU|Pogram|PC_reg [1] & !\CtrlU|Pogram|PC_reg [3]))

	.dataa(vcc),
	.datab(\CtrlU|Pogram|PC_reg [2]),
	.datac(\CtrlU|Pogram|PC_reg [1]),
	.datad(\CtrlU|Pogram|PC_reg [3]),
	.cin(gnd),
	.combout(\InstMem|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|Mux3~0 .lut_mask = 16'h000C;
defparam \InstMem|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N31
cycloneii_lcell_ff \InstMem|data_output[1] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\InstMem|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstMem|data_output [1]));

// Location: LCCOMB_X19_Y10_N26
cycloneii_lcell_comb \CtrlU|Instruction|IR_reg[1]~feeder (
// Equation(s):
// \CtrlU|Instruction|IR_reg[1]~feeder_combout  = \InstMem|data_output [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\InstMem|data_output [1]),
	.cin(gnd),
	.combout(\CtrlU|Instruction|IR_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Instruction|IR_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \CtrlU|Instruction|IR_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N27
cycloneii_lcell_ff \CtrlU|Instruction|IR_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Instruction|IR_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Instruction|IR_reg [1]));

// Location: LCCOMB_X19_Y8_N12
cycloneii_lcell_comb \CtrlU|Ctrl|Selector2~0 (
// Equation(s):
// \CtrlU|Ctrl|Selector2~0_combout  = (\CtrlU|Instruction|IR_reg [5] & ((\CtrlU|Ctrl|stateReg.LDAI~regout ) # ((\CtrlU|Instruction|IR_reg [1] & !\CtrlU|Ctrl|WideOr1~0_combout )))) # (!\CtrlU|Instruction|IR_reg [5] & (((\CtrlU|Instruction|IR_reg [1] & 
// !\CtrlU|Ctrl|WideOr1~0_combout ))))

	.dataa(\CtrlU|Instruction|IR_reg [5]),
	.datab(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datac(\CtrlU|Instruction|IR_reg [1]),
	.datad(\CtrlU|Ctrl|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|Selector2~0 .lut_mask = 16'h88F8;
defparam \CtrlU|Ctrl|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneii_lcell_comb \DP|u1|deco0|Mux12~2 (
// Equation(s):
// \DP|u1|deco0|Mux12~2_combout  = (\CtrlU|Instruction|IR_reg [8] & (!\CtrlU|Ctrl|WideOr1~0_combout  & \CtrlU|Ctrl|Selector2~0_combout ))

	.dataa(\CtrlU|Instruction|IR_reg [8]),
	.datab(\CtrlU|Ctrl|WideOr1~0_combout ),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|Selector2~0_combout ),
	.cin(gnd),
	.combout(\DP|u1|deco0|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|deco0|Mux12~2 .lut_mask = 16'h2200;
defparam \DP|u1|deco0|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N19
cycloneii_lcell_ff \DP|u1|reg3|Q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|reg3|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg3|Q [1]));

// Location: LCCOMB_X19_Y9_N20
cycloneii_lcell_comb \InstMem|Mux4~0 (
// Equation(s):
// \InstMem|Mux4~0_combout  = (!\CtrlU|Pogram|PC_reg [3] & (!\CtrlU|Pogram|PC_reg [1] & ((\CtrlU|Pogram|PC_reg [2]) # (\CtrlU|Pogram|PC_reg [0]))))

	.dataa(\CtrlU|Pogram|PC_reg [3]),
	.datab(\CtrlU|Pogram|PC_reg [2]),
	.datac(\CtrlU|Pogram|PC_reg [1]),
	.datad(\CtrlU|Pogram|PC_reg [0]),
	.cin(gnd),
	.combout(\InstMem|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|Mux4~0 .lut_mask = 16'h0504;
defparam \InstMem|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N21
cycloneii_lcell_ff \InstMem|data_output[8] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\InstMem|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstMem|data_output [8]));

// Location: LCFF_X19_Y9_N27
cycloneii_lcell_ff \CtrlU|Instruction|IR_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\InstMem|data_output [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Instruction|IR_reg [8]));

// Location: LCCOMB_X20_Y8_N2
cycloneii_lcell_comb \DP|u1|deco0|Mux15~2 (
// Equation(s):
// \DP|u1|deco0|Mux15~2_combout  = (!\CtrlU|Ctrl|Selector2~0_combout  & ((\CtrlU|Ctrl|WideOr1~0_combout  & (\CtrlU|Ctrl|stateReg.LDAI~regout )) # (!\CtrlU|Ctrl|WideOr1~0_combout  & ((!\CtrlU|Instruction|IR_reg [8])))))

	.dataa(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datab(\CtrlU|Instruction|IR_reg [8]),
	.datac(\CtrlU|Ctrl|WideOr1~0_combout ),
	.datad(\CtrlU|Ctrl|Selector2~0_combout ),
	.cin(gnd),
	.combout(\DP|u1|deco0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|deco0|Mux15~2 .lut_mask = 16'h00A3;
defparam \DP|u1|deco0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N27
cycloneii_lcell_ff \DP|u1|reg0|Q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg0|Q [1]));

// Location: LCCOMB_X19_Y10_N22
cycloneii_lcell_comb \CtrlU|Ctrl|RF_Rq_addr[1]~0 (
// Equation(s):
// \CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  = (\CtrlU|Instruction|IR_reg [1] & ((\CtrlU|Ctrl|stateReg.Add~regout ) # (\CtrlU|Ctrl|stateReg.Subtract~regout )))

	.dataa(\CtrlU|Instruction|IR_reg [1]),
	.datab(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datac(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|RF_Rq_addr[1]~0 .lut_mask = 16'hA8A8;
defparam \CtrlU|Ctrl|RF_Rq_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneii_lcell_comb \DP|u1|mux1|Mux6~2 (
// Equation(s):
// \DP|u1|mux1|Mux6~2_combout  = (\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & (((\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout )))) # (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & ((\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & ((\DP|u1|reg2|Q [1]))) # 
// (!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & (\DP|u1|reg0|Q [1]))))

	.dataa(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.datab(\DP|u1|reg0|Q [1]),
	.datac(\DP|u1|reg2|Q [1]),
	.datad(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux6~2 .lut_mask = 16'hFA44;
defparam \DP|u1|mux1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneii_lcell_comb \CtrlU|Ctrl|RF_Rq_addr[0]~1 (
// Equation(s):
// \CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  = (\CtrlU|Instruction|IR_reg [0] & ((\CtrlU|Ctrl|stateReg.Subtract~regout ) # (\CtrlU|Ctrl|stateReg.Add~regout )))

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datac(\CtrlU|Instruction|IR_reg [0]),
	.datad(\CtrlU|Ctrl|stateReg.Add~regout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|RF_Rq_addr[0]~1 .lut_mask = 16'hF0C0;
defparam \CtrlU|Ctrl|RF_Rq_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneii_lcell_comb \DP|u1|mux1|Mux6~3 (
// Equation(s):
// \DP|u1|mux1|Mux6~3_combout  = (\DP|u1|mux1|Mux6~2_combout  & (((\DP|u1|reg3|Q [1]) # (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout )))) # (!\DP|u1|mux1|Mux6~2_combout  & (\DP|u1|reg1|Q [1] & ((\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ))))

	.dataa(\DP|u1|reg1|Q [1]),
	.datab(\DP|u1|reg3|Q [1]),
	.datac(\DP|u1|mux1|Mux6~2_combout ),
	.datad(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux6~3 .lut_mask = 16'hCAF0;
defparam \DP|u1|mux1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneii_lcell_comb \DP|u1|mux1|Mux6~4 (
// Equation(s):
// \DP|u1|mux1|Mux6~4_combout  = (\DP|u1|mux1|Mux6~3_combout  & (((!\CtrlU|Ctrl|stateReg.Subtract~regout  & !\CtrlU|Ctrl|stateReg.Add~regout )) # (!\CtrlU|Instruction|IR_reg [2])))

	.dataa(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datab(\CtrlU|Instruction|IR_reg [2]),
	.datac(\DP|u1|mux1|Mux6~3_combout ),
	.datad(\CtrlU|Ctrl|stateReg.Add~regout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux6~4 .lut_mask = 16'h3070;
defparam \DP|u1|mux1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
cycloneii_lcell_comb \DP|u2|alu|i7|ia~0 (
// Equation(s):
// \DP|u2|alu|i7|ia~0_combout  = (\CtrlU|Ctrl|stateReg.Subtract~regout ) # (\CtrlU|Ctrl|stateReg.Add~regout )

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|stateReg.Add~regout ),
	.cin(gnd),
	.combout(\DP|u2|alu|i7|ia~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|alu|i7|ia~0 .lut_mask = 16'hFFCC;
defparam \DP|u2|alu|i7|ia~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N31
cycloneii_lcell_ff \DP|u1|rq|Q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux1|Mux6~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u2|alu|i7|ia~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rq|Q [1]));

// Location: LCCOMB_X18_Y8_N18
cycloneii_lcell_comb \DP|u2|alu|i1|ib~0 (
// Equation(s):
// \DP|u2|alu|i1|ib~0_combout  = (\DP|u1|rq|Q [1] & (\CtrlU|Ctrl|stateReg.Add~regout )) # (!\DP|u1|rq|Q [1] & ((\CtrlU|Ctrl|stateReg.Subtract~regout )))

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datac(\DP|u1|rq|Q [1]),
	.datad(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.cin(gnd),
	.combout(\DP|u2|alu|i1|ib~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|alu|i1|ib~0 .lut_mask = 16'hCFC0;
defparam \DP|u2|alu|i1|ib~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneii_lcell_comb \DP|u2|sum|u0|s~1 (
// Equation(s):
// \DP|u2|sum|u0|s~1_cout  = CARRY(\DP|u1|rp|Q [0])

	.dataa(\DP|u1|rp|Q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\DP|u2|sum|u0|s~1_cout ));
// synopsys translate_off
defparam \DP|u2|sum|u0|s~1 .lut_mask = 16'h00AA;
defparam \DP|u2|sum|u0|s~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneii_lcell_comb \DP|u2|sum|u0|s~2 (
// Equation(s):
// \DP|u2|sum|u0|s~2_combout  = (\DP|u2|alu|i0|ib~0_combout  & ((\CtrlU|Ctrl|stateReg.Subtract~regout  & (\DP|u2|sum|u0|s~1_cout  & VCC)) # (!\CtrlU|Ctrl|stateReg.Subtract~regout  & (!\DP|u2|sum|u0|s~1_cout )))) # (!\DP|u2|alu|i0|ib~0_combout  & 
// ((\CtrlU|Ctrl|stateReg.Subtract~regout  & (!\DP|u2|sum|u0|s~1_cout )) # (!\CtrlU|Ctrl|stateReg.Subtract~regout  & ((\DP|u2|sum|u0|s~1_cout ) # (GND)))))
// \DP|u2|sum|u0|s~3  = CARRY((\DP|u2|alu|i0|ib~0_combout  & (!\CtrlU|Ctrl|stateReg.Subtract~regout  & !\DP|u2|sum|u0|s~1_cout )) # (!\DP|u2|alu|i0|ib~0_combout  & ((!\DP|u2|sum|u0|s~1_cout ) # (!\CtrlU|Ctrl|stateReg.Subtract~regout ))))

	.dataa(\DP|u2|alu|i0|ib~0_combout ),
	.datab(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DP|u2|sum|u0|s~1_cout ),
	.combout(\DP|u2|sum|u0|s~2_combout ),
	.cout(\DP|u2|sum|u0|s~3 ));
// synopsys translate_off
defparam \DP|u2|sum|u0|s~2 .lut_mask = 16'h9617;
defparam \DP|u2|sum|u0|s~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneii_lcell_comb \DP|u2|sum|u0|s~8 (
// Equation(s):
// \DP|u2|sum|u0|s~8_combout  = ((\DP|u1|rp|Q [1] $ (\DP|u2|alu|i1|ib~0_combout  $ (!\DP|u2|sum|u0|s~3 )))) # (GND)
// \DP|u2|sum|u0|s~9  = CARRY((\DP|u1|rp|Q [1] & ((\DP|u2|alu|i1|ib~0_combout ) # (!\DP|u2|sum|u0|s~3 ))) # (!\DP|u1|rp|Q [1] & (\DP|u2|alu|i1|ib~0_combout  & !\DP|u2|sum|u0|s~3 )))

	.dataa(\DP|u1|rp|Q [1]),
	.datab(\DP|u2|alu|i1|ib~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DP|u2|sum|u0|s~3 ),
	.combout(\DP|u2|sum|u0|s~8_combout ),
	.cout(\DP|u2|sum|u0|s~9 ));
// synopsys translate_off
defparam \DP|u2|sum|u0|s~8 .lut_mask = 16'h698E;
defparam \DP|u2|sum|u0|s~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneii_lcell_comb \DP|u2|sum|u0|s~12 (
// Equation(s):
// \DP|u2|sum|u0|s~12_combout  = (\DP|u2|alu|i2|ib~0_combout  & ((\DP|u1|rp|Q [2] & (\DP|u2|sum|u0|s~9  & VCC)) # (!\DP|u1|rp|Q [2] & (!\DP|u2|sum|u0|s~9 )))) # (!\DP|u2|alu|i2|ib~0_combout  & ((\DP|u1|rp|Q [2] & (!\DP|u2|sum|u0|s~9 )) # (!\DP|u1|rp|Q [2] & 
// ((\DP|u2|sum|u0|s~9 ) # (GND)))))
// \DP|u2|sum|u0|s~13  = CARRY((\DP|u2|alu|i2|ib~0_combout  & (!\DP|u1|rp|Q [2] & !\DP|u2|sum|u0|s~9 )) # (!\DP|u2|alu|i2|ib~0_combout  & ((!\DP|u2|sum|u0|s~9 ) # (!\DP|u1|rp|Q [2]))))

	.dataa(\DP|u2|alu|i2|ib~0_combout ),
	.datab(\DP|u1|rp|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DP|u2|sum|u0|s~9 ),
	.combout(\DP|u2|sum|u0|s~12_combout ),
	.cout(\DP|u2|sum|u0|s~13 ));
// synopsys translate_off
defparam \DP|u2|sum|u0|s~12 .lut_mask = 16'h9617;
defparam \DP|u2|sum|u0|s~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneii_lcell_comb \DP|u2|sum|u0|s~14 (
// Equation(s):
// \DP|u2|sum|u0|s~14_combout  = (\CtrlU|Instruction|IR_reg [2] & ((\CtrlU|Ctrl|stateReg.LoadConst~regout ) # ((\DP|u2|sum|u0|s~12_combout  & \DP|u2|sum|u0|s~4_combout )))) # (!\CtrlU|Instruction|IR_reg [2] & (((\DP|u2|sum|u0|s~12_combout  & 
// \DP|u2|sum|u0|s~4_combout ))))

	.dataa(\CtrlU|Instruction|IR_reg [2]),
	.datab(\CtrlU|Ctrl|stateReg.LoadConst~regout ),
	.datac(\DP|u2|sum|u0|s~12_combout ),
	.datad(\DP|u2|sum|u0|s~4_combout ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~14_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~14 .lut_mask = 16'hF888;
defparam \DP|u2|sum|u0|s~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneii_lcell_comb \DMem|temp_address[0]~0 (
// Equation(s):
// \DMem|temp_address[0]~0_combout  = (!\CtrlU|Ctrl|stateReg.Store~regout  & ((\CtrlU|Ctrl|stateReg.LDAI~regout ) # (\CtrlU|Ctrl|stateReg.Load~regout )))

	.dataa(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datab(\CtrlU|Ctrl|stateReg.Store~regout ),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|stateReg.Load~regout ),
	.cin(gnd),
	.combout(\DMem|temp_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DMem|temp_address[0]~0 .lut_mask = 16'h3322;
defparam \DMem|temp_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N17
cycloneii_lcell_ff \DMem|temp_address[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u4|Q_internal [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DMem|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DMem|temp_address [0]));

// Location: LCCOMB_X22_Y9_N26
cycloneii_lcell_comb \DMem|temp_address[1]~feeder (
// Equation(s):
// \DMem|temp_address[1]~feeder_combout  = \DP|u4|Q_internal [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DP|u4|Q_internal [1]),
	.cin(gnd),
	.combout(\DMem|temp_address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DMem|temp_address[1]~feeder .lut_mask = 16'hFF00;
defparam \DMem|temp_address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N27
cycloneii_lcell_ff \DMem|temp_address[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DMem|temp_address[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DMem|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DMem|temp_address [1]));

// Location: LCCOMB_X22_Y9_N12
cycloneii_lcell_comb \DMem|temp_address[2]~feeder (
// Equation(s):
// \DMem|temp_address[2]~feeder_combout  = \DP|u4|Q_internal [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DP|u4|Q_internal [2]),
	.cin(gnd),
	.combout(\DMem|temp_address[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DMem|temp_address[2]~feeder .lut_mask = 16'hFF00;
defparam \DMem|temp_address[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N13
cycloneii_lcell_ff \DMem|temp_address[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DMem|temp_address[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DMem|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DMem|temp_address [2]));

// Location: LCFF_X22_Y9_N11
cycloneii_lcell_ff \DMem|temp_address[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u4|Q_internal [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DMem|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DMem|temp_address [3]));

// Location: LCCOMB_X18_Y8_N6
cycloneii_lcell_comb \DP|u2|alu|i6|ib~0 (
// Equation(s):
// \DP|u2|alu|i6|ib~0_combout  = (\DP|u1|rq|Q [6] & (\CtrlU|Ctrl|stateReg.Add~regout )) # (!\DP|u1|rq|Q [6] & ((\CtrlU|Ctrl|stateReg.Subtract~regout )))

	.dataa(\DP|u1|rq|Q [6]),
	.datab(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.cin(gnd),
	.combout(\DP|u2|alu|i6|ib~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|alu|i6|ib~0 .lut_mask = 16'hDD88;
defparam \DP|u2|alu|i6|ib~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneii_lcell_comb \DP|u1|deco0|Mux13~2 (
// Equation(s):
// \DP|u1|deco0|Mux13~2_combout  = (\CtrlU|Ctrl|Selector2~0_combout  & ((\CtrlU|Ctrl|WideOr1~0_combout  & ((\CtrlU|Ctrl|stateReg.LDAI~regout ))) # (!\CtrlU|Ctrl|WideOr1~0_combout  & (!\CtrlU|Instruction|IR_reg [8]))))

	.dataa(\CtrlU|Instruction|IR_reg [8]),
	.datab(\CtrlU|Ctrl|WideOr1~0_combout ),
	.datac(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datad(\CtrlU|Ctrl|Selector2~0_combout ),
	.cin(gnd),
	.combout(\DP|u1|deco0|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|deco0|Mux13~2 .lut_mask = 16'hD100;
defparam \DP|u1|deco0|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N3
cycloneii_lcell_ff \DP|u1|reg2|Q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg2|Q [4]));

// Location: LCCOMB_X21_Y8_N22
cycloneii_lcell_comb \DP|u1|reg1|Q[4]~feeder (
// Equation(s):
// \DP|u1|reg1|Q[4]~feeder_combout  = \DP|u2|sum|u0|s~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DP|u2|sum|u0|s~21_combout ),
	.cin(gnd),
	.combout(\DP|u1|reg1|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|reg1|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \DP|u1|reg1|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneii_lcell_comb \DP|u1|deco0|Mux14~2 (
// Equation(s):
// \DP|u1|deco0|Mux14~2_combout  = (\CtrlU|Instruction|IR_reg [8] & (!\CtrlU|Ctrl|WideOr1~0_combout  & !\CtrlU|Ctrl|Selector2~0_combout ))

	.dataa(\CtrlU|Instruction|IR_reg [8]),
	.datab(\CtrlU|Ctrl|WideOr1~0_combout ),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|Selector2~0_combout ),
	.cin(gnd),
	.combout(\DP|u1|deco0|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|deco0|Mux14~2 .lut_mask = 16'h0022;
defparam \DP|u1|deco0|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N23
cycloneii_lcell_ff \DP|u1|reg1|Q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|reg1|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg1|Q [4]));

// Location: LCCOMB_X21_Y8_N28
cycloneii_lcell_comb \DP|u1|mux1|Mux3~2 (
// Equation(s):
// \DP|u1|mux1|Mux3~2_combout  = (\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & (((\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout )))) # (!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & ((\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & ((\DP|u1|reg1|Q [4]))) # 
// (!\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout  & (\DP|u1|reg0|Q [4]))))

	.dataa(\DP|u1|reg0|Q [4]),
	.datab(\DP|u1|reg1|Q [4]),
	.datac(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.datad(\CtrlU|Ctrl|RF_Rq_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux3~2 .lut_mask = 16'hFC0A;
defparam \DP|u1|mux1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneii_lcell_comb \DP|u1|mux1|Mux3~3 (
// Equation(s):
// \DP|u1|mux1|Mux3~3_combout  = (\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & ((\DP|u1|mux1|Mux3~2_combout  & (\DP|u1|reg3|Q [4])) # (!\DP|u1|mux1|Mux3~2_combout  & ((\DP|u1|reg2|Q [4]))))) # (!\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout  & (((\DP|u1|mux1|Mux3~2_combout 
// ))))

	.dataa(\DP|u1|reg3|Q [4]),
	.datab(\DP|u1|reg2|Q [4]),
	.datac(\CtrlU|Ctrl|RF_Rq_addr[1]~0_combout ),
	.datad(\DP|u1|mux1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux3~3 .lut_mask = 16'hAFC0;
defparam \DP|u1|mux1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneii_lcell_comb \DP|u1|mux1|Mux3~4 (
// Equation(s):
// \DP|u1|mux1|Mux3~4_combout  = (\DP|u1|mux1|Mux3~3_combout  & (((!\CtrlU|Ctrl|stateReg.Add~regout  & !\CtrlU|Ctrl|stateReg.Subtract~regout )) # (!\CtrlU|Instruction|IR_reg [2])))

	.dataa(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datab(\DP|u1|mux1|Mux3~3_combout ),
	.datac(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datad(\CtrlU|Instruction|IR_reg [2]),
	.cin(gnd),
	.combout(\DP|u1|mux1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux1|Mux3~4 .lut_mask = 16'h04CC;
defparam \DP|u1|mux1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N29
cycloneii_lcell_ff \DP|u1|rq|Q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux1|Mux3~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u2|alu|i7|ia~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rq|Q [4]));

// Location: LCCOMB_X18_Y8_N12
cycloneii_lcell_comb \DP|u2|alu|i4|ib~0 (
// Equation(s):
// \DP|u2|alu|i4|ib~0_combout  = (\DP|u1|rq|Q [4] & ((\CtrlU|Ctrl|stateReg.Add~regout ))) # (!\DP|u1|rq|Q [4] & (\CtrlU|Ctrl|stateReg.Subtract~regout ))

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datac(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datad(\DP|u1|rq|Q [4]),
	.cin(gnd),
	.combout(\DP|u2|alu|i4|ib~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|alu|i4|ib~0 .lut_mask = 16'hF0CC;
defparam \DP|u2|alu|i4|ib~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneii_lcell_comb \DP|u2|sum|u0|s~16 (
// Equation(s):
// \DP|u2|sum|u0|s~16_combout  = ((\DP|u2|alu|i3|ib~0_combout  $ (\DP|u1|rp|Q [3] $ (!\DP|u2|sum|u0|s~13 )))) # (GND)
// \DP|u2|sum|u0|s~17  = CARRY((\DP|u2|alu|i3|ib~0_combout  & ((\DP|u1|rp|Q [3]) # (!\DP|u2|sum|u0|s~13 ))) # (!\DP|u2|alu|i3|ib~0_combout  & (\DP|u1|rp|Q [3] & !\DP|u2|sum|u0|s~13 )))

	.dataa(\DP|u2|alu|i3|ib~0_combout ),
	.datab(\DP|u1|rp|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DP|u2|sum|u0|s~13 ),
	.combout(\DP|u2|sum|u0|s~16_combout ),
	.cout(\DP|u2|sum|u0|s~17 ));
// synopsys translate_off
defparam \DP|u2|sum|u0|s~16 .lut_mask = 16'h698E;
defparam \DP|u2|sum|u0|s~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneii_lcell_comb \DP|u2|sum|u0|s~22 (
// Equation(s):
// \DP|u2|sum|u0|s~22_combout  = ((\DP|u2|alu|i5|ib~0_combout  $ (\DP|u1|rp|Q [5] $ (!\DP|u2|sum|u0|s~20 )))) # (GND)
// \DP|u2|sum|u0|s~23  = CARRY((\DP|u2|alu|i5|ib~0_combout  & ((\DP|u1|rp|Q [5]) # (!\DP|u2|sum|u0|s~20 ))) # (!\DP|u2|alu|i5|ib~0_combout  & (\DP|u1|rp|Q [5] & !\DP|u2|sum|u0|s~20 )))

	.dataa(\DP|u2|alu|i5|ib~0_combout ),
	.datab(\DP|u1|rp|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DP|u2|sum|u0|s~20 ),
	.combout(\DP|u2|sum|u0|s~22_combout ),
	.cout(\DP|u2|sum|u0|s~23 ));
// synopsys translate_off
defparam \DP|u2|sum|u0|s~22 .lut_mask = 16'h698E;
defparam \DP|u2|sum|u0|s~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneii_lcell_comb \DP|u2|sum|u0|s~26 (
// Equation(s):
// \DP|u2|sum|u0|s~26_combout  = (\DP|u1|rp|Q [6] & ((\DP|u2|alu|i6|ib~0_combout  & (\DP|u2|sum|u0|s~23  & VCC)) # (!\DP|u2|alu|i6|ib~0_combout  & (!\DP|u2|sum|u0|s~23 )))) # (!\DP|u1|rp|Q [6] & ((\DP|u2|alu|i6|ib~0_combout  & (!\DP|u2|sum|u0|s~23 )) # 
// (!\DP|u2|alu|i6|ib~0_combout  & ((\DP|u2|sum|u0|s~23 ) # (GND)))))
// \DP|u2|sum|u0|s~27  = CARRY((\DP|u1|rp|Q [6] & (!\DP|u2|alu|i6|ib~0_combout  & !\DP|u2|sum|u0|s~23 )) # (!\DP|u1|rp|Q [6] & ((!\DP|u2|sum|u0|s~23 ) # (!\DP|u2|alu|i6|ib~0_combout ))))

	.dataa(\DP|u1|rp|Q [6]),
	.datab(\DP|u2|alu|i6|ib~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DP|u2|sum|u0|s~23 ),
	.combout(\DP|u2|sum|u0|s~26_combout ),
	.cout(\DP|u2|sum|u0|s~27 ));
// synopsys translate_off
defparam \DP|u2|sum|u0|s~26 .lut_mask = 16'h9617;
defparam \DP|u2|sum|u0|s~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneii_lcell_comb \DP|u2|sum|u0|s~29 (
// Equation(s):
// \DP|u2|sum|u0|s~29_combout  = \DP|u2|alu|i7|ib~0_combout  $ (\DP|u2|sum|u0|s~27  $ (!\DP|u1|rp|Q [7]))

	.dataa(\DP|u2|alu|i7|ib~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\DP|u1|rp|Q [7]),
	.cin(\DP|u2|sum|u0|s~27 ),
	.combout(\DP|u2|sum|u0|s~29_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~29 .lut_mask = 16'h5AA5;
defparam \DP|u2|sum|u0|s~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X23_Y8
cycloneii_ram_block \DMem|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CtrlU|Ctrl|stateReg.Store~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\CtrlU|Ctrl|stateReg.Store~regout ),
	.ena1(\CtrlU|Ctrl|WideOr0~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DP|u1|rp|Q [7],\DP|u1|rp|Q [6],\DP|u1|rp|Q [5],\DP|u1|rp|Q [4],\DP|u1|rp|Q [3],\DP|u1|rp|Q [2],\DP|u1|rp|Q [1],\DP|u1|rp|Q [0]}),
	.portaaddr({\DP|u4|Q_internal [3],\DP|u4|Q_internal [2],\DP|u4|Q_internal [1],\DP|u4|Q_internal [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\DMem|temp_address [3],\DMem|temp_address [2],\DMem|temp_address [1],\DMem|temp_address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\DMem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:DMem|altsyncram:ram_rtl_0|altsyncram_qhd1:auto_generated|ALTSYNCRAM";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \DMem|ram_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneii_lcell_comb \DP|u2|sum|u0|s~31 (
// Equation(s):
// \DP|u2|sum|u0|s~31_combout  = (\DP|u2|sum|u0|s~6_combout  & ((\DMem|ram_rtl_0|auto_generated|ram_block1a7 ) # ((\DP|u2|sum|u0|s~4_combout  & \DP|u2|sum|u0|s~29_combout )))) # (!\DP|u2|sum|u0|s~6_combout  & (\DP|u2|sum|u0|s~4_combout  & 
// (\DP|u2|sum|u0|s~29_combout )))

	.dataa(\DP|u2|sum|u0|s~6_combout ),
	.datab(\DP|u2|sum|u0|s~4_combout ),
	.datac(\DP|u2|sum|u0|s~29_combout ),
	.datad(\DMem|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~31_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~31 .lut_mask = 16'hEAC0;
defparam \DP|u2|sum|u0|s~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N1
cycloneii_lcell_ff \DP|u1|reg0|Q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg0|Q [7]));

// Location: LCCOMB_X20_Y8_N22
cycloneii_lcell_comb \DP|u1|mux0|Mux0~1 (
// Equation(s):
// \DP|u1|mux0|Mux0~1_combout  = (\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|reg2|Q [7])) # (!\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|reg0|Q [7])))

	.dataa(\DP|u1|reg2|Q [7]),
	.datab(vcc),
	.datac(\CtrlU|Ctrl|Selector6~1_combout ),
	.datad(\DP|u1|reg0|Q [7]),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux0~1 .lut_mask = 16'hAFA0;
defparam \DP|u1|mux0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneii_lcell_comb \CtrlU|Ctrl|Selector7~0 (
// Equation(s):
// \CtrlU|Ctrl|Selector7~0_combout  = (\CtrlU|Instruction|IR_reg [0] & \CtrlU|Ctrl|stateReg.LDAI~regout )

	.dataa(vcc),
	.datab(\CtrlU|Instruction|IR_reg [0]),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|Selector7~0 .lut_mask = 16'hCC00;
defparam \CtrlU|Ctrl|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneii_lcell_comb \CtrlU|Ctrl|Selector7~1 (
// Equation(s):
// \CtrlU|Ctrl|Selector7~1_combout  = (\CtrlU|Ctrl|Selector7~0_combout ) # ((\CtrlU|Instruction|IR_reg [8] & ((\CtrlU|Ctrl|stateReg.Store~regout ) # (\CtrlU|Ctrl|stateReg.JumpIfZero~regout ))))

	.dataa(\CtrlU|Ctrl|stateReg.Store~regout ),
	.datab(\CtrlU|Ctrl|stateReg.JumpIfZero~regout ),
	.datac(\CtrlU|Instruction|IR_reg [8]),
	.datad(\CtrlU|Ctrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|Selector7~1 .lut_mask = 16'hFFE0;
defparam \CtrlU|Ctrl|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneii_lcell_comb \DP|u1|reg1|Q[7]~feeder (
// Equation(s):
// \DP|u1|reg1|Q[7]~feeder_combout  = \DP|u2|sum|u0|s~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DP|u2|sum|u0|s~31_combout ),
	.cin(gnd),
	.combout(\DP|u1|reg1|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|reg1|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \DP|u1|reg1|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N21
cycloneii_lcell_ff \DP|u1|reg1|Q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|reg1|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg1|Q [7]));

// Location: LCCOMB_X24_Y8_N26
cycloneii_lcell_comb \DP|u1|mux0|Mux0~0 (
// Equation(s):
// \DP|u1|mux0|Mux0~0_combout  = (\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|reg3|Q [7])) # (!\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|reg1|Q [7])))

	.dataa(\DP|u1|reg3|Q [7]),
	.datab(\DP|u1|reg1|Q [7]),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|Selector6~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux0~0 .lut_mask = 16'hAACC;
defparam \DP|u1|mux0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneii_lcell_comb \DP|u1|mux0|Mux0~2 (
// Equation(s):
// \DP|u1|mux0|Mux0~2_combout  = (!\CtrlU|Ctrl|Selector5~0_combout  & ((\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|mux0|Mux0~0_combout ))) # (!\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|mux0|Mux0~1_combout ))))

	.dataa(\CtrlU|Ctrl|Selector5~0_combout ),
	.datab(\DP|u1|mux0|Mux0~1_combout ),
	.datac(\CtrlU|Ctrl|Selector7~1_combout ),
	.datad(\DP|u1|mux0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux0~2 .lut_mask = 16'h5404;
defparam \DP|u1|mux0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneii_lcell_comb \CtrlU|Ctrl|WideOr6~0 (
// Equation(s):
// \CtrlU|Ctrl|WideOr6~0_combout  = (\CtrlU|Ctrl|stateReg.JumpIfZero~regout ) # ((\CtrlU|Ctrl|stateReg.LDAI~regout ) # ((\CtrlU|Ctrl|stateReg.Store~regout ) # (\DP|u2|alu|i7|ia~0_combout )))

	.dataa(\CtrlU|Ctrl|stateReg.JumpIfZero~regout ),
	.datab(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datac(\CtrlU|Ctrl|stateReg.Store~regout ),
	.datad(\DP|u2|alu|i7|ia~0_combout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|WideOr6~0 .lut_mask = 16'hFFFE;
defparam \CtrlU|Ctrl|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N19
cycloneii_lcell_ff \DP|u1|rp|Q[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux0|Mux0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rp|Q [7]));

// Location: LCCOMB_X25_Y8_N8
cycloneii_lcell_comb \DP|u2|sum|u0|s~28 (
// Equation(s):
// \DP|u2|sum|u0|s~28_combout  = (\DP|u2|sum|u0|s~4_combout  & ((\DP|u2|sum|u0|s~26_combout ) # ((\DP|u2|sum|u0|s~6_combout  & \DMem|ram_rtl_0|auto_generated|ram_block1a6 )))) # (!\DP|u2|sum|u0|s~4_combout  & (((\DP|u2|sum|u0|s~6_combout  & 
// \DMem|ram_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\DP|u2|sum|u0|s~4_combout ),
	.datab(\DP|u2|sum|u0|s~26_combout ),
	.datac(\DP|u2|sum|u0|s~6_combout ),
	.datad(\DMem|ram_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~28_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~28 .lut_mask = 16'hF888;
defparam \DP|u2|sum|u0|s~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y8_N9
cycloneii_lcell_ff \DP|u1|reg2|Q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u2|sum|u0|s~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg2|Q [6]));

// Location: LCFF_X25_Y8_N7
cycloneii_lcell_ff \DP|u1|reg3|Q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg3|Q [6]));

// Location: LCCOMB_X24_Y8_N4
cycloneii_lcell_comb \DP|u1|mux0|Mux1~0 (
// Equation(s):
// \DP|u1|mux0|Mux1~0_combout  = (\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|reg3|Q [6]))) # (!\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|reg2|Q [6]))

	.dataa(vcc),
	.datab(\DP|u1|reg2|Q [6]),
	.datac(\CtrlU|Ctrl|Selector7~1_combout ),
	.datad(\DP|u1|reg3|Q [6]),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux1~0 .lut_mask = 16'hFC0C;
defparam \DP|u1|mux0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N23
cycloneii_lcell_ff \DP|u1|reg1|Q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg1|Q [6]));

// Location: LCFF_X20_Y8_N15
cycloneii_lcell_ff \DP|u1|reg0|Q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg0|Q [6]));

// Location: LCCOMB_X24_Y8_N0
cycloneii_lcell_comb \DP|u1|mux0|Mux1~1 (
// Equation(s):
// \DP|u1|mux0|Mux1~1_combout  = (\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|reg1|Q [6])) # (!\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|reg0|Q [6])))

	.dataa(\CtrlU|Ctrl|Selector7~1_combout ),
	.datab(\DP|u1|reg1|Q [6]),
	.datac(vcc),
	.datad(\DP|u1|reg0|Q [6]),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux1~1 .lut_mask = 16'hDD88;
defparam \DP|u1|mux0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneii_lcell_comb \DP|u1|mux0|Mux1~2 (
// Equation(s):
// \DP|u1|mux0|Mux1~2_combout  = (!\CtrlU|Ctrl|Selector5~0_combout  & ((\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|mux0|Mux1~0_combout )) # (!\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|mux0|Mux1~1_combout )))))

	.dataa(\CtrlU|Ctrl|Selector5~0_combout ),
	.datab(\CtrlU|Ctrl|Selector6~1_combout ),
	.datac(\DP|u1|mux0|Mux1~0_combout ),
	.datad(\DP|u1|mux0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux1~2 .lut_mask = 16'h5140;
defparam \DP|u1|mux0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N29
cycloneii_lcell_ff \DP|u1|rp|Q[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux0|Mux1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rp|Q [6]));

// Location: LCCOMB_X22_Y8_N30
cycloneii_lcell_comb \DP|u2|sum|u0|s~24 (
// Equation(s):
// \DP|u2|sum|u0|s~24_combout  = (\CtrlU|Instruction|IR_reg [5] & ((\CtrlU|Ctrl|stateReg.LoadConst~regout ) # ((\DP|u2|sum|u0|s~22_combout  & \DP|u2|sum|u0|s~4_combout )))) # (!\CtrlU|Instruction|IR_reg [5] & (\DP|u2|sum|u0|s~22_combout  & 
// ((\DP|u2|sum|u0|s~4_combout ))))

	.dataa(\CtrlU|Instruction|IR_reg [5]),
	.datab(\DP|u2|sum|u0|s~22_combout ),
	.datac(\CtrlU|Ctrl|stateReg.LoadConst~regout ),
	.datad(\DP|u2|sum|u0|s~4_combout ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~24_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~24 .lut_mask = 16'hECA0;
defparam \DP|u2|sum|u0|s~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneii_lcell_comb \DP|u2|sum|u0|s~25 (
// Equation(s):
// \DP|u2|sum|u0|s~25_combout  = (\DP|u2|sum|u0|s~24_combout ) # ((\DP|u2|sum|u0|s~6_combout  & \DMem|ram_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\DP|u2|sum|u0|s~6_combout ),
	.datab(vcc),
	.datac(\DMem|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\DP|u2|sum|u0|s~24_combout ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~25_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~25 .lut_mask = 16'hFFA0;
defparam \DP|u2|sum|u0|s~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N11
cycloneii_lcell_ff \DP|u1|reg3|Q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg3|Q [5]));

// Location: LCFF_X21_Y8_N13
cycloneii_lcell_ff \DP|u1|reg1|Q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u2|sum|u0|s~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg1|Q [5]));

// Location: LCCOMB_X20_Y8_N26
cycloneii_lcell_comb \DP|u1|mux0|Mux2~0 (
// Equation(s):
// \DP|u1|mux0|Mux2~0_combout  = (\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|reg3|Q [5])) # (!\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|reg1|Q [5])))

	.dataa(\CtrlU|Ctrl|Selector6~1_combout ),
	.datab(\DP|u1|reg3|Q [5]),
	.datac(vcc),
	.datad(\DP|u1|reg1|Q [5]),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux2~0 .lut_mask = 16'hDD88;
defparam \DP|u1|mux0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N9
cycloneii_lcell_ff \DP|u1|reg2|Q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg2|Q [5]));

// Location: LCCOMB_X19_Y8_N8
cycloneii_lcell_comb \DP|u1|mux0|Mux2~1 (
// Equation(s):
// \DP|u1|mux0|Mux2~1_combout  = (\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|reg2|Q [5]))) # (!\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|reg0|Q [5]))

	.dataa(\DP|u1|reg0|Q [5]),
	.datab(vcc),
	.datac(\DP|u1|reg2|Q [5]),
	.datad(\CtrlU|Ctrl|Selector6~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux2~1 .lut_mask = 16'hF0AA;
defparam \DP|u1|mux0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneii_lcell_comb \DP|u1|mux0|Mux2~2 (
// Equation(s):
// \DP|u1|mux0|Mux2~2_combout  = (!\CtrlU|Ctrl|Selector5~0_combout  & ((\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|mux0|Mux2~0_combout )) # (!\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|mux0|Mux2~1_combout )))))

	.dataa(\CtrlU|Ctrl|Selector5~0_combout ),
	.datab(\DP|u1|mux0|Mux2~0_combout ),
	.datac(\DP|u1|mux0|Mux2~1_combout ),
	.datad(\CtrlU|Ctrl|Selector7~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux2~2 .lut_mask = 16'h4450;
defparam \DP|u1|mux0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N7
cycloneii_lcell_ff \DP|u1|rp|Q[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux0|Mux2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rp|Q [5]));

// Location: LCCOMB_X22_Y8_N6
cycloneii_lcell_comb \DP|u2|sum|u0|s~15 (
// Equation(s):
// \DP|u2|sum|u0|s~15_combout  = (\DP|u2|sum|u0|s~14_combout ) # ((\DP|u2|sum|u0|s~6_combout  & \DMem|ram_rtl_0|auto_generated|ram_block1a2 ))

	.dataa(\DP|u2|sum|u0|s~6_combout ),
	.datab(vcc),
	.datac(\DP|u2|sum|u0|s~14_combout ),
	.datad(\DMem|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~15_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~15 .lut_mask = 16'hFAF0;
defparam \DP|u2|sum|u0|s~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N7
cycloneii_lcell_ff \DP|u1|reg3|Q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg3|Q [2]));

// Location: LCFF_X19_Y8_N27
cycloneii_lcell_ff \DP|u1|reg2|Q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg2|Q [2]));

// Location: LCCOMB_X19_Y8_N26
cycloneii_lcell_comb \DP|u1|mux0|Mux5~0 (
// Equation(s):
// \DP|u1|mux0|Mux5~0_combout  = (\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|reg3|Q [2])) # (!\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|reg2|Q [2])))

	.dataa(vcc),
	.datab(\DP|u1|reg3|Q [2]),
	.datac(\DP|u1|reg2|Q [2]),
	.datad(\CtrlU|Ctrl|Selector7~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux5~0 .lut_mask = 16'hCCF0;
defparam \DP|u1|mux0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N9
cycloneii_lcell_ff \DP|u1|reg0|Q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg0|Q [2]));

// Location: LCFF_X22_Y8_N7
cycloneii_lcell_ff \DP|u1|reg1|Q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u2|sum|u0|s~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg1|Q [2]));

// Location: LCCOMB_X24_Y8_N6
cycloneii_lcell_comb \DP|u1|mux0|Mux5~1 (
// Equation(s):
// \DP|u1|mux0|Mux5~1_combout  = (\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|reg1|Q [2]))) # (!\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|reg0|Q [2]))

	.dataa(vcc),
	.datab(\DP|u1|reg0|Q [2]),
	.datac(\CtrlU|Ctrl|Selector7~1_combout ),
	.datad(\DP|u1|reg1|Q [2]),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux5~1 .lut_mask = 16'hFC0C;
defparam \DP|u1|mux0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneii_lcell_comb \DP|u1|mux0|Mux5~2 (
// Equation(s):
// \DP|u1|mux0|Mux5~2_combout  = (!\CtrlU|Ctrl|Selector5~0_combout  & ((\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|mux0|Mux5~0_combout )) # (!\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|mux0|Mux5~1_combout )))))

	.dataa(\CtrlU|Ctrl|Selector5~0_combout ),
	.datab(\CtrlU|Ctrl|Selector6~1_combout ),
	.datac(\DP|u1|mux0|Mux5~0_combout ),
	.datad(\DP|u1|mux0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux5~2 .lut_mask = 16'h5140;
defparam \DP|u1|mux0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N31
cycloneii_lcell_ff \DP|u1|rp|Q[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux0|Mux5~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rp|Q [2]));

// Location: LCCOMB_X22_Y8_N8
cycloneii_lcell_comb \DP|u2|sum|u0|s~18 (
// Equation(s):
// \DP|u2|sum|u0|s~18_combout  = (\DP|u2|sum|u0|s~6_combout  & ((\DMem|ram_rtl_0|auto_generated|ram_block1a3 ) # ((\DP|u2|sum|u0|s~16_combout  & \DP|u2|sum|u0|s~4_combout )))) # (!\DP|u2|sum|u0|s~6_combout  & (\DP|u2|sum|u0|s~16_combout  & 
// ((\DP|u2|sum|u0|s~4_combout ))))

	.dataa(\DP|u2|sum|u0|s~6_combout ),
	.datab(\DP|u2|sum|u0|s~16_combout ),
	.datac(\DMem|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\DP|u2|sum|u0|s~4_combout ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~18_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~18 .lut_mask = 16'hECA0;
defparam \DP|u2|sum|u0|s~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N27
cycloneii_lcell_ff \DP|u1|reg1|Q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg1|Q [3]));

// Location: LCCOMB_X18_Y8_N4
cycloneii_lcell_comb \DP|u1|reg3|Q[3]~feeder (
// Equation(s):
// \DP|u1|reg3|Q[3]~feeder_combout  = \DP|u2|sum|u0|s~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DP|u2|sum|u0|s~18_combout ),
	.cin(gnd),
	.combout(\DP|u1|reg3|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|reg3|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \DP|u1|reg3|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N5
cycloneii_lcell_ff \DP|u1|reg3|Q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|reg3|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg3|Q [3]));

// Location: LCCOMB_X24_Y8_N8
cycloneii_lcell_comb \DP|u1|mux0|Mux4~0 (
// Equation(s):
// \DP|u1|mux0|Mux4~0_combout  = (\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|reg3|Q [3]))) # (!\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|reg1|Q [3]))

	.dataa(vcc),
	.datab(\DP|u1|reg1|Q [3]),
	.datac(\DP|u1|reg3|Q [3]),
	.datad(\CtrlU|Ctrl|Selector6~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux4~0 .lut_mask = 16'hF0CC;
defparam \DP|u1|mux0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N9
cycloneii_lcell_ff \DP|u1|reg0|Q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u2|sum|u0|s~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg0|Q [3]));

// Location: LCCOMB_X24_Y8_N10
cycloneii_lcell_comb \DP|u1|mux0|Mux4~1 (
// Equation(s):
// \DP|u1|mux0|Mux4~1_combout  = (\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|reg2|Q [3])) # (!\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|reg0|Q [3])))

	.dataa(\DP|u1|reg2|Q [3]),
	.datab(\DP|u1|reg0|Q [3]),
	.datac(vcc),
	.datad(\CtrlU|Ctrl|Selector6~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux4~1 .lut_mask = 16'hAACC;
defparam \DP|u1|mux0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneii_lcell_comb \DP|u1|mux0|Mux4~2 (
// Equation(s):
// \DP|u1|mux0|Mux4~2_combout  = (!\CtrlU|Ctrl|Selector5~0_combout  & ((\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|mux0|Mux4~0_combout )) # (!\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|mux0|Mux4~1_combout )))))

	.dataa(\CtrlU|Ctrl|Selector5~0_combout ),
	.datab(\DP|u1|mux0|Mux4~0_combout ),
	.datac(\CtrlU|Ctrl|Selector7~1_combout ),
	.datad(\DP|u1|mux0|Mux4~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux4~2 .lut_mask = 16'h4540;
defparam \DP|u1|mux0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N21
cycloneii_lcell_ff \DP|u1|rp|Q[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux0|Mux4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rp|Q [3]));

// Location: LCCOMB_X22_Y9_N0
cycloneii_lcell_comb \DP|u3|Selector4~0 (
// Equation(s):
// \DP|u3|Selector4~0_combout  = (\DP|u1|rp|Q [3] & \CtrlU|Ctrl|stateReg.LDAI~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\DP|u1|rp|Q [3]),
	.datad(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.cin(gnd),
	.combout(\DP|u3|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u3|Selector4~0 .lut_mask = 16'hF000;
defparam \DP|u3|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cycloneii_lcell_comb \DP|u4|Q_internal[3]~feeder (
// Equation(s):
// \DP|u4|Q_internal[3]~feeder_combout  = \DP|u3|Selector4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DP|u3|Selector4~0_combout ),
	.cin(gnd),
	.combout(\DP|u4|Q_internal[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u4|Q_internal[3]~feeder .lut_mask = 16'hFF00;
defparam \DP|u4|Q_internal[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N13
cycloneii_lcell_ff \DP|u4|Q_internal[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u4|Q_internal[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CtrlU|Ctrl|stateReg.Init~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u4|Q_internal [3]));

// Location: LCCOMB_X22_Y8_N28
cycloneii_lcell_comb \DP|u2|sum|u0|s~10 (
// Equation(s):
// \DP|u2|sum|u0|s~10_combout  = (\CtrlU|Instruction|IR_reg [1] & ((\CtrlU|Ctrl|stateReg.LoadConst~regout ) # ((\DP|u2|sum|u0|s~8_combout  & \DP|u2|sum|u0|s~4_combout )))) # (!\CtrlU|Instruction|IR_reg [1] & (((\DP|u2|sum|u0|s~8_combout  & 
// \DP|u2|sum|u0|s~4_combout ))))

	.dataa(\CtrlU|Instruction|IR_reg [1]),
	.datab(\CtrlU|Ctrl|stateReg.LoadConst~regout ),
	.datac(\DP|u2|sum|u0|s~8_combout ),
	.datad(\DP|u2|sum|u0|s~4_combout ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~10_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~10 .lut_mask = 16'hF888;
defparam \DP|u2|sum|u0|s~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneii_lcell_comb \DP|u2|sum|u0|s~11 (
// Equation(s):
// \DP|u2|sum|u0|s~11_combout  = (\DP|u2|sum|u0|s~10_combout ) # ((\DP|u2|sum|u0|s~6_combout  & \DMem|ram_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(\DP|u2|sum|u0|s~6_combout ),
	.datab(vcc),
	.datac(\DMem|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\DP|u2|sum|u0|s~10_combout ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~11_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~11 .lut_mask = 16'hFFA0;
defparam \DP|u2|sum|u0|s~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N23
cycloneii_lcell_ff \DP|u1|reg2|Q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg2|Q [1]));

// Location: LCCOMB_X19_Y8_N4
cycloneii_lcell_comb \DP|u1|mux0|Mux6~1 (
// Equation(s):
// \DP|u1|mux0|Mux6~1_combout  = (\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|reg2|Q [1])) # (!\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|reg0|Q [1])))

	.dataa(vcc),
	.datab(\DP|u1|reg2|Q [1]),
	.datac(\DP|u1|reg0|Q [1]),
	.datad(\CtrlU|Ctrl|Selector6~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux6~1 .lut_mask = 16'hCCF0;
defparam \DP|u1|mux0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N1
cycloneii_lcell_ff \DP|u1|reg1|Q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u2|sum|u0|s~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg1|Q [1]));

// Location: LCCOMB_X19_Y8_N16
cycloneii_lcell_comb \DP|u1|mux0|Mux6~0 (
// Equation(s):
// \DP|u1|mux0|Mux6~0_combout  = (\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|reg3|Q [1])) # (!\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|reg1|Q [1])))

	.dataa(vcc),
	.datab(\DP|u1|reg3|Q [1]),
	.datac(\DP|u1|reg1|Q [1]),
	.datad(\CtrlU|Ctrl|Selector6~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux6~0 .lut_mask = 16'hCCF0;
defparam \DP|u1|mux0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneii_lcell_comb \DP|u1|mux0|Mux6~2 (
// Equation(s):
// \DP|u1|mux0|Mux6~2_combout  = (!\CtrlU|Ctrl|Selector5~0_combout  & ((\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|mux0|Mux6~0_combout ))) # (!\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|mux0|Mux6~1_combout ))))

	.dataa(\CtrlU|Ctrl|Selector5~0_combout ),
	.datab(\DP|u1|mux0|Mux6~1_combout ),
	.datac(\DP|u1|mux0|Mux6~0_combout ),
	.datad(\CtrlU|Ctrl|Selector7~1_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux6~2 .lut_mask = 16'h5044;
defparam \DP|u1|mux0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N21
cycloneii_lcell_ff \DP|u1|rp|Q[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux0|Mux6~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rp|Q [1]));

// Location: LCCOMB_X19_Y10_N6
cycloneii_lcell_comb \CtrlU|Ctrl|LoadArmOff[1] (
// Equation(s):
// \CtrlU|Ctrl|LoadArmOff [1] = (GLOBAL(\CtrlU|Ctrl|D_addr~0clkctrl_outclk ) & ((\CtrlU|Instruction|IR_reg [1]))) # (!GLOBAL(\CtrlU|Ctrl|D_addr~0clkctrl_outclk ) & (\CtrlU|Ctrl|LoadArmOff [1]))

	.dataa(\CtrlU|Ctrl|LoadArmOff [1]),
	.datab(vcc),
	.datac(\CtrlU|Ctrl|D_addr~0clkctrl_outclk ),
	.datad(\CtrlU|Instruction|IR_reg [1]),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|LoadArmOff [1]),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|LoadArmOff[1] .lut_mask = 16'hFA0A;
defparam \CtrlU|Ctrl|LoadArmOff[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneii_lcell_comb \DP|u3|Selector6~0 (
// Equation(s):
// \DP|u3|Selector6~0_combout  = (\CtrlU|Ctrl|stateReg.LDAI~regout  & (\DP|u1|rp|Q [1])) # (!\CtrlU|Ctrl|stateReg.LDAI~regout  & (((\CtrlU|Ctrl|D_addr~0_combout  & \CtrlU|Ctrl|LoadArmOff [1]))))

	.dataa(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datab(\DP|u1|rp|Q [1]),
	.datac(\CtrlU|Ctrl|D_addr~0_combout ),
	.datad(\CtrlU|Ctrl|LoadArmOff [1]),
	.cin(gnd),
	.combout(\DP|u3|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u3|Selector6~0 .lut_mask = 16'hD888;
defparam \DP|u3|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N31
cycloneii_lcell_ff \DP|u4|Q_internal[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u3|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(!\CtrlU|Ctrl|stateReg.Init~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u4|Q_internal [1]));

// Location: LCCOMB_X20_Y8_N30
cycloneii_lcell_comb \DP|u2|sum|u0|s~21 (
// Equation(s):
// \DP|u2|sum|u0|s~21_combout  = (\DP|u2|sum|u0|s~19_combout  & ((\DP|u2|sum|u0|s~4_combout ) # ((\DP|u2|sum|u0|s~6_combout  & \DMem|ram_rtl_0|auto_generated|ram_block1a4 )))) # (!\DP|u2|sum|u0|s~19_combout  & (((\DP|u2|sum|u0|s~6_combout  & 
// \DMem|ram_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\DP|u2|sum|u0|s~19_combout ),
	.datab(\DP|u2|sum|u0|s~4_combout ),
	.datac(\DP|u2|sum|u0|s~6_combout ),
	.datad(\DMem|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~21_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~21 .lut_mask = 16'hF888;
defparam \DP|u2|sum|u0|s~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N31
cycloneii_lcell_ff \DP|u1|reg0|Q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u2|sum|u0|s~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg0|Q [4]));

// Location: LCCOMB_X24_Y8_N14
cycloneii_lcell_comb \DP|u1|mux0|Mux3~1 (
// Equation(s):
// \DP|u1|mux0|Mux3~1_combout  = (\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|reg1|Q [4]))) # (!\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|reg0|Q [4]))

	.dataa(\CtrlU|Ctrl|Selector7~1_combout ),
	.datab(vcc),
	.datac(\DP|u1|reg0|Q [4]),
	.datad(\DP|u1|reg1|Q [4]),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux3~1 .lut_mask = 16'hFA50;
defparam \DP|u1|mux0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneii_lcell_comb \DP|u1|reg3|Q[4]~feeder (
// Equation(s):
// \DP|u1|reg3|Q[4]~feeder_combout  = \DP|u2|sum|u0|s~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DP|u2|sum|u0|s~21_combout ),
	.cin(gnd),
	.combout(\DP|u1|reg3|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|reg3|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \DP|u1|reg3|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N25
cycloneii_lcell_ff \DP|u1|reg3|Q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|reg3|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg3|Q [4]));

// Location: LCCOMB_X24_Y8_N12
cycloneii_lcell_comb \DP|u1|mux0|Mux3~0 (
// Equation(s):
// \DP|u1|mux0|Mux3~0_combout  = (\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|reg3|Q [4])) # (!\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|reg2|Q [4])))

	.dataa(vcc),
	.datab(\DP|u1|reg3|Q [4]),
	.datac(\CtrlU|Ctrl|Selector7~1_combout ),
	.datad(\DP|u1|reg2|Q [4]),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux3~0 .lut_mask = 16'hCFC0;
defparam \DP|u1|mux0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneii_lcell_comb \DP|u1|mux0|Mux3~2 (
// Equation(s):
// \DP|u1|mux0|Mux3~2_combout  = (!\CtrlU|Ctrl|Selector5~0_combout  & ((\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|mux0|Mux3~0_combout ))) # (!\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|mux0|Mux3~1_combout ))))

	.dataa(\CtrlU|Ctrl|Selector5~0_combout ),
	.datab(\CtrlU|Ctrl|Selector6~1_combout ),
	.datac(\DP|u1|mux0|Mux3~1_combout ),
	.datad(\DP|u1|mux0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux3~2 .lut_mask = 16'h5410;
defparam \DP|u1|mux0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N3
cycloneii_lcell_ff \DP|u1|rp|Q[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux0|Mux3~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rp|Q [4]));

// Location: LCCOMB_X22_Y8_N2
cycloneii_lcell_comb \DP|jump~0 (
// Equation(s):
// \DP|jump~0_combout  = (!\DP|u1|rp|Q [1] & (!\DP|u1|rp|Q [2] & (!\DP|u1|rp|Q [0] & !\DP|u1|rp|Q [3])))

	.dataa(\DP|u1|rp|Q [1]),
	.datab(\DP|u1|rp|Q [2]),
	.datac(\DP|u1|rp|Q [0]),
	.datad(\DP|u1|rp|Q [3]),
	.cin(gnd),
	.combout(\DP|jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|jump~0 .lut_mask = 16'h0001;
defparam \DP|jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneii_lcell_comb \DP|jump~1 (
// Equation(s):
// \DP|jump~1_combout  = (!\DP|u1|rp|Q [6] & (!\DP|u1|rp|Q [4] & (!\DP|u1|rp|Q [5] & \DP|jump~0_combout )))

	.dataa(\DP|u1|rp|Q [6]),
	.datab(\DP|u1|rp|Q [4]),
	.datac(\DP|u1|rp|Q [5]),
	.datad(\DP|jump~0_combout ),
	.cin(gnd),
	.combout(\DP|jump~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|jump~1 .lut_mask = 16'h0100;
defparam \DP|jump~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneii_lcell_comb \CtrlU|Ctrl|Selector8~1 (
// Equation(s):
// \CtrlU|Ctrl|Selector8~1_combout  = (\CtrlU|Ctrl|Selector8~0_combout ) # ((\CtrlU|Ctrl|WideOr7~0_combout ) # ((\CtrlU|Ctrl|stateReg.JumpIfZero~regout  & !\DP|jump~1_combout )))

	.dataa(\CtrlU|Ctrl|Selector8~0_combout ),
	.datab(\CtrlU|Ctrl|WideOr7~0_combout ),
	.datac(\CtrlU|Ctrl|stateReg.JumpIfZero~regout ),
	.datad(\DP|jump~1_combout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|Selector8~1 .lut_mask = 16'hEEFE;
defparam \CtrlU|Ctrl|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N21
cycloneii_lcell_ff \CtrlU|Ctrl|stateReg.Fetch (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Ctrl|Selector8~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Ctrl|stateReg.Fetch~regout ));

// Location: LCFF_X18_Y8_N1
cycloneii_lcell_ff \CtrlU|Ctrl|stateReg.Decode (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Ctrl|stateReg.Decode~regout ));

// Location: LCCOMB_X18_Y10_N18
cycloneii_lcell_comb \CtrlU|Ctrl|nextState.JumpIfZero~0 (
// Equation(s):
// \CtrlU|Ctrl|nextState.JumpIfZero~0_combout  = (!\CtrlU|Instruction|IR_reg [13] & (\CtrlU|Ctrl|stateReg.Decode~regout  & (\CtrlU|Instruction|IR_reg [12] & \CtrlU|Instruction|IR_reg [5])))

	.dataa(\CtrlU|Instruction|IR_reg [13]),
	.datab(\CtrlU|Ctrl|stateReg.Decode~regout ),
	.datac(\CtrlU|Instruction|IR_reg [12]),
	.datad(\CtrlU|Instruction|IR_reg [5]),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|nextState.JumpIfZero~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|nextState.JumpIfZero~0 .lut_mask = 16'h4000;
defparam \CtrlU|Ctrl|nextState.JumpIfZero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N19
cycloneii_lcell_ff \CtrlU|Ctrl|stateReg.JumpIfZero (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Ctrl|nextState.JumpIfZero~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Ctrl|stateReg.JumpIfZero~regout ));

// Location: LCCOMB_X18_Y8_N22
cycloneii_lcell_comb \CtrlU|Ctrl|nextState.Saltar~0 (
// Equation(s):
// \CtrlU|Ctrl|nextState.Saltar~0_combout  = (\CtrlU|Ctrl|stateReg.JumpIfZero~regout  & \DP|jump~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CtrlU|Ctrl|stateReg.JumpIfZero~regout ),
	.datad(\DP|jump~1_combout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|nextState.Saltar~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|nextState.Saltar~0 .lut_mask = 16'hF000;
defparam \CtrlU|Ctrl|nextState.Saltar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N23
cycloneii_lcell_ff \CtrlU|Ctrl|stateReg.Saltar (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Ctrl|nextState.Saltar~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Ctrl|stateReg.Saltar~regout ));

// Location: LCCOMB_X18_Y9_N14
cycloneii_lcell_comb \CtrlU|Pogram|Add0~8 (
// Equation(s):
// \CtrlU|Pogram|Add0~8_combout  = (\CtrlU|Ctrl|stateReg.Saltar~regout  & ((\CtrlU|Pogram|Add0~6_combout ))) # (!\CtrlU|Ctrl|stateReg.Saltar~regout  & (\CtrlU|Pogram|PC_reg [2]))

	.dataa(\CtrlU|Pogram|PC_reg [2]),
	.datab(\CtrlU|Ctrl|stateReg.Saltar~regout ),
	.datac(vcc),
	.datad(\CtrlU|Pogram|Add0~6_combout ),
	.cin(gnd),
	.combout(\CtrlU|Pogram|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Pogram|Add0~8 .lut_mask = 16'hEE22;
defparam \CtrlU|Pogram|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N7
cycloneii_lcell_ff \CtrlU|Pogram|PC_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Pogram|PC_reg[2]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\CtrlU|Ctrl|stateReg.Init~regout ),
	.sload(gnd),
	.ena(\CtrlU|Pogram|PC_reg[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Pogram|PC_reg [2]));

// Location: LCCOMB_X19_Y9_N18
cycloneii_lcell_comb \InstMem|Mux2~0 (
// Equation(s):
// \InstMem|Mux2~0_combout  = (!\CtrlU|Pogram|PC_reg [3] & ((\CtrlU|Pogram|PC_reg [0] & ((!\CtrlU|Pogram|PC_reg [1]))) # (!\CtrlU|Pogram|PC_reg [0] & (!\CtrlU|Pogram|PC_reg [2]))))

	.dataa(\CtrlU|Pogram|PC_reg [3]),
	.datab(\CtrlU|Pogram|PC_reg [2]),
	.datac(\CtrlU|Pogram|PC_reg [1]),
	.datad(\CtrlU|Pogram|PC_reg [0]),
	.cin(gnd),
	.combout(\InstMem|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|Mux2~0 .lut_mask = 16'h0511;
defparam \InstMem|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N19
cycloneii_lcell_ff \InstMem|data_output[12] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\InstMem|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstMem|data_output [12]));

// Location: LCCOMB_X19_Y9_N8
cycloneii_lcell_comb \CtrlU|Instruction|IR_reg[12]~feeder (
// Equation(s):
// \CtrlU|Instruction|IR_reg[12]~feeder_combout  = \InstMem|data_output [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\InstMem|data_output [12]),
	.cin(gnd),
	.combout(\CtrlU|Instruction|IR_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Instruction|IR_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \CtrlU|Instruction|IR_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N9
cycloneii_lcell_ff \CtrlU|Instruction|IR_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Instruction|IR_reg[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Instruction|IR_reg [12]));

// Location: LCCOMB_X18_Y8_N26
cycloneii_lcell_comb \CtrlU|Ctrl|nextState.Subtract~0 (
// Equation(s):
// \CtrlU|Ctrl|nextState.Subtract~0_combout  = (!\CtrlU|Instruction|IR_reg [13] & (!\CtrlU|Instruction|IR_reg [12] & (\CtrlU|Ctrl|stateReg.Decode~regout  & \CtrlU|Instruction|IR_reg [5])))

	.dataa(\CtrlU|Instruction|IR_reg [13]),
	.datab(\CtrlU|Instruction|IR_reg [12]),
	.datac(\CtrlU|Ctrl|stateReg.Decode~regout ),
	.datad(\CtrlU|Instruction|IR_reg [5]),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|nextState.Subtract~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|nextState.Subtract~0 .lut_mask = 16'h1000;
defparam \CtrlU|Ctrl|nextState.Subtract~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N27
cycloneii_lcell_ff \CtrlU|Ctrl|stateReg.Subtract (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CtrlU|Ctrl|nextState.Subtract~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CtrlU|Ctrl|stateReg.Subtract~regout ));

// Location: LCCOMB_X19_Y10_N18
cycloneii_lcell_comb \CtrlU|Ctrl|Selector6~0 (
// Equation(s):
// \CtrlU|Ctrl|Selector6~0_combout  = (\CtrlU|Instruction|IR_reg [1] & ((\CtrlU|Ctrl|stateReg.JumpIfZero~regout ) # ((\CtrlU|Ctrl|stateReg.LDAI~regout ) # (\CtrlU|Ctrl|stateReg.Store~regout ))))

	.dataa(\CtrlU|Instruction|IR_reg [1]),
	.datab(\CtrlU|Ctrl|stateReg.JumpIfZero~regout ),
	.datac(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.datad(\CtrlU|Ctrl|stateReg.Store~regout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|Selector6~0 .lut_mask = 16'hAAA8;
defparam \CtrlU|Ctrl|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneii_lcell_comb \CtrlU|Ctrl|Selector6~1 (
// Equation(s):
// \CtrlU|Ctrl|Selector6~1_combout  = (\CtrlU|Ctrl|Selector6~0_combout ) # ((\CtrlU|Instruction|IR_reg [5] & ((\CtrlU|Ctrl|stateReg.Subtract~regout ) # (\CtrlU|Ctrl|stateReg.Add~regout ))))

	.dataa(\CtrlU|Instruction|IR_reg [5]),
	.datab(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.datac(\CtrlU|Ctrl|stateReg.Add~regout ),
	.datad(\CtrlU|Ctrl|Selector6~0_combout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|Selector6~1 .lut_mask = 16'hFFA8;
defparam \CtrlU|Ctrl|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneii_lcell_comb \DP|u2|sum|u0|s~5 (
// Equation(s):
// \DP|u2|sum|u0|s~5_combout  = (\CtrlU|Ctrl|stateReg.LoadConst~regout  & ((\CtrlU|Instruction|IR_reg [0]) # ((\DP|u2|sum|u0|s~2_combout  & \DP|u2|sum|u0|s~4_combout )))) # (!\CtrlU|Ctrl|stateReg.LoadConst~regout  & (((\DP|u2|sum|u0|s~2_combout  & 
// \DP|u2|sum|u0|s~4_combout ))))

	.dataa(\CtrlU|Ctrl|stateReg.LoadConst~regout ),
	.datab(\CtrlU|Instruction|IR_reg [0]),
	.datac(\DP|u2|sum|u0|s~2_combout ),
	.datad(\DP|u2|sum|u0|s~4_combout ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~5_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~5 .lut_mask = 16'hF888;
defparam \DP|u2|sum|u0|s~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneii_lcell_comb \DP|u2|sum|u0|s~7 (
// Equation(s):
// \DP|u2|sum|u0|s~7_combout  = (\DP|u2|sum|u0|s~5_combout ) # ((\DP|u2|sum|u0|s~6_combout  & \DMem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\DP|u2|sum|u0|s~6_combout ),
	.datab(vcc),
	.datac(\DP|u2|sum|u0|s~5_combout ),
	.datad(\DMem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\DP|u2|sum|u0|s~7_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u2|sum|u0|s~7 .lut_mask = 16'hFAF0;
defparam \DP|u2|sum|u0|s~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N17
cycloneii_lcell_ff \DP|u1|reg1|Q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u2|sum|u0|s~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DP|u1|deco0|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg1|Q [0]));

// Location: LCCOMB_X24_Y8_N16
cycloneii_lcell_comb \DP|u1|mux0|Mux7~1 (
// Equation(s):
// \DP|u1|mux0|Mux7~1_combout  = (\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|reg1|Q [0]))) # (!\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|reg0|Q [0]))

	.dataa(\DP|u1|reg0|Q [0]),
	.datab(vcc),
	.datac(\CtrlU|Ctrl|Selector7~1_combout ),
	.datad(\DP|u1|reg1|Q [0]),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux7~1 .lut_mask = 16'hFA0A;
defparam \DP|u1|mux0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N25
cycloneii_lcell_ff \DP|u1|reg2|Q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg2|Q [0]));

// Location: LCFF_X21_Y8_N27
cycloneii_lcell_ff \DP|u1|reg3|Q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DP|u2|sum|u0|s~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DP|u1|deco0|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|reg3|Q [0]));

// Location: LCCOMB_X20_Y8_N24
cycloneii_lcell_comb \DP|u1|mux0|Mux7~0 (
// Equation(s):
// \DP|u1|mux0|Mux7~0_combout  = (\CtrlU|Ctrl|Selector7~1_combout  & ((\DP|u1|reg3|Q [0]))) # (!\CtrlU|Ctrl|Selector7~1_combout  & (\DP|u1|reg2|Q [0]))

	.dataa(vcc),
	.datab(\DP|u1|reg2|Q [0]),
	.datac(\CtrlU|Ctrl|Selector7~1_combout ),
	.datad(\DP|u1|reg3|Q [0]),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux7~0 .lut_mask = 16'hFC0C;
defparam \DP|u1|mux0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneii_lcell_comb \DP|u1|mux0|Mux7~2 (
// Equation(s):
// \DP|u1|mux0|Mux7~2_combout  = (!\CtrlU|Ctrl|Selector5~0_combout  & ((\CtrlU|Ctrl|Selector6~1_combout  & ((\DP|u1|mux0|Mux7~0_combout ))) # (!\CtrlU|Ctrl|Selector6~1_combout  & (\DP|u1|mux0|Mux7~1_combout ))))

	.dataa(\CtrlU|Ctrl|Selector5~0_combout ),
	.datab(\CtrlU|Ctrl|Selector6~1_combout ),
	.datac(\DP|u1|mux0|Mux7~1_combout ),
	.datad(\DP|u1|mux0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\DP|u1|mux0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \DP|u1|mux0|Mux7~2 .lut_mask = 16'h5410;
defparam \DP|u1|mux0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N25
cycloneii_lcell_ff \DP|u1|rp|Q[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DP|u1|mux0|Mux7~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|WideOr6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DP|u1|rp|Q [0]));

// Location: LCCOMB_X19_Y9_N28
cycloneii_lcell_comb \InstMem|Mux1~0 (
// Equation(s):
// \InstMem|Mux1~0_combout  = (!\CtrlU|Pogram|PC_reg [3] & ((\CtrlU|Pogram|PC_reg [0] & (!\CtrlU|Pogram|PC_reg [2])) # (!\CtrlU|Pogram|PC_reg [0] & ((!\CtrlU|Pogram|PC_reg [1])))))

	.dataa(\CtrlU|Pogram|PC_reg [3]),
	.datab(\CtrlU|Pogram|PC_reg [2]),
	.datac(\CtrlU|Pogram|PC_reg [1]),
	.datad(\CtrlU|Pogram|PC_reg [0]),
	.cin(gnd),
	.combout(\InstMem|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \InstMem|Mux1~0 .lut_mask = 16'h1105;
defparam \InstMem|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N29
cycloneii_lcell_ff \InstMem|data_output[13] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\InstMem|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\InstMem|data_output [13]));

// Location: LCCOMB_X19_Y8_N18
cycloneii_lcell_comb \CtrlU|Ctrl|Selector3~0 (
// Equation(s):
// \CtrlU|Ctrl|Selector3~0_combout  = (!\CtrlU|Ctrl|WideOr1~0_combout  & \CtrlU|Instruction|IR_reg [8])

	.dataa(vcc),
	.datab(\CtrlU|Ctrl|WideOr1~0_combout ),
	.datac(\CtrlU|Instruction|IR_reg [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|Selector3~0 .lut_mask = 16'h3030;
defparam \CtrlU|Ctrl|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneii_lcell_comb \CtrlU|Ctrl|Selector5~0 (
// Equation(s):
// \CtrlU|Ctrl|Selector5~0_combout  = (\CtrlU|Instruction|IR_reg [2] & \CtrlU|Ctrl|stateReg.LDAI~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CtrlU|Instruction|IR_reg [2]),
	.datad(\CtrlU|Ctrl|stateReg.LDAI~regout ),
	.cin(gnd),
	.combout(\CtrlU|Ctrl|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CtrlU|Ctrl|Selector5~0 .lut_mask = 16'hF000;
defparam \CtrlU|Ctrl|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut[0]~I (
	.datain(\DP|u1|rp|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut[0]));
// synopsys translate_off
defparam \dataOut[0]~I .input_async_reset = "none";
defparam \dataOut[0]~I .input_power_up = "low";
defparam \dataOut[0]~I .input_register_mode = "none";
defparam \dataOut[0]~I .input_sync_reset = "none";
defparam \dataOut[0]~I .oe_async_reset = "none";
defparam \dataOut[0]~I .oe_power_up = "low";
defparam \dataOut[0]~I .oe_register_mode = "none";
defparam \dataOut[0]~I .oe_sync_reset = "none";
defparam \dataOut[0]~I .operation_mode = "output";
defparam \dataOut[0]~I .output_async_reset = "none";
defparam \dataOut[0]~I .output_power_up = "low";
defparam \dataOut[0]~I .output_register_mode = "none";
defparam \dataOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut[1]~I (
	.datain(\DP|u1|rp|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut[1]));
// synopsys translate_off
defparam \dataOut[1]~I .input_async_reset = "none";
defparam \dataOut[1]~I .input_power_up = "low";
defparam \dataOut[1]~I .input_register_mode = "none";
defparam \dataOut[1]~I .input_sync_reset = "none";
defparam \dataOut[1]~I .oe_async_reset = "none";
defparam \dataOut[1]~I .oe_power_up = "low";
defparam \dataOut[1]~I .oe_register_mode = "none";
defparam \dataOut[1]~I .oe_sync_reset = "none";
defparam \dataOut[1]~I .operation_mode = "output";
defparam \dataOut[1]~I .output_async_reset = "none";
defparam \dataOut[1]~I .output_power_up = "low";
defparam \dataOut[1]~I .output_register_mode = "none";
defparam \dataOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut[2]~I (
	.datain(\DP|u1|rp|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut[2]));
// synopsys translate_off
defparam \dataOut[2]~I .input_async_reset = "none";
defparam \dataOut[2]~I .input_power_up = "low";
defparam \dataOut[2]~I .input_register_mode = "none";
defparam \dataOut[2]~I .input_sync_reset = "none";
defparam \dataOut[2]~I .oe_async_reset = "none";
defparam \dataOut[2]~I .oe_power_up = "low";
defparam \dataOut[2]~I .oe_register_mode = "none";
defparam \dataOut[2]~I .oe_sync_reset = "none";
defparam \dataOut[2]~I .operation_mode = "output";
defparam \dataOut[2]~I .output_async_reset = "none";
defparam \dataOut[2]~I .output_power_up = "low";
defparam \dataOut[2]~I .output_register_mode = "none";
defparam \dataOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut[3]~I (
	.datain(\DP|u1|rp|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut[3]));
// synopsys translate_off
defparam \dataOut[3]~I .input_async_reset = "none";
defparam \dataOut[3]~I .input_power_up = "low";
defparam \dataOut[3]~I .input_register_mode = "none";
defparam \dataOut[3]~I .input_sync_reset = "none";
defparam \dataOut[3]~I .oe_async_reset = "none";
defparam \dataOut[3]~I .oe_power_up = "low";
defparam \dataOut[3]~I .oe_register_mode = "none";
defparam \dataOut[3]~I .oe_sync_reset = "none";
defparam \dataOut[3]~I .operation_mode = "output";
defparam \dataOut[3]~I .output_async_reset = "none";
defparam \dataOut[3]~I .output_power_up = "low";
defparam \dataOut[3]~I .output_register_mode = "none";
defparam \dataOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut[4]~I (
	.datain(\DP|u1|rp|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut[4]));
// synopsys translate_off
defparam \dataOut[4]~I .input_async_reset = "none";
defparam \dataOut[4]~I .input_power_up = "low";
defparam \dataOut[4]~I .input_register_mode = "none";
defparam \dataOut[4]~I .input_sync_reset = "none";
defparam \dataOut[4]~I .oe_async_reset = "none";
defparam \dataOut[4]~I .oe_power_up = "low";
defparam \dataOut[4]~I .oe_register_mode = "none";
defparam \dataOut[4]~I .oe_sync_reset = "none";
defparam \dataOut[4]~I .operation_mode = "output";
defparam \dataOut[4]~I .output_async_reset = "none";
defparam \dataOut[4]~I .output_power_up = "low";
defparam \dataOut[4]~I .output_register_mode = "none";
defparam \dataOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut[5]~I (
	.datain(\DP|u1|rp|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut[5]));
// synopsys translate_off
defparam \dataOut[5]~I .input_async_reset = "none";
defparam \dataOut[5]~I .input_power_up = "low";
defparam \dataOut[5]~I .input_register_mode = "none";
defparam \dataOut[5]~I .input_sync_reset = "none";
defparam \dataOut[5]~I .oe_async_reset = "none";
defparam \dataOut[5]~I .oe_power_up = "low";
defparam \dataOut[5]~I .oe_register_mode = "none";
defparam \dataOut[5]~I .oe_sync_reset = "none";
defparam \dataOut[5]~I .operation_mode = "output";
defparam \dataOut[5]~I .output_async_reset = "none";
defparam \dataOut[5]~I .output_power_up = "low";
defparam \dataOut[5]~I .output_register_mode = "none";
defparam \dataOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut[6]~I (
	.datain(\DP|u1|rp|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut[6]));
// synopsys translate_off
defparam \dataOut[6]~I .input_async_reset = "none";
defparam \dataOut[6]~I .input_power_up = "low";
defparam \dataOut[6]~I .input_register_mode = "none";
defparam \dataOut[6]~I .input_sync_reset = "none";
defparam \dataOut[6]~I .oe_async_reset = "none";
defparam \dataOut[6]~I .oe_power_up = "low";
defparam \dataOut[6]~I .oe_register_mode = "none";
defparam \dataOut[6]~I .oe_sync_reset = "none";
defparam \dataOut[6]~I .operation_mode = "output";
defparam \dataOut[6]~I .output_async_reset = "none";
defparam \dataOut[6]~I .output_power_up = "low";
defparam \dataOut[6]~I .output_register_mode = "none";
defparam \dataOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataOut[7]~I (
	.datain(\DP|u1|rp|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataOut[7]));
// synopsys translate_off
defparam \dataOut[7]~I .input_async_reset = "none";
defparam \dataOut[7]~I .input_power_up = "low";
defparam \dataOut[7]~I .input_register_mode = "none";
defparam \dataOut[7]~I .input_sync_reset = "none";
defparam \dataOut[7]~I .oe_async_reset = "none";
defparam \dataOut[7]~I .oe_power_up = "low";
defparam \dataOut[7]~I .oe_register_mode = "none";
defparam \dataOut[7]~I .oe_sync_reset = "none";
defparam \dataOut[7]~I .operation_mode = "output";
defparam \dataOut[7]~I .output_async_reset = "none";
defparam \dataOut[7]~I .output_power_up = "low";
defparam \dataOut[7]~I .output_register_mode = "none";
defparam \dataOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAMOut[0]~I (
	.datain(\DMem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAMOut[0]));
// synopsys translate_off
defparam \RAMOut[0]~I .input_async_reset = "none";
defparam \RAMOut[0]~I .input_power_up = "low";
defparam \RAMOut[0]~I .input_register_mode = "none";
defparam \RAMOut[0]~I .input_sync_reset = "none";
defparam \RAMOut[0]~I .oe_async_reset = "none";
defparam \RAMOut[0]~I .oe_power_up = "low";
defparam \RAMOut[0]~I .oe_register_mode = "none";
defparam \RAMOut[0]~I .oe_sync_reset = "none";
defparam \RAMOut[0]~I .operation_mode = "output";
defparam \RAMOut[0]~I .output_async_reset = "none";
defparam \RAMOut[0]~I .output_power_up = "low";
defparam \RAMOut[0]~I .output_register_mode = "none";
defparam \RAMOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAMOut[1]~I (
	.datain(\DMem|ram_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAMOut[1]));
// synopsys translate_off
defparam \RAMOut[1]~I .input_async_reset = "none";
defparam \RAMOut[1]~I .input_power_up = "low";
defparam \RAMOut[1]~I .input_register_mode = "none";
defparam \RAMOut[1]~I .input_sync_reset = "none";
defparam \RAMOut[1]~I .oe_async_reset = "none";
defparam \RAMOut[1]~I .oe_power_up = "low";
defparam \RAMOut[1]~I .oe_register_mode = "none";
defparam \RAMOut[1]~I .oe_sync_reset = "none";
defparam \RAMOut[1]~I .operation_mode = "output";
defparam \RAMOut[1]~I .output_async_reset = "none";
defparam \RAMOut[1]~I .output_power_up = "low";
defparam \RAMOut[1]~I .output_register_mode = "none";
defparam \RAMOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAMOut[2]~I (
	.datain(\DMem|ram_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAMOut[2]));
// synopsys translate_off
defparam \RAMOut[2]~I .input_async_reset = "none";
defparam \RAMOut[2]~I .input_power_up = "low";
defparam \RAMOut[2]~I .input_register_mode = "none";
defparam \RAMOut[2]~I .input_sync_reset = "none";
defparam \RAMOut[2]~I .oe_async_reset = "none";
defparam \RAMOut[2]~I .oe_power_up = "low";
defparam \RAMOut[2]~I .oe_register_mode = "none";
defparam \RAMOut[2]~I .oe_sync_reset = "none";
defparam \RAMOut[2]~I .operation_mode = "output";
defparam \RAMOut[2]~I .output_async_reset = "none";
defparam \RAMOut[2]~I .output_power_up = "low";
defparam \RAMOut[2]~I .output_register_mode = "none";
defparam \RAMOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAMOut[3]~I (
	.datain(\DMem|ram_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAMOut[3]));
// synopsys translate_off
defparam \RAMOut[3]~I .input_async_reset = "none";
defparam \RAMOut[3]~I .input_power_up = "low";
defparam \RAMOut[3]~I .input_register_mode = "none";
defparam \RAMOut[3]~I .input_sync_reset = "none";
defparam \RAMOut[3]~I .oe_async_reset = "none";
defparam \RAMOut[3]~I .oe_power_up = "low";
defparam \RAMOut[3]~I .oe_register_mode = "none";
defparam \RAMOut[3]~I .oe_sync_reset = "none";
defparam \RAMOut[3]~I .operation_mode = "output";
defparam \RAMOut[3]~I .output_async_reset = "none";
defparam \RAMOut[3]~I .output_power_up = "low";
defparam \RAMOut[3]~I .output_register_mode = "none";
defparam \RAMOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAMOut[4]~I (
	.datain(\DMem|ram_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAMOut[4]));
// synopsys translate_off
defparam \RAMOut[4]~I .input_async_reset = "none";
defparam \RAMOut[4]~I .input_power_up = "low";
defparam \RAMOut[4]~I .input_register_mode = "none";
defparam \RAMOut[4]~I .input_sync_reset = "none";
defparam \RAMOut[4]~I .oe_async_reset = "none";
defparam \RAMOut[4]~I .oe_power_up = "low";
defparam \RAMOut[4]~I .oe_register_mode = "none";
defparam \RAMOut[4]~I .oe_sync_reset = "none";
defparam \RAMOut[4]~I .operation_mode = "output";
defparam \RAMOut[4]~I .output_async_reset = "none";
defparam \RAMOut[4]~I .output_power_up = "low";
defparam \RAMOut[4]~I .output_register_mode = "none";
defparam \RAMOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAMOut[5]~I (
	.datain(\DMem|ram_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAMOut[5]));
// synopsys translate_off
defparam \RAMOut[5]~I .input_async_reset = "none";
defparam \RAMOut[5]~I .input_power_up = "low";
defparam \RAMOut[5]~I .input_register_mode = "none";
defparam \RAMOut[5]~I .input_sync_reset = "none";
defparam \RAMOut[5]~I .oe_async_reset = "none";
defparam \RAMOut[5]~I .oe_power_up = "low";
defparam \RAMOut[5]~I .oe_register_mode = "none";
defparam \RAMOut[5]~I .oe_sync_reset = "none";
defparam \RAMOut[5]~I .operation_mode = "output";
defparam \RAMOut[5]~I .output_async_reset = "none";
defparam \RAMOut[5]~I .output_power_up = "low";
defparam \RAMOut[5]~I .output_register_mode = "none";
defparam \RAMOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAMOut[6]~I (
	.datain(\DMem|ram_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAMOut[6]));
// synopsys translate_off
defparam \RAMOut[6]~I .input_async_reset = "none";
defparam \RAMOut[6]~I .input_power_up = "low";
defparam \RAMOut[6]~I .input_register_mode = "none";
defparam \RAMOut[6]~I .input_sync_reset = "none";
defparam \RAMOut[6]~I .oe_async_reset = "none";
defparam \RAMOut[6]~I .oe_power_up = "low";
defparam \RAMOut[6]~I .oe_register_mode = "none";
defparam \RAMOut[6]~I .oe_sync_reset = "none";
defparam \RAMOut[6]~I .operation_mode = "output";
defparam \RAMOut[6]~I .output_async_reset = "none";
defparam \RAMOut[6]~I .output_power_up = "low";
defparam \RAMOut[6]~I .output_register_mode = "none";
defparam \RAMOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAMOut[7]~I (
	.datain(\DMem|ram_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAMOut[7]));
// synopsys translate_off
defparam \RAMOut[7]~I .input_async_reset = "none";
defparam \RAMOut[7]~I .input_power_up = "low";
defparam \RAMOut[7]~I .input_register_mode = "none";
defparam \RAMOut[7]~I .input_sync_reset = "none";
defparam \RAMOut[7]~I .oe_async_reset = "none";
defparam \RAMOut[7]~I .oe_power_up = "low";
defparam \RAMOut[7]~I .oe_register_mode = "none";
defparam \RAMOut[7]~I .oe_sync_reset = "none";
defparam \RAMOut[7]~I .operation_mode = "output";
defparam \RAMOut[7]~I .output_async_reset = "none";
defparam \RAMOut[7]~I .output_power_up = "low";
defparam \RAMOut[7]~I .output_register_mode = "none";
defparam \RAMOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[0]~I (
	.datain(\InstMem|data_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[0]));
// synopsys translate_off
defparam \I_data[0]~I .input_async_reset = "none";
defparam \I_data[0]~I .input_power_up = "low";
defparam \I_data[0]~I .input_register_mode = "none";
defparam \I_data[0]~I .input_sync_reset = "none";
defparam \I_data[0]~I .oe_async_reset = "none";
defparam \I_data[0]~I .oe_power_up = "low";
defparam \I_data[0]~I .oe_register_mode = "none";
defparam \I_data[0]~I .oe_sync_reset = "none";
defparam \I_data[0]~I .operation_mode = "output";
defparam \I_data[0]~I .output_async_reset = "none";
defparam \I_data[0]~I .output_power_up = "low";
defparam \I_data[0]~I .output_register_mode = "none";
defparam \I_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[1]~I (
	.datain(\InstMem|data_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[1]));
// synopsys translate_off
defparam \I_data[1]~I .input_async_reset = "none";
defparam \I_data[1]~I .input_power_up = "low";
defparam \I_data[1]~I .input_register_mode = "none";
defparam \I_data[1]~I .input_sync_reset = "none";
defparam \I_data[1]~I .oe_async_reset = "none";
defparam \I_data[1]~I .oe_power_up = "low";
defparam \I_data[1]~I .oe_register_mode = "none";
defparam \I_data[1]~I .oe_sync_reset = "none";
defparam \I_data[1]~I .operation_mode = "output";
defparam \I_data[1]~I .output_async_reset = "none";
defparam \I_data[1]~I .output_power_up = "low";
defparam \I_data[1]~I .output_register_mode = "none";
defparam \I_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[2]~I (
	.datain(\InstMem|data_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[2]));
// synopsys translate_off
defparam \I_data[2]~I .input_async_reset = "none";
defparam \I_data[2]~I .input_power_up = "low";
defparam \I_data[2]~I .input_register_mode = "none";
defparam \I_data[2]~I .input_sync_reset = "none";
defparam \I_data[2]~I .oe_async_reset = "none";
defparam \I_data[2]~I .oe_power_up = "low";
defparam \I_data[2]~I .oe_register_mode = "none";
defparam \I_data[2]~I .oe_sync_reset = "none";
defparam \I_data[2]~I .operation_mode = "output";
defparam \I_data[2]~I .output_async_reset = "none";
defparam \I_data[2]~I .output_power_up = "low";
defparam \I_data[2]~I .output_register_mode = "none";
defparam \I_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[3]));
// synopsys translate_off
defparam \I_data[3]~I .input_async_reset = "none";
defparam \I_data[3]~I .input_power_up = "low";
defparam \I_data[3]~I .input_register_mode = "none";
defparam \I_data[3]~I .input_sync_reset = "none";
defparam \I_data[3]~I .oe_async_reset = "none";
defparam \I_data[3]~I .oe_power_up = "low";
defparam \I_data[3]~I .oe_register_mode = "none";
defparam \I_data[3]~I .oe_sync_reset = "none";
defparam \I_data[3]~I .operation_mode = "output";
defparam \I_data[3]~I .output_async_reset = "none";
defparam \I_data[3]~I .output_power_up = "low";
defparam \I_data[3]~I .output_register_mode = "none";
defparam \I_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[4]));
// synopsys translate_off
defparam \I_data[4]~I .input_async_reset = "none";
defparam \I_data[4]~I .input_power_up = "low";
defparam \I_data[4]~I .input_register_mode = "none";
defparam \I_data[4]~I .input_sync_reset = "none";
defparam \I_data[4]~I .oe_async_reset = "none";
defparam \I_data[4]~I .oe_power_up = "low";
defparam \I_data[4]~I .oe_register_mode = "none";
defparam \I_data[4]~I .oe_sync_reset = "none";
defparam \I_data[4]~I .operation_mode = "output";
defparam \I_data[4]~I .output_async_reset = "none";
defparam \I_data[4]~I .output_power_up = "low";
defparam \I_data[4]~I .output_register_mode = "none";
defparam \I_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[5]~I (
	.datain(\InstMem|data_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[5]));
// synopsys translate_off
defparam \I_data[5]~I .input_async_reset = "none";
defparam \I_data[5]~I .input_power_up = "low";
defparam \I_data[5]~I .input_register_mode = "none";
defparam \I_data[5]~I .input_sync_reset = "none";
defparam \I_data[5]~I .oe_async_reset = "none";
defparam \I_data[5]~I .oe_power_up = "low";
defparam \I_data[5]~I .oe_register_mode = "none";
defparam \I_data[5]~I .oe_sync_reset = "none";
defparam \I_data[5]~I .operation_mode = "output";
defparam \I_data[5]~I .output_async_reset = "none";
defparam \I_data[5]~I .output_power_up = "low";
defparam \I_data[5]~I .output_register_mode = "none";
defparam \I_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[6]));
// synopsys translate_off
defparam \I_data[6]~I .input_async_reset = "none";
defparam \I_data[6]~I .input_power_up = "low";
defparam \I_data[6]~I .input_register_mode = "none";
defparam \I_data[6]~I .input_sync_reset = "none";
defparam \I_data[6]~I .oe_async_reset = "none";
defparam \I_data[6]~I .oe_power_up = "low";
defparam \I_data[6]~I .oe_register_mode = "none";
defparam \I_data[6]~I .oe_sync_reset = "none";
defparam \I_data[6]~I .operation_mode = "output";
defparam \I_data[6]~I .output_async_reset = "none";
defparam \I_data[6]~I .output_power_up = "low";
defparam \I_data[6]~I .output_register_mode = "none";
defparam \I_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[7]));
// synopsys translate_off
defparam \I_data[7]~I .input_async_reset = "none";
defparam \I_data[7]~I .input_power_up = "low";
defparam \I_data[7]~I .input_register_mode = "none";
defparam \I_data[7]~I .input_sync_reset = "none";
defparam \I_data[7]~I .oe_async_reset = "none";
defparam \I_data[7]~I .oe_power_up = "low";
defparam \I_data[7]~I .oe_register_mode = "none";
defparam \I_data[7]~I .oe_sync_reset = "none";
defparam \I_data[7]~I .operation_mode = "output";
defparam \I_data[7]~I .output_async_reset = "none";
defparam \I_data[7]~I .output_power_up = "low";
defparam \I_data[7]~I .output_register_mode = "none";
defparam \I_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[8]~I (
	.datain(\InstMem|data_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[8]));
// synopsys translate_off
defparam \I_data[8]~I .input_async_reset = "none";
defparam \I_data[8]~I .input_power_up = "low";
defparam \I_data[8]~I .input_register_mode = "none";
defparam \I_data[8]~I .input_sync_reset = "none";
defparam \I_data[8]~I .oe_async_reset = "none";
defparam \I_data[8]~I .oe_power_up = "low";
defparam \I_data[8]~I .oe_register_mode = "none";
defparam \I_data[8]~I .oe_sync_reset = "none";
defparam \I_data[8]~I .operation_mode = "output";
defparam \I_data[8]~I .output_async_reset = "none";
defparam \I_data[8]~I .output_power_up = "low";
defparam \I_data[8]~I .output_register_mode = "none";
defparam \I_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[9]~I (
	.datain(\InstMem|data_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[9]));
// synopsys translate_off
defparam \I_data[9]~I .input_async_reset = "none";
defparam \I_data[9]~I .input_power_up = "low";
defparam \I_data[9]~I .input_register_mode = "none";
defparam \I_data[9]~I .input_sync_reset = "none";
defparam \I_data[9]~I .oe_async_reset = "none";
defparam \I_data[9]~I .oe_power_up = "low";
defparam \I_data[9]~I .oe_register_mode = "none";
defparam \I_data[9]~I .oe_sync_reset = "none";
defparam \I_data[9]~I .operation_mode = "output";
defparam \I_data[9]~I .output_async_reset = "none";
defparam \I_data[9]~I .output_power_up = "low";
defparam \I_data[9]~I .output_register_mode = "none";
defparam \I_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[10]));
// synopsys translate_off
defparam \I_data[10]~I .input_async_reset = "none";
defparam \I_data[10]~I .input_power_up = "low";
defparam \I_data[10]~I .input_register_mode = "none";
defparam \I_data[10]~I .input_sync_reset = "none";
defparam \I_data[10]~I .oe_async_reset = "none";
defparam \I_data[10]~I .oe_power_up = "low";
defparam \I_data[10]~I .oe_register_mode = "none";
defparam \I_data[10]~I .oe_sync_reset = "none";
defparam \I_data[10]~I .operation_mode = "output";
defparam \I_data[10]~I .output_async_reset = "none";
defparam \I_data[10]~I .output_power_up = "low";
defparam \I_data[10]~I .output_register_mode = "none";
defparam \I_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[11]));
// synopsys translate_off
defparam \I_data[11]~I .input_async_reset = "none";
defparam \I_data[11]~I .input_power_up = "low";
defparam \I_data[11]~I .input_register_mode = "none";
defparam \I_data[11]~I .input_sync_reset = "none";
defparam \I_data[11]~I .oe_async_reset = "none";
defparam \I_data[11]~I .oe_power_up = "low";
defparam \I_data[11]~I .oe_register_mode = "none";
defparam \I_data[11]~I .oe_sync_reset = "none";
defparam \I_data[11]~I .operation_mode = "output";
defparam \I_data[11]~I .output_async_reset = "none";
defparam \I_data[11]~I .output_power_up = "low";
defparam \I_data[11]~I .output_register_mode = "none";
defparam \I_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[12]~I (
	.datain(\InstMem|data_output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[12]));
// synopsys translate_off
defparam \I_data[12]~I .input_async_reset = "none";
defparam \I_data[12]~I .input_power_up = "low";
defparam \I_data[12]~I .input_register_mode = "none";
defparam \I_data[12]~I .input_sync_reset = "none";
defparam \I_data[12]~I .oe_async_reset = "none";
defparam \I_data[12]~I .oe_power_up = "low";
defparam \I_data[12]~I .oe_register_mode = "none";
defparam \I_data[12]~I .oe_sync_reset = "none";
defparam \I_data[12]~I .operation_mode = "output";
defparam \I_data[12]~I .output_async_reset = "none";
defparam \I_data[12]~I .output_power_up = "low";
defparam \I_data[12]~I .output_register_mode = "none";
defparam \I_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[13]~I (
	.datain(\InstMem|data_output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[13]));
// synopsys translate_off
defparam \I_data[13]~I .input_async_reset = "none";
defparam \I_data[13]~I .input_power_up = "low";
defparam \I_data[13]~I .input_register_mode = "none";
defparam \I_data[13]~I .input_sync_reset = "none";
defparam \I_data[13]~I .oe_async_reset = "none";
defparam \I_data[13]~I .oe_power_up = "low";
defparam \I_data[13]~I .oe_register_mode = "none";
defparam \I_data[13]~I .oe_sync_reset = "none";
defparam \I_data[13]~I .operation_mode = "output";
defparam \I_data[13]~I .output_async_reset = "none";
defparam \I_data[13]~I .output_power_up = "low";
defparam \I_data[13]~I .output_register_mode = "none";
defparam \I_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[14]~I (
	.datain(\InstMem|data_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[14]));
// synopsys translate_off
defparam \I_data[14]~I .input_async_reset = "none";
defparam \I_data[14]~I .input_power_up = "low";
defparam \I_data[14]~I .input_register_mode = "none";
defparam \I_data[14]~I .input_sync_reset = "none";
defparam \I_data[14]~I .oe_async_reset = "none";
defparam \I_data[14]~I .oe_power_up = "low";
defparam \I_data[14]~I .oe_register_mode = "none";
defparam \I_data[14]~I .oe_sync_reset = "none";
defparam \I_data[14]~I .operation_mode = "output";
defparam \I_data[14]~I .output_async_reset = "none";
defparam \I_data[14]~I .output_power_up = "low";
defparam \I_data[14]~I .output_register_mode = "none";
defparam \I_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_data[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_data[15]));
// synopsys translate_off
defparam \I_data[15]~I .input_async_reset = "none";
defparam \I_data[15]~I .input_power_up = "low";
defparam \I_data[15]~I .input_register_mode = "none";
defparam \I_data[15]~I .input_sync_reset = "none";
defparam \I_data[15]~I .oe_async_reset = "none";
defparam \I_data[15]~I .oe_power_up = "low";
defparam \I_data[15]~I .oe_register_mode = "none";
defparam \I_data[15]~I .oe_sync_reset = "none";
defparam \I_data[15]~I .operation_mode = "output";
defparam \I_data[15]~I .output_async_reset = "none";
defparam \I_data[15]~I .output_power_up = "low";
defparam \I_data[15]~I .output_register_mode = "none";
defparam \I_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Sel[0]~I (
	.datain(\CtrlU|Ctrl|stateReg.Add~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Sel[0]));
// synopsys translate_off
defparam \ALU_Sel[0]~I .input_async_reset = "none";
defparam \ALU_Sel[0]~I .input_power_up = "low";
defparam \ALU_Sel[0]~I .input_register_mode = "none";
defparam \ALU_Sel[0]~I .input_sync_reset = "none";
defparam \ALU_Sel[0]~I .oe_async_reset = "none";
defparam \ALU_Sel[0]~I .oe_power_up = "low";
defparam \ALU_Sel[0]~I .oe_register_mode = "none";
defparam \ALU_Sel[0]~I .oe_sync_reset = "none";
defparam \ALU_Sel[0]~I .operation_mode = "output";
defparam \ALU_Sel[0]~I .output_async_reset = "none";
defparam \ALU_Sel[0]~I .output_power_up = "low";
defparam \ALU_Sel[0]~I .output_register_mode = "none";
defparam \ALU_Sel[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Sel[1]~I (
	.datain(\CtrlU|Ctrl|stateReg.Subtract~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Sel[1]));
// synopsys translate_off
defparam \ALU_Sel[1]~I .input_async_reset = "none";
defparam \ALU_Sel[1]~I .input_power_up = "low";
defparam \ALU_Sel[1]~I .input_register_mode = "none";
defparam \ALU_Sel[1]~I .input_sync_reset = "none";
defparam \ALU_Sel[1]~I .oe_async_reset = "none";
defparam \ALU_Sel[1]~I .oe_power_up = "low";
defparam \ALU_Sel[1]~I .oe_register_mode = "none";
defparam \ALU_Sel[1]~I .oe_sync_reset = "none";
defparam \ALU_Sel[1]~I .operation_mode = "output";
defparam \ALU_Sel[1]~I .output_async_reset = "none";
defparam \ALU_Sel[1]~I .output_power_up = "low";
defparam \ALU_Sel[1]~I .output_register_mode = "none";
defparam \ALU_Sel[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Waddr[0]~I (
	.datain(\CtrlU|Ctrl|Selector3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Waddr[0]));
// synopsys translate_off
defparam \RF_Waddr[0]~I .input_async_reset = "none";
defparam \RF_Waddr[0]~I .input_power_up = "low";
defparam \RF_Waddr[0]~I .input_register_mode = "none";
defparam \RF_Waddr[0]~I .input_sync_reset = "none";
defparam \RF_Waddr[0]~I .oe_async_reset = "none";
defparam \RF_Waddr[0]~I .oe_power_up = "low";
defparam \RF_Waddr[0]~I .oe_register_mode = "none";
defparam \RF_Waddr[0]~I .oe_sync_reset = "none";
defparam \RF_Waddr[0]~I .operation_mode = "output";
defparam \RF_Waddr[0]~I .output_async_reset = "none";
defparam \RF_Waddr[0]~I .output_power_up = "low";
defparam \RF_Waddr[0]~I .output_register_mode = "none";
defparam \RF_Waddr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Waddr[1]~I (
	.datain(\CtrlU|Ctrl|Selector2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Waddr[1]));
// synopsys translate_off
defparam \RF_Waddr[1]~I .input_async_reset = "none";
defparam \RF_Waddr[1]~I .input_power_up = "low";
defparam \RF_Waddr[1]~I .input_register_mode = "none";
defparam \RF_Waddr[1]~I .input_sync_reset = "none";
defparam \RF_Waddr[1]~I .oe_async_reset = "none";
defparam \RF_Waddr[1]~I .oe_power_up = "low";
defparam \RF_Waddr[1]~I .oe_register_mode = "none";
defparam \RF_Waddr[1]~I .oe_sync_reset = "none";
defparam \RF_Waddr[1]~I .operation_mode = "output";
defparam \RF_Waddr[1]~I .output_async_reset = "none";
defparam \RF_Waddr[1]~I .output_power_up = "low";
defparam \RF_Waddr[1]~I .output_register_mode = "none";
defparam \RF_Waddr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Waddr[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Waddr[2]));
// synopsys translate_off
defparam \RF_Waddr[2]~I .input_async_reset = "none";
defparam \RF_Waddr[2]~I .input_power_up = "low";
defparam \RF_Waddr[2]~I .input_register_mode = "none";
defparam \RF_Waddr[2]~I .input_sync_reset = "none";
defparam \RF_Waddr[2]~I .oe_async_reset = "none";
defparam \RF_Waddr[2]~I .oe_power_up = "low";
defparam \RF_Waddr[2]~I .oe_register_mode = "none";
defparam \RF_Waddr[2]~I .oe_sync_reset = "none";
defparam \RF_Waddr[2]~I .operation_mode = "output";
defparam \RF_Waddr[2]~I .output_async_reset = "none";
defparam \RF_Waddr[2]~I .output_power_up = "low";
defparam \RF_Waddr[2]~I .output_register_mode = "none";
defparam \RF_Waddr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Waddr[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Waddr[3]));
// synopsys translate_off
defparam \RF_Waddr[3]~I .input_async_reset = "none";
defparam \RF_Waddr[3]~I .input_power_up = "low";
defparam \RF_Waddr[3]~I .input_register_mode = "none";
defparam \RF_Waddr[3]~I .input_sync_reset = "none";
defparam \RF_Waddr[3]~I .oe_async_reset = "none";
defparam \RF_Waddr[3]~I .oe_power_up = "low";
defparam \RF_Waddr[3]~I .oe_register_mode = "none";
defparam \RF_Waddr[3]~I .oe_sync_reset = "none";
defparam \RF_Waddr[3]~I .operation_mode = "output";
defparam \RF_Waddr[3]~I .output_async_reset = "none";
defparam \RF_Waddr[3]~I .output_power_up = "low";
defparam \RF_Waddr[3]~I .output_register_mode = "none";
defparam \RF_Waddr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_RPaddr[0]~I (
	.datain(\CtrlU|Ctrl|Selector7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_RPaddr[0]));
// synopsys translate_off
defparam \RF_RPaddr[0]~I .input_async_reset = "none";
defparam \RF_RPaddr[0]~I .input_power_up = "low";
defparam \RF_RPaddr[0]~I .input_register_mode = "none";
defparam \RF_RPaddr[0]~I .input_sync_reset = "none";
defparam \RF_RPaddr[0]~I .oe_async_reset = "none";
defparam \RF_RPaddr[0]~I .oe_power_up = "low";
defparam \RF_RPaddr[0]~I .oe_register_mode = "none";
defparam \RF_RPaddr[0]~I .oe_sync_reset = "none";
defparam \RF_RPaddr[0]~I .operation_mode = "output";
defparam \RF_RPaddr[0]~I .output_async_reset = "none";
defparam \RF_RPaddr[0]~I .output_power_up = "low";
defparam \RF_RPaddr[0]~I .output_register_mode = "none";
defparam \RF_RPaddr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_RPaddr[1]~I (
	.datain(\CtrlU|Ctrl|Selector6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_RPaddr[1]));
// synopsys translate_off
defparam \RF_RPaddr[1]~I .input_async_reset = "none";
defparam \RF_RPaddr[1]~I .input_power_up = "low";
defparam \RF_RPaddr[1]~I .input_register_mode = "none";
defparam \RF_RPaddr[1]~I .input_sync_reset = "none";
defparam \RF_RPaddr[1]~I .oe_async_reset = "none";
defparam \RF_RPaddr[1]~I .oe_power_up = "low";
defparam \RF_RPaddr[1]~I .oe_register_mode = "none";
defparam \RF_RPaddr[1]~I .oe_sync_reset = "none";
defparam \RF_RPaddr[1]~I .operation_mode = "output";
defparam \RF_RPaddr[1]~I .output_async_reset = "none";
defparam \RF_RPaddr[1]~I .output_power_up = "low";
defparam \RF_RPaddr[1]~I .output_register_mode = "none";
defparam \RF_RPaddr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_RPaddr[2]~I (
	.datain(\CtrlU|Ctrl|Selector5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_RPaddr[2]));
// synopsys translate_off
defparam \RF_RPaddr[2]~I .input_async_reset = "none";
defparam \RF_RPaddr[2]~I .input_power_up = "low";
defparam \RF_RPaddr[2]~I .input_register_mode = "none";
defparam \RF_RPaddr[2]~I .input_sync_reset = "none";
defparam \RF_RPaddr[2]~I .oe_async_reset = "none";
defparam \RF_RPaddr[2]~I .oe_power_up = "low";
defparam \RF_RPaddr[2]~I .oe_register_mode = "none";
defparam \RF_RPaddr[2]~I .oe_sync_reset = "none";
defparam \RF_RPaddr[2]~I .operation_mode = "output";
defparam \RF_RPaddr[2]~I .output_async_reset = "none";
defparam \RF_RPaddr[2]~I .output_power_up = "low";
defparam \RF_RPaddr[2]~I .output_register_mode = "none";
defparam \RF_RPaddr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_RPaddr[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_RPaddr[3]));
// synopsys translate_off
defparam \RF_RPaddr[3]~I .input_async_reset = "none";
defparam \RF_RPaddr[3]~I .input_power_up = "low";
defparam \RF_RPaddr[3]~I .input_register_mode = "none";
defparam \RF_RPaddr[3]~I .input_sync_reset = "none";
defparam \RF_RPaddr[3]~I .oe_async_reset = "none";
defparam \RF_RPaddr[3]~I .oe_power_up = "low";
defparam \RF_RPaddr[3]~I .oe_register_mode = "none";
defparam \RF_RPaddr[3]~I .oe_sync_reset = "none";
defparam \RF_RPaddr[3]~I .operation_mode = "output";
defparam \RF_RPaddr[3]~I .output_async_reset = "none";
defparam \RF_RPaddr[3]~I .output_power_up = "low";
defparam \RF_RPaddr[3]~I .output_register_mode = "none";
defparam \RF_RPaddr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_addr[0]~I (
	.datain(\DP|u4|Q_internal [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_addr[0]));
// synopsys translate_off
defparam \RAM_addr[0]~I .input_async_reset = "none";
defparam \RAM_addr[0]~I .input_power_up = "low";
defparam \RAM_addr[0]~I .input_register_mode = "none";
defparam \RAM_addr[0]~I .input_sync_reset = "none";
defparam \RAM_addr[0]~I .oe_async_reset = "none";
defparam \RAM_addr[0]~I .oe_power_up = "low";
defparam \RAM_addr[0]~I .oe_register_mode = "none";
defparam \RAM_addr[0]~I .oe_sync_reset = "none";
defparam \RAM_addr[0]~I .operation_mode = "output";
defparam \RAM_addr[0]~I .output_async_reset = "none";
defparam \RAM_addr[0]~I .output_power_up = "low";
defparam \RAM_addr[0]~I .output_register_mode = "none";
defparam \RAM_addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_addr[1]~I (
	.datain(\DP|u4|Q_internal [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_addr[1]));
// synopsys translate_off
defparam \RAM_addr[1]~I .input_async_reset = "none";
defparam \RAM_addr[1]~I .input_power_up = "low";
defparam \RAM_addr[1]~I .input_register_mode = "none";
defparam \RAM_addr[1]~I .input_sync_reset = "none";
defparam \RAM_addr[1]~I .oe_async_reset = "none";
defparam \RAM_addr[1]~I .oe_power_up = "low";
defparam \RAM_addr[1]~I .oe_register_mode = "none";
defparam \RAM_addr[1]~I .oe_sync_reset = "none";
defparam \RAM_addr[1]~I .operation_mode = "output";
defparam \RAM_addr[1]~I .output_async_reset = "none";
defparam \RAM_addr[1]~I .output_power_up = "low";
defparam \RAM_addr[1]~I .output_register_mode = "none";
defparam \RAM_addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_addr[2]~I (
	.datain(\DP|u4|Q_internal [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_addr[2]));
// synopsys translate_off
defparam \RAM_addr[2]~I .input_async_reset = "none";
defparam \RAM_addr[2]~I .input_power_up = "low";
defparam \RAM_addr[2]~I .input_register_mode = "none";
defparam \RAM_addr[2]~I .input_sync_reset = "none";
defparam \RAM_addr[2]~I .oe_async_reset = "none";
defparam \RAM_addr[2]~I .oe_power_up = "low";
defparam \RAM_addr[2]~I .oe_register_mode = "none";
defparam \RAM_addr[2]~I .oe_sync_reset = "none";
defparam \RAM_addr[2]~I .operation_mode = "output";
defparam \RAM_addr[2]~I .output_async_reset = "none";
defparam \RAM_addr[2]~I .output_power_up = "low";
defparam \RAM_addr[2]~I .output_register_mode = "none";
defparam \RAM_addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_addr[3]~I (
	.datain(\DP|u4|Q_internal [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_addr[3]));
// synopsys translate_off
defparam \RAM_addr[3]~I .input_async_reset = "none";
defparam \RAM_addr[3]~I .input_power_up = "low";
defparam \RAM_addr[3]~I .input_register_mode = "none";
defparam \RAM_addr[3]~I .input_sync_reset = "none";
defparam \RAM_addr[3]~I .oe_async_reset = "none";
defparam \RAM_addr[3]~I .oe_power_up = "low";
defparam \RAM_addr[3]~I .oe_register_mode = "none";
defparam \RAM_addr[3]~I .oe_sync_reset = "none";
defparam \RAM_addr[3]~I .operation_mode = "output";
defparam \RAM_addr[3]~I .output_async_reset = "none";
defparam \RAM_addr[3]~I .output_power_up = "low";
defparam \RAM_addr[3]~I .output_register_mode = "none";
defparam \RAM_addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_rd~I (
	.datain(\CtrlU|Ctrl|stateReg.Fetch~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_rd));
// synopsys translate_off
defparam \I_rd~I .input_async_reset = "none";
defparam \I_rd~I .input_power_up = "low";
defparam \I_rd~I .input_register_mode = "none";
defparam \I_rd~I .input_sync_reset = "none";
defparam \I_rd~I .oe_async_reset = "none";
defparam \I_rd~I .oe_power_up = "low";
defparam \I_rd~I .oe_register_mode = "none";
defparam \I_rd~I .oe_sync_reset = "none";
defparam \I_rd~I .operation_mode = "output";
defparam \I_rd~I .output_async_reset = "none";
defparam \I_rd~I .output_power_up = "low";
defparam \I_rd~I .output_register_mode = "none";
defparam \I_rd~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_en~I (
	.datain(\CtrlU|Ctrl|WideOr0~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_en));
// synopsys translate_off
defparam \RAM_en~I .input_async_reset = "none";
defparam \RAM_en~I .input_power_up = "low";
defparam \RAM_en~I .input_register_mode = "none";
defparam \RAM_en~I .input_sync_reset = "none";
defparam \RAM_en~I .oe_async_reset = "none";
defparam \RAM_en~I .oe_power_up = "low";
defparam \RAM_en~I .oe_register_mode = "none";
defparam \RAM_en~I .oe_sync_reset = "none";
defparam \RAM_en~I .operation_mode = "output";
defparam \RAM_en~I .output_async_reset = "none";
defparam \RAM_en~I .output_power_up = "low";
defparam \RAM_en~I .output_register_mode = "none";
defparam \RAM_en~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_rw~I (
	.datain(\CtrlU|Ctrl|stateReg.Store~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_rw));
// synopsys translate_off
defparam \RAM_rw~I .input_async_reset = "none";
defparam \RAM_rw~I .input_power_up = "low";
defparam \RAM_rw~I .input_register_mode = "none";
defparam \RAM_rw~I .input_sync_reset = "none";
defparam \RAM_rw~I .oe_async_reset = "none";
defparam \RAM_rw~I .oe_power_up = "low";
defparam \RAM_rw~I .oe_register_mode = "none";
defparam \RAM_rw~I .oe_sync_reset = "none";
defparam \RAM_rw~I .operation_mode = "output";
defparam \RAM_rw~I .output_async_reset = "none";
defparam \RAM_rw~I .output_power_up = "low";
defparam \RAM_rw~I .output_register_mode = "none";
defparam \RAM_rw~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
