09:57:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\lnis\Documents\GF12_Testbed\projects\arm_testbench\vitis\temp_xsdb_launch_script.tcl
09:57:51 INFO  : Registering command handlers for Vitis TCF services
09:57:54 INFO  : XSCT server has started successfully.
09:57:59 INFO  : plnx-install-location is set to ''
09:57:59 INFO  : Successfully done setting XSCT server connection channel  
09:57:59 INFO  : Successfully done query RDI_DATADIR 
09:57:59 INFO  : Successfully done setting workspace for the tool. 
09:58:01 INFO  : Platform repository initialization has completed.
09:59:01 INFO  : Result from executing command 'getProjects': arm_tb_bd_wrapper
09:59:01 INFO  : Result from executing command 'getPlatforms': 
09:59:02 INFO  : Platform 'arm_tb_bd_wrapper' is added to custom repositories.
09:59:15 INFO  : Platform 'arm_tb_bd_wrapper' is added to custom repositories.
10:01:48 INFO  : Result from executing command 'getProjects': arm_tb_bd_wrapper
10:01:48 INFO  : Result from executing command 'getPlatforms': arm_tb_bd_wrapper|C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/arm_tb_bd_wrapper.xpfm
10:01:49 INFO  : Checking for BSP changes to sync application flags for project 'testbench'...
10:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:44 INFO  : Jtag cable 'JTAG-ONB4 251633001BEBA' is selected.
10:02:44 INFO  : 'jtag frequency' command is executed.
10:02:44 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:02:44 INFO  : Context for 'APU' is selected.
10:02:45 INFO  : System reset is completed.
10:02:48 INFO  : 'after 3000' command is executed.
10:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}' command is executed.
10:02:57 INFO  : FPGA configured successfully with bitstream "C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit"
10:02:57 INFO  : Context for 'APU' is selected.
10:02:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa'.
10:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:01 INFO  : Context for 'APU' is selected.
10:03:01 INFO  : Boot mode is read from the target.
10:03:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:03:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:03:02 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:03:02 INFO  : 'set bp_3_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:03:02 INFO  : 'con -block -timeout 60' command is executed.
10:03:02 INFO  : 'bpremove $bp_3_2_fsbl_bp' command is executed.
10:03:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:03:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:03:03 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf' is downloaded to processor 'psu_cortexa53_0'.
10:03:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}
fpga -file C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf
set bp_3_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf
configparams force-mem-access 0
----------------End of Script----------------

10:06:06 INFO  : Checking for BSP changes to sync application flags for project 'testbench'...
10:06:14 INFO  : Disconnected from the channel tcfchan#2.
10:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:34 INFO  : Jtag cable 'JTAG-ONB4 251633001BEBA' is selected.
10:06:34 INFO  : 'jtag frequency' command is executed.
10:06:34 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:06:34 INFO  : Context for 'APU' is selected.
10:06:35 INFO  : System reset is completed.
10:06:38 INFO  : 'after 3000' command is executed.
10:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}' command is executed.
10:06:44 INFO  : FPGA configured successfully with bitstream "C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit"
10:06:44 INFO  : Context for 'APU' is selected.
10:06:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa'.
10:06:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:47 INFO  : Context for 'APU' is selected.
10:06:47 INFO  : Boot mode is read from the target.
10:06:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:06:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:06:48 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:06:48 INFO  : 'set bp_6_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:06:48 INFO  : 'con -block -timeout 60' command is executed.
10:06:48 INFO  : 'bpremove $bp_6_48_fsbl_bp' command is executed.
10:06:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:06:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:06:49 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf' is downloaded to processor 'psu_cortexa53_0'.
10:06:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}
fpga -file C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf
set bp_6_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf
configparams force-mem-access 0
----------------End of Script----------------

10:12:38 INFO  : Checking for BSP changes to sync application flags for project 'testbench'...
10:13:20 INFO  : Disconnected from the channel tcfchan#3.
10:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:40 INFO  : Jtag cable 'JTAG-ONB4 251633001BEBA' is selected.
10:13:40 INFO  : 'jtag frequency' command is executed.
10:13:40 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:13:40 INFO  : Context for 'APU' is selected.
10:13:40 INFO  : System reset is completed.
10:13:43 INFO  : 'after 3000' command is executed.
10:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}' command is executed.
10:13:50 INFO  : FPGA configured successfully with bitstream "C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit"
10:13:50 INFO  : Context for 'APU' is selected.
10:13:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa'.
10:13:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:53 INFO  : Context for 'APU' is selected.
10:13:53 INFO  : Boot mode is read from the target.
10:13:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:13:54 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:13:54 INFO  : 'set bp_13_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:13:54 INFO  : 'con -block -timeout 60' command is executed.
10:13:54 INFO  : 'bpremove $bp_13_54_fsbl_bp' command is executed.
10:13:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:13:55 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf' is downloaded to processor 'psu_cortexa53_0'.
10:13:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}
fpga -file C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf
set bp_13_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:15 INFO  : Checking for BSP changes to sync application flags for project 'testbench'...
10:17:25 INFO  : Disconnected from the channel tcfchan#4.
10:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:44 INFO  : Jtag cable 'JTAG-ONB4 251633001BEBA' is selected.
10:17:44 INFO  : 'jtag frequency' command is executed.
10:17:44 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:17:44 INFO  : Context for 'APU' is selected.
10:17:45 INFO  : System reset is completed.
10:17:48 INFO  : 'after 3000' command is executed.
10:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}' command is executed.
10:17:54 INFO  : FPGA configured successfully with bitstream "C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit"
10:17:54 INFO  : Context for 'APU' is selected.
10:17:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa'.
10:17:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:57 INFO  : Context for 'APU' is selected.
10:17:57 INFO  : Boot mode is read from the target.
10:17:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:17:58 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:17:58 INFO  : 'set bp_17_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:17:58 INFO  : 'con -block -timeout 60' command is executed.
10:17:58 INFO  : 'bpremove $bp_17_58_fsbl_bp' command is executed.
10:17:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:17:59 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf' is downloaded to processor 'psu_cortexa53_0'.
10:17:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}
fpga -file C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf
set bp_17_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:01 INFO  : Checking for BSP changes to sync application flags for project 'testbench'...
10:33:02 INFO  : Disconnected from the channel tcfchan#5.
10:33:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:24 INFO  : Jtag cable 'JTAG-ONB4 251633001BEBA' is selected.
10:33:24 INFO  : 'jtag frequency' command is executed.
10:33:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:33:24 INFO  : Context for 'APU' is selected.
10:33:24 INFO  : System reset is completed.
10:33:27 INFO  : 'after 3000' command is executed.
10:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}' command is executed.
10:33:34 INFO  : FPGA configured successfully with bitstream "C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit"
10:33:34 INFO  : Context for 'APU' is selected.
10:33:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa'.
10:33:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:37 INFO  : Context for 'APU' is selected.
10:33:37 INFO  : Boot mode is read from the target.
10:33:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:33:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:33:38 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:33:38 INFO  : 'set bp_33_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:33:38 INFO  : 'con -block -timeout 60' command is executed.
10:33:38 INFO  : 'bpremove $bp_33_38_fsbl_bp' command is executed.
10:33:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:33:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:33:39 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf' is downloaded to processor 'psu_cortexa53_0'.
10:33:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}
fpga -file C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf
set bp_33_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:00 INFO  : Checking for BSP changes to sync application flags for project 'testbench'...
10:34:01 INFO  : Disconnected from the channel tcfchan#6.
10:34:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:21 INFO  : Jtag cable 'JTAG-ONB4 251633001BEBA' is selected.
10:34:21 INFO  : 'jtag frequency' command is executed.
10:34:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:34:21 INFO  : Context for 'APU' is selected.
10:34:22 INFO  : System reset is completed.
10:34:25 INFO  : 'after 3000' command is executed.
10:34:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}' command is executed.
10:34:31 INFO  : FPGA configured successfully with bitstream "C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit"
10:34:31 INFO  : Context for 'APU' is selected.
10:34:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa'.
10:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:34 INFO  : Context for 'APU' is selected.
10:34:34 INFO  : Boot mode is read from the target.
10:34:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:34:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:34:35 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:34:35 INFO  : 'set bp_34_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:34:35 INFO  : 'con -block -timeout 60' command is executed.
10:34:35 INFO  : 'bpremove $bp_34_35_fsbl_bp' command is executed.
10:34:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:34:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:34:36 INFO  : The application 'C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf' is downloaded to processor 'psu_cortexa53_0'.
10:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 251633001BEBA" && level==0 && jtag_device_ctx=="jsn-JTAG-ONB4-251633001BEBA-14711093-0"}
fpga -file C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/_ide/bitstream/arm_tb_bd_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/hw/arm_tb_bd_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/arm_tb_bd_wrapper/export/arm_tb_bd_wrapper/sw/arm_tb_bd_wrapper/boot/fsbl.elf
set bp_34_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/lnis/Documents/GF12_Testbed/projects/arm_testbench/vitis/testbench/Debug/testbench.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:31 INFO  : Disconnected from the channel tcfchan#7.
14:18:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\lnis\Documents\GF12_Testbed\projects\arm_testbench\vitis\temp_xsdb_launch_script.tcl
14:18:24 INFO  : XSCT server has started successfully.
14:18:24 INFO  : Successfully done setting XSCT server connection channel  
14:18:24 INFO  : plnx-install-location is set to ''
14:18:24 INFO  : Successfully done setting workspace for the tool. 
14:18:35 INFO  : Platform repository initialization has completed.
14:18:37 INFO  : Registering command handlers for Vitis TCF services
14:18:43 INFO  : Successfully done query RDI_DATADIR 
