{
    "TRA": 29,
    "CP": 19,
    "ACC": 65.51724137931035,
    "TRR": 21,
    "TRRC": 18,
    "TRRW": 3,
    "ACCRR": 85.71428571428571,
    "MISSREGS": [],
    "MISSCATS": [
        "0x40020084",
        "0x40020088",
        "0x4002008c"
    ],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x40010400",
            "0x40010414",
            "Pending register (EXTI_PR)   ",
            "SR",
            "CR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40010800",
            "0x4001080c",
            "Port output data register (GPIOx_ODR) (x=A..G)  ",
            "DR",
            "CR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40020000",
            "0x40020084",
            "",
            "",
            "CR",
            1,
            1,
            "NO",
            ""
        ]
    ],
    "NUMPER": 8,
    "NUMSRSITES": 5,
    "SRSITES": [
        "0x800062c",
        "0x8000646",
        "0x800073c",
        "0x8000760",
        "0x8000664"
    ],
    "INTERRUPTS": [
        56,
        33,
        32,
        15
    ],
    "NUMINTERRUPTS": 4
}