// Seed: 918447110
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  logic id_7;
  uwire id_8;
  assign id_8[1+1-1'b0] = id_4 << 1;
endmodule
