<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat May 17 00:57:42 2025" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="design_MEM" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="31" NAME="branchAddress_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_branchAddress_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IF_0" PORT="branchAddress"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="branchTaken_0" SIGIS="undef" SIGNAME="External_Ports_branchTaken_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RegsIfId_0" PORT="flush"/>
        <CONNECTION INSTANCE="IF_0" PORT="branchTaken"/>
        <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="clr"/>
        <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="clr"/>
        <CONNECTION INSTANCE="MEM_Stage_Reg_0" PORT="clr"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RegsIfId_0" PORT="clk"/>
        <CONNECTION INSTANCE="IF_0" PORT="clk"/>
        <CONNECTION INSTANCE="ID_Stage_0" PORT="clk"/>
        <CONNECTION INSTANCE="EXE_Stage_0" PORT="clk"/>
        <CONNECTION INSTANCE="StatusRegister_0" PORT="clk"/>
        <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="clk"/>
        <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_Stage_0" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_Stage_Reg_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="freeze_0" SIGIS="undef"/>
    <PORT DIR="I" NAME="freeze_1" SIGIS="undef" SIGNAME="External_Ports_freeze_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IF_0" PORT="freeze"/>
        <CONNECTION INSTANCE="RegsIfId_0" PORT="freeze"/>
        <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="en"/>
        <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="en"/>
        <CONNECTION INSTANCE="MEM_Stage_Reg_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RegsIfId_0" PORT="rst"/>
        <CONNECTION INSTANCE="IF_0" PORT="rst"/>
        <CONNECTION INSTANCE="ID_Stage_0" PORT="rst"/>
        <CONNECTION INSTANCE="EXE_Stage_0" PORT="rst"/>
        <CONNECTION INSTANCE="StatusRegister_0" PORT="rst"/>
        <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="rst"/>
        <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="rst"/>
        <CONNECTION INSTANCE="MEM_Stage_0" PORT="rst"/>
        <CONNECTION INSTANCE="MEM_Stage_Reg_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="DataMemoryOut_0" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_Reg_0_DataMemoryOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MEM_Stage_Reg_0" PORT="DataMemoryOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="17" NAME="SRAM_LB_NOut_0" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_LB_NOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MEM_Stage_0" PORT="SRAM_LB_NOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="17" NAME="SRAM_UB_NOut_0" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_UB_NOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MEM_Stage_0" PORT="SRAM_UB_NOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="17" NAME="SRAM_ADDROut_0" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_ADDROut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MEM_Stage_0" PORT="SRAM_ADDROut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="SRAM_DQInOut_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SRAM_DQInOut_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MEM_Stage_0" PORT="SRAM_DQInOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="17" NAME="SRAM_CE_NOut_0" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_CE_NOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MEM_Stage_0" PORT="SRAM_CE_NOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="17" NAME="SRAM_WE_NOut_0" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_WE_NOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MEM_Stage_0" PORT="SRAM_WE_NOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="MEM_ReadyOut_0" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_MEM_ReadyOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MEM_Stage_0" PORT="MEM_ReadyOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="17" NAME="SRAM_OE_NOut_0" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_OE_NOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MEM_Stage_0" PORT="SRAM_OE_NOut"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/EXE_Stage_0" HWVERSION="1.0" INSTANCE="EXE_Stage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EXE_Stage" VLNV="xilinx.com:module_ref:EXE_Stage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_MEM_EXE_Stage_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="clk" RIGHT="0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="rst" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="MEM_R_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_MEM_R_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="MEM_R_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="MEM_W_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_MEM_W_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="MEM_W_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="EXE_CMDIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_EXE_CMDOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="EXE_CMDOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PCIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_PCOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="PCOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val_RnIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_Val_RnOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="Val_RnOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val_RmIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_Val_RmOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="Val_RmOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="shiftOperandIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_shiftOperandOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="shiftOperandOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_IOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="IOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="Imm24In" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_Imm24Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="Imm24Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="statusIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_statusOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="statusOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALU_ResOut" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_0_ALU_ResOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="ALU_ResIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="statusOut" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_0_statusOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StatusRegister_0" PORT="statIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="branchAddressOut" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="WB_ValueIn" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ALU_ResIn" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="selSrc1In" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_src1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="src1Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="selSrc2In" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_src2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="src2Out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EXE_Stage_Reg_0" HWVERSION="1.0" INSTANCE="EXE_Stage_Reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EXE_Stage_Reg" VLNV="xilinx.com:module_ref:EXE_Stage_Reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_MEM_EXE_Stage_Reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="clk" RIGHT="0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="rst" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="en" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_freeze_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="freeze_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="clr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_branchTaken_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="branchTaken_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="WB_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_WB_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="WB_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="WB_ENOut" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_WB_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg_0" PORT="WB_ENIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="MEM_R_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_MEM_R_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="MEM_R_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="MEM_R_ENOut" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_MEM_R_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_0" PORT="MEM_R_ENIn"/>
            <CONNECTION INSTANCE="MEM_Stage_Reg_0" PORT="MEM_R_ENIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="MEM_W_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_MEM_W_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="MEM_W_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="MEM_W_ENOut" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_MEM_W_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_0" PORT="MEM_W_ENIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ALU_ResIn" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_0_ALU_ResOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="ALU_ResOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALU_ResOut" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_ALU_ResOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_0" PORT="ALU_ResIn"/>
            <CONNECTION INSTANCE="MEM_Stage_Reg_0" PORT="ALU_ResIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val_RmIn" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val_RmOut" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_Val_RmOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_0" PORT="Value_RmIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="DestIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_DestOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="DestOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="DestOut" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_DestOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg_0" PORT="DestIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_Stage_0" HWVERSION="1.0" INSTANCE="ID_Stage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ID_Stage" VLNV="xilinx.com:module_ref:ID_Stage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_MEM_ID_Stage_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="clk" RIGHT="0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="rst" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instructionIn" RIGHT="0" SIGIS="undef" SIGNAME="RegsIfId_0_instructionOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegsIfId_0" PORT="instructionOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="WB_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="WB_DestIn" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="WB_ValueIn" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="HazardIn" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="statusIn" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val_RnOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_Val_RnOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="Val_RnIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val_RmOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_Val_RmOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="Val_RmIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="TwoSrcOut" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="SOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_SOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="SIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_BOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="BIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="EXE_CMDOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_EXE_CMDOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="EXE_CMDIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="MEM_W_ENOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_MEM_W_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="MEM_W_ENIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="MEM_R_ENOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_MEM_R_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="MEM_R_ENIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="DestOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_DestOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="DestIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_IOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="IIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="shiftOperandOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_shiftOperandOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="shiftOperandIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="WB_ENOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_WB_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="WB_ENIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Imm24Out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_Imm24Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="Imm24In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="src1Out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_src1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="src1In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="src2Out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_src2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="src2In"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_Stage_Reg_0" HWVERSION="1.0" INSTANCE="ID_Stage_Reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ID_Stage_Reg" VLNV="xilinx.com:module_ref:ID_Stage_Reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_MEM_ID_Stage_Reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="clk" RIGHT="0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="rst" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="en" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_freeze_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="freeze_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="clr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_branchTaken_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="branchTaken_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PCIn" RIGHT="0" SIGIS="undef" SIGNAME="RegsIfId_0_pcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegsIfId_0" PORT="pcOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PCOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_PCOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="PCIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="WB_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_WB_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="WB_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="WB_ENOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_WB_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="WB_ENIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="MEM_R_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_MEM_R_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="MEM_R_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="MEM_R_ENOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_MEM_R_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="MEM_R_ENIn"/>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="MEM_R_ENIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="MEM_W_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_MEM_W_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="MEM_W_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="MEM_W_ENOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_MEM_W_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="MEM_W_ENIn"/>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="MEM_W_ENIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="EXE_CMDIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_EXE_CMDOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="EXE_CMDOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="EXE_CMDOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_EXE_CMDOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="EXE_CMDIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="BIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_BOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="BOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="BOut" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="SIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_SOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="SOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="SOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_SOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StatusRegister_0" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val_RmIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_Val_RmOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="Val_RmOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val_RmOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_Val_RmOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="Val_RmIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val_RnIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_Val_RnOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="Val_RnOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val_RnOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_Val_RnOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="Val_RnIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="shiftOperandIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_shiftOperandOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="shiftOperandOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="shiftOperandOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_shiftOperandOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="shiftOperandIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_IOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="IOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="IOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_IOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="IIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="Imm24In" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_Imm24Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="Imm24Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Imm24Out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_Imm24Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="Imm24In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="DestIn" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_DestOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="DestOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="DestOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_DestOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="DestIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="statusIn" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="statusOut" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_statusOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="statusIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="src1In" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_src1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="src1Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="src1Out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_src1Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="selSrc1In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="src2In" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_0_src2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="src2Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="src2Out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_src2Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="selSrc2In"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_0" HWVERSION="1.0" INSTANCE="IF_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IF" VLNV="xilinx.com:module_ref:IF:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_MEM_IF_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branchTaken" SIGIS="undef" SIGNAME="External_Ports_branchTaken_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="branchTaken_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef" SIGNAME="External_Ports_freeze_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="freeze_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="branchAddress" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_branchAddress_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="branchAddress_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC" RIGHT="0" SIGIS="undef" SIGNAME="IF_0_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegsIfId_0" PORT="pcIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="IF_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegsIfId_0" PORT="instructionIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MEM_Stage_0" HWVERSION="1.0" INSTANCE="MEM_Stage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MEM_Stage" VLNV="xilinx.com:module_ref:MEM_Stage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_MEM_MEM_Stage_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="clk" RIGHT="0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="rst" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ALU_ResIn" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_ALU_ResOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="ALU_ResOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="MEM_W_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_MEM_W_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="MEM_W_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="MEM_R_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_MEM_R_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="MEM_R_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Value_RmIn" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_Val_RmOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="Val_RmOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DataMemoryOut" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_DataMemoryOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg_0" PORT="DataMemoryIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="MEM_ReadyOut" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_MEM_ReadyOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MEM_ReadyOut_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="SRAM_DQInOut" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SRAM_DQInOut_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM_DQInOut_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="SRAM_ADDROut" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_ADDROut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM_ADDROut_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="SRAM_UB_NOut" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_UB_NOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM_UB_NOut_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="SRAM_LB_NOut" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_LB_NOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM_LB_NOut_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="SRAM_WE_NOut" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_WE_NOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM_WE_NOut_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="SRAM_CE_NOut" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_CE_NOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM_CE_NOut_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="SRAM_OE_NOut" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_SRAM_OE_NOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM_OE_NOut_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MEM_Stage_Reg_0" HWVERSION="1.0" INSTANCE="MEM_Stage_Reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MEM_Stage_Reg" VLNV="xilinx.com:module_ref:MEM_Stage_Reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_MEM_MEM_Stage_Reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="clk" RIGHT="0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="rst" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="clr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_branchTaken_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="branchTaken_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="en" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_freeze_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="freeze_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="WB_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_WB_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="WB_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="WB_ENOut" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="MEM_R_ENIn" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_MEM_R_ENOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="MEM_R_ENOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="MEM_R_ENOut" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="ALU_ResIn" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_ALU_ResOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="ALU_ResOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALU_ResOut" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="DataMemoryIn" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_0_DataMemoryOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_0" PORT="DataMemoryOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DataMemoryOut" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_Reg_0_DataMemoryOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DataMemoryOut_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="DestIn" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_0_DestOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="DestOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="DestOut" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegsIfId_0" HWVERSION="1.0" INSTANCE="RegsIfId_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegsIfId" VLNV="xilinx.com:module_ref:RegsIfId:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_MEM_RegsIfId_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef" SIGNAME="External_Ports_freeze_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="freeze_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flush" SIGIS="undef" SIGNAME="External_Ports_branchTaken_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="branchTaken_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pcIn" RIGHT="0" SIGIS="undef" SIGNAME="IF_0_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_0" PORT="PC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instructionIn" RIGHT="0" SIGIS="undef" SIGNAME="IF_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pcOut" RIGHT="0" SIGIS="undef" SIGNAME="RegsIfId_0_pcOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="PCIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instructionOut" RIGHT="0" SIGIS="undef" SIGNAME="RegsIfId_0_instructionOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="instructionIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StatusRegister_0" HWVERSION="1.0" INSTANCE="StatusRegister_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StatusRegister" VLNV="xilinx.com:module_ref:StatusRegister:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_MEM_StatusRegister_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="clk" RIGHT="0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="rst" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="en" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_0_SOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="SOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="statIn" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_0_statusOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="statusOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="statOut" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_MEM_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="WB_ENIn"/>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="WB_DestIn"/>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="WB_ValueIn"/>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="HazardIn"/>
            <CONNECTION INSTANCE="ID_Stage_0" PORT="statusIn"/>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="WB_ValueIn"/>
            <CONNECTION INSTANCE="EXE_Stage_0" PORT="ALU_ResIn"/>
            <CONNECTION INSTANCE="ID_Stage_Reg_0" PORT="statusIn"/>
            <CONNECTION INSTANCE="EXE_Stage_Reg_0" PORT="Val_RmIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
