#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec  1 18:34:10 2023
# Process ID: 9936
# Current directory: E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18268 E:\Modelsim_Vivado\lab5_combination\vivado\ModeComparation\ModeComparation.xpr
# Log file: E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/vivado.log
# Journal file: E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/ModeComparation.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/ProgramFiles/Vivado2017.2/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ModeComparator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 962.016 ; gain = 24.562
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ModeComparator' [E:/Modelsim_Vivado/lab5_combination/src/ModeComparator.v:1]
INFO: [Synth 8-638] synthesizing module 'comp' [E:/Modelsim_Vivado/lab5_combination/src/comp.v:1]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comp' (1#1) [E:/Modelsim_Vivado/lab5_combination/src/comp.v:1]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [E:/Modelsim_Vivado/lab5_combination/src/mux_2to1.v:1]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (2#1) [E:/Modelsim_Vivado/lab5_combination/src/mux_2to1.v:1]
INFO: [Synth 8-256] done synthesizing module 'ModeComparator' (3#1) [E:/Modelsim_Vivado/lab5_combination/src/ModeComparator.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 983.059 ; gain = 45.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 983.059 ; gain = 45.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/ModeComparation.srcs/constrs_1/new/ModeComparation.xdc]
Finished Parsing XDC File [E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/ModeComparation.srcs/constrs_1/new/ModeComparation.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.051 ; gain = 589.598
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.051 ; gain = 589.598
INFO: [Common 17-344] 'synth_design' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 10
[Fri Dec  1 18:36:04 2023] Launched synth_1...
Run output will be captured here: E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/ModeComparation.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/ModeComparation.srcs/constrs_1/new/ModeComparation.xdc]
Finished Parsing XDC File [E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/ModeComparation.srcs/constrs_1/new/ModeComparation.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 10
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1833.641 ; gain = 0.000
[Fri Dec  1 18:38:47 2023] Launched impl_1...
Run output will be captured here: E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/ModeComparation.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Dec  1 18:39:21 2023] Launched impl_1...
Run output will be captured here: E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/ModeComparation.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A462A
set_property PROGRAM.FILE {E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/ModeComparation.runs/impl_1/ModeComparator.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/ModeComparation.runs/impl_1/ModeComparator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A462A
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/.Xil/Vivado-9936-SlenderNight-Legion/dcp4/ModeComparator.xdc]
Finished Parsing XDC File [E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/.Xil/Vivado-9936-SlenderNight-Legion/dcp4/ModeComparator.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2066.629 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2066.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A462A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Modelsim_Vivado/lab5_combination/vivado/ModeComparation/ModeComparation.runs/impl_1/ModeComparator.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 20:25:22 2023...
