{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 15:25:51 2024 " "Info: Processing started: Wed Mar 06 15:25:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[0\] " "Info: Assuming node \"AVG\[0\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[0\] " "Info: Assuming node \"SR\[0\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[1\] " "Info: Assuming node \"SR\[1\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[1\] " "Info: Assuming node \"AVG\[1\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[2\] " "Info: Assuming node \"SR\[2\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[2\] " "Info: Assuming node \"AVG\[2\]\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AQMODE " "Info: Assuming node \"AQMODE\" is an undefined clock" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AQMODE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT " "Info: Detected gated clock \"F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Mux14~2 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Mux14~2\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Mux14~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~3 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~3\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~2 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~2\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|zReadCLK " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|zReadCLK\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 75 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|zReadCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Bypass~0 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Bypass~0\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Bypass~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|AVGen_SCK " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|AVGen_SCK\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|AVGen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|ReadCLK " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|ReadCLK\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|ReadCLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADCmulti_ExtClk:inst1\|AVGen_READ " "Info: Detected ripple clock \"F1_readADCmulti_ExtClk:inst1\|AVGen_READ\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|AVGen_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADCmulti_ExtClk:inst1\|SCKL " "Info: Detected gated clock \"F1_readADCmulti_ExtClk:inst1\|SCKL\" as buffer" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADCmulti_ExtClk:inst1\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|nFS " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|nFS\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|nFS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|clockDIV\[3\] " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|clockDIV\[3\]\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 98 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|clockDIV\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~1 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~1\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F0_ClockEnable_BETA2:inst\|Add1~0 " "Info: Detected gated clock \"F0_ClockEnable_BETA2:inst\|Add1~0\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Add1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F0_ClockEnable_BETA2:inst\|Fso " "Info: Detected ripple clock \"F0_ClockEnable_BETA2:inst\|Fso\" as buffer" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 49 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F0_ClockEnable_BETA2:inst\|Fso" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] register F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\] 145.45 MHz 6.875 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 145.45 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\]\" (period= 6.875 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.442 ns + Longest register register " "Info: + Longest register to register delay is 2.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 1 REG LC_X12_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.502 ns) 2.442 ns F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\] 2 REG LC_X17_Y13_N2 1 " "Info: 2: + IC(1.940 ns) + CELL(0.502 ns) = 2.442 ns; Loc. = LC_X17_Y13_N2; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 20.56 % ) " "Info: Total cell delay = 0.502 ns ( 20.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.940 ns ( 79.44 % ) " "Info: Total interconnect delay = 1.940 ns ( 79.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.442 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} F1_readADCmulti_ExtClk:inst1|DOUTL[20] {} } { 0.000ns 1.940ns } { 0.000ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.990 ns - Smallest " "Info: - Smallest clock skew is -3.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 6.224 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 6.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|Fso 2 REG LC_X10_Y7_N6 49 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X10_Y7_N6; Fanout = 49; REG Node = 'F0_ClockEnable_BETA2:inst\|Fso'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.943 ns) + CELL(0.574 ns) 6.224 ns F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\] 3 REG LC_X17_Y13_N2 1 " "Info: 3: + IC(2.943 ns) + CELL(0.574 ns) = 6.224 ns; Loc. = LC_X17_Y13_N2; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|DOUTL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.517 ns" { F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 33.90 % ) " "Info: Total cell delay = 2.110 ns ( 33.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.114 ns ( 66.10 % ) " "Info: Total interconnect delay = 4.114 ns ( 66.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.224 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[20] {} } { 0.000ns 0.000ns 1.171ns 2.943ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 10.214 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 10.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X9_Y8_N0 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X9_Y8_N0; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.692 ns) + CELL(0.809 ns) 5.208 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X13_Y6_N4 3 " "Info: 3: + IC(1.692 ns) + CELL(0.809 ns) = 5.208 ns; Loc. = LC_X13_Y6_N4; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.125 ns) 6.171 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 4 COMB LC_X12_Y6_N7 24 " "Info: 4: + IC(0.838 ns) + CELL(0.125 ns) = 6.171 ns; Loc. = LC_X12_Y6_N7; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(0.574 ns) 10.214 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 5 REG LC_X12_Y13_N1 1 " "Info: 5: + IC(3.469 ns) + CELL(0.574 ns) = 10.214 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.044 ns ( 29.80 % ) " "Info: Total cell delay = 3.044 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.170 ns ( 70.20 % ) " "Info: Total interconnect delay = 7.170 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.214 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.214 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.692ns 0.838ns 3.469ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.224 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[20] {} } { 0.000ns 0.000ns 1.171ns 2.943ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.214 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.214 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.692ns 0.838ns 3.469ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 412 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.442 ns" { F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} F1_readADCmulti_ExtClk:inst1|DOUTL[20] {} } { 0.000ns 1.940ns } { 0.000ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { MCLK F0_ClockEnable_BETA2:inst|Fso F1_readADCmulti_ExtClk:inst1|DOUTL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.224 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|Fso {} F1_readADCmulti_ExtClk:inst1|DOUTL[20] {} } { 0.000ns 0.000ns 1.171ns 2.943ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.214 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.214 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.692ns 0.838ns 3.469ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 150.49 MHz 6.645 ns Internal " "Info: Clock \"AVG\[0\]\" has Internal fmax of 150.49 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" (period= 6.645 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.977 ns + Longest register register " "Info: + Longest register to register delay is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 1 REG LC_X12_Y10_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.125 ns) 0.975 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~0 2 COMB LC_X12_Y10_N1 1 " "Info: 2: + IC(0.850 ns) + CELL(0.125 ns) = 0.975 ns; Loc. = LC_X12_Y10_N1; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.291 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~1 3 COMB LC_X12_Y10_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 1.291 ns; Loc. = LC_X12_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.607 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~2 4 COMB LC_X12_Y10_N3 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 1.607 ns; Loc. = LC_X12_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 2.188 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~3 5 COMB LC_X12_Y10_N0 7 " "Info: 5: + IC(0.456 ns) + CELL(0.125 ns) = 2.188 ns; Loc. = LC_X12_Y10_N0; Fanout = 7; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.502 ns) 3.977 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 6 REG LC_X11_Y8_N6 2 " "Info: 6: + IC(1.287 ns) + CELL(0.502 ns) = 3.977 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 25.19 % ) " "Info: Total cell delay = 1.002 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 74.81 % ) " "Info: Total interconnect delay = 2.975 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.225 ns - Smallest " "Info: - Smallest clock skew is -2.225 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 4.911 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[0\]\" to destination register is 4.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_U11 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 20; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.462 ns) 3.001 ns F0_ClockEnable_BETA2:inst\|Add1~2 2 COMB LC_X12_Y8_N1 7 " "Info: 2: + IC(1.831 ns) + CELL(0.462 ns) = 3.001 ns; Loc. = LC_X12_Y8_N1; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.317 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.317 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.633 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.633 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.574 ns) 4.911 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 5 REG LC_X11_Y8_N6 2 " "Info: 5: + IC(0.704 ns) + CELL(0.574 ns) = 4.911 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.994 ns ( 40.60 % ) " "Info: Total cell delay = 1.994 ns ( 40.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.917 ns ( 59.40 % ) " "Info: Total interconnect delay = 2.917 ns ( 59.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.911 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.911 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.831ns 0.191ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 7.136 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[0\]\" to source register is 7.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_U11 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 20; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.211 ns) + CELL(0.125 ns) 3.044 ns F0_ClockEnable_BETA2:inst\|Add1~3 2 COMB LC_X12_Y8_N0 7 " "Info: 2: + IC(2.211 ns) + CELL(0.125 ns) = 3.044 ns; Loc. = LC_X12_Y8_N0; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.462 ns) 3.949 ns F0_ClockEnable_BETA2:inst\|Mux14~2 3 COMB LC_X12_Y8_N4 3 " "Info: 3: + IC(0.443 ns) + CELL(0.462 ns) = 3.949 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 4.981 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.571 ns) = 4.981 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.297 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.297 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.574 ns) 7.136 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 6 REG LC_X12_Y10_N4 8 " "Info: 6: + IC(1.265 ns) + CELL(0.574 ns) = 7.136 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.565 ns ( 35.94 % ) " "Info: Total cell delay = 2.565 ns ( 35.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.571 ns ( 64.06 % ) " "Info: Total interconnect delay = 4.571 ns ( 64.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.136 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.136 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.211ns 0.443ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.911 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.911 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.831ns 0.191ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.136 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.136 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.211ns 0.443ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.911 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.911 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.831ns 0.191ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.136 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.136 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.211ns 0.443ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 158.2 MHz 6.321 ns Internal " "Info: Clock \"SR\[0\]\" has Internal fmax of 158.2 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" (period= 6.321 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.977 ns + Longest register register " "Info: + Longest register to register delay is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 1 REG LC_X12_Y10_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.125 ns) 0.975 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~0 2 COMB LC_X12_Y10_N1 1 " "Info: 2: + IC(0.850 ns) + CELL(0.125 ns) = 0.975 ns; Loc. = LC_X12_Y10_N1; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.291 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~1 3 COMB LC_X12_Y10_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 1.291 ns; Loc. = LC_X12_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.607 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~2 4 COMB LC_X12_Y10_N3 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 1.607 ns; Loc. = LC_X12_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 2.188 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~3 5 COMB LC_X12_Y10_N0 7 " "Info: 5: + IC(0.456 ns) + CELL(0.125 ns) = 2.188 ns; Loc. = LC_X12_Y10_N0; Fanout = 7; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.502 ns) 3.977 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 6 REG LC_X11_Y8_N6 2 " "Info: 6: + IC(1.287 ns) + CELL(0.502 ns) = 3.977 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 25.19 % ) " "Info: Total cell delay = 1.002 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 74.81 % ) " "Info: Total interconnect delay = 2.975 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.901 ns - Smallest " "Info: - Smallest clock skew is -1.901 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 5.133 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[0\]\" to destination register is 5.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_H13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 12; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.571 ns) 3.223 ns F0_ClockEnable_BETA2:inst\|Add1~2 2 COMB LC_X12_Y8_N1 7 " "Info: 2: + IC(1.944 ns) + CELL(0.571 ns) = 3.223 ns; Loc. = LC_X12_Y8_N1; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.539 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.539 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.855 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.855 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.574 ns) 5.133 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 5 REG LC_X11_Y8_N6 2 " "Info: 5: + IC(0.704 ns) + CELL(0.574 ns) = 5.133 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.103 ns ( 40.97 % ) " "Info: Total cell delay = 2.103 ns ( 40.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.030 ns ( 59.03 % ) " "Info: Total interconnect delay = 3.030 ns ( 59.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.133 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.133 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.944ns 0.191ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 7.034 ns - Longest register " "Info: - Longest clock path from clock \"SR\[0\]\" to source register is 7.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_H13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 12; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(0.319 ns) 3.023 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.996 ns) + CELL(0.319 ns) = 3.023 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 3.847 ns F0_ClockEnable_BETA2:inst\|Mux14~2 3 COMB LC_X12_Y8_N4 3 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 3.847 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 4.879 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.571 ns) = 4.879 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.195 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.195 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.574 ns) 7.034 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 6 REG LC_X12_Y10_N4 8 " "Info: 6: + IC(1.265 ns) + CELL(0.574 ns) = 7.034 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.616 ns ( 37.19 % ) " "Info: Total cell delay = 2.616 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.418 ns ( 62.81 % ) " "Info: Total interconnect delay = 4.418 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.996ns 0.505ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.133 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.133 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.944ns 0.191ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.996ns 0.505ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.133 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.133 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.944ns 0.191ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.034 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.034 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.996ns 0.505ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[1\] register F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 175.35 MHz 5.703 ns Internal " "Info: Clock \"SR\[1\]\" has Internal fmax of 175.35 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" (period= 5.703 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.977 ns + Longest register register " "Info: + Longest register to register delay is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 1 REG LC_X12_Y10_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.125 ns) 0.975 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~0 2 COMB LC_X12_Y10_N1 1 " "Info: 2: + IC(0.850 ns) + CELL(0.125 ns) = 0.975 ns; Loc. = LC_X12_Y10_N1; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.291 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~1 3 COMB LC_X12_Y10_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 1.291 ns; Loc. = LC_X12_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.607 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~2 4 COMB LC_X12_Y10_N3 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 1.607 ns; Loc. = LC_X12_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 2.188 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~3 5 COMB LC_X12_Y10_N0 7 " "Info: 5: + IC(0.456 ns) + CELL(0.125 ns) = 2.188 ns; Loc. = LC_X12_Y10_N0; Fanout = 7; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.502 ns) 3.977 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 6 REG LC_X11_Y8_N6 2 " "Info: 6: + IC(1.287 ns) + CELL(0.502 ns) = 3.977 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 25.19 % ) " "Info: Total cell delay = 1.002 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 74.81 % ) " "Info: Total interconnect delay = 2.975 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.283 ns - Smallest " "Info: - Smallest clock skew is -1.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 5.809 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[1\]\" to destination register is 5.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_J17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J17; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.462 ns) 3.081 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.911 ns) + CELL(0.462 ns) = 3.081 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.397 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N6 35 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.397 ns; Loc. = LC_X12_Y8_N6; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.319 ns) 4.215 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.499 ns) + CELL(0.319 ns) = 4.215 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.531 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 4.531 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.574 ns) 5.809 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 6 REG LC_X11_Y8_N6 2 " "Info: 6: + IC(0.704 ns) + CELL(0.574 ns) = 5.809 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 39.82 % ) " "Info: Total cell delay = 2.313 ns ( 39.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.496 ns ( 60.18 % ) " "Info: Total interconnect delay = 3.496 ns ( 60.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.809 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.809 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.911ns 0.191ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 7.092 ns - Longest register " "Info: - Longest clock path from clock \"SR\[1\]\" to source register is 7.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_J17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J17; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.462 ns) 3.081 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.911 ns) + CELL(0.462 ns) = 3.081 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 3.905 ns F0_ClockEnable_BETA2:inst\|Mux14~2 3 COMB LC_X12_Y8_N4 3 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 3.905 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 4.937 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.571 ns) = 4.937 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.253 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.253 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.574 ns) 7.092 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 6 REG LC_X12_Y10_N4 8 " "Info: 6: + IC(1.265 ns) + CELL(0.574 ns) = 7.092 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.759 ns ( 38.90 % ) " "Info: Total cell delay = 2.759 ns ( 38.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.333 ns ( 61.10 % ) " "Info: Total interconnect delay = 4.333 ns ( 61.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.911ns 0.505ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.809 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.809 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.911ns 0.191ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.911ns 0.505ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.809 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.809 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.911ns 0.191ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.911ns 0.505ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[1\] register F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 175.35 MHz 5.703 ns Internal " "Info: Clock \"AVG\[1\]\" has Internal fmax of 175.35 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" (period= 5.703 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.977 ns + Longest register register " "Info: + Longest register to register delay is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 1 REG LC_X12_Y10_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.125 ns) 0.975 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~0 2 COMB LC_X12_Y10_N1 1 " "Info: 2: + IC(0.850 ns) + CELL(0.125 ns) = 0.975 ns; Loc. = LC_X12_Y10_N1; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.291 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~1 3 COMB LC_X12_Y10_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 1.291 ns; Loc. = LC_X12_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.607 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~2 4 COMB LC_X12_Y10_N3 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 1.607 ns; Loc. = LC_X12_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 2.188 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~3 5 COMB LC_X12_Y10_N0 7 " "Info: 5: + IC(0.456 ns) + CELL(0.125 ns) = 2.188 ns; Loc. = LC_X12_Y10_N0; Fanout = 7; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.502 ns) 3.977 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 6 REG LC_X11_Y8_N6 2 " "Info: 6: + IC(1.287 ns) + CELL(0.502 ns) = 3.977 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 25.19 % ) " "Info: Total cell delay = 1.002 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 74.81 % ) " "Info: Total interconnect delay = 2.975 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.283 ns - Smallest " "Info: - Smallest clock skew is -1.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 5.881 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[1\]\" to destination register is 5.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.571 ns) 3.153 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.874 ns) + CELL(0.571 ns) = 3.153 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.469 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N6 35 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.469 ns; Loc. = LC_X12_Y8_N6; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.319 ns) 4.287 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.499 ns) + CELL(0.319 ns) = 4.287 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.603 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 4.603 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.574 ns) 5.881 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 6 REG LC_X11_Y8_N6 2 " "Info: 6: + IC(0.704 ns) + CELL(0.574 ns) = 5.881 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.422 ns ( 41.18 % ) " "Info: Total cell delay = 2.422 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.459 ns ( 58.82 % ) " "Info: Total interconnect delay = 3.459 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.881 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.874ns 0.191ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 7.164 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[1\]\" to source register is 7.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.571 ns) 3.153 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.874 ns) + CELL(0.571 ns) = 3.153 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 3.977 ns F0_ClockEnable_BETA2:inst\|Mux14~2 3 COMB LC_X12_Y8_N4 3 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 3.977 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 5.009 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.571 ns) = 5.009 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.325 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.325 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.574 ns) 7.164 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 6 REG LC_X12_Y10_N4 8 " "Info: 6: + IC(1.265 ns) + CELL(0.574 ns) = 7.164 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.868 ns ( 40.03 % ) " "Info: Total cell delay = 2.868 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.296 ns ( 59.97 % ) " "Info: Total interconnect delay = 4.296 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.164 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.874ns 0.505ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.881 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.874ns 0.191ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.164 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.874ns 0.505ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.881 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.874ns 0.191ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.164 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.874ns 0.505ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[2\] register F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 180.77 MHz 5.532 ns Internal " "Info: Clock \"SR\[2\]\" has Internal fmax of 180.77 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" (period= 5.532 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.977 ns + Longest register register " "Info: + Longest register to register delay is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 1 REG LC_X12_Y10_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.125 ns) 0.975 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~0 2 COMB LC_X12_Y10_N1 1 " "Info: 2: + IC(0.850 ns) + CELL(0.125 ns) = 0.975 ns; Loc. = LC_X12_Y10_N1; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.291 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~1 3 COMB LC_X12_Y10_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 1.291 ns; Loc. = LC_X12_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.607 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~2 4 COMB LC_X12_Y10_N3 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 1.607 ns; Loc. = LC_X12_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 2.188 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~3 5 COMB LC_X12_Y10_N0 7 " "Info: 5: + IC(0.456 ns) + CELL(0.125 ns) = 2.188 ns; Loc. = LC_X12_Y10_N0; Fanout = 7; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.502 ns) 3.977 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 6 REG LC_X11_Y8_N6 2 " "Info: 6: + IC(1.287 ns) + CELL(0.502 ns) = 3.977 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 25.19 % ) " "Info: Total cell delay = 1.002 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 74.81 % ) " "Info: Total interconnect delay = 2.975 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.112 ns - Smallest " "Info: - Smallest clock skew is -1.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 5.508 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[2\]\" to destination register is 5.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_H17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H17; Fanout = 14; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.462 ns) 3.096 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N6 35 " "Info: 2: + IC(1.926 ns) + CELL(0.462 ns) = 3.096 ns; Loc. = LC_X12_Y8_N6; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.319 ns) 3.914 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.499 ns) + CELL(0.319 ns) = 3.914 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.230 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.230 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.574 ns) 5.508 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 5 REG LC_X11_Y8_N6 2 " "Info: 5: + IC(0.704 ns) + CELL(0.574 ns) = 5.508 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.188 ns ( 39.72 % ) " "Info: Total cell delay = 2.188 ns ( 39.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 60.28 % ) " "Info: Total interconnect delay = 3.320 ns ( 60.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.508 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.926ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 6.620 ns - Longest register " "Info: - Longest clock path from clock \"SR\[2\]\" to source register is 6.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_H17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H17; Fanout = 14; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.125 ns) 3.433 ns F0_ClockEnable_BETA2:inst\|Mux14~2 2 COMB LC_X12_Y8_N4 3 " "Info: 2: + IC(2.600 ns) + CELL(0.125 ns) = 3.433 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 4.465 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.461 ns) + CELL(0.571 ns) = 4.465 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.781 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.781 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.574 ns) 6.620 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 5 REG LC_X12_Y10_N4 8 " "Info: 5: + IC(1.265 ns) + CELL(0.574 ns) = 6.620 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.103 ns ( 31.77 % ) " "Info: Total cell delay = 2.103 ns ( 31.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.517 ns ( 68.23 % ) " "Info: Total interconnect delay = 4.517 ns ( 68.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.620 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.620 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.600ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.508 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.926ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.620 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.620 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.600ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.508 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.508 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.926ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.620 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.620 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.600ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[2\] register F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 192.68 MHz 5.19 ns Internal " "Info: Clock \"AVG\[2\]\" has Internal fmax of 192.68 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" (period= 5.19 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.977 ns + Longest register register " "Info: + Longest register to register delay is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 1 REG LC_X12_Y10_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.125 ns) 0.975 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~0 2 COMB LC_X12_Y10_N1 1 " "Info: 2: + IC(0.850 ns) + CELL(0.125 ns) = 0.975 ns; Loc. = LC_X12_Y10_N1; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.291 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~1 3 COMB LC_X12_Y10_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 1.291 ns; Loc. = LC_X12_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.607 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~2 4 COMB LC_X12_Y10_N3 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 1.607 ns; Loc. = LC_X12_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 2.188 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~3 5 COMB LC_X12_Y10_N0 7 " "Info: 5: + IC(0.456 ns) + CELL(0.125 ns) = 2.188 ns; Loc. = LC_X12_Y10_N0; Fanout = 7; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.502 ns) 3.977 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 6 REG LC_X11_Y8_N6 2 " "Info: 6: + IC(1.287 ns) + CELL(0.502 ns) = 3.977 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 25.19 % ) " "Info: Total cell delay = 1.002 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 74.81 % ) " "Info: Total interconnect delay = 2.975 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.770 ns - Smallest " "Info: - Smallest clock skew is -0.770 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 5.608 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[2\]\" to destination register is 5.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_V11 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V11; Fanout = 21; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.571 ns) 3.196 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N6 35 " "Info: 2: + IC(1.917 ns) + CELL(0.571 ns) = 3.196 ns; Loc. = LC_X12_Y8_N6; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.319 ns) 4.014 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.499 ns) + CELL(0.319 ns) = 4.014 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.330 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.330 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.574 ns) 5.608 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 5 REG LC_X11_Y8_N6 2 " "Info: 5: + IC(0.704 ns) + CELL(0.574 ns) = 5.608 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.297 ns ( 40.96 % ) " "Info: Total cell delay = 2.297 ns ( 40.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.311 ns ( 59.04 % ) " "Info: Total interconnect delay = 3.311 ns ( 59.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.608 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.608 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.917ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 6.378 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[2\]\" to source register is 6.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_V11 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V11; Fanout = 21; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.571 ns) 3.191 ns F0_ClockEnable_BETA2:inst\|Mux14~2 2 COMB LC_X12_Y8_N4 3 " "Info: 2: + IC(1.912 ns) + CELL(0.571 ns) = 3.191 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 4.223 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.461 ns) + CELL(0.571 ns) = 4.223 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.539 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.539 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.574 ns) 6.378 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 5 REG LC_X12_Y10_N4 8 " "Info: 5: + IC(1.265 ns) + CELL(0.574 ns) = 6.378 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.549 ns ( 39.97 % ) " "Info: Total cell delay = 2.549 ns ( 39.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.829 ns ( 60.03 % ) " "Info: Total interconnect delay = 3.829 ns ( 60.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.378 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.912ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.608 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.608 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.917ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.378 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.912ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.608 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.608 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 1.917ns 0.499ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.378 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.378 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.912ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AQMODE register F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] register F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 200.76 MHz 4.981 ns Internal " "Info: Clock \"AQMODE\" has Internal fmax of 200.76 MHz between source register \"F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]\" and destination register \"F1_readADCmulti_ExtClk:inst1\|CNVen_SCK\" (period= 4.981 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.977 ns + Longest register register " "Info: + Longest register to register delay is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 1 REG LC_X12_Y10_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.125 ns) 0.975 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~0 2 COMB LC_X12_Y10_N1 1 " "Info: 2: + IC(0.850 ns) + CELL(0.125 ns) = 0.975 ns; Loc. = LC_X12_Y10_N1; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.291 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~1 3 COMB LC_X12_Y10_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 1.291 ns; Loc. = LC_X12_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 1.607 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~2 4 COMB LC_X12_Y10_N3 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 1.607 ns; Loc. = LC_X12_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 2.188 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~3 5 COMB LC_X12_Y10_N0 7 " "Info: 5: + IC(0.456 ns) + CELL(0.125 ns) = 2.188 ns; Loc. = LC_X12_Y10_N0; Fanout = 7; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.502 ns) 3.977 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 6 REG LC_X11_Y8_N6 2 " "Info: 6: + IC(1.287 ns) + CELL(0.502 ns) = 3.977 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.002 ns ( 25.19 % ) " "Info: Total cell delay = 1.002 ns ( 25.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 74.81 % ) " "Info: Total interconnect delay = 2.975 ns ( 74.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.561 ns - Smallest " "Info: - Smallest clock skew is -0.561 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE destination 5.025 ns + Shortest register " "Info: + Shortest clock path from clock \"AQMODE\" to destination register is 5.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_A13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A13; Fanout = 21; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.462 ns) 3.431 ns F0_ClockEnable_BETA2:inst\|Bypass~0 2 COMB LC_X12_Y8_N2 1 " "Info: 2: + IC(2.261 ns) + CELL(0.462 ns) = 3.431 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.747 ns F0_ClockEnable_BETA2:inst\|ReadCLK 3 COMB LC_X12_Y8_N3 13 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.747 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.574 ns) 5.025 ns F1_readADCmulti_ExtClk:inst1\|CNVen_SCK 4 REG LC_X11_Y8_N6 2 " "Info: 4: + IC(0.704 ns) + CELL(0.574 ns) = 5.025 ns; Loc. = LC_X11_Y8_N6; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 37.19 % ) " "Info: Total cell delay = 1.869 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.156 ns ( 62.81 % ) " "Info: Total interconnect delay = 3.156 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.261ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE source 5.586 ns - Longest register " "Info: - Longest clock path from clock \"AQMODE\" to source register is 5.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_A13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A13; Fanout = 21; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.462 ns) 3.431 ns F0_ClockEnable_BETA2:inst\|Bypass~0 2 COMB LC_X12_Y8_N2 1 " "Info: 2: + IC(2.261 ns) + CELL(0.462 ns) = 3.431 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.747 ns F0_ClockEnable_BETA2:inst\|ReadCLK 3 COMB LC_X12_Y8_N3 13 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.747 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.574 ns) 5.586 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 4 REG LC_X12_Y10_N4 8 " "Info: 4: + IC(1.265 ns) + CELL(0.574 ns) = 5.586 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 33.46 % ) " "Info: Total cell delay = 1.869 ns ( 33.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.717 ns ( 66.54 % ) " "Info: Total interconnect delay = 3.717 ns ( 66.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.261ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.261ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.261ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] F1_readADCmulti_ExtClk:inst1|LessThan1~0 F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} F1_readADCmulti_ExtClk:inst1|LessThan1~0 {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.850ns 0.191ns 0.191ns 0.456ns 1.287ns } { 0.000ns 0.125ns 0.125ns 0.125ns 0.125ns 0.502ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.025 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.025 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVen_SCK {} } { 0.000ns 0.000ns 2.261ns 0.191ns 0.704ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.261ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 42 " "Warning: Circuit may not operate. Detected 42 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] MCLK 1.166 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"MCLK\" (Hold time is 1.166 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.197 ns + Largest " "Info: + Largest clock skew is 2.197 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 10.214 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 10.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X9_Y8_N0 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X9_Y8_N0; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.692 ns) + CELL(0.809 ns) 5.208 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X13_Y6_N4 3 " "Info: 3: + IC(1.692 ns) + CELL(0.809 ns) = 5.208 ns; Loc. = LC_X13_Y6_N4; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.125 ns) 6.171 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 4 COMB LC_X12_Y6_N7 24 " "Info: 4: + IC(0.838 ns) + CELL(0.125 ns) = 6.171 ns; Loc. = LC_X12_Y6_N7; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(0.574 ns) 10.214 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 5 REG LC_X12_Y13_N1 1 " "Info: 5: + IC(3.469 ns) + CELL(0.574 ns) = 10.214 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.044 ns ( 29.80 % ) " "Info: Total cell delay = 3.044 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.170 ns ( 70.20 % ) " "Info: Total interconnect delay = 7.170 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.214 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.214 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.692ns 0.838ns 3.469ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 8.017 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 8.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(0.462 ns) 2.852 ns F0_ClockEnable_BETA2:inst\|ReadCLK 2 COMB LC_X12_Y8_N3 13 " "Info: 2: + IC(1.663 ns) + CELL(0.462 ns) = 2.852 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.125 ns) 4.642 ns F1_readADCmulti_ExtClk:inst1\|SCKL 3 COMB LC_X12_Y4_N2 30 " "Info: 3: + IC(1.665 ns) + CELL(0.125 ns) = 4.642 ns; Loc. = LC_X12_Y4_N2; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.574 ns) 8.017 ns F20_EmulateADC:inst9\|SRDATA\[23\] 4 REG LC_X12_Y13_N2 13 " "Info: 4: + IC(2.801 ns) + CELL(0.574 ns) = 8.017 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.888 ns ( 23.55 % ) " "Info: Total cell delay = 1.888 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.129 ns ( 76.45 % ) " "Info: Total interconnect delay = 6.129 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.017 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.017 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.663ns 1.665ns 2.801ns } { 0.000ns 0.727ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.214 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.214 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.692ns 0.838ns 3.469ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.017 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.017 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.663ns 1.665ns 2.801ns } { 0.000ns 0.727ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.934 ns - Shortest register register " "Info: - Shortest register to register delay is 0.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.369 ns) 0.934 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N1 1 " "Info: 2: + IC(0.565 ns) + CELL(0.369 ns) = 0.934 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.51 % ) " "Info: Total cell delay = 0.369 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 60.49 % ) " "Info: Total interconnect delay = 0.565 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.214 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.214 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.171ns 1.692ns 0.838ns 3.469ns } { 0.000ns 0.727ns 0.809ns 0.809ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.017 ns" { MCLK F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.017 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.663ns 1.665ns 2.801ns } { 0.000ns 0.727ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[0\] 109 " "Warning: Circuit may not operate. Detected 109 non-operational path(s) clocked by clock \"AVG\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] AVG\[0\] 1.884 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"AVG\[0\]\" (Hold time is 1.884 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.915 ns + Largest " "Info: + Largest clock skew is 2.915 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 11.713 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to destination register is 11.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_U11 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 20; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.211 ns) + CELL(0.125 ns) 3.044 ns F0_ClockEnable_BETA2:inst\|Add1~3 2 COMB LC_X12_Y8_N0 7 " "Info: 2: + IC(2.211 ns) + CELL(0.125 ns) = 3.044 ns; Loc. = LC_X12_Y8_N0; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.462 ns) 3.949 ns F0_ClockEnable_BETA2:inst\|Mux14~2 3 COMB LC_X12_Y8_N4 3 " "Info: 3: + IC(0.443 ns) + CELL(0.462 ns) = 3.949 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 4.981 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.571 ns) = 4.981 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.297 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.297 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.809 ns) 7.298 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X12_Y6_N7 1 " "Info: 6: + IC(1.192 ns) + CELL(0.809 ns) = 7.298 ns; Loc. = LC_X12_Y6_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.670 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X12_Y6_N7 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 7.670 ns; Loc. = LC_X12_Y6_N7; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(0.574 ns) 11.713 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N1 1 " "Info: 8: + IC(3.469 ns) + CELL(0.574 ns) = 11.713 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 31.98 % ) " "Info: Total cell delay = 3.746 ns ( 31.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.967 ns ( 68.02 % ) " "Info: Total interconnect delay = 7.967 ns ( 68.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.713 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.713 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.211ns 0.443ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 8.798 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[0\]\" to source register is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_U11 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 20; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.462 ns) 3.001 ns F0_ClockEnable_BETA2:inst\|Add1~2 2 COMB LC_X12_Y8_N1 7 " "Info: 2: + IC(1.831 ns) + CELL(0.462 ns) = 3.001 ns; Loc. = LC_X12_Y8_N1; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.317 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.317 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.633 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.633 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.125 ns) 5.423 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X12_Y4_N2 30 " "Info: 5: + IC(1.665 ns) + CELL(0.125 ns) = 5.423 ns; Loc. = LC_X12_Y4_N2; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.574 ns) 8.798 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.801 ns) + CELL(0.574 ns) = 8.798 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.119 ns ( 24.09 % ) " "Info: Total cell delay = 2.119 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.679 ns ( 75.91 % ) " "Info: Total interconnect delay = 6.679 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.831ns 0.191ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.713 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.713 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.211ns 0.443ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.831ns 0.191ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.934 ns - Shortest register register " "Info: - Shortest register to register delay is 0.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.369 ns) 0.934 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N1 1 " "Info: 2: + IC(0.565 ns) + CELL(0.369 ns) = 0.934 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.51 % ) " "Info: Total cell delay = 0.369 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 60.49 % ) " "Info: Total interconnect delay = 0.565 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.713 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~3 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.713 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~3 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.211ns 0.443ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { AVG[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { AVG[0] {} AVG[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.831ns 0.191ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[0\] 77 " "Warning: Circuit may not operate. Detected 77 non-operational path(s) clocked by clock \"SR\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] SR\[0\] 1.56 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"SR\[0\]\" (Hold time is 1.56 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.591 ns + Largest " "Info: + Largest clock skew is 2.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 11.611 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 11.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_H13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 12; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(0.319 ns) 3.023 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.996 ns) + CELL(0.319 ns) = 3.023 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 3.847 ns F0_ClockEnable_BETA2:inst\|Mux14~2 3 COMB LC_X12_Y8_N4 3 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 3.847 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 4.879 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.571 ns) = 4.879 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.195 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.195 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.809 ns) 7.196 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X12_Y6_N7 1 " "Info: 6: + IC(1.192 ns) + CELL(0.809 ns) = 7.196 ns; Loc. = LC_X12_Y6_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.568 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X12_Y6_N7 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 7.568 ns; Loc. = LC_X12_Y6_N7; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(0.574 ns) 11.611 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N1 1 " "Info: 8: + IC(3.469 ns) + CELL(0.574 ns) = 11.611 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.797 ns ( 32.70 % ) " "Info: Total cell delay = 3.797 ns ( 32.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.814 ns ( 67.30 % ) " "Info: Total interconnect delay = 7.814 ns ( 67.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.611 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.611 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.996ns 0.505ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 9.020 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[0\]\" to source register is 9.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_H13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 12; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.571 ns) 3.223 ns F0_ClockEnable_BETA2:inst\|Add1~2 2 COMB LC_X12_Y8_N1 7 " "Info: 2: + IC(1.944 ns) + CELL(0.571 ns) = 3.223 ns; Loc. = LC_X12_Y8_N1; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.539 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.539 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.855 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.855 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.125 ns) 5.645 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X12_Y4_N2 30 " "Info: 5: + IC(1.665 ns) + CELL(0.125 ns) = 5.645 ns; Loc. = LC_X12_Y4_N2; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.574 ns) 9.020 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.801 ns) + CELL(0.574 ns) = 9.020 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 24.70 % ) " "Info: Total cell delay = 2.228 ns ( 24.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.792 ns ( 75.30 % ) " "Info: Total interconnect delay = 6.792 ns ( 75.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.020 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.020 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.944ns 0.191ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.611 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.611 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.996ns 0.505ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.020 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.020 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.944ns 0.191ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.934 ns - Shortest register register " "Info: - Shortest register to register delay is 0.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.369 ns) 0.934 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N1 1 " "Info: 2: + IC(0.565 ns) + CELL(0.369 ns) = 0.934 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.51 % ) " "Info: Total cell delay = 0.369 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 60.49 % ) " "Info: Total interconnect delay = 0.565 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.611 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.611 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.996ns 0.505ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.020 ns" { SR[0] F0_ClockEnable_BETA2:inst|Add1~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.020 ns" { SR[0] {} SR[0]~combout {} F0_ClockEnable_BETA2:inst|Add1~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.944ns 0.191ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[1\] 34 " "Warning: Circuit may not operate. Detected 34 non-operational path(s) clocked by clock \"SR\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] SR\[1\] 942 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"SR\[1\]\" (Hold time is 942 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.973 ns + Largest " "Info: + Largest clock skew is 1.973 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 11.669 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 11.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_J17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J17; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.462 ns) 3.081 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.911 ns) + CELL(0.462 ns) = 3.081 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 3.905 ns F0_ClockEnable_BETA2:inst\|Mux14~2 3 COMB LC_X12_Y8_N4 3 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 3.905 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 4.937 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.571 ns) = 4.937 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.253 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.253 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.809 ns) 7.254 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X12_Y6_N7 1 " "Info: 6: + IC(1.192 ns) + CELL(0.809 ns) = 7.254 ns; Loc. = LC_X12_Y6_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.626 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X12_Y6_N7 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 7.626 ns; Loc. = LC_X12_Y6_N7; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(0.574 ns) 11.669 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N1 1 " "Info: 8: + IC(3.469 ns) + CELL(0.574 ns) = 11.669 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.940 ns ( 33.76 % ) " "Info: Total cell delay = 3.940 ns ( 33.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.729 ns ( 66.24 % ) " "Info: Total interconnect delay = 7.729 ns ( 66.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.669 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.669 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.911ns 0.505ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 9.696 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[1\]\" to source register is 9.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_J17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J17; Fanout = 11; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.462 ns) 3.081 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.911 ns) + CELL(0.462 ns) = 3.081 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.397 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N6 35 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.397 ns; Loc. = LC_X12_Y8_N6; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.319 ns) 4.215 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.499 ns) + CELL(0.319 ns) = 4.215 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.531 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 4.531 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.125 ns) 6.321 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X12_Y4_N2 30 " "Info: 6: + IC(1.665 ns) + CELL(0.125 ns) = 6.321 ns; Loc. = LC_X12_Y4_N2; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.574 ns) 9.696 ns F20_EmulateADC:inst9\|SRDATA\[23\] 7 REG LC_X12_Y13_N2 13 " "Info: 7: + IC(2.801 ns) + CELL(0.574 ns) = 9.696 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.438 ns ( 25.14 % ) " "Info: Total cell delay = 2.438 ns ( 25.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.258 ns ( 74.86 % ) " "Info: Total interconnect delay = 7.258 ns ( 74.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.696 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.696 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.911ns 0.191ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.669 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.669 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.911ns 0.505ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.696 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.696 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.911ns 0.191ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.934 ns - Shortest register register " "Info: - Shortest register to register delay is 0.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.369 ns) 0.934 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N1 1 " "Info: 2: + IC(0.565 ns) + CELL(0.369 ns) = 0.934 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.51 % ) " "Info: Total cell delay = 0.369 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 60.49 % ) " "Info: Total interconnect delay = 0.565 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.669 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.669 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.911ns 0.505ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.696 ns" { SR[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.696 ns" { SR[1] {} SR[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.911ns 0.191ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[1\] 34 " "Warning: Circuit may not operate. Detected 34 non-operational path(s) clocked by clock \"AVG\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] AVG\[1\] 942 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"AVG\[1\]\" (Hold time is 942 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.973 ns + Largest " "Info: + Largest clock skew is 1.973 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 11.741 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 11.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.571 ns) 3.153 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.874 ns) + CELL(0.571 ns) = 3.153 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 3.977 ns F0_ClockEnable_BETA2:inst\|Mux14~2 3 COMB LC_X12_Y8_N4 3 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 3.977 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 5.009 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.571 ns) = 5.009 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.325 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.325 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.809 ns) 7.326 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 6 REG LC_X12_Y6_N7 1 " "Info: 6: + IC(1.192 ns) + CELL(0.809 ns) = 7.326 ns; Loc. = LC_X12_Y6_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.698 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 7 COMB LC_X12_Y6_N7 24 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 7.698 ns; Loc. = LC_X12_Y6_N7; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(0.574 ns) 11.741 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 8 REG LC_X12_Y13_N1 1 " "Info: 8: + IC(3.469 ns) + CELL(0.574 ns) = 11.741 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.049 ns ( 34.49 % ) " "Info: Total cell delay = 4.049 ns ( 34.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.692 ns ( 65.51 % ) " "Info: Total interconnect delay = 7.692 ns ( 65.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.741 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.741 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.874ns 0.505ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 9.768 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[1\]\" to source register is 9.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.571 ns) 3.153 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.874 ns) + CELL(0.571 ns) = 3.153 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.469 ns F0_ClockEnable_BETA2:inst\|Add1~1 3 COMB LC_X12_Y8_N6 35 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.469 ns; Loc. = LC_X12_Y8_N6; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.319 ns) 4.287 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.499 ns) + CELL(0.319 ns) = 4.287 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.603 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 4.603 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.125 ns) 6.393 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X12_Y4_N2 30 " "Info: 6: + IC(1.665 ns) + CELL(0.125 ns) = 6.393 ns; Loc. = LC_X12_Y4_N2; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.574 ns) 9.768 ns F20_EmulateADC:inst9\|SRDATA\[23\] 7 REG LC_X12_Y13_N2 13 " "Info: 7: + IC(2.801 ns) + CELL(0.574 ns) = 9.768 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.547 ns ( 26.07 % ) " "Info: Total cell delay = 2.547 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.221 ns ( 73.93 % ) " "Info: Total interconnect delay = 7.221 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.768 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.768 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.874ns 0.191ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.741 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.741 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.874ns 0.505ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.768 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.768 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.874ns 0.191ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.934 ns - Shortest register register " "Info: - Shortest register to register delay is 0.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.369 ns) 0.934 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N1 1 " "Info: 2: + IC(0.565 ns) + CELL(0.369 ns) = 0.934 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.51 % ) " "Info: Total cell delay = 0.369 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 60.49 % ) " "Info: Total interconnect delay = 0.565 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.741 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.741 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.874ns 0.505ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.768 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.768 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.874ns 0.191ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[2\] 33 " "Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock \"SR\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] SR\[2\] 771 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"SR\[2\]\" (Hold time is 771 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.802 ns + Largest " "Info: + Largest clock skew is 1.802 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 11.197 ns + Longest register " "Info: + Longest clock path from clock \"SR\[2\]\" to destination register is 11.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_H17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H17; Fanout = 14; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.125 ns) 3.433 ns F0_ClockEnable_BETA2:inst\|Mux14~2 2 COMB LC_X12_Y8_N4 3 " "Info: 2: + IC(2.600 ns) + CELL(0.125 ns) = 3.433 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 4.465 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.461 ns) + CELL(0.571 ns) = 4.465 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.781 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.781 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.809 ns) 6.782 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 5 REG LC_X12_Y6_N7 1 " "Info: 5: + IC(1.192 ns) + CELL(0.809 ns) = 6.782 ns; Loc. = LC_X12_Y6_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 7.154 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 6 COMB LC_X12_Y6_N7 24 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 7.154 ns; Loc. = LC_X12_Y6_N7; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(0.574 ns) 11.197 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 7 REG LC_X12_Y13_N1 1 " "Info: 7: + IC(3.469 ns) + CELL(0.574 ns) = 11.197 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.284 ns ( 29.33 % ) " "Info: Total cell delay = 3.284 ns ( 29.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.913 ns ( 70.67 % ) " "Info: Total interconnect delay = 7.913 ns ( 70.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.197 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.197 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.600ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 9.395 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to source register is 9.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_H17 14 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H17; Fanout = 14; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 232 280 448 248 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.462 ns) 3.096 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N6 35 " "Info: 2: + IC(1.926 ns) + CELL(0.462 ns) = 3.096 ns; Loc. = LC_X12_Y8_N6; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.319 ns) 3.914 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.499 ns) + CELL(0.319 ns) = 3.914 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.230 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.230 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.125 ns) 6.020 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X12_Y4_N2 30 " "Info: 5: + IC(1.665 ns) + CELL(0.125 ns) = 6.020 ns; Loc. = LC_X12_Y4_N2; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.574 ns) 9.395 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.801 ns) + CELL(0.574 ns) = 9.395 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 24.62 % ) " "Info: Total cell delay = 2.313 ns ( 24.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.082 ns ( 75.38 % ) " "Info: Total interconnect delay = 7.082 ns ( 75.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.395 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.395 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.926ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.197 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.197 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.600ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.395 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.395 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.926ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.934 ns - Shortest register register " "Info: - Shortest register to register delay is 0.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.369 ns) 0.934 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N1 1 " "Info: 2: + IC(0.565 ns) + CELL(0.369 ns) = 0.934 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.51 % ) " "Info: Total cell delay = 0.369 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 60.49 % ) " "Info: Total interconnect delay = 0.565 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.197 ns" { SR[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.197 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.600ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.125ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.395 ns" { SR[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.395 ns" { SR[2] {} SR[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.926ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[2\] 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"AVG\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] AVG\[2\] 429 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"AVG\[2\]\" (Hold time is 429 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.460 ns + Largest " "Info: + Largest clock skew is 1.460 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 10.955 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[2\]\" to destination register is 10.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_V11 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V11; Fanout = 21; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.571 ns) 3.191 ns F0_ClockEnable_BETA2:inst\|Mux14~2 2 COMB LC_X12_Y8_N4 3 " "Info: 2: + IC(1.912 ns) + CELL(0.571 ns) = 3.191 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 4.223 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.461 ns) + CELL(0.571 ns) = 4.223 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.539 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.539 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.809 ns) 6.540 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 5 REG LC_X12_Y6_N7 1 " "Info: 5: + IC(1.192 ns) + CELL(0.809 ns) = 6.540 ns; Loc. = LC_X12_Y6_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 6.912 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 6 COMB LC_X12_Y6_N7 24 " "Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 6.912 ns; Loc. = LC_X12_Y6_N7; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(0.574 ns) 10.955 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 7 REG LC_X12_Y13_N1 1 " "Info: 7: + IC(3.469 ns) + CELL(0.574 ns) = 10.955 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.730 ns ( 34.05 % ) " "Info: Total cell delay = 3.730 ns ( 34.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.225 ns ( 65.95 % ) " "Info: Total interconnect delay = 7.225 ns ( 65.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.955 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.955 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.912ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 9.495 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to source register is 9.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_V11 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V11; Fanout = 21; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.571 ns) 3.196 ns F0_ClockEnable_BETA2:inst\|Add1~1 2 COMB LC_X12_Y8_N6 35 " "Info: 2: + IC(1.917 ns) + CELL(0.571 ns) = 3.196 ns; Loc. = LC_X12_Y8_N6; Fanout = 35; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.319 ns) 4.014 ns F0_ClockEnable_BETA2:inst\|Bypass~0 3 COMB LC_X12_Y8_N2 1 " "Info: 3: + IC(0.499 ns) + CELL(0.319 ns) = 4.014 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.330 ns F0_ClockEnable_BETA2:inst\|ReadCLK 4 COMB LC_X12_Y8_N3 13 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.330 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.125 ns) 6.120 ns F1_readADCmulti_ExtClk:inst1\|SCKL 5 COMB LC_X12_Y4_N2 30 " "Info: 5: + IC(1.665 ns) + CELL(0.125 ns) = 6.120 ns; Loc. = LC_X12_Y4_N2; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.574 ns) 9.495 ns F20_EmulateADC:inst9\|SRDATA\[23\] 6 REG LC_X12_Y13_N2 13 " "Info: 6: + IC(2.801 ns) + CELL(0.574 ns) = 9.495 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.422 ns ( 25.51 % ) " "Info: Total cell delay = 2.422 ns ( 25.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.073 ns ( 74.49 % ) " "Info: Total interconnect delay = 7.073 ns ( 74.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.495 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.495 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.917ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.955 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.955 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.912ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.495 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.495 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.917ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.934 ns - Shortest register register " "Info: - Shortest register to register delay is 0.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.369 ns) 0.934 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N1 1 " "Info: 2: + IC(0.565 ns) + CELL(0.369 ns) = 0.934 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.51 % ) " "Info: Total cell delay = 0.369 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 60.49 % ) " "Info: Total interconnect delay = 0.565 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.955 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.955 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 1.912ns 0.461ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.571ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.495 ns" { AVG[2] F0_ClockEnable_BETA2:inst|Add1~1 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.495 ns" { AVG[2] {} AVG[2]~combout {} F0_ClockEnable_BETA2:inst|Add1~1 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 1.917ns 0.499ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AQMODE 12 " "Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock \"AQMODE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst9\|SRDATA\[23\] F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] AQMODE 220 ps " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst9\|SRDATA\[23\]\" and destination pin or register \"F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]\" for clock \"AQMODE\" (Hold time is 220 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.251 ns + Largest " "Info: + Largest clock skew is 1.251 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE destination 10.163 ns + Longest register " "Info: + Longest clock path from clock \"AQMODE\" to destination register is 10.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_A13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A13; Fanout = 21; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.462 ns) 3.431 ns F0_ClockEnable_BETA2:inst\|Bypass~0 2 COMB LC_X12_Y8_N2 1 " "Info: 2: + IC(2.261 ns) + CELL(0.462 ns) = 3.431 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.747 ns F0_ClockEnable_BETA2:inst\|ReadCLK 3 COMB LC_X12_Y8_N3 13 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.747 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.809 ns) 5.748 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT 4 REG LC_X12_Y6_N7 1 " "Info: 4: + IC(1.192 ns) + CELL(0.809 ns) = 5.748 ns; Loc. = LC_X12_Y6_N7; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 6.120 ns F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT 5 COMB LC_X12_Y6_N7 24 " "Info: 5: + IC(0.000 ns) + CELL(0.372 ns) = 6.120 ns; Loc. = LC_X12_Y6_N7; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.469 ns) + CELL(0.574 ns) 10.163 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 6 REG LC_X12_Y13_N1 1 " "Info: 6: + IC(3.469 ns) + CELL(0.574 ns) = 10.163 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 30.01 % ) " "Info: Total cell delay = 3.050 ns ( 30.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.113 ns ( 69.99 % ) " "Info: Total interconnect delay = 7.113 ns ( 69.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.163 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.163 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.261ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE source 8.912 ns - Shortest register " "Info: - Shortest clock path from clock \"AQMODE\" to source register is 8.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_A13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A13; Fanout = 21; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.462 ns) 3.431 ns F0_ClockEnable_BETA2:inst\|Bypass~0 2 COMB LC_X12_Y8_N2 1 " "Info: 2: + IC(2.261 ns) + CELL(0.462 ns) = 3.431 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.747 ns F0_ClockEnable_BETA2:inst\|ReadCLK 3 COMB LC_X12_Y8_N3 13 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.747 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.125 ns) 5.537 ns F1_readADCmulti_ExtClk:inst1\|SCKL 4 COMB LC_X12_Y4_N2 30 " "Info: 4: + IC(1.665 ns) + CELL(0.125 ns) = 5.537 ns; Loc. = LC_X12_Y4_N2; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.574 ns) 8.912 ns F20_EmulateADC:inst9\|SRDATA\[23\] 5 REG LC_X12_Y13_N2 13 " "Info: 5: + IC(2.801 ns) + CELL(0.574 ns) = 8.912 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.994 ns ( 22.37 % ) " "Info: Total cell delay = 1.994 ns ( 22.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.918 ns ( 77.63 % ) " "Info: Total interconnect delay = 6.918 ns ( 77.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.912 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.912 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.261ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.163 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.163 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.261ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.912 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.912 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.261ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.934 ns - Shortest register register " "Info: - Shortest register to register delay is 0.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst9\|SRDATA\[23\] 1 REG LC_X12_Y13_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9\|SRDATA\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.369 ns) 0.934 ns F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\] 2 REG LC_X12_Y13_N1 1 " "Info: 2: + IC(0.565 ns) + CELL(0.369 ns) = 0.934 ns; Loc. = LC_X12_Y13_N1; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|r_DATAL\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.51 % ) " "Info: Total cell delay = 0.369 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 60.49 % ) " "Info: Total interconnect delay = 0.565 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 350 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.163 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.163 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT {} F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.000ns 2.261ns 0.191ns 1.192ns 0.000ns 3.469ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.912 ns" { AQMODE F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL F20_EmulateADC:inst9|SRDATA[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.912 ns" { AQMODE {} AQMODE~combout {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F20_EmulateADC:inst9|SRDATA[23] {} } { 0.000ns 0.000ns 2.261ns 0.191ns 1.665ns 2.801ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] F1_readADCmulti_ExtClk:inst1|r_DATAL[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.934 ns" { F20_EmulateADC:inst9|SRDATA[23] {} F1_readADCmulti_ExtClk:inst1|r_DATAL[20] {} } { 0.000ns 0.565ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F1_readADCmulti_ExtClk:inst1\|AVGen_READ AQMODE MCLK 12.079 ns register " "Info: tsu for register \"F1_readADCmulti_ExtClk:inst1\|AVGen_READ\" (data pin = \"AQMODE\", clock pin = \"MCLK\") is 12.079 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.844 ns + Longest pin register " "Info: + Longest pin to register delay is 16.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_A13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A13; Fanout = 21; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.023 ns) + CELL(0.125 ns) 2.856 ns F1_readADCmulti_ExtClk:inst1\|Test_CK_cycle\[0\]~8 2 COMB LC_X13_Y6_N9 14 " "Info: 2: + IC(2.023 ns) + CELL(0.125 ns) = 2.856 ns; Loc. = LC_X13_Y6_N9; Fanout = 14; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|Test_CK_cycle\[0\]~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.467 ns) 4.068 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT 3 COMB LC_X12_Y6_N2 1 " "Info: 3: + IC(0.745 ns) + CELL(0.467 ns) = 4.068 ns; Loc. = LC_X12_Y6_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 4.577 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20 4 COMB LC_X12_Y6_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 4.577 ns; Loc. = LC_X12_Y6_N3; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.467 ns) 6.109 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17 5 COMB LC_X10_Y6_N6 2 " "Info: 5: + IC(1.065 ns) + CELL(0.467 ns) = 6.109 ns; Loc. = LC_X10_Y6_N6; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 6.186 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12 6 COMB LC_X10_Y6_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 6.186 ns; Loc. = LC_X10_Y6_N7; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 6.263 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7 7 COMB LC_X10_Y6_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 6.263 ns; Loc. = LC_X10_Y6_N8; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 6.772 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0 8 COMB LC_X10_Y6_N9 4 " "Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 6.772 ns; Loc. = LC_X10_Y6_N9; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.125 ns) 8.002 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[10\]~4 9 COMB LC_X14_Y6_N8 4 " "Info: 9: + IC(1.105 ns) + CELL(0.125 ns) = 8.002 ns; Loc. = LC_X14_Y6_N8; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[10\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.467 ns) 9.594 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17 10 COMB LC_X10_Y6_N1 2 " "Info: 10: + IC(1.125 ns) + CELL(0.467 ns) = 9.594 ns; Loc. = LC_X10_Y6_N1; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 9.671 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12 11 COMB LC_X10_Y6_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.077 ns) = 9.671 ns; Loc. = LC_X10_Y6_N2; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 9.748 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 12 COMB LC_X10_Y6_N3 1 " "Info: 12: + IC(0.000 ns) + CELL(0.077 ns) = 9.748 ns; Loc. = LC_X10_Y6_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 10.257 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 13 COMB LC_X10_Y6_N4 1 " "Info: 13: + IC(0.000 ns) + CELL(0.509 ns) = 10.257 ns; Loc. = LC_X10_Y6_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.125 ns) 11.444 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\] 14 COMB LC_X13_Y6_N8 5 " "Info: 14: + IC(1.062 ns) + CELL(0.125 ns) = 11.444 ns; Loc. = LC_X13_Y6_N8; Fanout = 5; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 54 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.319 ns) 12.556 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~5 15 COMB LC_X14_Y6_N9 2 " "Info: 15: + IC(0.793 ns) + CELL(0.319 ns) = 12.556 ns; Loc. = LC_X14_Y6_N9; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.467 ns) 13.466 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17 16 COMB LC_X14_Y6_N3 1 " "Info: 16: + IC(0.443 ns) + CELL(0.467 ns) = 13.466 ns; Loc. = LC_X14_Y6_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 13.629 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 17 COMB LC_X14_Y6_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.163 ns) = 13.629 ns; Loc. = LC_X14_Y6_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 14.238 ns F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0 18 COMB LC_X14_Y6_N6 1 " "Info: 18: + IC(0.000 ns) + CELL(0.609 ns) = 14.238 ns; Loc. = LC_X14_Y6_N6; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.319 ns) 15.336 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~0 19 COMB LC_X13_Y6_N0 1 " "Info: 19: + IC(0.779 ns) + CELL(0.319 ns) = 15.336 ns; Loc. = LC_X13_Y6_N0; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 15.652 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~1 20 COMB LC_X13_Y6_N1 1 " "Info: 20: + IC(0.191 ns) + CELL(0.125 ns) = 15.652 ns; Loc. = LC_X13_Y6_N1; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 15.968 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~2 21 COMB LC_X13_Y6_N2 1 " "Info: 21: + IC(0.191 ns) + CELL(0.125 ns) = 15.968 ns; Loc. = LC_X13_Y6_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 16.284 ns F1_readADCmulti_ExtClk:inst1\|LessThan4~3 22 COMB LC_X13_Y6_N3 1 " "Info: 22: + IC(0.191 ns) + CELL(0.125 ns) = 16.284 ns; Loc. = LC_X13_Y6_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan4~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 313 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.369 ns) 16.844 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 23 REG LC_X13_Y6_N4 3 " "Info: 23: + IC(0.191 ns) + CELL(0.369 ns) = 16.844 ns; Loc. = LC_X13_Y6_N4; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.940 ns ( 41.20 % ) " "Info: Total cell delay = 6.940 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.904 ns ( 58.80 % ) " "Info: Total interconnect delay = 9.904 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.844 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.844 ns" { AQMODE {} AQMODE~combout {} F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~1 {} F1_readADCmulti_ExtClk:inst1|LessThan4~2 {} F1_readADCmulti_ExtClk:inst1|LessThan4~3 {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 2.023ns 0.745ns 0.000ns 1.065ns 0.000ns 0.000ns 0.000ns 1.105ns 1.125ns 0.000ns 0.000ns 0.000ns 1.062ns 0.793ns 0.443ns 0.000ns 0.000ns 0.779ns 0.191ns 0.191ns 0.191ns 0.191ns } { 0.000ns 0.708ns 0.125ns 0.467ns 0.509ns 0.467ns 0.077ns 0.077ns 0.509ns 0.125ns 0.467ns 0.077ns 0.077ns 0.509ns 0.125ns 0.319ns 0.467ns 0.163ns 0.609ns 0.319ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 4.973 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to destination register is 4.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 216 280 448 232 "MCLK" "" } { 192 808 880 208 "MCLK" "" } { 392 456 528 408 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F0_ClockEnable_BETA2:inst\|nFS 2 REG LC_X9_Y8_N0 14 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X9_Y8_N0; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.692 ns) + CELL(0.574 ns) 4.973 ns F1_readADCmulti_ExtClk:inst1\|AVGen_READ 3 REG LC_X13_Y6_N4 3 " "Info: 3: + IC(1.692 ns) + CELL(0.574 ns) = 4.973 ns; Loc. = LC_X13_Y6_N4; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 289 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.110 ns ( 42.43 % ) " "Info: Total cell delay = 2.110 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.863 ns ( 57.57 % ) " "Info: Total interconnect delay = 2.863 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.973 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.171ns 1.692ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.844 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADCmulti_ExtClk:inst1|LessThan4~0 F1_readADCmulti_ExtClk:inst1|LessThan4~1 F1_readADCmulti_ExtClk:inst1|LessThan4~2 F1_readADCmulti_ExtClk:inst1|LessThan4~3 F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.844 ns" { AQMODE {} AQMODE~combout {} F1_readADCmulti_ExtClk:inst1|Test_CK_cycle[0]~8 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~0 {} F1_readADCmulti_ExtClk:inst1|LessThan4~1 {} F1_readADCmulti_ExtClk:inst1|LessThan4~2 {} F1_readADCmulti_ExtClk:inst1|LessThan4~3 {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 2.023ns 0.745ns 0.000ns 1.065ns 0.000ns 0.000ns 0.000ns 1.105ns 1.125ns 0.000ns 0.000ns 0.000ns 1.062ns 0.793ns 0.443ns 0.000ns 0.000ns 0.779ns 0.191ns 0.191ns 0.191ns 0.191ns } { 0.000ns 0.708ns 0.125ns 0.467ns 0.509ns 0.467ns 0.077ns 0.077ns 0.509ns 0.125ns 0.467ns 0.077ns 0.077ns 0.509ns 0.125ns 0.319ns 0.467ns 0.163ns 0.609ns 0.319ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { MCLK F0_ClockEnable_BETA2:inst|nFS F1_readADCmulti_ExtClk:inst1|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.973 ns" { MCLK {} MCLK~combout {} F0_ClockEnable_BETA2:inst|nFS {} F1_readADCmulti_ExtClk:inst1|AVGen_READ {} } { 0.000ns 0.000ns 1.171ns 1.692ns } { 0.000ns 0.727ns 0.809ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "AVG\[1\] TEST_TCLK23\[4\] F1_readADCmulti_ExtClk:inst1\|TCLK23\[4\] 15.856 ns register " "Info: tco from clock \"AVG\[1\]\" to destination pin \"TEST_TCLK23\[4\]\" through register \"F1_readADCmulti_ExtClk:inst1\|TCLK23\[4\]\" is 15.856 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 11.524 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to source register is 11.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.571 ns) 3.153 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.874 ns) + CELL(0.571 ns) = 3.153 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 3.977 ns F0_ClockEnable_BETA2:inst\|Mux14~2 3 COMB LC_X12_Y8_N4 3 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 3.977 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 5.009 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.571 ns) = 5.009 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.325 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.325 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.809 ns) 7.777 ns F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK 6 REG LC_X12_Y4_N2 1 " "Info: 6: + IC(1.643 ns) + CELL(0.809 ns) = 7.777 ns; Loc. = LC_X12_Y4_N2; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 8.149 ns F1_readADCmulti_ExtClk:inst1\|SCKL 7 COMB LC_X12_Y4_N2 30 " "Info: 7: + IC(0.000 ns) + CELL(0.372 ns) = 8.149 ns; Loc. = LC_X12_Y4_N2; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.574 ns) 11.524 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[4\] 8 REG LC_X13_Y13_N8 25 " "Info: 8: + IC(2.801 ns) + CELL(0.574 ns) = 11.524 ns; Loc. = LC_X13_Y13_N8; Fanout = 25; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[4] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.049 ns ( 35.14 % ) " "Info: Total cell delay = 4.049 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.475 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.475 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.524 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.524 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[4] {} } { 0.000ns 0.000ns 1.874ns 0.505ns 0.461ns 0.191ns 1.643ns 0.000ns 2.801ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.097 ns + Longest register pin " "Info: + Longest register to pin delay is 4.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADCmulti_ExtClk:inst1\|TCLK23\[4\] 1 REG LC_X13_Y13_N8 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N8; Fanout = 25; REG Node = 'F1_readADCmulti_ExtClk:inst1\|TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADCmulti_ExtClk:inst1|TCLK23[4] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 336 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.643 ns) + CELL(1.454 ns) 4.097 ns TEST_TCLK23\[4\] 2 PIN PIN_P10 0 " "Info: 2: + IC(2.643 ns) + CELL(1.454 ns) = 4.097 ns; Loc. = PIN_P10; Fanout = 0; PIN Node = 'TEST_TCLK23\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[4] TEST_TCLK23[4] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 440 1192 1383 456 "TEST_TCLK23\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 35.49 % ) " "Info: Total cell delay = 1.454 ns ( 35.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.643 ns ( 64.51 % ) " "Info: Total interconnect delay = 2.643 ns ( 64.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[4] TEST_TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.097 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[4] {} TEST_TCLK23[4] {} } { 0.000ns 2.643ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.524 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK F1_readADCmulti_ExtClk:inst1|SCKL F1_readADCmulti_ExtClk:inst1|TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.524 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK {} F1_readADCmulti_ExtClk:inst1|SCKL {} F1_readADCmulti_ExtClk:inst1|TCLK23[4] {} } { 0.000ns 0.000ns 1.874ns 0.505ns 0.461ns 0.191ns 1.643ns 0.000ns 2.801ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.571ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[4] TEST_TCLK23[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.097 ns" { F1_readADCmulti_ExtClk:inst1|TCLK23[4] {} TEST_TCLK23[4] {} } { 0.000ns 2.643ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AVG\[1\] SCKL 9.638 ns Longest " "Info: Longest tpd from source pin \"AVG\[1\]\" to destination pin \"SCKL\" is 9.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.571 ns) 3.153 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.874 ns) + CELL(0.571 ns) = 3.153 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 3.977 ns F0_ClockEnable_BETA2:inst\|Mux14~2 3 COMB LC_X12_Y8_N4 3 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 3.977 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 5.009 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.571 ns) = 5.009 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.325 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.325 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.125 ns) 7.115 ns F1_readADCmulti_ExtClk:inst1\|SCKL 6 COMB LC_X12_Y4_N2 30 " "Info: 6: + IC(1.665 ns) + CELL(0.125 ns) = 7.115 ns; Loc. = LC_X12_Y4_N2; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(1.454 ns) 9.638 ns SCKL 7 PIN PIN_U12 0 " "Info: 7: + IC(1.069 ns) + CELL(1.454 ns) = 9.638 ns; Loc. = PIN_U12; Fanout = 0; PIN Node = 'SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { F1_readADCmulti_ExtClk:inst1|SCKL SCKL } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 1192 1368 264 "SCKL" "" } { 472 360 400 488 "SCKL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.873 ns ( 40.18 % ) " "Info: Total cell delay = 3.873 ns ( 40.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.765 ns ( 59.82 % ) " "Info: Total interconnect delay = 5.765 ns ( 59.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.638 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|SCKL SCKL } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.638 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|SCKL {} SCKL {} } { 0.000ns 0.000ns 1.874ns 0.505ns 0.461ns 0.191ns 1.665ns 1.069ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.571ns 0.125ns 0.125ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] AQMODE AVG\[1\] 2.334 ns register " "Info: th for register \"F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]\" (data pin = \"AQMODE\", clock pin = \"AVG\[1\]\") is 2.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 7.164 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 7.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 19; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 248 280 448 264 "AVG\[2..0\]" "" } { 288 808 880 304 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.571 ns) 3.153 ns F0_ClockEnable_BETA2:inst\|Add1~0 2 COMB LC_X12_Y8_N5 4 " "Info: 2: + IC(1.874 ns) + CELL(0.571 ns) = 3.153 ns; Loc. = LC_X12_Y8_N5; Fanout = 4; COMB Node = 'F0_ClockEnable_BETA2:inst\|Add1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 3.977 ns F0_ClockEnable_BETA2:inst\|Mux14~2 3 COMB LC_X12_Y8_N4 3 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 3.977 ns; Loc. = LC_X12_Y8_N4; Fanout = 3; COMB Node = 'F0_ClockEnable_BETA2:inst\|Mux14~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.571 ns) 5.009 ns F0_ClockEnable_BETA2:inst\|Bypass~0 4 COMB LC_X12_Y8_N2 1 " "Info: 4: + IC(0.461 ns) + CELL(0.571 ns) = 5.009 ns; Loc. = LC_X12_Y8_N2; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst\|Bypass~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.325 ns F0_ClockEnable_BETA2:inst\|ReadCLK 5 COMB LC_X12_Y8_N3 13 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.325 ns; Loc. = LC_X12_Y8_N3; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst\|ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.574 ns) 7.164 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 6 REG LC_X12_Y10_N4 8 " "Info: 6: + IC(1.265 ns) + CELL(0.574 ns) = 7.164 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.868 ns ( 40.03 % ) " "Info: Total cell delay = 2.868 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.296 ns ( 59.97 % ) " "Info: Total interconnect delay = 4.296 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.164 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.874ns 0.505ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.968 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_A13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A13; Fanout = 21; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { { 264 280 448 280 "AQMODE" "" } { 304 808 880 320 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.462 ns) 3.067 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~1 2 COMB LC_X12_Y10_N2 1 " "Info: 2: + IC(1.897 ns) + CELL(0.462 ns) = 3.067 ns; Loc. = LC_X12_Y10_N2; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|LessThan1~1 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.383 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~2 3 COMB LC_X12_Y10_N3 1 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.383 ns; Loc. = LC_X12_Y10_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 3.964 ns F1_readADCmulti_ExtClk:inst1\|LessThan1~3 4 COMB LC_X12_Y10_N0 7 " "Info: 4: + IC(0.456 ns) + CELL(0.125 ns) = 3.964 ns; Loc. = LC_X12_Y10_N0; Fanout = 7; COMB Node = 'F1_readADCmulti_ExtClk:inst1\|LessThan1~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.502 ns) 4.968 ns F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\] 5 REG LC_X12_Y10_N4 8 " "Info: 5: + IC(0.502 ns) + CELL(0.502 ns) = 4.968 ns; Loc. = LC_X12_Y10_N4; Fanout = 8; REG Node = 'F1_readADCmulti_ExtClk:inst1\|CNVclk_cnt\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.922 ns ( 38.69 % ) " "Info: Total cell delay = 1.922 ns ( 38.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.046 ns ( 61.31 % ) " "Info: Total interconnect delay = 3.046 ns ( 61.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { AQMODE {} AQMODE~combout {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.897ns 0.191ns 0.456ns 0.502ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { AVG[1] F0_ClockEnable_BETA2:inst|Add1~0 F0_ClockEnable_BETA2:inst|Mux14~2 F0_ClockEnable_BETA2:inst|Bypass~0 F0_ClockEnable_BETA2:inst|ReadCLK F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.164 ns" { AVG[1] {} AVG[1]~combout {} F0_ClockEnable_BETA2:inst|Add1~0 {} F0_ClockEnable_BETA2:inst|Mux14~2 {} F0_ClockEnable_BETA2:inst|Bypass~0 {} F0_ClockEnable_BETA2:inst|ReadCLK {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.874ns 0.505ns 0.461ns 0.191ns 1.265ns } { 0.000ns 0.708ns 0.571ns 0.319ns 0.571ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { AQMODE F1_readADCmulti_ExtClk:inst1|LessThan1~1 F1_readADCmulti_ExtClk:inst1|LessThan1~2 F1_readADCmulti_ExtClk:inst1|LessThan1~3 F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { AQMODE {} AQMODE~combout {} F1_readADCmulti_ExtClk:inst1|LessThan1~1 {} F1_readADCmulti_ExtClk:inst1|LessThan1~2 {} F1_readADCmulti_ExtClk:inst1|LessThan1~3 {} F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 1.897ns 0.191ns 0.456ns 0.502ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns 0.502ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 15:25:52 2024 " "Info: Processing ended: Wed Mar 06 15:25:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
