

================================================================
== Vitis HLS Report for 'Axi2AxiStream_Pipeline_MMIterInLoop1'
================================================================
* Date:           Sun May  1 11:31:58 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        color_detect
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        4|  6220803|  13.332 ns|  20.734 ms|    4|  6220803|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoop1  |        2|  6220801|         3|          1|          1|  1 ~ 6220800|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      53|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|       62|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       62|     107|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_4_fu_102_p2                   |         +|   0|  0|  31|          24|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln964_fu_96_p2               |      icmp|   0|  0|  16|          24|          24|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          51|          29|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_3   |   9|          2|   24|         48|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_V_fu_56                |   9|          2|   24|         48|
    |ldata1_blk_n             |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   52|        104|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_135           |  32|   0|   32|          0|
    |i_V_fu_56                         |  24|   0|   24|          0|
    |icmp_ln964_reg_131                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  62|   0|   62|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_MMIterInLoop1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                 gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                 gmem0|       pointer|
|ldata1_din            |  out|   32|     ap_fifo|                                ldata1|       pointer|
|ldata1_full_n         |   in|    1|     ap_fifo|                                ldata1|       pointer|
|ldata1_write          |  out|    1|     ap_fifo|                                ldata1|       pointer|
|sext_ln964            |   in|   62|     ap_none|                            sext_ln964|        scalar|
|p_read                |   in|   24|     ap_none|                                p_read|        scalar|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

