<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="6666fs"></ZoomStartTime>
      <ZoomEndTime time="46667fs"></ZoomEndTime>
      <Cursor1Time time="40000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="206"></NameColumnWidth>
      <ValueColumnWidth column_width="100"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="13" />
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="group82" type="group">
      <obj_property name="label">Instruction Memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/instruction_from_testbench" type="array">
         <obj_property name="ElementShortName">instruction_from_testbench[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction_from_testbench[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/Instrucmem_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/Instrucmem_inst/pc" type="array">
         <obj_property name="ElementShortName">pc[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/Instrucmem_inst/instruction31_0" type="array">
         <obj_property name="ElementShortName">instruction31_0[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_0[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/Instrucmem_inst/instructions" type="array">
         <obj_property name="ElementShortName">instructions[63:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">instructions[63:0][31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group87" type="group">
      <obj_property name="label">Data Memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/datamem_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/main_aluresult" type="array">
         <obj_property name="ElementShortName">main_aluresult[63:0]</obj_property>
         <obj_property name="ObjectShortName">main_aluresult[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/datamem_writedata" type="array">
         <obj_property name="ElementShortName">datamem_writedata[63:0]</obj_property>
         <obj_property name="ObjectShortName">datamem_writedata[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/memwrite" type="logic">
         <obj_property name="ElementShortName">memwrite</obj_property>
         <obj_property name="ObjectShortName">memwrite</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/memread" type="logic">
         <obj_property name="ElementShortName">memread</obj_property>
         <obj_property name="ObjectShortName">memread</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/datamem_readdata" type="array">
         <obj_property name="ElementShortName">datamem_readdata[63:0]</obj_property>
         <obj_property name="ObjectShortName">datamem_readdata[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/i" type="array">
         <obj_property name="ElementShortName">i[31:0]</obj_property>
         <obj_property name="ObjectShortName">i[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/datamem_inst/storage" type="array">
         <obj_property name="ElementShortName">storage[31:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">storage[31:0][63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group96" type="group">
      <obj_property name="label">Forwarding Unit</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardingUnit_inst/EXRN_in" type="array">
         <obj_property name="ElementShortName">EXRN_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">EXRN_in[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardingUnit_inst/EXRM_in" type="array">
         <obj_property name="ElementShortName">EXRM_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">EXRM_in[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardingUnit_inst/MEMRD_in" type="array">
         <obj_property name="ElementShortName">MEMRD_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">MEMRD_in[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardingUnit_inst/WBRD_in" type="array">
         <obj_property name="ElementShortName">WBRD_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">WBRD_in[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardingUnit_inst/MEM_regwrite_in" type="logic">
         <obj_property name="ElementShortName">MEM_regwrite_in</obj_property>
         <obj_property name="ObjectShortName">MEM_regwrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardingUnit_inst/WB_regwrite_in" type="logic">
         <obj_property name="ElementShortName">WB_regwrite_in</obj_property>
         <obj_property name="ObjectShortName">WB_regwrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardingUnit_inst/ForwardA" type="array">
         <obj_property name="ElementShortName">ForwardA[1:0]</obj_property>
         <obj_property name="ObjectShortName">ForwardA[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardingUnit_inst/ForwardB" type="array">
         <obj_property name="ElementShortName">ForwardB[1:0]</obj_property>
         <obj_property name="ObjectShortName">ForwardB[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group97" type="group">
      <obj_property name="label">Hazard</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/Hazard_inst/EXMEMREAD_in" type="logic">
         <obj_property name="ElementShortName">EXMEMREAD_in</obj_property>
         <obj_property name="ObjectShortName">EXMEMREAD_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/Hazard_inst/EXRD_in" type="array">
         <obj_property name="ElementShortName">EXRD_in[4:0]</obj_property>
         <obj_property name="ObjectShortName">EXRD_in[4:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/Hazard_inst/ID_PC_in" type="array">
         <obj_property name="ElementShortName">ID_PC_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">ID_PC_in[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/Hazard_inst/ID_INS_in" type="array">
         <obj_property name="ElementShortName">ID_INS_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">ID_INS_in[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/Hazard_inst/IFID_write_out" type="logic">
         <obj_property name="ElementShortName">IFID_write_out</obj_property>
         <obj_property name="ObjectShortName">IFID_write_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/Hazard_inst/PC_write_out" type="logic">
         <obj_property name="ElementShortName">PC_write_out</obj_property>
         <obj_property name="ObjectShortName">PC_write_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/Hazard_inst/CONTROLMUX_out" type="logic">
         <obj_property name="ElementShortName">CONTROLMUX_out</obj_property>
         <obj_property name="ObjectShortName">CONTROLMUX_out</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group98" type="group">
      <obj_property name="label">Control Mux</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_aluop_in" type="array">
         <obj_property name="ElementShortName">Control_Mux_aluop_in[1:0]</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_aluop_in[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_alusrc_in" type="logic">
         <obj_property name="ElementShortName">Control_Mux_alusrc_in</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_alusrc_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_memtoreg_in" type="logic">
         <obj_property name="ElementShortName">Control_Mux_memtoreg_in</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_memtoreg_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_regwrite_in" type="logic">
         <obj_property name="ElementShortName">Control_Mux_regwrite_in</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_regwrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_memread_in" type="logic">
         <obj_property name="ElementShortName">Control_Mux_memread_in</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_memread_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_memwrite_in" type="logic">
         <obj_property name="ElementShortName">Control_Mux_memwrite_in</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_memwrite_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_branch_in" type="logic">
         <obj_property name="ElementShortName">Control_Mux_branch_in</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_branch_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_in" type="logic">
         <obj_property name="ElementShortName">Control_Mux_in</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_aluop_out" type="array">
         <obj_property name="ElementShortName">Control_Mux_aluop_out[1:0]</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_aluop_out[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_alusrc_out" type="logic">
         <obj_property name="ElementShortName">Control_Mux_alusrc_out</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_alusrc_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_memtoreg_out" type="logic">
         <obj_property name="ElementShortName">Control_Mux_memtoreg_out</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_memtoreg_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_regwrite_out" type="logic">
         <obj_property name="ElementShortName">Control_Mux_regwrite_out</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_regwrite_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_memread_out" type="logic">
         <obj_property name="ElementShortName">Control_Mux_memread_out</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_memread_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_memwrite_out" type="logic">
         <obj_property name="ElementShortName">Control_Mux_memwrite_out</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_memwrite_out</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ControlMux_inst/Control_Mux_branch_out" type="logic">
         <obj_property name="ElementShortName">Control_Mux_branch_out</obj_property>
         <obj_property name="ObjectShortName">Control_Mux_branch_out</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group99" type="group">
      <obj_property name="label">Forward ALU 1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardALUMUX_inst1/reg_ex_in" type="array">
         <obj_property name="ElementShortName">reg_ex_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_ex_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardALUMUX_inst1/reg_wb_in" type="array">
         <obj_property name="ElementShortName">reg_wb_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_wb_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardALUMUX_inst1/reg_mem_in" type="array">
         <obj_property name="ElementShortName">reg_mem_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_mem_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardALUMUX_inst1/forward_control_in" type="array">
         <obj_property name="ElementShortName">forward_control_in[1:0]</obj_property>
         <obj_property name="ObjectShortName">forward_control_in[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardALUMUX_inst1/ForwardALU_Mux_out" type="array">
         <obj_property name="ElementShortName">ForwardALU_Mux_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">ForwardALU_Mux_out[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group100" type="group">
      <obj_property name="label">Forward ALU 2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardALUMUX_inst2/reg_ex_in" type="array">
         <obj_property name="ElementShortName">reg_ex_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_ex_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardALUMUX_inst2/reg_wb_in" type="array">
         <obj_property name="ElementShortName">reg_wb_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_wb_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardALUMUX_inst2/reg_mem_in" type="array">
         <obj_property name="ElementShortName">reg_mem_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_mem_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardALUMUX_inst2/forward_control_in" type="array">
         <obj_property name="ElementShortName">forward_control_in[1:0]</obj_property>
         <obj_property name="ObjectShortName">forward_control_in[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/ForwardALUMUX_inst2/ForwardALU_Mux_out" type="array">
         <obj_property name="ElementShortName">ForwardALU_Mux_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">ForwardALU_Mux_out[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group63" type="group">
      <obj_property name="label">ALU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/readdata1" type="array">
         <obj_property name="ElementShortName">readdata1[63:0]</obj_property>
         <obj_property name="ObjectShortName">readdata1[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/main_aluinput2" type="array">
         <obj_property name="ElementShortName">main_aluinput2[63:0]</obj_property>
         <obj_property name="ObjectShortName">main_aluinput2[63:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/ALU" type="array">
         <obj_property name="ElementShortName">ALU[3:0]</obj_property>
         <obj_property name="ObjectShortName">ALU[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/y" type="array">
         <obj_property name="ElementShortName">y[63:0]</obj_property>
         <obj_property name="ObjectShortName">y[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/alu_inst/z" type="logic">
         <obj_property name="ElementShortName">z</obj_property>
         <obj_property name="ObjectShortName">z</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group107" type="group">
      <obj_property name="label">Registers</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regwrite" type="logic">
         <obj_property name="ElementShortName">regwrite</obj_property>
         <obj_property name="ObjectShortName">regwrite</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readregaddr1" type="array">
         <obj_property name="ElementShortName">readregaddr1[4:0]</obj_property>
         <obj_property name="ObjectShortName">readregaddr1[4:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readregaddr2" type="array">
         <obj_property name="ElementShortName">readregaddr2[4:0]</obj_property>
         <obj_property name="ObjectShortName">readregaddr2[4:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/writedata" type="array">
         <obj_property name="ElementShortName">writedata[63:0]</obj_property>
         <obj_property name="ObjectShortName">writedata[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/writeregaddr" type="array">
         <obj_property name="ElementShortName">writeregaddr[4:0]</obj_property>
         <obj_property name="ObjectShortName">writeregaddr[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readdata1" type="array">
         <obj_property name="ElementShortName">readdata1[63:0]</obj_property>
         <obj_property name="ObjectShortName">readdata1[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/readdata2" type="array">
         <obj_property name="ElementShortName">readdata2[63:0]</obj_property>
         <obj_property name="ObjectShortName">readdata2[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/regs" type="array">
         <obj_property name="ElementShortName">regs[31:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">regs[31:0][63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/reg_inst/i" type="array">
         <obj_property name="ElementShortName">i[31:0]</obj_property>
         <obj_property name="ObjectShortName">i[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group119" type="group">
      <obj_property name="label">Program Counter</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/pc_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/pc_inst/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/pc_inst/pc_input" type="array">
         <obj_property name="ElementShortName">pc_input[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_input[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/pc_inst/hazard" type="logic">
         <obj_property name="ElementShortName">hazard</obj_property>
         <obj_property name="ObjectShortName">hazard</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/pc_inst/pc_output" type="array">
         <obj_property name="ElementShortName">pc_output[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_output[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group125" type="group">
      <obj_property name="label">IFID</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/instruction31_0_in" type="array">
         <obj_property name="ElementShortName">instruction31_0_in[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_0_in[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/pc_in" type="array">
         <obj_property name="ElementShortName">pc_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_in[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/Hazard_in" type="logic">
         <obj_property name="ElementShortName">Hazard_in</obj_property>
         <obj_property name="ObjectShortName">Hazard_in</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/instruction31_0_out" type="array">
         <obj_property name="ElementShortName">instruction31_0_out[31:0]</obj_property>
         <obj_property name="ObjectShortName">instruction31_0_out[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/CPU_Inst/IFID_inst/pc_out" type="array">
         <obj_property name="ElementShortName">pc_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">pc_out[63:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
