Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 12:04:14 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_106_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 Delay1No26_instance/Y_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum57_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.876ns (24.795%)  route 2.657ns (75.205%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 5.661 - 4.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.216ns (routing 0.170ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.155ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19643, routed)       1.216     2.167    Delay1No26_instance/clk_IBUF_BUFG
    SLICE_X128Y429       FDCE                                         r  Delay1No26_instance/Y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y429       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.247 r  Delay1No26_instance/Y_reg[17]/Q
                         net (fo=9, routed)           0.532     2.779    Delay1No26_instance/D[17]
    SLICE_X122Y433       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     2.869 r  Delay1No26_instance/geqOp_carry__0_i_16__5/O
                         net (fo=1, routed)           0.013     2.882    Sum57_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[0]
    SLICE_X122Y433       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.074 r  Sum57_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.100    Sum57_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y434       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.152 r  Sum57_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.642     3.794    SharedReg41_instance/CO[0]
    SLICE_X128Y444       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     3.904 f  SharedReg41_instance/shiftedFracY_d1[12]_i_4__5/O
                         net (fo=3, routed)           0.234     4.138    Delay1No26_instance/s1_reg[23][0]
    SLICE_X127Y445       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.237 f  Delay1No26_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.093     4.330    Delay1No26_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X128Y445       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     4.382 f  Delay1No26_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.577     4.959    Delay1No26_instance/shiftVal__5[0]
    SLICE_X123Y436       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     5.010 r  Delay1No26_instance/shiftedFracY_d1[32]_i_3__5/O
                         net (fo=6, routed)           0.297     5.307    Delay1No26_instance/shiftedFracY_d1[32]_i_3__5_n_0
    SLICE_X120Y432       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.358 r  Delay1No26_instance/shiftedFracY_d1[36]_i_1__5/O
                         net (fo=2, routed)           0.194     5.552    Delay1No26_instance/level4__0[4]
    SLICE_X119Y435       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.651 r  Delay1No26_instance/shiftedFracY_d1[20]_i_1__5/O
                         net (fo=1, routed)           0.049     5.700    Sum57_0_impl_instance/FPAddSubOp_instance/shiftedFracY[9]
    SLICE_X119Y435       FDRE                                         r  Sum57_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=19643, routed)       1.001     5.661    Sum57_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X119Y435       FDRE                                         r  Sum57_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.359     6.020    
                         clock uncertainty           -0.035     5.984    
    SLICE_X119Y435       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.009    Sum57_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.009    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  0.310    




