

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Mon Sep  2 18:51:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3799|     3799|  37.990 us|  37.990 us|  3799|  3799|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_27_2  |     3797|     3797|        24|          2|          1|  1888|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    208|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|     710|    698|    -|
|Memory           |        0|    -|     128|     32|    -|
|Multiplexer      |        -|    -|       -|    193|    -|
|Register         |        -|    -|     776|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1614|   1259|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U10  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U11  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U14     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U12   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U13   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  710|  698|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1d_0_biases_U       |conv1d_0_conv1d_0_biases_ROM_AUTO_1R       |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv1d_0_weights_0_0_U  |conv1d_0_conv1d_0_weights_0_0_ROM_AUTO_1R  |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv1d_0_weights_1_0_U  |conv1d_0_conv1d_0_weights_1_0_ROM_AUTO_1R  |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv1d_0_weights_2_0_U  |conv1d_0_conv1d_0_weights_2_0_ROM_AUTO_1R  |        0|  32|   8|    0|    16|   32|     1|          512|
    +------------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                           |        0| 128|  32|    0|    64|  128|     4|         2048|
    +------------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_226_p2         |         +|   0|  0|  18|          11|           1|
    |add_ln27_fu_329_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln34_1_fu_279_p2       |         +|   0|  0|  14|           7|           2|
    |add_ln34_2_fu_298_p2       |         +|   0|  0|  14|           7|           2|
    |add_ln34_fu_252_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln37_fu_323_p2         |         +|   0|  0|  18|          11|          11|
    |and_ln20_fu_393_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_321           |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_2_fu_381_p2      |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln20_fu_375_p2        |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln25_fu_220_p2        |      icmp|   0|  0|  11|          11|           9|
    |icmp_ln27_fu_238_p2        |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln20_fu_387_p2          |        or|   0|  0|   2|           1|           1|
    |output_r_d0                |    select|   0|  0|  32|           1|          32|
    |select_ln25_1_fu_258_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln25_2_fu_285_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln25_3_fu_304_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln25_fu_244_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 208|         106|          97|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |grp_fu_180_p0                         |  14|          3|   32|         96|
    |grp_fu_180_p1                         |  14|          3|   32|         96|
    |grp_fu_185_p0                         |  14|          3|   32|         96|
    |grp_fu_185_p1                         |  14|          3|   32|         96|
    |grp_fu_189_p0                         |  14|          3|   32|         96|
    |grp_fu_189_p1                         |  14|          3|   32|         96|
    |i_fu_74                               |   9|          2|    7|         14|
    |indvar_flatten_fu_78                  |   9|          2|   11|         22|
    |input_0_address0                      |  14|          3|    7|         21|
    |j_fu_70                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 193|         42|  249|        698|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln37_reg_452                   |  11|   0|   11|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv1d_0_biases_load_reg_542       |  32|   0|   32|          0|
    |conv1d_0_weights_0_0_load_reg_487  |  32|   0|   32|          0|
    |conv1d_0_weights_1_0_load_reg_492  |  32|   0|   32|          0|
    |conv1d_0_weights_2_0_load_reg_497  |  32|   0|   32|          0|
    |i_fu_74                            |   7|   0|    7|          0|
    |icmp_ln25_reg_428                  |   1|   0|    1|          0|
    |indvar_flatten_fu_78               |  11|   0|   11|          0|
    |input_0_load_1_reg_477             |  32|   0|   32|          0|
    |input_0_load_2_reg_502             |  32|   0|   32|          0|
    |input_0_load_reg_472               |  32|   0|   32|          0|
    |j_cast_reg_447                     |   5|   0|   64|         59|
    |j_fu_70                            |   5|   0|    5|          0|
    |mul_1_reg_512                      |  32|   0|   32|          0|
    |mul_2_reg_517                      |  32|   0|   32|          0|
    |mul_reg_507                        |  32|   0|   32|          0|
    |select_ln25_3_reg_442              |   7|   0|    7|          0|
    |sum_3_1_reg_527                    |  32|   0|   32|          0|
    |sum_3_2_reg_537                    |  32|   0|   32|          0|
    |sum_3_reg_522                      |  32|   0|   32|          0|
    |x_assign_reg_547                   |  32|   0|   32|          0|
    |add_ln37_reg_452                   |  64|  32|   11|          0|
    |j_cast_reg_447                     |  64|  32|   64|         59|
    |mul_1_reg_512                      |  64|  32|   32|          0|
    |mul_2_reg_517                      |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 776| 128|  718|        118|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|input_0_address0   |  out|    7|   ap_memory|       input_0|         array|
|input_0_ce0        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0         |   in|   32|   ap_memory|       input_0|         array|
|input_0_address1   |  out|    7|   ap_memory|       input_0|         array|
|input_0_ce1        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q1         |   in|   32|   ap_memory|       input_0|         array|
|output_r_address0  |  out|   11|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

