==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'src/hw/snn_izikevich_top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] src/hw/snn_izikevich.h:114: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [XFORM-502] Unrolling small iteration loop 'potential_outputs' (src/hw/snn_izikevich_axi.h:69) in function 'axis_cp_output_to_stream' automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'synaptic_conductances' (src/hw/snn_izikevich.h:154) in function 'snn_get_synaptic_conductances' for pipelining.
@I [XFORM-501] Unrolling loop 'potential_outputs' (src/hw/snn_izikevich_axi.h:69) in function 'axis_cp_output_to_stream' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' (src/hw/snn_izikevich.h:105) in function 'snn_get_synaptic_conductances' completely.
@I [XFORM-501] Unrolling loop 'synapses_per_neuron' (src/hw/snn_izikevich.h:169) in function 'snn_get_synaptic_conductances' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.3' (src/hw/snn_izikevich.h:199) in function 'snn_get_synaptic_conductances' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (src/hw/snn_izikevich_top.cpp:41) in function 'hls_snn_initialize' completely.
@I [XFORM-102] Partitioning array 'output_indexes_mem' automatically.
@I [XFORM-131] Reshaping array 'neuron_type_mem.V'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'synapse_fetch'  in dimension 1 with a block factor 10.
@I [XFORM-101] Partitioning array 'synapse_cache'  in dimension 1 with a block factor 10.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/hw/snn_izikevich.h:22:94) to (src/hw/snn_izikevich.h:22:82) in function 'snn_update_neuron_synapses'... converting 8 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/hw/snn_izikevich.h:171:44) to (src/hw/snn_izikevich.h:199:3) in function 'snn_get_synaptic_conductances'... converting 301 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/hw/snn_izikevich.h:64:3) to (src/hw/snn_izikevich.h:79:2) in function 'snn_get_synaptic_conductances'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/hw/snn_izikevich_axi.h:43:29) to (src/hw/snn_izikevich_axi.h:54:4) in function 'axis_cp_inputs_to_mem'... converting 3 basic blocks.
@I [XFORM-602] Inlining function 'snn_update_neuron_synapses' into 'snn_process_step' (src/hw/snn_izikevich.h:233) automatically.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (src/hw/snn_izikevich.h:22:31) in function 'snn_process_step'.
@I [XFORM-541] Flattening a loop nest 'Loop-2' (src/hw/snn_izikevich.h:154:30) in function 'snn_get_synaptic_conductances'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (src/hw/snn_izikevich_axi.h:15:7) in function 'axis_cp_network_to_mem'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (src/hw/snn_izikevich_axi.h:42:7) in function 'axis_cp_inputs_to_mem'.
@I [HLS-111] Elapsed time: 233.952 seconds; current memory usage: 176 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'hls_snn_izikevich' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hls_snn_izikevich_axis_cp_network_to_mem' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 2, Final II: 2, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.288 seconds; current memory usage: 177 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hls_snn_izikevich_axis_cp_network_to_mem' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.204 seconds; current memory usage: 177 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hls_snn_izikevich_hls_snn_initialize' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.131 seconds; current memory usage: 177 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hls_snn_izikevich_hls_snn_initialize' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.152 seconds; current memory usage: 177 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hls_snn_izikevich_axis_cp_inputs_to_mem' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 2, Final II: 2, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.148 seconds; current memory usage: 177 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hls_snn_izikevich_axis_cp_inputs_to_mem' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 177 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hls_snn_izikevich_snn_get_synaptic_conductances' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_synaptic_conductances'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 7, distance = 1)
   between axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162) and axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 8, distance = 1)
   between axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162) and axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 9, distance = 1)
   between axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162) and axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 10, distance = 1)
   between axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162) and axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 11, distance = 1)
   between axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162) and axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 12, distance = 1)
   between axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162) and axis read on port 'stream0_V_data' (src/hw/snn_izikevich.h:108->src/hw/snn_izikevich.h:162).
@I [SCHED-61] Pipelining result: Target II: 7, Final II: 13, Depth: 1026.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 26.708 seconds; current memory usage: 209 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hls_snn_izikevich_snn_get_synaptic_conductances' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 12.071 seconds; current memory usage: 217 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hls_snn_izikevich_snn_process_step' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_synapses_layer_updates'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 16.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 3.783 seconds; current memory usage: 219 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hls_snn_izikevich_snn_process_step' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.515 seconds; current memory usage: 219 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hls_snn_izikevich_hls_snn_process_step' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.797 seconds; current memory usage: 219 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hls_snn_izikevich_hls_snn_process_step' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.634 seconds; current memory usage: 219 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hls_snn_izikevich_axis_cp_output_to_stream' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.926 seconds; current memory usage: 221 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hls_snn_izikevich_axis_cp_output_to_stream' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.22 seconds; current memory usage: 221 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hls_snn_izikevich' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.218 seconds; current memory usage: 221 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hls_snn_izikevich' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.889 seconds; current memory usage: 221 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hls_snn_izikevich_axis_cp_network_to_mem' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'hls_snn_izikevich_axis_cp_network_to_mem'.
@I [HLS-111] Elapsed time: 0.88 seconds; current memory usage: 222 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hls_snn_izikevich_hls_snn_initialize' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'hls_snn_izikevich_hls_snn_initialize'.
@I [HLS-111] Elapsed time: 0.571 seconds; current memory usage: 223 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hls_snn_izikevich_axis_cp_inputs_to_mem' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'hls_snn_izikevich_axis_cp_inputs_to_mem'.
@I [HLS-111] Elapsed time: 0.417 seconds; current memory usage: 223 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hls_snn_izikevich_snn_get_synaptic_conductances' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'hls_snn_izikevich_fadd_32ns_32ns_32_9_full_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'hls_snn_izikevich_faddfsub_32ns_32ns_32_7_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'hls_snn_izikevich_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'hls_snn_izikevich_fmul_32ns_32ns_32_4_max_dsp': 9 instance(s).
@I [RTGEN-100] Generating core module 'hls_snn_izikevich_urem_7ns_5ns_7_11': 1 instance(s).
@I [RTGEN-100] Generating core module 'hls_snn_izikevich_urem_7ns_5ns_7_11_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'hls_snn_izikevich_snn_get_synaptic_conductances'.
@I [HLS-111] Elapsed time: 9.691 seconds; current memory usage: 247 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hls_snn_izikevich_snn_process_step' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'hls_snn_izikevich_fadd_32ns_32ns_32_7_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'hls_snn_izikevich_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'hls_snn_izikevich_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'hls_snn_izikevich_snn_process_step'.
@I [HLS-111] Elapsed time: 14.314 seconds; current memory usage: 252 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hls_snn_izikevich_hls_snn_process_step' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'hls_snn_izikevich_hls_snn_process_step'.
@I [HLS-111] Elapsed time: 1.57 seconds; current memory usage: 252 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hls_snn_izikevich_axis_cp_output_to_stream' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'hls_snn_izikevich_axis_cp_output_to_stream'.
@I [HLS-111] Elapsed time: 1.047 seconds; current memory usage: 252 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hls_snn_izikevich' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/state_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/p_input' to 's_axilite & ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/output_indexes' to 's_axilite & ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/input_stream0_V_data' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/input_stream0_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/input_stream1_V_data' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/input_stream1_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/input_stream2_V_data' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/input_stream2_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/input_stream3_V_data' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/input_stream3_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/output_stream_V_data' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'hls_snn_izikevich/output_stream_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'hls_snn_izikevich' to 's_axilite & ap_ctrl_hs'.
@W [RTGEN-101] Register 'output_indexes_mem_0' is power-on initialization.
@W [RTGEN-101] Register 'output_indexes_mem_1' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'hls_snn_izikevich'.
@I [HLS-111] Elapsed time: 0.615 seconds; current memory usage: 252 MB.
@I [RTMG-282] Generating pipelined core: 'hls_snn_izikevich_urem_7ns_5ns_7_11_seq_div'
@I [RTMG-282] Generating pipelined core: 'hls_snn_izikevich_urem_7ns_5ns_7_11_div'
@I [RTMG-278] Implementing memory 'hls_snn_izikevich_snn_get_synaptic_conductances_synapse_fetch_0_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'hls_snn_izikevich_snn_get_synaptic_conductances_synapse_cache_0_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'hls_snn_izikevich_snn_process_step_synapse_s_mem_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'hls_snn_izikevich_hls_snn_process_step_p_mem_V_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'hls_snn_izikevich_neuron_type_mem_V_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'hls_snn_izikevich_v_mem_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'hls_snn_izikevich_u_mem_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'hls_snn_izikevich_firings_mem_V_ram' using block RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'hls_snn_izikevich'.
@I [WVHDL-304] Generating RTL VHDL for 'hls_snn_izikevich'.
@I [WVLOG-307] Generating RTL Verilog for 'hls_snn_izikevich'.
@I [HLS-112] Total elapsed time: 316.643 seconds; peak memory usage: 252 MB.
