

Microchip Technology PIC18 Macro Assembler V1.33 build 59893 
                                                                                                           Fri Oct 02 16:27:43 2015


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.33
     3                           	; Copyright (C) 1984-2014 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; -oScrolling.cof -mScrolling.map --summary=default --output=default \
    11                           	; Scrolling.p1 --chip=18F452 -P --runtime=default --opt=default -N-1 \
    12                           	; -D__DEBUG=1 -g --asmlist --errformat=Error   [%n] %f; %l.%c %s \
    13                           	; --msgformat=Advisory[%n] %s --warnformat=Warning [%n] %f; %l.%c %s
    14                           	;
    15                           
    16                           
    17                           	processor	18F452
    18                           
    19                           	GLOBAL	_main,start
    20                           	FNROOT	_main
    21                           
    22  0000                     
    23                           	psect	config,class=CONFIG,delta=1,noexec
    24                           	psect	idloc,class=IDLOC,delta=1,noexec
    25                           	psect	const,class=CODE,delta=1,reloc=2,noexec
    26                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    27                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    28                           	psect	rbss,class=COMRAM,space=1,noexec
    29                           	psect	bss,class=RAM,space=1,noexec
    30                           	psect	rdata,class=COMRAM,space=1,noexec
    31                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    32                           	psect	bss,class=RAM,space=1,noexec
    33                           	psect	data,class=RAM,space=1,noexec
    34                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    35                           	psect	nvrram,class=COMRAM,space=1,noexec
    36                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    37                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    38                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    39                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    40                           	psect	bigbss,class=BIGRAM,space=1,noexec
    41                           	psect	bigdata,class=BIGRAM,space=1,noexec
    42                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    43                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    44                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    45                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    46                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    47                           
    48                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    49                           	psect	powerup,class=CODE,delta=1,reloc=2
    50                           	psect	intcode,class=CODE,delta=1,reloc=2
    51                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    52                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    53                           	psect	intret,class=CODE,delta=1,reloc=2
    54                           	psect	intentry,class=CODE,delta=1,reloc=2
    55                           
    56                           	psect	intsave_regs,class=BIGRAM,space=1
    57                           	psect	init,class=CODE,delta=1,reloc=2
    58                           	psect	text,class=CODE,delta=1,reloc=2
    59                           GLOBAL	intlevel0,intlevel1,intlevel2
    60                           intlevel0:
    61  00388E                     intlevel1:
    62  00388E                     intlevel2:
    63  00388E                     GLOBAL	intlevel3
    64                           intlevel3:
    65  00388E                     	psect	end_init,class=CODE,delta=1,reloc=2
    66                           	psect	clrtext,class=CODE,delta=1,reloc=2
    67                           
    68                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    69                           	psect	smallconst
    70                           	GLOBAL	__smallconst
    71                           __smallconst:
    72  000000                     	psect	mediumconst
    73                           	GLOBAL	__mediumconst
    74                           __mediumconst:
    75  0079E8                     wreg	EQU	0FE8h
    76  0000                     fsr0l	EQU	0FE9h
    77  0000                     fsr0h	EQU	0FEAh
    78  0000                     fsr1l	EQU	0FE1h
    79  0000                     fsr1h	EQU	0FE2h
    80  0000                     fsr2l	EQU	0FD9h
    81  0000                     fsr2h	EQU	0FDAh
    82  0000                     postinc0	EQU	0FEEh
    83  0000                     postdec0	EQU	0FEDh
    84  0000                     postinc1	EQU	0FE6h
    85  0000                     postdec1	EQU	0FE5h
    86  0000                     postinc2	EQU	0FDEh
    87  0000                     postdec2	EQU	0FDDh
    88  0000                     tblptrl	EQU	0FF6h
    89  0000                     tblptrh	EQU	0FF7h
    90  0000                     tblptru	EQU	0FF8h
    91  0000                     tablat		EQU	0FF5h
    92  0000                     
    93                           	PSECT	ramtop,class=RAM,noexec
    94                           	GLOBAL	__S1			; top of RAM usage
    95                           	GLOBAL	__ramtop
    96                           	GLOBAL	__LRAM,__HRAM
    97                           __ramtop:
    98  000600                     
    99                           	psect	reset_vec
   100                           reset_vec:
   101  000000                     	nop	; NOP for reset vector (precedes GOTO instruction)
   102  000000  F000               	; No powerup routine
   103                           	; No interrupt routine
   104                           	GLOBAL __accesstop
   105                           __accesstop EQU 128
   106  0000                     
   107                           
   108                           	psect	init
   109                           start:
   110  000002                     
   111                           ;Initialize the stack pointer (FSR1)
   112                           	global stacklo, stackhi
   113                           	stacklo	equ	0D0h
   114  0000                     	stackhi	equ	05FFh
   115  0000                     
   116                           
   117                           	psect	stack,class=STACK,space=2,noexec
   118                           	global ___sp,___inthi_sp,___intlo_sp
   119                           ___sp:
   120  000000                     ___inthi_sp:
   121  000000                     ___intlo_sp:
   122  000000                     
   123                           	psect	end_init
   124                           	global start_initialization
   125                           	goto start_initialization	;jump to C runtime clear & initialization
   126  000002  EF48  F01C         
   127                           ; Padding undefined space
   128                           	psect	config,class=CONFIG,delta=1,noexec
   129                           		org 0x0
   130  300000                     		db 0xFF
   131  300000  FF                 
   132                           ; Config register CONFIG1H @ 0x300001
   133                           ;	Oscillator System Clock Switch Enable bit
   134                           ;	OSCS = 0x1, unprogrammed default
   135                           ;	Oscillator Selection bits
   136                           ;	OSC = HS, HS oscillator
   137                           
   138                           	psect	config,class=CONFIG,delta=1,noexec
   139                           		org 0x1
   140  300001                     		db 0x22
   141  300001  22                 
   142                           ; Config register CONFIG2L @ 0x300002
   143                           ;	Power-up Timer Enable bit
   144                           ;	PWRT = OFF, PWRT disabled
   145                           ;	Brown-out Reset Voltage bits
   146                           ;	BORV = 0x3, unprogrammed default
   147                           ;	Brown-out Reset Enable bit
   148                           ;	BOR = OFF, Brown-out Reset disabled
   149                           
   150                           	psect	config,class=CONFIG,delta=1,noexec
   151                           		org 0x2
   152  300002                     		db 0xD
   153  300002  0D                 
   154                           ; Config register CONFIG2H @ 0x300003
   155                           ;	Watchdog Timer Postscale Select bits
   156                           ;	WDTPS = 0x7, unprogrammed default
   157                           ;	Watchdog Timer Enable bit
   158                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   159                           
   160                           	psect	config,class=CONFIG,delta=1,noexec
   161                           		org 0x3
   162  300003                     		db 0xE
   163  300003  0E                 
   164                           ; Config register CONFIG4L @ 0x300006
   165                           ;	Background Debugger Enable bit
   166                           ;	DEBUG = 0x1, unprogrammed default
   167                           ;	Low Voltage ICSP Enable bit
   168                           ;	LVP = OFF, Low Voltage ICSP disabled
   169                           ;	Stack Full/Underflow Reset Enable bit
   170                           ;	STVR = 0x1, unprogrammed default
   171                           
   172                           	psect	config,class=CONFIG,delta=1,noexec
   173                           		org 0x6
   174  300006                     		db 0x81
   175  300006  81                 
   176                           ; Padding undefined space
   177                           	psect	config,class=CONFIG,delta=1,noexec
   178                           		org 0x7
   179  300007                     		db 0xFF
   180  300007  FF                 
   181                           
   182                           psect comram,class=COMRAM,space=1
   183                           psect abs1,class=ABS1,space=1
   184                           psect bigram,class=BIGRAM,space=1
   185                           psect ram,class=RAM,space=1
   186                           psect bank0,class=BANK0,space=1
   187                           psect bank1,class=BANK1,space=1
   188                           psect bank2,class=BANK2,space=1
   189                           psect bank3,class=BANK3,space=1
   190                           psect bank4,class=BANK4,space=1
   191                           psect bank5,class=BANK5,space=1
   192                           psect sfr,class=SFR,space=1
   193                           
   194                           
   195                           	end	start
   196  00388E  FFFF               


Microchip Technology PIC18 Macro Assembler V1.33 build 59893 
Symbol Table                                                                                               Fri Oct 02 16:27:43 2015

                      __S1 00D0                       ___sp 0000                       _main 3A5A  
                     start 0002                      __HRAM 0000                      __LRAM 0001  
             __mediumconst 79E8                     stackhi 0005FF                     stacklo 0000D0  
               __accesstop 000080                 ___inthi_sp 0000                 ___intlo_sp 0000  
                  __ramtop 0600        start_initialization 3890                __smallconst 0000  
                 intlevel0 388E                   intlevel1 388E                   intlevel2 388E  
                 intlevel3 388E                   reset_vec 0000  
