load bm_trivial.so
load d_subckt.so
load v_subckt.so
load d_probe.so
load s_sparam.so
load public lang_verilog.so
load c_vpp.so
load c_hide.so
include ../include/sources.v
verilog
param u=3
hidemodule *

Vdc #(.U(u)) foo1(1,0);
Vdc #(.U(2)) foo2(2,0);

list

spice
.options noinsensitive
.print dc v(nodes) v(foo*.dev)
.dc

.end
