--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml topDesign.twx topDesign.ncd -o topDesign.twr topDesign.pcf
-ucf topDesign.ucf

Design file:              topDesign.ncd
Physical constraint file: topDesign.pcf
Device,package,speed:     xc7z010,clg400,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysClock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sysRst      |    7.026(R)|      SLOW  |   -2.448(R)|      FAST  |clk_to_driver     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock sysConf0
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sysRst      |   -0.596(R)|      FAST  |    5.971(R)|      SLOW  |ro_to_counter     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock sysConf1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sysRst      |   -0.139(R)|      FAST  |    2.866(R)|      SLOW  |ro_to_counter     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysConf0 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
sysout<0>   |        16.921(R)|      SLOW  |         4.628(R)|      FAST  |ro_to_counter     |   0.000|
sysout<1>   |        16.566(R)|      SLOW  |         4.607(R)|      FAST  |ro_to_counter     |   0.000|
sysout<2>   |        17.651(R)|      SLOW  |         4.891(R)|      FAST  |ro_to_counter     |   0.000|
sysout<3>   |        18.193(R)|      SLOW  |         5.043(R)|      FAST  |ro_to_counter     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock sysConf1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
sysout<0>   |        13.816(R)|      SLOW  |         4.171(R)|      FAST  |ro_to_counter     |   0.000|
sysout<1>   |        13.461(R)|      SLOW  |         4.150(R)|      FAST  |ro_to_counter     |   0.000|
sysout<2>   |        14.546(R)|      SLOW  |         4.434(R)|      FAST  |ro_to_counter     |   0.000|
sysout<3>   |        15.088(R)|      SLOW  |         4.586(R)|      FAST  |ro_to_counter     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sysClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClock       |    3.317|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysConf0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClock       |   -1.382|         |         |         |
sysConf0       |    3.879|         |         |         |
sysConf1       |    3.879|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysConf1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClock       |   -1.382|         |         |         |
sysConf0       |    3.879|         |         |         |
sysConf1       |    3.879|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sysSel<0>      |sysout<0>      |    9.638|
sysSel<0>      |sysout<1>      |    9.822|
sysSel<0>      |sysout<2>      |   10.020|
sysSel<0>      |sysout<3>      |   10.792|
sysSel<1>      |sysout<0>      |    9.531|
sysSel<1>      |sysout<1>      |   10.090|
sysSel<1>      |sysout<2>      |   10.792|
sysSel<1>      |sysout<3>      |   10.658|
sysSel<2>      |sysout<0>      |    9.931|
sysSel<2>      |sysout<1>      |    9.769|
sysSel<2>      |sysout<2>      |   10.472|
sysSel<2>      |sysout<3>      |   10.582|
sysSel<3>      |sysout<0>      |    9.524|
sysSel<3>      |sysout<1>      |    9.963|
sysSel<3>      |sysout<2>      |   10.894|
sysSel<3>      |sysout<3>      |   10.586|
---------------+---------------+---------+


Analysis completed Fri Nov 20 15:27:32 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 839 MB



