

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Thu Dec 19 06:28:08 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   23|  67631|   23|  67631|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_updateBuffer_fu_305  |updateBuffer  |    6|  231|    6|  231|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |                                   |   Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |             Loop Name             | min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+
        |- Output_Row                       |   22|  67630| 22 ~ 6763 |          -|          -| 1 ~ 10 |    no    |
        | + Initialize_Buffer_Outer_Loop    |    4|    220|   4 ~ 22  |          -|          -| 1 ~ 10 |    no    |
        |  ++ Initialize_Buffer_Inner_Loop  |    2|     20|          2|          -|          -| 1 ~ 10 |    no    |
        | + Output_Col                      |   15|   6540|  15 ~ 654 |          -|          -| 1 ~ 10 |    no    |
        |  ++ Cal_Outer_Loop                |    6|    420|   6 ~ 42  |          -|          -| 1 ~ 10 |    no    |
        |   +++ Cal_Inner_Loop              |    4|     40|          4|          -|          -| 1 ~ 10 |    no    |
        +-----------------------------------+-----+-------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      3|       0|    894|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      1|     305|    460|
|Memory           |        0|      -|      64|     13|
|Multiplexer      |        -|      -|       -|    269|
|Register         |        -|      -|     993|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1362|   1636|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-----+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+--------------+---------+-------+-----+-----+
    |grp_updateBuffer_fu_305  |updateBuffer  |        0|      1|  305|  460|
    +-------------------------+--------------+---------+-------+-----+-----+
    |Total                    |              |        0|      1|  305|  460|
    +-------------------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |conv2D_mul_mul_8ncud_U10  |conv2D_mul_mul_8ncud  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +----------+---------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------+---------+----+----+------+-----+------+-------------+
    |buffer_U  |conv2D_buffer  |        0|  64|  13|    25|   32|     1|          800|
    +----------+---------------+---------+----+----+------+-----+------+-------------+
    |Total     |               |        0|  64|  13|    25|   32|     1|          800|
    +----------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |tmp_32_i_fu_563_p2         |     *    |      3|  0|  20|          32|          32|
    |i_buffer_fu_405_p2         |     +    |      0|  0|  39|          32|          32|
    |ik_col_2_fu_532_p2         |     +    |      0|  0|  38|          31|           1|
    |ik_col_fu_433_p2           |     +    |      0|  0|  38|          31|           1|
    |ik_row_2_fu_503_p2         |     +    |      0|  0|  38|           1|          31|
    |ik_row_fu_399_p2           |     +    |      0|  0|  38|          31|           1|
    |index_col_out_1_fu_473_p2  |     +    |      0|  0|  38|          31|           1|
    |index_row_out_fu_384_p2    |     +    |      0|  0|  38|           1|          31|
    |next_mul2_fu_483_p2        |     +    |      0|  0|  45|           7|          38|
    |next_mul4_fu_369_p2        |     +    |      0|  0|  45|           7|          38|
    |next_mul_fu_489_p2         |     +    |      0|  0|  39|          32|          32|
    |sum_1_fu_567_p2            |     +    |      0|  0|  39|          32|          32|
    |tmp_16_fu_331_p2           |     +    |      0|  0|  32|           1|          32|
    |tmp_19_i_fu_453_p2         |     +    |      0|  0|  39|           1|          32|
    |tmp_24_fu_572_p1           |     +    |      0|  0|  21|          15|          15|
    |tmp_26_fu_443_p2           |     +    |      0|  0|  21|          15|          15|
    |tmp_28_fu_513_p2           |     +    |      0|  0|  21|          15|          15|
    |tmp_29_fu_553_p2           |     +    |      0|  0|  13|          11|          11|
    |tmp_29_i_fu_538_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_319_p2              |     +    |      0|  0|  32|           1|          32|
    |tmp_17_fu_337_p2           |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_325_p2            |     -    |      0|  0|  32|          32|          32|
    |tmp_17_i_fu_428_p2         |   icmp   |      0|  0|  18|          32|          32|
    |tmp_18_fu_379_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_21_fu_468_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_28_i_fu_527_p2         |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i6_fu_498_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_4_fu_394_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_343_p2            |   icmp   |      0|  0|  18|          32|           1|
    |smax_i_fu_353_p3           |  select  |      0|  0|  31|           1|          31|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      3|  0| 894|         648|         742|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  56|         13|    1|         13|
    |buffer_address0               |  21|          4|    5|         20|
    |buffer_ce0                    |  15|          3|    1|          3|
    |buffer_d0                     |  15|          3|   32|         96|
    |buffer_we0                    |  15|          3|    1|          3|
    |i_buffer_1_i_reg_201          |   9|          2|   32|         64|
    |i_buffer_i_reg_178            |   9|          2|   32|         64|
    |ik_col_i8_reg_294             |   9|          2|   31|         62|
    |ik_col_i_reg_212              |   9|          2|   31|         62|
    |ik_row_i5_reg_248             |   9|          2|   31|         62|
    |ik_row_i_reg_190              |   9|          2|   31|         62|
    |in_data_address0              |  15|          3|   14|         42|
    |in_data_ce0                   |  15|          3|    1|          3|
    |index_col_out_reg_223         |   9|          2|   31|         62|
    |index_row_out_assign_reg_155  |   9|          2|   31|         62|
    |phi_mul1_reg_271              |   9|          2|   38|         76|
    |phi_mul3_reg_167              |   9|          2|   38|         76|
    |phi_mul_reg_259               |   9|          2|   32|         64|
    |sum_1_i_reg_282               |   9|          2|   32|         64|
    |sum_reg_235                   |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 269|         58|  477|       1024|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  12|   0|   12|          0|
    |buffer_load_reg_716                   |  32|   0|   32|          0|
    |grp_updateBuffer_fu_305_ap_start_reg  |   1|   0|    1|          0|
    |i_buffer_1_i_reg_201                  |  32|   0|   32|          0|
    |i_buffer_i_reg_178                    |  32|   0|   32|          0|
    |i_buffer_reg_639                      |  32|   0|   32|          0|
    |ik_col_2_reg_701                      |  31|   0|   31|          0|
    |ik_col_i8_reg_294                     |  31|   0|   31|          0|
    |ik_col_i_reg_212                      |  31|   0|   31|          0|
    |ik_col_reg_652                        |  31|   0|   31|          0|
    |ik_row_2_reg_693                      |  31|   0|   31|          0|
    |ik_row_i5_reg_248                     |  31|   0|   31|          0|
    |ik_row_i_reg_190                      |  31|   0|   31|          0|
    |ik_row_reg_634                        |  31|   0|   31|          0|
    |index_col_out_1_reg_670               |  31|   0|   31|          0|
    |index_col_out_reg_223                 |  31|   0|   31|          0|
    |index_row_out_assign_reg_155          |  31|   0|   31|          0|
    |index_row_out_reg_626                 |  31|   0|   31|          0|
    |kernel_load_reg_721                   |  32|   0|   32|          0|
    |next_mul2_reg_680                     |  38|   0|   38|          0|
    |next_mul4_reg_618                     |  38|   0|   38|          0|
    |next_mul_reg_685                      |  32|   0|   32|          0|
    |phi_mul1_reg_271                      |  38|   0|   38|          0|
    |phi_mul3_reg_167                      |  38|   0|   38|          0|
    |phi_mul_reg_259                       |  32|   0|   32|          0|
    |smax_i_cast_reg_608                   |  31|   0|   32|          1|
    |sum_1_i_reg_282                       |  32|   0|   32|          0|
    |sum_reg_235                           |  32|   0|   32|          0|
    |tmp_17_reg_603                        |  32|   0|   32|          0|
    |tmp_23_reg_613                        |  15|   0|   15|          0|
    |tmp_24_reg_644                        |  15|   0|   15|          0|
    |tmp_32_i_reg_726                      |  32|   0|   32|          0|
    |tmp_32_reg_675                        |  11|   0|   11|          0|
    |tmp_s_reg_598                         |  32|   0|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 993|   0|  994|          1|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      conv2D     | return value |
|in_data_address0   | out |   14|  ap_memory |     in_data     |     array    |
|in_data_ce0        | out |    1|  ap_memory |     in_data     |     array    |
|in_data_q0         |  in |   32|  ap_memory |     in_data     |     array    |
|out_data_address0  | out |   14|  ap_memory |     out_data    |     array    |
|out_data_ce0       | out |    1|  ap_memory |     out_data    |     array    |
|out_data_we0       | out |    1|  ap_memory |     out_data    |     array    |
|out_data_d0        | out |   32|  ap_memory |     out_data    |     array    |
|row_in             |  in |   32|   ap_none  |      row_in     |    scalar    |
|col_in             |  in |   32|   ap_none  |      col_in     |    scalar    |
|kernel_address0    | out |   10|  ap_memory |      kernel     |     array    |
|kernel_ce0         | out |    1|  ap_memory |      kernel     |     array    |
|kernel_q0          |  in |   32|  ap_memory |      kernel     |     array    |
|kernel_size_row    |  in |   32|   ap_none  | kernel_size_row |    scalar    |
|kernel_size_col    |  in |   32|   ap_none  | kernel_size_col |    scalar    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_18)
3 --> 
	4  / (tmp_i_4)
	6  / (!tmp_i_4)
4 --> 
	5  / (tmp_17_i)
	3  / (!tmp_17_i)
5 --> 
	4  / true
6 --> 
	7  / (tmp_21)
	2  / (!tmp_21)
7 --> 
	12  / (!tmp_i6)
	8  / (tmp_i6)
8 --> 
	9  / (tmp_28_i)
	7  / (!tmp_28_i)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true
12 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %in_data) nounwind, !map !23"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %out_data) nounwind, !map !29"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %row_in) nounwind, !map !33"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %col_in) nounwind, !map !39"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %kernel) nounwind, !map !43"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernel_size_row) nounwind, !map !49"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %kernel_size_col) nounwind, !map !53"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2D_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_size_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_col) nounwind"   --->   Operation 21 'read' 'kernel_size_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_size_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_row) nounwind"   --->   Operation 22 'read' 'kernel_size_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_in) nounwind"   --->   Operation 23 'read' 'col_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%row_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row_in) nounwind"   --->   Operation 24 'read' 'row_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%buffer = alloca [25 x i32], align 16" [conv2D.c:87]   --->   Operation 25 'alloca' 'buffer' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 1, %row_in_read" [conv2D.c:90]   --->   Operation 26 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_s = sub i32 %tmp, %kernel_size_row_read" [conv2D.c:90]   --->   Operation 27 'sub' 'tmp_s' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_16 = add i32 1, %col_in_read" [conv2D.c:97]   --->   Operation 28 'add' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_17 = sub i32 %tmp_16, %kernel_size_col_read" [conv2D.c:97]   --->   Operation 29 'sub' 'tmp_17' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (2.47ns)   --->   "%tmp_i = icmp sgt i32 %kernel_size_col_read, 0"   --->   Operation 30 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %kernel_size_col_read to i31"   --->   Operation 31 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%smax_i = select i1 %tmp_i, i31 %tmp_20, i31 0"   --->   Operation 32 'select' 'smax_i' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%smax_i_cast = zext i31 %smax_i to i32"   --->   Operation 33 'zext' 'smax_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [conv2D.c:90]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%index_row_out_assign = phi i31 [ 0, %0 ], [ %index_row_out, %14 ]"   --->   Operation 35 'phi' 'index_row_out_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i38 [ 0, %0 ], [ %next_mul4, %14 ]"   --->   Operation 36 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i38 %phi_mul3 to i15"   --->   Operation 37 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.79ns)   --->   "%next_mul4 = add i38 100, %phi_mul3"   --->   Operation 38 'add' 'next_mul4' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%index_row_out_assign_1 = zext i31 %index_row_out_assign to i32" [conv2D.c:90]   --->   Operation 39 'zext' 'index_row_out_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.47ns)   --->   "%tmp_18 = icmp slt i32 %index_row_out_assign_1, %tmp_s" [conv2D.c:90]   --->   Operation 40 'icmp' 'tmp_18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.52ns)   --->   "%index_row_out = add i31 1, %index_row_out_assign" [conv2D.c:90]   --->   Operation 41 'add' 'index_row_out' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %2, label %15" [conv2D.c:90]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [conv2D.c:90]   --->   Operation 43 'specloopname' <Predicate = (tmp_18)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7) nounwind" [conv2D.c:90]   --->   Operation 44 'specregionbegin' 'tmp_19' <Predicate = (tmp_18)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:91]   --->   Operation 45 'speclooptripcount' <Predicate = (tmp_18)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.76ns)   --->   "br label %3" [conv2D.c:15->conv2D.c:94]   --->   Operation 46 'br' <Predicate = (tmp_18)> <Delay = 1.76>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:110]   --->   Operation 47 'ret' <Predicate = (!tmp_18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.32>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%i_buffer_i = phi i32 [ 0, %2 ], [ %i_buffer, %7 ]"   --->   Operation 48 'phi' 'i_buffer_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ik_row_i = phi i31 [ 0, %2 ], [ %ik_row, %7 ]"   --->   Operation 49 'phi' 'ik_row_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ik_row_i_cast = zext i31 %ik_row_i to i32" [conv2D.c:15->conv2D.c:94]   --->   Operation 50 'zext' 'ik_row_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.47ns)   --->   "%tmp_i_4 = icmp slt i32 %ik_row_i_cast, %kernel_size_row_read" [conv2D.c:15->conv2D.c:94]   --->   Operation 51 'icmp' 'tmp_i_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.52ns)   --->   "%ik_row = add i31 %ik_row_i, 1" [conv2D.c:15->conv2D.c:94]   --->   Operation 52 'add' 'ik_row' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_i_4, label %4, label %initializeBuffer.exit.preheader" [conv2D.c:15->conv2D.c:94]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str) nounwind" [conv2D.c:15->conv2D.c:94]   --->   Operation 54 'specloopname' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_21_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str) nounwind" [conv2D.c:15->conv2D.c:94]   --->   Operation 55 'specregionbegin' 'tmp_21_i' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:16->conv2D.c:94]   --->   Operation 56 'speclooptripcount' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.55ns)   --->   "%i_buffer = add i32 %i_buffer_i, %smax_i_cast" [conv2D.c:20->conv2D.c:94]   --->   Operation 57 'add' 'i_buffer' <Predicate = (tmp_i_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i31 %ik_row_i to i15" [conv2D.c:20->conv2D.c:94]   --->   Operation 58 'trunc' 'tmp_25' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i31 %index_row_out_assign to i15" [conv2D.c:20->conv2D.c:94]   --->   Operation 59 'trunc' 'tmp_27' <Predicate = (tmp_i_4)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.94ns)   --->   "%tmp_30 = add i15 %tmp_27, %tmp_25" [conv2D.c:20->conv2D.c:94]   --->   Operation 60 'add' 'tmp_30' <Predicate = (tmp_i_4)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_24 = mul i15 100, %tmp_30" [conv2D.c:20->conv2D.c:94]   --->   Operation 61 'mul' 'tmp_24' <Predicate = (tmp_i_4)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %5" [conv2D.c:18->conv2D.c:94]   --->   Operation 62 'br' <Predicate = (tmp_i_4)> <Delay = 1.76>
ST_3 : Operation 63 [1/1] (1.76ns)   --->   "br label %initializeBuffer.exit" [conv2D.c:97]   --->   Operation 63 'br' <Predicate = (!tmp_i_4)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%i_buffer_1_i = phi i32 [ %i_buffer_i, %4 ], [ %tmp_19_i, %6 ]" [conv2D.c:20->conv2D.c:94]   --->   Operation 64 'phi' 'i_buffer_1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%ik_col_i = phi i31 [ 0, %4 ], [ %ik_col, %6 ]"   --->   Operation 65 'phi' 'ik_col_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%ik_col_i_cast = zext i31 %ik_col_i to i32" [conv2D.c:18->conv2D.c:94]   --->   Operation 66 'zext' 'ik_col_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.47ns)   --->   "%tmp_17_i = icmp slt i32 %ik_col_i_cast, %kernel_size_col_read" [conv2D.c:18->conv2D.c:94]   --->   Operation 67 'icmp' 'tmp_17_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (2.52ns)   --->   "%ik_col = add i31 %ik_col_i, 1" [conv2D.c:18->conv2D.c:94]   --->   Operation 68 'add' 'ik_col' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_17_i, label %6, label %7" [conv2D.c:18->conv2D.c:94]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i31 %ik_col_i to i15" [conv2D.c:20->conv2D.c:94]   --->   Operation 70 'trunc' 'tmp_31' <Predicate = (tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.94ns)   --->   "%tmp_26 = add i15 %tmp_24, %tmp_31" [conv2D.c:20->conv2D.c:94]   --->   Operation 71 'add' 'tmp_26' <Predicate = (tmp_17_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i15 %tmp_26 to i64" [conv2D.c:20->conv2D.c:94]   --->   Operation 72 'sext' 'tmp_26_cast' <Predicate = (tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr [10000 x i32]* %in_data, i64 0, i64 %tmp_26_cast" [conv2D.c:20->conv2D.c:94]   --->   Operation 73 'getelementptr' 'in_data_addr' <Predicate = (tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:20->conv2D.c:94]   --->   Operation 74 'load' 'in_data_load' <Predicate = (tmp_17_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str, i32 %tmp_21_i) nounwind" [conv2D.c:22->conv2D.c:94]   --->   Operation 75 'specregionend' 'empty_5' <Predicate = (!tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %3" [conv2D.c:15->conv2D.c:94]   --->   Operation 76 'br' <Predicate = (!tmp_17_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str2) nounwind" [conv2D.c:18->conv2D.c:94]   --->   Operation 77 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_22_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str2) nounwind" [conv2D.c:18->conv2D.c:94]   --->   Operation 78 'specregionbegin' 'tmp_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:19->conv2D.c:94]   --->   Operation 79 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:20->conv2D.c:94]   --->   Operation 80 'load' 'in_data_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 81 [1/1] (2.55ns)   --->   "%tmp_19_i = add nsw i32 1, %i_buffer_1_i" [conv2D.c:20->conv2D.c:94]   --->   Operation 81 'add' 'tmp_19_i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_20_i = sext i32 %i_buffer_1_i to i64" [conv2D.c:20->conv2D.c:94]   --->   Operation 82 'sext' 'tmp_20_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [25 x i32]* %buffer, i64 0, i64 %tmp_20_i" [conv2D.c:20->conv2D.c:94]   --->   Operation 83 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (2.32ns)   --->   "store i32 %in_data_load, i32* %buffer_addr, align 4" [conv2D.c:20->conv2D.c:94]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str2, i32 %tmp_22_i) nounwind" [conv2D.c:21->conv2D.c:94]   --->   Operation 85 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br label %5" [conv2D.c:18->conv2D.c:94]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.52>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%index_col_out = phi i31 [ %index_col_out_1, %calculateConvolution.exit ], [ 0, %initializeBuffer.exit.preheader ]"   --->   Operation 87 'phi' 'index_col_out' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%index_col_out_cast = zext i31 %index_col_out to i32" [conv2D.c:97]   --->   Operation 88 'zext' 'index_col_out_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (2.47ns)   --->   "%tmp_21 = icmp slt i32 %index_col_out_cast, %tmp_17" [conv2D.c:97]   --->   Operation 89 'icmp' 'tmp_21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (2.52ns)   --->   "%index_col_out_1 = add i31 %index_col_out, 1" [conv2D.c:97]   --->   Operation 90 'add' 'index_col_out_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %8, label %14" [conv2D.c:97]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [conv2D.c:97]   --->   Operation 92 'specloopname' <Predicate = (tmp_21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8) nounwind" [conv2D.c:97]   --->   Operation 93 'specregionbegin' 'tmp_22' <Predicate = (tmp_21)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:98]   --->   Operation 94 'speclooptripcount' <Predicate = (tmp_21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.76ns)   --->   "br label %9" [conv2D.c:36->conv2D.c:101]   --->   Operation 95 'br' <Predicate = (tmp_21)> <Delay = 1.76>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_19) nounwind" [conv2D.c:109]   --->   Operation 96 'specregionend' 'empty_9' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br label %1" [conv2D.c:90]   --->   Operation 97 'br' <Predicate = (!tmp_21)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 5.19>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sum = phi i32 [ 0, %8 ], [ %sum_1_i, %13 ]" [conv2D.c:41->conv2D.c:101]   --->   Operation 98 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%ik_row_i5 = phi i31 [ 0, %8 ], [ %ik_row_2, %13 ]"   --->   Operation 99 'phi' 'ik_row_i5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %8 ], [ %next_mul, %13 ]"   --->   Operation 100 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i38 [ 0, %8 ], [ %next_mul2, %13 ]"   --->   Operation 101 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i38 %phi_mul1 to i11"   --->   Operation 102 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (2.79ns)   --->   "%next_mul2 = add i38 100, %phi_mul1"   --->   Operation 103 'add' 'next_mul2' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %kernel_size_col_read"   --->   Operation 104 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%ik_row_i5_cast = zext i31 %ik_row_i5 to i32" [conv2D.c:36->conv2D.c:101]   --->   Operation 105 'zext' 'ik_row_i5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.47ns)   --->   "%tmp_i6 = icmp slt i32 %ik_row_i5_cast, %kernel_size_row_read" [conv2D.c:36->conv2D.c:101]   --->   Operation 106 'icmp' 'tmp_i6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (2.52ns)   --->   "%ik_row_2 = add i31 1, %ik_row_i5" [conv2D.c:36->conv2D.c:101]   --->   Operation 107 'add' 'ik_row_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_i6, label %10, label %calculateConvolution.exit" [conv2D.c:36->conv2D.c:101]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [conv2D.c:36->conv2D.c:101]   --->   Operation 109 'specloopname' <Predicate = (tmp_i6)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_33_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3) nounwind" [conv2D.c:36->conv2D.c:101]   --->   Operation 110 'specregionbegin' 'tmp_33_i' <Predicate = (tmp_i6)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:37->conv2D.c:101]   --->   Operation 111 'speclooptripcount' <Predicate = (tmp_i6)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.76ns)   --->   "br label %11" [conv2D.c:39->conv2D.c:101]   --->   Operation 112 'br' <Predicate = (tmp_i6)> <Delay = 1.76>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i31 %index_col_out to i15" [conv2D.c:104]   --->   Operation 113 'trunc' 'tmp_33' <Predicate = (!tmp_i6)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.94ns)   --->   "%tmp_28 = add i15 %tmp_23, %tmp_33" [conv2D.c:104]   --->   Operation 114 'add' 'tmp_28' <Predicate = (!tmp_i6)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i15 %tmp_28 to i64" [conv2D.c:104]   --->   Operation 115 'zext' 'tmp_28_cast' <Predicate = (!tmp_i6)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%out_data_addr = getelementptr [10000 x i32]* %out_data, i64 0, i64 %tmp_28_cast" [conv2D.c:104]   --->   Operation 116 'getelementptr' 'out_data_addr' <Predicate = (!tmp_i6)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (3.25ns)   --->   "store i32 %sum, i32* %out_data_addr, align 4" [conv2D.c:104]   --->   Operation 117 'store' <Predicate = (!tmp_i6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 118 [2/2] (5.02ns)   --->   "call fastcc void @updateBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out_assign, i31 %index_col_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 118 'call' <Predicate = (!tmp_i6)> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 4.89>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%sum_1_i = phi i32 [ %sum, %10 ], [ %sum_1, %12 ]"   --->   Operation 119 'phi' 'sum_1_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%ik_col_i8 = phi i31 [ 0, %10 ], [ %ik_col_2, %12 ]"   --->   Operation 120 'phi' 'ik_col_i8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%ik_col_i8_cast = zext i31 %ik_col_i8 to i32" [conv2D.c:39->conv2D.c:101]   --->   Operation 121 'zext' 'ik_col_i8_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (2.47ns)   --->   "%tmp_28_i = icmp slt i32 %ik_col_i8_cast, %kernel_size_col_read" [conv2D.c:39->conv2D.c:101]   --->   Operation 122 'icmp' 'tmp_28_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (2.52ns)   --->   "%ik_col_2 = add i31 %ik_col_i8, 1" [conv2D.c:39->conv2D.c:101]   --->   Operation 123 'add' 'ik_col_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_28_i, label %12, label %13" [conv2D.c:39->conv2D.c:101]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (2.55ns)   --->   "%tmp_29_i = add nsw i32 %ik_col_i8_cast, %phi_mul" [conv2D.c:41->conv2D.c:101]   --->   Operation 125 'add' 'tmp_29_i' <Predicate = (tmp_28_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_30_i = sext i32 %tmp_29_i to i64" [conv2D.c:41->conv2D.c:101]   --->   Operation 126 'sext' 'tmp_30_i' <Predicate = (tmp_28_i)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%buffer_addr_3 = getelementptr [25 x i32]* %buffer, i64 0, i64 %tmp_30_i" [conv2D.c:41->conv2D.c:101]   --->   Operation 127 'getelementptr' 'buffer_addr_3' <Predicate = (tmp_28_i)> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (2.32ns)   --->   "%buffer_load = load i32* %buffer_addr_3, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 128 'load' 'buffer_load' <Predicate = (tmp_28_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i31 %ik_col_i8 to i11" [conv2D.c:41->conv2D.c:101]   --->   Operation 129 'trunc' 'tmp_34' <Predicate = (tmp_28_i)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (1.63ns)   --->   "%tmp_29 = add i11 %tmp_32, %tmp_34" [conv2D.c:41->conv2D.c:101]   --->   Operation 130 'add' 'tmp_29' <Predicate = (tmp_28_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i11 %tmp_29 to i64" [conv2D.c:41->conv2D.c:101]   --->   Operation 131 'zext' 'tmp_29_cast' <Predicate = (tmp_28_i)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [1000 x i32]* %kernel, i64 0, i64 %tmp_29_cast" [conv2D.c:41->conv2D.c:101]   --->   Operation 132 'getelementptr' 'kernel_addr' <Predicate = (tmp_28_i)> <Delay = 0.00>
ST_8 : Operation 133 [2/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 133 'load' 'kernel_load' <Predicate = (tmp_28_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_33_i) nounwind" [conv2D.c:43->conv2D.c:101]   --->   Operation 134 'specregionend' 'empty_7' <Predicate = (!tmp_28_i)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "br label %9" [conv2D.c:36->conv2D.c:101]   --->   Operation 135 'br' <Predicate = (!tmp_28_i)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 136 [1/2] (2.32ns)   --->   "%buffer_load = load i32* %buffer_addr_3, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 136 'load' 'buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 137 [1/2] (3.25ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:41->conv2D.c:101]   --->   Operation 137 'load' 'kernel_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 10 <SV = 7> <Delay = 8.51>
ST_10 : Operation 138 [1/1] (8.51ns)   --->   "%tmp_32_i = mul nsw i32 %kernel_load, %buffer_load" [conv2D.c:41->conv2D.c:101]   --->   Operation 138 'mul' 'tmp_32_i' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 2.55>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [conv2D.c:39->conv2D.c:101]   --->   Operation 139 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_34_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4) nounwind" [conv2D.c:39->conv2D.c:101]   --->   Operation 140 'specregionbegin' 'tmp_34_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:40->conv2D.c:101]   --->   Operation 141 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (2.55ns)   --->   "%sum_1 = add nsw i32 %sum_1_i, %tmp_32_i" [conv2D.c:41->conv2D.c:101]   --->   Operation 142 'add' 'sum_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_34_i) nounwind" [conv2D.c:42->conv2D.c:101]   --->   Operation 143 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "br label %11" [conv2D.c:39->conv2D.c:101]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 145 [1/2] (0.00ns)   --->   "call fastcc void @updateBuffer([25 x i32]* %buffer, [10000 x i32]* %in_data, i31 %index_row_out_assign, i31 %index_col_out, i32 %kernel_size_row_read, i32 %kernel_size_col_read, i32 %col_in_read) nounwind" [conv2D.c:107]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_22) nounwind" [conv2D.c:108]   --->   Operation 146 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "br label %initializeBuffer.exit" [conv2D.c:97]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_size_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_size_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_13            (specbitsmap      ) [ 0000000000000]
StgValue_14            (specbitsmap      ) [ 0000000000000]
StgValue_15            (specbitsmap      ) [ 0000000000000]
StgValue_16            (specbitsmap      ) [ 0000000000000]
StgValue_17            (specbitsmap      ) [ 0000000000000]
StgValue_18            (specbitsmap      ) [ 0000000000000]
StgValue_19            (specbitsmap      ) [ 0000000000000]
StgValue_20            (spectopmodule    ) [ 0000000000000]
kernel_size_col_read   (read             ) [ 0011111111111]
kernel_size_row_read   (read             ) [ 0011111111111]
col_in_read            (read             ) [ 0011111111111]
row_in_read            (read             ) [ 0000000000000]
buffer                 (alloca           ) [ 0011111111111]
tmp                    (add              ) [ 0000000000000]
tmp_s                  (sub              ) [ 0011111111111]
tmp_16                 (add              ) [ 0000000000000]
tmp_17                 (sub              ) [ 0011111111111]
tmp_i                  (icmp             ) [ 0000000000000]
tmp_20                 (trunc            ) [ 0000000000000]
smax_i                 (select           ) [ 0000000000000]
smax_i_cast            (zext             ) [ 0011111111111]
StgValue_34            (br               ) [ 0111111111111]
index_row_out_assign   (phi              ) [ 0011110111111]
phi_mul3               (phi              ) [ 0010000000000]
tmp_23                 (trunc            ) [ 0001111111111]
next_mul4              (add              ) [ 0111111111111]
index_row_out_assign_1 (zext             ) [ 0000000000000]
tmp_18                 (icmp             ) [ 0011111111111]
index_row_out          (add              ) [ 0111111111111]
StgValue_42            (br               ) [ 0000000000000]
StgValue_43            (specloopname     ) [ 0000000000000]
tmp_19                 (specregionbegin  ) [ 0001111111111]
StgValue_45            (speclooptripcount) [ 0000000000000]
StgValue_46            (br               ) [ 0011111111111]
StgValue_47            (ret              ) [ 0000000000000]
i_buffer_i             (phi              ) [ 0001110000000]
ik_row_i               (phi              ) [ 0001000000000]
ik_row_i_cast          (zext             ) [ 0000000000000]
tmp_i_4                (icmp             ) [ 0011111111111]
ik_row                 (add              ) [ 0011111111111]
StgValue_53            (br               ) [ 0000000000000]
StgValue_54            (specloopname     ) [ 0000000000000]
tmp_21_i               (specregionbegin  ) [ 0000110000000]
StgValue_56            (speclooptripcount) [ 0000000000000]
i_buffer               (add              ) [ 0011111111111]
tmp_25                 (trunc            ) [ 0000000000000]
tmp_27                 (trunc            ) [ 0000000000000]
tmp_30                 (add              ) [ 0000000000000]
tmp_24                 (mul              ) [ 0000110000000]
StgValue_62            (br               ) [ 0011111111111]
StgValue_63            (br               ) [ 0011111111111]
i_buffer_1_i           (phi              ) [ 0000110000000]
ik_col_i               (phi              ) [ 0000100000000]
ik_col_i_cast          (zext             ) [ 0000000000000]
tmp_17_i               (icmp             ) [ 0011111111111]
ik_col                 (add              ) [ 0011111111111]
StgValue_69            (br               ) [ 0000000000000]
tmp_31                 (trunc            ) [ 0000000000000]
tmp_26                 (add              ) [ 0000000000000]
tmp_26_cast            (sext             ) [ 0000000000000]
in_data_addr           (getelementptr    ) [ 0000010000000]
empty_5                (specregionend    ) [ 0000000000000]
StgValue_76            (br               ) [ 0011111111111]
StgValue_77            (specloopname     ) [ 0000000000000]
tmp_22_i               (specregionbegin  ) [ 0000000000000]
StgValue_79            (speclooptripcount) [ 0000000000000]
in_data_load           (load             ) [ 0000000000000]
tmp_19_i               (add              ) [ 0011111111111]
tmp_20_i               (sext             ) [ 0000000000000]
buffer_addr            (getelementptr    ) [ 0000000000000]
StgValue_84            (store            ) [ 0000000000000]
empty                  (specregionend    ) [ 0000000000000]
StgValue_86            (br               ) [ 0011111111111]
index_col_out          (phi              ) [ 0000001111111]
index_col_out_cast     (zext             ) [ 0000000000000]
tmp_21                 (icmp             ) [ 0011111111111]
index_col_out_1        (add              ) [ 0011111111111]
StgValue_91            (br               ) [ 0000000000000]
StgValue_92            (specloopname     ) [ 0000000000000]
tmp_22                 (specregionbegin  ) [ 0000000111111]
StgValue_94            (speclooptripcount) [ 0000000000000]
StgValue_95            (br               ) [ 0011111111111]
empty_9                (specregionend    ) [ 0000000000000]
StgValue_97            (br               ) [ 0111111111111]
sum                    (phi              ) [ 0000000111110]
ik_row_i5              (phi              ) [ 0000000100000]
phi_mul                (phi              ) [ 0000000111110]
phi_mul1               (phi              ) [ 0000000100000]
tmp_32                 (trunc            ) [ 0000000011110]
next_mul2              (add              ) [ 0011111111111]
next_mul               (add              ) [ 0011111111111]
ik_row_i5_cast         (zext             ) [ 0000000000000]
tmp_i6                 (icmp             ) [ 0011111111111]
ik_row_2               (add              ) [ 0011111111111]
StgValue_108           (br               ) [ 0000000000000]
StgValue_109           (specloopname     ) [ 0000000000000]
tmp_33_i               (specregionbegin  ) [ 0000000011110]
StgValue_111           (speclooptripcount) [ 0000000000000]
StgValue_112           (br               ) [ 0011111111111]
tmp_33                 (trunc            ) [ 0000000000000]
tmp_28                 (add              ) [ 0000000000000]
tmp_28_cast            (zext             ) [ 0000000000000]
out_data_addr          (getelementptr    ) [ 0000000000000]
StgValue_117           (store            ) [ 0000000000000]
sum_1_i                (phi              ) [ 0011111111111]
ik_col_i8              (phi              ) [ 0000000010000]
ik_col_i8_cast         (zext             ) [ 0000000000000]
tmp_28_i               (icmp             ) [ 0011111111111]
ik_col_2               (add              ) [ 0011111111111]
StgValue_124           (br               ) [ 0000000000000]
tmp_29_i               (add              ) [ 0000000000000]
tmp_30_i               (sext             ) [ 0000000000000]
buffer_addr_3          (getelementptr    ) [ 0000000001000]
tmp_34                 (trunc            ) [ 0000000000000]
tmp_29                 (add              ) [ 0000000000000]
tmp_29_cast            (zext             ) [ 0000000000000]
kernel_addr            (getelementptr    ) [ 0000000001000]
empty_7                (specregionend    ) [ 0000000000000]
StgValue_135           (br               ) [ 0011111111111]
buffer_load            (load             ) [ 0000000000100]
kernel_load            (load             ) [ 0000000000100]
tmp_32_i               (mul              ) [ 0000000000010]
StgValue_139           (specloopname     ) [ 0000000000000]
tmp_34_i               (specregionbegin  ) [ 0000000000000]
StgValue_141           (speclooptripcount) [ 0000000000000]
sum_1                  (add              ) [ 0011111111111]
empty_6                (specregionend    ) [ 0000000000000]
StgValue_144           (br               ) [ 0011111111111]
StgValue_145           (call             ) [ 0000000000000]
empty_8                (specregionend    ) [ 0000000000000]
StgValue_147           (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_size_row">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_row"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_size_col">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_col"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2D_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="updateBuffer"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="buffer_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="kernel_size_col_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_col_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="kernel_size_row_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_row_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="col_in_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_in_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="row_in_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_in_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_data_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="15" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_addr/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_load/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buffer_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_84/5 buffer_load/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_data_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="15" slack="0"/>
<pin id="126" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_addr/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="StgValue_117_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="14" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buffer_addr_3_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_3/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="kernel_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="11" slack="0"/>
<pin id="146" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/8 "/>
</bind>
</comp>

<comp id="155" class="1005" name="index_row_out_assign_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="1"/>
<pin id="157" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="index_row_out_assign (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="index_row_out_assign_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="31" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_row_out_assign/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="phi_mul3_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="38" slack="1"/>
<pin id="169" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="phi_mul3_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="38" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_buffer_i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_buffer_i (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_buffer_i_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_buffer_i/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="ik_row_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="31" slack="1"/>
<pin id="192" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ik_row_i (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="ik_row_i_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="31" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ik_row_i/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="i_buffer_1_i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_buffer_1_i (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_buffer_1_i_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_buffer_1_i/4 "/>
</bind>
</comp>

<comp id="212" class="1005" name="ik_col_i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="1"/>
<pin id="214" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ik_col_i (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="ik_col_i_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="31" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ik_col_i/4 "/>
</bind>
</comp>

<comp id="223" class="1005" name="index_col_out_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="31" slack="1"/>
<pin id="225" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="index_col_out (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="index_col_out_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_col_out/6 "/>
</bind>
</comp>

<comp id="235" class="1005" name="sum_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="sum_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/7 "/>
</bind>
</comp>

<comp id="248" class="1005" name="ik_row_i5_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="1"/>
<pin id="250" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ik_row_i5 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="ik_row_i5_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="31" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ik_row_i5/7 "/>
</bind>
</comp>

<comp id="259" class="1005" name="phi_mul_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="phi_mul_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/7 "/>
</bind>
</comp>

<comp id="271" class="1005" name="phi_mul1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="38" slack="1"/>
<pin id="273" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="phi_mul1_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="38" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/7 "/>
</bind>
</comp>

<comp id="282" class="1005" name="sum_1_i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_i (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="sum_1_i_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1_i/8 "/>
</bind>
</comp>

<comp id="294" class="1005" name="ik_col_i8_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="1"/>
<pin id="296" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ik_col_i8 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="ik_col_i8_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="31" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ik_col_i8/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_updateBuffer_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="0" index="3" bw="31" slack="3"/>
<pin id="310" dir="0" index="4" bw="31" slack="1"/>
<pin id="311" dir="0" index="5" bw="32" slack="4"/>
<pin id="312" dir="0" index="6" bw="32" slack="4"/>
<pin id="313" dir="0" index="7" bw="32" slack="4"/>
<pin id="314" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_118/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_16_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_17_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_i_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_20_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="smax_i_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="31" slack="0"/>
<pin id="356" dir="0" index="2" bw="31" slack="0"/>
<pin id="357" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax_i/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="smax_i_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_i_cast/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_23_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="38" slack="0"/>
<pin id="367" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="next_mul4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="38" slack="0"/>
<pin id="372" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="index_row_out_assign_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="31" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_row_out_assign_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_18_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="index_row_out_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="31" slack="0"/>
<pin id="387" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_row_out/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="ik_row_i_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="31" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ik_row_i_cast/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_i_4_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="2"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_4/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="ik_row_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="31" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ik_row/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="i_buffer_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="31" slack="2"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_buffer/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_25_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="31" slack="0"/>
<pin id="412" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_27_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="31" slack="1"/>
<pin id="416" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_30_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="15" slack="0"/>
<pin id="420" dir="0" index="1" bw="15" slack="0"/>
<pin id="421" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="ik_col_i_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ik_col_i_cast/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_17_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="3"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_i/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="ik_col_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ik_col/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_31_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="0"/>
<pin id="441" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_26_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="1"/>
<pin id="445" dir="0" index="1" bw="15" slack="0"/>
<pin id="446" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_26_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_19_i_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="1"/>
<pin id="456" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19_i/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_20_i_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_i/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="index_col_out_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_col_out_cast/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_21_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="3"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="index_col_out_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="31" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_col_out_1/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_32_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="38" slack="0"/>
<pin id="481" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="next_mul2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="38" slack="0"/>
<pin id="486" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="next_mul_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="4"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="ik_row_i5_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="31" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ik_row_i5_cast/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_i6_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="4"/>
<pin id="501" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i6/7 "/>
</bind>
</comp>

<comp id="503" class="1004" name="ik_row_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="31" slack="0"/>
<pin id="506" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ik_row_2/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_33_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="31" slack="1"/>
<pin id="511" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_28_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="15" slack="3"/>
<pin id="515" dir="0" index="1" bw="15" slack="0"/>
<pin id="516" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_28_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="15" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="ik_col_i8_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="31" slack="0"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ik_col_i8_cast/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_28_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="5"/>
<pin id="530" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28_i/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="ik_col_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="31" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ik_col_2/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_29_i_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="31" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="1"/>
<pin id="541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29_i/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_30_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_i/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_34_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="31" slack="0"/>
<pin id="551" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_29_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="11" slack="1"/>
<pin id="555" dir="0" index="1" bw="11" slack="0"/>
<pin id="556" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_29_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="11" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_32_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="0" index="1" bw="32" slack="1"/>
<pin id="566" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_32_i/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sum_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="3"/>
<pin id="569" dir="0" index="1" bw="32" slack="1"/>
<pin id="570" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/11 "/>
</bind>
</comp>

<comp id="572" class="1007" name="tmp_24_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="15" slack="0"/>
<pin id="574" dir="0" index="1" bw="15" slack="0"/>
<pin id="575" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="578" class="1005" name="kernel_size_col_read_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="3"/>
<pin id="580" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernel_size_col_read "/>
</bind>
</comp>

<comp id="586" class="1005" name="kernel_size_row_read_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="2"/>
<pin id="588" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_size_row_read "/>
</bind>
</comp>

<comp id="593" class="1005" name="col_in_read_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="4"/>
<pin id="595" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="col_in_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_s_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_17_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="3"/>
<pin id="605" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="608" class="1005" name="smax_i_cast_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="2"/>
<pin id="610" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="smax_i_cast "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_23_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="15" slack="3"/>
<pin id="615" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="618" class="1005" name="next_mul4_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="38" slack="0"/>
<pin id="620" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="index_row_out_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="31" slack="0"/>
<pin id="628" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="index_row_out "/>
</bind>
</comp>

<comp id="634" class="1005" name="ik_row_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="31" slack="0"/>
<pin id="636" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ik_row "/>
</bind>
</comp>

<comp id="639" class="1005" name="i_buffer_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_buffer "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_24_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="15" slack="1"/>
<pin id="646" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="652" class="1005" name="ik_col_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="31" slack="0"/>
<pin id="654" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ik_col "/>
</bind>
</comp>

<comp id="657" class="1005" name="in_data_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="14" slack="1"/>
<pin id="659" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_data_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_19_i_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_i "/>
</bind>
</comp>

<comp id="670" class="1005" name="index_col_out_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="31" slack="0"/>
<pin id="672" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="index_col_out_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_32_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="1"/>
<pin id="677" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="680" class="1005" name="next_mul2_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="38" slack="0"/>
<pin id="682" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="685" class="1005" name="next_mul_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="693" class="1005" name="ik_row_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="31" slack="0"/>
<pin id="695" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ik_row_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="ik_col_2_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="31" slack="0"/>
<pin id="703" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ik_col_2 "/>
</bind>
</comp>

<comp id="706" class="1005" name="buffer_addr_3_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="1"/>
<pin id="708" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_3 "/>
</bind>
</comp>

<comp id="711" class="1005" name="kernel_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="10" slack="1"/>
<pin id="713" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="buffer_load_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load "/>
</bind>
</comp>

<comp id="721" class="1005" name="kernel_load_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="726" class="1005" name="tmp_32_i_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32_i "/>
</bind>
</comp>

<comp id="731" class="1005" name="sum_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="103" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="210"><net_src comp="178" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="129" pin=1"/></net>

<net id="247"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="292"><net_src comp="235" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="315"><net_src comp="64" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="155" pin="1"/><net_sink comp="305" pin=3"/></net>

<net id="318"><net_src comp="223" pin="1"/><net_sink comp="305" pin=4"/></net>

<net id="323"><net_src comp="24" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="90" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="78" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="84" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="72" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="72" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="72" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="343" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="28" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="171" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="171" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="159" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="34" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="159" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="194" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="194" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="34" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="182" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="194" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="155" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="410" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="216" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="216" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="34" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="216" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="457"><net_src comp="24" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="201" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="201" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="467"><net_src comp="227" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="227" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="34" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="275" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="32" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="275" pin="4"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="263" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="252" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="34" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="252" pin="4"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="223" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="526"><net_src comp="298" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="298" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="34" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="523" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="259" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="552"><net_src comp="298" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="571"><net_src comp="282" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="52" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="418" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="72" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="305" pin=6"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="589"><net_src comp="78" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="592"><net_src comp="586" pin="1"/><net_sink comp="305" pin=5"/></net>

<net id="596"><net_src comp="84" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="305" pin=7"/></net>

<net id="601"><net_src comp="325" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="606"><net_src comp="337" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="611"><net_src comp="361" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="616"><net_src comp="365" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="621"><net_src comp="369" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="629"><net_src comp="384" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="637"><net_src comp="399" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="642"><net_src comp="405" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="647"><net_src comp="572" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="655"><net_src comp="433" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="660"><net_src comp="96" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="665"><net_src comp="453" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="673"><net_src comp="473" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="678"><net_src comp="479" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="683"><net_src comp="483" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="688"><net_src comp="489" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="696"><net_src comp="503" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="704"><net_src comp="532" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="709"><net_src comp="135" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="714"><net_src comp="142" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="719"><net_src comp="115" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="724"><net_src comp="149" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="729"><net_src comp="563" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="734"><net_src comp="567" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="286" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {7 }
 - Input state : 
	Port: conv2D : in_data | {4 5 7 12 }
	Port: conv2D : row_in | {1 }
	Port: conv2D : col_in | {1 }
	Port: conv2D : kernel | {8 9 }
	Port: conv2D : kernel_size_row | {1 }
	Port: conv2D : kernel_size_col | {1 }
  - Chain level:
	State 1
		tmp_s : 1
		tmp_17 : 1
		smax_i : 1
		smax_i_cast : 2
	State 2
		tmp_23 : 1
		next_mul4 : 1
		index_row_out_assign_1 : 1
		tmp_18 : 2
		index_row_out : 1
		StgValue_42 : 3
	State 3
		ik_row_i_cast : 1
		tmp_i_4 : 2
		ik_row : 1
		StgValue_53 : 3
		i_buffer : 1
		tmp_25 : 1
		tmp_30 : 2
		tmp_24 : 3
	State 4
		ik_col_i_cast : 1
		tmp_17_i : 2
		ik_col : 1
		StgValue_69 : 3
		tmp_31 : 1
		tmp_26 : 2
		tmp_26_cast : 3
		in_data_addr : 4
		in_data_load : 5
	State 5
		buffer_addr : 1
		StgValue_84 : 2
		empty : 1
	State 6
		index_col_out_cast : 1
		tmp_21 : 2
		index_col_out_1 : 1
		StgValue_91 : 3
	State 7
		tmp_32 : 1
		next_mul2 : 1
		next_mul : 1
		ik_row_i5_cast : 1
		tmp_i6 : 2
		ik_row_2 : 1
		StgValue_108 : 3
		tmp_28 : 1
		tmp_28_cast : 2
		out_data_addr : 3
		StgValue_117 : 4
	State 8
		ik_col_i8_cast : 1
		tmp_28_i : 2
		ik_col_2 : 1
		StgValue_124 : 3
		tmp_29_i : 2
		tmp_30_i : 3
		buffer_addr_3 : 4
		buffer_load : 5
		tmp_34 : 1
		tmp_29 : 2
		tmp_29_cast : 3
		kernel_addr : 4
		kernel_load : 5
	State 9
	State 10
	State 11
		empty_6 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   |     grp_updateBuffer_fu_305     |    1    | 10.7055 |   414   |   430   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_319           |    0    |    0    |    0    |    32   |
|          |          tmp_16_fu_331          |    0    |    0    |    0    |    32   |
|          |         next_mul4_fu_369        |    0    |    0    |    0    |    45   |
|          |       index_row_out_fu_384      |    0    |    0    |    0    |    38   |
|          |          ik_row_fu_399          |    0    |    0    |    0    |    38   |
|          |         i_buffer_fu_405         |    0    |    0    |    0    |    39   |
|          |          tmp_30_fu_418          |    0    |    0    |    0    |    21   |
|          |          ik_col_fu_433          |    0    |    0    |    0    |    38   |
|          |          tmp_26_fu_443          |    0    |    0    |    0    |    21   |
|    add   |         tmp_19_i_fu_453         |    0    |    0    |    0    |    39   |
|          |      index_col_out_1_fu_473     |    0    |    0    |    0    |    38   |
|          |         next_mul2_fu_483        |    0    |    0    |    0    |    45   |
|          |         next_mul_fu_489         |    0    |    0    |    0    |    39   |
|          |         ik_row_2_fu_503         |    0    |    0    |    0    |    38   |
|          |          tmp_28_fu_513          |    0    |    0    |    0    |    21   |
|          |         ik_col_2_fu_532         |    0    |    0    |    0    |    38   |
|          |         tmp_29_i_fu_538         |    0    |    0    |    0    |    39   |
|          |          tmp_29_fu_553          |    0    |    0    |    0    |    13   |
|          |           sum_1_fu_567          |    0    |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_i_fu_343          |    0    |    0    |    0    |    18   |
|          |          tmp_18_fu_379          |    0    |    0    |    0    |    18   |
|          |          tmp_i_4_fu_394         |    0    |    0    |    0    |    18   |
|   icmp   |         tmp_17_i_fu_428         |    0    |    0    |    0    |    18   |
|          |          tmp_21_fu_468          |    0    |    0    |    0    |    18   |
|          |          tmp_i6_fu_498          |    0    |    0    |    0    |    18   |
|          |         tmp_28_i_fu_527         |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|
|    sub   |           tmp_s_fu_325          |    0    |    0    |    0    |    32   |
|          |          tmp_17_fu_337          |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|
|  select  |          smax_i_fu_353          |    0    |    0    |    0    |    31   |
|----------|---------------------------------|---------|---------|---------|---------|
|    mul   |         tmp_32_i_fu_563         |    3    |    0    |    0    |    20   |
|          |          tmp_24_fu_572          |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          | kernel_size_col_read_read_fu_72 |    0    |    0    |    0    |    0    |
|   read   | kernel_size_row_read_read_fu_78 |    0    |    0    |    0    |    0    |
|          |      col_in_read_read_fu_84     |    0    |    0    |    0    |    0    |
|          |      row_in_read_read_fu_90     |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_20_fu_349          |    0    |    0    |    0    |    0    |
|          |          tmp_23_fu_365          |    0    |    0    |    0    |    0    |
|          |          tmp_25_fu_410          |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_27_fu_414          |    0    |    0    |    0    |    0    |
|          |          tmp_31_fu_439          |    0    |    0    |    0    |    0    |
|          |          tmp_32_fu_479          |    0    |    0    |    0    |    0    |
|          |          tmp_33_fu_509          |    0    |    0    |    0    |    0    |
|          |          tmp_34_fu_549          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        smax_i_cast_fu_361       |    0    |    0    |    0    |    0    |
|          |  index_row_out_assign_1_fu_375  |    0    |    0    |    0    |    0    |
|          |       ik_row_i_cast_fu_390      |    0    |    0    |    0    |    0    |
|          |       ik_col_i_cast_fu_424      |    0    |    0    |    0    |    0    |
|   zext   |    index_col_out_cast_fu_464    |    0    |    0    |    0    |    0    |
|          |      ik_row_i5_cast_fu_494      |    0    |    0    |    0    |    0    |
|          |        tmp_28_cast_fu_518       |    0    |    0    |    0    |    0    |
|          |      ik_col_i8_cast_fu_523      |    0    |    0    |    0    |    0    |
|          |        tmp_29_cast_fu_558       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        tmp_26_cast_fu_448       |    0    |    0    |    0    |    0    |
|   sext   |         tmp_20_i_fu_459         |    0    |    0    |    0    |    0    |
|          |         tmp_30_i_fu_544         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    5    | 10.7055 |   414   |   1324  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    0   |   64   |   13   |
+------+--------+--------+--------+
| Total|    0   |   64   |   13   |
+------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    buffer_addr_3_reg_706   |    5   |
|     buffer_load_reg_716    |   32   |
|     col_in_read_reg_593    |   32   |
|    i_buffer_1_i_reg_201    |   32   |
|     i_buffer_i_reg_178     |   32   |
|      i_buffer_reg_639      |   32   |
|      ik_col_2_reg_701      |   31   |
|      ik_col_i8_reg_294     |   31   |
|      ik_col_i_reg_212      |   31   |
|       ik_col_reg_652       |   31   |
|      ik_row_2_reg_693      |   31   |
|      ik_row_i5_reg_248     |   31   |
|      ik_row_i_reg_190      |   31   |
|       ik_row_reg_634       |   31   |
|    in_data_addr_reg_657    |   14   |
|   index_col_out_1_reg_670  |   31   |
|    index_col_out_reg_223   |   31   |
|index_row_out_assign_reg_155|   31   |
|    index_row_out_reg_626   |   31   |
|     kernel_addr_reg_711    |   10   |
|     kernel_load_reg_721    |   32   |
|kernel_size_col_read_reg_578|   32   |
|kernel_size_row_read_reg_586|   32   |
|      next_mul2_reg_680     |   38   |
|      next_mul4_reg_618     |   38   |
|      next_mul_reg_685      |   32   |
|      phi_mul1_reg_271      |   38   |
|      phi_mul3_reg_167      |   38   |
|       phi_mul_reg_259      |   32   |
|     smax_i_cast_reg_608    |   32   |
|       sum_1_i_reg_282      |   32   |
|        sum_1_reg_731       |   32   |
|         sum_reg_235        |   32   |
|       tmp_17_reg_603       |   32   |
|      tmp_19_i_reg_662      |   32   |
|       tmp_23_reg_613       |   15   |
|       tmp_24_reg_644       |   15   |
|      tmp_32_i_reg_726      |   32   |
|       tmp_32_reg_675       |   11   |
|        tmp_s_reg_598       |   32   |
+----------------------------+--------+
|            Total           |  1170  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_103      |  p0  |   2  |  14  |   28   ||    9    |
|       grp_access_fu_115      |  p0  |   3  |   5  |   15   ||    15   |
|       grp_access_fu_149      |  p0  |   2  |  10  |   20   ||    9    |
| index_row_out_assign_reg_155 |  p0  |   2  |  31  |   62   ||    9    |
|      i_buffer_i_reg_178      |  p0  |   2  |  32  |   64   ||    9    |
|     index_col_out_reg_223    |  p0  |   2  |  31  |   62   ||    9    |
|          sum_reg_235         |  p0  |   2  |  32  |   64   ||    9    |
|        phi_mul_reg_259       |  p0  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   379  || 14.1977 ||    78   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |   10   |   414  |  1324  |
|   Memory  |    0   |    -   |    -   |   64   |   13   |
|Multiplexer|    -   |    -   |   14   |    -   |   78   |
|  Register |    -   |    -   |    -   |  1170  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   24   |  1648  |  1415  |
+-----------+--------+--------+--------+--------+--------+
