--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml wr_spec_tdc.twx wr_spec_tdc.ncd -o wr_spec_tdc.twr
wr_spec_tdc.pcf

Design file:              wr_spec_tdc.ncd
Physical constraint file: wr_spec_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: cmp_dmtd_clk_pll/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKFBOUT
  Logical resource: cmp_dmtd_clk_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y3.CLKFBOUT
  Clock network: pllout_clk_fb_dmtd
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk_20m_vcxo
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP 
"clk_125m_pllref_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP 
"clk_125m_pllref_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9018 paths analyzed, 1707 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.693ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_18 (SLICE_X23Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.595 - 0.579)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y103.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X7Y81.C1       net (fanout=7)        2.899   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X7Y81.C        Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o1
    SLICE_X23Y59.SR      net (fanout=13)       3.623   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
    SLICE_X23Y59.CLK     Tsrck                 0.446   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<18>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_18
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (1.152ns logic, 6.522ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.432ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.595 - 0.597)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y84.AQ       Tcko                  0.408   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X7Y81.C3       net (fanout=2)        0.696   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X7Y81.C        Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o1
    SLICE_X23Y59.SR      net (fanout=13)       3.623   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
    SLICE_X23Y59.CLK     Tsrck                 0.446   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<18>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_18
    -------------------------------------------------  ---------------------------
    Total                                      5.432ns (1.113ns logic, 4.319ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_2 (SLICE_X25Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.588 - 0.579)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y103.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X7Y81.C1       net (fanout=7)        2.899   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X7Y81.C        Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o1
    SLICE_X25Y56.SR      net (fanout=13)       3.613   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
    SLICE_X25Y56.CLK     Tsrck                 0.446   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<2>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (1.152ns logic, 6.512ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.422ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.588 - 0.597)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y84.AQ       Tcko                  0.408   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X7Y81.C3       net (fanout=2)        0.696   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X7Y81.C        Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o1
    SLICE_X25Y56.SR      net (fanout=13)       3.613   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
    SLICE_X25Y56.CLK     Tsrck                 0.446   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<2>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_2
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (1.113ns logic, 4.309ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_17 (SLICE_X23Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.595 - 0.579)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y103.AQ      Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_power_down/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X7Y81.C1       net (fanout=7)        2.899   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X7Y81.C        Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o1
    SLICE_X23Y59.SR      net (fanout=13)       3.623   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
    SLICE_X23Y59.CLK     Tsrck                 0.422   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<18>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_17
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (1.128ns logic, 6.522ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.595 - 0.597)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y84.AQ       Tcko                  0.408   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X7Y81.C3       net (fanout=2)        0.696   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X7Y81.C        Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o1
    SLICE_X23Y59.SR      net (fanout=13)       3.623   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_31_o
    SLICE_X23Y59.CLK     Tsrck                 0.422   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<18>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_17
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.089ns logic, 4.319ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_catch_disparity (SLICE_X4Y108.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_catch_disparity (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_catch_disparity (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_catch_disparity to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_catch_disparity
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.AQ      Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_catch_disparity
    SLICE_X4Y108.A6      net (fanout=4)        0.036   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_catch_disparity
    SLICE_X4Y108.CLK     Tah         (-Th)    -0.190   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_catch_disparity_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_catch_disparity
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_rdreq_toggle (SLICE_X0Y103.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_rdreq_toggle (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_rdreq_toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_rdreq_toggle to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_rdreq_toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y103.AQ      Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_rdreq_toggle
    SLICE_X0Y103.A6      net (fanout=11)       0.039   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_rdreq_toggle
    SLICE_X0Y103.CLK     Tah         (-Th)    -0.190   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_rdreq_toggle_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_rdreq_toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.390ns logic, 0.039ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (SLICE_X7Y100.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_f_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clk_125m_pllref_BUFG falling at 12.000ns
  Destination Clock:    clk_125m_pllref_BUFG falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_f_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y100.CQ      Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_f_2
    SLICE_X7Y100.CX      net (fanout=2)        0.144   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_f<2>
    SLICE_X7Y100.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_rx_f_2
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.293ns logic, 0.144ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y0.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLKIN)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y0.CLKINEAST1
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLKIN)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y0.CLKINEAST1
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Location pin: RAMB8_X0Y23.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Location pin: RAMB8_X0Y24.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y44.CLKA
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 460626 paths analyzed, 10040 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.946ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_17 (SLICE_X28Y36.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.888ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.478 - 0.501)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/internal_rst_synch_1
    SLICE_X17Y24.D5      net (fanout=709)      4.615   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X17Y24.DMUX    Tilo                  0.313   cmp_tdc_mezz/cmp_tdc_core/acam_timing_block/stop_dis_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o1
    SLICE_X28Y36.SR      net (fanout=7)        2.058   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o
    SLICE_X28Y36.CLK     Tsrck                 0.455   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_17
    -------------------------------------------------  ---------------------------
    Total                                      7.888ns (1.215ns logic, 6.673ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_10 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.191ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.478 - 0.498)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_10 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AMUX    Tshcko                0.461   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg<6>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_10
    SLICE_X17Y24.D1      net (fanout=1)        0.904   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg<10>
    SLICE_X17Y24.DMUX    Tilo                  0.313   cmp_tdc_mezz/cmp_tdc_core/acam_timing_block/stop_dis_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o1
    SLICE_X28Y36.SR      net (fanout=7)        2.058   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o
    SLICE_X28Y36.CLK     Tsrck                 0.455   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_17
    -------------------------------------------------  ---------------------------
    Total                                      4.191ns (1.229ns logic, 2.962ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.037ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.478 - 0.501)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_1 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.BMUX    Tshcko                0.488   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_1
    SLICE_X17Y24.D3      net (fanout=7)        0.723   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg<1>
    SLICE_X17Y24.DMUX    Tilo                  0.313   cmp_tdc_mezz/cmp_tdc_core/acam_timing_block/stop_dis_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o1
    SLICE_X28Y36.SR      net (fanout=7)        2.058   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o
    SLICE_X28Y36.CLK     Tsrck                 0.455   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_17
    -------------------------------------------------  ---------------------------
    Total                                      4.037ns (1.256ns logic, 2.781ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_16 (SLICE_X28Y36.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.877ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.478 - 0.501)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.AQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/internal_rst_synch_1
    SLICE_X17Y24.D5      net (fanout=709)      4.615   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X17Y24.DMUX    Tilo                  0.313   cmp_tdc_mezz/cmp_tdc_core/acam_timing_block/stop_dis_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o1
    SLICE_X28Y36.SR      net (fanout=7)        2.058   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o
    SLICE_X28Y36.CLK     Tsrck                 0.444   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      7.877ns (1.204ns logic, 6.673ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_10 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.478 - 0.498)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_10 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.AMUX    Tshcko                0.461   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg<6>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_10
    SLICE_X17Y24.D1      net (fanout=1)        0.904   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg<10>
    SLICE_X17Y24.DMUX    Tilo                  0.313   cmp_tdc_mezz/cmp_tdc_core/acam_timing_block/stop_dis_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o1
    SLICE_X28Y36.SR      net (fanout=7)        2.058   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o
    SLICE_X28Y36.CLK     Tsrck                 0.444   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (1.218ns logic, 2.962ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.026ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.478 - 0.501)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_1 to cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.BMUX    Tshcko                0.488   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg<11>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg_1
    SLICE_X17Y24.D3      net (fanout=7)        0.723   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/ctrl_reg<1>
    SLICE_X17Y24.DMUX    Tilo                  0.313   cmp_tdc_mezz/cmp_tdc_core/acam_timing_block/stop_dis_o
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o1
    SLICE_X28Y36.SR      net (fanout=7)        2.058   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/rst_i_dacapo_c_rst_p_i_OR_3674_o
    SLICE_X28Y36.CLK     Tsrck                 0.444   cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter<19>
                                                       cmp_tdc_mezz/cmp_tdc_core/data_formatting_block/dacapo_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (1.245ns logic, 2.781ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y44.ADDRB13), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.862ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.563 - 0.598)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_4 to cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.CQ      Tcko                  0.408   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<5>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_4
    SLICE_X5Y75.A2       net (fanout=58)       4.415   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<4>
    SLICE_X5Y75.AMUX     Tilo                  0.313   cmp_tdc_mezz/cnx_master_out[4]_adr<2>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<3>1
    RAMB16_X0Y44.ADDRB13 net (fanout=4)        2.376   cmp_tdc_mezz/cnx_master_out[4]_adr<3>
    RAMB16_X0Y44.CLKB    Trcck_ADDRB           0.350   cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.862ns (1.071ns logic, 6.791ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_3 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.563 - 0.592)
  Source Clock:         clk_125m_mezz rising at 0.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_3 to cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.BQ       Tcko                  0.391   cmp_tdc_mezz/cmp_xwb_reg/r_master_adr<3>
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_master_adr_3
    SLICE_X5Y75.A4       net (fanout=17)       2.458   cmp_tdc_mezz/cmp_xwb_reg/r_master_adr<3>
    SLICE_X5Y75.AMUX     Tilo                  0.313   cmp_tdc_mezz/cnx_master_out[4]_adr<2>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<3>1
    RAMB16_X0Y44.ADDRB13 net (fanout=4)        2.376   cmp_tdc_mezz/cnx_master_out[4]_adr<3>
    RAMB16_X0Y44.CLKB    Trcck_ADDRB           0.350   cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (1.054ns logic, 4.834ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1 (SLICE_X12Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2 to cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.198   cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2
                                                       cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2
    SLICE_X12Y36.AX      net (fanout=1)        0.144   cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd2
    SLICE_X12Y36.CLK     Tckdi       (-Th)    -0.048   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<5>
                                                       cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/tstamp_rd_wb_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.246ns logic, 0.144ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1 (SLICE_X27Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0 (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0 to cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y64.AQ      Tcko                  0.198   cmp_tdc_mezz/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/link_up_0
    SLICE_X27Y64.BX      net (fanout=1)        0.136   cmp_tdc_mezz/cmp_wrabbit_synch/link_up<0>
    SLICE_X27Y64.CLK     Tckdi       (-Th)    -0.059   cmp_tdc_mezz/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/link_up_1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/extended_int (SLICE_X58Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_mezz/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/extended_int (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/extended_int (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_mezz/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/extended_int to cmp_tdc_mezz/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/extended_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y69.AQ      Tcko                  0.200   cmp_tdc_mezz/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/extended_int
                                                       cmp_tdc_mezz/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/extended_int
    SLICE_X58Y69.A6      net (fanout=2)        0.025   cmp_tdc_mezz/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/extended_int
    SLICE_X58Y69.CLK     Tah         (-Th)    -0.190   cmp_tdc_mezz/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/extended_int
                                                       cmp_tdc_mezz/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/extended_int_rstpot
                                                       cmp_tdc_mezz/cmp_tdc_core/TDCboard_leds/cmp_extend_ch3_pulse/extended_int
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKBRDCLK
  Location pin: RAMB8_X0Y23.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKBRDCLK
  Location pin: RAMB8_X0Y24.CLKBRDCLK
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y44.CLKA
  Clock network: clk_125m_mezz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_P_clk = PERIOD TIMEGRP         
"cmp_gn4124_core/cmp_clk_in/P_clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core/cmp_clk_in/P_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_crossclock = MAXDELAY FROM TIMEGRP "clk_62m5_sys" 
TO TIMEGRP         "tdc_clk_125m_p_i" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.513ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/wrabbit_utc_p (SLICE_X2Y81.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 (FF)
  Destination:          cmp_tdc_mezz/wrabbit_utc_p (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 to cmp_tdc_mezz/wrabbit_utc_p
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1
    SLICE_X2Y81.A1       net (fanout=5)        6.833   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<1>
    SLICE_X2Y81.CLK      Tas                   0.289   cmp_tdc_mezz/wrabbit_utc_p
                                                       cmp_tdc_mezz/wrabbit_utc_p_rstpot
                                                       cmp_tdc_mezz/wrabbit_utc_p
    -------------------------------------------------  ---------------------------
    Total                                      7.513ns (0.680ns logic, 6.833ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (SLICE_X59Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y78.DQ      Tcko                  0.391   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y78.A2      net (fanout=65)       0.624   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y78.A       Tilo                  0.259   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X59Y43.SR      net (fanout=458)      5.681   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X59Y43.CLK     Trck                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (0.963ns logic, 6.305ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0 (SLICE_X8Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.902ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1 to cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_1
    SLICE_X8Y53.AX       net (fanout=5)        3.375   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<1>
    SLICE_X8Y53.CLK      Tdick                 0.136   cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked<1>
                                                       cmp_tdc_mezz/cmp_wrabbit_synch/clk_aux_locked_0
    -------------------------------------------------  ---------------------------
    Total                                      3.902ns (0.527ns logic, 3.375ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_crossclock = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc_clk_125m_p_i" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X10Y49.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/mfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/mfifo/w_idx_gray_3 to cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.BMUX    Tshcko                0.244   cmp_tdc_clk_crossing/mfifo/w_idx_bnry<4>
                                                       cmp_tdc_clk_crossing/mfifo/w_idx_gray_3
    SLICE_X10Y49.BI      net (fanout=2)        0.246   cmp_tdc_clk_crossing/mfifo/w_idx_gray<3>
    SLICE_X10Y49.CLK     Tdh         (-Th)    -0.029   cmp_tdc_clk_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.273ns logic, 0.246ns route)
                                                       (52.6% logic, 47.4% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X10Y49.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/mfifo/w_idx_bnry_4 to cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y50.BQ      Tcko                  0.198   cmp_tdc_clk_crossing/mfifo/w_idx_bnry<4>
                                                       cmp_tdc_clk_crossing/mfifo/w_idx_bnry_4
    SLICE_X10Y49.AI      net (fanout=3)        0.355   cmp_tdc_clk_crossing/mfifo/w_idx_bnry<4>
    SLICE_X10Y49.CLK     Tdh         (-Th)    -0.030   cmp_tdc_clk_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.228ns logic, 0.355ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X10Y49.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_mezz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/mfifo/w_idx_gray_1 to cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y49.CQ      Tcko                  0.198   cmp_tdc_clk_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc_clk_crossing/mfifo/w_idx_gray_1
    SLICE_X10Y49.DI      net (fanout=2)        0.359   cmp_tdc_clk_crossing/mfifo/w_idx_gray<1>
    SLICE_X10Y49.CLK     Tdh         (-Th)    -0.033   cmp_tdc_clk_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc_clk_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (0.231ns logic, 0.359ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_crossclock2 = MAXDELAY FROM TIMEGRP 
"tdc_clk_125m_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.435ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/dac_word_6 (SLICE_X27Y35.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_6 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/dac_word_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_6 to cmp_tdc_clks_rsts_mgment/dac_word_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.BQ      Tcko                  0.391   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<8>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_6
    SLICE_X27Y35.C6      net (fanout=2)        1.722   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<6>
    SLICE_X27Y35.CLK     Tas                   0.322   cmp_tdc_clks_rsts_mgment/dac_word<7>
                                                       cmp_tdc_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT211
                                                       cmp_tdc_clks_rsts_mgment/dac_word_6
    -------------------------------------------------  ---------------------------
    Total                                      2.435ns (0.713ns logic, 1.722ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/dac_word_23 (SLICE_X30Y32.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_23 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/dac_word_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_23 to cmp_tdc_clks_rsts_mgment/dac_word_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.AQ      Tcko                  0.408   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<23>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_23
    SLICE_X30Y32.D3      net (fanout=2)        1.626   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<23>
    SLICE_X30Y32.CLK     Tas                   0.289   cmp_tdc_clks_rsts_mgment/dac_word<23>
                                                       cmp_tdc_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT161
                                                       cmp_tdc_clks_rsts_mgment/dac_word_23
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (0.697ns logic, 1.626ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/dac_word_8 (SLICE_X27Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_8 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/dac_word_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_8 to cmp_tdc_clks_rsts_mgment/dac_word_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.DQ      Tcko                  0.391   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<8>
                                                       cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word_8
    SLICE_X27Y34.A6      net (fanout=2)        1.601   cmp_tdc_mezz/cmp_tdc_core/reg_control_block/dac_word<8>
    SLICE_X27Y34.CLK     Tas                   0.322   cmp_tdc_clks_rsts_mgment/dac_word<11>
                                                       cmp_tdc_clks_rsts_mgment/Mmux_dac_word[23]_dac_word_i[23]_mux_15_OUT231
                                                       cmp_tdc_clks_rsts_mgment/dac_word_8
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (0.713ns logic, 1.601ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_crossclock2 = MAXDELAY FROM TIMEGRP "tdc_clk_125m_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (SLICE_X10Y50.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/mfifo/r_idx_gray_2 (FF)
  Destination:          cmp_tdc_clk_crossing/mfifo/Mshreg_r_idx_shift_w_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/mfifo/r_idx_gray_2 to cmp_tdc_clk_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.CQ       Tcko                  0.198   cmp_tdc_clk_crossing/mfifo/r_idx_gray<2>
                                                       cmp_tdc_clk_crossing/mfifo/r_idx_gray_2
    SLICE_X10Y50.BI      net (fanout=2)        0.270   cmp_tdc_clk_crossing/mfifo/r_idx_gray<2>
    SLICE_X10Y50.CLK     Tdh         (-Th)    -0.029   cmp_tdc_clk_crossing/mfifo/r_idx_shift_w_3<3>
                                                       cmp_tdc_clk_crossing/mfifo/Mshreg_r_idx_shift_w_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.227ns logic, 0.270ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/mfifo/Mshreg_r_idx_shift_w_3_4 (SLICE_X10Y50.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/mfifo/r_idx_bnry_4 (FF)
  Destination:          cmp_tdc_clk_crossing/mfifo/Mshreg_r_idx_shift_w_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/mfifo/r_idx_bnry_4 to cmp_tdc_clk_crossing/mfifo/Mshreg_r_idx_shift_w_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.DQ       Tcko                  0.198   cmp_tdc_clk_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc_clk_crossing/mfifo/r_idx_bnry_4
    SLICE_X10Y50.CI      net (fanout=3)        0.302   cmp_tdc_clk_crossing/mfifo/r_idx_bnry<4>
    SLICE_X10Y50.CLK     Tdh         (-Th)    -0.050   cmp_tdc_clk_crossing/mfifo/r_idx_shift_w_3<3>
                                                       cmp_tdc_clk_crossing/mfifo/Mshreg_r_idx_shift_w_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.248ns logic, 0.302ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X10Y42.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clk_crossing/sfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.557ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clk_crossing/sfifo/w_idx_gray_3 to cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.BMUX    Tshcko                0.266   cmp_tdc_clk_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc_clk_crossing/sfifo/w_idx_gray_3
    SLICE_X10Y42.AI      net (fanout=1)        0.261   cmp_tdc_clk_crossing/sfifo/w_idx_gray<3>
    SLICE_X10Y42.CLK     Tdh         (-Th)    -0.030   cmp_tdc_clk_crossing/sfifo/w_idx_shift_r_3<3>
                                                       cmp_tdc_clk_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (0.296ns logic, 0.261ns route)
                                                       (53.1% logic, 46.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "clk_125m_pllref_n_i" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1097 paths analyzed, 291 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.701ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 (SLICE_X1Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y78.DQ      Tcko                  0.391   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y107.A4      net (fanout=65)       4.301   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y107.AMUX    Tilo                  0.251   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/q_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X1Y109.SR      net (fanout=9)        1.445   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X1Y109.CLK     Trck                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5
    -------------------------------------------------  ---------------------------
    Total                                      6.701ns (0.955ns logic, 5.746ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y107.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X8Y107.A3      net (fanout=5)        1.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X8Y107.AMUX    Tilo                  0.251   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/q_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X1Y109.SR      net (fanout=9)        1.445   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X1Y109.CLK     Trck                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_5
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (0.955ns logic, 2.648ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4 (SLICE_X1Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y78.DQ      Tcko                  0.391   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y107.A4      net (fanout=65)       4.301   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y107.AMUX    Tilo                  0.251   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/q_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X1Y109.SR      net (fanout=9)        1.445   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X1Y109.CLK     Trck                  0.289   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4
    -------------------------------------------------  ---------------------------
    Total                                      6.677ns (0.931ns logic, 5.746ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y107.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X8Y107.A3      net (fanout=5)        1.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X8Y107.AMUX    Tilo                  0.251   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/q_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X1Y109.SR      net (fanout=9)        1.445   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X1Y109.CLK     Trck                  0.289   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin_4
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (0.931ns logic, 2.648ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6 (SLICE_X1Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y78.DQ      Tcko                  0.391   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y107.A4      net (fanout=65)       4.301   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X8Y107.AMUX    Tilo                  0.251   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/q_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X1Y109.SR      net (fanout=9)        1.445   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X1Y109.CLK     Trck                  0.269   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (0.911ns logic, 5.746ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y107.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X8Y107.A3      net (fanout=5)        1.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X8Y107.AMUX    Tilo                  0.251   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/q_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv1
    SLICE_X1Y109.SR      net (fanout=9)        1.445   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rst_n_i_inv
    SLICE_X1Y109.CLK     Trck                  0.269   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (0.911ns logic, 2.648ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "clk_125m_pllref_n_i" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_5 (SLICE_X4Y101.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y101.DMUX    Tshcko                0.244   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_5
    SLICE_X4Y101.BX      net (fanout=1)        0.094   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<5>
    SLICE_X4Y101.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_5
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.292ns logic, 0.094ns route)
                                                       (75.6% logic, 24.4% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_0 (SLICE_X4Y102.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y101.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_0
    SLICE_X4Y102.AX      net (fanout=1)        0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<0>
    SLICE_X4Y102.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.246ns logic, 0.198ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_6 (SLICE_X4Y101.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_6 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y101.DQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_6
    SLICE_X4Y101.CX      net (fanout=5)        0.226   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray<6>
    SLICE_X4Y101.CLK     Tckdi       (-Th)    -0.048   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wcb_gray_xm_6
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.246ns logic, 0.226ns route)
                                                       (52.1% logic, 47.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP 
"clk_125m_pllref_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 247 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.901ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (SLICE_X47Y80.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/empty_int (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/empty_int to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y109.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/almost_empty_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/empty_int
    SLICE_X47Y80.A1      net (fanout=7)        5.188   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/empty_int
    SLICE_X47Y80.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_busy1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (0.713ns logic, 5.188ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (SLICE_X47Y80.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CQ      Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd2
    SLICE_X47Y80.A2      net (fanout=36)       4.838   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd2
    SLICE_X47Y80.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_busy1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    -------------------------------------------------  ---------------------------
    Total                                      5.568ns (0.730ns logic, 4.838ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (SLICE_X47Y80.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y102.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4
    SLICE_X47Y80.A5      net (fanout=29)       4.072   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_state_FSM_FFd4
    SLICE_X47Y80.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/tx_busy1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_pcs_busy_o/sync0
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (0.713ns logic, 4.072ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "clk_125m_pllref_p_i" TO TIMEGRP         "clk_62m5_sys" 10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_5 (SLICE_X1Y106.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y109.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_5
    SLICE_X1Y106.BX      net (fanout=2)        0.312   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray<5>
    SLICE_X1Y106.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_5
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.257ns logic, 0.312ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_6 (SLICE_X1Y106.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y109.BQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_bin<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_6
    SLICE_X1Y106.CX      net (fanout=4)        0.316   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray<6>
    SLICE_X1Y106.CLK     Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm<6>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rcb_gray_xm_6
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.257ns logic, 0.316ns route)
                                                       (44.9% logic, 55.1% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_27 (SLICE_X10Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_27 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_27 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y88.DQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_27
    SLICE_X10Y83.DX      net (fanout=1)        0.343   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<27>
    SLICE_X10Y83.CLK     Tckdi       (-Th)    -0.041   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/txts_timestamp_o_27
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.239ns logic, 0.343ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_x3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP 
"U_GTP_ch1_rx_divclk"         10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 192 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.056ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (SLICE_X53Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y78.DQ      Tcko                  0.391   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y78.A2      net (fanout=65)       0.624   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X25Y78.A       Tilo                  0.259   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_n_i_inv1_INV_0
    SLICE_X53Y33.SR      net (fanout=458)      5.469   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/rst_n_i_inv
    SLICE_X53Y33.CLK     Trck                  0.313   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      7.056ns (0.963ns logic, 6.093ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/Mshreg_sync2 (SLICE_X30Y103.DI), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/Mshreg_sync2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.035ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/Mshreg_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y78.DQ      Tcko                  0.391   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X5Y103.A3      net (fanout=65)       3.622   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X5Y103.AMUX    Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_tx_cal_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/pcs_reset_n1
    SLICE_X30Y103.DI     net (fanout=2)        2.681   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/pcs_reset_n
    SLICE_X30Y103.CLK    Tds                   0.028   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/Mshreg_sync2
    -------------------------------------------------  ---------------------------
    Total                                      7.035ns (0.732ns logic, 6.303ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/Mshreg_sync2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/Mshreg_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y107.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X5Y103.A2      net (fanout=5)        1.246   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X5Y103.AMUX    Tilo                  0.313   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_tx_cal_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/pcs_reset_n1
    SLICE_X30Y103.DI     net (fanout=2)        2.681   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/pcs_reset_n
    SLICE_X30Y103.CLK    Tds                   0.028   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_rx_reset/Mshreg_sync2
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (0.732ns logic, 3.927ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point U_GTP/ch1_rx_data_o_6 (SLICE_X41Y110.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o (FF)
  Destination:          U_GTP/ch1_rx_data_o_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o to U_GTP/ch1_rx_data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y107.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X24Y104.A4     net (fanout=5)        3.526   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_reset_o
    SLICE_X24Y104.AMUX   Tilo                  0.251   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rxts_timestamp_o<23>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/serdes_rst_o1
    SLICE_X41Y110.SR     net (fanout=3)        2.091   phy_rst
    SLICE_X41Y110.CLK    Trck                  0.313   U_GTP/ch1_rx_data_o<6>
                                                       U_GTP/ch1_rx_data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      6.572ns (0.955ns logic, 5.617ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int (FF)
  Destination:          U_GTP/ch1_rx_data_o_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int to U_GTP/ch1_rx_data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y101.AQ     Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int
    SLICE_X24Y104.A2     net (fanout=4)        3.158   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_mcr_pdown_int
    SLICE_X24Y104.AMUX   Tilo                  0.251   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rxts_timestamp_o<23>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/serdes_rst_o1
    SLICE_X41Y110.SR     net (fanout=3)        2.091   phy_rst
    SLICE_X41Y110.CLK    Trck                  0.313   U_GTP/ch1_rx_data_o<6>
                                                       U_GTP/ch1_rx_data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (0.972ns logic, 5.249ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_GTP/ch1_rx_data_o_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_GTP/ch1_rx_data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y78.DQ      Tcko                  0.391   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X24Y104.A3     net (fanout=65)       2.322   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X24Y104.AMUX   Tilo                  0.251   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rxts_timestamp_o<23>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/serdes_rst_o1
    SLICE_X41Y110.SR     net (fanout=3)        2.091   phy_rst
    SLICE_X41Y110.CLK    Trck                  0.313   U_GTP/ch1_rx_data_o<6>
                                                       U_GTP/ch1_rx_data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      5.368ns (0.955ns logic, 4.413ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_x3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP "U_GTP_ch1_rx_divclk"         10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_7 (SLICE_X29Y107.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_7 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_7 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y110.DQ     Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin_7
    SLICE_X29Y107.DX     net (fanout=4)        0.350   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_bin<7>
    SLICE_X29Y107.CLK    Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_7
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.259ns logic, 0.350ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_2 (SLICE_X13Y104.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y107.CQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<2>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_2
    SLICE_X13Y104.CX     net (fanout=2)        0.353   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray<2>
    SLICE_X13Y104.CLK    Tckdi       (-Th)    -0.059   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rcb_gray_xm_2
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.257ns logic, 0.353ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0 (SLICE_X10Y103.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    phy_rx_rbclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y104.BQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb
    SLICE_X10Y103.AX     net (fanout=1)        0.372   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb
    SLICE_X10Y103.CLK    Tckdi       (-Th)    -0.041   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mdio_wr_spec_bslide_lwb_s0
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.239ns logic, 0.372ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_x4 = MAXDELAY FROM TIMEGRP "U_GTP_ch1_rx_divclk" TO 
TIMEGRP "clk_62m5_sys"         10 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 141 paths analyzed, 47 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.304ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (SLICE_X8Y104.C3), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.304ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0
    SLICE_X11Y105.B2     net (fanout=1)        3.605   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<0>
    SLICE_X11Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X11Y105.A5     net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X11Y105.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X8Y105.A3      net (fanout=1)        0.484   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X8Y105.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X8Y104.C3      net (fanout=6)        0.502   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X8Y104.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (1.526ns logic, 4.778ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.213ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.CQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2
    SLICE_X11Y105.B3     net (fanout=1)        3.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<2>
    SLICE_X11Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X11Y105.A5     net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X11Y105.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X8Y105.A3      net (fanout=1)        0.484   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X8Y105.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X8Y104.C3      net (fanout=6)        0.502   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X8Y104.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (1.526ns logic, 4.687ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.543ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.BQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1
    SLICE_X11Y105.B4     net (fanout=1)        2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<1>
    SLICE_X11Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X11Y105.A5     net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X11Y105.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X8Y105.A3      net (fanout=1)        0.484   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X8Y105.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X8Y104.C3      net (fanout=6)        0.502   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X8Y104.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3-In23
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.543ns (1.526ns logic, 4.017ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart (SLICE_X8Y106.C3), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0
    SLICE_X11Y105.B2     net (fanout=1)        3.605   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<0>
    SLICE_X11Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X11Y105.A5     net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X11Y105.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X8Y105.A3      net (fanout=1)        0.484   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X8Y105.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X8Y106.C3      net (fanout=6)        0.496   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X8Y106.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart_rstpot_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (1.526ns logic, 4.772ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.207ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.CQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2
    SLICE_X11Y105.B3     net (fanout=1)        3.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<2>
    SLICE_X11Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X11Y105.A5     net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X11Y105.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X8Y105.A3      net (fanout=1)        0.484   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X8Y105.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X8Y106.C3      net (fanout=6)        0.496   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X8Y106.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart_rstpot_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart
    -------------------------------------------------  ---------------------------
    Total                                      6.207ns (1.526ns logic, 4.681ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.BQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1
    SLICE_X11Y105.B4     net (fanout=1)        2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<1>
    SLICE_X11Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X11Y105.A5     net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X11Y105.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X8Y105.A3      net (fanout=1)        0.484   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X8Y105.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X8Y106.C3      net (fanout=6)        0.496   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X8Y106.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart_rstpot_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_restart
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (1.526ns logic, 4.011ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2 (SLICE_X8Y105.C1), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.264ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_0
    SLICE_X11Y105.B2     net (fanout=1)        3.605   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<0>
    SLICE_X11Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X11Y105.A5     net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X11Y105.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X8Y105.A3      net (fanout=1)        0.484   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X8Y105.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X8Y105.C1      net (fanout=6)        0.462   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X8Y105.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2-In13_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2-In13
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.264ns (1.526ns logic, 4.738ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.CQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_2
    SLICE_X11Y105.B3     net (fanout=1)        3.514   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<2>
    SLICE_X11Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X11Y105.A5     net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X11Y105.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X8Y105.A3      net (fanout=1)        0.484   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X8Y105.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X8Y105.C1      net (fanout=6)        0.462   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X8Y105.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2-In13_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2-In13
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.526ns logic, 4.647ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.503ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y105.BQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val_1
    SLICE_X11Y105.B4     net (fanout=1)        2.844   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<1>
    SLICE_X11Y105.B      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X11Y105.A5     net (fanout=1)        0.187   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>
    SLICE_X11Y105.A      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/lcr_final_val<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>2
    SLICE_X8Y105.A3      net (fanout=1)        0.484   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>1
    SLICE_X8Y105.A       Tilo                  0.205   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o<15>3
    SLICE_X8Y105.C1      net (fanout=6)        0.462   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/GND_113_o_an_rx_val_i[15]_equal_15_o
    SLICE_X8Y105.CLK     Tas                   0.412   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2-In13_G
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2-In13
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.503ns (1.526ns logic, 3.977ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_x4 = MAXDELAY FROM TIMEGRP "U_GTP_ch1_rx_divclk" TO TIMEGRP "clk_62m5_sys"         10 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_3_0 (SLICE_X44Y109.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_0 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_0 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.AQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_0
    SLICE_X44Y109.BX     net (fanout=1)        0.228   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<0>
    SLICE_X44Y109.CLK    Tdh         (-Th)     0.080   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_is_hp
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.118ns logic, 0.228ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_4_0 (SLICE_X44Y109.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_4_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_1 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y109.BQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_1
    SLICE_X44Y109.BI     net (fanout=1)        0.123   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<1>
    SLICE_X44Y109.CLK    Tdh         (-Th)    -0.029   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_is_hp
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_4_0
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.227ns logic, 0.123ns route)
                                                       (64.9% logic, 35.1% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_8_0 (SLICE_X48Y110.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_8_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.BQ     Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o_5
    SLICE_X48Y110.DI     net (fanout=1)        0.219   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pclass_o<5>
    SLICE_X48Y110.CLK    Tdh         (-Th)    -0.033   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_match_class<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_match_buffer/Mshreg_q_o_8_0
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.231ns logic, 0.219ns route)
                                                       (51.3% logic, 48.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_GTP_ch1_gtp_clkout_int_1_ = PERIOD TIMEGRP 
"U_GTP/ch1_gtp_clkout_int<1>"         125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_GTP_ch1_gtp_clkout_int_1_ = PERIOD TIMEGRP "U_GTP/ch1_gtp_clkout_int<1>"
        125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.075ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: U_GTP/gen_with_channel1.U_Rbclk_buf_ch1/I
  Logical resource: U_GTP/gen_with_channel1.U_Rbclk_buf_ch1/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: U_GTP/ch1_gtp_clkout_int<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ = MAXDELAY FROM TIMEGRP "skew_limit" TO TIMEGRP "FFS" 2 
ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.205ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (SLICE_X47Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.AQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X47Y45.AX      net (fanout=2)        0.751   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X47Y45.CLK     Tdick                 0.063   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.454ns logic, 0.751ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (SLICE_X58Y43.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.093ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m_mezz rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y43.DQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X58Y43.AX      net (fanout=2)        0.566   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X58Y43.CLK     Tdick                 0.136   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.527ns logic, 0.566ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0 (SLICE_X52Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_dmtd rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y33.DQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X52Y33.AX      net (fanout=2)        0.595   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X52Y33.CLK     Tdick                 0.086   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d3
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_i_d0
    -------------------------------------------------  ---------------------------
    Total                                      1.072ns (0.477ns logic, 0.595ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ = MAXDELAY FROM TIMEGRP "skew_limit" TO TIMEGRP "FFS" 2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (SLICE_X51Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X51Y45.A6      net (fanout=2)        0.023   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X51Y45.CLK     Tah         (-Th)    -0.215   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in_INV_203_o1_INV_0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (SLICE_X53Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y33.DQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X53Y33.D6      net (fanout=2)        0.023   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    SLICE_X53Y33.CLK     Tah         (-Th)    -0.215   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in_INV_203_o1_INV_0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (SLICE_X59Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m_mezz rising at 8.000ns
  Destination Clock:    clk_125m_mezz rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y43.DQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X59Y43.D6      net (fanout=2)        0.023   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    SLICE_X59Y43.CLK     Tah         (-Th)    -0.215   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in_INV_203_o1_INV_0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/clk_in
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RXTS = MAXDELAY FROM TIMEGRP "rx_ts_trig" TO TIMEGRP 
"FFS" 2 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.942ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (SLICE_X4Y104.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.942ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y104.A3      net (fanout=2)        0.458   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y104.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mux10120
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X4Y104.A5      net (fanout=2)        0.621   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X4Y104.CLK     Tas                   0.213   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_f/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a_rt
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (0.863ns logic, 1.079ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (SLICE_X6Y103.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y104.A3      net (fanout=2)        0.458   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y104.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mux10120
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X6Y103.AX      net (fanout=2)        0.490   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X6Y103.CLK     Tdick                 0.086   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (0.736ns logic, 0.948ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (SLICE_X5Y105.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y105.B5      net (fanout=2)        0.197   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y105.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.713ns logic, 0.197ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_RXTS = MAXDELAY FROM TIMEGRP "rx_ts_trig" TO TIMEGRP "FFS" 2 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (SLICE_X5Y105.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.BQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y105.B5      net (fanout=2)        0.072   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y105.CLK     Tah         (-Th)    -0.215   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o_rstpot
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.413ns logic, 0.072ns route)
                                                       (85.2% logic, 14.8% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (SLICE_X6Y103.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.925ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.BQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y104.A3      net (fanout=2)        0.257   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y104.A       Tilo                  0.156   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mux10120
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X6Y103.AX      net (fanout=2)        0.273   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X6Y103.CLK     Tckdi       (-Th)    -0.041   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_r/sync0
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.395ns logic, 0.530ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (SLICE_X4Y104.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.966ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         phy_rx_rbclk rising
  Destination Clock:    clk_125m_pllref_BUFG falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y105.BQ      Tcko                  0.198   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y104.A3      net (fanout=2)        0.257   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/timestamp_trigger_p_a_o
    SLICE_X5Y104.A       Tilo                  0.156   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/mux10120
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a1
    SLICE_X4Y104.A5      net (fanout=2)        0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a
    SLICE_X4Y104.CLK     Tah         (-Th)    -0.121   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_f/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/rx_trigger_a_rt
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_rx_f/sync0
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.475ns logic, 0.491ns route)
                                                       (49.2% logic, 50.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" 
TS_clk_20m_vcxo_i /         3.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9425 paths analyzed, 1520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.504ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/Mshreg_sync2 (SLICE_X52Y39.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PERIPH/rst_net_n_o (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/Mshreg_sync2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.255ns (Levels of Logic = 0)
  Clock Path Skew:      -1.490ns (3.522 - 5.012)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PERIPH/rst_net_n_o to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/Mshreg_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y78.DQ      Tcko                  0.391   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
                                                       U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X52Y39.DI      net (fanout=65)       6.836   U_WR_CORE/WRPC/PERIPH/rst_net_n_o
    SLICE_X52Y39.CLK     Tds                   0.028   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/Mshreg_sync2
    -------------------------------------------------  ---------------------------
    Total                                      7.255ns (0.419ns logic, 6.836ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20 (SLICE_X38Y37.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_10 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.463ns (Levels of Logic = 3)
  Clock Path Skew:      -1.421ns (3.529 - 4.950)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_10 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y40.CQ      Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_10
    SLICE_X50Y33.D3      net (fanout=4)        1.812   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<10>
    SLICE_X50Y33.COUT    Topcyd                0.260   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X46Y34.B1      net (fanout=19)       0.723   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X46Y34.B       Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X38Y37.CE      net (fanout=6)        1.499   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X38Y37.CLK     Tceck                 0.331   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<21>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20
    -------------------------------------------------  ---------------------------
    Total                                      5.463ns (1.426ns logic, 4.037ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.358ns (Levels of Logic = 3)
  Clock Path Skew:      -1.421ns (3.529 - 4.950)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y40.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1
    SLICE_X50Y33.A2      net (fanout=4)        1.589   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<1>
    SLICE_X50Y33.COUT    Topcya                0.395   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<0>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X46Y34.B1      net (fanout=19)       0.723   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X46Y34.B       Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X38Y37.CE      net (fanout=6)        1.499   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X38Y37.CLK     Tceck                 0.331   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<21>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (1.544ns logic, 3.814ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_9 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 3)
  Clock Path Skew:      -1.421ns (3.529 - 4.950)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_9 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y40.BQ      Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_9
    SLICE_X50Y33.D2      net (fanout=4)        1.549   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<9>
    SLICE_X50Y33.COUT    Topcyd                0.260   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X46Y34.B1      net (fanout=19)       0.723   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X46Y34.B       Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X38Y37.CE      net (fanout=6)        1.499   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X38Y37.CLK     Tceck                 0.331   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<21>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_20
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (1.426ns logic, 3.774ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_21 (SLICE_X38Y37.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_10 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_21 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.408ns (Levels of Logic = 3)
  Clock Path Skew:      -1.421ns (3.529 - 4.950)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_10 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y40.CQ      Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_10
    SLICE_X50Y33.D3      net (fanout=4)        1.812   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<10>
    SLICE_X50Y33.COUT    Topcyd                0.260   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X46Y34.B1      net (fanout=19)       0.723   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X46Y34.B       Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X38Y37.CE      net (fanout=6)        1.499   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X38Y37.CLK     Tceck                 0.276   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<21>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_21
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.371ns logic, 4.037ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_21 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.303ns (Levels of Logic = 3)
  Clock Path Skew:      -1.421ns (3.529 - 4.950)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y40.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_1
    SLICE_X50Y33.A2      net (fanout=4)        1.589   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<1>
    SLICE_X50Y33.COUT    Topcya                0.395   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<0>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X46Y34.B1      net (fanout=19)       0.723   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X46Y34.B       Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X38Y37.CE      net (fanout=6)        1.499   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X38Y37.CLK     Tceck                 0.276   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<21>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_21
    -------------------------------------------------  ---------------------------
    Total                                      5.303ns (1.489ns logic, 3.814ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_9 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_21 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 3)
  Clock Path Skew:      -1.421ns (3.529 - 4.950)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_9 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y40.BQ      Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<11>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_9
    SLICE_X50Y33.D2      net (fanout=4)        1.549   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<9>
    SLICE_X50Y33.COUT    Topcyd                0.260   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.CIN     net (fanout=1)        0.003   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<3>
    SLICE_X50Y34.BMUX    Tcinb                 0.222   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X46Y34.B1      net (fanout=19)       0.723   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X46Y34.B       Tilo                  0.205   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv1
    SLICE_X38Y37.CE      net (fanout=6)        1.499   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/_n0153_inv
    SLICE_X38Y37.CLK     Tceck                 0.276   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o<21>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/tag_o_21
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (1.371ns logic, 3.774ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" TS_clk_20m_vcxo_i /
        3.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (SLICE_X50Y47.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (2.185 - 2.304)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y44.BQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_p_d0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X50Y47.B3      net (fanout=3)        0.498   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X50Y47.CLK     Tah         (-Th)    -0.177   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext_rt
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.375ns logic, 0.498ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (SLICE_X52Y51.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (2.208 - 2.304)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y44.AQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_p_d0
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X52Y51.AX      net (fanout=3)        0.661   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/in_ext
    SLICE_X52Y51.CLK     Tckdi       (-Th)    -0.041   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_in2out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.239ns logic, 0.661ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr_15 (SLICE_X46Y41.D6), 32 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_14 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (2.176 - 2.294)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_14 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y40.CQ      Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_14
    SLICE_X46Y40.A4      net (fanout=4)        0.111   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<14>
    SLICE_X46Y40.BMUX    Topab                 0.320   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<4>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X46Y41.D6      net (fanout=19)       0.163   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X46Y41.CLK     Tah         (-Th)    -0.190   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mmux_state[1]_X_31_o_wide_mux_21_OUT71
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr_15
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.710ns logic, 0.274ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_15 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (2.176 - 2.294)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_15 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y40.DQ      Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_15
    SLICE_X46Y40.B3      net (fanout=4)        0.175   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<15>
    SLICE_X46Y40.BMUX    Topbb                 0.306   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<5>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X46Y41.D6      net (fanout=19)       0.163   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X46Y41.CLK     Tah         (-Th)    -0.190   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mmux_state[1]_X_31_o_wide_mux_21_OUT71
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr_15
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.696ns logic, 0.338ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_13 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (2.176 - 2.294)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_dmtd rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_13 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y40.BQ      Tcko                  0.200   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int_13
    SLICE_X46Y40.A2      net (fanout=4)        0.249   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<13>
    SLICE_X46Y40.BMUX    Topab                 0.320   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_deglitch_thr_int<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_lut<4>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mcompar_stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o_cy<5>
    SLICE_X46Y41.D6      net (fanout=19)       0.163   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr[15]_deglitch_threshold_i[15]_equal_14_o
    SLICE_X46Y41.CLK     Tah         (-Th)    -0.190   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr<15>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/Mmux_state[1]_X_31_o_wide_mux_21_OUT71
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/stab_cntr_15
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.710ns logic, 0.412ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllout_clk_dmtd = PERIOD TIMEGRP "pllout_clk_dmtd" TS_clk_20m_vcxo_i /
        3.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.270ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_clk_dmtd_buf/I0
  Logical resource: cmp_clk_dmtd_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pllout_clk_dmtd
--------------------------------------------------------------------------------
Slack: 15.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2/CLK
  Logical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/Mshreg_sync2/CLK
  Location pin: SLICE_X52Y39.CLK
  Clock network: clk_dmtd
--------------------------------------------------------------------------------
Slack: 15.570ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/free_cntr<3>/CLK
  Logical resource: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/free_cntr_0/CK
  Location pin: SLICE_X58Y33.CLK
  Clock network: clk_dmtd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" 
TS_clk_20m_vcxo_i / 3.125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1673267 paths analyzed, 25663 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.893ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_10 (SLICE_X35Y52.CE), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1 (FF)
  Destination:          U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_10 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.772ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.240 - 0.247)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1 to U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y54.AMUX    Tshcko                0.461   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_2
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1
    SLICE_X14Y81.A1      net (fanout=256)      5.841   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1
    SLICE_X14Y81.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A1      net (fanout=1)        1.897   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_122
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C4      net (fanout=1)        2.511   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N291731
    SLICE_X43Y58.C1      net (fanout=7)        0.595   U_WR_CORE/WRPC/dpram_wbb_o_dat<31>
    SLICE_X43Y58.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.D5      net (fanout=1)        0.209   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv6
    SLICE_X35Y52.CE      net (fanout=4)        1.625   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv
    SLICE_X35Y52.CLK     Tceck                 0.340   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_10
    -------------------------------------------------  ---------------------------
    Total                                     14.772ns (2.094ns logic, 12.678ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3 (FF)
  Destination:          U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_10 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.178ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.240 - 0.247)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3 to U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y54.AQ      Tcko                  0.391   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_4
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3
    SLICE_X14Y81.A5      net (fanout=320)      5.317   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3
    SLICE_X14Y81.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A1      net (fanout=1)        1.897   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_122
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C4      net (fanout=1)        2.511   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N291731
    SLICE_X43Y58.C1      net (fanout=7)        0.595   U_WR_CORE/WRPC/dpram_wbb_o_dat<31>
    SLICE_X43Y58.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.D5      net (fanout=1)        0.209   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv6
    SLICE_X35Y52.CE      net (fanout=4)        1.625   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv
    SLICE_X35Y52.CLK     Tceck                 0.340   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_10
    -------------------------------------------------  ---------------------------
    Total                                     14.178ns (2.024ns logic, 12.154ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10 (RAM)
  Destination:          U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_10 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.688ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.574 - 0.603)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10 to U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y40.DOB31   Trcko_DOB             1.850   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10
    SLICE_X14Y81.A2      net (fanout=1)        1.368   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N729
    SLICE_X14Y81.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A1      net (fanout=1)        1.897   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_122
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C4      net (fanout=1)        2.511   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N291731
    SLICE_X43Y58.C1      net (fanout=7)        0.595   U_WR_CORE/WRPC/dpram_wbb_o_dat<31>
    SLICE_X43Y58.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.D5      net (fanout=1)        0.209   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv6
    SLICE_X35Y52.CE      net (fanout=4)        1.625   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv
    SLICE_X35Y52.CLK     Tceck                 0.340   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_10
    -------------------------------------------------  ---------------------------
    Total                                     11.688ns (3.483ns logic, 8.205ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_9 (SLICE_X35Y52.CE), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1 (FF)
  Destination:          U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_9 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.756ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.240 - 0.247)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1 to U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y54.AMUX    Tshcko                0.461   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_2
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1
    SLICE_X14Y81.A1      net (fanout=256)      5.841   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1
    SLICE_X14Y81.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A1      net (fanout=1)        1.897   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_122
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C4      net (fanout=1)        2.511   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N291731
    SLICE_X43Y58.C1      net (fanout=7)        0.595   U_WR_CORE/WRPC/dpram_wbb_o_dat<31>
    SLICE_X43Y58.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.D5      net (fanout=1)        0.209   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv6
    SLICE_X35Y52.CE      net (fanout=4)        1.625   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv
    SLICE_X35Y52.CLK     Tceck                 0.324   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_9
    -------------------------------------------------  ---------------------------
    Total                                     14.756ns (2.078ns logic, 12.678ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3 (FF)
  Destination:          U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_9 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.162ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.240 - 0.247)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3 to U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y54.AQ      Tcko                  0.391   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_4
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3
    SLICE_X14Y81.A5      net (fanout=320)      5.317   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3
    SLICE_X14Y81.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A1      net (fanout=1)        1.897   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_122
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C4      net (fanout=1)        2.511   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N291731
    SLICE_X43Y58.C1      net (fanout=7)        0.595   U_WR_CORE/WRPC/dpram_wbb_o_dat<31>
    SLICE_X43Y58.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.D5      net (fanout=1)        0.209   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv6
    SLICE_X35Y52.CE      net (fanout=4)        1.625   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv
    SLICE_X35Y52.CLK     Tceck                 0.324   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_9
    -------------------------------------------------  ---------------------------
    Total                                     14.162ns (2.008ns logic, 12.154ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10 (RAM)
  Destination:          U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_9 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.672ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.574 - 0.603)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10 to U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y40.DOB31   Trcko_DOB             1.850   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10
    SLICE_X14Y81.A2      net (fanout=1)        1.368   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N729
    SLICE_X14Y81.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A1      net (fanout=1)        1.897   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_122
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C4      net (fanout=1)        2.511   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N291731
    SLICE_X43Y58.C1      net (fanout=7)        0.595   U_WR_CORE/WRPC/dpram_wbb_o_dat<31>
    SLICE_X43Y58.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.D5      net (fanout=1)        0.209   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv6
    SLICE_X35Y52.CE      net (fanout=4)        1.625   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv
    SLICE_X35Y52.CLK     Tceck                 0.324   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_9
    -------------------------------------------------  ---------------------------
    Total                                     11.672ns (3.467ns logic, 8.205ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11 (SLICE_X35Y52.CE), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1 (FF)
  Destination:          U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.748ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.240 - 0.247)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1 to U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y54.AMUX    Tshcko                0.461   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_2
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1
    SLICE_X14Y81.A1      net (fanout=256)      5.841   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_1
    SLICE_X14Y81.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A1      net (fanout=1)        1.897   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_122
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C4      net (fanout=1)        2.511   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N291731
    SLICE_X43Y58.C1      net (fanout=7)        0.595   U_WR_CORE/WRPC/dpram_wbb_o_dat<31>
    SLICE_X43Y58.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.D5      net (fanout=1)        0.209   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv6
    SLICE_X35Y52.CE      net (fanout=4)        1.625   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv
    SLICE_X35Y52.CLK     Tceck                 0.316   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11
    -------------------------------------------------  ---------------------------
    Total                                     14.748ns (2.070ns logic, 12.678ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3 (FF)
  Destination:          U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11 (FF)
  Requirement:          16.000ns
  Data Path Delay:      14.154ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.240 - 0.247)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3 to U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y54.AQ      Tcko                  0.391   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_4
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3
    SLICE_X14Y81.A5      net (fanout=320)      5.317   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_FF1_3
    SLICE_X14Y81.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A1      net (fanout=1)        1.897   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_122
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C4      net (fanout=1)        2.511   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N291731
    SLICE_X43Y58.C1      net (fanout=7)        0.595   U_WR_CORE/WRPC/dpram_wbb_o_dat<31>
    SLICE_X43Y58.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.D5      net (fanout=1)        0.209   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv6
    SLICE_X35Y52.CE      net (fanout=4)        1.625   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv
    SLICE_X35Y52.CLK     Tceck                 0.316   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11
    -------------------------------------------------  ---------------------------
    Total                                     14.154ns (2.000ns logic, 12.154ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10 (RAM)
  Destination:          U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.664ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.574 - 0.603)
  Source Clock:         clk_62m5_sys rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10 to U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y40.DOB31   Trcko_DOB             1.850   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/Mram_ram10
    SLICE_X14Y81.A2      net (fanout=1)        1.368   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N729
    SLICE_X14Y81.A       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Framer/txtsu_ts_value_o<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A1      net (fanout=1)        1.897   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_121
    SLICE_X17Y64.A       Tilo                  0.259   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_122
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C4      net (fanout=1)        2.511   U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/inst_LPM_MUX63_7
    SLICE_X43Y59.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<31>
                                                       U_WR_CORE/WRPC/DPRAM/U_DPRAM/gen_single_clk.U_RAM_SC/N291731
    SLICE_X43Y58.C1      net (fanout=7)        0.595   U_WR_CORE/WRPC/dpram_wbb_o_dat<31>
    SLICE_X43Y58.C       Tilo                  0.259   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.D5      net (fanout=1)        0.209   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv5
    SLICE_X43Y58.DMUX    Tilo                  0.313   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_data_reg<21>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv6
    SLICE_X35Y52.CE      net (fanout=4)        1.625   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/_n1155_inv
    SLICE_X35Y52.CLK     Tceck                 0.316   U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a<11>
                                                       U_WR_CORE/WRPC/MINI_NIC/U_Wrapped_Minic/ntx_mem_a_11
    -------------------------------------------------  ---------------------------
    Total                                     11.664ns (3.459ns logic, 8.205ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" TS_clk_20m_vcxo_i / 3.125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram (RAMB16_X1Y18.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.070 - 0.066)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.BQ      Tcko                  0.198   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr<4>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr_2
    RAMB16_X1Y18.ADDRA7  net (fanout=3)        0.135   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/wr_ptr<2>
    RAMB16_X1Y18.CLKA    Trckc_ADDRA (-Th)     0.066   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.132ns logic, 0.135ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_0 (SLICE_X53Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.484ns (Levels of Logic = 1)
  Clock Path Skew:      1.436ns (4.958 - 3.522)
  Source Clock:         clk_dmtd rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.759ns

  Clock Uncertainty:          0.759ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.435ns
    Phase Error (PE):           0.538ns

  Minimum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.DQ      Tcko                  0.421   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X52Y37.A3      net (fanout=10)       0.493   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/sync_ffs_rst2/sync2
    SLICE_X52Y37.A       Tilo                  0.191   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[1].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv1_INV_0
    SLICE_X53Y44.SR      net (fanout=17)       1.141   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Resync_Pulse/rst_n_i_inv
    SLICE_X53Y44.CLK     Tremck      (-Th)    -0.238   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in<2>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].gen_output_pd_ddmtd.DMTD_FB/U_Sync_Start_Pulse/d_out2in_0
    -------------------------------------------------  ---------------------------
    Total                                      2.484ns (0.850ns logic, 1.634ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2 (RAMB16_X0Y48.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_bin_8 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.077 - 0.071)
  Source Clock:         clk_62m5_sys rising at 16.000ns
  Destination Clock:    clk_62m5_sys rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_bin_8 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.AQ       Tcko                  0.200   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_bin<9>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_bin_8
    RAMB16_X0Y48.ADDRB13 net (fanout=5)        0.172   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_bin<8>
    RAMB16_X0Y48.CLKB    Trckc_ADDRB (-Th)     0.066   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.134ns logic, 0.172ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllout_clk_sys = PERIOD TIMEGRP "pllout_clk_sys" TS_clk_20m_vcxo_i / 3.125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKAWRCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram1/CLKAWRCLK
  Location pin: RAMB8_X0Y23.CLKAWRCLK
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKAWRCLK
  Logical resource: cmp_tdc_clk_crossing/mfifo/ram/Mram_ram2/CLKAWRCLK
  Location pin: RAMB8_X0Y24.CLKAWRCLK
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKA
  Logical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKA
  Location pin: RAMB16_X3Y50.CLKA
  Clock network: clk_62m5_sys
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_1"         
TS_cmp_gn4124_core_cmp_clk_in_P_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_1"
        TS_cmp_gn4124_core_cmp_clk_in_P_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP 
"U_GTP_ch1_rx_divclk"         TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20096 paths analyzed, 1911 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.813ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_0 (SLICE_X54Y86.A5), 407 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.DQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7
    SLICE_X56Y85.D2      net (fanout=5)        0.979   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
    SLICE_X56Y85.D       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.D6      net (fanout=1)        1.260   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.CMUX    Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_2_f7
    SLICE_X57Y89.A2      net (fanout=1)        1.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_ra[4]_regs[31]_Mux_32_o
    SLICE_X57Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra11
    SLICE_X57Y94.C1      net (fanout=1)        0.829   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
    SLICE_X57Y94.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra110
    SLICE_X56Y89.B4      net (fanout=1)        0.663   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ra
    SLICE_X56Y89.B       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X54Y86.A5      net (fanout=32)       0.945   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X54Y86.CLK     Tas                   0.341   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[0]_rd_MUX_1304_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_0
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (2.024ns logic, 5.742ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_5
    SLICE_X56Y85.D1      net (fanout=5)        0.864   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<5>
    SLICE_X56Y85.D       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.D6      net (fanout=1)        1.260   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.CMUX    Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_2_f7
    SLICE_X57Y89.A2      net (fanout=1)        1.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_ra[4]_regs[31]_Mux_32_o
    SLICE_X57Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra11
    SLICE_X57Y94.C1      net (fanout=1)        0.829   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
    SLICE_X57Y94.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra110
    SLICE_X56Y89.B4      net (fanout=1)        0.663   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ra
    SLICE_X56Y89.B       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X54Y86.A5      net (fanout=32)       0.945   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X54Y86.CLK     Tas                   0.341   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[0]_rd_MUX_1304_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_0
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (2.024ns logic, 5.627ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.588ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_6 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_6
    SLICE_X56Y85.D5      net (fanout=5)        0.801   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<6>
    SLICE_X56Y85.D       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.D6      net (fanout=1)        1.260   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.CMUX    Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_2_f7
    SLICE_X57Y89.A2      net (fanout=1)        1.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_ra[4]_regs[31]_Mux_32_o
    SLICE_X57Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra11
    SLICE_X57Y94.C1      net (fanout=1)        0.829   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
    SLICE_X57Y94.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra110
    SLICE_X56Y89.B4      net (fanout=1)        0.663   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ra
    SLICE_X56Y89.B       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X54Y86.A5      net (fanout=32)       0.945   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X54Y86.CLK     Tas                   0.341   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<3>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[0]_rd_MUX_1304_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_0
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (2.024ns logic, 5.564ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 (SLICE_X55Y85.D4), 407 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.DQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7
    SLICE_X56Y85.D2      net (fanout=5)        0.979   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
    SLICE_X56Y85.D       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.D6      net (fanout=1)        1.260   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.CMUX    Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_2_f7
    SLICE_X57Y89.A2      net (fanout=1)        1.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_ra[4]_regs[31]_Mux_32_o
    SLICE_X57Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra11
    SLICE_X57Y94.C1      net (fanout=1)        0.829   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
    SLICE_X57Y94.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra110
    SLICE_X56Y89.B4      net (fanout=1)        0.663   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ra
    SLICE_X56Y89.B       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X55Y85.D4      net (fanout=32)       0.939   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X55Y85.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[7]_rd_MUX_1297_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (2.005ns logic, 5.736ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.626ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_5
    SLICE_X56Y85.D1      net (fanout=5)        0.864   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<5>
    SLICE_X56Y85.D       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.D6      net (fanout=1)        1.260   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.CMUX    Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_2_f7
    SLICE_X57Y89.A2      net (fanout=1)        1.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_ra[4]_regs[31]_Mux_32_o
    SLICE_X57Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra11
    SLICE_X57Y94.C1      net (fanout=1)        0.829   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
    SLICE_X57Y94.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra110
    SLICE_X56Y89.B4      net (fanout=1)        0.663   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ra
    SLICE_X56Y89.B       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X55Y85.D4      net (fanout=32)       0.939   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X55Y85.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[7]_rd_MUX_1297_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (2.005ns logic, 5.621ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.563ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_6 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_6
    SLICE_X56Y85.D5      net (fanout=5)        0.801   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<6>
    SLICE_X56Y85.D       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.D6      net (fanout=1)        1.260   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.CMUX    Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_2_f7
    SLICE_X57Y89.A2      net (fanout=1)        1.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_ra[4]_regs[31]_Mux_32_o
    SLICE_X57Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra11
    SLICE_X57Y94.C1      net (fanout=1)        0.829   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
    SLICE_X57Y94.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra110
    SLICE_X56Y89.B4      net (fanout=1)        0.663   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ra
    SLICE_X56Y89.B       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X55Y85.D4      net (fanout=32)       0.939   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X55Y85.CLK     Tas                   0.322   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[7]_rd_MUX_1297_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7
    -------------------------------------------------  ---------------------------
    Total                                      7.563ns (2.005ns logic, 5.558ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22 (SLICE_X54Y85.D5), 407 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.DQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_7
    SLICE_X56Y85.D2      net (fanout=5)        0.979   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
    SLICE_X56Y85.D       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.D6      net (fanout=1)        1.260   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.CMUX    Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_2_f7
    SLICE_X57Y89.A2      net (fanout=1)        1.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_ra[4]_regs[31]_Mux_32_o
    SLICE_X57Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra11
    SLICE_X57Y94.C1      net (fanout=1)        0.829   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
    SLICE_X57Y94.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra110
    SLICE_X56Y89.B4      net (fanout=1)        0.663   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ra
    SLICE_X56Y89.B       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X54Y85.D5      net (fanout=32)       0.901   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X54Y85.CLK     Tas                   0.341   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<22>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[22]_rd_MUX_1282_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (2.024ns logic, 5.698ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_5 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.607ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_5 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.BQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_5
    SLICE_X56Y85.D1      net (fanout=5)        0.864   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<5>
    SLICE_X56Y85.D       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.D6      net (fanout=1)        1.260   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.CMUX    Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_2_f7
    SLICE_X57Y89.A2      net (fanout=1)        1.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_ra[4]_regs[31]_Mux_32_o
    SLICE_X57Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra11
    SLICE_X57Y94.C1      net (fanout=1)        0.829   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
    SLICE_X57Y94.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra110
    SLICE_X56Y89.B4      net (fanout=1)        0.663   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ra
    SLICE_X56Y89.B       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X54Y85.D5      net (fanout=32)       0.901   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X54Y85.CLK     Tas                   0.341   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<22>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[22]_rd_MUX_1282_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22
    -------------------------------------------------  ---------------------------
    Total                                      7.607ns (2.024ns logic, 5.583ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_6 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.544ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         phy_rx_rbclk rising at 0.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_6 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.CQ      Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<7>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_6
    SLICE_X56Y85.D5      net (fanout=5)        0.801   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<6>
    SLICE_X56Y85.D       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<11>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.D6      net (fanout=1)        1.260   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_91
    SLICE_X56Y86.CMUX    Topdc                 0.368   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_7
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_4
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_insn_ra[4]_regs[31]_Mux_32_o_2_f7
    SLICE_X57Y89.A2      net (fanout=1)        1.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/insn_ra[4]_regs[31]_Mux_32_o
    SLICE_X57Y89.A       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra11
    SLICE_X57Y94.C1      net (fanout=1)        0.829   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra1
    SLICE_X57Y94.C       Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_ra110
    SLICE_X56Y89.B4      net (fanout=1)        0.663   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ra
    SLICE_X56Y89.B       Tilo                  0.203   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<10>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>1
    SLICE_X54Y85.D5      net (fanout=32)       0.901   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/ir<34>_mmx_out
    SLICE_X54Y85.CLK     Tas                   0.341   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<22>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[22]_rd_MUX_1282_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (2.024ns logic, 5.520ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP "U_GTP_ch1_rx_divclk"
        TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_GTP/U_GTP_TILE_INST/gtpa1_dual_i (GTPA1_DUAL_X1Y0.RXSLIDE1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_GTP/gen_with_channel1.U_bitslide_ch1/gtp_rx_slide_o (FF)
  Destination:          U_GTP/U_GTP_TILE_INST/gtpa1_dual_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.262 - 0.187)
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_GTP/gen_with_channel1.U_bitslide_ch1/gtp_rx_slide_o to U_GTP/U_GTP_TILE_INST/gtpa1_dual_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X43Y109.AQ           Tcko                  0.198   U_GTP/gen_with_channel1.U_bitslide_ch1/gtp_rx_slide_o
                                                             U_GTP/gen_with_channel1.U_bitslide_ch1/gtp_rx_slide_o
    GTPA1_DUAL_X1Y0.RXSLIDE1   net (fanout=2)        0.720   U_GTP/gen_with_channel1.U_bitslide_ch1/gtp_rx_slide_o
    GTPA1_DUAL_X1Y0.RXUSRCLK21 Tgtpckc_RXSLIDE(-Th)     0.500   U_GTP/U_GTP_TILE_INST/gtpa1_dual_i
                                                             U_GTP/U_GTP_TILE_INST/gtpa1_dual_i
    -------------------------------------------------------  ---------------------------
    Total                                            0.418ns (-0.302ns logic, 0.720ns route)
                                                             (-72.2% logic, 172.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram (RAMB16_X3Y46.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.074 - 0.071)
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_1 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y93.BMUX    Tshcko                0.266   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc<5>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc_1
    RAMB16_X3Y46.ADDRA6  net (fanout=5)        0.180   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/pc<1>
    RAMB16_X3Y46.CLKA    Trckc_ADDRA (-Th)     0.066   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.380ns (0.200ns logic, 0.180ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22 (SLICE_X54Y85.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22 (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_rx_rbclk rising at 8.000ns
  Destination Clock:    phy_rx_rbclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22 to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y85.DQ      Tcko                  0.200   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<22>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22
    SLICE_X54Y85.D6      net (fanout=5)        0.021   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<22>
    SLICE_X54Y85.CLK     Tah         (-Th)    -0.190   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs<22>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/Mmux_regs[22]_rd_MUX_1282_o11
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/regs_22
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_GTP_ch1_rx_divclk = PERIOD TIMEGRP "U_GTP_ch1_rx_divclk"
        TS_U_GTP_ch1_gtp_clkout_int_1_ HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y0.RXUSRCLK21
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK1
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y0.RXUSRCLK1
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKAWRCLK
  Logical resource: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X3Y48.CLKAWRCLK
  Clock network: phy_rx_rbclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y48.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y48.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_1 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5838 paths analyzed, 2324 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.922ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22 (SLICE_X11Y94.C6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_des/p2l_valid_o (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.480 - 0.485)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_des/p2l_valid_o to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.CQ      Tcko                  0.447   cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
                                                       cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
    SLICE_X13Y88.C5      net (fanout=15)       2.856   cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
    SLICE_X13Y88.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o1
    SLICE_X11Y94.C6      net (fanout=30)       0.958   cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o
    SLICE_X11Y94.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<23>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux1411
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (1.028ns logic, 3.814ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mrd (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.261ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mrd to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y91.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mrd
    SLICE_X13Y88.C1      net (fanout=34)       1.261   cmp_gn4124_core/cmp_p2l_decode32/target_mrd
    SLICE_X13Y88.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o1
    SLICE_X11Y94.C6      net (fanout=30)       0.958   cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o
    SLICE_X11Y94.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<23>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux1411
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (1.042ns logic, 2.219ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mwr (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.925ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mwr to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y91.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X13Y88.C3      net (fanout=66)       0.995   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X13Y88.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o1
    SLICE_X11Y94.C6      net (fanout=30)       0.958   cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o
    SLICE_X11Y94.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<23>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux1411
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.972ns logic, 1.953ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20 (SLICE_X11Y94.A6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_des/p2l_valid_o (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.480 - 0.485)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_des/p2l_valid_o to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.CQ      Tcko                  0.447   cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
                                                       cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
    SLICE_X13Y88.C5      net (fanout=15)       2.856   cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
    SLICE_X13Y88.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o1
    SLICE_X11Y94.A6      net (fanout=30)       0.953   cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o
    SLICE_X11Y94.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<23>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux1211
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (1.028ns logic, 3.809ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mrd (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mrd to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y91.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mrd
    SLICE_X13Y88.C1      net (fanout=34)       1.261   cmp_gn4124_core/cmp_p2l_decode32/target_mrd
    SLICE_X13Y88.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o1
    SLICE_X11Y94.A6      net (fanout=30)       0.953   cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o
    SLICE_X11Y94.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<23>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux1211
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.042ns logic, 2.214ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mwr (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mwr to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y91.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X13Y88.C3      net (fanout=66)       0.995   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X13Y88.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o1
    SLICE_X11Y94.A6      net (fanout=30)       0.953   cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o
    SLICE_X11Y94.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<23>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux1211
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.972ns logic, 1.948ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23 (SLICE_X11Y94.D6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_des/p2l_valid_o (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.837ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.480 - 0.485)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_des/p2l_valid_o to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.CQ      Tcko                  0.447   cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
                                                       cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
    SLICE_X13Y88.C5      net (fanout=15)       2.856   cmp_gn4124_core/cmp_p2l_des/p2l_valid_o
    SLICE_X13Y88.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o1
    SLICE_X11Y94.D6      net (fanout=30)       0.953   cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o
    SLICE_X11Y94.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<23>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux1511
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23
    -------------------------------------------------  ---------------------------
    Total                                      4.837ns (1.028ns logic, 3.809ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mrd (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mrd to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y91.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mrd
    SLICE_X13Y88.C1      net (fanout=34)       1.261   cmp_gn4124_core/cmp_p2l_decode32/target_mrd
    SLICE_X13Y88.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o1
    SLICE_X11Y94.D6      net (fanout=30)       0.953   cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o
    SLICE_X11Y94.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<23>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux1511
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.042ns logic, 2.214ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/target_mwr (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/target_mwr to cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y91.AQ      Tcko                  0.391   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
                                                       cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X13Y88.C3      net (fanout=66)       0.995   cmp_gn4124_core/cmp_p2l_decode32/target_mwr
    SLICE_X13Y88.C       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<3>
                                                       cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o1
    SLICE_X11Y94.D6      net (fanout=30)       0.953   cmp_gn4124_core/cmp_p2l_decode32/GND_585_o_p2l_addr_cycle_MUX_3465_o
    SLICE_X11Y94.CLK     Tas                   0.322   cmp_gn4124_core/cmp_p2l_decode32/p2l_addr<23>
                                                       cmp_gn4124_core/cmp_p2l_decode32/mux1511
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.972ns logic, 1.948ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[15].loop3.oserdes_m (OLOGIC_X27Y39.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_31 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[15].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.251 - 0.243)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_31 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[15].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y32.DMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<31>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_31
    OLOGIC_X27Y39.D2     net (fanout=1)        0.973   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<31>
    OLOGIC_X27Y39.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[15].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[15].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.085ns (-0.888ns logic, 0.973ns route)
                                                       (-1044.7% logic, 1144.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m (OLOGIC_X27Y38.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_23 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.478 - 0.462)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_23 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y31.DMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<23>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_23
    OLOGIC_X27Y38.D2     net (fanout=1)        0.988   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<23>
    OLOGIC_X27Y38.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[7].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.100ns (-0.888ns logic, 0.988ns route)
                                                       (-888.0% logic, 988.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[6].loop3.oserdes_m (OLOGIC_X27Y40.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_22 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[6].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.473 - 0.462)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_22 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[6].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y31.CMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<23>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_22
    OLOGIC_X27Y40.D2     net (fanout=1)        1.086   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<22>
    OLOGIC_X27Y40.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[6].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[6].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.198ns (-0.888ns logic, 1.086ns route)
                                                       (-448.5% logic, 548.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_1 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y46.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y48.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_20m_vcxo_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_20m_vcxo_i              |     50.000ns|     20.000ns|     46.541ns|            0|            0|            0|      1682692|
| TS_pllout_clk_dmtd            |     16.000ns|      9.504ns|          N/A|            0|            0|         9425|            0|
| TS_pllout_clk_sys             |     16.000ns|     14.893ns|          N/A|            0|            0|      1673267|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_p_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_n_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cmp_gn4124_core_cmp_clk_in_P_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cmp_gn4124_core_cmp_clk_in_P|      5.000ns|      0.925ns|      4.922ns|            0|            0|            0|         5838|
|_clk                           |             |             |             |             |             |             |             |
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.922ns|            0|            0|            0|         5838|
| buf_P_clk_1                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_1          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.922ns|          N/A|            0|            0|         5838|            0|
|  _rx_pllout_x1_1              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_U_GTP_ch1_gtp_clkout_int_1_
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_U_GTP_ch1_gtp_clkout_int_1_ |      8.000ns|      0.925ns|      7.813ns|            0|            0|            0|        20096|
| TS_U_GTP_ch1_rx_divclk        |      8.000ns|      7.813ns|          N/A|            0|            0|        20096|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |   14.893|         |         |         |
clk_125m_pllref_n_i|    5.901|    1.712|         |         |
clk_125m_pllref_p_i|    5.901|    1.712|         |         |
tdc_clk_125m_n_i   |    2.435|         |         |         |
tdc_clk_125m_p_i   |    2.435|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_n_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |    6.701|         |         |         |
clk_125m_pllref_n_i|    7.693|         |    2.800|    2.119|
clk_125m_pllref_p_i|    7.693|         |    2.800|    2.119|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_p_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_20m_vcxo_i     |    6.701|         |         |         |
clk_125m_pllref_n_i|    7.693|         |    2.800|    2.119|
clk_125m_pllref_p_i|    7.693|         |    2.800|    2.119|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.922|         |         |         |
p2l_clk_p_i    |    4.922|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.922|         |         |         |
p2l_clk_p_i    |    4.922|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_n_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_20m_vcxo_i  |    7.513|         |         |         |
tdc_clk_125m_n_i|    7.946|         |         |         |
tdc_clk_125m_p_i|    7.946|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_p_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_20m_vcxo_i  |    7.513|         |         |         |
tdc_clk_125m_n_i|    7.946|         |         |         |
tdc_clk_125m_p_i|    7.946|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2180009 paths, 0 nets, and 62641 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   7.513ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 18 11:33:41 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 322 MB



