
---------- Begin Simulation Statistics ----------
simSeconds                                   0.010473                       # Number of seconds simulated (Second)
simTicks                                  10472900500                       # Number of ticks simulated (Tick)
finalTick                                 10472900500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    102.05                       # Real time elapsed on the host (Second)
hostTickRate                                102627697                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     649020                       # Number of bytes of host memory used (Byte)
simInsts                                     41841366                       # Number of instructions simulated (Count)
simOps                                       44377976                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   410018                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     434875                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         20945802                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        46792508                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    42659                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       45859893                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1833                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2457190                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6144752                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 500                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            20895220                       # Number of insts issued each cycle
system.cpu.numIssuedDist::mean               2.194755                       # Number of insts issued each cycle
system.cpu.numIssuedDist::stdev              2.284005                       # Number of insts issued each cycle
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.numIssuedDist::0                   6886139     32.96%     32.96% # Number of insts issued each cycle
system.cpu.numIssuedDist::1                   4007277     19.18%     52.13% # Number of insts issued each cycle
system.cpu.numIssuedDist::2                   1471797      7.04%     59.18% # Number of insts issued each cycle
system.cpu.numIssuedDist::3                   3436494     16.45%     75.62% # Number of insts issued each cycle
system.cpu.numIssuedDist::4                    777929      3.72%     79.35% # Number of insts issued each cycle
system.cpu.numIssuedDist::5                   2278784     10.91%     90.25% # Number of insts issued each cycle
system.cpu.numIssuedDist::6                   1033883      4.95%     95.20% # Number of insts issued each cycle
system.cpu.numIssuedDist::7                    132730      0.64%     95.84% # Number of insts issued each cycle
system.cpu.numIssuedDist::8                    870187      4.16%    100.00% # Number of insts issued each cycle
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle
system.cpu.numIssuedDist::total              20895220                       # Number of insts issued each cycle
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   17567      9.29%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      9.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 107237     56.69%     65.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 64375     34.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           12      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      31557820     68.81%     68.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        19481      0.04%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      9341392     20.37%     89.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4941188     10.77%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       45859893                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.189455                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              189179                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004125                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                112806018                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                49292929                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        45401893                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    46049060                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        127993                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         264752                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         3204                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   46835167                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                   126359                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      9503240                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                     5092021                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                     21699                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                          2315                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          341                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                575                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              88827                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           41499                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   130326                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          45649734                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       9302860                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    210159                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           14192203                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10297885                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4889343                       # Number of stores executed (Count)
system.cpu.numRate                           2.179422                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     45506434                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    45401893                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      23901515                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      38175889                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            2.167589                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.626089                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             510                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           50582                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    41841366                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      44377976                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.500600                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.500600                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.997602                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.997602                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   46613794                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  21123658                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                         16                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   164388397                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   29195616                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  85040099                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    83841                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        9503240                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5092021                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1760538                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1924270                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                10925540                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          10041648                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            127677                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              5953101                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 5950909                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999632                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  265066                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              31925                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          172416                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             171402                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1014                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          258                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         2457119                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           42159                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            127246                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20529649                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.161653                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.393694                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         4307078     20.98%     20.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         6545625     31.88%     52.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5224428     25.45%     78.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          296541      1.44%     79.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1471632      7.17%     86.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          114939      0.56%     87.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          212609      1.04%     88.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           97381      0.47%     88.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2259416     11.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     20529649                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             41841366                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               44377976                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    13697992                       # Number of memory references committed (Count)
system.cpu.commit.loads                       8917925                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       20960                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   10103134                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    34848648                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                209372                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     30660516     69.09%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        19468      0.04%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      8917925     20.10%     89.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4780067     10.77%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     44377976                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2259416                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       13700631                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13700631                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13700631                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13700631                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        81426                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           81426                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        81426                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          81426                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    970014493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    970014493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    970014493                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    970014493                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13782057                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13782057                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13782057                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13782057                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005908                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005908                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005908                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005908                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 11912.834881                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 11912.834881                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 11912.834881                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 11912.834881                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1377                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           19                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      72.473684                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        19239                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             19239                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        58155                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         58155                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        58155                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        58155                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        23271                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        23271                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        23271                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        23271                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    359167999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    359167999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    359167999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    359167999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001688                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001688                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001688                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001688                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 15434.145460                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 15434.145460                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 15434.145460                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 15434.145460                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  22396                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data        21133                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total        21133                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            3                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        93500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        93500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data        21136                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total        21136                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.000142                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.000142                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 31166.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 31166.666667                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      8981101                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         8981101                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        78788                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         78788                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    834739500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    834739500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      9059889                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      9059889                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008696                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008696                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 10594.754277                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 10594.754277                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        56654                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        56654                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22134                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22134                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    289635500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    289635500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002443                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002443                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 13085.547122                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 13085.547122                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data        20960                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total        20960                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data        20960                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total        20960                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      4719530                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4719530                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2638                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2638                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    135274993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    135274993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4722168                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4722168                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000559                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000559                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 51279.375663                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 51279.375663                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1501                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1501                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1137                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1137                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     69532499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     69532499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000241                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000241                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61154.352682                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61154.352682                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           819.980629                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13765995                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              23271                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             591.551502                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   819.980629                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.800762                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.800762                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          875                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           70                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          570                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          136                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.854492                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           27671577                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          27671577                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  8813180                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                891251                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  10940712                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                122084                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 127993                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5882317                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   462                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               48252288                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1728                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            9031257                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       45955803                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    10925540                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6387377                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11735369                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  256862                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            88                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8977353                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 79573                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           20895220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.350480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.823209                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9579046     45.84%     45.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2168506     10.38%     56.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   416675      1.99%     58.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2120619     10.15%     68.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1846226      8.84%     77.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1741113      8.33%     85.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   196972      0.94%     86.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   130716      0.63%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2695347     12.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             20895220                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.521610                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.194034                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8976232                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8976232                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8976232                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8976232                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1121                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1121                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1121                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1121                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     71116000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     71116000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     71116000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     71116000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8977353                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8977353                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8977353                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8977353                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000125                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000125                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000125                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000125                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 63439.785905                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 63439.785905                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 63439.785905                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 63439.785905                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          612                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           10                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      61.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          422                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               422                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          242                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           242                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          242                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          242                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          879                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          879                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          879                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          879                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     57074000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     57074000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     57074000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     57074000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 64930.602958                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 64930.602958                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 64930.602958                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 64930.602958                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    422                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8976232                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8976232                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1121                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1121                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     71116000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     71116000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8977353                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8977353                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000125                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000125                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 63439.785905                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 63439.785905                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          242                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          242                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          879                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          879                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     57074000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     57074000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 64930.602958                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 64930.602958                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           428.643070                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              8977111                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                879                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           10212.868032                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   428.643070                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.837193                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.837193                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          457                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           68                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          171                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          218                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.892578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           17955585                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          17955585                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      179006                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  585315                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2589                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 575                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 311954                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                45586                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     17                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.mmu.dtb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.itb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.itb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.itb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 127993                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  8918719                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  280877                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         519701                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  10947052                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                100878                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               47631275                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    57                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  36091                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  22379                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   2774                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            52880475                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   208254281                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 49838410                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              49512040                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3368435                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   21840                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing               21985                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    296327                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         65102169                       # The number of ROB reads (Count)
system.cpu.rob.writes                        94035831                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 41841366                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   44377976                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   239                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    204                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  22122                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     22326                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   204                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 22122                       # number of overall hits (Count)
system.l2.overallHits::total                    22326                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  675                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 1149                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    1824                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 675                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                1149                       # number of overall misses (Count)
system.l2.overallMisses::total                   1824                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        53529500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        91205500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          144735000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       53529500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       91205500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         144735000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                879                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              23271                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 24150                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               879                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             23271                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                24150                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.767918                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.049375                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.075528                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.767918                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.049375                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.075528                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79302.962963                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 79378.154917                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    79350.328947                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 79302.962963                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 79378.154917                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   79350.328947                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                 10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    11                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   11                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst              674                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             1139                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                1813                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             674                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            1139                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               1813                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     46721000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     78880500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      125601500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     46721000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     78880500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     125601500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.766780                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.048945                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.075072                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.766780                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.048945                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.075072                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69318.991098                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69254.170325                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 69278.268064                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69318.991098                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69254.170325                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 69278.268064                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             204                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                204                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           675                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              675                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     53529500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     53529500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          879                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            879                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.767918                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.767918                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79302.962963                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79302.962963                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst          674                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          674                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     46721000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     46721000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.766780                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.766780                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69318.991098                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69318.991098                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                301                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   301                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              837                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 837                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     64622500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       64622500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           1138                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              1138                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.735501                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.735501                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 77207.287933                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 77207.287933                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          837                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             837                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     56252500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     56252500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.735501                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.735501                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 67207.287933                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 67207.287933                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          21821                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             21821                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          312                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             312                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     26583000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     26583000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        22133                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         22133                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.014097                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.014097                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85201.923077                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85201.923077                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data          302                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          302                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     22628000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     22628000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.013645                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.013645                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 74927.152318                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 74927.152318                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          370                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              370                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          370                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          370                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        19239                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            19239                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        19239                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        19239                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  1610.415859                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        46838                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       1813                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      25.834528                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst       581.939059                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1028.476799                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.017759                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.031387                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.049146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           1813                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   63                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  854                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  896                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.055328                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     376605                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    376605                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.data::samples      1139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000575500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                6273                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1813                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1813                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1813                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1383                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     295                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      97                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  116032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              11079261.18461643                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10472565000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    5776373.41                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        43136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        72896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 4118820.760304177646                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 6960440.424312252551                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          674                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1139                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     18989750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     32006750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28174.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28100.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        43136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        72896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         116032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        43136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        43136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          674                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1139                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1813                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        4118821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        6960440                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          11079261                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      4118821                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       4118821                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       4118821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       6960440                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         11079261                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1813                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           67                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           83                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                17002750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               9065000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           50996500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9378.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28128.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1238                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            68.28                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   202.275742                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   154.867729                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   199.162058                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          108     18.85%     18.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          367     64.05%     82.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           39      6.81%     89.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           13      2.27%     91.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           13      2.27%     94.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            7      1.22%     95.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            4      0.70%     96.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            7      1.22%     97.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           15      2.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                116032                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW               11.079261                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.09                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               68.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2327640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         1233375                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        6847260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 826690800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    735395760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3402313440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4974808275                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   475.017239                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8838580250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    349700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1284620250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1777860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          941160                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        6097560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 826690800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    577060590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3535648320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4948216290                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   472.478115                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9186749750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    349700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    936450750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 976                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                837                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               837                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            976                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         3626                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    3626                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       116032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   116032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1813                       # Request fanout histogram
system.membus.snoopFanout::mean                     0                       # Request fanout histogram
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.membus.snoopFanout::0                     1813    100.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.membus.snoopFanout::min_value                0                       # Request fanout histogram
system.membus.snoopFanout::max_value                0                       # Request fanout histogram
system.membus.snoopFanout::total                 1813                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2261500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            9655750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1813                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              23012                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        19239                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          422                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3157                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              1138                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             1138                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            879                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         22133                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2180                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        68938                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  71118                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        83264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2720640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2803904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               0                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             24150                       # Request fanout histogram
system.tol2bus.snoopFanout::mean             0.005921                       # Request fanout histogram
system.tol2bus.snoopFanout::stdev            0.076724                       # Request fanout histogram
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoopFanout::0                   24007     99.41%     99.41% # Request fanout histogram
system.tol2bus.snoopFanout::1                     143      0.59%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram
system.tol2bus.snoopFanout::total               24150                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10472900500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           43145000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1318999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          34911989                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         46968                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        22842                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
