// Seed: 1640181525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_22;
  assign id_15 = id_21;
  assign id_1  = 1'd0 - 1 || id_11;
  wire id_23, id_24, id_25, id_26;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    output wand  id_2,
    input  logic id_3,
    input  tri1  id_4,
    output logic id_5
);
  wire  id_7;
  logic id_8;
  always @(id_4 or posedge 1'b0) begin : LABEL_0
    id_1 <= 1;
    id_8 <= 1;
    id_5 <= id_8;
  end
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wor   id_9;
  logic id_10;
  assign id_8 = id_9 ? id_10 : id_0 ? 1 : id_3;
endmodule
