Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Oct  9 14:22:55 2018
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fibcounter_timing_summary_routed.rpt -rpx fibcounter_timing_summary_routed.rpx
| Design       : fibcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.348        0.000                      0                   64        0.311        0.000                      0                   64        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.348        0.000                      0                   64        0.311        0.000                      0                   64        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 2.000ns (75.392%)  route 0.653ns (24.608%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  firstfib_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  firstfib_reg_reg[0]/Q
                         net (fo=3, routed)           0.644     6.239    firstfib_reg_reg[0]
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.765 r  secondfib_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.774    secondfib_reg_reg[3]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  secondfib_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    secondfib_reg_reg[7]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  secondfib_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    secondfib_reg_reg[11]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  secondfib_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    secondfib_reg_reg[15]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  secondfib_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    secondfib_reg_reg[19]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  secondfib_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    secondfib_reg_reg[23]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.458 r  secondfib_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    secondfib_reg_reg[27]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.792 r  secondfib_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.792    firstfib_next[29]
    SLICE_X1Y31          FDRE                                         r  secondfib_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509     9.850    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  secondfib_reg_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.110    
                         clock uncertainty           -0.035    10.075    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.065    10.140    secondfib_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 secondfib_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.658ns  (logic 1.870ns (70.365%)  route 0.788ns (29.635%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618    10.139    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  secondfib_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.459    10.598 r  secondfib_reg_reg[5]/Q
                         net (fo=3, routed)           0.788    11.386    secondfib_reg[5]
    SLICE_X0Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.893 r  firstfib_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    firstfib_reg_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  firstfib_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    firstfib_reg_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  firstfib_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    firstfib_reg_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  firstfib_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    firstfib_reg_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  firstfib_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.349    firstfib_reg_reg[20]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  firstfib_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.463    firstfib_reg_reg[24]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.797 r  firstfib_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.797    firstfib_reg_reg[28]_i_1_n_6
    SLICE_X0Y31          FDRE                                         r  firstfib_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  firstfib_reg_reg[29]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.062    15.151    firstfib_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.979ns (75.195%)  route 0.653ns (24.805%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  firstfib_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  firstfib_reg_reg[0]/Q
                         net (fo=3, routed)           0.644     6.239    firstfib_reg_reg[0]
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.765 r  secondfib_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.774    secondfib_reg_reg[3]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  secondfib_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    secondfib_reg_reg[7]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  secondfib_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    secondfib_reg_reg[11]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  secondfib_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    secondfib_reg_reg[15]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  secondfib_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    secondfib_reg_reg[19]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  secondfib_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    secondfib_reg_reg[23]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.458 r  secondfib_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    secondfib_reg_reg[27]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.771 r  secondfib_reg_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.771    firstfib_next[31]
    SLICE_X1Y31          FDRE                                         r  secondfib_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509     9.850    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  secondfib_reg_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.110    
                         clock uncertainty           -0.035    10.075    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.065    10.140    secondfib_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 secondfib_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.637ns  (logic 1.849ns (70.129%)  route 0.788ns (29.871%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618    10.139    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  secondfib_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.459    10.598 r  secondfib_reg_reg[5]/Q
                         net (fo=3, routed)           0.788    11.386    secondfib_reg[5]
    SLICE_X0Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.893 r  firstfib_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    firstfib_reg_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  firstfib_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    firstfib_reg_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  firstfib_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    firstfib_reg_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  firstfib_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    firstfib_reg_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  firstfib_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.349    firstfib_reg_reg[20]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  firstfib_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.463    firstfib_reg_reg[24]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.776 r  firstfib_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.776    firstfib_reg_reg[28]_i_1_n_4
    SLICE_X0Y31          FDRE                                         r  firstfib_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  firstfib_reg_reg[31]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.062    15.151    firstfib_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 1.905ns (74.478%)  route 0.653ns (25.522%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  firstfib_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  firstfib_reg_reg[0]/Q
                         net (fo=3, routed)           0.644     6.239    firstfib_reg_reg[0]
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.765 r  secondfib_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.774    secondfib_reg_reg[3]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  secondfib_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    secondfib_reg_reg[7]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  secondfib_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    secondfib_reg_reg[11]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  secondfib_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    secondfib_reg_reg[15]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  secondfib_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    secondfib_reg_reg[19]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  secondfib_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    secondfib_reg_reg[23]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.458 r  secondfib_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    secondfib_reg_reg[27]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.697 r  secondfib_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.697    firstfib_next[30]
    SLICE_X1Y31          FDRE                                         r  secondfib_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509     9.850    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  secondfib_reg_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.110    
                         clock uncertainty           -0.035    10.075    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.065    10.140    secondfib_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 secondfib_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.563ns  (logic 1.775ns (69.267%)  route 0.788ns (30.733%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618    10.139    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  secondfib_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.459    10.598 r  secondfib_reg_reg[5]/Q
                         net (fo=3, routed)           0.788    11.386    secondfib_reg[5]
    SLICE_X0Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.893 r  firstfib_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    firstfib_reg_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  firstfib_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    firstfib_reg_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  firstfib_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    firstfib_reg_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  firstfib_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    firstfib_reg_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  firstfib_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.349    firstfib_reg_reg[20]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  firstfib_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.463    firstfib_reg_reg[24]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.702 r  firstfib_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.702    firstfib_reg_reg[28]_i_1_n_5
    SLICE_X0Y31          FDRE                                         r  firstfib_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  firstfib_reg_reg[30]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.062    15.151    firstfib_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 1.889ns (74.317%)  route 0.653ns (25.683%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  firstfib_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  firstfib_reg_reg[0]/Q
                         net (fo=3, routed)           0.644     6.239    firstfib_reg_reg[0]
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.765 r  secondfib_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.774    secondfib_reg_reg[3]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  secondfib_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    secondfib_reg_reg[7]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  secondfib_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    secondfib_reg_reg[11]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  secondfib_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    secondfib_reg_reg[15]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  secondfib_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    secondfib_reg_reg[19]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  secondfib_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    secondfib_reg_reg[23]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.458 r  secondfib_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.458    secondfib_reg_reg[27]_i_1_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.681 r  secondfib_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.681    firstfib_next[28]
    SLICE_X1Y31          FDRE                                         r  secondfib_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509     9.850    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  secondfib_reg_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.110    
                         clock uncertainty           -0.035    10.075    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.065    10.140    secondfib_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 1.886ns (74.287%)  route 0.653ns (25.713%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 9.849 - 5.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  firstfib_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  firstfib_reg_reg[0]/Q
                         net (fo=3, routed)           0.644     6.239    firstfib_reg_reg[0]
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.765 r  secondfib_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.774    secondfib_reg_reg[3]_i_1_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  secondfib_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.888    secondfib_reg_reg[7]_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  secondfib_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.002    secondfib_reg_reg[11]_i_1_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.116 r  secondfib_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.116    secondfib_reg_reg[15]_i_1_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.230 r  secondfib_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    secondfib_reg_reg[19]_i_1_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  secondfib_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    secondfib_reg_reg[23]_i_1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.678 r  secondfib_reg_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.678    firstfib_next[25]
    SLICE_X1Y30          FDRE                                         r  secondfib_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508     9.849    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  secondfib_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.109    
                         clock uncertainty           -0.035    10.074    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.065    10.139    secondfib_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         10.139    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 secondfib_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.547ns  (logic 1.759ns (69.074%)  route 0.788ns (30.926%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618    10.139    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  secondfib_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.459    10.598 r  secondfib_reg_reg[5]/Q
                         net (fo=3, routed)           0.788    11.386    secondfib_reg[5]
    SLICE_X0Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.893 r  firstfib_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    firstfib_reg_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  firstfib_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    firstfib_reg_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  firstfib_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    firstfib_reg_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  firstfib_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    firstfib_reg_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  firstfib_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.349    firstfib_reg_reg[20]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  firstfib_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.463    firstfib_reg_reg[24]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.686 r  firstfib_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.686    firstfib_reg_reg[28]_i_1_n_7
    SLICE_X0Y31          FDRE                                         r  firstfib_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  firstfib_reg_reg[28]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.062    15.151    firstfib_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 secondfib_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.544ns  (logic 1.756ns (69.037%)  route 0.788ns (30.963%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.618    10.139    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  secondfib_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.459    10.598 r  secondfib_reg_reg[5]/Q
                         net (fo=3, routed)           0.788    11.386    secondfib_reg[5]
    SLICE_X0Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.893 r  firstfib_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.893    firstfib_reg_reg[4]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  firstfib_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.007    firstfib_reg_reg[8]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  firstfib_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.121    firstfib_reg_reg[12]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  firstfib_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.235    firstfib_reg_reg[16]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  firstfib_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.349    firstfib_reg_reg[20]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.683 r  firstfib_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.683    firstfib_reg_reg[24]_i_1_n_6
    SLICE_X0Y30          FDRE                                         r  firstfib_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  firstfib_reg_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    15.150    firstfib_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                  2.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 secondfib_reg_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.423ns  (logic 0.254ns (60.018%)  route 0.169ns (39.982%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     6.471    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  secondfib_reg_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.146     6.617 r  secondfib_reg_reg[31]/Q
                         net (fo=2, routed)           0.169     6.786    secondfib_reg[31]
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.045     6.831 r  secondfib_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     6.831    secondfib_reg[31]_i_2_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.894 r  secondfib_reg_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.894    firstfib_next[31]
    SLICE_X1Y31          FDRE                                         r  secondfib_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.857     6.984    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  secondfib_reg_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.471    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.112     6.583    secondfib_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.894    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 secondfib_reg_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.435ns  (logic 0.254ns (58.336%)  route 0.181ns (41.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     6.468    clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  secondfib_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.146     6.614 r  secondfib_reg_reg[15]/Q
                         net (fo=3, routed)           0.181     6.796    secondfib_reg[15]
    SLICE_X1Y27          LUT2 (Prop_lut2_I1_O)        0.045     6.841 r  secondfib_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     6.841    secondfib_reg[15]_i_2_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.904 r  secondfib_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.904    firstfib_next[15]
    SLICE_X1Y27          FDRE                                         r  secondfib_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.853     6.980    clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  secondfib_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.468    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.112     6.580    secondfib_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.580    
                         arrival time                           6.904    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 secondfib_reg_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.435ns  (logic 0.254ns (58.336%)  route 0.181ns (41.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     6.466    clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  secondfib_reg_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.146     6.612 r  secondfib_reg_reg[11]/Q
                         net (fo=3, routed)           0.181     6.794    secondfib_reg[11]
    SLICE_X1Y26          LUT2 (Prop_lut2_I1_O)        0.045     6.839 r  secondfib_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     6.839    secondfib_reg[11]_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.902 r  secondfib_reg_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.902    firstfib_next[11]
    SLICE_X1Y26          FDRE                                         r  secondfib_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.851     6.978    clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  secondfib_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.112     6.578    secondfib_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.578    
                         arrival time                           6.902    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 secondfib_reg_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.435ns  (logic 0.254ns (58.336%)  route 0.181ns (41.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 6.981 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     6.468    clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  secondfib_reg_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.146     6.614 r  secondfib_reg_reg[19]/Q
                         net (fo=3, routed)           0.181     6.796    secondfib_reg[19]
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.045     6.841 r  secondfib_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     6.841    secondfib_reg[19]_i_2_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.904 r  secondfib_reg_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.904    firstfib_next[19]
    SLICE_X1Y28          FDRE                                         r  secondfib_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.854     6.981    clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  secondfib_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.468    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.112     6.580    secondfib_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.580    
                         arrival time                           6.904    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 secondfib_reg_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.435ns  (logic 0.254ns (58.336%)  route 0.181ns (41.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     6.469    clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  secondfib_reg_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.146     6.615 r  secondfib_reg_reg[23]/Q
                         net (fo=3, routed)           0.181     6.797    secondfib_reg[23]
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.045     6.842 r  secondfib_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     6.842    secondfib_reg[23]_i_2_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.905 r  secondfib_reg_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.905    firstfib_next[23]
    SLICE_X1Y29          FDRE                                         r  secondfib_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     6.982    clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  secondfib_reg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.469    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.112     6.581    secondfib_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.905    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 secondfib_reg_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.435ns  (logic 0.254ns (58.336%)  route 0.181ns (41.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     6.470    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  secondfib_reg_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.146     6.616 r  secondfib_reg_reg[27]/Q
                         net (fo=3, routed)           0.181     6.798    secondfib_reg[27]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.045     6.843 r  secondfib_reg[27]_i_2/O
                         net (fo=1, routed)           0.000     6.843    secondfib_reg[27]_i_2_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.906 r  secondfib_reg_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.906    firstfib_next[27]
    SLICE_X1Y30          FDRE                                         r  secondfib_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     6.983    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  secondfib_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.470    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.112     6.582    secondfib_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.906    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 secondfib_reg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.435ns  (logic 0.254ns (58.336%)  route 0.181ns (41.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.582     6.465    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  secondfib_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.146     6.611 r  secondfib_reg_reg[3]/Q
                         net (fo=3, routed)           0.181     6.793    secondfib_reg[3]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045     6.838 r  secondfib_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     6.838    secondfib_reg[3]_i_2_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.901 r  secondfib_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.901    firstfib_next[3]
    SLICE_X1Y24          FDRE                                         r  secondfib_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     6.977    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  secondfib_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.112     6.577    secondfib_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.901    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 secondfib_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.435ns  (logic 0.254ns (58.336%)  route 0.181ns (41.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.582     6.465    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  secondfib_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.146     6.611 r  secondfib_reg_reg[7]/Q
                         net (fo=3, routed)           0.181     6.793    secondfib_reg[7]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.045     6.838 r  secondfib_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     6.838    secondfib_reg[7]_i_2_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.901 r  secondfib_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.901    firstfib_next[7]
    SLICE_X1Y25          FDRE                                         r  secondfib_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     6.977    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  secondfib_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.465    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.112     6.577    secondfib_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.901    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  firstfib_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  firstfib_reg_reg[15]/Q
                         net (fo=3, routed)           0.184     1.793    firstfib_reg_reg[15]
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  firstfib_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.838    firstfib_reg[12]_i_2_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.901 r  firstfib_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    firstfib_reg_reg[12]_i_1_n_4
    SLICE_X0Y27          FDRE                                         r  firstfib_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  firstfib_reg_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     1.573    firstfib_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  firstfib_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  firstfib_reg_reg[7]/Q
                         net (fo=3, routed)           0.184     1.790    firstfib_reg_reg[7]
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.045     1.835 r  firstfib_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.835    firstfib_reg[4]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.898 r  firstfib_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    firstfib_reg_reg[4]_i_1_n_4
    SLICE_X0Y25          FDRE                                         r  firstfib_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  firstfib_reg_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    firstfib_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    firstfib_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    firstfib_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26    firstfib_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    firstfib_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    firstfib_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    firstfib_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    firstfib_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    firstfib_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    firstfib_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    secondfib_reg_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    secondfib_reg_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    secondfib_reg_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    secondfib_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    secondfib_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    secondfib_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    secondfib_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    secondfib_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    secondfib_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    secondfib_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    firstfib_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    firstfib_reg_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    firstfib_reg_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    firstfib_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    firstfib_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    firstfib_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26    firstfib_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    firstfib_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    firstfib_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    firstfib_reg_reg[14]/C



