/*
 * #############################################################################
 * # DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!  #
 * #############################################################################
 *  This file was automatically generated using the following command:
 *    sxra c_header --namespace CatsonVersion1Registers -o connectivity_syscfg_7000_7799.h ../../catson_registers_secure_without_sxips_ASSY4.6_modified_amykyta.xml --set-top MAP_CATSON.CONNECTIVITY_SYSCFG_7000_7799
 * -----------------------------------------------------------------------------
 */
#ifndef CONNECTIVITY_SYSCFG_7000_7799__H
#define CONNECTIVITY_SYSCFG_7000_7799__H

#ifndef __KERNEL__
#include <stdint.h>
#endif

#ifdef __cplusplus
    namespace CatsonVersion1Registers {
#endif

/*
 * Register: SYSTEM_CONFIG7000
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7000_REG_OFFSET    0x00000000u

#define SYSTEM_CONFIG7000__RST_CAN_0_N_bp    0u
#define SYSTEM_CONFIG7000__RST_CAN_0_N_bm    0x00000001u
#define SYSTEM_CONFIG7000__RST_CAN_0_N_bc    1u

/*
 * Register: SYSTEM_CONFIG7005
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7005_REG_OFFSET    0x00008000u

#define SYSTEM_CONFIG7005__CLKEN_CANSS_bp    0u
#define SYSTEM_CONFIG7005__CLKEN_CANSS_bm    0x00000001u
#define SYSTEM_CONFIG7005__CLKEN_CANSS_bc    1u

/*
 * Register: SYSTEM_CONFIG7010
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7010_REG_OFFSET    0x00010000u

#define SYSTEM_CONFIG7010__RST_CAN_1_N_bp    0u
#define SYSTEM_CONFIG7010__RST_CAN_1_N_bm    0x00000001u
#define SYSTEM_CONFIG7010__RST_CAN_1_N_bc    1u

/*
 * Register: SYSTEM_CONFIG7050
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7050_REG_OFFSET    0x00050000u

#define SYSTEM_CONFIG7050__RST_PCIE_0_CONTROLLER_N_bp    0u
#define SYSTEM_CONFIG7050__RST_PCIE_0_CONTROLLER_N_bm    0x00000001u
#define SYSTEM_CONFIG7050__RST_PCIE_0_CONTROLLER_N_bc    1u

/*
 * Register: SYSTEM_CONFIG7055
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7055_REG_OFFSET    0x00058000u

#define SYSTEM_CONFIG7055__CLKEN_PCIE_0_bp    0u
#define SYSTEM_CONFIG7055__CLKEN_PCIE_0_bm    0x00000001u
#define SYSTEM_CONFIG7055__CLKEN_PCIE_0_bc    1u

/*
 * Register: SYSTEM_CONFIG7070
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7070_REG_OFFSET    0x00070000u

#define SYSTEM_CONFIG7070__RST_GMAC_0_APP_N_bp    0u
#define SYSTEM_CONFIG7070__RST_GMAC_0_APP_N_bm    0x00000001u
#define SYSTEM_CONFIG7070__RST_GMAC_0_APP_N_bc    1u
#define SYSTEM_CONFIG7070__RST_GMAC_0_CTRL_N_bp    1u
#define SYSTEM_CONFIG7070__RST_GMAC_0_CTRL_N_bm    0x00000002u
#define SYSTEM_CONFIG7070__RST_GMAC_0_CTRL_N_bc    1u

/*
 * Register: SYSTEM_CONFIG7075
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7075_REG_OFFSET    0x00078000u

#define SYSTEM_CONFIG7075__CLKEN_GMAC_0_bp    0u
#define SYSTEM_CONFIG7075__CLKEN_GMAC_0_bm    0x00000001u
#define SYSTEM_CONFIG7075__CLKEN_GMAC_0_bc    1u

/*
 * Register: SYSTEM_CONFIG7080
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7080_REG_OFFSET    0x00080000u

#define SYSTEM_CONFIG7080__RST_GMAC_1_APP_N_bp    0u
#define SYSTEM_CONFIG7080__RST_GMAC_1_APP_N_bm    0x00000001u
#define SYSTEM_CONFIG7080__RST_GMAC_1_APP_N_bc    1u
#define SYSTEM_CONFIG7080__RST_GMAC_1_CTRL_N_bp    1u
#define SYSTEM_CONFIG7080__RST_GMAC_1_CTRL_N_bm    0x00000002u
#define SYSTEM_CONFIG7080__RST_GMAC_1_CTRL_N_bc    1u

/*
 * Register: SYSTEM_CONFIG7085
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7085_REG_OFFSET    0x00088000u

#define SYSTEM_CONFIG7085__CLKEN_GMAC_1_bp    0u
#define SYSTEM_CONFIG7085__CLKEN_GMAC_1_bm    0x00000001u
#define SYSTEM_CONFIG7085__CLKEN_GMAC_1_bc    1u

/*
 * Register: SYSTEM_CONFIG7090
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7090_REG_OFFSET    0x00090000u

#define SYSTEM_CONFIG7090__RST_MIPHY_0_GLOBAL_N_bp    0u
#define SYSTEM_CONFIG7090__RST_MIPHY_0_GLOBAL_N_bm    0x00000001u
#define SYSTEM_CONFIG7090__RST_MIPHY_0_GLOBAL_N_bc    1u
#define SYSTEM_CONFIG7090__RST_MIPHY_0_OSC_N_bp    1u
#define SYSTEM_CONFIG7090__RST_MIPHY_0_OSC_N_bm    0x00000002u
#define SYSTEM_CONFIG7090__RST_MIPHY_0_OSC_N_bc    1u
#define SYSTEM_CONFIG7090__RST_PCIE_0_PIPE_N_bp    2u
#define SYSTEM_CONFIG7090__RST_PCIE_0_PIPE_N_bm    0x00000004u
#define SYSTEM_CONFIG7090__RST_PCIE_0_PIPE_N_bc    1u
#define SYSTEM_CONFIG7090__RST_CPL_L0_N_bp    4u
#define SYSTEM_CONFIG7090__RST_CPL_L0_N_bm    0x00000010u
#define SYSTEM_CONFIG7090__RST_CPL_L0_N_bc    1u
#define SYSTEM_CONFIG7090__RST_CPL_L1_N_bp    5u
#define SYSTEM_CONFIG7090__RST_CPL_L1_N_bm    0x00000020u
#define SYSTEM_CONFIG7090__RST_CPL_L1_N_bc    1u
#define SYSTEM_CONFIG7090__RST_CPL_L2_N_bp    6u
#define SYSTEM_CONFIG7090__RST_CPL_L2_N_bm    0x00000040u
#define SYSTEM_CONFIG7090__RST_CPL_L2_N_bc    1u
#define SYSTEM_CONFIG7090__RST_CPL_EXT_P1_TX_N_bp    7u
#define SYSTEM_CONFIG7090__RST_CPL_EXT_P1_TX_N_bm    0x00000080u
#define SYSTEM_CONFIG7090__RST_CPL_EXT_P1_TX_N_bc    1u
#define SYSTEM_CONFIG7090__RST_CPL_EXT_P2_TX_N_bp    8u
#define SYSTEM_CONFIG7090__RST_CPL_EXT_P2_TX_N_bm    0x00000100u
#define SYSTEM_CONFIG7090__RST_CPL_EXT_P2_TX_N_bc    1u
#define SYSTEM_CONFIG7090__RST_CPL_EXT_P3_TX_N_bp    9u
#define SYSTEM_CONFIG7090__RST_CPL_EXT_P3_TX_N_bm    0x00000200u
#define SYSTEM_CONFIG7090__RST_CPL_EXT_P3_TX_N_bc    1u

/*
 * Register: SYSTEM_CONFIG7095
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7095_REG_OFFSET    0x00098000u

#define SYSTEM_CONFIG7095__CLKEN_MIPHY_0_bp    0u
#define SYSTEM_CONFIG7095__CLKEN_MIPHY_0_bm    0x00000001u
#define SYSTEM_CONFIG7095__CLKEN_MIPHY_0_bc    1u
#define SYSTEM_CONFIG7095__MIPHY0_CS_CLK_REF_INT_EN_bp    1u
#define SYSTEM_CONFIG7095__MIPHY0_CS_CLK_REF_INT_EN_bm    0x00000002u
#define SYSTEM_CONFIG7095__MIPHY0_CS_CLK_REF_INT_EN_bc    1u

/*
 * Register: SYSTEM_CONFIG7100
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7100_REG_OFFSET    0x000A0000u

#define SYSTEM_CONFIG7100__RST_MIPHY_1_GLOBAL_N_bp    0u
#define SYSTEM_CONFIG7100__RST_MIPHY_1_GLOBAL_N_bm    0x00000001u
#define SYSTEM_CONFIG7100__RST_MIPHY_1_GLOBAL_N_bc    1u
#define SYSTEM_CONFIG7100__RST_MIPHY_1_OSC_N_bp    1u
#define SYSTEM_CONFIG7100__RST_MIPHY_1_OSC_N_bm    0x00000002u
#define SYSTEM_CONFIG7100__RST_MIPHY_1_OSC_N_bc    1u
#define SYSTEM_CONFIG7100__RST_SGMII_0_N_bp    2u
#define SYSTEM_CONFIG7100__RST_SGMII_0_N_bm    0x00000004u
#define SYSTEM_CONFIG7100__RST_SGMII_0_N_bc    1u
#define SYSTEM_CONFIG7100__RST_MODEM_LINK_L0_EXT1_APPLI_N_bp    3u
#define SYSTEM_CONFIG7100__RST_MODEM_LINK_L0_EXT1_APPLI_N_bm    0x00000008u
#define SYSTEM_CONFIG7100__RST_MODEM_LINK_L0_EXT1_APPLI_N_bc    1u

/*
 * Register: SYSTEM_CONFIG7105
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7105_REG_OFFSET    0x000A8000u

#define SYSTEM_CONFIG7105__CLKEN_MIPHY_1_bp    0u
#define SYSTEM_CONFIG7105__CLKEN_MIPHY_1_bm    0x00000001u
#define SYSTEM_CONFIG7105__CLKEN_MIPHY_1_bc    1u
#define SYSTEM_CONFIG7105__MIPHY1_CS_CLK_REF_INT_EN_bp    1u
#define SYSTEM_CONFIG7105__MIPHY1_CS_CLK_REF_INT_EN_bm    0x00000002u
#define SYSTEM_CONFIG7105__MIPHY1_CS_CLK_REF_INT_EN_bc    1u

/*
 * Register: SYSTEM_CONFIG7110
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7110_REG_OFFSET    0x000B0000u

#define SYSTEM_CONFIG7110__RST_MIPHY_2_GLOBAL_N_bp    0u
#define SYSTEM_CONFIG7110__RST_MIPHY_2_GLOBAL_N_bm    0x00000001u
#define SYSTEM_CONFIG7110__RST_MIPHY_2_GLOBAL_N_bc    1u
#define SYSTEM_CONFIG7110__RST_MIPHY_2_OSC_N_bp    1u
#define SYSTEM_CONFIG7110__RST_MIPHY_2_OSC_N_bm    0x00000002u
#define SYSTEM_CONFIG7110__RST_MIPHY_2_OSC_N_bc    1u
#define SYSTEM_CONFIG7110__RST_SGMII_1_N_bp    2u
#define SYSTEM_CONFIG7110__RST_SGMII_1_N_bm    0x00000004u
#define SYSTEM_CONFIG7110__RST_SGMII_1_N_bc    1u
#define SYSTEM_CONFIG7110__RST_MODEM_LINK_L1_EXT1_APPLI_N_bp    3u
#define SYSTEM_CONFIG7110__RST_MODEM_LINK_L1_EXT1_APPLI_N_bm    0x00000008u
#define SYSTEM_CONFIG7110__RST_MODEM_LINK_L1_EXT1_APPLI_N_bc    1u

/*
 * Register: SYSTEM_CONFIG7115
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7115_REG_OFFSET    0x000B8000u

#define SYSTEM_CONFIG7115__CLKEN_MIPHY_2_bp    0u
#define SYSTEM_CONFIG7115__CLKEN_MIPHY_2_bm    0x00000001u
#define SYSTEM_CONFIG7115__CLKEN_MIPHY_2_bc    1u
#define SYSTEM_CONFIG7115__MIPHY2_CS_CLK_REF_INT_EN_bp    1u
#define SYSTEM_CONFIG7115__MIPHY2_CS_CLK_REF_INT_EN_bm    0x00000002u
#define SYSTEM_CONFIG7115__MIPHY2_CS_CLK_REF_INT_EN_bc    1u

/*
 * Register: SYSTEM_CONFIG7400
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7400_REG_OFFSET    0x00130000u

#define SYSTEM_CONFIG7400__PCIE_0_APP_INIT_RST_bp    1u
#define SYSTEM_CONFIG7400__PCIE_0_APP_INIT_RST_bm    0x00000002u
#define SYSTEM_CONFIG7400__PCIE_0_APP_INIT_RST_bc    1u
#define SYSTEM_CONFIG7400__PCIE_0_APP_LTSSM_ENABLE_bp    2u
#define SYSTEM_CONFIG7400__PCIE_0_APP_LTSSM_ENABLE_bm    0x00000004u
#define SYSTEM_CONFIG7400__PCIE_0_APP_LTSSM_ENABLE_bc    1u
#define SYSTEM_CONFIG7400__PCIE_0_APP_REQ_RETRY_EN_bp    3u
#define SYSTEM_CONFIG7400__PCIE_0_APP_REQ_RETRY_EN_bm    0x00000008u
#define SYSTEM_CONFIG7400__PCIE_0_APP_REQ_RETRY_EN_bc    1u
#define SYSTEM_CONFIG7400__PCIE_0_SYS_INT_bp    4u
#define SYSTEM_CONFIG7400__PCIE_0_SYS_INT_bm    0x00000010u
#define SYSTEM_CONFIG7400__PCIE_0_SYS_INT_bc    1u
#define SYSTEM_CONFIG7400__PCIE_0_DEBUG_BUS_SEL_bp    5u
#define SYSTEM_CONFIG7400__PCIE_0_DEBUG_BUS_SEL_bm    0x00000060u
#define SYSTEM_CONFIG7400__PCIE_0_DEBUG_BUS_SEL_bc    2u

/*
 * Register: SYSTEM_CONFIG7401
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7401_REG_OFFSET    0x00130004u

#define SYSTEM_CONFIG7401__RST_PCIE_0_CFG_PME_MSI_INT_bp    0u
#define SYSTEM_CONFIG7401__RST_PCIE_0_CFG_PME_MSI_INT_bm    0x00000001u
#define SYSTEM_CONFIG7401__RST_PCIE_0_CFG_PME_MSI_INT_bc    1u

/*
 * Register: SYSTEM_CONFIG7402
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7402_REG_OFFSET    0x00130008u

#define SYSTEM_CONFIG7402__RST_PCIE_0_CFG_AER_RC_ERR_MSI_INT_bp    0u
#define SYSTEM_CONFIG7402__RST_PCIE_0_CFG_AER_RC_ERR_MSI_INT_bm    0x00000001u
#define SYSTEM_CONFIG7402__RST_PCIE_0_CFG_AER_RC_ERR_MSI_INT_bc    1u

/*
 * Register: SYSTEM_CONFIG7403
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7403_REG_OFFSET    0x0013000Cu

#define SYSTEM_CONFIG7403__RST_PCIE_0_CFG_SYS_ERR_RC_INT_bp    0u
#define SYSTEM_CONFIG7403__RST_PCIE_0_CFG_SYS_ERR_RC_INT_bm    0x00000001u
#define SYSTEM_CONFIG7403__RST_PCIE_0_CFG_SYS_ERR_RC_INT_bc    1u

/*
 * Register: SYSTEM_CONFIG7404
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7404_REG_OFFSET    0x00130010u

#define SYSTEM_CONFIG7404__PCIE_0_DISABLE_INITN_RESYNC_bp    0u
#define SYSTEM_CONFIG7404__PCIE_0_DISABLE_INITN_RESYNC_bm    0x00000001u
#define SYSTEM_CONFIG7404__PCIE_0_DISABLE_INITN_RESYNC_bc    1u
#define SYSTEM_CONFIG7404__PCIE_0_AXI_SLV_RRESP_CLR_bp    1u
#define SYSTEM_CONFIG7404__PCIE_0_AXI_SLV_RRESP_CLR_bm    0x00000002u
#define SYSTEM_CONFIG7404__PCIE_0_AXI_SLV_RRESP_CLR_bc    1u
#define SYSTEM_CONFIG7404__PCIE_0_AXI_SLV_BRESP_CLR_bp    2u
#define SYSTEM_CONFIG7404__PCIE_0_AXI_SLV_BRESP_CLR_bm    0x00000004u
#define SYSTEM_CONFIG7404__PCIE_0_AXI_SLV_BRESP_CLR_bc    1u

/*
 * Register: SYSTEM_CONFIG7408
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7408_REG_OFFSET    0x00130020u

#define SYSTEM_CONFIG7408__GMAC_0_ATI_CHKSUM_CTRL_bp    0u
#define SYSTEM_CONFIG7408__GMAC_0_ATI_CHKSUM_CTRL_bm    0x00000003u
#define SYSTEM_CONFIG7408__GMAC_0_ATI_CHKSUM_CTRL_bc    2u
#define SYSTEM_CONFIG7408__GMAC_0_ATI_CRC_REPL_CTRL_bp    2u
#define SYSTEM_CONFIG7408__GMAC_0_ATI_CRC_REPL_CTRL_bm    0x00000004u
#define SYSTEM_CONFIG7408__GMAC_0_ATI_CRC_REPL_CTRL_bc    1u
#define SYSTEM_CONFIG7408__GMAC_0_ATI_SA_CTRL_bp    3u
#define SYSTEM_CONFIG7408__GMAC_0_ATI_SA_CTRL_bm    0x00000038u
#define SYSTEM_CONFIG7408__GMAC_0_ATI_SA_CTRL_bc    3u
#define SYSTEM_CONFIG7408__GMAC_0_ATI_VLAN_CTRL_bp    6u
#define SYSTEM_CONFIG7408__GMAC_0_ATI_VLAN_CTRL_bm    0x000000C0u
#define SYSTEM_CONFIG7408__GMAC_0_ATI_VLAN_CTRL_bc    2u
#define SYSTEM_CONFIG7408__GMAC_0_SEL_CLK125M_bp    8u
#define SYSTEM_CONFIG7408__GMAC_0_SEL_CLK125M_bm    0x00000100u
#define SYSTEM_CONFIG7408__GMAC_0_SEL_CLK125M_bc    1u

/*
 * Register: SYSTEM_CONFIG7409
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7409_REG_OFFSET    0x00130024u

#define SYSTEM_CONFIG7409__RST_EPHY_N_bp    0u
#define SYSTEM_CONFIG7409__RST_EPHY_N_bm    0x00000001u
#define SYSTEM_CONFIG7409__RST_EPHY_N_bc    1u
#define SYSTEM_CONFIG7409__EPHY_0_FREE_125M_CLK_EPHY_SEL_bp    1u
#define SYSTEM_CONFIG7409__EPHY_0_FREE_125M_CLK_EPHY_SEL_bm    0x00000002u
#define SYSTEM_CONFIG7409__EPHY_0_FREE_125M_CLK_EPHY_SEL_bc    1u
#define SYSTEM_CONFIG7409__EPHY_0_REF_CLOCK_SEL_bp    2u
#define SYSTEM_CONFIG7409__EPHY_0_REF_CLOCK_SEL_bm    0x0000001Cu
#define SYSTEM_CONFIG7409__EPHY_0_REF_CLOCK_SEL_bc    3u
#define SYSTEM_CONFIG7409__EPHY_0_LED0_SEL_bp    5u
#define SYSTEM_CONFIG7409__EPHY_0_LED0_SEL_bm    0x00000060u
#define SYSTEM_CONFIG7409__EPHY_0_LED0_SEL_bc    2u
#define SYSTEM_CONFIG7409__EPHY_0_LED1_SEL_bp    8u
#define SYSTEM_CONFIG7409__EPHY_0_LED1_SEL_bm    0x00000700u
#define SYSTEM_CONFIG7409__EPHY_0_LED1_SEL_bc    3u

/*
 * Register: SYSTEM_CONFIG7410
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7410_REG_OFFSET    0x00130028u

#define SYSTEM_CONFIG7410__SEL_PCIE_DEBUG_BUS_bp    0u
#define SYSTEM_CONFIG7410__SEL_PCIE_DEBUG_BUS_bm    0x00000001u
#define SYSTEM_CONFIG7410__SEL_PCIE_DEBUG_BUS_bc    1u
#define SYSTEM_CONFIG7410__SEL_MIPHY0_DEBUG_BUS_bp    1u
#define SYSTEM_CONFIG7410__SEL_MIPHY0_DEBUG_BUS_bm    0x00000006u
#define SYSTEM_CONFIG7410__SEL_MIPHY0_DEBUG_BUS_bc    2u
#define SYSTEM_CONFIG7410__SEL_MIPHY1_DEBUG_BUS_bp    3u
#define SYSTEM_CONFIG7410__SEL_MIPHY1_DEBUG_BUS_bm    0x00000008u
#define SYSTEM_CONFIG7410__SEL_MIPHY1_DEBUG_BUS_bc    1u
#define SYSTEM_CONFIG7410__SEL_MIPHY2_DEBUG_BUS_bp    4u
#define SYSTEM_CONFIG7410__SEL_MIPHY2_DEBUG_BUS_bm    0x00000010u
#define SYSTEM_CONFIG7410__SEL_MIPHY2_DEBUG_BUS_bc    1u

/*
 * Register: SYSTEM_CONFIG7416
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7416_REG_OFFSET    0x00130040u

#define SYSTEM_CONFIG7416__MIPHY0_PLL_VCODIV_RATIO_bp    0u
#define SYSTEM_CONFIG7416__MIPHY0_PLL_VCODIV_RATIO_bm    0x00000007u
#define SYSTEM_CONFIG7416__MIPHY0_PLL_VCODIV_RATIO_bc    3u
#define SYSTEM_CONFIG7416__MIPHY0_PLL_VCODIV_PUP_bp    3u
#define SYSTEM_CONFIG7416__MIPHY0_PLL_VCODIV_PUP_bm    0x00000008u
#define SYSTEM_CONFIG7416__MIPHY0_PLL_VCODIV_PUP_bc    1u
#define SYSTEM_CONFIG7416__MIPHY0_PLL_SSC_EN_bp    4u
#define SYSTEM_CONFIG7416__MIPHY0_PLL_SSC_EN_bm    0x00000010u
#define SYSTEM_CONFIG7416__MIPHY0_PLL_SSC_EN_bc    1u
#define SYSTEM_CONFIG7416__MIPHY0_CS_CLK_FREF_DIG_EN_bp    5u
#define SYSTEM_CONFIG7416__MIPHY0_CS_CLK_FREF_DIG_EN_bm    0x00000020u
#define SYSTEM_CONFIG7416__MIPHY0_CS_CLK_FREF_DIG_EN_bc    1u
#define SYSTEM_CONFIG7416__MIPHY0_CS_REFDIV_RATIO_bp    6u
#define SYSTEM_CONFIG7416__MIPHY0_CS_REFDIV_RATIO_bm    0x000000C0u
#define SYSTEM_CONFIG7416__MIPHY0_CS_REFDIV_RATIO_bc    2u
#define SYSTEM_CONFIG7416__MIPHY0_CS_PCIREFGEN_EN_bp    8u
#define SYSTEM_CONFIG7416__MIPHY0_CS_PCIREFGEN_EN_bm    0x00000100u
#define SYSTEM_CONFIG7416__MIPHY0_CS_PCIREFGEN_EN_bc    1u
#define SYSTEM_CONFIG7416__MIPHY0_RC_IBIAS_PUP_bp    9u
#define SYSTEM_CONFIG7416__MIPHY0_RC_IBIAS_PUP_bm    0x00000200u
#define SYSTEM_CONFIG7416__MIPHY0_RC_IBIAS_PUP_bc    1u

/*
 * Register: SYSTEM_CONFIG7417
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7417_REG_OFFSET    0x00130044u

#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_OUTPUT_EN_bp    0u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_OUTPUT_EN_bm    0x00000001u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_OUTPUT_EN_bc    1u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_C0_bp    1u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_C0_bm    0x0000007Eu
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_C0_bc    6u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_C1_bp    7u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_C1_bm    0x00001F80u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_C1_bc    6u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_CM1_bp    13u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_CM1_bm    0x0007E000u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_CM1_bc    6u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_DIFF_bp    19u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_DIFF_bm    0x01F80000u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_DIFF_bc    6u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_POLARITY_bp    25u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_POLARITY_bm    0x02000000u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_POLARITY_bc    1u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_OFF_bp    26u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_OFF_bm    0x04000000u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_TX_OFF_bc    1u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_POWER_MODE_bp    27u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_POWER_MODE_bm    0x38000000u
#define SYSTEM_CONFIG7417__MIPHY0_EXT_P1_POWER_MODE_bc    3u

/*
 * Register: SYSTEM_CONFIG7418
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7418_REG_OFFSET    0x00130048u

#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_SIGDET_PUP_bp    0u
#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_SIGDET_PUP_bm    0x00000001u
#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_SIGDET_PUP_bc    1u
#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_CAL_EN_bp    1u
#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_CAL_EN_bm    0x00000002u
#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_CAL_EN_bc    1u
#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_POLARITY_bp    2u
#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_POLARITY_bc    1u
#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_OFF_bp    3u
#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_OFF_bm    0x00000008u
#define SYSTEM_CONFIG7418__MIPHY0_EXT_P1_RX_OFF_bc    1u

/*
 * Register: SYSTEM_CONFIG7419
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7419_REG_OFFSET    0x0013004Cu

#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_OUTPUT_EN_bp    0u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_OUTPUT_EN_bm    0x00000001u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_OUTPUT_EN_bc    1u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_OFF_bp    1u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_OFF_bm    0x00000002u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_OFF_bc    1u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_POLARITY_bp    2u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_POLARITY_bc    1u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_POWER_MODE_bp    3u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_POWER_MODE_bm    0x00000038u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_POWER_MODE_bc    3u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_C0_bp    8u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_C0_bm    0x00003F00u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_C0_bc    6u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_C1_bp    14u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_C1_bm    0x000FC000u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_C1_bc    6u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_CM1_bp    20u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_CM1_bm    0x03F00000u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_CM1_bc    6u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_DIFF_bp    26u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_DIFF_bm    0xFC000000u
#define SYSTEM_CONFIG7419__MIPHY0_EXT_P2_TX_DIFF_bc    6u

/*
 * Register: SYSTEM_CONFIG7420
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7420_REG_OFFSET    0x00130050u

#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_SIGDET_PUP_bp    0u
#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_SIGDET_PUP_bm    0x00000001u
#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_SIGDET_PUP_bc    1u
#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_CAL_EN_bp    1u
#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_CAL_EN_bm    0x00000002u
#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_CAL_EN_bc    1u
#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_POLARITY_bp    2u
#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_POLARITY_bc    1u
#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_OFF_bp    3u
#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_OFF_bm    0x00000008u
#define SYSTEM_CONFIG7420__MIPHY0_EXT_P2_RX_OFF_bc    1u

/*
 * Register: SYSTEM_CONFIG7421
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7421_REG_OFFSET    0x00130054u

#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_OUTPUT_EN_bp    0u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_OUTPUT_EN_bm    0x00000001u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_OUTPUT_EN_bc    1u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_OFF_bp    1u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_OFF_bm    0x00000002u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_OFF_bc    1u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_POLARITY_bp    2u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_POLARITY_bc    1u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_POWER_MODE_bp    3u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_POWER_MODE_bm    0x00000038u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_POWER_MODE_bc    3u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_C0_bp    8u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_C0_bm    0x00003F00u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_C0_bc    6u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_C1_bp    14u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_C1_bm    0x000FC000u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_C1_bc    6u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_CM1_bp    20u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_CM1_bm    0x03F00000u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_CM1_bc    6u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_DIFF_bp    26u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_DIFF_bm    0xFC000000u
#define SYSTEM_CONFIG7421__MIPHY0_EXT_P3_TX_DIFF_bc    6u

/*
 * Register: SYSTEM_CONFIG7422
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7422_REG_OFFSET    0x00130058u

#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_SIGDET_PUP_bp    0u
#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_SIGDET_PUP_bm    0x00000001u
#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_SIGDET_PUP_bc    1u
#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_CAL_EN_bp    1u
#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_CAL_EN_bm    0x00000002u
#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_CAL_EN_bc    1u
#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_POLARITY_bp    2u
#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_POLARITY_bc    1u
#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_OFF_bp    3u
#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_OFF_bm    0x00000008u
#define SYSTEM_CONFIG7422__MIPHY0_EXT_P3_RX_OFF_bc    1u

/*
 * Register: SYSTEM_CONFIG7423
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7423_REG_OFFSET    0x0013005Cu

#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_PUP_bp    0u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_PUP_bm    0x00000001u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_PUP_bc    1u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_VREG_CTRL_bp    1u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_VREG_CTRL_bm    0x00000006u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_VREG_CTRL_bc    2u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_EN_bp    3u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_EN_bm    0x00000008u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_EN_bc    1u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_SEL_bp    4u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_SEL_bm    0x00000030u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_SEL_bc    2u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_GND_PRG_bp    6u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_GND_PRG_bm    0x00000040u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_GND_PRG_bc    1u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_VDD_PRG_bp    7u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_VDD_PRG_bm    0x00000080u
#define SYSTEM_CONFIG7423__MIPHY0_PRG1_PCI_TEST_VDD_PRG_bc    1u

/*
 * Register: SYSTEM_CONFIG7424
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7424_REG_OFFSET    0x00130060u

#define SYSTEM_CONFIG7424__MIPHY0_EXT_MIPHY_CTRL_bp    0u
#define SYSTEM_CONFIG7424__MIPHY0_EXT_MIPHY_CTRL_bm    0x00000001u
#define SYSTEM_CONFIG7424__MIPHY0_EXT_MIPHY_CTRL_bc    1u
#define SYSTEM_CONFIG7424__MIPHY0_LANE_EN_bp    1u
#define SYSTEM_CONFIG7424__MIPHY0_LANE_EN_bm    0x00000002u
#define SYSTEM_CONFIG7424__MIPHY0_LANE_EN_bc    1u

/*
 * Register: SYSTEM_CONFIG7425
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7425_REG_OFFSET    0x00130064u

#define SYSTEM_CONFIG7425__MIPHY0_DIV_RATIO_bp    0u
#define SYSTEM_CONFIG7425__MIPHY0_DIV_RATIO_bm    0x00000003u
#define SYSTEM_CONFIG7425__MIPHY0_DIV_RATIO_bc    2u

/*
 * Register: SYSTEM_CONFIG7428
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7428_REG_OFFSET    0x00130070u

#define SYSTEM_CONFIG7428__MIPHY1_PLL_VCODIV_RATIO_bp    0u
#define SYSTEM_CONFIG7428__MIPHY1_PLL_VCODIV_RATIO_bm    0x00000007u
#define SYSTEM_CONFIG7428__MIPHY1_PLL_VCODIV_RATIO_bc    3u
#define SYSTEM_CONFIG7428__MIPHY1_PLL_VCODIV_PUP_bp    3u
#define SYSTEM_CONFIG7428__MIPHY1_PLL_VCODIV_PUP_bm    0x00000008u
#define SYSTEM_CONFIG7428__MIPHY1_PLL_VCODIV_PUP_bc    1u
#define SYSTEM_CONFIG7428__MIPHY1_PLL_SSC_EN_bp    4u
#define SYSTEM_CONFIG7428__MIPHY1_PLL_SSC_EN_bm    0x00000010u
#define SYSTEM_CONFIG7428__MIPHY1_PLL_SSC_EN_bc    1u
#define SYSTEM_CONFIG7428__MIPHY1_CS_CLK_FREF_DIG_EN_bp    5u
#define SYSTEM_CONFIG7428__MIPHY1_CS_CLK_FREF_DIG_EN_bm    0x00000020u
#define SYSTEM_CONFIG7428__MIPHY1_CS_CLK_FREF_DIG_EN_bc    1u
#define SYSTEM_CONFIG7428__MIPHY1_CS_REFDIV_RATIO_bp    6u
#define SYSTEM_CONFIG7428__MIPHY1_CS_REFDIV_RATIO_bm    0x000000C0u
#define SYSTEM_CONFIG7428__MIPHY1_CS_REFDIV_RATIO_bc    2u
#define SYSTEM_CONFIG7428__MIPHY1_RC_IBIAS_PUP_bp    9u
#define SYSTEM_CONFIG7428__MIPHY1_RC_IBIAS_PUP_bm    0x00000200u
#define SYSTEM_CONFIG7428__MIPHY1_RC_IBIAS_PUP_bc    1u

/*
 * Register: SYSTEM_CONFIG7429
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7429_REG_OFFSET    0x00130074u

#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_OUTPUT_EN_bp    0u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_OUTPUT_EN_bm    0x00000001u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_OUTPUT_EN_bc    1u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_POLARITY_bp    2u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_POLARITY_bc    1u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_POWER_MODE_bp    3u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_POWER_MODE_bm    0x00000038u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_POWER_MODE_bc    3u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_C0_bp    8u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_C0_bm    0x00003F00u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_C0_bc    6u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_C1_bp    14u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_C1_bm    0x000FC000u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_C1_bc    6u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_CM1_bp    20u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_CM1_bm    0x03F00000u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_CM1_bc    6u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_DIFF_bp    26u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_DIFF_bm    0xFC000000u
#define SYSTEM_CONFIG7429__MIPHY1_SGMII_TX_DIFF_bc    6u

/*
 * Register: SYSTEM_CONFIG7430
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7430_REG_OFFSET    0x00130078u

#define SYSTEM_CONFIG7430__MIPHY1_SGMII_RX_CAL_EN_bp    1u
#define SYSTEM_CONFIG7430__MIPHY1_SGMII_RX_CAL_EN_bm    0x00000002u
#define SYSTEM_CONFIG7430__MIPHY1_SGMII_RX_CAL_EN_bc    1u
#define SYSTEM_CONFIG7430__MIPHY1_SGMII_RX_POLARITY_bp    2u
#define SYSTEM_CONFIG7430__MIPHY1_SGMII_RX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7430__MIPHY1_SGMII_RX_POLARITY_bc    1u

/*
 * Register: SYSTEM_CONFIG7431
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7431_REG_OFFSET    0x0013007Cu

#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_OUTPUT_EN_bp    0u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_OUTPUT_EN_bm    0x00000001u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_OUTPUT_EN_bc    1u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_OFF_bp    1u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_OFF_bm    0x00000002u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_OFF_bc    1u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_POLARITY_bp    2u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_POLARITY_bc    1u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_POWER_MODE_bp    3u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_POWER_MODE_bm    0x00000038u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_POWER_MODE_bc    3u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_C0_bp    8u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_C0_bm    0x00003F00u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_C0_bc    6u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_C1_bp    14u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_C1_bm    0x000FC000u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_C1_bc    6u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_CM1_bp    20u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_CM1_bm    0x03F00000u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_CM1_bc    6u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_DIFF_bp    26u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_DIFF_bm    0xFC000000u
#define SYSTEM_CONFIG7431__MIPHY1_EXT1_TX_DIFF_bc    6u

/*
 * Register: SYSTEM_CONFIG7432
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7432_REG_OFFSET    0x00130080u

#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_SIGDET_PUP_bp    0u
#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_SIGDET_PUP_bm    0x00000001u
#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_SIGDET_PUP_bc    1u
#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_CAL_EN_bp    1u
#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_CAL_EN_bm    0x00000002u
#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_CAL_EN_bc    1u
#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_POLARITY_bp    2u
#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_POLARITY_bc    1u
#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_OFF_bp    3u
#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_OFF_bm    0x00000008u
#define SYSTEM_CONFIG7432__MIPHY1_EXT1_RX_OFF_bc    1u

/*
 * Register: SYSTEM_CONFIG7435
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7435_REG_OFFSET    0x0013008Cu

#define SYSTEM_CONFIG7435__MIPHY1_EXT_MIPHY_CTRL_bp    0u
#define SYSTEM_CONFIG7435__MIPHY1_EXT_MIPHY_CTRL_bm    0x00000003u
#define SYSTEM_CONFIG7435__MIPHY1_EXT_MIPHY_CTRL_bc    2u

/*
 * Register: SYSTEM_CONFIG7436
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7436_REG_OFFSET    0x00130090u

#define SYSTEM_CONFIG7436__MIPHY1_DIV_RATIO_bp    0u
#define SYSTEM_CONFIG7436__MIPHY1_DIV_RATIO_bm    0x00000003u
#define SYSTEM_CONFIG7436__MIPHY1_DIV_RATIO_bc    2u

/*
 * Register: SYSTEM_CONFIG7437
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7437_REG_OFFSET    0x00130094u

#define SYSTEM_CONFIG7437__MIPHY2_PLL_VCODIV_RATIO_bp    0u
#define SYSTEM_CONFIG7437__MIPHY2_PLL_VCODIV_RATIO_bm    0x00000007u
#define SYSTEM_CONFIG7437__MIPHY2_PLL_VCODIV_RATIO_bc    3u
#define SYSTEM_CONFIG7437__MIPHY2_PLL_VCODIV_PUP_bp    3u
#define SYSTEM_CONFIG7437__MIPHY2_PLL_VCODIV_PUP_bm    0x00000008u
#define SYSTEM_CONFIG7437__MIPHY2_PLL_VCODIV_PUP_bc    1u
#define SYSTEM_CONFIG7437__MIPHY2_PLL_SSC_EN_bp    4u
#define SYSTEM_CONFIG7437__MIPHY2_PLL_SSC_EN_bm    0x00000010u
#define SYSTEM_CONFIG7437__MIPHY2_PLL_SSC_EN_bc    1u
#define SYSTEM_CONFIG7437__MIPHY2_CS_CLK_FREF_DIG_EN_bp    5u
#define SYSTEM_CONFIG7437__MIPHY2_CS_CLK_FREF_DIG_EN_bm    0x00000020u
#define SYSTEM_CONFIG7437__MIPHY2_CS_CLK_FREF_DIG_EN_bc    1u
#define SYSTEM_CONFIG7437__MIPHY2_CS_REFDIV_RATIO_bp    6u
#define SYSTEM_CONFIG7437__MIPHY2_CS_REFDIV_RATIO_bm    0x000000C0u
#define SYSTEM_CONFIG7437__MIPHY2_CS_REFDIV_RATIO_bc    2u
#define SYSTEM_CONFIG7437__MIPHY2_RC_IBIAS_PUP_bp    9u
#define SYSTEM_CONFIG7437__MIPHY2_RC_IBIAS_PUP_bm    0x00000200u
#define SYSTEM_CONFIG7437__MIPHY2_RC_IBIAS_PUP_bc    1u

/*
 * Register: SYSTEM_CONFIG7438
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7438_REG_OFFSET    0x00130098u

#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_OUTPUT_EN_bp    0u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_OUTPUT_EN_bm    0x00000001u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_OUTPUT_EN_bc    1u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_POLARITY_bp    2u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_POLARITY_bc    1u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_POWER_MODE_bp    3u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_POWER_MODE_bm    0x00000038u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_POWER_MODE_bc    3u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_C0_bp    8u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_C0_bm    0x00003F00u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_C0_bc    6u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_C1_bp    14u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_C1_bm    0x000FC000u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_C1_bc    6u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_CM1_bp    20u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_CM1_bm    0x03F00000u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_CM1_bc    6u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_DIFF_bp    26u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_DIFF_bm    0xFC000000u
#define SYSTEM_CONFIG7438__MIPHY2_SGMII_TX_DIFF_bc    6u

/*
 * Register: SYSTEM_CONFIG7439
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7439_REG_OFFSET    0x0013009Cu

#define SYSTEM_CONFIG7439__MIPHY2_SGMII_RX_CAL_EN_bp    1u
#define SYSTEM_CONFIG7439__MIPHY2_SGMII_RX_CAL_EN_bm    0x00000002u
#define SYSTEM_CONFIG7439__MIPHY2_SGMII_RX_CAL_EN_bc    1u
#define SYSTEM_CONFIG7439__MIPHY2_SGMII_RX_POLARITY_bp    2u
#define SYSTEM_CONFIG7439__MIPHY2_SGMII_RX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7439__MIPHY2_SGMII_RX_POLARITY_bc    1u

/*
 * Register: SYSTEM_CONFIG7440
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7440_REG_OFFSET    0x001300A0u

#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_OUTPUT_EN_bp    0u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_OUTPUT_EN_bm    0x00000001u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_OUTPUT_EN_bc    1u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_OFF_bp    1u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_OFF_bm    0x00000002u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_OFF_bc    1u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_POLARITY_bp    2u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_POLARITY_bc    1u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_POWER_MODE_bp    3u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_POWER_MODE_bm    0x00000038u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_POWER_MODE_bc    3u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_C0_bp    8u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_C0_bm    0x00003F00u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_C0_bc    6u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_C1_bp    14u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_C1_bm    0x000FC000u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_C1_bc    6u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_CM1_bp    20u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_CM1_bm    0x03F00000u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_CM1_bc    6u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_DIFF_bp    26u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_DIFF_bm    0xFC000000u
#define SYSTEM_CONFIG7440__MIPHY2_EXT1_TX_DIFF_bc    6u

/*
 * Register: SYSTEM_CONFIG7441
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7441_REG_OFFSET    0x001300A4u

#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_SIGDET_PUP_bp    0u
#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_SIGDET_PUP_bm    0x00000001u
#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_SIGDET_PUP_bc    1u
#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_CAL_EN_bp    1u
#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_CAL_EN_bm    0x00000002u
#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_CAL_EN_bc    1u
#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_POLARITY_bp    2u
#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_POLARITY_bm    0x00000004u
#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_POLARITY_bc    1u
#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_OFF_bp    3u
#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_OFF_bm    0x00000008u
#define SYSTEM_CONFIG7441__MIPHY2_EXT1_RX_OFF_bc    1u

/*
 * Register: SYSTEM_CONFIG7444
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7444_REG_OFFSET    0x001300B0u

#define SYSTEM_CONFIG7444__MIPHY2_EXT_MIPHY_CTRL_bp    0u
#define SYSTEM_CONFIG7444__MIPHY2_EXT_MIPHY_CTRL_bm    0x00000003u
#define SYSTEM_CONFIG7444__MIPHY2_EXT_MIPHY_CTRL_bc    2u

/*
 * Register: SYSTEM_CONFIG7445
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7445_REG_OFFSET    0x001300B4u

#define SYSTEM_CONFIG7445__MIPHY2_DIV_RATIO_bp    0u
#define SYSTEM_CONFIG7445__MIPHY2_DIV_RATIO_bm    0x00000003u
#define SYSTEM_CONFIG7445__MIPHY2_DIV_RATIO_bc    2u

/*
 * Register: SYSTEM_CONFIG7447
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7447_REG_OFFSET    0x001300BCu

#define SYSTEM_CONFIG7447__CONNECTIVITY_CONFIG_VERIF_1_bp    0u
#define SYSTEM_CONFIG7447__CONNECTIVITY_CONFIG_VERIF_1_bm    0xFFFFFFFFu
#define SYSTEM_CONFIG7447__CONNECTIVITY_CONFIG_VERIF_1_bc    32u

/*
 * Register: SYSTEM_CONFIG7448
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7448_REG_OFFSET    0x001300C0u

#define SYSTEM_CONFIG7448__CONNECTIVITY_CONFIG_VERIF_2_bp    0u
#define SYSTEM_CONFIG7448__CONNECTIVITY_CONFIG_VERIF_2_bm    0xFFFFFFFFu
#define SYSTEM_CONFIG7448__CONNECTIVITY_CONFIG_VERIF_2_bc    32u

/*
 * Register: SYSTEM_CONFIG7449
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7449_REG_OFFSET    0x001300C4u

#define SYSTEM_CONFIG7449__CONNECTIVITY_CONFIG_VERIF_3_bp    0u
#define SYSTEM_CONFIG7449__CONNECTIVITY_CONFIG_VERIF_3_bm    0xFFFFFFFFu
#define SYSTEM_CONFIG7449__CONNECTIVITY_CONFIG_VERIF_3_bc    32u

/*
 * Register: SYSTEM_STATUS7452
 *   Offset is absolute
 */
#define SYSTEM_STATUS7452_REG_OFFSET    0x001300D0u

#define SYSTEM_STATUS7452__ECC_SINGLE_ERROR_IT_STS_bp    0u
#define SYSTEM_STATUS7452__ECC_SINGLE_ERROR_IT_STS_bm    0x0000000Fu
#define SYSTEM_STATUS7452__ECC_SINGLE_ERROR_IT_STS_bc    4u
#define SYSTEM_STATUS7452__ECC_DOUBLE_ERROR_IT_STS_bp    4u
#define SYSTEM_STATUS7452__ECC_DOUBLE_ERROR_IT_STS_bm    0x000000F0u
#define SYSTEM_STATUS7452__ECC_DOUBLE_ERROR_IT_STS_bc    4u

/*
 * Register: SYSTEM_CONFIG7453
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7453_REG_OFFSET    0x001300D4u

#define SYSTEM_CONFIG7453__ECC_SINGLE_ERROR_IT_CLR_bp    0u
#define SYSTEM_CONFIG7453__ECC_SINGLE_ERROR_IT_CLR_bm    0x0000000Fu
#define SYSTEM_CONFIG7453__ECC_SINGLE_ERROR_IT_CLR_bc    4u
#define SYSTEM_CONFIG7453__ECC_DOUBLE_ERROR_IT_CLR_bp    4u
#define SYSTEM_CONFIG7453__ECC_DOUBLE_ERROR_IT_CLR_bm    0x000000F0u
#define SYSTEM_CONFIG7453__ECC_DOUBLE_ERROR_IT_CLR_bc    4u

/*
 * Register: SYSTEM_CONFIG7454
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7454_REG_OFFSET    0x001300D8u

#define SYSTEM_CONFIG7454__ECC_SINGLE_ERROR_IT_SET_bp    0u
#define SYSTEM_CONFIG7454__ECC_SINGLE_ERROR_IT_SET_bm    0x0000000Fu
#define SYSTEM_CONFIG7454__ECC_SINGLE_ERROR_IT_SET_bc    4u
#define SYSTEM_CONFIG7454__ECC_DOUBLE_ERROR_IT_SET_bp    4u
#define SYSTEM_CONFIG7454__ECC_DOUBLE_ERROR_IT_SET_bm    0x000000F0u
#define SYSTEM_CONFIG7454__ECC_DOUBLE_ERROR_IT_SET_bc    4u

/*
 * Register: SYSTEM_STATUS7455
 *   Offset is absolute
 */
#define SYSTEM_STATUS7455_REG_OFFSET    0x001300DCu

#define SYSTEM_STATUS7455__ECC_SINGLE_ERROR_ITM_STS_bp    0u
#define SYSTEM_STATUS7455__ECC_SINGLE_ERROR_ITM_STS_bm    0x0000000Fu
#define SYSTEM_STATUS7455__ECC_SINGLE_ERROR_ITM_STS_bc    4u
#define SYSTEM_STATUS7455__ECC_DOUBLE_ERROR_ITM_STS_bp    4u
#define SYSTEM_STATUS7455__ECC_DOUBLE_ERROR_ITM_STS_bm    0x000000F0u
#define SYSTEM_STATUS7455__ECC_DOUBLE_ERROR_ITM_STS_bc    4u

/*
 * Register: SYSTEM_CONFIG7456
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7456_REG_OFFSET    0x001300E0u

#define SYSTEM_CONFIG7456__ECC_SINGLE_ERROR_ITM_CLR_bp    0u
#define SYSTEM_CONFIG7456__ECC_SINGLE_ERROR_ITM_CLR_bm    0x0000000Fu
#define SYSTEM_CONFIG7456__ECC_SINGLE_ERROR_ITM_CLR_bc    4u
#define SYSTEM_CONFIG7456__ECC_DOUBLE_ERROR_ITM_CLR_bp    4u
#define SYSTEM_CONFIG7456__ECC_DOUBLE_ERROR_ITM_CLR_bm    0x000000F0u
#define SYSTEM_CONFIG7456__ECC_DOUBLE_ERROR_ITM_CLR_bc    4u

/*
 * Register: SYSTEM_CONFIG7457
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7457_REG_OFFSET    0x001300E4u

#define SYSTEM_CONFIG7457__ECC_SINGLE_ERROR_ITM_SET_bp    0u
#define SYSTEM_CONFIG7457__ECC_SINGLE_ERROR_ITM_SET_bm    0x0000000Fu
#define SYSTEM_CONFIG7457__ECC_SINGLE_ERROR_ITM_SET_bc    4u
#define SYSTEM_CONFIG7457__ECC_DOUBLE_ERROR_ITM_SET_bp    4u
#define SYSTEM_CONFIG7457__ECC_DOUBLE_ERROR_ITM_SET_bm    0x000000F0u
#define SYSTEM_CONFIG7457__ECC_DOUBLE_ERROR_ITM_SET_bc    4u

/*
 * Register: SYSTEM_STATUS7458
 *   Offset is absolute
 */
#define SYSTEM_STATUS7458_REG_OFFSET    0x001300E8u

#define SYSTEM_STATUS7458__ECC_SINGLE_ERROR_NB_bp    0u
#define SYSTEM_STATUS7458__ECC_SINGLE_ERROR_NB_bm    0x0000FFFFu
#define SYSTEM_STATUS7458__ECC_SINGLE_ERROR_NB_bc    16u
#define SYSTEM_STATUS7458__ECC_DOUBLE_ERROR_NB_bp    16u
#define SYSTEM_STATUS7458__ECC_DOUBLE_ERROR_NB_bm    0xFFFF0000u
#define SYSTEM_STATUS7458__ECC_DOUBLE_ERROR_NB_bc    16u

/*
 * Register: SYSTEM_CONFIG7459
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7459_REG_OFFSET    0x001300ECu

#define SYSTEM_CONFIG7459__ECC_SINGLE_ERROR_CNT_RST_bp    0u
#define SYSTEM_CONFIG7459__ECC_SINGLE_ERROR_CNT_RST_bm    0x00000001u
#define SYSTEM_CONFIG7459__ECC_SINGLE_ERROR_CNT_RST_bc    1u
#define SYSTEM_CONFIG7459__ECC_DOUBLE_ERROR_CNT_RST_bp    1u
#define SYSTEM_CONFIG7459__ECC_DOUBLE_ERROR_CNT_RST_bm    0x00000002u
#define SYSTEM_CONFIG7459__ECC_DOUBLE_ERROR_CNT_RST_bc    1u

/*
 * Register: SYSTEM_CONFIG7460
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7460_REG_OFFSET    0x001300F0u

#define SYSTEM_CONFIG7460__ECC_BYPASS_MODE_bp    0u
#define SYSTEM_CONFIG7460__ECC_BYPASS_MODE_bm    0x00000001u
#define SYSTEM_CONFIG7460__ECC_BYPASS_MODE_bc    1u
#define SYSTEM_CONFIG7460__ECC_TEST_SER_MODE_bp    1u
#define SYSTEM_CONFIG7460__ECC_TEST_SER_MODE_bm    0x00000002u
#define SYSTEM_CONFIG7460__ECC_TEST_SER_MODE_bc    1u

/*
 * Register: SYSTEM_STATUS7464
 *   Offset is absolute
 */
#define SYSTEM_STATUS7464_REG_OFFSET    0x00130100u

#define SYSTEM_STATUS7464__PCIE_0_PM_DSTATE_bp    0u
#define SYSTEM_STATUS7464__PCIE_0_PM_DSTATE_bm    0x00000007u
#define SYSTEM_STATUS7464__PCIE_0_PM_DSTATE_bc    3u
#define SYSTEM_STATUS7464__PCIE_0_CFG_HW_AUTO_SP_DIS_bp    4u
#define SYSTEM_STATUS7464__PCIE_0_CFG_HW_AUTO_SP_DIS_bm    0x00000010u
#define SYSTEM_STATUS7464__PCIE_0_CFG_HW_AUTO_SP_DIS_bc    1u
#define SYSTEM_STATUS7464__PCIE_0_MSI_CTRL_INT_bp    6u
#define SYSTEM_STATUS7464__PCIE_0_MSI_CTRL_INT_bm    0x00000040u
#define SYSTEM_STATUS7464__PCIE_0_MSI_CTRL_INT_bc    1u
#define SYSTEM_STATUS7464__PCIE_0_LINK_RST_INT_bp    7u
#define SYSTEM_STATUS7464__PCIE_0_LINK_RST_INT_bm    0x00000080u
#define SYSTEM_STATUS7464__PCIE_0_LINK_RST_INT_bc    1u
#define SYSTEM_STATUS7464__PCIE_0_INTD_INTERRUPT_bp    8u
#define SYSTEM_STATUS7464__PCIE_0_INTD_INTERRUPT_bm    0x00000100u
#define SYSTEM_STATUS7464__PCIE_0_INTD_INTERRUPT_bc    1u
#define SYSTEM_STATUS7464__PCIE_0_INTC_INTERRUPT_bp    9u
#define SYSTEM_STATUS7464__PCIE_0_INTC_INTERRUPT_bm    0x00000200u
#define SYSTEM_STATUS7464__PCIE_0_INTC_INTERRUPT_bc    1u
#define SYSTEM_STATUS7464__PCIE_0_INTB_INTERRUPT_bp    10u
#define SYSTEM_STATUS7464__PCIE_0_INTB_INTERRUPT_bm    0x00000400u
#define SYSTEM_STATUS7464__PCIE_0_INTB_INTERRUPT_bc    1u
#define SYSTEM_STATUS7464__PCIE_0_INTA_INTERRUPT_bp    11u
#define SYSTEM_STATUS7464__PCIE_0_INTA_INTERRUPT_bm    0x00000800u
#define SYSTEM_STATUS7464__PCIE_0_INTA_INTERRUPT_bc    1u
#define SYSTEM_STATUS7464__PCIE_0_CFG_PME_INT_bp    12u
#define SYSTEM_STATUS7464__PCIE_0_CFG_PME_INT_bm    0x00001000u
#define SYSTEM_STATUS7464__PCIE_0_CFG_PME_INT_bc    1u
#define SYSTEM_STATUS7464__PCIE_0_CFG_AER_RC_ERR_INT_bp    13u
#define SYSTEM_STATUS7464__PCIE_0_CFG_AER_RC_ERR_INT_bm    0x00002000u
#define SYSTEM_STATUS7464__PCIE_0_CFG_AER_RC_ERR_INT_bc    1u
#define SYSTEM_STATUS7464__PCIE_0_RADM_Q_NOT_EMPTY_bp    14u
#define SYSTEM_STATUS7464__PCIE_0_RADM_Q_NOT_EMPTY_bm    0x00004000u
#define SYSTEM_STATUS7464__PCIE_0_RADM_Q_NOT_EMPTY_bc    1u
#define SYSTEM_STATUS7464__PCIE_0_RADM_QOVERFLOW_bp    15u
#define SYSTEM_STATUS7464__PCIE_0_RADM_QOVERFLOW_bm    0x00008000u
#define SYSTEM_STATUS7464__PCIE_0_RADM_QOVERFLOW_bc    1u
#define SYSTEM_STATUS7464__PCIE_0_AXICAF_ENABLE_BIT_OUT_bp    16u
#define SYSTEM_STATUS7464__PCIE_0_AXICAF_ENABLE_BIT_OUT_bm    0x00010000u
#define SYSTEM_STATUS7464__PCIE_0_AXICAF_ENABLE_BIT_OUT_bc    1u

/*
 * Register: SYSTEM_STATUS7465
 *   Offset is absolute
 */
#define SYSTEM_STATUS7465_REG_OFFSET    0x00130104u

#define SYSTEM_STATUS7465__PCIE_0_AXI_SLV_RRESP_bp    0u
#define SYSTEM_STATUS7465__PCIE_0_AXI_SLV_RRESP_bm    0x00000003u
#define SYSTEM_STATUS7465__PCIE_0_AXI_SLV_RRESP_bc    2u
#define SYSTEM_STATUS7465__PCIE_0_AXI_SLV_BRESP_bp    2u
#define SYSTEM_STATUS7465__PCIE_0_AXI_SLV_BRESP_bm    0x0000000Cu
#define SYSTEM_STATUS7465__PCIE_0_AXI_SLV_BRESP_bc    2u

/*
 * Register: SYSTEM_STATUS7466
 *   Offset is absolute
 */
#define SYSTEM_STATUS7466_REG_OFFSET    0x00130108u

#define SYSTEM_STATUS7466__PCIE0_CFG_PME_MSI_INT_STS_bp    0u
#define SYSTEM_STATUS7466__PCIE0_CFG_PME_MSI_INT_STS_bm    0x00000001u
#define SYSTEM_STATUS7466__PCIE0_CFG_PME_MSI_INT_STS_bc    1u
#define SYSTEM_STATUS7466__PCIE0_CFG_AER_RC_ERR_MSI_INT_STS_bp    1u
#define SYSTEM_STATUS7466__PCIE0_CFG_AER_RC_ERR_MSI_INT_STS_bm    0x00000002u
#define SYSTEM_STATUS7466__PCIE0_CFG_AER_RC_ERR_MSI_INT_STS_bc    1u
#define SYSTEM_STATUS7466__PCIE0_CFG_SYS_ERR_RC_INT_STS_bp    2u
#define SYSTEM_STATUS7466__PCIE0_CFG_SYS_ERR_RC_INT_STS_bm    0x00000004u
#define SYSTEM_STATUS7466__PCIE0_CFG_SYS_ERR_RC_INT_STS_bc    1u

/*
 * Register: SYSTEM_STATUS7468
 *   Offset is absolute
 */
#define SYSTEM_STATUS7468_REG_OFFSET    0x00130110u

#define SYSTEM_STATUS7468__EPHY_0_PORB_bp    0u
#define SYSTEM_STATUS7468__EPHY_0_PORB_bm    0x00000001u
#define SYSTEM_STATUS7468__EPHY_0_PORB_bc    1u
#define SYSTEM_STATUS7468__EPHY_0_PPS_bp    1u
#define SYSTEM_STATUS7468__EPHY_0_PPS_bm    0x00000006u
#define SYSTEM_STATUS7468__EPHY_0_PPS_bc    2u
#define SYSTEM_STATUS7468__EPHY_0_PLL_LOCK_bp    3u
#define SYSTEM_STATUS7468__EPHY_0_PLL_LOCK_bm    0x00000008u
#define SYSTEM_STATUS7468__EPHY_0_PLL_LOCK_bc    1u

/*
 * Register: SYSTEM_STATUS7470
 *   Offset is absolute
 */
#define SYSTEM_STATUS7470_REG_OFFSET    0x00130118u

#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_DONE_bp    0u
#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_DONE_bm    0x00000001u
#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_DONE_bc    1u
#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_STOP_bp    1u
#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_STOP_bm    0x00000002u
#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_STOP_bc    1u
#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_BUSY_bp    2u
#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_BUSY_bm    0x00000004u
#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_BUSY_bc    1u
#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_ERROR_bp    3u
#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_ERROR_bm    0x00000008u
#define SYSTEM_STATUS7470__MIPHY0_P1_INIT_REG_ERROR_bc    1u
#define SYSTEM_STATUS7470__MIPHY0_P1_HFC_READY_bp    4u
#define SYSTEM_STATUS7470__MIPHY0_P1_HFC_READY_bm    0x00000010u
#define SYSTEM_STATUS7470__MIPHY0_P1_HFC_READY_bc    1u
#define SYSTEM_STATUS7470__MIPHY0_RX_POWER_ON_bp    5u
#define SYSTEM_STATUS7470__MIPHY0_RX_POWER_ON_bm    0x00000020u
#define SYSTEM_STATUS7470__MIPHY0_RX_POWER_ON_bc    1u

/*
 * Register: SYSTEM_STATUS7471
 *   Offset is absolute
 */
#define SYSTEM_STATUS7471_REG_OFFSET    0x0013011Cu

#define SYSTEM_STATUS7471__MIPHY0_P1_POWER_REACH_bp    0u
#define SYSTEM_STATUS7471__MIPHY0_P1_POWER_REACH_bm    0x00000001u
#define SYSTEM_STATUS7471__MIPHY0_P1_POWER_REACH_bc    1u
#define SYSTEM_STATUS7471__MIPHY0_P1_PHY_READY_bp    1u
#define SYSTEM_STATUS7471__MIPHY0_P1_PHY_READY_bm    0x00000002u
#define SYSTEM_STATUS7471__MIPHY0_P1_PHY_READY_bc    1u
#define SYSTEM_STATUS7471__MIPHY0_P1_SYNCCHARDET_bp    2u
#define SYSTEM_STATUS7471__MIPHY0_P1_SYNCCHARDET_bm    0x00000004u
#define SYSTEM_STATUS7471__MIPHY0_P1_SYNCCHARDET_bc    1u
#define SYSTEM_STATUS7471__MIPHY0_P1_BADSYNCCHARDET_bp    3u
#define SYSTEM_STATUS7471__MIPHY0_P1_BADSYNCCHARDET_bm    0x00000008u
#define SYSTEM_STATUS7471__MIPHY0_P1_BADSYNCCHARDET_bc    1u
#define SYSTEM_STATUS7471__MIPHY0_P1_RX_BIT_LOCKED_bp    4u
#define SYSTEM_STATUS7471__MIPHY0_P1_RX_BIT_LOCKED_bm    0x00000010u
#define SYSTEM_STATUS7471__MIPHY0_P1_RX_BIT_LOCKED_bc    1u
#define SYSTEM_STATUS7471__MIPHY0_P1_RX_SYMBOL_LOCKED_bp    5u
#define SYSTEM_STATUS7471__MIPHY0_P1_RX_SYMBOL_LOCKED_bm    0x00000020u
#define SYSTEM_STATUS7471__MIPHY0_P1_RX_SYMBOL_LOCKED_bc    1u
#define SYSTEM_STATUS7471__MIPHY0_P1_RX_CAL_COMPLETED_bp    6u
#define SYSTEM_STATUS7471__MIPHY0_P1_RX_CAL_COMPLETED_bm    0x00000040u
#define SYSTEM_STATUS7471__MIPHY0_P1_RX_CAL_COMPLETED_bc    1u
#define SYSTEM_STATUS7471__MIPHY0_P1_SIGDET_bp    7u
#define SYSTEM_STATUS7471__MIPHY0_P1_SIGDET_bm    0x00000080u
#define SYSTEM_STATUS7471__MIPHY0_P1_SIGDET_bc    1u
#define SYSTEM_STATUS7471__MIPHY0_P1_SIGDET_RAW_bp    8u
#define SYSTEM_STATUS7471__MIPHY0_P1_SIGDET_RAW_bm    0x00000100u
#define SYSTEM_STATUS7471__MIPHY0_P1_SIGDET_RAW_bc    1u
#define SYSTEM_STATUS7471__MIPHY0_P1_SIGDET_DIG_bp    9u
#define SYSTEM_STATUS7471__MIPHY0_P1_SIGDET_DIG_bm    0x00000200u
#define SYSTEM_STATUS7471__MIPHY0_P1_SIGDET_DIG_bc    1u
#define SYSTEM_STATUS7471__MIPHY0_P1_DECODE_ERROR_bp    10u
#define SYSTEM_STATUS7471__MIPHY0_P1_DECODE_ERROR_bm    0x00000C00u
#define SYSTEM_STATUS7471__MIPHY0_P1_DECODE_ERROR_bc    2u
#define SYSTEM_STATUS7471__MIPHY0_P1_TX_COMZC_MOD_bp    12u
#define SYSTEM_STATUS7471__MIPHY0_P1_TX_COMZC_MOD_bm    0x0000F000u
#define SYSTEM_STATUS7471__MIPHY0_P1_TX_COMZC_MOD_bc    4u
#define SYSTEM_STATUS7471__MIPHY0_P1_AT_OK_bp    16u
#define SYSTEM_STATUS7471__MIPHY0_P1_AT_OK_bm    0x00010000u
#define SYSTEM_STATUS7471__MIPHY0_P1_AT_OK_bc    1u

/*
 * Register: SYSTEM_STATUS7472
 *   Offset is absolute
 */
#define SYSTEM_STATUS7472_REG_OFFSET    0x00130120u

#define SYSTEM_STATUS7472__MIPHY0_P2_POWER_REACH_bp    0u
#define SYSTEM_STATUS7472__MIPHY0_P2_POWER_REACH_bm    0x00000001u
#define SYSTEM_STATUS7472__MIPHY0_P2_POWER_REACH_bc    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_PHY_READY_bp    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_PHY_READY_bm    0x00000002u
#define SYSTEM_STATUS7472__MIPHY0_P2_PHY_READY_bc    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_SYNCCHARDET_bp    2u
#define SYSTEM_STATUS7472__MIPHY0_P2_SYNCCHARDET_bm    0x00000004u
#define SYSTEM_STATUS7472__MIPHY0_P2_SYNCCHARDET_bc    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_BADSYNCCHARDET_bp    3u
#define SYSTEM_STATUS7472__MIPHY0_P2_BADSYNCCHARDET_bm    0x00000008u
#define SYSTEM_STATUS7472__MIPHY0_P2_BADSYNCCHARDET_bc    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_RX_BIT_LOCKED_bp    4u
#define SYSTEM_STATUS7472__MIPHY0_P2_RX_BIT_LOCKED_bm    0x00000010u
#define SYSTEM_STATUS7472__MIPHY0_P2_RX_BIT_LOCKED_bc    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_RX_SYMBOL_LOCKED_bp    5u
#define SYSTEM_STATUS7472__MIPHY0_P2_RX_SYMBOL_LOCKED_bm    0x00000020u
#define SYSTEM_STATUS7472__MIPHY0_P2_RX_SYMBOL_LOCKED_bc    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_RX_CAL_COMPLETED_bp    6u
#define SYSTEM_STATUS7472__MIPHY0_P2_RX_CAL_COMPLETED_bm    0x00000040u
#define SYSTEM_STATUS7472__MIPHY0_P2_RX_CAL_COMPLETED_bc    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_SIGDET_bp    7u
#define SYSTEM_STATUS7472__MIPHY0_P2_SIGDET_bm    0x00000080u
#define SYSTEM_STATUS7472__MIPHY0_P2_SIGDET_bc    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_SIGDET_RAW_bp    8u
#define SYSTEM_STATUS7472__MIPHY0_P2_SIGDET_RAW_bm    0x00000100u
#define SYSTEM_STATUS7472__MIPHY0_P2_SIGDET_RAW_bc    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_SIGDET_DIG_bp    9u
#define SYSTEM_STATUS7472__MIPHY0_P2_SIGDET_DIG_bm    0x00000200u
#define SYSTEM_STATUS7472__MIPHY0_P2_SIGDET_DIG_bc    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_DECODE_ERROR_bp    10u
#define SYSTEM_STATUS7472__MIPHY0_P2_DECODE_ERROR_bm    0x00000C00u
#define SYSTEM_STATUS7472__MIPHY0_P2_DECODE_ERROR_bc    2u
#define SYSTEM_STATUS7472__MIPHY0_P2_TXDETECTRX_OUT_bp    12u
#define SYSTEM_STATUS7472__MIPHY0_P2_TXDETECTRX_OUT_bm    0x00001000u
#define SYSTEM_STATUS7472__MIPHY0_P2_TXDETECTRX_OUT_bc    1u
#define SYSTEM_STATUS7472__MIPHY0_P2_TX_COMZC_MOD_bp    13u
#define SYSTEM_STATUS7472__MIPHY0_P2_TX_COMZC_MOD_bm    0x0001E000u
#define SYSTEM_STATUS7472__MIPHY0_P2_TX_COMZC_MOD_bc    4u
#define SYSTEM_STATUS7472__MIPHY0_P2_AT_OK_bp    17u
#define SYSTEM_STATUS7472__MIPHY0_P2_AT_OK_bm    0x00020000u
#define SYSTEM_STATUS7472__MIPHY0_P2_AT_OK_bc    1u

/*
 * Register: SYSTEM_STATUS7473
 *   Offset is absolute
 */
#define SYSTEM_STATUS7473_REG_OFFSET    0x00130124u

#define SYSTEM_STATUS7473__MIPHY0_P3_POWER_REACH_bp    0u
#define SYSTEM_STATUS7473__MIPHY0_P3_POWER_REACH_bm    0x00000001u
#define SYSTEM_STATUS7473__MIPHY0_P3_POWER_REACH_bc    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_PHY_READY_bp    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_PHY_READY_bm    0x00000002u
#define SYSTEM_STATUS7473__MIPHY0_P3_PHY_READY_bc    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_SYNCCHARDET_bp    2u
#define SYSTEM_STATUS7473__MIPHY0_P3_SYNCCHARDET_bm    0x00000004u
#define SYSTEM_STATUS7473__MIPHY0_P3_SYNCCHARDET_bc    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_BADSYNCCHARDET_bp    3u
#define SYSTEM_STATUS7473__MIPHY0_P3_BADSYNCCHARDET_bm    0x00000008u
#define SYSTEM_STATUS7473__MIPHY0_P3_BADSYNCCHARDET_bc    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_RX_BIT_LOCKED_bp    4u
#define SYSTEM_STATUS7473__MIPHY0_P3_RX_BIT_LOCKED_bm    0x00000010u
#define SYSTEM_STATUS7473__MIPHY0_P3_RX_BIT_LOCKED_bc    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_RX_SYMBOL_LOCKED_bp    5u
#define SYSTEM_STATUS7473__MIPHY0_P3_RX_SYMBOL_LOCKED_bm    0x00000020u
#define SYSTEM_STATUS7473__MIPHY0_P3_RX_SYMBOL_LOCKED_bc    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_RX_CAL_COMPLETED_bp    6u
#define SYSTEM_STATUS7473__MIPHY0_P3_RX_CAL_COMPLETED_bm    0x00000040u
#define SYSTEM_STATUS7473__MIPHY0_P3_RX_CAL_COMPLETED_bc    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_SIGDET_bp    7u
#define SYSTEM_STATUS7473__MIPHY0_P3_SIGDET_bm    0x00000080u
#define SYSTEM_STATUS7473__MIPHY0_P3_SIGDET_bc    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_SIGDET_RAW_bp    8u
#define SYSTEM_STATUS7473__MIPHY0_P3_SIGDET_RAW_bm    0x00000100u
#define SYSTEM_STATUS7473__MIPHY0_P3_SIGDET_RAW_bc    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_SIGDET_DIG_bp    9u
#define SYSTEM_STATUS7473__MIPHY0_P3_SIGDET_DIG_bm    0x00000200u
#define SYSTEM_STATUS7473__MIPHY0_P3_SIGDET_DIG_bc    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_DECODE_ERROR_bp    10u
#define SYSTEM_STATUS7473__MIPHY0_P3_DECODE_ERROR_bm    0x00000C00u
#define SYSTEM_STATUS7473__MIPHY0_P3_DECODE_ERROR_bc    2u
#define SYSTEM_STATUS7473__MIPHY0_P3_TXDETECTRX_OUT_bp    12u
#define SYSTEM_STATUS7473__MIPHY0_P3_TXDETECTRX_OUT_bm    0x00001000u
#define SYSTEM_STATUS7473__MIPHY0_P3_TXDETECTRX_OUT_bc    1u
#define SYSTEM_STATUS7473__MIPHY0_P3_TX_COMZC_MOD_bp    13u
#define SYSTEM_STATUS7473__MIPHY0_P3_TX_COMZC_MOD_bm    0x0001E000u
#define SYSTEM_STATUS7473__MIPHY0_P3_TX_COMZC_MOD_bc    4u
#define SYSTEM_STATUS7473__MIPHY0_P3_AT_OK_bp    17u
#define SYSTEM_STATUS7473__MIPHY0_P3_AT_OK_bm    0x00020000u
#define SYSTEM_STATUS7473__MIPHY0_P3_AT_OK_bc    1u

/*
 * Register: SYSTEM_STATUS7474
 *   Offset is absolute
 */
#define SYSTEM_STATUS7474_REG_OFFSET    0x00130128u

#define SYSTEM_STATUS7474__MIPHY0_PRG1_PCI_VERSION_bp    0u
#define SYSTEM_STATUS7474__MIPHY0_PRG1_PCI_VERSION_bm    0x000000FFu
#define SYSTEM_STATUS7474__MIPHY0_PRG1_PCI_VERSION_bc    8u

/*
 * Register: SYSTEM_STATUS7478
 *   Offset is absolute
 */
#define SYSTEM_STATUS7478_REG_OFFSET    0x00130138u

#define SYSTEM_STATUS7478__MIPHY1_P1_HFC_READY_bp    1u
#define SYSTEM_STATUS7478__MIPHY1_P1_HFC_READY_bm    0x00000002u
#define SYSTEM_STATUS7478__MIPHY1_P1_HFC_READY_bc    1u
#define SYSTEM_STATUS7478__MIPHY1_RX_POWER_ON_bp    2u
#define SYSTEM_STATUS7478__MIPHY1_RX_POWER_ON_bm    0x00000004u
#define SYSTEM_STATUS7478__MIPHY1_RX_POWER_ON_bc    1u

/*
 * Register: SYSTEM_STATUS7479
 *   Offset is absolute
 */
#define SYSTEM_STATUS7479_REG_OFFSET    0x0013013Cu

#define SYSTEM_STATUS7479__MIPHY1_P1_POWER_REACH_bp    0u
#define SYSTEM_STATUS7479__MIPHY1_P1_POWER_REACH_bm    0x00000001u
#define SYSTEM_STATUS7479__MIPHY1_P1_POWER_REACH_bc    1u
#define SYSTEM_STATUS7479__MIPHY1_P1_PHY_READY_bp    1u
#define SYSTEM_STATUS7479__MIPHY1_P1_PHY_READY_bm    0x00000002u
#define SYSTEM_STATUS7479__MIPHY1_P1_PHY_READY_bc    1u
#define SYSTEM_STATUS7479__MIPHY1_P1_SYNCCHARDET_bp    2u
#define SYSTEM_STATUS7479__MIPHY1_P1_SYNCCHARDET_bm    0x00000004u
#define SYSTEM_STATUS7479__MIPHY1_P1_SYNCCHARDET_bc    1u
#define SYSTEM_STATUS7479__MIPHY1_P1_BADSYNCCHARDET_bp    3u
#define SYSTEM_STATUS7479__MIPHY1_P1_BADSYNCCHARDET_bm    0x00000008u
#define SYSTEM_STATUS7479__MIPHY1_P1_BADSYNCCHARDET_bc    1u
#define SYSTEM_STATUS7479__MIPHY1_P1_RX_BIT_LOCKED_bp    4u
#define SYSTEM_STATUS7479__MIPHY1_P1_RX_BIT_LOCKED_bm    0x00000010u
#define SYSTEM_STATUS7479__MIPHY1_P1_RX_BIT_LOCKED_bc    1u
#define SYSTEM_STATUS7479__MIPHY1_P1_RX_SYMBOL_LOCKED_bp    5u
#define SYSTEM_STATUS7479__MIPHY1_P1_RX_SYMBOL_LOCKED_bm    0x00000020u
#define SYSTEM_STATUS7479__MIPHY1_P1_RX_SYMBOL_LOCKED_bc    1u
#define SYSTEM_STATUS7479__MIPHY1_P1_RX_CAL_COMPLETED_bp    6u
#define SYSTEM_STATUS7479__MIPHY1_P1_RX_CAL_COMPLETED_bm    0x00000040u
#define SYSTEM_STATUS7479__MIPHY1_P1_RX_CAL_COMPLETED_bc    1u
#define SYSTEM_STATUS7479__MIPHY1_P1_SIGDET_bp    7u
#define SYSTEM_STATUS7479__MIPHY1_P1_SIGDET_bm    0x00000080u
#define SYSTEM_STATUS7479__MIPHY1_P1_SIGDET_bc    1u
#define SYSTEM_STATUS7479__MIPHY1_P1_SIGDET_RAW_bp    8u
#define SYSTEM_STATUS7479__MIPHY1_P1_SIGDET_RAW_bm    0x00000100u
#define SYSTEM_STATUS7479__MIPHY1_P1_SIGDET_RAW_bc    1u
#define SYSTEM_STATUS7479__MIPHY1_P1_SIGDET_DIG_bp    9u
#define SYSTEM_STATUS7479__MIPHY1_P1_SIGDET_DIG_bm    0x00000200u
#define SYSTEM_STATUS7479__MIPHY1_P1_SIGDET_DIG_bc    1u
#define SYSTEM_STATUS7479__MIPHY1_P1_DECODE_ERROR_bp    10u
#define SYSTEM_STATUS7479__MIPHY1_P1_DECODE_ERROR_bm    0x00000C00u
#define SYSTEM_STATUS7479__MIPHY1_P1_DECODE_ERROR_bc    2u
#define SYSTEM_STATUS7479__MIPHY1_P1_TX_COMZC_MOD_bp    12u
#define SYSTEM_STATUS7479__MIPHY1_P1_TX_COMZC_MOD_bm    0x0000F000u
#define SYSTEM_STATUS7479__MIPHY1_P1_TX_COMZC_MOD_bc    4u
#define SYSTEM_STATUS7479__MIPHY1_P1_AT_OK_bp    16u
#define SYSTEM_STATUS7479__MIPHY1_P1_AT_OK_bm    0x00010000u
#define SYSTEM_STATUS7479__MIPHY1_P1_AT_OK_bc    1u

/*
 * Register: SYSTEM_STATUS7482
 *   Offset is absolute
 */
#define SYSTEM_STATUS7482_REG_OFFSET    0x00130148u

#define SYSTEM_STATUS7482__MIPHY2_P1_HFC_READY_bp    1u
#define SYSTEM_STATUS7482__MIPHY2_P1_HFC_READY_bm    0x00000002u
#define SYSTEM_STATUS7482__MIPHY2_P1_HFC_READY_bc    1u
#define SYSTEM_STATUS7482__MIPHY2_RX_POWER_ON_bp    2u
#define SYSTEM_STATUS7482__MIPHY2_RX_POWER_ON_bm    0x00000004u
#define SYSTEM_STATUS7482__MIPHY2_RX_POWER_ON_bc    1u

/*
 * Register: SYSTEM_STATUS7483
 *   Offset is absolute
 */
#define SYSTEM_STATUS7483_REG_OFFSET    0x0013014Cu

#define SYSTEM_STATUS7483__MIPHY2_P1_POWER_REACH_bp    0u
#define SYSTEM_STATUS7483__MIPHY2_P1_POWER_REACH_bm    0x00000001u
#define SYSTEM_STATUS7483__MIPHY2_P1_POWER_REACH_bc    1u
#define SYSTEM_STATUS7483__MIPHY2_P1_PHY_READY_bp    1u
#define SYSTEM_STATUS7483__MIPHY2_P1_PHY_READY_bm    0x00000002u
#define SYSTEM_STATUS7483__MIPHY2_P1_PHY_READY_bc    1u
#define SYSTEM_STATUS7483__MIPHY2_P1_SYNCCHARDET_bp    2u
#define SYSTEM_STATUS7483__MIPHY2_P1_SYNCCHARDET_bm    0x00000004u
#define SYSTEM_STATUS7483__MIPHY2_P1_SYNCCHARDET_bc    1u
#define SYSTEM_STATUS7483__MIPHY2_P1_BADSYNCCHARDET_bp    3u
#define SYSTEM_STATUS7483__MIPHY2_P1_BADSYNCCHARDET_bm    0x00000008u
#define SYSTEM_STATUS7483__MIPHY2_P1_BADSYNCCHARDET_bc    1u
#define SYSTEM_STATUS7483__MIPHY2_P1_RX_BIT_LOCKED_bp    4u
#define SYSTEM_STATUS7483__MIPHY2_P1_RX_BIT_LOCKED_bm    0x00000010u
#define SYSTEM_STATUS7483__MIPHY2_P1_RX_BIT_LOCKED_bc    1u
#define SYSTEM_STATUS7483__MIPHY2_P1_RX_SYMBOL_LOCKED_bp    5u
#define SYSTEM_STATUS7483__MIPHY2_P1_RX_SYMBOL_LOCKED_bm    0x00000020u
#define SYSTEM_STATUS7483__MIPHY2_P1_RX_SYMBOL_LOCKED_bc    1u
#define SYSTEM_STATUS7483__MIPHY2_P1_RX_CAL_COMPLETED_bp    6u
#define SYSTEM_STATUS7483__MIPHY2_P1_RX_CAL_COMPLETED_bm    0x00000040u
#define SYSTEM_STATUS7483__MIPHY2_P1_RX_CAL_COMPLETED_bc    1u
#define SYSTEM_STATUS7483__MIPHY2_P1_SIGDET_bp    7u
#define SYSTEM_STATUS7483__MIPHY2_P1_SIGDET_bm    0x00000080u
#define SYSTEM_STATUS7483__MIPHY2_P1_SIGDET_bc    1u
#define SYSTEM_STATUS7483__MIPHY2_P1_SIGDET_RAW_bp    8u
#define SYSTEM_STATUS7483__MIPHY2_P1_SIGDET_RAW_bm    0x00000100u
#define SYSTEM_STATUS7483__MIPHY2_P1_SIGDET_RAW_bc    1u
#define SYSTEM_STATUS7483__MIPHY2_P1_SIGDET_DIG_bp    9u
#define SYSTEM_STATUS7483__MIPHY2_P1_SIGDET_DIG_bm    0x00000200u
#define SYSTEM_STATUS7483__MIPHY2_P1_SIGDET_DIG_bc    1u
#define SYSTEM_STATUS7483__MIPHY2_P1_DECODE_ERROR_bp    10u
#define SYSTEM_STATUS7483__MIPHY2_P1_DECODE_ERROR_bm    0x00000C00u
#define SYSTEM_STATUS7483__MIPHY2_P1_DECODE_ERROR_bc    2u
#define SYSTEM_STATUS7483__MIPHY2_P1_TX_COMZC_MOD_bp    12u
#define SYSTEM_STATUS7483__MIPHY2_P1_TX_COMZC_MOD_bm    0x0000F000u
#define SYSTEM_STATUS7483__MIPHY2_P1_TX_COMZC_MOD_bc    4u
#define SYSTEM_STATUS7483__MIPHY2_P1_AT_OK_bp    16u
#define SYSTEM_STATUS7483__MIPHY2_P1_AT_OK_bm    0x00010000u
#define SYSTEM_STATUS7483__MIPHY2_P1_AT_OK_bc    1u

/*
 * Register: SYSTEM_STATUS7499
 *   Offset is absolute
 */
#define SYSTEM_STATUS7499_REG_OFFSET    0x00130164u

#define SYSTEM_STATUS7499__CONNECTIVITY_STATUS_VERIF_1_bp    0u
#define SYSTEM_STATUS7499__CONNECTIVITY_STATUS_VERIF_1_bm    0xFFFFFFFFu
#define SYSTEM_STATUS7499__CONNECTIVITY_STATUS_VERIF_1_bc    32u

/*
 * Register: SYSTEM_CONFIG7600
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7600_REG_OFFSET    0x00150000u

#define SYSTEM_CONFIG7600__PCIE_0_DBA_SOFT_RESET_bp    0u
#define SYSTEM_CONFIG7600__PCIE_0_DBA_SOFT_RESET_bm    0x00000003u
#define SYSTEM_CONFIG7600__PCIE_0_DBA_SOFT_RESET_bc    2u

/*
 * Register: SYSTEM_CONFIG7602
 *   Offset is absolute
 */
#define SYSTEM_CONFIG7602_REG_OFFSET    0x00170000u

#define SYSTEM_CONFIG7602__GMAC_1_DBA_SOFT_RESET_bp    0u
#define SYSTEM_CONFIG7602__GMAC_1_DBA_SOFT_RESET_bm    0x00000003u
#define SYSTEM_CONFIG7602__GMAC_1_DBA_SOFT_RESET_bc    2u

/*
 * Top-level struct
 */
typedef struct {
    uint32_t SYSTEM_CONFIG7000;
    uint8_t reserved_0x4_0x7fff[0x7ffc];
    uint32_t SYSTEM_CONFIG7005;
    uint8_t reserved_0x8004_0xffff[0x7ffc];
    uint32_t SYSTEM_CONFIG7010;
    uint8_t reserved_0x10004_0x4ffff[0x3fffc];
    uint32_t SYSTEM_CONFIG7050;
    uint8_t reserved_0x50004_0x57fff[0x7ffc];
    uint32_t SYSTEM_CONFIG7055;
    uint8_t reserved_0x58004_0x6ffff[0x17ffc];
    uint32_t SYSTEM_CONFIG7070;
    uint8_t reserved_0x70004_0x77fff[0x7ffc];
    uint32_t SYSTEM_CONFIG7075;
    uint8_t reserved_0x78004_0x7ffff[0x7ffc];
    uint32_t SYSTEM_CONFIG7080;
    uint8_t reserved_0x80004_0x87fff[0x7ffc];
    uint32_t SYSTEM_CONFIG7085;
    uint8_t reserved_0x88004_0x8ffff[0x7ffc];
    uint32_t SYSTEM_CONFIG7090;
    uint8_t reserved_0x90004_0x97fff[0x7ffc];
    uint32_t SYSTEM_CONFIG7095;
    uint8_t reserved_0x98004_0x9ffff[0x7ffc];
    uint32_t SYSTEM_CONFIG7100;
    uint8_t reserved_0xa0004_0xa7fff[0x7ffc];
    uint32_t SYSTEM_CONFIG7105;
    uint8_t reserved_0xa8004_0xaffff[0x7ffc];
    uint32_t SYSTEM_CONFIG7110;
    uint8_t reserved_0xb0004_0xb7fff[0x7ffc];
    uint32_t SYSTEM_CONFIG7115;
    uint8_t reserved_0xb8004_0x12ffff[0x77ffc];
    uint32_t SYSTEM_CONFIG7400;
    uint32_t SYSTEM_CONFIG7401;
    uint32_t SYSTEM_CONFIG7402;
    uint32_t SYSTEM_CONFIG7403;
    uint32_t SYSTEM_CONFIG7404;
    uint8_t reserved_0x130014_0x13001f[0xc];
    uint32_t SYSTEM_CONFIG7408;
    uint32_t SYSTEM_CONFIG7409;
    uint32_t SYSTEM_CONFIG7410;
    uint8_t reserved_0x13002c_0x13003f[0x14];
    uint32_t SYSTEM_CONFIG7416;
    uint32_t SYSTEM_CONFIG7417;
    uint32_t SYSTEM_CONFIG7418;
    uint32_t SYSTEM_CONFIG7419;
    uint32_t SYSTEM_CONFIG7420;
    uint32_t SYSTEM_CONFIG7421;
    uint32_t SYSTEM_CONFIG7422;
    uint32_t SYSTEM_CONFIG7423;
    uint32_t SYSTEM_CONFIG7424;
    uint32_t SYSTEM_CONFIG7425;
    uint8_t reserved_0x130068_0x13006f[0x8];
    uint32_t SYSTEM_CONFIG7428;
    uint32_t SYSTEM_CONFIG7429;
    uint32_t SYSTEM_CONFIG7430;
    uint32_t SYSTEM_CONFIG7431;
    uint32_t SYSTEM_CONFIG7432;
    uint8_t reserved_0x130084_0x13008b[0x8];
    uint32_t SYSTEM_CONFIG7435;
    uint32_t SYSTEM_CONFIG7436;
    uint32_t SYSTEM_CONFIG7437;
    uint32_t SYSTEM_CONFIG7438;
    uint32_t SYSTEM_CONFIG7439;
    uint32_t SYSTEM_CONFIG7440;
    uint32_t SYSTEM_CONFIG7441;
    uint8_t reserved_0x1300a8_0x1300af[0x8];
    uint32_t SYSTEM_CONFIG7444;
    uint32_t SYSTEM_CONFIG7445;
    uint8_t reserved_0x1300b8_0x1300bb[0x4];
    uint32_t SYSTEM_CONFIG7447;
    uint32_t SYSTEM_CONFIG7448;
    uint32_t SYSTEM_CONFIG7449;
    uint8_t reserved_0x1300c8_0x1300cf[0x8];
    uint32_t SYSTEM_STATUS7452;
    uint32_t SYSTEM_CONFIG7453;
    uint32_t SYSTEM_CONFIG7454;
    uint32_t SYSTEM_STATUS7455;
    uint32_t SYSTEM_CONFIG7456;
    uint32_t SYSTEM_CONFIG7457;
    uint32_t SYSTEM_STATUS7458;
    uint32_t SYSTEM_CONFIG7459;
    uint32_t SYSTEM_CONFIG7460;
    uint8_t reserved_0x1300f4_0x1300ff[0xc];
    uint32_t SYSTEM_STATUS7464;
    uint32_t SYSTEM_STATUS7465;
    uint32_t SYSTEM_STATUS7466;
    uint8_t reserved_0x13010c_0x13010f[0x4];
    uint32_t SYSTEM_STATUS7468;
    uint8_t reserved_0x130114_0x130117[0x4];
    uint32_t SYSTEM_STATUS7470;
    uint32_t SYSTEM_STATUS7471;
    uint32_t SYSTEM_STATUS7472;
    uint32_t SYSTEM_STATUS7473;
    uint32_t SYSTEM_STATUS7474;
    uint8_t reserved_0x13012c_0x130137[0xc];
    uint32_t SYSTEM_STATUS7478;
    uint32_t SYSTEM_STATUS7479;
    uint8_t reserved_0x130140_0x130147[0x8];
    uint32_t SYSTEM_STATUS7482;
    uint32_t SYSTEM_STATUS7483;
    uint8_t reserved_0x130150_0x130163[0x14];
    uint32_t SYSTEM_STATUS7499;
    uint8_t reserved_0x130168_0x14ffff[0x1fe98];
    uint32_t SYSTEM_CONFIG7600;
    uint8_t reserved_0x150004_0x16ffff[0x1fffc];
    uint32_t SYSTEM_CONFIG7602;
} CONNECTIVITY_SYSCFG_7000_7799_t;

#ifdef __cplusplus
} /* namespace CatsonVersion1Registers */
#endif

#endif /* CONNECTIVITY_SYSCFG_7000_7799__H */