
---------- Begin Simulation Statistics ----------
final_tick                               101592266832                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84299                       # Simulator instruction rate (inst/s)
host_mem_usage                                4613424                       # Number of bytes of host memory used
host_op_rate                                   102756                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4603.88                       # Real time elapsed on the host
host_tick_rate                               22066686                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   388100203                       # Number of instructions simulated
sim_ops                                     473073948                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.101592                       # Number of seconds simulated
sim_ticks                                101592266832                       # Number of ticks simulated
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    99.382620                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits     17411192                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups     17519353                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect      2232763                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted     52543165                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits        63124                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups        64979                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses         1855                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups     58882940                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS      2722498                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted         4395                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.cc_regfile_reads    152024073                       # number of cc regfile reads
system.cpu_cluster.cpus.cc_regfile_writes    152708460                       # number of cc regfile writes
system.cpu_cluster.cpus.commit.amos               242                       # Number of atomic instructions committed
system.cpu_cluster.cpus.commit.branchMispredicts      2218163                       # The number of times a branch was mispredicted
system.cpu_cluster.cpus.commit.branches      48041569                       # Number of branches committed
system.cpu_cluster.cpus.commit.bw_lim_events     13273406                       # number cycles where commit BW limit reached
system.cpu_cluster.cpus.commit.commitNonSpecStalls        25603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu_cluster.cpus.commit.commitSquashedInsts     44049665                       # The number of squashed insts skipped by commit
system.cpu_cluster.cpus.commit.committedInsts    388109932                       # Number of instructions committed
system.cpu_cluster.cpus.commit.committedOps    473083677                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.commit.committed_per_cycle::samples    277580622                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::mean     1.704311                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::stdev     2.140346                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::0     99753894     35.94%     35.94% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::1     77373774     27.87%     63.81% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::2     38590780     13.90%     77.71% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::3     13639164      4.91%     82.63% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::4     14931258      5.38%     88.01% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::5     11851267      4.27%     92.28% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::6      4727317      1.70%     93.98% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::7      3439762      1.24%     95.22% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::8     13273406      4.78%    100.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.committed_per_cycle::total    277580622                       # Number of insts commited each cycle
system.cpu_cluster.cpus.commit.fp_insts             0                       # Number of committed floating point instructions.
system.cpu_cluster.cpus.commit.function_calls      2154655                       # Number of function calls committed.
system.cpu_cluster.cpus.commit.int_insts    429587664                       # Number of committed integer instructions.
system.cpu_cluster.cpus.commit.loads        115820094                       # Number of loads committed
system.cpu_cluster.cpus.commit.membars            267                       # Number of memory barriers committed
system.cpu_cluster.cpus.commit.op_class_0::No_OpClass        28466      0.01%      0.01% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntAlu    289695598     61.24%     61.24% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntMult        12173      0.00%     61.24% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IntDiv           37      0.00%     61.24% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatAdd         2136      0.00%     61.24% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatCmp           12      0.00%     61.24% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatCvt         2137      0.00%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMult            0      0.00%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatDiv         2139      0.00%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMisc         8781      0.00%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAdd         8124      0.00%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAlu         8143      0.00%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdCmp         8806      0.00%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdCvt            2      0.00%     61.25% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMisc       146222      0.03%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMult            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShift            2      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdDiv            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAes            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::MemRead    115820094     24.48%     85.77% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::MemWrite     67340805     14.23%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.commit.op_class_0::total    473083677                       # Class of committed instruction
system.cpu_cluster.cpus.commit.refs         183160899                       # Number of memory references committed
system.cpu_cluster.cpus.commit.swp_count            0                       # Number of s/w prefetches committed
system.cpu_cluster.cpus.commit.vec_insts       468786                       # Number of committed Vector instructions.
system.cpu_cluster.cpus.committedInsts      388100203                       # Number of Instructions Simulated
system.cpu_cluster.cpus.committedOps        473073948                       # Number of Ops (including micro ops) Simulated
system.cpu_cluster.cpus.cpi                  0.733244                       # CPI: Cycles Per Instruction
system.cpu_cluster.cpus.cpi_total            0.733244                       # CPI: Total CPI of All Threads
system.cpu_cluster.cpus.decode.BlockedCycles     51248381                       # Number of cycles decode is blocked
system.cpu_cluster.cpus.decode.BranchMispred        14683                       # Number of times decode detected a branch misprediction
system.cpu_cluster.cpus.decode.BranchResolved     16109801                       # Number of times decode resolved a branch
system.cpu_cluster.cpus.decode.DecodedInsts    535385476                       # Number of instructions handled by decode
system.cpu_cluster.cpus.decode.IdleCycles     26587852                       # Number of cycles decode is idle
system.cpu_cluster.cpus.decode.RunCycles    174969824                       # Number of cycles decode is running
system.cpu_cluster.cpus.decode.SquashCycles      2224184                       # Number of cycles decode is squashing
system.cpu_cluster.cpus.decode.SquashedInsts     10376144                       # Number of squashed instructions handled by decode
system.cpu_cluster.cpus.decode.UnblockCycles     29330038                       # Number of cycles decode is unblocking
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.fetch.Branches       58882940                       # Number of branches that fetch encountered
system.cpu_cluster.cpus.fetch.CacheLines    136596482                       # Number of cache lines fetched
system.cpu_cluster.cpus.fetch.Cycles        279464535                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu_cluster.cpus.fetch.IcacheSquashes         5138                       # Number of outstanding Icache misses that were squashed
system.cpu_cluster.cpus.fetch.IcacheWaitRetryStallCycles         2491                       # Number of stall cycles due to full MSHR
system.cpu_cluster.cpus.fetch.Insts         478975714                       # Number of instructions fetch has processed
system.cpu_cluster.cpus.fetch.MiscStallCycles         1383                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu_cluster.cpus.fetch.SquashCycles      4477568                       # Number of cycles fetch has spent squashing
system.cpu_cluster.cpus.fetch.branchRate     0.206917                       # Number of branch fetches per cycle
system.cpu_cluster.cpus.fetch.icacheStallCycles      2653086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu_cluster.cpus.fetch.predictedBranches     20196814                       # Number of branches that fetch has predicted taken
system.cpu_cluster.cpus.fetch.rate           1.683143                       # Number of inst fetches per cycle
system.cpu_cluster.cpus.fetch.rateDist::samples    284360279                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::mean     2.046766                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::stdev     1.048720                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::0     21540461      7.58%      7.58% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::1     85412049     30.04%     37.61% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::2     35616421     12.53%     50.14% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::3    141791348     49.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.fetch.rateDist::total    284360279                       # Number of instructions fetched each cycle (Total)
system.cpu_cluster.cpus.idleCycles             211898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu_cluster.cpus.iew.branchMispredicts      2241846                       # Number of branch mispredicts detected at execute
system.cpu_cluster.cpus.iew.exec_branches     49185398                       # Number of branches executed
system.cpu_cluster.cpus.iew.exec_nop            10891                       # number of nop insts executed
system.cpu_cluster.cpus.iew.exec_rate        1.737054                       # Inst execution rate
system.cpu_cluster.cpus.iew.exec_refs       188888630                       # number of memory reference insts executed
system.cpu_cluster.cpus.iew.exec_stores      68118340                       # Number of stores executed
system.cpu_cluster.cpus.iew.exec_swp                0                       # number of swp insts executed
system.cpu_cluster.cpus.iew.iewBlockCycles      4563225                       # Number of cycles IEW is blocking
system.cpu_cluster.cpus.iew.iewDispLoadInsts    129609524                       # Number of dispatched load instructions
system.cpu_cluster.cpus.iew.iewDispNonSpecInsts        28697                       # Number of dispatched non-speculative instructions
system.cpu_cluster.cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.cpu_cluster.cpus.iew.iewDispStoreInsts     69724407                       # Number of dispatched store instructions
system.cpu_cluster.cpus.iew.iewDispatchedInsts    520989816                       # Number of instructions dispatched to IQ
system.cpu_cluster.cpus.iew.iewExecLoadInsts    120770290                       # Number of load instructions executed
system.cpu_cluster.cpus.iew.iewExecSquashedInsts      3253645                       # Number of squashed instructions skipped in execute
system.cpu_cluster.cpus.iew.iewExecutedInsts    494317263                       # Number of executed instructions
system.cpu_cluster.cpus.iew.iewIQFullEvents          381                       # Number of times the IQ has become full, causing a stall
system.cpu_cluster.cpus.iew.iewIdleCycles            0                       # Number of cycles IEW is idle
system.cpu_cluster.cpus.iew.iewLSQFullEvents        13371                       # Number of times the LSQ has become full, causing a stall
system.cpu_cluster.cpus.iew.iewSquashCycles      2224184                       # Number of cycles IEW is squashing
system.cpu_cluster.cpus.iew.iewUnblockCycles        14021                       # Number of cycles IEW is unblocking
system.cpu_cluster.cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu_cluster.cpus.iew.lsq.thread0.cacheBlocked         1958                       # Number of times an access to memory failed due to the cache being blocked
system.cpu_cluster.cpus.iew.lsq.thread0.forwLoads      5288452                       # Number of loads that had data forwarded from stores
system.cpu_cluster.cpus.iew.lsq.thread0.ignoredResponses       110969                       # Number of memory responses ignored because the instruction is squashed
system.cpu_cluster.cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu_cluster.cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu_cluster.cpus.iew.lsq.thread0.memOrderViolation         2008                       # Number of memory ordering violations
system.cpu_cluster.cpus.iew.lsq.thread0.rescheduledLoads       293441                       # Number of loads that were rescheduled
system.cpu_cluster.cpus.iew.lsq.thread0.squashedLoads     13789430                       # Number of loads squashed
system.cpu_cluster.cpus.iew.lsq.thread0.squashedStores      2383602                       # Number of stores squashed
system.cpu_cluster.cpus.iew.memOrderViolationEvents         2008                       # Number of memory order violations
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect      1215382                       # Number of branches that were predicted not taken incorrectly
system.cpu_cluster.cpus.iew.predictedTakenIncorrect      1026464                       # Number of branches that were predicted taken incorrectly
system.cpu_cluster.cpus.iew.wb_consumers    508956669                       # num instructions consuming a value
system.cpu_cluster.cpus.iew.wb_count        492417989                       # cumulative count of insts written-back
system.cpu_cluster.cpus.iew.wb_fanout        0.583455                       # average fanout of values written-back
system.cpu_cluster.cpus.iew.wb_producers    296953553                       # num instructions producing a value
system.cpu_cluster.cpus.iew.wb_rate          1.730380                       # insts written-back per cycle
system.cpu_cluster.cpus.iew.wb_sent         493221352                       # cumulative count of insts sent to commit
system.cpu_cluster.cpus.int_regfile_reads    638650278                       # number of integer regfile reads
system.cpu_cluster.cpus.int_regfile_writes    417205109                       # number of integer regfile writes
system.cpu_cluster.cpus.ipc                  1.363802                       # IPC: Instructions Per Cycle
system.cpu_cluster.cpus.ipc_total            1.363802                       # IPC: Total IPC of All Threads
system.cpu_cluster.cpus.iq.FU_type_0::No_OpClass        28469      0.01%      0.01% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntAlu    306639905     61.63%     61.63% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntMult        12274      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IntDiv           48      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatAdd         2136      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatCmp           12      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatCvt         2146      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMult            0      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatDiv         2139      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMisc         8807      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAdd         8143      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAlu         8166      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdCmp         8850      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdCvt            2      0.00%     61.64% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMisc       150934      0.03%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMult            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShift            2      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdDiv            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAes            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdAesMix            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     61.67% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::MemRead    122086556     24.54%     86.21% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::MemWrite     68612319     13.79%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu_cluster.cpus.iq.FU_type_0::total    497570908                       # Type of FU issued
system.cpu_cluster.cpus.iq.fp_alu_accesses            0                       # Number of floating point alu accesses
system.cpu_cluster.cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu_cluster.cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu_cluster.cpus.iq.fu_busy_cnt      147476461                       # FU busy when requested
system.cpu_cluster.cpus.iq.fu_busy_rate      0.296393                       # FU busy rate (busy events/executed inst)
system.cpu_cluster.cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntAlu     55566450     37.68%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntMult          108      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IntDiv            2      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatAdd            1      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatCmp            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatCvt            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMult            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMultAcc            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatDiv            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMisc            5      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatSqrt            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAdd            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAddAcc            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAlu            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdCmp            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdCvt            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMisc            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMult            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdMultAcc            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShift            1      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShiftAcc            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdDiv            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSqrt            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatAdd            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatAlu            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatCmp            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatCvt            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatDiv            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMisc            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMult            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAes            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdAesMix            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.68% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::MemRead     49582746     33.62%     71.30% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::MemWrite     42327148     28.70%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu_cluster.cpus.iq.int_alu_accesses    644331848                       # Number of integer alu accesses
system.cpu_cluster.cpus.iq.int_inst_queue_reads   1427474007                       # Number of integer instruction queue reads
system.cpu_cluster.cpus.iq.int_inst_queue_wakeup_accesses    491947686                       # Number of integer instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.int_inst_queue_writes    568393600                       # Number of integer instruction queue writes
system.cpu_cluster.cpus.iq.iqInstsAdded     520950227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu_cluster.cpus.iq.iqInstsIssued    497570908                       # Number of instructions issued
system.cpu_cluster.cpus.iq.iqNonSpecInstsAdded        28698                       # Number of non-speculative instructions added to the IQ
system.cpu_cluster.cpus.iq.iqSquashedInstsExamined     47904976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu_cluster.cpus.iq.iqSquashedInstsIssued      1664825                       # Number of squashed instructions issued
system.cpu_cluster.cpus.iq.iqSquashedNonSpecRemoved         3095                       # Number of squashed non-spec instructions that were removed
system.cpu_cluster.cpus.iq.iqSquashedOperandsExamined     47140144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu_cluster.cpus.iq.issued_per_cycle::samples    284360279                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::mean     1.749790                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::stdev     1.101219                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::0     47051011     16.55%     16.55% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::1     65223483     22.94%     39.48% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::2     94426848     33.21%     72.69% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::3     67144140     23.61%     96.30% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::4     10512676      3.70%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::5         2121      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.issued_per_cycle::total    284360279                       # Number of insts issued each cycle
system.cpu_cluster.cpus.iq.rate              1.748488                       # Inst issue rate
system.cpu_cluster.cpus.iq.vec_alu_accesses       687052                       # Number of vector alu accesses
system.cpu_cluster.cpus.iq.vec_inst_queue_reads      1169374                       # Number of vector instruction queue reads
system.cpu_cluster.cpus.iq.vec_inst_queue_wakeup_accesses       470303                       # Number of vector instruction queue wakeup accesses
system.cpu_cluster.cpus.iq.vec_inst_queue_writes       492286                       # Number of vector instruction queue writes
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.memDep0.conflictingLoads      4430806                       # Number of conflicting loads.
system.cpu_cluster.cpus.memDep0.conflictingStores       866619                       # Number of conflicting stores.
system.cpu_cluster.cpus.memDep0.insertedLoads    129609524                       # Number of loads inserted to the mem dependence unit.
system.cpu_cluster.cpus.memDep0.insertedStores     69724407                       # Number of stores inserted to the mem dependence unit.
system.cpu_cluster.cpus.misc_regfile_reads    493974232                       # number of misc regfile reads
system.cpu_cluster.cpus.misc_regfile_writes         7013                       # number of misc regfile writes
system.cpu_cluster.cpus.numCycles           284572177                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.rename.BlockCycles     14265232                       # Number of cycles rename is blocking
system.cpu_cluster.cpus.rename.CommittedMaps    547525773                       # Number of HB maps that are committed
system.cpu_cluster.cpus.rename.FullRegisterEvents         4537                       # Number of times there has been no free registers
system.cpu_cluster.cpus.rename.IQFullEvents       878996                       # Number of times rename has blocked due to IQ full
system.cpu_cluster.cpus.rename.IdleCycles     47449950                       # Number of cycles rename is idle
system.cpu_cluster.cpus.rename.LQFullEvents       190215                       # Number of times rename has blocked due to LQ full
system.cpu_cluster.cpus.rename.ROBFullEvents     20963044                       # Number of times rename has blocked due to ROB full
system.cpu_cluster.cpus.rename.RenameLookups    844653766                       # Number of register rename lookups that rename has made
system.cpu_cluster.cpus.rename.RenamedInsts    525225518                       # Number of instructions processed by rename
system.cpu_cluster.cpus.rename.RenamedOperands    612450907                       # Number of destination operands rename has renamed
system.cpu_cluster.cpus.rename.RunCycles    181858335                       # Number of cycles rename is running
system.cpu_cluster.cpus.rename.SQFullEvents      6879688                       # Number of times rename has blocked due to SQ full
system.cpu_cluster.cpus.rename.SquashCycles      2224184                       # Number of cycles rename is squashing
system.cpu_cluster.cpus.rename.SquashedInsts      4277659                       # Number of squashed instructions processed by rename
system.cpu_cluster.cpus.rename.UnblockCycles     38239856                       # Number of cycles rename is unblocking
system.cpu_cluster.cpus.rename.UndoneMaps     64925134                       # Number of HB maps that are undone due to squashing
system.cpu_cluster.cpus.rename.int_rename_lookups    678198567                       # Number of integer rename lookups
system.cpu_cluster.cpus.rename.serializeStallCycles       322722                       # count of cycles rename stalled for serializing inst
system.cpu_cluster.cpus.rename.serializingInsts        20652                       # count of serializing insts renamed
system.cpu_cluster.cpus.rename.skidInsts     59093630                       # count of insts added to the skid buffer
system.cpu_cluster.cpus.rename.tempSerializingInsts         4442                       # count of temporary serializing insts renamed
system.cpu_cluster.cpus.rename.vec_rename_lookups       355653                       # Number of vector rename lookups
system.cpu_cluster.cpus.rob.rob_reads       781384294                       # The number of ROB reads
system.cpu_cluster.cpus.rob.rob_writes     1041046587                       # The number of ROB writes
system.cpu_cluster.cpus.timesIdled               1592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_cluster.cpus.vec_regfile_reads       348004                       # number of vector regfile reads
system.cpu_cluster.cpus.vec_regfile_writes       203509                       # number of vector regfile writes
system.cpu_cluster.cpus.workload.numSyscalls         4328                       # Number of system calls
system.cpu_cluster.l2.prefetcher.num_hwpf_issued        21011                       # number of hwpf issued
system.cpu_cluster.l2.prefetcher.pfBufferHit           15                       # number of redundant prefetches already in prefetch queue
system.cpu_cluster.l2.prefetcher.pfIdentified        21028                       # number of prefetch candidates identified
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu_cluster.l2.prefetcher.pfSpanPage         3556                       # number of prefetches that crossed the page
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_requests        47336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_snoops         1878                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.tot_requests        95693                       # Total number of requests made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.tot_snoops         1878                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4207                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1207                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1207                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4207                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            93                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port        10921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::total        10921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port       346496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::total       346496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  346496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5507                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5507    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5507                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7590241                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.membus.respLayer1.occupancy           28156323                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.toL2Bus.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.trans_dist::ReadResp        43288                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackDirty        15995                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackClean        31340                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::HardPFReq         5045                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExReq         4832                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExResp         4832                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadCleanReq        29854                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadSharedReq        13435                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateReq          237                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateResp          237                       # Transaction distribution
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side        89050                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side        55000                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count::total       144050                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side      3788544                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side      2320576                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size::total      6109120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.snoops                5045                       # Total snoops (count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu_cluster.toL2Bus.snoop_fanout::samples        53403                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::mean     0.035223                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::stdev     0.184344                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::0        51522     96.48%     96.48% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::1         1881      3.52%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::2            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::total        53403                       # Request fanout histogram
system.cpu_cluster.toL2Bus.reqLayer0.occupancy     51060996                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer1.occupancy     13127247                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     21315042                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu_cluster.l2.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.inst        28315                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.data        16491                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::total        44806                       # number of demand (read+write) hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.inst        28315                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.data        16491                       # number of overall hits
system.cpu_cluster.l2.overall_hits::total        44806                       # number of overall hits
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.inst         1539                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.data         1776                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::total         3315                       # number of demand (read+write) misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.inst         1539                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.data         1776                       # number of overall misses
system.cpu_cluster.l2.overall_misses::total         3315                       # number of overall misses
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.inst    123576621                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.data    138976530                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::total    262553151                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.inst    123576621                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.data    138976530                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::total    262553151                       # number of overall miss cycles
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.inst        29854                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.data        18267                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::total        48121                       # number of demand (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.inst        29854                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.data        18267                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::total        48121                       # number of overall (read+write) accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.inst     0.051551                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.data     0.097225                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::total     0.068889                       # miss rate for demand accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.inst     0.051551                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.data     0.097225                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::total     0.068889                       # miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.inst 80296.699805                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.data 78252.550676                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::total 79201.553846                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.inst 80296.699805                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.data 78252.550676                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::total 79201.553846                       # average overall miss latency
system.cpu_cluster.l2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_mshrs             0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.unused_prefetches          2043                       # number of HardPF blocks evicted w/o reference
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.data          276                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.data          276                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.inst         1539                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.data         1500                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::total         3039                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.inst         1539                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.data         1500                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.l2.prefetcher         4254                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::total         7293                       # number of overall MSHR misses
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.inst    116713526                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.data    126998872                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::total    243712398                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.inst    116713526                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.data    126998872                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.l2.prefetcher    213287524                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::total    456999922                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.051551                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.082115                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::total     0.063153                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.051551                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.082115                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::total     0.151555                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 75837.248863                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 84665.914667                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::total 80194.931885                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 75837.248863                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 84665.914667                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.l2.prefetcher 50138.110954                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::total 62662.816674                       # average overall mshr miss latency
system.cpu_cluster.l2.replacements                  0                       # number of replacements
system.cpu_cluster.l2.WritebackDirty_hits::.writebacks        15995                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_hits::total        15995                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_accesses::.writebacks        15995                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_accesses::total        15995                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_hits::.writebacks        31338                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_hits::total        31338                       # number of WritebackClean hits
system.cpu_cluster.l2.WritebackClean_accesses::.writebacks        31338                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.WritebackClean_accesses::total        31338                       # number of WritebackClean accesses(hits+misses)
system.cpu_cluster.l2.HardPFReq_mshr_misses::.cpu_cluster.l2.prefetcher         4254                       # number of HardPFReq MSHR misses
system.cpu_cluster.l2.HardPFReq_mshr_misses::total         4254                       # number of HardPFReq MSHR misses
system.cpu_cluster.l2.HardPFReq_mshr_miss_latency::.cpu_cluster.l2.prefetcher    213287524                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.l2.HardPFReq_mshr_miss_latency::total    213287524                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.l2.HardPFReq_mshr_miss_rate::.cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.l2.HardPFReq_avg_mshr_miss_latency::.cpu_cluster.l2.prefetcher 50138.110954                       # average HardPFReq mshr miss latency
system.cpu_cluster.l2.HardPFReq_avg_mshr_miss_latency::total 50138.110954                       # average HardPFReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_hits::.cpu_cluster.cpus.data         3349                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_hits::total         3349                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus.data         1483                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::total         1483                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus.data    110043822                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::total    110043822                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus.data         4832                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::total         4832                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus.data     0.306912                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::total     0.306912                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus.data 74203.521241                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::total 74203.521241                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_mshr_hits::.cpu_cluster.cpus.data          276                       # number of ReadExReq MSHR hits
system.cpu_cluster.l2.ReadExReq_mshr_hits::total          276                       # number of ReadExReq MSHR hits
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus.data         1207                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::total         1207                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus.data     99375794                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::total     99375794                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.249793                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::total     0.249793                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 82332.886495                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::total 82332.886495                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_hits::.cpu_cluster.cpus.inst        28315                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadCleanReq_hits::total        28315                       # number of ReadCleanReq hits
system.cpu_cluster.l2.ReadCleanReq_misses::.cpu_cluster.cpus.inst         1539                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_misses::total         1539                       # number of ReadCleanReq misses
system.cpu_cluster.l2.ReadCleanReq_miss_latency::.cpu_cluster.cpus.inst    123576621                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_miss_latency::total    123576621                       # number of ReadCleanReq miss cycles
system.cpu_cluster.l2.ReadCleanReq_accesses::.cpu_cluster.cpus.inst        29854                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_accesses::total        29854                       # number of ReadCleanReq accesses(hits+misses)
system.cpu_cluster.l2.ReadCleanReq_miss_rate::.cpu_cluster.cpus.inst     0.051551                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_miss_rate::total     0.051551                       # miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::.cpu_cluster.cpus.inst 80296.699805                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_miss_latency::total 80296.699805                       # average ReadCleanReq miss latency
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::.cpu_cluster.cpus.inst         1539                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_misses::total         1539                       # number of ReadCleanReq MSHR misses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::.cpu_cluster.cpus.inst    116713526                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_latency::total    116713526                       # number of ReadCleanReq MSHR miss cycles
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.051551                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_mshr_miss_rate::total     0.051551                       # mshr miss rate for ReadCleanReq accesses
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 75837.248863                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadCleanReq_avg_mshr_miss_latency::total 75837.248863                       # average ReadCleanReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.data        13142                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::total        13142                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.data          293                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::total          293                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.data     28932708                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::total     28932708                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.data        13435                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::total        13435                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.data     0.021809                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::total     0.021809                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.data 98746.443686                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::total 98746.443686                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.data          293                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::total          293                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.data     27623078                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::total     27623078                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.021809                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::total     0.021809                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 94276.716724                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::total 94276.716724                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_hits::.cpu_cluster.cpus.data          136                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_hits::total          136                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_misses::.cpu_cluster.cpus.data          101                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_misses::total          101                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_miss_latency::.cpu_cluster.cpus.data       183855                       # number of InvalidateReq miss cycles
system.cpu_cluster.l2.InvalidateReq_miss_latency::total       183855                       # number of InvalidateReq miss cycles
system.cpu_cluster.l2.InvalidateReq_accesses::.cpu_cluster.cpus.data          237                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_accesses::total          237                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_miss_rate::.cpu_cluster.cpus.data     0.426160                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_miss_rate::total     0.426160                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_avg_miss_latency::.cpu_cluster.cpus.data  1820.346535                       # average InvalidateReq miss latency
system.cpu_cluster.l2.InvalidateReq_avg_miss_latency::total  1820.346535                       # average InvalidateReq miss latency
system.cpu_cluster.l2.InvalidateReq_mshr_hits::.cpu_cluster.cpus.data            8                       # number of InvalidateReq MSHR hits
system.cpu_cluster.l2.InvalidateReq_mshr_hits::total            8                       # number of InvalidateReq MSHR hits
system.cpu_cluster.l2.InvalidateReq_mshr_misses::.cpu_cluster.cpus.data           93                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_misses::total           93                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::.cpu_cluster.cpus.data      1284536                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::total      1284536                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.392405                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::total     0.392405                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 13812.215054                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::total 13812.215054                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.tagsinuse      3181.406361                       # Cycle average of tags in use
system.cpu_cluster.l2.tags.total_refs           94651                       # Total number of references to valid blocks.
system.cpu_cluster.l2.tags.sampled_refs         49487                       # Sample count of references to valid blocks.
system.cpu_cluster.l2.tags.avg_refs          1.912644                       # Average number of references to valid blocks.
system.cpu_cluster.l2.tags.warmup_cycle       1551000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.l2.tags.occ_blocks::.writebacks  3112.866684                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.l2.prefetcher    68.539676                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_percent::.writebacks     0.189994                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.l2.prefetcher     0.004183                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::total     0.194178                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_task_id_blocks::1022          238                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_blocks::1024         4299                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::1          122                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::2           60                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::4           48                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::1          926                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::2         1780                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::4         1117                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1022     0.014526                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1024     0.262390                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.tag_accesses       1580543                       # Number of tag accesses
system.cpu_cluster.l2.tags.data_accesses      1580543                       # Number of data accesses
system.cpu_cluster.clk_domain.clock               357                       # Clock period in ticks
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst    136563597                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total    136563597                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst    136563597                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total    136563597                       # number of overall hits
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst        32875                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total        32875                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst        32875                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total        32875                       # number of overall misses
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst    317809929                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total    317809929                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst    317809929                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total    317809929                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst    136596472                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total    136596472                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst    136596472                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total    136596472                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.000241                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.000241                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst  9667.222175                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total  9667.222175                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst  9667.222175                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total  9667.222175                       # average overall miss latency
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs        65471                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets         1406                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs          726                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets           15                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs    90.180441                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets    93.733333                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.writebacks::.writebacks        29343                       # number of writebacks
system.cpu_cluster.cpus.icache.writebacks::total        29343                       # number of writebacks
system.cpu_cluster.cpus.icache.demand_mshr_hits::.cpu_cluster.cpus.inst         3021                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.icache.demand_mshr_hits::total         3021                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.icache.overall_mshr_hits::.cpu_cluster.cpus.inst         3021                       # number of overall MSHR hits
system.cpu_cluster.cpus.icache.overall_mshr_hits::total         3021                       # number of overall MSHR hits
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst        29854                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total        29854                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst        29854                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total        29854                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst    276464339                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total    276464339                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst    276464339                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total    276464339                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  9260.545957                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total  9260.545957                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  9260.545957                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total  9260.545957                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.replacements        29343                       # number of replacements
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst    136563597                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total    136563597                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst        32875                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total        32875                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst    317809929                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total    317809929                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst    136596472                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total    136596472                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.000241                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst  9667.222175                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total  9667.222175                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_mshr_hits::.cpu_cluster.cpus.inst         3021                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.icache.ReadReq_mshr_hits::total         3021                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst        29854                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total        29854                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst    276464339                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total    276464339                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  9260.545957                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total  9260.545957                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.tagsinuse   506.846952                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs    136593450                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.sampled_refs        29853                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.avg_refs  4575.535122                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        96747                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   506.846952                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.989935                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.989935                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.tag_accesses    273222797                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.data_accesses    273222797                       # Number of data accesses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data    184803370                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total    184803370                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data    184803370                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total    184803370                       # number of overall hits
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data        42336                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total        42336                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data        42336                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total        42336                       # number of overall misses
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data    863991010                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total    863991010                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data    863991010                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total    863991010                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data    184845706                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total    184845706                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data    184845706                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total    184845706                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.000229                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.000229                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.000229                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.000229                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data 20407.950916                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total 20407.950916                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data 20407.950916                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total 20407.950916                       # average overall miss latency
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs          343                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets       179264                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs           11                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets         1976                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs    31.181818                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets    90.720648                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.writebacks::.writebacks        17992                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total        17992                       # number of writebacks
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data        23835                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total        23835                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data        23835                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total        23835                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data        18501                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total        18501                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data        18501                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total        18501                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data    239511980                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total    239511980                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data    239511980                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total    239511980                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.000100                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.000100                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 12945.893735                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total 12945.893735                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 12945.893735                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total 12945.893735                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.replacements        17992                       # number of replacements
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data    117483900                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total    117483900                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data        21181                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total        21181                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data    171958332                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total    171958332                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data    117505081                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total    117505081                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.000180                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data  8118.518106                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total  8118.518106                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data         7736                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total         7736                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data        13445                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total        13445                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data    105165417                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total    105165417                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  7821.897880                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total  7821.897880                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data     67319470                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total     67319470                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data        21140                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total        21140                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data    691719234                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total    691719234                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data     67340610                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total     67340610                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.000314                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.000314                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 32720.871996                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 32720.871996                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data        16099                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total        16099                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data         5041                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total         5041                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data    134043829                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total    134043829                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 26590.721881                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 26590.721881                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::total           15                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus.data       313444                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::total       313444                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus.data 20896.266667                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::total 20896.266667                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::total           15                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus.data       302734                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::total       302734                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 20182.266667                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::total 20182.266667                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           27                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus.data       102102                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::total       102102                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus.data     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::total     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus.data       102102                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::total       102102                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus.data       101388                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::total       101388                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.035714                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::total     0.035714                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data       101388                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::total       101388                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_hits::.cpu_cluster.cpus.data          239                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_hits::total          239                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_misses::.cpu_cluster.cpus.data            3                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_misses::total            3                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::.cpu_cluster.cpus.data        18207                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::total        18207                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_accesses::.cpu_cluster.cpus.data          242                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_accesses::total          242                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::.cpu_cluster.cpus.data     0.012397                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::total     0.012397                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::.cpu_cluster.cpus.data         6069                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::total         6069                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_mshr_hits::.cpu_cluster.cpus.data            1                       # number of SwapReq MSHR hits
system.cpu_cluster.cpus.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::.cpu_cluster.cpus.data            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::.cpu_cluster.cpus.data        11424                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::total        11424                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.008264                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::total     0.008264                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data         5712                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::total         5712                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.tagsinuse   511.601824                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs    184822164                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.sampled_refs        18504                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.avg_refs  9988.227626                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       184926                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   511.601824                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.999222                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.999222                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.tag_accesses    369710504                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.data_accesses    369710504                       # Number of data accesses
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 101592266832                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.inst        98432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.data        96000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.l2.prefetcher       152064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             346496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus.inst        98432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.inst         1538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.data         1500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.l2.prefetcher         2376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5414                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu_cluster.cpus.inst       968893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.data       944954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.l2.prefetcher      1496807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3410653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus.inst       968893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           968893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.inst       968893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.data       944954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.l2.prefetcher      1496807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3410653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.inst::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.data::samples      3000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.l2.prefetcher::samples      4752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577052                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               41467                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5414                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    307877854                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   54140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               524437854                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28433.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48433.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9244                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.943110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.185086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.179635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             2      0.13%      0.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          574     36.28%     36.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          328     20.73%     57.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          137      8.66%     65.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           74      4.68%     70.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           50      3.16%     73.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           44      2.78%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           26      1.64%     78.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          347     21.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1582                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 346496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  346496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  101592177582                       # Total gap between requests
system.mem_ctrls.avgGap                   18764716.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.inst        98432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.data        96000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.l2.prefetcher       152064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.inst 968892.643795161741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.data 944953.813844436081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.l2.prefetcher 1496806.841129586799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.inst         3076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.data         3000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.l2.prefetcher         4752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.inst    117362154                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.data    139706250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.l2.prefetcher    267369450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.inst     38154.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.data     46568.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.l2.prefetcher     56264.61                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              2827440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1488345.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12733728                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy        632790600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        186676248                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     3178739342.399506                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4015255703.999707                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         39.523242                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96886210654                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3402100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1303956178                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
