
---------- Begin Simulation Statistics ----------
final_tick                                65621777500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151510                       # Simulator instruction rate (inst/s)
host_mem_usage                                 680860                       # Number of bytes of host memory used
host_op_rate                                   165799                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   660.03                       # Real time elapsed on the host
host_tick_rate                               99422071                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109432857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065622                       # Number of seconds simulated
sim_ticks                                 65621777500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.089969                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691107                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9866171                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142584                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16333343                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300094                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434175                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134081                       # Number of indirect misses.
system.cpu.branchPred.lookups                20396128                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050901                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1122                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109432857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.312436                       # CPI: cycles per instruction
system.cpu.discardedOps                        690786                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49585019                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17137909                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9893120                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        15273237                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.761942                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        131243555                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955883     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568355      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646546     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534490     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109432857                       # Class of committed instruction
system.cpu.tickCycles                       115970318                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   168                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         99164                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       722708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        23127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1446830                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          23137                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12084                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46198                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2071                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38811                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12084                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       150059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 150059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6213952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6213952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50895                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50895    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50895                       # Request fanout histogram
system.membus.respLayer1.occupancy          273672250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           296374000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            685191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        96557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668498                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38935                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38935                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668896                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16295                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2006290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       164666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2170956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     85593216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6757696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               92350912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69983                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2956672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           794109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029190                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.168414                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 770939     97.08%     97.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23160      2.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             794109                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1442272000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          82847495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1003344499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               668356                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4869                       # number of demand (read+write) hits
system.l2.demand_hits::total                   673225                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668356                       # number of overall hits
system.l2.overall_hits::.cpu.data                4869                       # number of overall hits
system.l2.overall_hits::total                  673225                       # number of overall hits
system.l2.demand_misses::.cpu.inst                540                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              50361                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50901                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               540                       # number of overall misses
system.l2.overall_misses::.cpu.data             50361                       # number of overall misses
system.l2.overall_misses::total                 50901                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4163365000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4205042000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41677000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4163365000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4205042000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668896                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55230                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724126                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668896                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55230                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724126                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000807                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.911841                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070293                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000807                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.911841                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070293                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77179.629630                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82670.419571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82612.168720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77179.629630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82670.419571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82612.168720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46198                       # number of writebacks
system.l2.writebacks::total                     46198                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         50356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50895                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        50356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50895                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36222500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3659478000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3695700500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36222500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3659478000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3695700500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.911751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070285                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.911751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070285                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67203.153989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72672.134403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72614.215542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67203.153989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72672.134403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72614.215542                       # average overall mshr miss latency
system.l2.replacements                          69983                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50359                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50359                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50359                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50359                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668487                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668487                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668487                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668487                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1423                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1423                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   124                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3120520500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3120520500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80402.991420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80402.991420                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2732410500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2732410500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70402.991420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70402.991420                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41677000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41677000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77179.629630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77179.629630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67203.153989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67203.153989                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        11550                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11550                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1042844500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1042844500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.708806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.708806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90289.567100                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90289.567100                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        11545                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11545                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    927067500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    927067500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.708500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.708500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80300.346470                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80300.346470                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2040.308070                       # Cycle average of tags in use
system.l2.tags.total_refs                     1445372                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     72031                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.065972                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     460.393732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        22.171161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1557.743178                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.224802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996244                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          651                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11646439                       # Number of tag accesses
system.l2.tags.data_accesses                 11646439                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3222784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3257280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2956672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2956672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           50356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               50895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46198                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46198                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            525679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          49111501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              49637180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       525679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           525679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45056262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45056262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45056262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           525679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         49111501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             94693442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     50333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000859344500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2585                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2585                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              163372                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43614                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50895                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46198                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50895                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46198                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2871                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    649200750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  254360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1603050750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12761.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31511.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27242                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28791                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50895                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46198                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.449655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.376935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.561949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21275     51.88%     51.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13009     31.72%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3535      8.62%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1288      3.14%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1083      2.64%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          302      0.74%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          181      0.44%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          115      0.28%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          219      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41007                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.675048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.365350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.045205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2583     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2585                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.860348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.831814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              460     17.79%     17.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      1.20%     18.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1575     60.93%     79.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              455     17.60%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      2.21%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2585                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3255808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2954816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3257280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2956672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        49.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     49.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   65619857000                       # Total gap between requests
system.mem_ctrls.avgGap                     675845.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3221312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2954816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 525679.146682669409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 49089069.554691649973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 45027978.707221083343                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        50356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46198                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14151250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1588899500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1523815329500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26254.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31553.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32984443.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            139358520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             74070810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           176029560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          119584980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5179571280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18968510730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9225279840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33882405720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.328679                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  23803262500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2191020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39627495000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            153438600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             81550755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           187196520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          121417200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5179571280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19737379170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8577811680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34038365205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.705322                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22113945500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2191020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41316812000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     65621777500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27659546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27659546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27659546                       # number of overall hits
system.cpu.icache.overall_hits::total        27659546                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668896                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668896                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668896                       # number of overall misses
system.cpu.icache.overall_misses::total        668896                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8731669000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8731669000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8731669000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8731669000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28328442                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28328442                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28328442                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28328442                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023612                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023612                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023612                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023612                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13053.851421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13053.851421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13053.851421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13053.851421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668498                       # number of writebacks
system.cpu.icache.writebacks::total            668498                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668896                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668896                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668896                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668896                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8062773000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8062773000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8062773000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8062773000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023612                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023612                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023612                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023612                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12053.851421                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12053.851421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12053.851421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12053.851421                       # average overall mshr miss latency
system.cpu.icache.replacements                 668498                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27659546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27659546                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668896                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668896                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8731669000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8731669000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28328442                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28328442                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13053.851421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13053.851421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668896                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668896                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8062773000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8062773000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023612                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023612                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12053.851421                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12053.851421                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.674913                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28328442                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668896                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.351041                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.674913                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57325780                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57325780                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34815974                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34815974                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34819301                       # number of overall hits
system.cpu.dcache.overall_hits::total        34819301                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        75060                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          75060                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        75098                       # number of overall misses
system.cpu.dcache.overall_misses::total         75098                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5639404500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5639404500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5639404500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5639404500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34891034                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34891034                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34894399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34894399                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002152                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002152                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75131.954436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75131.954436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75093.937255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75093.937255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50359                       # number of writebacks
system.cpu.dcache.writebacks::total             50359                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19862                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19862                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        55198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55198                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55230                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4294956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4294956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4297347500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4297347500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77809.993116                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77809.993116                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77808.211117                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77808.211117                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54206                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20572008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20572008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1329568500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1329568500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20591497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20591497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68221.483914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68221.483914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1114731000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1114731000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68543.995573                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68543.995573                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14243966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14243966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4309836000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4309836000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299537                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77555.487574                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77555.487574                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16636                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16636                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3180225000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3180225000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81680.364710                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81680.364710                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3327                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3327                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011293                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011293                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2391500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2391500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.009510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74734.375000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74734.375000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.461506                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35052691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55230                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            634.667590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.461506                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70200348                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70200348                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65621777500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
