Luiz André Barroso , Michel Dubois, The performance of cache-coherent ring-based multiprocessors, Proceedings of the 20th annual international symposium on computer architecture, p.268-277, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165162]
Bolotin, E., Cidon, I., Ginosar, R., and Kolodny, A. 2005. Efficient routing in irregular topology NoCs. Tech. rep. Department of Electrical Engineering, Technion, Haita, Israel.
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, Routing table minimization for irregular mesh NoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Chi, H. and Wu, W. 2003. Routing tree construction for interconnection networks. In Proceedings of the 11th Euromicro Conference on Parallel, Distributed and Network-based Processing.
Yogen K. Dalal , Robert M. Metcalfe, Reverse path forwarding of broadcast packets, Communications of the ACM, v.21 n.12, p.1040-1048, Dec. 1978[doi>10.1145/359657.359665]
De Pallegrini, F., Starobinski, D., Karpovsky, M. G., and Levitin, L. B. 2004. Scalable cycle-breaking algorithms for gigabit ethernet backbones. In Proceedings of the Annual Joint Conference of the IEEE Computer and Communications Societies (InfoCom).
Federico Silla , José Duato, High-Performance Routing in Networks of Workstations with Irregular Topology, IEEE Transactions on Parallel and Distributed Systems, v.11 n.7, p.699-719, July 2000[doi>10.1109/71.877816]
Ibanez, G. A., Garcia-Martinez, A., Carral, J. A., and Gonzalez, P. A. 2008. Hierarchical up/down routing architecture for ethernet backbones and campus networks. In Proceedings of the Conference on IEEE Computer Communications Workshops (InfoCom).
A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002
Michael R. Marty , Mark D. Hill, Coherence Ordering for Ring-based Chip Multiprocessors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.309-320, December 09-13, 2006[doi>10.1109/MICRO.2006.14]
Maurizio Palesi , Shashi Kumar , Rickard Holsmark, A method for router table compression for application specific routing in mesh topology noc architectures, Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation, July 17-20, 2006, Samos, Greece[doi>10.1007/11796435_38]
Patwardhan, J. P., Dwyer, C., Lebeck, A. R., and Sorin, D. J. 2004. Circuit and system architecture for DNA-guided self-assembly of nanoelectronics. In Proceedings of the Conference on Foundations of Nanoscience: Self-Assembled Architectures and Devices. 344--358.
Patwardhan, J. P., Dwyer, C., and Lebeck, A. R. 2006a. Self-assembled networks: Control vs. complexity. In Proceedings of the 1st International Conference on Nano-Networks (NANONETS).
Jaidev P. Patwardhan , Chris Dwyer , Alvin R. Lebeck , Daniel J. Sorin, NANA: A nano-scale active network architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.1, p.1-30, January 2006[doi>10.1145/1126257.1126258]
Jaidev P. Patwardhan , Vijeta Johri , Chris Dwyer , Alvin R. Lebeck, A defect tolerant self-organizing nanoscale SIMD architecture, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168888]
Jose C. Sancho , Antonio Robles , Jose Duato, An Effective Methodology to Improve the Performance of the Up*/Down* Routing Algorithm, IEEE Transactions on Parallel and Distributed Systems, v.15 n.8, p.740-754, August 2004[doi>10.1109/TPDS.2004.28]
M. K. F. Schafer , T. Hollstein , H. Zimmer , M. Glesner, Deadlock-free routing and component placement for irregular mesh-based networks-on-chip, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.238-245, November 06-10, 2005, San Jose, CA
Schroeder, M. D., Birrell, A. D., Burrows, M., Murray, H., Needham, R. M., Rodeheffer, T. L., Satterthwaite, E. H., and Thacker, C. P. 1991. Autonet: A high-speed, self-configuring local area network using point-to-point links. IEEE J. Select. Areas Comm. 9.
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
Daniel Wiklund , Dake Liu, SoCBUS: Switched Network on Chip for Hard Real Time Embedded Systems, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.78.1, April 22-26, 2003
Winfree, E., Liu, F., Wenzler, L. A., and Seeman, N. C. 1998. Design and self-assembly of two-dimensional DNA crystals. Nature 394, 539--544.
Yan, H., Park, S. H., Finkelstein, G., Reif, J. H., and LaBean, T. H. 2003. DNA templated self-assembly of protein arrays and highly conductive nanowires. Sci. 301, 1882--1884.
