#ifndef __ASM_ARM_PLATFORMS_XILINX_VERSAL_NET_EEMI_H
#define __ASM_ARM_PLATFORMS_XILINX_VERSAL_NET_EEMI_H

/* Main PM Mediator entry.  */
bool versal_net_eemi(struct cpu_user_regs *regs);

/* max number of SGI supported on versal-net platform */
#define MAX_SGI_VERSAL_NET 32

/*
 * Versal-net has a lot of common nodes with Versal and these common nodes are
 * already present in xilinx-versal-eemi.h. The extra Versal-net specific nodes
 * are added in this header.
 *
 * Versal-net nodes information is copied from following embeddedsw repo:
 * embeddedsw/lib/sw_services/xilpm/src/versal_common/common/xpm_nodeid.h.
 */

/* Versal-net specific nodeids for power management functions. */
#define VERSAL_NET_PM_POWER_ME2                (0x421c028U)
#define VERSAL_NET_PM_POWER_VCCINT_PMC         (0x4328029U)
#define VERSAL_NET_PM_POWER_VCCAUX_PMC         (0x432802aU)
#define VERSAL_NET_PM_POWER_VCCINT_PSLP        (0x432802bU)
#define VERSAL_NET_PM_POWER_VCCINT_PSFP        (0x432802cU)
#define VERSAL_NET_PM_POWER_VCCINT_SOC         (0x432802dU)
#define VERSAL_NET_PM_POWER_VCCINT_RAM         (0x432802eU)
#define VERSAL_NET_PM_POWER_VCCAUX             (0x432802fU)
#define VERSAL_NET_PM_POWER_VCCINT_PL          (0x4328030U)
#define VERSAL_NET_PM_POWER_HNICX              (0x4230031U)
#define VERSAL_NET_PM_POWER_CPM5N              (0x4218032U)
#define VERSAL_NET_PM_POWER_ACPU_0_0           (0x4104033U)
#define VERSAL_NET_PM_POWER_ACPU_0_1           (0x4104034U)
#define VERSAL_NET_PM_POWER_ACPU_0_2           (0x4104035U)
#define VERSAL_NET_PM_POWER_ACPU_0_3           (0x4104036U)
#define VERSAL_NET_PM_POWER_ACPU_1_0           (0x4104037U)
#define VERSAL_NET_PM_POWER_ACPU_1_1           (0x4104038U)
#define VERSAL_NET_PM_POWER_ACPU_1_2           (0x4104039U)
#define VERSAL_NET_PM_POWER_ACPU_1_3           (0x410403aU)
#define VERSAL_NET_PM_POWER_ACPU_2_0           (0x410403bU)
#define VERSAL_NET_PM_POWER_ACPU_2_1           (0x410403cU)
#define VERSAL_NET_PM_POWER_ACPU_2_2           (0x410403dU)
#define VERSAL_NET_PM_POWER_ACPU_2_3           (0x410403eU)
#define VERSAL_NET_PM_POWER_ACPU_3_0           (0x410403fU)
#define VERSAL_NET_PM_POWER_ACPU_3_1           (0x4104040U)
#define VERSAL_NET_PM_POWER_ACPU_3_2           (0x4104041U)
#define VERSAL_NET_PM_POWER_ACPU_3_3           (0x4104042U)
#define VERSAL_NET_PM_POWER_RPU_A_0            (0x4104043U)
#define VERSAL_NET_PM_POWER_RPU_A_1            (0x4104044U)
#define VERSAL_NET_PM_POWER_RPU_B_0            (0x4104045U)
#define VERSAL_NET_PM_POWER_RPU_B_1            (0x4104046U)
#define VERSAL_NET_PM_POWER_OCM_0_0            (0x4104047U)
#define VERSAL_NET_PM_POWER_OCM_0_1            (0x4104048U)
#define VERSAL_NET_PM_POWER_OCM_0_2            (0x4104049U)
#define VERSAL_NET_PM_POWER_OCM_0_3            (0x410404aU)
#define VERSAL_NET_PM_POWER_OCM_1_0            (0x410404bU)
#define VERSAL_NET_PM_POWER_OCM_1_1            (0x410404cU)
#define VERSAL_NET_PM_POWER_OCM_1_2            (0x410404dU)
#define VERSAL_NET_PM_POWER_OCM_1_3            (0x410404eU)
#define VERSAL_NET_PM_POWER_FPD_DOMAIN_CTRL    (0x453404fU)
#define VERSAL_NET_PM_POWER_PLD_DOMAIN_CTRL    (0x4534050U)

/* Versal-net specific reset Nodes */
#define VERSAL_NET_PM_RST_PCIE_DMA1            (0xc410060U)
#define VERSAL_NET_PM_RST_GTY_1                (0xc410061U)
#define VERSAL_NET_PM_RST_GTY_3                (0xc410062U)
#define VERSAL_NET_PM_RST_GTY_2                (0xc410063U)
#define VERSAL_NET_PM_RST_DMA_CONFIG_POR       (0xc30c064U)
#define VERSAL_NET_PM_RST_CDX                  (0xc410065U)
#define VERSAL_NET_PM_RST_PCIE0_CONFIG         (0xc410066U)
#define VERSAL_NET_PM_RST_PCIE_CONFIG_POR      (0xc30c067U)
#define VERSAL_NET_PM_RST_DPU                  (0xc410068U)
#define VERSAL_NET_PM_RST_CDX_CONFIG           (0xc410069U)
#define VERSAL_NET_PM_RST_PCIE_1               (0xc41006aU)
#define VERSAL_NET_PM_RST_PCIE_0               (0xc41006bU)
#define VERSAL_NET_PM_RST_PCIE_3               (0xc41006cU)
#define VERSAL_NET_PM_RST_PCIE_2               (0xc41006dU)
#define VERSAL_NET_PM_RST_PCIE1_CONFIG         (0xc41006eU)
#define VERSAL_NET_PM_RST_PCIE3_CONFIG         (0xc41006fU)
#define VERSAL_NET_PM_RST_DPU_CONFIG           (0xc410070U)
#define VERSAL_NET_PM_RST_PCIE2_CONFIG         (0xc410071U)
#define VERSAL_NET_PM_RST_RAM_0                (0xc410072U)
#define VERSAL_NET_PM_RST_RAM_1                (0xc410073U)
#define VERSAL_NET_PM_RST_USB1_PHY             (0xc104078U)
#define VERSAL_NET_PM_RST_WWDT                 (0xc410079U)
#define VERSAL_NET_PM_RST_SYS_1                (0xc41007aU)
#define VERSAL_NET_PM_RST_SYS_3                (0xc41007bU)
#define VERSAL_NET_PM_RST_SYS_2                (0xc41007cU)
#define VERSAL_NET_PM_RST_SYSMON_CFG_CPM5N     (0xc41007eU)
#define VERSAL_NET_PM_RST_SYSMON_CFG_PMC       (0xc41007fU)
#define VERSAL_NET_PM_RST_SYSMON_SEQ_CPM5N     (0xc410080U)
#define VERSAL_NET_PM_RST_SYSMON_SEQ_PMC       (0xc410081U)
#define VERSAL_NET_PM_RST_USB0_PHY             (0xc104082U)
#define VERSAL_NET_PM_RST_PDMA_1               (0xc410083U)
#define VERSAL_NET_PM_RST_PDMA_0               (0xc410084U)
#define VERSAL_NET_PM_RST_I2C                  (0xc410085U)
#define VERSAL_NET_PM_RST_DBG_CPM5N            (0xc208086U)
#define VERSAL_NET_PM_RST_DBG_PMC              (0xc208087U)
#define VERSAL_NET_PM_RST_DBG_DPC              (0xc208088U)
#define VERSAL_NET_PM_RST_PKI                  (0xc410089U)
#define VERSAL_NET_PM_RST_FPD_SWDT_2           (0xc41008aU)
#define VERSAL_NET_PM_RST_FMU                  (0xc41008bU)
#define VERSAL_NET_PM_RST_FPD_SWDT_1           (0xc41008cU)
#define VERSAL_NET_PM_RST_MMU_TBU_3            (0xc41008dU)
#define VERSAL_NET_PM_RST_MMU_GLOBAL           (0xc41008eU)
#define VERSAL_NET_PM_RST_MMU_TBU_4            (0xc41008fU)
#define VERSAL_NET_PM_RST_MMU_TBU_9            (0xc410090U)
#define VERSAL_NET_PM_RST_MMU_TBU_5            (0xc410091U)
#define VERSAL_NET_PM_RST_MMU_TBU_0            (0xc410092U)
#define VERSAL_NET_PM_RST_MMU_TBU_7            (0xc410093U)
#define VERSAL_NET_PM_RST_MMU_TBU_1            (0xc410094U)
#define VERSAL_NET_PM_RST_MMU_TBU_8            (0xc410095U)
#define VERSAL_NET_PM_RST_MMU_TBU_6            (0xc410096U)
#define VERSAL_NET_PM_RST_MMU_TBU_10           (0xc410097U)
#define VERSAL_NET_PM_RST_MMU_TBU_2            (0xc410098U)
#define VERSAL_NET_PM_RST_APU3_CORE1_WARM      (0xc514099U)
#define VERSAL_NET_PM_RST_APU3_CORE3_COLD      (0xc61809aU)
#define VERSAL_NET_PM_RST_APU3_CORE0_COLD      (0xc61809bU)
#define VERSAL_NET_PM_RST_APU3_CORE1_COLD      (0xc61809cU)
#define VERSAL_NET_PM_RST_APU3_CLUSTER_COLD    (0xc61809dU)
#define VERSAL_NET_PM_RST_APU3_CORE0_WARM      (0xc51409eU)
#define VERSAL_NET_PM_RST_APU3_CORE2_COLD      (0xc61809fU)
#define VERSAL_NET_PM_RST_APU3_CORE2_WARM      (0xc5140a0U)
#define VERSAL_NET_PM_RST_APU3_CORE3_WARM      (0xc5140a1U)
#define VERSAL_NET_PM_RST_APU3_CLUSTER_WARM    (0xc5140a2U)
#define VERSAL_NET_PM_RST_FPD_SWDT_3           (0xc4100a3U)
#define VERSAL_NET_PM_RST_APU1_CORE1_WARM      (0xc5140a4U)
#define VERSAL_NET_PM_RST_APU1_CORE3_COLD      (0xc6180a5U)
#define VERSAL_NET_PM_RST_APU1_CORE0_COLD      (0xc6180a6U)
#define VERSAL_NET_PM_RST_APU1_CORE1_COLD      (0xc6180a7U)
#define VERSAL_NET_PM_RST_APU1_CLUSTER_COLD    (0xc6180a8U)
#define VERSAL_NET_PM_RST_APU1_CORE0_WARM      (0xc5140a9U)
#define VERSAL_NET_PM_RST_APU1_CORE2_COLD      (0xc6180aaU)
#define VERSAL_NET_PM_RST_APU1_CORE2_WARM      (0xc5140abU)
#define VERSAL_NET_PM_RST_APU1_CORE3_WARM      (0xc5140acU)
#define VERSAL_NET_PM_RST_APU1_CLUSTER_WARM    (0xc5140adU)
#define VERSAL_NET_PM_RST_CPI                  (0xc4100aeU)
#define VERSAL_NET_PM_RST_APU0_CORE1_WARM      (0xc5140afU)
#define VERSAL_NET_PM_RST_APU0_CORE3_COLD      (0xc6180b0U)
#define VERSAL_NET_PM_RST_APU0_CORE0_COLD      (0xc6180b1U)
#define VERSAL_NET_PM_RST_APU0_CORE1_COLD      (0xc6180b2U)
#define VERSAL_NET_PM_RST_APU0_CLUSTER_COLD    (0xc6180b3U)
#define VERSAL_NET_PM_RST_APU0_CORE0_WARM      (0xc5140b4U)
#define VERSAL_NET_PM_RST_APU0_CORE2_COLD      (0xc6180b5U)
#define VERSAL_NET_PM_RST_APU0_CORE2_WARM      (0xc5140b6U)
#define VERSAL_NET_PM_RST_APU0_CORE3_WARM      (0xc5140b7U)
#define VERSAL_NET_PM_RST_APU0_CLUSTER_WARM    (0xc5140b8U)
#define VERSAL_NET_PM_RST_FPD_SWDT_0           (0xc4100b9U)
#define VERSAL_NET_PM_RST_APU2_CORE1_WARM      (0xc5140baU)
#define VERSAL_NET_PM_RST_APU2_CORE3_COLD      (0xc6180bbU)
#define VERSAL_NET_PM_RST_APU2_CORE0_COLD      (0xc6180bcU)
#define VERSAL_NET_PM_RST_APU2_CORE1_COLD      (0xc6180bdU)
#define VERSAL_NET_PM_RST_APU2_CLUSTER_COLD    (0xc6180beU)
#define VERSAL_NET_PM_RST_APU2_CORE0_WARM      (0xc5140bfU)
#define VERSAL_NET_PM_RST_APU2_CORE2_COLD      (0xc6180c0U)
#define VERSAL_NET_PM_RST_APU2_CORE2_WARM      (0xc5140c1U)
#define VERSAL_NET_PM_RST_APU2_CORE3_WARM      (0xc5140c2U)
#define VERSAL_NET_PM_RST_APU2_CLUSTER_WARM    (0xc5140c3U)
#define VERSAL_NET_PM_RST_CMN_CXS              (0xc4100c4U)
#define VERSAL_NET_PM_RST_CMN_CGL              (0xc4100c5U)
#define VERSAL_NET_PM_RST_USB_1                (0xc1040c6U)
#define VERSAL_NET_PM_RST_SWDT_1               (0xc4100c7U)
#define VERSAL_NET_PM_RST_SWDT_0               (0xc4100c8U)
#define VERSAL_NET_PM_RST_RPU_A_GD             (0xc4100c9U)
#define VERSAL_NET_PM_RST_RPU_B_GD             (0xc4100caU)
#define VERSAL_NET_PM_RST_RPU_CORE0A           (0xc4100cbU)
#define VERSAL_NET_PM_RST_RPU_CORE0A_POR       (0xc30c0ccU)
#define VERSAL_NET_PM_RST_RPU_CORE0B_POR       (0xc30c0cdU)
#define VERSAL_NET_PM_RST_RPU_A_GD_TOP         (0xc4100ceU)
#define VERSAL_NET_PM_RST_RPU_CORE1B           (0xc4100cfU)
#define VERSAL_NET_PM_RST_RPU_B_TOPRESET       (0xc4100d0U)
#define VERSAL_NET_PM_RST_RPU_CORE1B_POR       (0xc30c0d1U)
#define VERSAL_NET_PM_RST_RPU_CORE1A           (0xc4100d2U)
#define VERSAL_NET_PM_RST_RPU_B_GD_TOP         (0xc4100d3U)
#define VERSAL_NET_PM_RST_RPU_A_TOPRESET       (0xc4100d4U)
#define VERSAL_NET_PM_RST_RPU_B_DBGRST         (0xc2080d5U)
#define VERSAL_NET_PM_RST_RPU_A_DCLS_TOPRESET  (0xc4100d6U)
#define VERSAL_NET_PM_RST_RPU_CORE1A_POR       (0xc30c0d7U)
#define VERSAL_NET_PM_RST_RPU_B_DCLS_TOPRESET  (0xc4100d8U)
#define VERSAL_NET_PM_RST_RPU_A_DBGRST         (0xc2080d9U)
#define VERSAL_NET_PM_RST_RPU_CORE0B           (0xc4100daU)
#define VERSAL_NET_PM_RST_SYSMON_CFG_FPD       (0xc4100dbU)
#define VERSAL_NET_PM_RST_SYSMON_CFG_LPD       (0xc4100dcU)
#define VERSAL_NET_PM_RST_SYSMON_SEQ_FPD       (0xc4100ddU)
#define VERSAL_NET_PM_RST_SYSMON_SEQ_LPD       (0xc4100deU)
#define VERSAL_NET_PM_RST_I3C_1                (0xc4100dfU)
#define VERSAL_NET_PM_RST_I3C_0                (0xc4100e0U)
#define VERSAL_NET_PM_RST_FPD_SRST             (0xc4100e1U)
#define VERSAL_NET_PM_RST_DBG_LPD_HSDP         (0xc2080e2U)
#define VERSAL_NET_PM_RST_PSM_MODE_WAKEUP      (0xc4100e3U)
#define VERSAL_NET_PM_RST_PSM_MODE_MODE        (0xc4100e4U)
#define VERSAL_NET_PM_RST_TIMESTAMP_FPD        (0xc4100e5U)
#define VERSAL_NET_PM_RST_TIMESTAMP_LPD        (0xc4100e6U)

/* Versal-net specific clock nodes */
#define VERSAL_NET_PM_CLK_PL_PMC_ALT_REF_CLK   (0x830c076U)
#define VERSAL_NET_PM_CLK_PL_LPD_ALT_REF_CLK   (0x830c077U)
#define VERSAL_NET_PM_CLK_PL_FPD_ALT_REF_CLK   (0x830c078U)
#define VERSAL_NET_PM_CLK_CPM_DMA_ALT_REF      (0x8208079U)
#define VERSAL_NET_PM_CLK_CPM_AUX2_REF         (0x820807aU)
#define VERSAL_NET_PM_CLK_CPM5N_PRESRC         (0x820807bU)
#define VERSAL_NET_PM_CLK_CPM5N_POSTCLK        (0x820807cU)
#define VERSAL_NET_PM_CLK_CPM5N_PLL_OUT        (0x820807dU)
#define VERSAL_NET_PM_CLK_APU1_PRESRC          (0x820807eU)
#define VERSAL_NET_PM_CLK_APU1_POSTCLK         (0x820807fU)
#define VERSAL_NET_PM_CLK_APU_PLL1_OUT         (0x8208080U)
#define VERSAL_NET_PM_CLK_APLL1                (0x8208081U)
#define VERSAL_NET_PM_CLK_APU2_PRESRC          (0x8208082U)
#define VERSAL_NET_PM_CLK_APU2_POSTCLK         (0x8208083U)
#define VERSAL_NET_PM_CLK_APU_PLL2_OUT         (0x8208084U)
#define VERSAL_NET_PM_CLK_APLL2                (0x8208085U)
#define VERSAL_NET_PM_CLK_FLX_PRESRC           (0x8208086U)
#define VERSAL_NET_PM_CLK_FLX_POSTCLK          (0x8208087U)
#define VERSAL_NET_PM_CLK_FLX_PLL_OUT          (0x8208088U)
#define VERSAL_NET_PM_CLK_FLXPLL               (0x8208089U)
#define VERSAL_NET_PM_CLK_IRO                  (0x830c08aU)
#define VERSAL_NET_PM_CLK_IN_REF               (0x830c08bU)
#define VERSAL_NET_PM_CLK_OSCCLK_DIV2          (0x830c08cU)
#define VERSAL_NET_PM_CLK_CPM5N_DBG_REF        (0x820808dU)
#define VERSAL_NET_PM_CLK_CPM5N_AUX1_REF       (0x820808eU)
#define VERSAL_NET_PM_CLK_CPM5N_TOPSW_REF      (0x820808fU)
#define VERSAL_NET_PM_CLK_CPM5N_AUX0_REF       (0x8208090U)
#define VERSAL_NET_PM_CLK_CPM5N_DMA_ALT        (0x8208091U)
#define VERSAL_NET_PM_CLK_CPM5N_AUX2_REF       (0x8208092U)
#define VERSAL_NET_PM_CLK_CPM5N_CORE_REF       (0x8208093U)
#define VERSAL_NET_PM_CLK_PMC_RCLK             (0x8208094U)
#define VERSAL_NET_PM_CLK_FPD_RCLK             (0x8208095U)
#define VERSAL_NET_PM_CLK_FPD_WWDT_PLL         (0x8208096U)
#define VERSAL_NET_PM_CLK_PERIPH               (0x8208097U)
#define VERSAL_NET_PM_CLK_ACPU0                (0x8208098U)
#define VERSAL_NET_PM_CLK_ACPU3                (0x8208099U)
#define VERSAL_NET_PM_CLK_ACPU2                (0x820809aU)
#define VERSAL_NET_PM_CLK_ACPU1                (0x820809bU)
#define VERSAL_NET_PM_CLK_FPD_PKI_DIV          (0x820809cU)
#define VERSAL_NET_PM_CLK_I3C0_REF             (0x820809dU)
#define VERSAL_NET_PM_CLK_CAN0_REF_2X          (0x820809eU)
#define VERSAL_NET_PM_CLK_I3C1_REF             (0x820809fU)
#define VERSAL_NET_PM_CLK_LPD_RCLK             (0x82080a0U)
#define VERSAL_NET_PM_CLK_GEM1_REF_TX          (0x82080a1U)
#define VERSAL_NET_PM_CLK_GEM1_REF_RX          (0x82080a2U)
#define VERSAL_NET_PM_CLK_RPU                  (0x82080a3U)
#define VERSAL_NET_PM_CLK_RPU_OCM              (0x82080a4U)
#define VERSAL_NET_PM_CLK_RPU_XRAM             (0x82080a5U)
#define VERSAL_NET_PM_CLK_RPU_CLUSTERB         (0x82080a6U)
#define VERSAL_NET_PM_CLK_RPU_CLUSTERA         (0x82080a7U)
#define VERSAL_NET_PM_CLK_GEM0_REF_TX          (0x82080a8U)
#define VERSAL_NET_PM_CLK_GEM0_REF_RX          (0x82080a9U)
#define VERSAL_NET_PM_CLK_PSM                  (0x82080aaU)
#define VERSAL_NET_PM_CLK_CPM_TOPSW            (0x82080abU)
#define VERSAL_NET_PM_CLK_CAN1_REF_2X          (0x82080acU)
#define VERSAL_NET_PM_CLK_LPD_WWDT_PLL         (0x82080adU)
#define VERSAL_NET_PM_CLK_USB1_BUS_REF         (0x82080aeU)
#define VERSAL_NET_PM_CLK_FPD_TOPSW_MUX        (0x82080b0U)
#define VERSAL_NET_PM_CLK_CPM5N_PLL            (0x81040b1U)
#define VERSAL_NET_PM_CLK_APU_PLL1             (0x81040b2U)
#define VERSAL_NET_PM_CLK_APU_PLL2             (0x81040b3U)
#define VERSAL_NET_PM_CLK_FLX_PLL              (0x81040b4U)

/* Versal-net specific device Nodes */
#define VERSAL_NET_PM_DEV_GTM_5                (0x1862c074U)
#define VERSAL_NET_PM_DEV_GTM_6                (0x1862c075U)
#define VERSAL_NET_PM_DEV_GTM_7                (0x1862c076U)
#define VERSAL_NET_PM_DEV_GTM_8                (0x1862c077U)
#define VERSAL_NET_PM_DEV_GTM_9                (0x1862c078U)
#define VERSAL_NET_PM_DEV_HBMMC_0              (0x18540079U)
#define VERSAL_NET_PM_DEV_HBMMC_1              (0x1854007aU)
#define VERSAL_NET_PM_DEV_HBMMC_2              (0x1854007bU)
#define VERSAL_NET_PM_DEV_HBMMC_3              (0x1854007cU)
#define VERSAL_NET_PM_DEV_HBMMC_4              (0x1854007dU)
#define VERSAL_NET_PM_DEV_HBMMC_5              (0x1854007eU)
#define VERSAL_NET_PM_DEV_HBMMC_6              (0x1854007fU)
#define VERSAL_NET_PM_DEV_HBMMC_7              (0x18540080U)
#define VERSAL_NET_PM_DEV_HBMMC_8              (0x18540081U)
#define VERSAL_NET_PM_DEV_HBMMC_9              (0x18540082U)
#define VERSAL_NET_PM_DEV_HBMMC_10             (0x18540083U)
#define VERSAL_NET_PM_DEV_HBMMC_11             (0x18540084U)
#define VERSAL_NET_PM_DEV_HBMMC_12             (0x18540085U)
#define VERSAL_NET_PM_DEV_HBMMC_13             (0x18540086U)
#define VERSAL_NET_PM_DEV_HBMMC_14             (0x18540087U)
#define VERSAL_NET_PM_DEV_HBMMC_15             (0x18540088U)
#define VERSAL_NET_PM_DEV_GTYP_3               (0x1862c089U)
#define VERSAL_NET_PM_DEV_GTYP_4               (0x1862c08aU)
#define VERSAL_NET_PM_DEV_GTYP_5               (0x1862c08bU)
#define VERSAL_NET_PM_DEV_GTYP_6               (0x1862c08cU)
#define VERSAL_NET_PM_DEV_GTYP_7               (0x1862c08dU)
#define VERSAL_NET_PM_DEV_GTYP_8               (0x1862c08eU)
#define VERSAL_NET_PM_DEV_GTYP_9               (0x1862c08fU)
#define VERSAL_NET_PM_DEV_HBM_0                (0x18340090U)
#define VERSAL_NET_PM_DEV_VDU_0                (0x18644091U)
#define VERSAL_NET_PM_DEV_VDU_1                (0x18644092U)
#define VERSAL_NET_PM_DEV_VDU_2                (0x18644093U)
#define VERSAL_NET_PM_DEV_VDU_3                (0x18644094U)
#define VERSAL_NET_PM_DEV_GTM_10               (0x1862c095U)
#define VERSAL_NET_PM_DEV_GTM_11               (0x1862c096U)
#define VERSAL_NET_PM_DEV_GTM_12               (0x1862c097U)
#define VERSAL_NET_PM_DEV_GTM_13               (0x1862c098U)
#define VERSAL_NET_PM_DEV_GTM_14               (0x1862c099U)
#define VERSAL_NET_PM_DEV_GTM_15               (0x1862c09aU)
#define VERSAL_NET_PM_DEV_GTM_16               (0x1862c09bU)
#define VERSAL_NET_PM_DEV_GTM_17               (0x1862c09cU)
#define VERSAL_NET_PM_DEV_GTM_18               (0x1862c09dU)
#define VERSAL_NET_PM_DEV_GTM_19               (0x1862c09eU)
#define VERSAL_NET_PM_DEV_GTM_20               (0x1862c09fU)
#define VERSAL_NET_PM_DEV_GTM_21               (0x1862c0a0U)
#define VERSAL_NET_PM_DEV_GTM_22               (0x1862c0a1U)
#define VERSAL_NET_PM_DEV_GTM_23               (0x1862c0a2U)
#define VERSAL_NET_PM_DEV_BFRB_0               (0x186540a3U)
#define VERSAL_NET_PM_DEV_BFRB_1               (0x186540a4U)
#define VERSAL_NET_PM_DEV_BFRB_2               (0x186540a5U)
#define VERSAL_NET_PM_DEV_BFRB_3               (0x186540a6U)
#define VERSAL_NET_PM_DEV_BFRB_4               (0x186540a7U)
#define VERSAL_NET_PM_DEV_BFRB_5               (0x186540a8U)
#define VERSAL_NET_PM_DEV_BFRB_6               (0x186540a9U)
#define VERSAL_NET_PM_DEV_BFRB_7               (0x186540aaU)
#define VERSAL_NET_PM_DEV_BFRB_8               (0x186540abU)
#define VERSAL_NET_PM_DEV_BFRB_9               (0x186540acU)
#define VERSAL_NET_PM_DEV_BFRB_10              (0x186540adU)
#define VERSAL_NET_PM_DEV_BFRB_11              (0x186540aeU)
#define VERSAL_NET_PM_DEV_ACPU_0_0             (0x1810c0afU)
#define VERSAL_NET_PM_DEV_ACPU_0_1             (0x1810c0b0U)
#define VERSAL_NET_PM_DEV_ACPU_0_2             (0x1810c0b1U)
#define VERSAL_NET_PM_DEV_ACPU_0_3             (0x1810c0b2U)
#define VERSAL_NET_PM_DEV_ACPU_1_0             (0x1810c0b3U)
#define VERSAL_NET_PM_DEV_ACPU_1_1             (0x1810c0b4U)
#define VERSAL_NET_PM_DEV_ACPU_1_2             (0x1810c0b5U)
#define VERSAL_NET_PM_DEV_ACPU_1_3             (0x1810c0b6U)
#define VERSAL_NET_PM_DEV_ACPU_2_0             (0x1810c0b7U)
#define VERSAL_NET_PM_DEV_ACPU_2_1             (0x1810c0b8U)
#define VERSAL_NET_PM_DEV_ACPU_2_2             (0x1810c0b9U)
#define VERSAL_NET_PM_DEV_ACPU_2_3             (0x1810c0baU)
#define VERSAL_NET_PM_DEV_ACPU_3_0             (0x1810c0bbU)
#define VERSAL_NET_PM_DEV_ACPU_3_1             (0x1810c0bcU)
#define VERSAL_NET_PM_DEV_ACPU_3_2             (0x1810c0bdU)
#define VERSAL_NET_PM_DEV_ACPU_3_3             (0x1810c0beU)
#define VERSAL_NET_PM_DEV_RPU_A_0              (0x181100bfU)
#define VERSAL_NET_PM_DEV_RPU_A_1              (0x181100c0U)
#define VERSAL_NET_PM_DEV_RPU_B_0              (0x181100c1U)
#define VERSAL_NET_PM_DEV_RPU_B_1              (0x181100c2U)
#define VERSAL_NET_PM_DEV_OCM_0_0              (0x183140c3U)
#define VERSAL_NET_PM_DEV_OCM_0_1              (0x183140c4U)
#define VERSAL_NET_PM_DEV_OCM_0_2              (0x183140c5U)
#define VERSAL_NET_PM_DEV_OCM_0_3              (0x183140c6U)
#define VERSAL_NET_PM_DEV_OCM_1_0              (0x183140c7U)
#define VERSAL_NET_PM_DEV_OCM_1_1              (0x183140c8U)
#define VERSAL_NET_PM_DEV_OCM_1_2              (0x183140c9U)
#define VERSAL_NET_PM_DEV_OCM_1_3              (0x183140caU)
#define VERSAL_NET_PM_DEV_TCM_A_0A             (0x183180cbU)
#define VERSAL_NET_PM_DEV_TCM_A_0B             (0x183180ccU)
#define VERSAL_NET_PM_DEV_TCM_A_0C             (0x183180cdU)
#define VERSAL_NET_PM_DEV_TCM_A_1A             (0x183180ceU)
#define VERSAL_NET_PM_DEV_TCM_A_1B             (0x183180cfU)
#define VERSAL_NET_PM_DEV_TCM_A_1C             (0x183180d0U)
#define VERSAL_NET_PM_DEV_TCM_B_0A             (0x183180d1U)
#define VERSAL_NET_PM_DEV_TCM_B_0B             (0x183180d2U)
#define VERSAL_NET_PM_DEV_TCM_B_0C             (0x183180d3U)
#define VERSAL_NET_PM_DEV_TCM_B_1A             (0x183180d4U)
#define VERSAL_NET_PM_DEV_TCM_B_1B             (0x183180d5U)
#define VERSAL_NET_PM_DEV_TCM_B_1C             (0x183180d6U)
#define VERSAL_NET_PM_DEV_USB_1                (0x182240d7U)
#define VERSAL_NET_PM_DEV_PMC_WWDT             (0x182240d8U)
#define VERSAL_NET_PM_DEV_LPD_SWDT_0           (0x182240d9U)
#define VERSAL_NET_PM_DEV_LPD_SWDT_1           (0x182240daU)
#define VERSAL_NET_PM_DEV_FPD_SWDT_0           (0x182240dbU)
#define VERSAL_NET_PM_DEV_FPD_SWDT_1           (0x182240dcU)
#define VERSAL_NET_PM_DEV_FPD_SWDT_2           (0x182240ddU)
#define VERSAL_NET_PM_DEV_FPD_SWDT_3           (0x182240deU)
#define VERSAL_NET_PM_DEV_DDRMC_4              (0x185200dfU)
#define VERSAL_NET_PM_DEV_DDRMC_5              (0x185200e0U)
#define VERSAL_NET_PM_DEV_DDRMC_6              (0x185200e1U)
#define VERSAL_NET_PM_DEV_DDRMC_7              (0x185200e2U)

/* Versal-net specific isolation Nodes */
#define VERSAL_NET_PM_ISO_CPM5_PL_DFX          (0x20000029U)
#define VERSAL_NET_PM_ISO_CPM5_GT              (0x2000002aU)
#define VERSAL_NET_PM_ISO_CPM5_GT_DFX          (0x2000002bU)
#define VERSAL_NET_PM_ISO_XRAM_PL_MAIN_CLK     (0x20000039U)
#define VERSAL_NET_PM_ISO_PL_MISC_N            (0x2000002cU)
#define VERSAL_NET_PM_ISO_PL_TEST_N            (0x2000002dU)
#define VERSAL_NET_PM_ISO_TNOC_AXI_N           (0x2000002eU)
#define VERSAL_NET_PM_ISO_PL_AXIST0_N          (0x2000002fU)
#define VERSAL_NET_PM_ISO_PL_AXIST1_N          (0x20000030U)
#define VERSAL_NET_PM_ISO_FPD_CPM5             (0x20000031U)
#define VERSAL_NET_PM_ISO_LPD_FPD_DFX          (0x20000032U)
#define VERSAL_NET_PM_ISO_LPD_FPD              (0x20000033U)
#define VERSAL_NET_PM_ISO_CPM5_LPD_DFX         (0x20000034U)
#define VERSAL_NET_PM_ISO_FPD_CPM5_DFX         (0x20000035U)
#define VERSAL_NET_PM_ISO_CPM5_LPD             (0x20000038U)
#define VERSAL_NET_PM_ISO_PL_AXI_FPD0          (0x2000003aU)
#define VERSAL_NET_PM_ISO_PL_AXI_FPD1          (0x2000003bU)
#define VERSAL_NET_PM_ISO_PL_AXI_FPD2          (0x2000003cU)
#define VERSAL_NET_PM_ISO_PL_AXI_FPD3          (0x2000003dU)
#define VERSAL_NET_PM_ISO_FPD_AXI_PL           (0x2000003eU)
#define VERSAL_NET_PM_ISO_PL_AXI_LPD           (0x2000003fU)
#define VERSAL_NET_PM_ISO_LPD_AXI_PL           (0x20000040U)
#define VERSAL_NET_PM_ISO_PL_CHI_FPD           (0x20000041U)
#define VERSAL_NET_PM_ISO_PL_ACP_APU0          (0x20000042U)
#define VERSAL_NET_PM_ISO_PL_ACP_APU1          (0x20000043U)
#define VERSAL_NET_PM_ISO_PL_ACP_APU2          (0x20000044U)
#define VERSAL_NET_PM_ISO_PL_ACP_APU3          (0x20000045U)
#define VERSAL_NET_PM_ISO_PL_PS_DTI0           (0x20000046U)
#define VERSAL_NET_PM_ISO_PL_PS_DTI1           (0x20000047U)
#endif /* __ASM_ARM_PLATFORMS_XILINX_VERSAL_NET_EEMI_H */
