/* SoC level DTS fixup file */

#define DT_UART_NS16550_PORT_0_BASE_ADDR	NS16550_80800_BASE_ADDRESS
#define CONFIG_UART_NS16550_PORT_0_BAUD_RATE	NS16550_80800_CURRENT_SPEED
#define CONFIG_UART_NS16550_PORT_0_NAME		NS16550_80800_LABEL
#define DT_UART_NS16550_PORT_0_IRQ		((NS16550_80800_IRQ_0 << 16) | \
						 (SNPS_DESIGNWARE_INTC_81800_IRQ_0 << 8) | \
						 (INTEL_CAVS_INTC_78800_IRQ_0 << 0))

#define CONFIG_UART_NS16550_PORT_0_IRQ_PRI	NS16550_80800_IRQ_0_PRIORITY
#define DT_UART_NS16550_PORT_0_IRQ_FLAGS	NS16550_80800_IRQ_0_SENSE
#define DT_UART_NS16550_PORT_0_CLK_FREQ	NS16550_80800_CLOCK_FREQUENCY

#define DT_L2_SRAM_BASE				CONFIG_SRAM_BASE_ADDRESS
#define DT_L2_SRAM_SIZE				CONFIG_SRAM_SIZE * 1024

#define DT_CAVS_ICTL_BASE_ADDR			INTEL_CAVS_INTC_78800_BASE_ADDRESS
#define DT_CAVS_ICTL_0_IRQ				INTEL_CAVS_INTC_78800_IRQ_0
#define DT_CAVS_ICTL_0_IRQ_PRI		INTEL_CAVS_INTC_78800_IRQ_0_PRIORITY
#define DT_CAVS_ICTL_0_IRQ_FLAGS			INTEL_CAVS_INTC_78800_IRQ_0_SENSE

#define DT_CAVS_ICTL_1_IRQ				INTEL_CAVS_INTC_78810_IRQ_0
#define DT_CAVS_ICTL_1_IRQ_PRI		INTEL_CAVS_INTC_78810_IRQ_0_PRIORITY
#define DT_CAVS_ICTL_1_IRQ_FLAGS			INTEL_CAVS_INTC_78810_IRQ_0_SENSE

#define DT_CAVS_ICTL_2_IRQ				INTEL_CAVS_INTC_78820_IRQ_0
#define DT_CAVS_ICTL_2_IRQ_PRI		INTEL_CAVS_INTC_78820_IRQ_0_PRIORITY
#define DT_CAVS_ICTL_2_IRQ_FLAGS			INTEL_CAVS_INTC_78820_IRQ_0_SENSE

#define DT_CAVS_ICTL_3_IRQ				INTEL_CAVS_INTC_78830_IRQ_0
#define DT_CAVS_ICTL_3_IRQ_PRI		INTEL_CAVS_INTC_78830_IRQ_0_PRIORITY
#define DT_CAVS_ICTL_3_IRQ_FLAGS			INTEL_CAVS_INTC_78830_IRQ_0_SENSE

#define DT_DW_ICTL_BASE_ADDR			SNPS_DESIGNWARE_INTC_81800_BASE_ADDRESS
#define DT_DW_ICTL_IRQ				((SNPS_DESIGNWARE_INTC_81800_IRQ_0 << 8) | \
						 (INTEL_CAVS_INTC_78800_IRQ_0 << 0))
#define DT_DW_ICTL_IRQ_PRI			SNPS_DESIGNWARE_INTC_81800_IRQ_0_PRIORITY
#define DT_DW_ICTL_IRQ_FLAGS			SNPS_DESIGNWARE_INTC_81800_IRQ_0_SENSE

#define DT_I2C_0_BASE_ADDR			SNPS_DESIGNWARE_I2C_80400_BASE_ADDRESS
#define DT_I2C_0_BITRATE			SNPS_DESIGNWARE_I2C_80400_CLOCK_FREQUENCY
#define CONFIG_I2C_0_NAME			SNPS_DESIGNWARE_I2C_80400_LABEL
#define DT_I2C_0_IRQ			((SNPS_DESIGNWARE_I2C_80400_IRQ_0 << 16) | \
						 (SNPS_DESIGNWARE_INTC_81800_IRQ_0 << 8) | \
						 (INTEL_CAVS_INTC_78800_IRQ_0 << 0))

#define DT_I2C_0_IRQ_FLAGS			SNPS_DESIGNWARE_I2C_80400_IRQ_0_SENSE
#define CONFIG_I2C_0_IRQ_PRI			SNPS_DESIGNWARE_I2C_80400_IRQ_0_PRIORITY


#define CONFIG_SPI_0_BASE_ADDRESS		SNPS_DESIGNWARE_SPI_E000_BASE_ADDRESS
#define CONFIG_SPI_0_NAME			SNPS_DESIGNWARE_SPI_E000_LABEL

#define CONFIG_SPI_0_IRQ			((SNPS_DESIGNWARE_SPI_E000_IRQ_0 << 16) | \
						 (SNPS_DESIGNWARE_INTC_81800_IRQ_0 << 8) | \
						 (INTEL_CAVS_INTC_78800_IRQ_0 << 0))


#define SPI_DW_IRQ_FLAGS			SNPS_DESIGNWARE_SPI_E000_IRQ_0_SENSE

#define CONFIG_SPI_0_IRQ_PRI			SNPS_DESIGNWARE_SPI_E000_IRQ_0_PRIORITY
/* End of SoC Level DTS fixup file */
