// Seed: 1667371109
module module_0;
endmodule
module static module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  ;
  reg id_3, id_4;
  module_0 modCall_1 ();
  logic id_5;
  ;
  wire id_6;
  ;
  wire id_7;
  always_ff id_4 <= id_7;
endmodule
module module_2 #(
    parameter id_13 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5["" : 1],
    id_6[1 :-1],
    id_7,
    id_8,
    id_9,
    id_10[1 : id_13(1'b0, 1)],
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire _id_13;
  inout wire id_12;
  output wire id_11;
  inout logic [7:0] id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input logic [7:0] id_6;
  input logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
endmodule
