Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/lab661/Documents/vymazal/Digital-electronics-1/Labs/05-counter_binary/binary_counter/test3_isim_beh.exe -prj /home/lab661/Documents/vymazal/Digital-electronics-1/Labs/05-counter_binary/binary_counter/test3_beh.prj work.test3 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/lab661/Documents/vymazal/Digital-electronics-1/Labs/05-counter_binary/binary_counter/binary_cnt.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/vymazal/Digital-electronics-1/Labs/05-counter_binary/binary_counter/test3.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100576 KB
Fuse CPU Usage: 1390 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity binary_cnt [\binary_cnt(5)\]
Compiling architecture behavior of entity test3
Time Resolution for simulation is 1ps.
FATAL_ERROR:Simulator:Fuse.cpp:209:1.133 - Failed to compile one of the generated C files.

   Please recompile with -mt off -v 1 switch to identify which design unit failed.  For technical support on this issue, please visit http://www.xilinx.com/support.
