|RCB_FPGA
miso <= rcb_top:inst.miso
clk_100m => pll2:inst5.inclk0
rst_n => rcb_top:inst.rst_n
sclk => rcb_top:inst.sclk
cs_n => rcb_top:inst.cs_n
mosi => rcb_top:inst.mosi
pow => rcb_top:inst.pow
right_plunger_nc => rcb_top:inst.right_plunger_nc
right_plunger_no => rcb_top:inst.right_plunger_no
left_plunger_nc => rcb_top:inst.left_plunger_nc
left_plunger_no => rcb_top:inst.left_plunger_no
right_tool_ex_nc => rcb_top:inst.right_tool_ex_nc
right_tool_ex_no => rcb_top:inst.right_tool_ex_no
left_tool_ex_nc => rcb_top:inst.left_tool_ex_nc
left_tool_ex_no => rcb_top:inst.left_tool_ex_no
right_drape_sw_state => rcb_top:inst.right_drape_sw_state
left_drape_sw_state => rcb_top:inst.left_drape_sw_state
right_drape_em_state => rcb_top:inst.right_drape_em_state
left_drape_em_state => rcb_top:inst.left_drape_em_state
right_drape_close2_nc => rcb_top:inst.right_drape_close2_nc
right_drape_close2_no => rcb_top:inst.right_drape_close2_no
right_drape_close1_nc => rcb_top:inst.right_drape_close1_nc
right_drape_close1_no => rcb_top:inst.right_drape_close1_no
right_drape_open_nc => rcb_top:inst.right_drape_open_nc
right_drape_open_no => rcb_top:inst.right_drape_open_no
left_drape_close2_nc => rcb_top:inst.left_drape_close2_nc
left_drape_close2_no => rcb_top:inst.left_drape_close2_no
left_drape_close1_nc => rcb_top:inst.left_drape_close1_nc
left_drape_close1_no => rcb_top:inst.left_drape_close1_no
left_drape_open_nc => rcb_top:inst.left_drape_open_nc
left_drape_open_no => rcb_top:inst.left_drape_open_no
wheel_d_sens3_in2 => rcb_top:inst.wheel_d_sens3_in2
wheel_d_sens3_in1 => rcb_top:inst.wheel_d_sens3_in1
wheel_d_sens2_in2 => rcb_top:inst.wheel_d_sens2_in2
wheel_d_sens2_in1 => rcb_top:inst.wheel_d_sens2_in1
wheel_d_sens1_in2 => rcb_top:inst.wheel_d_sens1_in2
wheel_d_sens1_in1 => rcb_top:inst.wheel_d_sens1_in1
wheel_c_sens3_in2 => rcb_top:inst.wheel_c_sens3_in2
wheel_c_sens3_in1 => rcb_top:inst.wheel_c_sens3_in1
wheel_c_sens2_in2 => rcb_top:inst.wheel_c_sens2_in2
wheel_c_sens2_in1 => rcb_top:inst.wheel_c_sens2_in1
wheel_c_sens1_in2 => rcb_top:inst.wheel_c_sens1_in2
wheel_c_sens1_in1 => rcb_top:inst.wheel_c_sens1_in1
wheel_b_sens3_in2 => rcb_top:inst.wheel_b_sens3_in2
wheel_b_sens3_in1 => rcb_top:inst.wheel_b_sens3_in1
wheel_b_sens2_in2 => rcb_top:inst.wheel_b_sens2_in2
wheel_b_sens2_in1 => rcb_top:inst.wheel_b_sens2_in1
wheel_b_sens1_in2 => rcb_top:inst.wheel_b_sens1_in2
wheel_b_sens1_in1 => rcb_top:inst.wheel_b_sens1_in1
wheel_a_sens3_in2 => rcb_top:inst.wheel_a_sens3_in2
wheel_a_sens3_in1 => rcb_top:inst.wheel_a_sens3_in1
wheel_a_sens2_in2 => rcb_top:inst.wheel_a_sens2_in2
wheel_a_sens2_in1 => rcb_top:inst.wheel_a_sens2_in1
wheel_a_sens1_in2 => rcb_top:inst.wheel_a_sens1_in2
wheel_a_sens1_in1 => rcb_top:inst.wheel_a_sens1_in1
teensy_estop_open_req => rcb_top:inst.teensy_estop_open_req
teensy_open_elo_req => rcb_top:inst.teensy_open_elo_req
estop_status => rcb_top:inst.estop_status
right_spare_diff_1 => rcb_top:inst.right_spare_diff_1
left_spare_diff_1 => rcb_top:inst.left_spare_diff_1
wheel_rod2_out1 => rcb_top:inst.wheel_rod2_out1
wheel_rod2_out2 => rcb_top:inst.wheel_rod2_out2
wheel_rod1_out1 => rcb_top:inst.wheel_rod1_out1
wheel_rod1_out2 => rcb_top:inst.wheel_rod1_out2
fan1_tacho => rcb_top:inst.fan1_tacho
fan2_tacho => rcb_top:inst.fan2_tacho
sync => rcb_top:inst.sync
left_robot_rx => rcb_top:inst.left_robot_rx
right_robot_rx => rcb_top:inst.right_robot_rx
fpga_spare2 => rcb_top:inst.fpga_spare2
fpga_spare3 => rcb_top:inst.fpga_spare3
fpga_spare4 => rcb_top:inst.fpga_spare4
fpga_spare5 => rcb_top:inst.fpga_spare5
fpga_spare6 => rcb_top:inst.fpga_spare6
fpga_spare7 => rcb_top:inst.fpga_spare7
fpga_spare8 => rcb_top:inst.fpga_spare8
fpga_spare9 => rcb_top:inst.fpga_spare9
fpga_spare10 => rcb_top:inst.fpga_spare10
fpga_spare11 => rcb_top:inst.fpga_spare11
fpga_spare12 => rcb_top:inst.fpga_spare12
teensy_fpga4 => rcb_top:inst.teensy_fpga4
teensy_fpga5 => rcb_top:inst.teensy_fpga5
fpga_spare13 => rcb_top:inst.fpga_spare13
MICCB_SPARE_IO0 => rcb_top:inst.MICCB_SPARE_IO0
MICCB_SPARE_IO1 => rcb_top:inst.MICCB_SPARE_IO1
sp1_diff_pair_1_0[0] => rcb_top:inst.sp1_diff_pair_1_0[0]
sp1_diff_pair_1_0[1] => rcb_top:inst.sp1_diff_pair_1_0[1]
sp1_single_ended_1_0[0] => rcb_top:inst.sp1_single_ended_1_0[0]
sp1_single_ended_1_0[1] => rcb_top:inst.sp1_single_ended_1_0[1]
sp2_diff_pair_1_0[0] => rcb_top:inst.sp2_diff_pair_1_0[0]
sp2_diff_pair_1_0[1] => rcb_top:inst.sp2_diff_pair_1_0[1]
sp2_single_ended_1_0[0] => rcb_top:inst.sp2_single_ended_1_0[0]
sp2_single_ended_1_0[1] => rcb_top:inst.sp2_single_ended_1_0[1]
wheel_driver_do[0] => rcb_top:inst.wheel_driver_do[0]
wheel_driver_do[1] => rcb_top:inst.wheel_driver_do[1]
wheel_driver_do[2] => rcb_top:inst.wheel_driver_do[2]
wheel_driver_do[3] => rcb_top:inst.wheel_driver_do[3]
right_drape_em_open <= rcb_top:inst.right_drape_em_open
left_drape_em_open <= rcb_top:inst.left_drape_em_open
wheel_driver_rst <= rcb_top:inst.wheel_driver_rst
wheel_driver_abrt <= rcb_top:inst.wheel_driver_abrt
right_tool_ex_led3 <= rcb_top:inst.right_tool_ex_led3
right_tool_ex_led2 <= rcb_top:inst.right_tool_ex_led2
right_tool_ex_led1 <= rcb_top:inst.right_tool_ex_led1
left_tool_ex_led3 <= rcb_top:inst.left_tool_ex_led3
left_tool_ex_led2 <= rcb_top:inst.left_tool_ex_led2
left_tool_ex_led1 <= rcb_top:inst.left_tool_ex_led1
right_plunger_led3 <= rcb_top:inst.right_plunger_led3
right_plunger_led2 <= rcb_top:inst.right_plunger_led2
right_plunger_led1 <= rcb_top:inst.right_plunger_led1
left_plunger_led3 <= rcb_top:inst.left_plunger_led3
left_plunger_led2 <= rcb_top:inst.left_plunger_led2
left_plunger_led1 <= rcb_top:inst.left_plunger_led1
diag_activation <= rcb_top:inst.diag_activation
estop_open <= rcb_top:inst.estop_open
right_spare_diff_2 <= rcb_top:inst.right_spare_diff_2
left_spare_diff_2 <= rcb_top:inst.left_spare_diff_2
fan1_pwm <= rcb_top:inst.fan1_pwm
fan2_pwm <= rcb_top:inst.fan2_pwm
miccb_estop_open_req <= rcb_top:inst.miccb_estop_open_req
estop_delay <= rcb_top:inst.estop_delay
left_robot_tx <= rcb_top:inst.left_robot_tx
right_robot_tx <= rcb_top:inst.right_robot_tx
MICCB_SPARE_IO2 <= rcb_top:inst.MICCB_SPARE_IO2
MICCB_SPARE_IO3 <= rcb_top:inst.MICCB_SPARE_IO3
FPGA_WHEEL_STOP_ELO <= rcb_top:inst.FPGA_WHEEL_STOP_ELO
diagnostic_led[0] <= rcb_top:inst.diagnostic_led[0]
diagnostic_led[1] <= rcb_top:inst.diagnostic_led[1]
diagnostic_led[2] <= rcb_top:inst.diagnostic_led[2]
diagnostic_led[3] <= rcb_top:inst.diagnostic_led[3]
diagnostic_led[4] <= rcb_top:inst.diagnostic_led[4]
diagnostic_led[5] <= rcb_top:inst.diagnostic_led[5]
diagnostic_led[6] <= rcb_top:inst.diagnostic_led[6]
diagnostic_led[7] <= rcb_top:inst.diagnostic_led[7]
sp1_analog_switch[0] <= rcb_top:inst.sp1_analog_switch[0]
sp1_analog_switch[1] <= rcb_top:inst.sp1_analog_switch[1]
sp1_analog_switch[2] <= rcb_top:inst.sp1_analog_switch[2]
sp1_diff_pair_2_3[0] <= rcb_top:inst.sp1_diff_pair_2_3[0]
sp1_diff_pair_2_3[1] <= rcb_top:inst.sp1_diff_pair_2_3[1]
sp1_single_ended_2_3[0] <= rcb_top:inst.sp1_single_ended_2_3[0]
sp1_single_ended_2_3[1] <= rcb_top:inst.sp1_single_ended_2_3[1]
sp2_analog_switch[0] <= rcb_top:inst.sp2_analog_switch[0]
sp2_analog_switch[1] <= rcb_top:inst.sp2_analog_switch[1]
sp2_analog_switch[2] <= rcb_top:inst.sp2_analog_switch[2]
sp2_diff_pair_2_3[0] <= rcb_top:inst.sp2_diff_pair_2_3[0]
sp2_diff_pair_2_3[1] <= rcb_top:inst.sp2_diff_pair_2_3[1]
sp2_single_ended_2_3[0] <= rcb_top:inst.sp2_single_ended_2_3[0]
sp2_single_ended_2_3[1] <= rcb_top:inst.sp2_single_ended_2_3[1]
wheel_driver_di[0] <= rcb_top:inst.wheel_driver_di[0]
wheel_driver_di[1] <= rcb_top:inst.wheel_driver_di[1]
wheel_driver_di[2] <= rcb_top:inst.wheel_driver_di[2]
wheel_driver_di[3] <= rcb_top:inst.wheel_driver_di[3]
wheel_driver_di[4] <= rcb_top:inst.wheel_driver_di[4]
wheel_driver_di[5] <= rcb_top:inst.wheel_driver_di[5]
wheel_driver_di[6] <= rcb_top:inst.wheel_driver_di[6]
wheel_driver_di[7] <= rcb_top:inst.wheel_driver_di[7]
wheel_forward_sw[0] <= rcb_top:inst.wheel_forward_sw[0]
wheel_forward_sw[1] <= rcb_top:inst.wheel_forward_sw[1]
wheel_forward_sw[2] <= rcb_top:inst.wheel_forward_sw[2]
wheel_forward_sw[3] <= rcb_top:inst.wheel_forward_sw[3]
wheel_home_sw[0] <= rcb_top:inst.wheel_home_sw[0]
wheel_home_sw[1] <= rcb_top:inst.wheel_home_sw[1]
wheel_home_sw[2] <= rcb_top:inst.wheel_home_sw[2]
wheel_home_sw[3] <= rcb_top:inst.wheel_home_sw[3]
wheel_reverse_sw[0] <= rcb_top:inst.wheel_reverse_sw[0]
wheel_reverse_sw[1] <= rcb_top:inst.wheel_reverse_sw[1]
wheel_reverse_sw[2] <= rcb_top:inst.wheel_reverse_sw[2]
wheel_reverse_sw[3] <= rcb_top:inst.wheel_reverse_sw[3]


|RCB_FPGA|rcb_top:inst
clk_100m => clk_100m.IN2
clk_1m => clk_1m.IN1
rst_n => rst_n_meta.OUTPUTSELECT
rst_n => rst_n_meta.OUTPUTSELECT
rst_n => rst_n_meta.OUTPUTSELECT
rst_n => rst_n_meta.OUTPUTSELECT
rst_n => rst_n_meta.OUTPUTSELECT
rst_n => rst_n_meta.OUTPUTSELECT
rst_n => rst_n_meta.OUTPUTSELECT
rst_n => rst_n_meta.OUTPUTSELECT
sclk => sclk.IN1
cs_n => cs_n.IN1
mosi => mosi.IN1
miso <= rcb_spi:rcb_spi.miso_t
pow => pow.IN1
right_plunger_nc => fpga_buttons[7].IN1
right_plunger_no => fpga_buttons[6].IN1
left_plunger_nc => fpga_buttons[5].IN1
left_plunger_no => fpga_buttons[4].IN1
right_tool_ex_nc => fpga_buttons[3].IN1
right_tool_ex_no => fpga_buttons[2].IN1
left_tool_ex_nc => fpga_buttons[1].IN1
left_tool_ex_no => fpga_buttons[0].IN1
right_drape_sw_state => drape_sw_state[1].IN1
left_drape_sw_state => drape_sw_state[0].IN1
right_drape_em_state => drape_em_state[1].IN1
left_drape_em_state => drape_em_state[0].IN1
right_drape_em_open <= rcb_registers:rcb_registers.right_drape_em_open
left_drape_em_open <= rcb_registers:rcb_registers.left_drape_em_open
right_drape_close2_nc => drape_sensor[11].IN1
right_drape_close2_no => drape_sensor[10].IN1
right_drape_close1_nc => drape_sensor[9].IN1
right_drape_close1_no => drape_sensor[8].IN1
right_drape_open_nc => drape_sensor[7].IN1
right_drape_open_no => drape_sensor[6].IN1
left_drape_close2_nc => drape_sensor[5].IN1
left_drape_close2_no => drape_sensor[4].IN1
left_drape_close1_nc => drape_sensor[3].IN1
left_drape_close1_no => drape_sensor[2].IN1
left_drape_open_nc => drape_sensor[1].IN1
left_drape_open_no => drape_sensor[0].IN1
wheel_home_sw[0] <= rcb_registers:rcb_registers.wheel_home_sw
wheel_home_sw[1] <= rcb_registers:rcb_registers.wheel_home_sw
wheel_home_sw[2] <= rcb_registers:rcb_registers.wheel_home_sw
wheel_home_sw[3] <= rcb_registers:rcb_registers.wheel_home_sw
wheel_reverse_sw[0] <= rcb_registers:rcb_registers.wheel_reverse_sw
wheel_reverse_sw[1] <= rcb_registers:rcb_registers.wheel_reverse_sw
wheel_reverse_sw[2] <= rcb_registers:rcb_registers.wheel_reverse_sw
wheel_reverse_sw[3] <= rcb_registers:rcb_registers.wheel_reverse_sw
wheel_forward_sw[0] <= rcb_registers:rcb_registers.wheel_forward_sw
wheel_forward_sw[1] <= rcb_registers:rcb_registers.wheel_forward_sw
wheel_forward_sw[2] <= rcb_registers:rcb_registers.wheel_forward_sw
wheel_forward_sw[3] <= rcb_registers:rcb_registers.wheel_forward_sw
wheel_driver_di[0] <= rcb_registers:rcb_registers.wheel_driver_di
wheel_driver_di[1] <= rcb_registers:rcb_registers.wheel_driver_di
wheel_driver_di[2] <= rcb_registers:rcb_registers.wheel_driver_di
wheel_driver_di[3] <= rcb_registers:rcb_registers.wheel_driver_di
wheel_driver_di[4] <= rcb_registers:rcb_registers.wheel_driver_di
wheel_driver_di[5] <= rcb_registers:rcb_registers.wheel_driver_di
wheel_driver_di[6] <= rcb_registers:rcb_registers.wheel_driver_di
wheel_driver_di[7] <= rcb_registers:rcb_registers.wheel_driver_di
wheel_driver_do[0] => wheel_driver_do[0].IN1
wheel_driver_do[1] => wheel_driver_do[1].IN1
wheel_driver_do[2] => wheel_driver_do[2].IN1
wheel_driver_do[3] => wheel_driver_do[3].IN1
wheel_driver_rst <= rcb_registers:rcb_registers.wheel_driver_rst
wheel_driver_abrt <= rcb_registers:rcb_registers.wheel_driver_abrt
wheel_d_sens3_in2 => wheel_sensor[23].IN1
wheel_d_sens3_in1 => wheel_sensor[22].IN1
wheel_d_sens2_in2 => wheel_sensor[21].IN1
wheel_d_sens2_in1 => wheel_sensor[20].IN1
wheel_d_sens1_in2 => wheel_sensor[19].IN1
wheel_d_sens1_in1 => wheel_sensor[18].IN1
wheel_c_sens3_in2 => wheel_sensor[17].IN1
wheel_c_sens3_in1 => wheel_sensor[16].IN1
wheel_c_sens2_in2 => wheel_sensor[15].IN1
wheel_c_sens2_in1 => wheel_sensor[14].IN1
wheel_c_sens1_in2 => wheel_sensor[13].IN1
wheel_c_sens1_in1 => wheel_sensor[12].IN1
wheel_b_sens3_in2 => wheel_sensor[11].IN1
wheel_b_sens3_in1 => wheel_sensor[10].IN1
wheel_b_sens2_in2 => wheel_sensor[9].IN1
wheel_b_sens2_in1 => wheel_sensor[8].IN1
wheel_b_sens1_in2 => wheel_sensor[7].IN1
wheel_b_sens1_in1 => wheel_sensor[6].IN1
wheel_a_sens3_in2 => wheel_sensor[5].IN1
wheel_a_sens3_in1 => wheel_sensor[4].IN1
wheel_a_sens2_in2 => wheel_sensor[3].IN1
wheel_a_sens2_in1 => wheel_sensor[2].IN1
wheel_a_sens1_in2 => wheel_sensor[1].IN1
wheel_a_sens1_in1 => wheel_sensor[0].IN1
right_tool_ex_led3 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
right_tool_ex_led2 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
right_tool_ex_led1 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
left_tool_ex_led3 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
left_tool_ex_led2 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
left_tool_ex_led1 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
right_plunger_led3 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
right_plunger_led2 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
right_plunger_led1 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
left_plunger_led3 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
left_plunger_led2 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
left_plunger_led1 <= rcb_registers:rcb_registers.fpga_buttons_led_reg
diag_activation <= rcb_registers:rcb_registers.diag_activation
estop_open <= rcb_registers:rcb_registers.estop_open
teensy_estop_open_req => miccb_estop_open_req.DATAIN
teensy_open_elo_req => FPGA_WHEEL_STOP_ELO.DATAIN
miccb_estop_open_req <= teensy_estop_open_req.DB_MAX_OUTPUT_PORT_TYPE
FPGA_WHEEL_STOP_ELO <= teensy_open_elo_req.DB_MAX_OUTPUT_PORT_TYPE
estop_status => estop_status.IN1
diagnostic_led[0] <= rcb_registers:rcb_registers.diagnostic_led
diagnostic_led[1] <= rcb_registers:rcb_registers.diagnostic_led
diagnostic_led[2] <= rcb_registers:rcb_registers.diagnostic_led
diagnostic_led[3] <= rcb_registers:rcb_registers.diagnostic_led
diagnostic_led[4] <= rcb_registers:rcb_registers.diagnostic_led
diagnostic_led[5] <= rcb_registers:rcb_registers.diagnostic_led
diagnostic_led[6] <= rcb_registers:rcb_registers.diagnostic_led
diagnostic_led[7] <= rcb_registers:rcb_registers.diagnostic_led
sp2_single_ended_2_3[0] <= rcb_registers:rcb_registers.sp2_single_ended_2_3
sp2_single_ended_2_3[1] <= rcb_registers:rcb_registers.sp2_single_ended_2_3
sp2_single_ended_1_0[0] => sp2_single_ended_1_0[0].IN1
sp2_single_ended_1_0[1] => sp2_single_ended_1_0[1].IN1
sp2_analog_switch[0] <= rcb_registers:rcb_registers.sp2_analog_switch
sp2_analog_switch[1] <= rcb_registers:rcb_registers.sp2_analog_switch
sp2_analog_switch[2] <= rcb_registers:rcb_registers.sp2_analog_switch
sp2_diff_pair_2_3[0] <= rcb_registers:rcb_registers.sp2_diff_pair_2_3
sp2_diff_pair_2_3[1] <= rcb_registers:rcb_registers.sp2_diff_pair_2_3
sp2_diff_pair_1_0[0] => sp2_diff_pair_1_0[0].IN1
sp2_diff_pair_1_0[1] => sp2_diff_pair_1_0[1].IN1
sp1_single_ended_2_3[0] <= rcb_registers:rcb_registers.sp1_single_ended_2_3
sp1_single_ended_2_3[1] <= rcb_registers:rcb_registers.sp1_single_ended_2_3
sp1_single_ended_1_0[0] => sp1_single_ended_1_0[0].IN1
sp1_single_ended_1_0[1] => sp1_single_ended_1_0[1].IN1
sp1_analog_switch[0] <= rcb_registers:rcb_registers.sp1_analog_switch
sp1_analog_switch[1] <= rcb_registers:rcb_registers.sp1_analog_switch
sp1_analog_switch[2] <= rcb_registers:rcb_registers.sp1_analog_switch
sp1_diff_pair_2_3[0] <= rcb_registers:rcb_registers.sp1_diff_pair_2_3
sp1_diff_pair_2_3[1] <= rcb_registers:rcb_registers.sp1_diff_pair_2_3
sp1_diff_pair_1_0[0] => sp1_diff_pair_1_0[0].IN1
sp1_diff_pair_1_0[1] => sp1_diff_pair_1_0[1].IN1
right_spare_diff_2 <= rcb_registers:rcb_registers.right_spare_diff_2
right_spare_diff_1 => right_spare_diff_1.IN1
left_spare_diff_2 <= rcb_registers:rcb_registers.left_spare_diff_2
left_spare_diff_1 => left_spare_diff_1.IN1
wheel_rod2_out1 => wheel_rod_sensor[3].IN1
wheel_rod2_out2 => wheel_rod_sensor[2].IN1
wheel_rod1_out1 => wheel_rod_sensor[1].IN1
wheel_rod1_out2 => wheel_rod_sensor[0].IN1
fan1_tacho => fan1_tacho.IN1
fan1_pwm <= rcb_registers:rcb_registers.fan1_pwm
fan2_tacho => fan2_tacho.IN1
fan2_pwm <= rcb_registers:rcb_registers.fan2_pwm
sync => ~NO_FANOUT~
estop_delay <= estop_delay.DB_MAX_OUTPUT_PORT_TYPE
left_robot_tx <= left_robot_tx.DB_MAX_OUTPUT_PORT_TYPE
left_robot_rx => ~NO_FANOUT~
right_robot_tx <= right_robot_tx.DB_MAX_OUTPUT_PORT_TYPE
right_robot_rx => ~NO_FANOUT~
fpga_spare2 => ~NO_FANOUT~
fpga_spare3 => ~NO_FANOUT~
fpga_spare4 => ~NO_FANOUT~
fpga_spare5 => ~NO_FANOUT~
fpga_spare6 => ~NO_FANOUT~
fpga_spare7 => ~NO_FANOUT~
fpga_spare8 => ~NO_FANOUT~
fpga_spare9 => ~NO_FANOUT~
fpga_spare10 => ~NO_FANOUT~
fpga_spare11 => ~NO_FANOUT~
fpga_spare12 => ~NO_FANOUT~
teensy_fpga4 => ~NO_FANOUT~
teensy_fpga5 => ~NO_FANOUT~
fpga_spare13 => ~NO_FANOUT~
MICCB_SPARE_IO0 => ~NO_FANOUT~
MICCB_SPARE_IO1 => ~NO_FANOUT~
MICCB_SPARE_IO2 <= MICCB_SPARE_IO2.DB_MAX_OUTPUT_PORT_TYPE
MICCB_SPARE_IO3 <= MICCB_SPARE_IO3.DB_MAX_OUTPUT_PORT_TYPE


|RCB_FPGA|rcb_top:inst|rcb_spi:rcb_spi
clk_100m => data_miso_rdy~reg0.CLK
clk_100m => data_mosi_rdy~reg0.CLK
clk_100m => addr[0]~reg0.CLK
clk_100m => addr[1]~reg0.CLK
clk_100m => addr[2]~reg0.CLK
clk_100m => addr[3]~reg0.CLK
clk_100m => addr[4]~reg0.CLK
clk_100m => addr[5]~reg0.CLK
clk_100m => addr[6]~reg0.CLK
clk_100m => addr[7]~reg0.CLK
clk_100m => addr[8]~reg0.CLK
clk_100m => addr[9]~reg0.CLK
clk_100m => addr[10]~reg0.CLK
clk_100m => addr[11]~reg0.CLK
clk_100m => addr[12]~reg0.CLK
clk_100m => addr[13]~reg0.CLK
clk_100m => addr[14]~reg0.CLK
clk_100m => addr[15]~reg0.CLK
clk_100m => miso_en.CLK
clk_100m => miso_shift[0].CLK
clk_100m => miso_shift[1].CLK
clk_100m => miso_shift[2].CLK
clk_100m => miso_shift[3].CLK
clk_100m => miso_shift[4].CLK
clk_100m => miso_shift[5].CLK
clk_100m => miso_shift[6].CLK
clk_100m => miso_shift[7].CLK
clk_100m => miso_shift[8].CLK
clk_100m => miso_shift[9].CLK
clk_100m => miso_shift[10].CLK
clk_100m => miso_shift[11].CLK
clk_100m => miso_shift[12].CLK
clk_100m => miso_shift[13].CLK
clk_100m => miso_shift[14].CLK
clk_100m => miso_shift[15].CLK
clk_100m => miso_shift[16].CLK
clk_100m => miso_shift[17].CLK
clk_100m => miso_shift[18].CLK
clk_100m => miso_shift[19].CLK
clk_100m => miso_shift[20].CLK
clk_100m => miso_shift[21].CLK
clk_100m => miso_shift[22].CLK
clk_100m => miso_shift[23].CLK
clk_100m => miso_shift[24].CLK
clk_100m => miso_shift[25].CLK
clk_100m => miso_shift[26].CLK
clk_100m => miso_shift[27].CLK
clk_100m => miso_shift[28].CLK
clk_100m => miso_shift[29].CLK
clk_100m => miso_shift[30].CLK
clk_100m => miso_shift[31].CLK
clk_100m => send_miso.CLK
clk_100m => shift_reg[0].CLK
clk_100m => shift_reg[1].CLK
clk_100m => shift_reg[2].CLK
clk_100m => shift_reg[3].CLK
clk_100m => shift_reg[4].CLK
clk_100m => shift_reg[5].CLK
clk_100m => shift_reg[6].CLK
clk_100m => shift_reg[7].CLK
clk_100m => shift_reg[8].CLK
clk_100m => shift_reg[9].CLK
clk_100m => shift_reg[10].CLK
clk_100m => shift_reg[11].CLK
clk_100m => shift_reg[12].CLK
clk_100m => shift_reg[13].CLK
clk_100m => shift_reg[14].CLK
clk_100m => shift_reg[15].CLK
clk_100m => shift_reg[16].CLK
clk_100m => shift_reg[17].CLK
clk_100m => shift_reg[18].CLK
clk_100m => shift_reg[19].CLK
clk_100m => shift_reg[20].CLK
clk_100m => shift_reg[21].CLK
clk_100m => shift_reg[22].CLK
clk_100m => shift_reg[23].CLK
clk_100m => shift_reg[24].CLK
clk_100m => shift_reg[25].CLK
clk_100m => shift_reg[26].CLK
clk_100m => shift_reg[27].CLK
clk_100m => shift_reg[28].CLK
clk_100m => shift_reg[29].CLK
clk_100m => shift_reg[30].CLK
clk_100m => shift_reg[31].CLK
clk_100m => miso.CLK
clk_100m => com_rdy.CLK
clk_100m => addr_rdy~reg0.CLK
clk_100m => data_cnt[0].CLK
clk_100m => data_cnt[1].CLK
clk_100m => data_cnt[2].CLK
clk_100m => data_cnt[3].CLK
clk_100m => data_cnt[4].CLK
clk_100m => data_cnt[5].CLK
clk_100m => spi_clk_reg.CLK
clk_100m => mosi_meta.CLK
clk_100m => mosi_syn.CLK
clk_100m => cs_n_meta.CLK
clk_100m => cs_n_syn.CLK
clk_100m => sclk_meta.CLK
clk_100m => sclk_syn.CLK
clk_100m => spi_mode~2.DATAIN
clk_100m => state~6.DATAIN
rst_n_syn => miso_en.ACLR
rst_n_syn => miso_shift[0].ACLR
rst_n_syn => miso_shift[1].ACLR
rst_n_syn => miso_shift[2].ACLR
rst_n_syn => miso_shift[3].ACLR
rst_n_syn => miso_shift[4].ACLR
rst_n_syn => miso_shift[5].ACLR
rst_n_syn => miso_shift[6].ACLR
rst_n_syn => miso_shift[7].ACLR
rst_n_syn => miso_shift[8].ACLR
rst_n_syn => miso_shift[9].ACLR
rst_n_syn => miso_shift[10].ACLR
rst_n_syn => miso_shift[11].ACLR
rst_n_syn => miso_shift[12].ACLR
rst_n_syn => miso_shift[13].ACLR
rst_n_syn => miso_shift[14].ACLR
rst_n_syn => miso_shift[15].ACLR
rst_n_syn => miso_shift[16].ACLR
rst_n_syn => miso_shift[17].ACLR
rst_n_syn => miso_shift[18].ACLR
rst_n_syn => miso_shift[19].ACLR
rst_n_syn => miso_shift[20].ACLR
rst_n_syn => miso_shift[21].ACLR
rst_n_syn => miso_shift[22].ACLR
rst_n_syn => miso_shift[23].ACLR
rst_n_syn => miso_shift[24].ACLR
rst_n_syn => miso_shift[25].ACLR
rst_n_syn => miso_shift[26].ACLR
rst_n_syn => miso_shift[27].ACLR
rst_n_syn => miso_shift[28].ACLR
rst_n_syn => miso_shift[29].ACLR
rst_n_syn => miso_shift[30].ACLR
rst_n_syn => miso_shift[31].ACLR
rst_n_syn => send_miso.ACLR
rst_n_syn => shift_reg[0].ACLR
rst_n_syn => shift_reg[1].ACLR
rst_n_syn => shift_reg[2].ACLR
rst_n_syn => shift_reg[3].ACLR
rst_n_syn => shift_reg[4].ACLR
rst_n_syn => shift_reg[5].ACLR
rst_n_syn => shift_reg[6].ACLR
rst_n_syn => shift_reg[7].ACLR
rst_n_syn => shift_reg[8].ACLR
rst_n_syn => shift_reg[9].ACLR
rst_n_syn => shift_reg[10].ACLR
rst_n_syn => shift_reg[11].ACLR
rst_n_syn => shift_reg[12].ACLR
rst_n_syn => shift_reg[13].ACLR
rst_n_syn => shift_reg[14].ACLR
rst_n_syn => shift_reg[15].ACLR
rst_n_syn => shift_reg[16].ACLR
rst_n_syn => shift_reg[17].ACLR
rst_n_syn => shift_reg[18].ACLR
rst_n_syn => shift_reg[19].ACLR
rst_n_syn => shift_reg[20].ACLR
rst_n_syn => shift_reg[21].ACLR
rst_n_syn => shift_reg[22].ACLR
rst_n_syn => shift_reg[23].ACLR
rst_n_syn => shift_reg[24].ACLR
rst_n_syn => shift_reg[25].ACLR
rst_n_syn => shift_reg[26].ACLR
rst_n_syn => shift_reg[27].ACLR
rst_n_syn => shift_reg[28].ACLR
rst_n_syn => shift_reg[29].ACLR
rst_n_syn => shift_reg[30].ACLR
rst_n_syn => shift_reg[31].ACLR
rst_n_syn => miso.PRESET
rst_n_syn => com_rdy.ACLR
rst_n_syn => addr_rdy~reg0.ACLR
rst_n_syn => data_cnt[0].ACLR
rst_n_syn => data_cnt[1].ACLR
rst_n_syn => data_cnt[2].ACLR
rst_n_syn => data_cnt[3].ACLR
rst_n_syn => data_cnt[4].ACLR
rst_n_syn => data_cnt[5].ACLR
rst_n_syn => data_mosi_rdy~reg0.ACLR
rst_n_syn => addr[0]~reg0.PRESET
rst_n_syn => addr[1]~reg0.PRESET
rst_n_syn => addr[2]~reg0.PRESET
rst_n_syn => addr[3]~reg0.PRESET
rst_n_syn => addr[4]~reg0.PRESET
rst_n_syn => addr[5]~reg0.PRESET
rst_n_syn => addr[6]~reg0.PRESET
rst_n_syn => addr[7]~reg0.PRESET
rst_n_syn => addr[8]~reg0.PRESET
rst_n_syn => addr[9]~reg0.PRESET
rst_n_syn => addr[10]~reg0.PRESET
rst_n_syn => addr[11]~reg0.PRESET
rst_n_syn => addr[12]~reg0.PRESET
rst_n_syn => addr[13]~reg0.PRESET
rst_n_syn => addr[14]~reg0.PRESET
rst_n_syn => addr[15]~reg0.PRESET
rst_n_syn => data_miso_rdy~reg0.ACLR
rst_n_syn => mosi_meta.ACLR
rst_n_syn => mosi_syn.ACLR
rst_n_syn => cs_n_meta.ACLR
rst_n_syn => cs_n_syn.ACLR
rst_n_syn => sclk_meta.ACLR
rst_n_syn => sclk_syn.ACLR
rst_n_syn => spi_clk_reg.PRESET
rst_n_syn => spi_mode~4.DATAIN
rst_n_syn => state~8.DATAIN
sclk => sclk_syn.IN1
sclk => sclk_meta.DATAIN
cs_n => cs_n_syn.IN1
cs_n => cs_n_meta.DATAIN
mosi => mosi_syn.IN1
mosi => mosi_meta.DATAIN
miso_t <= miso_t.DB_MAX_OUTPUT_PORT_TYPE
data_miso[0] => miso_shift.DATAB
data_miso[1] => miso_shift.DATAB
data_miso[2] => miso_shift.DATAB
data_miso[3] => miso_shift.DATAB
data_miso[4] => miso_shift.DATAB
data_miso[5] => miso_shift.DATAB
data_miso[6] => miso_shift.DATAB
data_miso[7] => miso_shift.DATAB
data_miso[8] => miso_shift.DATAB
data_miso[9] => miso_shift.DATAB
data_miso[10] => miso_shift.DATAB
data_miso[11] => miso_shift.DATAB
data_miso[12] => miso_shift.DATAB
data_miso[13] => miso_shift.DATAB
data_miso[14] => miso_shift.DATAB
data_miso[15] => miso_shift.DATAB
data_miso[16] => miso_shift.DATAB
data_miso[17] => miso_shift.DATAB
data_miso[18] => miso_shift.DATAB
data_miso[19] => miso_shift.DATAB
data_miso[20] => miso_shift.DATAB
data_miso[21] => miso_shift.DATAB
data_miso[22] => miso_shift.DATAB
data_miso[23] => miso_shift.DATAB
data_miso[24] => miso_shift.DATAB
data_miso[25] => miso_shift.DATAB
data_miso[26] => miso_shift.DATAB
data_miso[27] => miso_shift.DATAB
data_miso[28] => miso_shift.DATAB
data_miso[29] => miso_shift.DATAB
data_miso[30] => miso_shift.DATAB
data_miso[31] => miso.DATAB
data_mosi[0] <= shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[1] <= shift_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[2] <= shift_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[3] <= shift_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[4] <= shift_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[5] <= shift_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[6] <= shift_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[7] <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[8] <= shift_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[9] <= shift_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[10] <= shift_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[11] <= shift_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[12] <= shift_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[13] <= shift_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[14] <= shift_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[15] <= shift_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[16] <= shift_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[17] <= shift_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[18] <= shift_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[19] <= shift_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[20] <= shift_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[21] <= shift_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[22] <= shift_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[23] <= shift_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[24] <= shift_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[25] <= shift_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[26] <= shift_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[27] <= shift_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[28] <= shift_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[29] <= shift_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[30] <= shift_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_mosi[31] <= shift_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_mosi_rdy <= data_mosi_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_rdy <= addr_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_miso_rdy <= data_miso_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_FPGA|rcb_top:inst|rcb_registers:rcb_registers
clk_100m => fan2_tacho_cnt[0].CLK
clk_100m => fan2_tacho_cnt[1].CLK
clk_100m => fan2_tacho_cnt[2].CLK
clk_100m => fan2_tacho_cnt[3].CLK
clk_100m => fan2_tacho_cnt[4].CLK
clk_100m => fan2_tacho_cnt[5].CLK
clk_100m => fan2_tacho_cnt[6].CLK
clk_100m => fan2_tacho_cnt[7].CLK
clk_100m => fan2_tacho_cnt[8].CLK
clk_100m => fan2_tacho_cnt[9].CLK
clk_100m => fan2_tacho_cnt[10].CLK
clk_100m => fan2_tacho_cnt[11].CLK
clk_100m => fan2_tacho_cnt[12].CLK
clk_100m => fan2_tacho_cnt[13].CLK
clk_100m => fan2_tacho_cnt[14].CLK
clk_100m => fan2_tacho_cnt[15].CLK
clk_100m => fpga_fan2_tacho_num[0].CLK
clk_100m => fpga_fan2_tacho_num[1].CLK
clk_100m => fpga_fan2_tacho_num[2].CLK
clk_100m => fpga_fan2_tacho_num[3].CLK
clk_100m => fpga_fan2_tacho_num[4].CLK
clk_100m => fpga_fan2_tacho_num[5].CLK
clk_100m => fpga_fan2_tacho_num[6].CLK
clk_100m => fpga_fan2_tacho_num[7].CLK
clk_100m => fpga_fan2_tacho[0].CLK
clk_100m => fpga_fan2_tacho[1].CLK
clk_100m => fpga_fan2_tacho[2].CLK
clk_100m => fpga_fan2_tacho[3].CLK
clk_100m => fpga_fan2_tacho[4].CLK
clk_100m => fpga_fan2_tacho[5].CLK
clk_100m => fpga_fan2_tacho[6].CLK
clk_100m => fpga_fan2_tacho[7].CLK
clk_100m => fpga_fan2_tacho[8].CLK
clk_100m => fpga_fan2_tacho[9].CLK
clk_100m => fpga_fan2_tacho[10].CLK
clk_100m => fpga_fan2_tacho[11].CLK
clk_100m => fpga_fan2_tacho[12].CLK
clk_100m => fpga_fan2_tacho[13].CLK
clk_100m => fpga_fan2_tacho[14].CLK
clk_100m => fpga_fan2_tacho[15].CLK
clk_100m => fan1_tacho_cnt[0].CLK
clk_100m => fan1_tacho_cnt[1].CLK
clk_100m => fan1_tacho_cnt[2].CLK
clk_100m => fan1_tacho_cnt[3].CLK
clk_100m => fan1_tacho_cnt[4].CLK
clk_100m => fan1_tacho_cnt[5].CLK
clk_100m => fan1_tacho_cnt[6].CLK
clk_100m => fan1_tacho_cnt[7].CLK
clk_100m => fan1_tacho_cnt[8].CLK
clk_100m => fan1_tacho_cnt[9].CLK
clk_100m => fan1_tacho_cnt[10].CLK
clk_100m => fan1_tacho_cnt[11].CLK
clk_100m => fan1_tacho_cnt[12].CLK
clk_100m => fan1_tacho_cnt[13].CLK
clk_100m => fan1_tacho_cnt[14].CLK
clk_100m => fan1_tacho_cnt[15].CLK
clk_100m => fpga_fan1_tacho_num[0].CLK
clk_100m => fpga_fan1_tacho_num[1].CLK
clk_100m => fpga_fan1_tacho_num[2].CLK
clk_100m => fpga_fan1_tacho_num[3].CLK
clk_100m => fpga_fan1_tacho_num[4].CLK
clk_100m => fpga_fan1_tacho_num[5].CLK
clk_100m => fpga_fan1_tacho_num[6].CLK
clk_100m => fpga_fan1_tacho_num[7].CLK
clk_100m => fpga_fan1_tacho[0].CLK
clk_100m => fpga_fan1_tacho[1].CLK
clk_100m => fpga_fan1_tacho[2].CLK
clk_100m => fpga_fan1_tacho[3].CLK
clk_100m => fpga_fan1_tacho[4].CLK
clk_100m => fpga_fan1_tacho[5].CLK
clk_100m => fpga_fan1_tacho[6].CLK
clk_100m => fpga_fan1_tacho[7].CLK
clk_100m => fpga_fan1_tacho[8].CLK
clk_100m => fpga_fan1_tacho[9].CLK
clk_100m => fpga_fan1_tacho[10].CLK
clk_100m => fpga_fan1_tacho[11].CLK
clk_100m => fpga_fan1_tacho[12].CLK
clk_100m => fpga_fan1_tacho[13].CLK
clk_100m => fpga_fan1_tacho[14].CLK
clk_100m => fpga_fan1_tacho[15].CLK
clk_100m => fan2_tacho_sync.CLK
clk_100m => fan2_tacho_meta.CLK
clk_100m => fan2_tacho_inv.CLK
clk_100m => fan1_tacho_sync.CLK
clk_100m => fan1_tacho_meta.CLK
clk_100m => fan1_tacho_inv.CLK
clk_100m => fan_tacho_mes_pulse.CLK
clk_100m => fan_tacho_cnt[0].CLK
clk_100m => fan_tacho_cnt[1].CLK
clk_100m => fan_tacho_cnt[2].CLK
clk_100m => fan_tacho_cnt[3].CLK
clk_100m => fan_tacho_cnt[4].CLK
clk_100m => fan_tacho_cnt[5].CLK
clk_100m => fan_tacho_cnt[6].CLK
clk_100m => fan_tacho_cnt[7].CLK
clk_100m => fan_tacho_cnt[8].CLK
clk_100m => fan_tacho_cnt[9].CLK
clk_100m => fan_tacho_cnt[10].CLK
clk_100m => fan_tacho_cnt[11].CLK
clk_100m => fan_tacho_cnt[12].CLK
clk_100m => fan_tacho_cnt[13].CLK
clk_100m => fan_tacho_cnt[14].CLK
clk_100m => fan_tacho_cnt[15].CLK
clk_100m => fan_tacho_cnt[16].CLK
clk_100m => fan_tacho_cnt[17].CLK
clk_100m => fan_tacho_cnt[18].CLK
clk_100m => fan_tacho_cnt[19].CLK
clk_100m => fan_tacho_cnt[20].CLK
clk_100m => fan_tacho_cnt[21].CLK
clk_100m => fan_tacho_cnt[22].CLK
clk_100m => fan_tacho_cnt[23].CLK
clk_100m => fan_tacho_cnt[24].CLK
clk_100m => fan_tacho_cnt[25].CLK
clk_100m => pwm2_value[0].CLK
clk_100m => pwm2_value[1].CLK
clk_100m => pwm2_value[2].CLK
clk_100m => pwm2_value[3].CLK
clk_100m => pwm2_value[4].CLK
clk_100m => pwm2_value[5].CLK
clk_100m => pwm2_value[6].CLK
clk_100m => pwm2_value[7].CLK
clk_100m => pwm2_value[8].CLK
clk_100m => pwm2_value[9].CLK
clk_100m => pwm2_state.CLK
clk_100m => pwm2_cnt[0].CLK
clk_100m => pwm2_cnt[1].CLK
clk_100m => pwm2_cnt[2].CLK
clk_100m => pwm2_cnt[3].CLK
clk_100m => pwm2_cnt[4].CLK
clk_100m => pwm2_cnt[5].CLK
clk_100m => pwm2_cnt[6].CLK
clk_100m => pwm2_cnt[7].CLK
clk_100m => pwm2_cnt[8].CLK
clk_100m => pwm2_cnt[9].CLK
clk_100m => fan2_pwm~reg0.CLK
clk_100m => pwm1_value[0].CLK
clk_100m => pwm1_value[1].CLK
clk_100m => pwm1_value[2].CLK
clk_100m => pwm1_value[3].CLK
clk_100m => pwm1_value[4].CLK
clk_100m => pwm1_value[5].CLK
clk_100m => pwm1_value[6].CLK
clk_100m => pwm1_value[7].CLK
clk_100m => pwm1_value[8].CLK
clk_100m => pwm1_value[9].CLK
clk_100m => pwm1_state.CLK
clk_100m => pwm1_cnt[0].CLK
clk_100m => pwm1_cnt[1].CLK
clk_100m => pwm1_cnt[2].CLK
clk_100m => pwm1_cnt[3].CLK
clk_100m => pwm1_cnt[4].CLK
clk_100m => pwm1_cnt[5].CLK
clk_100m => pwm1_cnt[6].CLK
clk_100m => pwm1_cnt[7].CLK
clk_100m => pwm1_cnt[8].CLK
clk_100m => pwm1_cnt[9].CLK
clk_100m => fan1_pwm~reg0.CLK
clk_100m => clk_1m_reg.CLK
clk_100m => fpga_fan2_pwm[0].CLK
clk_100m => fpga_fan2_pwm[1].CLK
clk_100m => fpga_fan2_pwm[2].CLK
clk_100m => fpga_fan2_pwm[3].CLK
clk_100m => fpga_fan2_pwm[4].CLK
clk_100m => fpga_fan2_pwm[5].CLK
clk_100m => fpga_fan2_pwm[6].CLK
clk_100m => fpga_fan2_pwm[7].CLK
clk_100m => fpga_fan2_pwm[8].CLK
clk_100m => fpga_fan2_pwm[9].CLK
clk_100m => fpga_fan2_pwm[10].CLK
clk_100m => fpga_fan2_pwm[11].CLK
clk_100m => fpga_fan2_pwm[12].CLK
clk_100m => fpga_fan2_pwm[13].CLK
clk_100m => fpga_fan2_pwm[14].CLK
clk_100m => fpga_fan2_pwm[15].CLK
clk_100m => fpga_fan2_pwm[16].CLK
clk_100m => fpga_fan2_pwm[17].CLK
clk_100m => fpga_fan2_pwm[18].CLK
clk_100m => fpga_fan2_pwm[19].CLK
clk_100m => fpga_fan2_pwm[20].CLK
clk_100m => fpga_fan2_pwm[21].CLK
clk_100m => fpga_fan2_pwm[22].CLK
clk_100m => fpga_fan2_pwm[23].CLK
clk_100m => fpga_fan2_pwm[24].CLK
clk_100m => fpga_fan2_pwm[25].CLK
clk_100m => fpga_fan2_pwm[26].CLK
clk_100m => fpga_fan2_pwm[27].CLK
clk_100m => fpga_fan2_pwm[28].CLK
clk_100m => fpga_fan2_pwm[29].CLK
clk_100m => fpga_fan2_pwm[30].CLK
clk_100m => fpga_fan2_pwm[31].CLK
clk_100m => fpga_fan1_pwm[0].CLK
clk_100m => fpga_fan1_pwm[1].CLK
clk_100m => fpga_fan1_pwm[2].CLK
clk_100m => fpga_fan1_pwm[3].CLK
clk_100m => fpga_fan1_pwm[4].CLK
clk_100m => fpga_fan1_pwm[5].CLK
clk_100m => fpga_fan1_pwm[6].CLK
clk_100m => fpga_fan1_pwm[7].CLK
clk_100m => fpga_fan1_pwm[8].CLK
clk_100m => fpga_fan1_pwm[9].CLK
clk_100m => fpga_fan1_pwm[10].CLK
clk_100m => fpga_fan1_pwm[11].CLK
clk_100m => fpga_fan1_pwm[12].CLK
clk_100m => fpga_fan1_pwm[13].CLK
clk_100m => fpga_fan1_pwm[14].CLK
clk_100m => fpga_fan1_pwm[15].CLK
clk_100m => fpga_fan1_pwm[16].CLK
clk_100m => fpga_fan1_pwm[17].CLK
clk_100m => fpga_fan1_pwm[18].CLK
clk_100m => fpga_fan1_pwm[19].CLK
clk_100m => fpga_fan1_pwm[20].CLK
clk_100m => fpga_fan1_pwm[21].CLK
clk_100m => fpga_fan1_pwm[22].CLK
clk_100m => fpga_fan1_pwm[23].CLK
clk_100m => fpga_fan1_pwm[24].CLK
clk_100m => fpga_fan1_pwm[25].CLK
clk_100m => fpga_fan1_pwm[26].CLK
clk_100m => fpga_fan1_pwm[27].CLK
clk_100m => fpga_fan1_pwm[28].CLK
clk_100m => fpga_fan1_pwm[29].CLK
clk_100m => fpga_fan1_pwm[30].CLK
clk_100m => fpga_fan1_pwm[31].CLK
clk_100m => left_spare_diff_2~reg0.CLK
clk_100m => right_spare_diff_2~reg0.CLK
clk_100m => sp1_diff_pair_2_3[0]~reg0.CLK
clk_100m => sp1_diff_pair_2_3[1]~reg0.CLK
clk_100m => sp1_analog_switch[0]~reg0.CLK
clk_100m => sp1_analog_switch[1]~reg0.CLK
clk_100m => sp1_analog_switch[2]~reg0.CLK
clk_100m => sp1_single_ended_2_3[0]~reg0.CLK
clk_100m => sp1_single_ended_2_3[1]~reg0.CLK
clk_100m => sp2_diff_pair_2_3[0]~reg0.CLK
clk_100m => sp2_diff_pair_2_3[1]~reg0.CLK
clk_100m => sp2_analog_switch[0]~reg0.CLK
clk_100m => sp2_analog_switch[1]~reg0.CLK
clk_100m => sp2_analog_switch[2]~reg0.CLK
clk_100m => sp2_single_ended_2_3[0]~reg0.CLK
clk_100m => sp2_single_ended_2_3[1]~reg0.CLK
clk_100m => fpga_wheel_driver_abrt_reg[0].CLK
clk_100m => fpga_wheel_driver_abrt_reg[1].CLK
clk_100m => fpga_wheel_driver_abrt_reg[2].CLK
clk_100m => fpga_wheel_driver_abrt_reg[3].CLK
clk_100m => fpga_wheel_driver_abrt_reg[4].CLK
clk_100m => fpga_wheel_driver_abrt_reg[5].CLK
clk_100m => fpga_wheel_driver_abrt_reg[6].CLK
clk_100m => fpga_wheel_driver_abrt_reg[7].CLK
clk_100m => fpga_wheel_driver_abrt_reg[8].CLK
clk_100m => fpga_wheel_driver_abrt_reg[9].CLK
clk_100m => fpga_wheel_driver_abrt_reg[10].CLK
clk_100m => fpga_wheel_driver_abrt_reg[11].CLK
clk_100m => fpga_wheel_driver_abrt_reg[12].CLK
clk_100m => fpga_wheel_driver_abrt_reg[13].CLK
clk_100m => fpga_wheel_driver_abrt_reg[14].CLK
clk_100m => fpga_wheel_driver_abrt_reg[15].CLK
clk_100m => fpga_wheel_driver_abrt_reg[16].CLK
clk_100m => fpga_wheel_driver_abrt_reg[17].CLK
clk_100m => fpga_wheel_driver_abrt_reg[18].CLK
clk_100m => fpga_wheel_driver_abrt_reg[19].CLK
clk_100m => fpga_wheel_driver_abrt_reg[20].CLK
clk_100m => fpga_wheel_driver_abrt_reg[21].CLK
clk_100m => fpga_wheel_driver_abrt_reg[22].CLK
clk_100m => fpga_wheel_driver_abrt_reg[23].CLK
clk_100m => fpga_wheel_driver_abrt_reg[24].CLK
clk_100m => fpga_wheel_driver_abrt_reg[25].CLK
clk_100m => fpga_wheel_driver_abrt_reg[26].CLK
clk_100m => fpga_wheel_driver_abrt_reg[27].CLK
clk_100m => fpga_wheel_driver_abrt_reg[28].CLK
clk_100m => fpga_wheel_driver_abrt_reg[29].CLK
clk_100m => fpga_wheel_driver_abrt_reg[30].CLK
clk_100m => fpga_wheel_driver_abrt_reg[31].CLK
clk_100m => fpga_wheel_driver_out[0].CLK
clk_100m => fpga_wheel_driver_out[1].CLK
clk_100m => fpga_wheel_driver_out[2].CLK
clk_100m => fpga_wheel_driver_out[3].CLK
clk_100m => fpga_wheel_driver_out[4].CLK
clk_100m => fpga_wheel_driver_out[5].CLK
clk_100m => fpga_wheel_driver_out[6].CLK
clk_100m => fpga_wheel_driver_out[7].CLK
clk_100m => fpga_wheel_driver_out[8].CLK
clk_100m => fpga_wheel_driver_out[9].CLK
clk_100m => fpga_wheel_driver_out[10].CLK
clk_100m => fpga_wheel_driver_out[11].CLK
clk_100m => fpga_wheel_driver_out[12].CLK
clk_100m => fpga_wheel_driver_out[13].CLK
clk_100m => fpga_wheel_driver_out[14].CLK
clk_100m => fpga_wheel_driver_out[15].CLK
clk_100m => fpga_wheel_driver_out[16].CLK
clk_100m => fpga_wheel_driver_out[17].CLK
clk_100m => fpga_wheel_driver_out[18].CLK
clk_100m => fpga_wheel_driver_out[19].CLK
clk_100m => fpga_wheel_driver_out[20].CLK
clk_100m => fpga_wheel_driver_out[21].CLK
clk_100m => fpga_wheel_driver_out[22].CLK
clk_100m => fpga_wheel_driver_out[23].CLK
clk_100m => fpga_wheel_driver_out[24].CLK
clk_100m => fpga_wheel_driver_out[25].CLK
clk_100m => fpga_wheel_driver_out[26].CLK
clk_100m => fpga_wheel_driver_out[27].CLK
clk_100m => fpga_wheel_driver_out[28].CLK
clk_100m => fpga_wheel_driver_out[29].CLK
clk_100m => fpga_wheel_driver_out[30].CLK
clk_100m => fpga_wheel_driver_out[31].CLK
clk_100m => fpga_estop_open_reg[0].CLK
clk_100m => fpga_estop_open_reg[1].CLK
clk_100m => fpga_estop_open_reg[2].CLK
clk_100m => fpga_estop_open_reg[3].CLK
clk_100m => fpga_estop_open_reg[4].CLK
clk_100m => fpga_estop_open_reg[5].CLK
clk_100m => fpga_estop_open_reg[6].CLK
clk_100m => fpga_estop_open_reg[7].CLK
clk_100m => fpga_estop_open_reg[8].CLK
clk_100m => fpga_estop_open_reg[9].CLK
clk_100m => fpga_estop_open_reg[10].CLK
clk_100m => fpga_estop_open_reg[11].CLK
clk_100m => fpga_estop_open_reg[12].CLK
clk_100m => fpga_estop_open_reg[13].CLK
clk_100m => fpga_estop_open_reg[14].CLK
clk_100m => fpga_estop_open_reg[15].CLK
clk_100m => fpga_estop_open_reg[16].CLK
clk_100m => fpga_estop_open_reg[17].CLK
clk_100m => fpga_estop_open_reg[18].CLK
clk_100m => fpga_estop_open_reg[19].CLK
clk_100m => fpga_estop_open_reg[20].CLK
clk_100m => fpga_estop_open_reg[21].CLK
clk_100m => fpga_estop_open_reg[22].CLK
clk_100m => fpga_estop_open_reg[23].CLK
clk_100m => fpga_estop_open_reg[24].CLK
clk_100m => fpga_estop_open_reg[25].CLK
clk_100m => fpga_estop_open_reg[26].CLK
clk_100m => fpga_estop_open_reg[27].CLK
clk_100m => fpga_estop_open_reg[28].CLK
clk_100m => fpga_estop_open_reg[29].CLK
clk_100m => fpga_estop_open_reg[30].CLK
clk_100m => fpga_estop_open_reg[31].CLK
clk_100m => fpga_estop_diagnostic_reg[0].CLK
clk_100m => fpga_estop_diagnostic_reg[1].CLK
clk_100m => fpga_estop_diagnostic_reg[2].CLK
clk_100m => fpga_estop_diagnostic_reg[3].CLK
clk_100m => fpga_estop_diagnostic_reg[4].CLK
clk_100m => fpga_estop_diagnostic_reg[5].CLK
clk_100m => fpga_estop_diagnostic_reg[6].CLK
clk_100m => fpga_estop_diagnostic_reg[7].CLK
clk_100m => fpga_estop_diagnostic_reg[8].CLK
clk_100m => fpga_estop_diagnostic_reg[9].CLK
clk_100m => fpga_estop_diagnostic_reg[10].CLK
clk_100m => fpga_estop_diagnostic_reg[11].CLK
clk_100m => fpga_estop_diagnostic_reg[12].CLK
clk_100m => fpga_estop_diagnostic_reg[13].CLK
clk_100m => fpga_estop_diagnostic_reg[14].CLK
clk_100m => fpga_estop_diagnostic_reg[15].CLK
clk_100m => fpga_estop_diagnostic_reg[16].CLK
clk_100m => fpga_estop_diagnostic_reg[17].CLK
clk_100m => fpga_estop_diagnostic_reg[18].CLK
clk_100m => fpga_estop_diagnostic_reg[19].CLK
clk_100m => fpga_estop_diagnostic_reg[20].CLK
clk_100m => fpga_estop_diagnostic_reg[21].CLK
clk_100m => fpga_estop_diagnostic_reg[22].CLK
clk_100m => fpga_estop_diagnostic_reg[23].CLK
clk_100m => fpga_estop_diagnostic_reg[24].CLK
clk_100m => fpga_estop_diagnostic_reg[25].CLK
clk_100m => fpga_estop_diagnostic_reg[26].CLK
clk_100m => fpga_estop_diagnostic_reg[27].CLK
clk_100m => fpga_estop_diagnostic_reg[28].CLK
clk_100m => fpga_estop_diagnostic_reg[29].CLK
clk_100m => fpga_estop_diagnostic_reg[30].CLK
clk_100m => fpga_estop_diagnostic_reg[31].CLK
clk_100m => fpga_estop_activation_reg[0].CLK
clk_100m => fpga_estop_activation_reg[1].CLK
clk_100m => fpga_estop_activation_reg[2].CLK
clk_100m => fpga_estop_activation_reg[3].CLK
clk_100m => fpga_estop_activation_reg[4].CLK
clk_100m => fpga_estop_activation_reg[5].CLK
clk_100m => fpga_estop_activation_reg[6].CLK
clk_100m => fpga_estop_activation_reg[7].CLK
clk_100m => fpga_estop_activation_reg[8].CLK
clk_100m => fpga_estop_activation_reg[9].CLK
clk_100m => fpga_estop_activation_reg[10].CLK
clk_100m => fpga_estop_activation_reg[11].CLK
clk_100m => fpga_estop_activation_reg[12].CLK
clk_100m => fpga_estop_activation_reg[13].CLK
clk_100m => fpga_estop_activation_reg[14].CLK
clk_100m => fpga_estop_activation_reg[15].CLK
clk_100m => fpga_estop_activation_reg[16].CLK
clk_100m => fpga_estop_activation_reg[17].CLK
clk_100m => fpga_estop_activation_reg[18].CLK
clk_100m => fpga_estop_activation_reg[19].CLK
clk_100m => fpga_estop_activation_reg[20].CLK
clk_100m => fpga_estop_activation_reg[21].CLK
clk_100m => fpga_estop_activation_reg[22].CLK
clk_100m => fpga_estop_activation_reg[23].CLK
clk_100m => fpga_estop_activation_reg[24].CLK
clk_100m => fpga_estop_activation_reg[25].CLK
clk_100m => fpga_estop_activation_reg[26].CLK
clk_100m => fpga_estop_activation_reg[27].CLK
clk_100m => fpga_estop_activation_reg[28].CLK
clk_100m => fpga_estop_activation_reg[29].CLK
clk_100m => fpga_estop_activation_reg[30].CLK
clk_100m => fpga_estop_activation_reg[31].CLK
clk_100m => fpga_diagnostic_led_reg[0].CLK
clk_100m => fpga_diagnostic_led_reg[1].CLK
clk_100m => fpga_diagnostic_led_reg[2].CLK
clk_100m => fpga_diagnostic_led_reg[3].CLK
clk_100m => fpga_diagnostic_led_reg[4].CLK
clk_100m => fpga_diagnostic_led_reg[5].CLK
clk_100m => fpga_diagnostic_led_reg[6].CLK
clk_100m => fpga_diagnostic_led_reg[7].CLK
clk_100m => fpga_diagnostic_led_reg[8].CLK
clk_100m => fpga_diagnostic_led_reg[9].CLK
clk_100m => fpga_diagnostic_led_reg[10].CLK
clk_100m => fpga_diagnostic_led_reg[11].CLK
clk_100m => fpga_diagnostic_led_reg[12].CLK
clk_100m => fpga_diagnostic_led_reg[13].CLK
clk_100m => fpga_diagnostic_led_reg[14].CLK
clk_100m => fpga_diagnostic_led_reg[15].CLK
clk_100m => fpga_diagnostic_led_reg[16].CLK
clk_100m => fpga_diagnostic_led_reg[17].CLK
clk_100m => fpga_diagnostic_led_reg[18].CLK
clk_100m => fpga_diagnostic_led_reg[19].CLK
clk_100m => fpga_diagnostic_led_reg[20].CLK
clk_100m => fpga_diagnostic_led_reg[21].CLK
clk_100m => fpga_diagnostic_led_reg[22].CLK
clk_100m => fpga_diagnostic_led_reg[23].CLK
clk_100m => fpga_diagnostic_led_reg[24].CLK
clk_100m => fpga_diagnostic_led_reg[25].CLK
clk_100m => fpga_diagnostic_led_reg[26].CLK
clk_100m => fpga_diagnostic_led_reg[27].CLK
clk_100m => fpga_diagnostic_led_reg[28].CLK
clk_100m => fpga_diagnostic_led_reg[29].CLK
clk_100m => fpga_diagnostic_led_reg[30].CLK
clk_100m => fpga_diagnostic_led_reg[31].CLK
clk_100m => fpga_buttons_led_reg[0]~reg0.CLK
clk_100m => fpga_buttons_led_reg[1]~reg0.CLK
clk_100m => fpga_buttons_led_reg[2]~reg0.CLK
clk_100m => fpga_buttons_led_reg[3]~reg0.CLK
clk_100m => fpga_buttons_led_reg[4]~reg0.CLK
clk_100m => fpga_buttons_led_reg[5]~reg0.CLK
clk_100m => fpga_buttons_led_reg[6]~reg0.CLK
clk_100m => fpga_buttons_led_reg[7]~reg0.CLK
clk_100m => fpga_buttons_led_reg[8]~reg0.CLK
clk_100m => fpga_buttons_led_reg[9]~reg0.CLK
clk_100m => fpga_buttons_led_reg[10]~reg0.CLK
clk_100m => fpga_buttons_led_reg[11]~reg0.CLK
clk_100m => fpga_buttons_led_reg[12]~reg0.CLK
clk_100m => fpga_buttons_led_reg[13]~reg0.CLK
clk_100m => fpga_buttons_led_reg[14]~reg0.CLK
clk_100m => fpga_buttons_led_reg[15]~reg0.CLK
clk_100m => fpga_buttons_led_reg[16]~reg0.CLK
clk_100m => fpga_buttons_led_reg[17]~reg0.CLK
clk_100m => fpga_buttons_led_reg[18]~reg0.CLK
clk_100m => fpga_buttons_led_reg[19]~reg0.CLK
clk_100m => fpga_buttons_led_reg[20]~reg0.CLK
clk_100m => fpga_buttons_led_reg[21]~reg0.CLK
clk_100m => fpga_buttons_led_reg[22]~reg0.CLK
clk_100m => fpga_buttons_led_reg[23]~reg0.CLK
clk_100m => fpga_buttons_led_reg[24]~reg0.CLK
clk_100m => fpga_buttons_led_reg[25]~reg0.CLK
clk_100m => fpga_buttons_led_reg[26]~reg0.CLK
clk_100m => fpga_buttons_led_reg[27]~reg0.CLK
clk_100m => fpga_buttons_led_reg[28]~reg0.CLK
clk_100m => fpga_buttons_led_reg[29]~reg0.CLK
clk_100m => fpga_buttons_led_reg[30]~reg0.CLK
clk_100m => fpga_buttons_led_reg[31]~reg0.CLK
clk_100m => fpga_electromagnet_reg[0].CLK
clk_100m => fpga_electromagnet_reg[1].CLK
clk_100m => fpga_electromagnet_reg[2].CLK
clk_100m => fpga_electromagnet_reg[3].CLK
clk_100m => fpga_electromagnet_reg[4].CLK
clk_100m => fpga_electromagnet_reg[5].CLK
clk_100m => fpga_electromagnet_reg[6].CLK
clk_100m => fpga_electromagnet_reg[7].CLK
clk_100m => fpga_electromagnet_reg[8].CLK
clk_100m => fpga_electromagnet_reg[9].CLK
clk_100m => fpga_electromagnet_reg[10].CLK
clk_100m => fpga_electromagnet_reg[11].CLK
clk_100m => fpga_electromagnet_reg[12].CLK
clk_100m => fpga_electromagnet_reg[13].CLK
clk_100m => fpga_electromagnet_reg[14].CLK
clk_100m => fpga_electromagnet_reg[15].CLK
clk_100m => fpga_electromagnet_reg[16].CLK
clk_100m => fpga_electromagnet_reg[17].CLK
clk_100m => fpga_electromagnet_reg[18].CLK
clk_100m => fpga_electromagnet_reg[19].CLK
clk_100m => fpga_electromagnet_reg[20].CLK
clk_100m => fpga_electromagnet_reg[21].CLK
clk_100m => fpga_electromagnet_reg[22].CLK
clk_100m => fpga_electromagnet_reg[23].CLK
clk_100m => fpga_electromagnet_reg[24].CLK
clk_100m => fpga_electromagnet_reg[25].CLK
clk_100m => fpga_electromagnet_reg[26].CLK
clk_100m => fpga_electromagnet_reg[27].CLK
clk_100m => fpga_electromagnet_reg[28].CLK
clk_100m => fpga_electromagnet_reg[29].CLK
clk_100m => fpga_electromagnet_reg[30].CLK
clk_100m => fpga_electromagnet_reg[31].CLK
clk_100m => pow_meta.CLK
clk_100m => fpga_wheel_rod_sensor_meta[0].CLK
clk_100m => fpga_wheel_rod_sensor_meta[1].CLK
clk_100m => fpga_wheel_rod_sensor_meta[2].CLK
clk_100m => fpga_wheel_rod_sensor_meta[3].CLK
clk_100m => fpga_wheel_rod_sensor_meta[4].CLK
clk_100m => fpga_wheel_rod_sensor_meta[5].CLK
clk_100m => fpga_wheel_rod_sensor_meta[6].CLK
clk_100m => fpga_wheel_rod_sensor_meta[7].CLK
clk_100m => fpga_wheel_rod_sensor_meta[8].CLK
clk_100m => fpga_wheel_rod_sensor_meta[9].CLK
clk_100m => fpga_wheel_rod_sensor_meta[10].CLK
clk_100m => fpga_wheel_rod_sensor_meta[11].CLK
clk_100m => fpga_wheel_rod_sensor_meta[12].CLK
clk_100m => fpga_wheel_rod_sensor_meta[13].CLK
clk_100m => fpga_wheel_rod_sensor_meta[14].CLK
clk_100m => fpga_wheel_rod_sensor_meta[15].CLK
clk_100m => fpga_wheel_rod_sensor_meta[16].CLK
clk_100m => fpga_wheel_rod_sensor_meta[17].CLK
clk_100m => fpga_wheel_rod_sensor_meta[18].CLK
clk_100m => fpga_wheel_rod_sensor_meta[19].CLK
clk_100m => fpga_wheel_rod_sensor_meta[20].CLK
clk_100m => fpga_wheel_rod_sensor_meta[21].CLK
clk_100m => fpga_wheel_rod_sensor_meta[22].CLK
clk_100m => fpga_wheel_rod_sensor_meta[23].CLK
clk_100m => fpga_wheel_rod_sensor_meta[24].CLK
clk_100m => fpga_wheel_rod_sensor_meta[25].CLK
clk_100m => fpga_wheel_rod_sensor_meta[26].CLK
clk_100m => fpga_wheel_rod_sensor_meta[27].CLK
clk_100m => fpga_wheel_rod_sensor_meta[28].CLK
clk_100m => fpga_wheel_rod_sensor_meta[29].CLK
clk_100m => fpga_wheel_rod_sensor_meta[30].CLK
clk_100m => fpga_wheel_rod_sensor_meta[31].CLK
clk_100m => fpga_wheel_rod_sensor_reg[0].CLK
clk_100m => fpga_wheel_rod_sensor_reg[1].CLK
clk_100m => fpga_wheel_rod_sensor_reg[2].CLK
clk_100m => fpga_wheel_rod_sensor_reg[3].CLK
clk_100m => fpga_wheel_rod_sensor_reg[4].CLK
clk_100m => fpga_wheel_rod_sensor_reg[5].CLK
clk_100m => fpga_wheel_rod_sensor_reg[6].CLK
clk_100m => fpga_wheel_rod_sensor_reg[7].CLK
clk_100m => fpga_wheel_rod_sensor_reg[8].CLK
clk_100m => fpga_wheel_rod_sensor_reg[9].CLK
clk_100m => fpga_wheel_rod_sensor_reg[10].CLK
clk_100m => fpga_wheel_rod_sensor_reg[11].CLK
clk_100m => fpga_wheel_rod_sensor_reg[12].CLK
clk_100m => fpga_wheel_rod_sensor_reg[13].CLK
clk_100m => fpga_wheel_rod_sensor_reg[14].CLK
clk_100m => fpga_wheel_rod_sensor_reg[15].CLK
clk_100m => fpga_wheel_rod_sensor_reg[16].CLK
clk_100m => fpga_wheel_rod_sensor_reg[17].CLK
clk_100m => fpga_wheel_rod_sensor_reg[18].CLK
clk_100m => fpga_wheel_rod_sensor_reg[19].CLK
clk_100m => fpga_wheel_rod_sensor_reg[20].CLK
clk_100m => fpga_wheel_rod_sensor_reg[21].CLK
clk_100m => fpga_wheel_rod_sensor_reg[22].CLK
clk_100m => fpga_wheel_rod_sensor_reg[23].CLK
clk_100m => fpga_wheel_rod_sensor_reg[24].CLK
clk_100m => fpga_wheel_rod_sensor_reg[25].CLK
clk_100m => fpga_wheel_rod_sensor_reg[26].CLK
clk_100m => fpga_wheel_rod_sensor_reg[27].CLK
clk_100m => fpga_wheel_rod_sensor_reg[28].CLK
clk_100m => fpga_wheel_rod_sensor_reg[29].CLK
clk_100m => fpga_wheel_rod_sensor_reg[30].CLK
clk_100m => fpga_wheel_rod_sensor_reg[31].CLK
clk_100m => in_4mb_spare_meta[0].CLK
clk_100m => in_4mb_spare_meta[1].CLK
clk_100m => in_4mb_spare_reg[0].CLK
clk_100m => in_4mb_spare_reg[1].CLK
clk_100m => spare_in_meta[0].CLK
clk_100m => spare_in_meta[1].CLK
clk_100m => spare_in_meta[2].CLK
clk_100m => spare_in_meta[3].CLK
clk_100m => spare_in_meta[4].CLK
clk_100m => spare_in_meta[5].CLK
clk_100m => spare_in_meta[6].CLK
clk_100m => spare_in_meta[7].CLK
clk_100m => spare_in_reg[0].CLK
clk_100m => spare_in_reg[1].CLK
clk_100m => spare_in_reg[2].CLK
clk_100m => spare_in_reg[3].CLK
clk_100m => spare_in_reg[4].CLK
clk_100m => spare_in_reg[5].CLK
clk_100m => spare_in_reg[6].CLK
clk_100m => spare_in_reg[7].CLK
clk_100m => fpga_wheel_sensor_meta[0].CLK
clk_100m => fpga_wheel_sensor_meta[1].CLK
clk_100m => fpga_wheel_sensor_meta[2].CLK
clk_100m => fpga_wheel_sensor_meta[3].CLK
clk_100m => fpga_wheel_sensor_meta[4].CLK
clk_100m => fpga_wheel_sensor_meta[5].CLK
clk_100m => fpga_wheel_sensor_meta[6].CLK
clk_100m => fpga_wheel_sensor_meta[7].CLK
clk_100m => fpga_wheel_sensor_meta[8].CLK
clk_100m => fpga_wheel_sensor_meta[9].CLK
clk_100m => fpga_wheel_sensor_meta[10].CLK
clk_100m => fpga_wheel_sensor_meta[11].CLK
clk_100m => fpga_wheel_sensor_meta[12].CLK
clk_100m => fpga_wheel_sensor_meta[13].CLK
clk_100m => fpga_wheel_sensor_meta[14].CLK
clk_100m => fpga_wheel_sensor_meta[15].CLK
clk_100m => fpga_wheel_sensor_meta[16].CLK
clk_100m => fpga_wheel_sensor_meta[17].CLK
clk_100m => fpga_wheel_sensor_meta[18].CLK
clk_100m => fpga_wheel_sensor_meta[19].CLK
clk_100m => fpga_wheel_sensor_meta[20].CLK
clk_100m => fpga_wheel_sensor_meta[21].CLK
clk_100m => fpga_wheel_sensor_meta[22].CLK
clk_100m => fpga_wheel_sensor_meta[23].CLK
clk_100m => fpga_wheel_sensor_meta[24].CLK
clk_100m => fpga_wheel_sensor_meta[25].CLK
clk_100m => fpga_wheel_sensor_meta[26].CLK
clk_100m => fpga_wheel_sensor_meta[27].CLK
clk_100m => fpga_wheel_sensor_meta[28].CLK
clk_100m => fpga_wheel_sensor_meta[29].CLK
clk_100m => fpga_wheel_sensor_meta[30].CLK
clk_100m => fpga_wheel_sensor_meta[31].CLK
clk_100m => fpga_wheel_sensor_reg[0].CLK
clk_100m => fpga_wheel_sensor_reg[1].CLK
clk_100m => fpga_wheel_sensor_reg[2].CLK
clk_100m => fpga_wheel_sensor_reg[3].CLK
clk_100m => fpga_wheel_sensor_reg[4].CLK
clk_100m => fpga_wheel_sensor_reg[5].CLK
clk_100m => fpga_wheel_sensor_reg[6].CLK
clk_100m => fpga_wheel_sensor_reg[7].CLK
clk_100m => fpga_wheel_sensor_reg[8].CLK
clk_100m => fpga_wheel_sensor_reg[9].CLK
clk_100m => fpga_wheel_sensor_reg[10].CLK
clk_100m => fpga_wheel_sensor_reg[11].CLK
clk_100m => fpga_wheel_sensor_reg[12].CLK
clk_100m => fpga_wheel_sensor_reg[13].CLK
clk_100m => fpga_wheel_sensor_reg[14].CLK
clk_100m => fpga_wheel_sensor_reg[15].CLK
clk_100m => fpga_wheel_sensor_reg[16].CLK
clk_100m => fpga_wheel_sensor_reg[17].CLK
clk_100m => fpga_wheel_sensor_reg[18].CLK
clk_100m => fpga_wheel_sensor_reg[19].CLK
clk_100m => fpga_wheel_sensor_reg[20].CLK
clk_100m => fpga_wheel_sensor_reg[21].CLK
clk_100m => fpga_wheel_sensor_reg[22].CLK
clk_100m => fpga_wheel_sensor_reg[23].CLK
clk_100m => fpga_wheel_sensor_reg[24].CLK
clk_100m => fpga_wheel_sensor_reg[25].CLK
clk_100m => fpga_wheel_sensor_reg[26].CLK
clk_100m => fpga_wheel_sensor_reg[27].CLK
clk_100m => fpga_wheel_sensor_reg[28].CLK
clk_100m => fpga_wheel_sensor_reg[29].CLK
clk_100m => fpga_wheel_sensor_reg[30].CLK
clk_100m => fpga_wheel_sensor_reg[31].CLK
clk_100m => fpga_drape_sensor_meta[0].CLK
clk_100m => fpga_drape_sensor_meta[1].CLK
clk_100m => fpga_drape_sensor_meta[2].CLK
clk_100m => fpga_drape_sensor_meta[3].CLK
clk_100m => fpga_drape_sensor_meta[4].CLK
clk_100m => fpga_drape_sensor_meta[5].CLK
clk_100m => fpga_drape_sensor_meta[6].CLK
clk_100m => fpga_drape_sensor_meta[7].CLK
clk_100m => fpga_drape_sensor_meta[8].CLK
clk_100m => fpga_drape_sensor_meta[9].CLK
clk_100m => fpga_drape_sensor_meta[10].CLK
clk_100m => fpga_drape_sensor_meta[11].CLK
clk_100m => fpga_drape_sensor_meta[12].CLK
clk_100m => fpga_drape_sensor_meta[13].CLK
clk_100m => fpga_drape_sensor_meta[14].CLK
clk_100m => fpga_drape_sensor_meta[15].CLK
clk_100m => fpga_drape_sensor_meta[16].CLK
clk_100m => fpga_drape_sensor_meta[17].CLK
clk_100m => fpga_drape_sensor_meta[18].CLK
clk_100m => fpga_drape_sensor_meta[19].CLK
clk_100m => fpga_drape_sensor_meta[20].CLK
clk_100m => fpga_drape_sensor_meta[21].CLK
clk_100m => fpga_drape_sensor_meta[22].CLK
clk_100m => fpga_drape_sensor_meta[23].CLK
clk_100m => fpga_drape_sensor_meta[24].CLK
clk_100m => fpga_drape_sensor_meta[25].CLK
clk_100m => fpga_drape_sensor_meta[26].CLK
clk_100m => fpga_drape_sensor_meta[27].CLK
clk_100m => fpga_drape_sensor_meta[28].CLK
clk_100m => fpga_drape_sensor_meta[29].CLK
clk_100m => fpga_drape_sensor_meta[30].CLK
clk_100m => fpga_drape_sensor_meta[31].CLK
clk_100m => fpga_drape_sensor_reg[0].CLK
clk_100m => fpga_drape_sensor_reg[1].CLK
clk_100m => fpga_drape_sensor_reg[2].CLK
clk_100m => fpga_drape_sensor_reg[3].CLK
clk_100m => fpga_drape_sensor_reg[4].CLK
clk_100m => fpga_drape_sensor_reg[5].CLK
clk_100m => fpga_drape_sensor_reg[6].CLK
clk_100m => fpga_drape_sensor_reg[7].CLK
clk_100m => fpga_drape_sensor_reg[8].CLK
clk_100m => fpga_drape_sensor_reg[9].CLK
clk_100m => fpga_drape_sensor_reg[10].CLK
clk_100m => fpga_drape_sensor_reg[11].CLK
clk_100m => fpga_drape_sensor_reg[12].CLK
clk_100m => fpga_drape_sensor_reg[13].CLK
clk_100m => fpga_drape_sensor_reg[14].CLK
clk_100m => fpga_drape_sensor_reg[15].CLK
clk_100m => fpga_drape_sensor_reg[16].CLK
clk_100m => fpga_drape_sensor_reg[17].CLK
clk_100m => fpga_drape_sensor_reg[18].CLK
clk_100m => fpga_drape_sensor_reg[19].CLK
clk_100m => fpga_drape_sensor_reg[20].CLK
clk_100m => fpga_drape_sensor_reg[21].CLK
clk_100m => fpga_drape_sensor_reg[22].CLK
clk_100m => fpga_drape_sensor_reg[23].CLK
clk_100m => fpga_drape_sensor_reg[24].CLK
clk_100m => fpga_drape_sensor_reg[25].CLK
clk_100m => fpga_drape_sensor_reg[26].CLK
clk_100m => fpga_drape_sensor_reg[27].CLK
clk_100m => fpga_drape_sensor_reg[28].CLK
clk_100m => fpga_drape_sensor_reg[29].CLK
clk_100m => fpga_drape_sensor_reg[30].CLK
clk_100m => fpga_drape_sensor_reg[31].CLK
clk_100m => fpga_drape_em_state_meta[0].CLK
clk_100m => fpga_drape_em_state_meta[1].CLK
clk_100m => fpga_drape_em_state_meta[2].CLK
clk_100m => fpga_drape_em_state_meta[3].CLK
clk_100m => fpga_drape_em_state_meta[4].CLK
clk_100m => fpga_drape_em_state_meta[5].CLK
clk_100m => fpga_drape_em_state_meta[6].CLK
clk_100m => fpga_drape_em_state_meta[7].CLK
clk_100m => fpga_drape_em_state_meta[8].CLK
clk_100m => fpga_drape_em_state_meta[9].CLK
clk_100m => fpga_drape_em_state_meta[10].CLK
clk_100m => fpga_drape_em_state_meta[11].CLK
clk_100m => fpga_drape_em_state_meta[12].CLK
clk_100m => fpga_drape_em_state_meta[13].CLK
clk_100m => fpga_drape_em_state_meta[14].CLK
clk_100m => fpga_drape_em_state_meta[15].CLK
clk_100m => fpga_drape_em_state_meta[16].CLK
clk_100m => fpga_drape_em_state_meta[17].CLK
clk_100m => fpga_drape_em_state_meta[18].CLK
clk_100m => fpga_drape_em_state_meta[19].CLK
clk_100m => fpga_drape_em_state_meta[20].CLK
clk_100m => fpga_drape_em_state_meta[21].CLK
clk_100m => fpga_drape_em_state_meta[22].CLK
clk_100m => fpga_drape_em_state_meta[23].CLK
clk_100m => fpga_drape_em_state_meta[24].CLK
clk_100m => fpga_drape_em_state_meta[25].CLK
clk_100m => fpga_drape_em_state_meta[26].CLK
clk_100m => fpga_drape_em_state_meta[27].CLK
clk_100m => fpga_drape_em_state_meta[28].CLK
clk_100m => fpga_drape_em_state_meta[29].CLK
clk_100m => fpga_drape_em_state_meta[30].CLK
clk_100m => fpga_drape_em_state_meta[31].CLK
clk_100m => fpga_drape_em_state_reg[0].CLK
clk_100m => fpga_drape_em_state_reg[1].CLK
clk_100m => fpga_drape_em_state_reg[2].CLK
clk_100m => fpga_drape_em_state_reg[3].CLK
clk_100m => fpga_drape_em_state_reg[4].CLK
clk_100m => fpga_drape_em_state_reg[5].CLK
clk_100m => fpga_drape_em_state_reg[6].CLK
clk_100m => fpga_drape_em_state_reg[7].CLK
clk_100m => fpga_drape_em_state_reg[8].CLK
clk_100m => fpga_drape_em_state_reg[9].CLK
clk_100m => fpga_drape_em_state_reg[10].CLK
clk_100m => fpga_drape_em_state_reg[11].CLK
clk_100m => fpga_drape_em_state_reg[12].CLK
clk_100m => fpga_drape_em_state_reg[13].CLK
clk_100m => fpga_drape_em_state_reg[14].CLK
clk_100m => fpga_drape_em_state_reg[15].CLK
clk_100m => fpga_drape_em_state_reg[16].CLK
clk_100m => fpga_drape_em_state_reg[17].CLK
clk_100m => fpga_drape_em_state_reg[18].CLK
clk_100m => fpga_drape_em_state_reg[19].CLK
clk_100m => fpga_drape_em_state_reg[20].CLK
clk_100m => fpga_drape_em_state_reg[21].CLK
clk_100m => fpga_drape_em_state_reg[22].CLK
clk_100m => fpga_drape_em_state_reg[23].CLK
clk_100m => fpga_drape_em_state_reg[24].CLK
clk_100m => fpga_drape_em_state_reg[25].CLK
clk_100m => fpga_drape_em_state_reg[26].CLK
clk_100m => fpga_drape_em_state_reg[27].CLK
clk_100m => fpga_drape_em_state_reg[28].CLK
clk_100m => fpga_drape_em_state_reg[29].CLK
clk_100m => fpga_drape_em_state_reg[30].CLK
clk_100m => fpga_drape_em_state_reg[31].CLK
clk_100m => fpga_drape_sw_state_meta[0].CLK
clk_100m => fpga_drape_sw_state_meta[1].CLK
clk_100m => fpga_drape_sw_state_meta[2].CLK
clk_100m => fpga_drape_sw_state_meta[3].CLK
clk_100m => fpga_drape_sw_state_meta[4].CLK
clk_100m => fpga_drape_sw_state_meta[5].CLK
clk_100m => fpga_drape_sw_state_meta[6].CLK
clk_100m => fpga_drape_sw_state_meta[7].CLK
clk_100m => fpga_drape_sw_state_meta[8].CLK
clk_100m => fpga_drape_sw_state_meta[9].CLK
clk_100m => fpga_drape_sw_state_meta[10].CLK
clk_100m => fpga_drape_sw_state_meta[11].CLK
clk_100m => fpga_drape_sw_state_meta[12].CLK
clk_100m => fpga_drape_sw_state_meta[13].CLK
clk_100m => fpga_drape_sw_state_meta[14].CLK
clk_100m => fpga_drape_sw_state_meta[15].CLK
clk_100m => fpga_drape_sw_state_meta[16].CLK
clk_100m => fpga_drape_sw_state_meta[17].CLK
clk_100m => fpga_drape_sw_state_meta[18].CLK
clk_100m => fpga_drape_sw_state_meta[19].CLK
clk_100m => fpga_drape_sw_state_meta[20].CLK
clk_100m => fpga_drape_sw_state_meta[21].CLK
clk_100m => fpga_drape_sw_state_meta[22].CLK
clk_100m => fpga_drape_sw_state_meta[23].CLK
clk_100m => fpga_drape_sw_state_meta[24].CLK
clk_100m => fpga_drape_sw_state_meta[25].CLK
clk_100m => fpga_drape_sw_state_meta[26].CLK
clk_100m => fpga_drape_sw_state_meta[27].CLK
clk_100m => fpga_drape_sw_state_meta[28].CLK
clk_100m => fpga_drape_sw_state_meta[29].CLK
clk_100m => fpga_drape_sw_state_meta[30].CLK
clk_100m => fpga_drape_sw_state_meta[31].CLK
clk_100m => fpga_drape_sw_state_reg[0].CLK
clk_100m => fpga_drape_sw_state_reg[1].CLK
clk_100m => fpga_drape_sw_state_reg[2].CLK
clk_100m => fpga_drape_sw_state_reg[3].CLK
clk_100m => fpga_drape_sw_state_reg[4].CLK
clk_100m => fpga_drape_sw_state_reg[5].CLK
clk_100m => fpga_drape_sw_state_reg[6].CLK
clk_100m => fpga_drape_sw_state_reg[7].CLK
clk_100m => fpga_drape_sw_state_reg[8].CLK
clk_100m => fpga_drape_sw_state_reg[9].CLK
clk_100m => fpga_drape_sw_state_reg[10].CLK
clk_100m => fpga_drape_sw_state_reg[11].CLK
clk_100m => fpga_drape_sw_state_reg[12].CLK
clk_100m => fpga_drape_sw_state_reg[13].CLK
clk_100m => fpga_drape_sw_state_reg[14].CLK
clk_100m => fpga_drape_sw_state_reg[15].CLK
clk_100m => fpga_drape_sw_state_reg[16].CLK
clk_100m => fpga_drape_sw_state_reg[17].CLK
clk_100m => fpga_drape_sw_state_reg[18].CLK
clk_100m => fpga_drape_sw_state_reg[19].CLK
clk_100m => fpga_drape_sw_state_reg[20].CLK
clk_100m => fpga_drape_sw_state_reg[21].CLK
clk_100m => fpga_drape_sw_state_reg[22].CLK
clk_100m => fpga_drape_sw_state_reg[23].CLK
clk_100m => fpga_drape_sw_state_reg[24].CLK
clk_100m => fpga_drape_sw_state_reg[25].CLK
clk_100m => fpga_drape_sw_state_reg[26].CLK
clk_100m => fpga_drape_sw_state_reg[27].CLK
clk_100m => fpga_drape_sw_state_reg[28].CLK
clk_100m => fpga_drape_sw_state_reg[29].CLK
clk_100m => fpga_drape_sw_state_reg[30].CLK
clk_100m => fpga_drape_sw_state_reg[31].CLK
clk_100m => fpga_wheel_driver_do_meta[0].CLK
clk_100m => fpga_wheel_driver_do_meta[1].CLK
clk_100m => fpga_wheel_driver_do_meta[2].CLK
clk_100m => fpga_wheel_driver_do_meta[3].CLK
clk_100m => fpga_wheel_driver_do_meta[4].CLK
clk_100m => fpga_wheel_driver_do_meta[5].CLK
clk_100m => fpga_wheel_driver_do_meta[6].CLK
clk_100m => fpga_wheel_driver_do_meta[7].CLK
clk_100m => fpga_wheel_driver_do_meta[8].CLK
clk_100m => fpga_wheel_driver_do_meta[9].CLK
clk_100m => fpga_wheel_driver_do_meta[10].CLK
clk_100m => fpga_wheel_driver_do_meta[11].CLK
clk_100m => fpga_wheel_driver_do_meta[12].CLK
clk_100m => fpga_wheel_driver_do_meta[13].CLK
clk_100m => fpga_wheel_driver_do_meta[14].CLK
clk_100m => fpga_wheel_driver_do_meta[15].CLK
clk_100m => fpga_wheel_driver_do_meta[16].CLK
clk_100m => fpga_wheel_driver_do_meta[17].CLK
clk_100m => fpga_wheel_driver_do_meta[18].CLK
clk_100m => fpga_wheel_driver_do_meta[19].CLK
clk_100m => fpga_wheel_driver_do_meta[20].CLK
clk_100m => fpga_wheel_driver_do_meta[21].CLK
clk_100m => fpga_wheel_driver_do_meta[22].CLK
clk_100m => fpga_wheel_driver_do_meta[23].CLK
clk_100m => fpga_wheel_driver_do_meta[24].CLK
clk_100m => fpga_wheel_driver_do_meta[25].CLK
clk_100m => fpga_wheel_driver_do_meta[26].CLK
clk_100m => fpga_wheel_driver_do_meta[27].CLK
clk_100m => fpga_wheel_driver_do_meta[28].CLK
clk_100m => fpga_wheel_driver_do_meta[29].CLK
clk_100m => fpga_wheel_driver_do_meta[30].CLK
clk_100m => fpga_wheel_driver_do_meta[31].CLK
clk_100m => fpga_wheel_driver_do_reg[0].CLK
clk_100m => fpga_wheel_driver_do_reg[1].CLK
clk_100m => fpga_wheel_driver_do_reg[2].CLK
clk_100m => fpga_wheel_driver_do_reg[3].CLK
clk_100m => fpga_wheel_driver_do_reg[4].CLK
clk_100m => fpga_wheel_driver_do_reg[5].CLK
clk_100m => fpga_wheel_driver_do_reg[6].CLK
clk_100m => fpga_wheel_driver_do_reg[7].CLK
clk_100m => fpga_wheel_driver_do_reg[8].CLK
clk_100m => fpga_wheel_driver_do_reg[9].CLK
clk_100m => fpga_wheel_driver_do_reg[10].CLK
clk_100m => fpga_wheel_driver_do_reg[11].CLK
clk_100m => fpga_wheel_driver_do_reg[12].CLK
clk_100m => fpga_wheel_driver_do_reg[13].CLK
clk_100m => fpga_wheel_driver_do_reg[14].CLK
clk_100m => fpga_wheel_driver_do_reg[15].CLK
clk_100m => fpga_wheel_driver_do_reg[16].CLK
clk_100m => fpga_wheel_driver_do_reg[17].CLK
clk_100m => fpga_wheel_driver_do_reg[18].CLK
clk_100m => fpga_wheel_driver_do_reg[19].CLK
clk_100m => fpga_wheel_driver_do_reg[20].CLK
clk_100m => fpga_wheel_driver_do_reg[21].CLK
clk_100m => fpga_wheel_driver_do_reg[22].CLK
clk_100m => fpga_wheel_driver_do_reg[23].CLK
clk_100m => fpga_wheel_driver_do_reg[24].CLK
clk_100m => fpga_wheel_driver_do_reg[25].CLK
clk_100m => fpga_wheel_driver_do_reg[26].CLK
clk_100m => fpga_wheel_driver_do_reg[27].CLK
clk_100m => fpga_wheel_driver_do_reg[28].CLK
clk_100m => fpga_wheel_driver_do_reg[29].CLK
clk_100m => fpga_wheel_driver_do_reg[30].CLK
clk_100m => fpga_wheel_driver_do_reg[31].CLK
clk_100m => fpga_buttons_meta[0].CLK
clk_100m => fpga_buttons_meta[1].CLK
clk_100m => fpga_buttons_meta[2].CLK
clk_100m => fpga_buttons_meta[3].CLK
clk_100m => fpga_buttons_meta[4].CLK
clk_100m => fpga_buttons_meta[5].CLK
clk_100m => fpga_buttons_meta[6].CLK
clk_100m => fpga_buttons_meta[7].CLK
clk_100m => fpga_buttons_meta[8].CLK
clk_100m => fpga_buttons_meta[9].CLK
clk_100m => fpga_buttons_meta[10].CLK
clk_100m => fpga_buttons_meta[11].CLK
clk_100m => fpga_buttons_meta[12].CLK
clk_100m => fpga_buttons_meta[13].CLK
clk_100m => fpga_buttons_meta[14].CLK
clk_100m => fpga_buttons_meta[15].CLK
clk_100m => fpga_buttons_meta[16].CLK
clk_100m => fpga_buttons_meta[17].CLK
clk_100m => fpga_buttons_meta[18].CLK
clk_100m => fpga_buttons_meta[19].CLK
clk_100m => fpga_buttons_meta[20].CLK
clk_100m => fpga_buttons_meta[21].CLK
clk_100m => fpga_buttons_meta[22].CLK
clk_100m => fpga_buttons_meta[23].CLK
clk_100m => fpga_buttons_meta[24].CLK
clk_100m => fpga_buttons_meta[25].CLK
clk_100m => fpga_buttons_meta[26].CLK
clk_100m => fpga_buttons_meta[27].CLK
clk_100m => fpga_buttons_meta[28].CLK
clk_100m => fpga_buttons_meta[29].CLK
clk_100m => fpga_buttons_meta[30].CLK
clk_100m => fpga_buttons_meta[31].CLK
clk_100m => fpga_buttons_reg[0].CLK
clk_100m => fpga_buttons_reg[1].CLK
clk_100m => fpga_buttons_reg[2].CLK
clk_100m => fpga_buttons_reg[3].CLK
clk_100m => fpga_buttons_reg[4].CLK
clk_100m => fpga_buttons_reg[5].CLK
clk_100m => fpga_buttons_reg[6].CLK
clk_100m => fpga_buttons_reg[7].CLK
clk_100m => fpga_buttons_reg[8].CLK
clk_100m => fpga_buttons_reg[9].CLK
clk_100m => fpga_buttons_reg[10].CLK
clk_100m => fpga_buttons_reg[11].CLK
clk_100m => fpga_buttons_reg[12].CLK
clk_100m => fpga_buttons_reg[13].CLK
clk_100m => fpga_buttons_reg[14].CLK
clk_100m => fpga_buttons_reg[15].CLK
clk_100m => fpga_buttons_reg[16].CLK
clk_100m => fpga_buttons_reg[17].CLK
clk_100m => fpga_buttons_reg[18].CLK
clk_100m => fpga_buttons_reg[19].CLK
clk_100m => fpga_buttons_reg[20].CLK
clk_100m => fpga_buttons_reg[21].CLK
clk_100m => fpga_buttons_reg[22].CLK
clk_100m => fpga_buttons_reg[23].CLK
clk_100m => fpga_buttons_reg[24].CLK
clk_100m => fpga_buttons_reg[25].CLK
clk_100m => fpga_buttons_reg[26].CLK
clk_100m => fpga_buttons_reg[27].CLK
clk_100m => fpga_buttons_reg[28].CLK
clk_100m => fpga_buttons_reg[29].CLK
clk_100m => fpga_buttons_reg[30].CLK
clk_100m => fpga_buttons_reg[31].CLK
clk_100m => fpga_pow_reg[0].CLK
clk_100m => fpga_pow_reg[1].CLK
clk_100m => fpga_pow_reg[2].CLK
clk_100m => fpga_pow_reg[3].CLK
clk_100m => fpga_pow_reg[4].CLK
clk_100m => fpga_pow_reg[5].CLK
clk_100m => fpga_pow_reg[6].CLK
clk_100m => fpga_pow_reg[7].CLK
clk_100m => fpga_pow_reg[8].CLK
clk_100m => fpga_pow_reg[9].CLK
clk_100m => fpga_pow_reg[10].CLK
clk_100m => fpga_pow_reg[11].CLK
clk_100m => fpga_pow_reg[12].CLK
clk_100m => fpga_pow_reg[13].CLK
clk_100m => fpga_pow_reg[14].CLK
clk_100m => fpga_pow_reg[15].CLK
clk_100m => fpga_pow_reg[16].CLK
clk_100m => fpga_pow_reg[17].CLK
clk_100m => fpga_pow_reg[18].CLK
clk_100m => fpga_pow_reg[19].CLK
clk_100m => fpga_pow_reg[20].CLK
clk_100m => fpga_pow_reg[21].CLK
clk_100m => fpga_pow_reg[22].CLK
clk_100m => fpga_pow_reg[23].CLK
clk_100m => fpga_pow_reg[24].CLK
clk_100m => fpga_pow_reg[25].CLK
clk_100m => fpga_pow_reg[26].CLK
clk_100m => fpga_pow_reg[27].CLK
clk_100m => fpga_pow_reg[28].CLK
clk_100m => fpga_pow_reg[29].CLK
clk_100m => fpga_pow_reg[30].CLK
clk_100m => fpga_pow_reg[31].CLK
clk_100m => fpga_rev_data_reg[0].CLK
clk_100m => fpga_rev_data_reg[1].CLK
clk_100m => fpga_rev_data_reg[2].CLK
clk_100m => fpga_rev_data_reg[3].CLK
clk_100m => fpga_rev_data_reg[4].CLK
clk_100m => fpga_rev_data_reg[5].CLK
clk_100m => fpga_rev_data_reg[6].CLK
clk_100m => fpga_rev_data_reg[7].CLK
clk_100m => fpga_rev_data_reg[8].CLK
clk_100m => fpga_rev_data_reg[9].CLK
clk_100m => fpga_rev_data_reg[10].CLK
clk_100m => fpga_rev_data_reg[11].CLK
clk_100m => fpga_rev_data_reg[12].CLK
clk_100m => fpga_rev_data_reg[13].CLK
clk_100m => fpga_rev_data_reg[14].CLK
clk_100m => fpga_rev_data_reg[15].CLK
clk_100m => fpga_rev_data_reg[16].CLK
clk_100m => fpga_rev_data_reg[17].CLK
clk_100m => fpga_rev_data_reg[18].CLK
clk_100m => fpga_rev_data_reg[19].CLK
clk_100m => fpga_rev_data_reg[20].CLK
clk_100m => fpga_rev_data_reg[21].CLK
clk_100m => fpga_rev_data_reg[22].CLK
clk_100m => fpga_rev_data_reg[23].CLK
clk_100m => fpga_rev_data_reg[24].CLK
clk_100m => fpga_rev_data_reg[25].CLK
clk_100m => fpga_rev_data_reg[26].CLK
clk_100m => fpga_rev_data_reg[27].CLK
clk_100m => fpga_rev_data_reg[28].CLK
clk_100m => fpga_rev_data_reg[29].CLK
clk_100m => fpga_rev_data_reg[30].CLK
clk_100m => fpga_rev_data_reg[31].CLK
clk_100m => fpga_ver_reg[0].CLK
clk_100m => fpga_ver_reg[1].CLK
clk_100m => fpga_ver_reg[2].CLK
clk_100m => fpga_ver_reg[3].CLK
clk_100m => fpga_ver_reg[4].CLK
clk_100m => fpga_ver_reg[5].CLK
clk_100m => fpga_ver_reg[6].CLK
clk_100m => fpga_ver_reg[7].CLK
clk_100m => fpga_ver_reg[8].CLK
clk_100m => fpga_ver_reg[9].CLK
clk_100m => fpga_ver_reg[10].CLK
clk_100m => fpga_ver_reg[11].CLK
clk_100m => fpga_ver_reg[12].CLK
clk_100m => fpga_ver_reg[13].CLK
clk_100m => fpga_ver_reg[14].CLK
clk_100m => fpga_ver_reg[15].CLK
clk_100m => fpga_ver_reg[16].CLK
clk_100m => fpga_ver_reg[17].CLK
clk_100m => fpga_ver_reg[18].CLK
clk_100m => fpga_ver_reg[19].CLK
clk_100m => fpga_ver_reg[20].CLK
clk_100m => fpga_ver_reg[21].CLK
clk_100m => fpga_ver_reg[22].CLK
clk_100m => fpga_ver_reg[23].CLK
clk_100m => fpga_ver_reg[24].CLK
clk_100m => fpga_ver_reg[25].CLK
clk_100m => fpga_ver_reg[26].CLK
clk_100m => fpga_ver_reg[27].CLK
clk_100m => fpga_ver_reg[28].CLK
clk_100m => fpga_ver_reg[29].CLK
clk_100m => fpga_ver_reg[30].CLK
clk_100m => fpga_ver_reg[31].CLK
rst_n_syn => pow_meta.ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[0].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[1].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[2].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[3].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[4].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[5].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[6].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[7].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[8].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[9].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[10].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[11].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[12].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[13].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[14].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[15].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[16].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[17].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[18].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[19].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[20].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[21].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[22].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[23].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[24].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[25].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[26].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[27].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[28].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[29].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[30].ACLR
rst_n_syn => fpga_wheel_rod_sensor_meta[31].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[0].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[1].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[2].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[3].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[4].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[5].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[6].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[7].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[8].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[9].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[10].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[11].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[12].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[13].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[14].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[15].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[16].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[17].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[18].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[19].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[20].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[21].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[22].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[23].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[24].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[25].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[26].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[27].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[28].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[29].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[30].ACLR
rst_n_syn => fpga_wheel_rod_sensor_reg[31].ACLR
rst_n_syn => in_4mb_spare_meta[0].ACLR
rst_n_syn => in_4mb_spare_meta[1].ACLR
rst_n_syn => in_4mb_spare_reg[0].ACLR
rst_n_syn => in_4mb_spare_reg[1].ACLR
rst_n_syn => spare_in_meta[0].ACLR
rst_n_syn => spare_in_meta[1].ACLR
rst_n_syn => spare_in_meta[2].ACLR
rst_n_syn => spare_in_meta[3].ACLR
rst_n_syn => spare_in_meta[4].ACLR
rst_n_syn => spare_in_meta[5].ACLR
rst_n_syn => spare_in_meta[6].ACLR
rst_n_syn => spare_in_meta[7].ACLR
rst_n_syn => spare_in_reg[0].ACLR
rst_n_syn => spare_in_reg[1].ACLR
rst_n_syn => spare_in_reg[2].ACLR
rst_n_syn => spare_in_reg[3].ACLR
rst_n_syn => spare_in_reg[4].ACLR
rst_n_syn => spare_in_reg[5].ACLR
rst_n_syn => spare_in_reg[6].ACLR
rst_n_syn => spare_in_reg[7].ACLR
rst_n_syn => fpga_wheel_sensor_meta[0].ACLR
rst_n_syn => fpga_wheel_sensor_meta[1].ACLR
rst_n_syn => fpga_wheel_sensor_meta[2].ACLR
rst_n_syn => fpga_wheel_sensor_meta[3].ACLR
rst_n_syn => fpga_wheel_sensor_meta[4].ACLR
rst_n_syn => fpga_wheel_sensor_meta[5].ACLR
rst_n_syn => fpga_wheel_sensor_meta[6].ACLR
rst_n_syn => fpga_wheel_sensor_meta[7].ACLR
rst_n_syn => fpga_wheel_sensor_meta[8].ACLR
rst_n_syn => fpga_wheel_sensor_meta[9].ACLR
rst_n_syn => fpga_wheel_sensor_meta[10].ACLR
rst_n_syn => fpga_wheel_sensor_meta[11].ACLR
rst_n_syn => fpga_wheel_sensor_meta[12].ACLR
rst_n_syn => fpga_wheel_sensor_meta[13].ACLR
rst_n_syn => fpga_wheel_sensor_meta[14].ACLR
rst_n_syn => fpga_wheel_sensor_meta[15].ACLR
rst_n_syn => fpga_wheel_sensor_meta[16].ACLR
rst_n_syn => fpga_wheel_sensor_meta[17].ACLR
rst_n_syn => fpga_wheel_sensor_meta[18].ACLR
rst_n_syn => fpga_wheel_sensor_meta[19].ACLR
rst_n_syn => fpga_wheel_sensor_meta[20].ACLR
rst_n_syn => fpga_wheel_sensor_meta[21].ACLR
rst_n_syn => fpga_wheel_sensor_meta[22].ACLR
rst_n_syn => fpga_wheel_sensor_meta[23].ACLR
rst_n_syn => fpga_wheel_sensor_meta[24].ACLR
rst_n_syn => fpga_wheel_sensor_meta[25].ACLR
rst_n_syn => fpga_wheel_sensor_meta[26].ACLR
rst_n_syn => fpga_wheel_sensor_meta[27].ACLR
rst_n_syn => fpga_wheel_sensor_meta[28].ACLR
rst_n_syn => fpga_wheel_sensor_meta[29].ACLR
rst_n_syn => fpga_wheel_sensor_meta[30].ACLR
rst_n_syn => fpga_wheel_sensor_meta[31].ACLR
rst_n_syn => fpga_wheel_sensor_reg[0].ACLR
rst_n_syn => fpga_wheel_sensor_reg[1].ACLR
rst_n_syn => fpga_wheel_sensor_reg[2].ACLR
rst_n_syn => fpga_wheel_sensor_reg[3].ACLR
rst_n_syn => fpga_wheel_sensor_reg[4].ACLR
rst_n_syn => fpga_wheel_sensor_reg[5].ACLR
rst_n_syn => fpga_wheel_sensor_reg[6].ACLR
rst_n_syn => fpga_wheel_sensor_reg[7].ACLR
rst_n_syn => fpga_wheel_sensor_reg[8].ACLR
rst_n_syn => fpga_wheel_sensor_reg[9].ACLR
rst_n_syn => fpga_wheel_sensor_reg[10].ACLR
rst_n_syn => fpga_wheel_sensor_reg[11].ACLR
rst_n_syn => fpga_wheel_sensor_reg[12].ACLR
rst_n_syn => fpga_wheel_sensor_reg[13].ACLR
rst_n_syn => fpga_wheel_sensor_reg[14].ACLR
rst_n_syn => fpga_wheel_sensor_reg[15].ACLR
rst_n_syn => fpga_wheel_sensor_reg[16].ACLR
rst_n_syn => fpga_wheel_sensor_reg[17].ACLR
rst_n_syn => fpga_wheel_sensor_reg[18].ACLR
rst_n_syn => fpga_wheel_sensor_reg[19].ACLR
rst_n_syn => fpga_wheel_sensor_reg[20].ACLR
rst_n_syn => fpga_wheel_sensor_reg[21].ACLR
rst_n_syn => fpga_wheel_sensor_reg[22].ACLR
rst_n_syn => fpga_wheel_sensor_reg[23].ACLR
rst_n_syn => fpga_wheel_sensor_reg[24].ACLR
rst_n_syn => fpga_wheel_sensor_reg[25].ACLR
rst_n_syn => fpga_wheel_sensor_reg[26].ACLR
rst_n_syn => fpga_wheel_sensor_reg[27].ACLR
rst_n_syn => fpga_wheel_sensor_reg[28].ACLR
rst_n_syn => fpga_wheel_sensor_reg[29].ACLR
rst_n_syn => fpga_wheel_sensor_reg[30].ACLR
rst_n_syn => fpga_wheel_sensor_reg[31].ACLR
rst_n_syn => fpga_drape_sensor_meta[0].ACLR
rst_n_syn => fpga_drape_sensor_meta[1].ACLR
rst_n_syn => fpga_drape_sensor_meta[2].ACLR
rst_n_syn => fpga_drape_sensor_meta[3].ACLR
rst_n_syn => fpga_drape_sensor_meta[4].ACLR
rst_n_syn => fpga_drape_sensor_meta[5].ACLR
rst_n_syn => fpga_drape_sensor_meta[6].ACLR
rst_n_syn => fpga_drape_sensor_meta[7].ACLR
rst_n_syn => fpga_drape_sensor_meta[8].ACLR
rst_n_syn => fpga_drape_sensor_meta[9].ACLR
rst_n_syn => fpga_drape_sensor_meta[10].ACLR
rst_n_syn => fpga_drape_sensor_meta[11].ACLR
rst_n_syn => fpga_drape_sensor_meta[12].ACLR
rst_n_syn => fpga_drape_sensor_meta[13].ACLR
rst_n_syn => fpga_drape_sensor_meta[14].ACLR
rst_n_syn => fpga_drape_sensor_meta[15].ACLR
rst_n_syn => fpga_drape_sensor_meta[16].ACLR
rst_n_syn => fpga_drape_sensor_meta[17].ACLR
rst_n_syn => fpga_drape_sensor_meta[18].ACLR
rst_n_syn => fpga_drape_sensor_meta[19].ACLR
rst_n_syn => fpga_drape_sensor_meta[20].ACLR
rst_n_syn => fpga_drape_sensor_meta[21].ACLR
rst_n_syn => fpga_drape_sensor_meta[22].ACLR
rst_n_syn => fpga_drape_sensor_meta[23].ACLR
rst_n_syn => fpga_drape_sensor_meta[24].ACLR
rst_n_syn => fpga_drape_sensor_meta[25].ACLR
rst_n_syn => fpga_drape_sensor_meta[26].ACLR
rst_n_syn => fpga_drape_sensor_meta[27].ACLR
rst_n_syn => fpga_drape_sensor_meta[28].ACLR
rst_n_syn => fpga_drape_sensor_meta[29].ACLR
rst_n_syn => fpga_drape_sensor_meta[30].ACLR
rst_n_syn => fpga_drape_sensor_meta[31].ACLR
rst_n_syn => fpga_drape_sensor_reg[0].ACLR
rst_n_syn => fpga_drape_sensor_reg[1].ACLR
rst_n_syn => fpga_drape_sensor_reg[2].ACLR
rst_n_syn => fpga_drape_sensor_reg[3].ACLR
rst_n_syn => fpga_drape_sensor_reg[4].ACLR
rst_n_syn => fpga_drape_sensor_reg[5].ACLR
rst_n_syn => fpga_drape_sensor_reg[6].ACLR
rst_n_syn => fpga_drape_sensor_reg[7].ACLR
rst_n_syn => fpga_drape_sensor_reg[8].ACLR
rst_n_syn => fpga_drape_sensor_reg[9].ACLR
rst_n_syn => fpga_drape_sensor_reg[10].ACLR
rst_n_syn => fpga_drape_sensor_reg[11].ACLR
rst_n_syn => fpga_drape_sensor_reg[12].ACLR
rst_n_syn => fpga_drape_sensor_reg[13].ACLR
rst_n_syn => fpga_drape_sensor_reg[14].ACLR
rst_n_syn => fpga_drape_sensor_reg[15].ACLR
rst_n_syn => fpga_drape_sensor_reg[16].ACLR
rst_n_syn => fpga_drape_sensor_reg[17].ACLR
rst_n_syn => fpga_drape_sensor_reg[18].ACLR
rst_n_syn => fpga_drape_sensor_reg[19].ACLR
rst_n_syn => fpga_drape_sensor_reg[20].ACLR
rst_n_syn => fpga_drape_sensor_reg[21].ACLR
rst_n_syn => fpga_drape_sensor_reg[22].ACLR
rst_n_syn => fpga_drape_sensor_reg[23].ACLR
rst_n_syn => fpga_drape_sensor_reg[24].ACLR
rst_n_syn => fpga_drape_sensor_reg[25].ACLR
rst_n_syn => fpga_drape_sensor_reg[26].ACLR
rst_n_syn => fpga_drape_sensor_reg[27].ACLR
rst_n_syn => fpga_drape_sensor_reg[28].ACLR
rst_n_syn => fpga_drape_sensor_reg[29].ACLR
rst_n_syn => fpga_drape_sensor_reg[30].ACLR
rst_n_syn => fpga_drape_sensor_reg[31].ACLR
rst_n_syn => fpga_drape_em_state_meta[0].ACLR
rst_n_syn => fpga_drape_em_state_meta[1].ACLR
rst_n_syn => fpga_drape_em_state_meta[2].ACLR
rst_n_syn => fpga_drape_em_state_meta[3].ACLR
rst_n_syn => fpga_drape_em_state_meta[4].ACLR
rst_n_syn => fpga_drape_em_state_meta[5].ACLR
rst_n_syn => fpga_drape_em_state_meta[6].ACLR
rst_n_syn => fpga_drape_em_state_meta[7].ACLR
rst_n_syn => fpga_drape_em_state_meta[8].ACLR
rst_n_syn => fpga_drape_em_state_meta[9].ACLR
rst_n_syn => fpga_drape_em_state_meta[10].ACLR
rst_n_syn => fpga_drape_em_state_meta[11].ACLR
rst_n_syn => fpga_drape_em_state_meta[12].ACLR
rst_n_syn => fpga_drape_em_state_meta[13].ACLR
rst_n_syn => fpga_drape_em_state_meta[14].ACLR
rst_n_syn => fpga_drape_em_state_meta[15].ACLR
rst_n_syn => fpga_drape_em_state_meta[16].ACLR
rst_n_syn => fpga_drape_em_state_meta[17].ACLR
rst_n_syn => fpga_drape_em_state_meta[18].ACLR
rst_n_syn => fpga_drape_em_state_meta[19].ACLR
rst_n_syn => fpga_drape_em_state_meta[20].ACLR
rst_n_syn => fpga_drape_em_state_meta[21].ACLR
rst_n_syn => fpga_drape_em_state_meta[22].ACLR
rst_n_syn => fpga_drape_em_state_meta[23].ACLR
rst_n_syn => fpga_drape_em_state_meta[24].ACLR
rst_n_syn => fpga_drape_em_state_meta[25].ACLR
rst_n_syn => fpga_drape_em_state_meta[26].ACLR
rst_n_syn => fpga_drape_em_state_meta[27].ACLR
rst_n_syn => fpga_drape_em_state_meta[28].ACLR
rst_n_syn => fpga_drape_em_state_meta[29].ACLR
rst_n_syn => fpga_drape_em_state_meta[30].ACLR
rst_n_syn => fpga_drape_em_state_meta[31].ACLR
rst_n_syn => fpga_drape_em_state_reg[0].ACLR
rst_n_syn => fpga_drape_em_state_reg[1].ACLR
rst_n_syn => fpga_drape_em_state_reg[2].ACLR
rst_n_syn => fpga_drape_em_state_reg[3].ACLR
rst_n_syn => fpga_drape_em_state_reg[4].ACLR
rst_n_syn => fpga_drape_em_state_reg[5].ACLR
rst_n_syn => fpga_drape_em_state_reg[6].ACLR
rst_n_syn => fpga_drape_em_state_reg[7].ACLR
rst_n_syn => fpga_drape_em_state_reg[8].ACLR
rst_n_syn => fpga_drape_em_state_reg[9].ACLR
rst_n_syn => fpga_drape_em_state_reg[10].ACLR
rst_n_syn => fpga_drape_em_state_reg[11].ACLR
rst_n_syn => fpga_drape_em_state_reg[12].ACLR
rst_n_syn => fpga_drape_em_state_reg[13].ACLR
rst_n_syn => fpga_drape_em_state_reg[14].ACLR
rst_n_syn => fpga_drape_em_state_reg[15].ACLR
rst_n_syn => fpga_drape_em_state_reg[16].ACLR
rst_n_syn => fpga_drape_em_state_reg[17].ACLR
rst_n_syn => fpga_drape_em_state_reg[18].ACLR
rst_n_syn => fpga_drape_em_state_reg[19].ACLR
rst_n_syn => fpga_drape_em_state_reg[20].ACLR
rst_n_syn => fpga_drape_em_state_reg[21].ACLR
rst_n_syn => fpga_drape_em_state_reg[22].ACLR
rst_n_syn => fpga_drape_em_state_reg[23].ACLR
rst_n_syn => fpga_drape_em_state_reg[24].ACLR
rst_n_syn => fpga_drape_em_state_reg[25].ACLR
rst_n_syn => fpga_drape_em_state_reg[26].ACLR
rst_n_syn => fpga_drape_em_state_reg[27].ACLR
rst_n_syn => fpga_drape_em_state_reg[28].ACLR
rst_n_syn => fpga_drape_em_state_reg[29].ACLR
rst_n_syn => fpga_drape_em_state_reg[30].ACLR
rst_n_syn => fpga_drape_em_state_reg[31].ACLR
rst_n_syn => fpga_drape_sw_state_meta[0].ACLR
rst_n_syn => fpga_drape_sw_state_meta[1].ACLR
rst_n_syn => fpga_drape_sw_state_meta[2].ACLR
rst_n_syn => fpga_drape_sw_state_meta[3].ACLR
rst_n_syn => fpga_drape_sw_state_meta[4].ACLR
rst_n_syn => fpga_drape_sw_state_meta[5].ACLR
rst_n_syn => fpga_drape_sw_state_meta[6].ACLR
rst_n_syn => fpga_drape_sw_state_meta[7].ACLR
rst_n_syn => fpga_drape_sw_state_meta[8].ACLR
rst_n_syn => fpga_drape_sw_state_meta[9].ACLR
rst_n_syn => fpga_drape_sw_state_meta[10].ACLR
rst_n_syn => fpga_drape_sw_state_meta[11].ACLR
rst_n_syn => fpga_drape_sw_state_meta[12].ACLR
rst_n_syn => fpga_drape_sw_state_meta[13].ACLR
rst_n_syn => fpga_drape_sw_state_meta[14].ACLR
rst_n_syn => fpga_drape_sw_state_meta[15].ACLR
rst_n_syn => fpga_drape_sw_state_meta[16].ACLR
rst_n_syn => fpga_drape_sw_state_meta[17].ACLR
rst_n_syn => fpga_drape_sw_state_meta[18].ACLR
rst_n_syn => fpga_drape_sw_state_meta[19].ACLR
rst_n_syn => fpga_drape_sw_state_meta[20].ACLR
rst_n_syn => fpga_drape_sw_state_meta[21].ACLR
rst_n_syn => fpga_drape_sw_state_meta[22].ACLR
rst_n_syn => fpga_drape_sw_state_meta[23].ACLR
rst_n_syn => fpga_drape_sw_state_meta[24].ACLR
rst_n_syn => fpga_drape_sw_state_meta[25].ACLR
rst_n_syn => fpga_drape_sw_state_meta[26].ACLR
rst_n_syn => fpga_drape_sw_state_meta[27].ACLR
rst_n_syn => fpga_drape_sw_state_meta[28].ACLR
rst_n_syn => fpga_drape_sw_state_meta[29].ACLR
rst_n_syn => fpga_drape_sw_state_meta[30].ACLR
rst_n_syn => fpga_drape_sw_state_meta[31].ACLR
rst_n_syn => fpga_drape_sw_state_reg[0].ACLR
rst_n_syn => fpga_drape_sw_state_reg[1].ACLR
rst_n_syn => fpga_drape_sw_state_reg[2].ACLR
rst_n_syn => fpga_drape_sw_state_reg[3].ACLR
rst_n_syn => fpga_drape_sw_state_reg[4].ACLR
rst_n_syn => fpga_drape_sw_state_reg[5].ACLR
rst_n_syn => fpga_drape_sw_state_reg[6].ACLR
rst_n_syn => fpga_drape_sw_state_reg[7].ACLR
rst_n_syn => fpga_drape_sw_state_reg[8].ACLR
rst_n_syn => fpga_drape_sw_state_reg[9].ACLR
rst_n_syn => fpga_drape_sw_state_reg[10].ACLR
rst_n_syn => fpga_drape_sw_state_reg[11].ACLR
rst_n_syn => fpga_drape_sw_state_reg[12].ACLR
rst_n_syn => fpga_drape_sw_state_reg[13].ACLR
rst_n_syn => fpga_drape_sw_state_reg[14].ACLR
rst_n_syn => fpga_drape_sw_state_reg[15].ACLR
rst_n_syn => fpga_drape_sw_state_reg[16].ACLR
rst_n_syn => fpga_drape_sw_state_reg[17].ACLR
rst_n_syn => fpga_drape_sw_state_reg[18].ACLR
rst_n_syn => fpga_drape_sw_state_reg[19].ACLR
rst_n_syn => fpga_drape_sw_state_reg[20].ACLR
rst_n_syn => fpga_drape_sw_state_reg[21].ACLR
rst_n_syn => fpga_drape_sw_state_reg[22].ACLR
rst_n_syn => fpga_drape_sw_state_reg[23].ACLR
rst_n_syn => fpga_drape_sw_state_reg[24].ACLR
rst_n_syn => fpga_drape_sw_state_reg[25].ACLR
rst_n_syn => fpga_drape_sw_state_reg[26].ACLR
rst_n_syn => fpga_drape_sw_state_reg[27].ACLR
rst_n_syn => fpga_drape_sw_state_reg[28].ACLR
rst_n_syn => fpga_drape_sw_state_reg[29].ACLR
rst_n_syn => fpga_drape_sw_state_reg[30].ACLR
rst_n_syn => fpga_drape_sw_state_reg[31].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[0].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[1].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[2].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[3].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[4].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[5].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[6].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[7].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[8].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[9].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[10].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[11].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[12].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[13].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[14].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[15].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[16].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[17].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[18].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[19].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[20].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[21].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[22].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[23].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[24].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[25].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[26].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[27].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[28].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[29].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[30].ACLR
rst_n_syn => fpga_wheel_driver_do_meta[31].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[0].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[1].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[2].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[3].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[4].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[5].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[6].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[7].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[8].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[9].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[10].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[11].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[12].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[13].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[14].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[15].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[16].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[17].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[18].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[19].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[20].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[21].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[22].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[23].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[24].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[25].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[26].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[27].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[28].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[29].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[30].ACLR
rst_n_syn => fpga_wheel_driver_do_reg[31].ACLR
rst_n_syn => fpga_buttons_meta[0].ACLR
rst_n_syn => fpga_buttons_meta[1].ACLR
rst_n_syn => fpga_buttons_meta[2].ACLR
rst_n_syn => fpga_buttons_meta[3].ACLR
rst_n_syn => fpga_buttons_meta[4].ACLR
rst_n_syn => fpga_buttons_meta[5].ACLR
rst_n_syn => fpga_buttons_meta[6].ACLR
rst_n_syn => fpga_buttons_meta[7].ACLR
rst_n_syn => fpga_buttons_meta[8].ACLR
rst_n_syn => fpga_buttons_meta[9].ACLR
rst_n_syn => fpga_buttons_meta[10].ACLR
rst_n_syn => fpga_buttons_meta[11].ACLR
rst_n_syn => fpga_buttons_meta[12].ACLR
rst_n_syn => fpga_buttons_meta[13].ACLR
rst_n_syn => fpga_buttons_meta[14].ACLR
rst_n_syn => fpga_buttons_meta[15].ACLR
rst_n_syn => fpga_buttons_meta[16].ACLR
rst_n_syn => fpga_buttons_meta[17].ACLR
rst_n_syn => fpga_buttons_meta[18].ACLR
rst_n_syn => fpga_buttons_meta[19].ACLR
rst_n_syn => fpga_buttons_meta[20].ACLR
rst_n_syn => fpga_buttons_meta[21].ACLR
rst_n_syn => fpga_buttons_meta[22].ACLR
rst_n_syn => fpga_buttons_meta[23].ACLR
rst_n_syn => fpga_buttons_meta[24].ACLR
rst_n_syn => fpga_buttons_meta[25].ACLR
rst_n_syn => fpga_buttons_meta[26].ACLR
rst_n_syn => fpga_buttons_meta[27].ACLR
rst_n_syn => fpga_buttons_meta[28].ACLR
rst_n_syn => fpga_buttons_meta[29].ACLR
rst_n_syn => fpga_buttons_meta[30].ACLR
rst_n_syn => fpga_buttons_meta[31].ACLR
rst_n_syn => fpga_buttons_reg[0].ACLR
rst_n_syn => fpga_buttons_reg[1].ACLR
rst_n_syn => fpga_buttons_reg[2].ACLR
rst_n_syn => fpga_buttons_reg[3].ACLR
rst_n_syn => fpga_buttons_reg[4].ACLR
rst_n_syn => fpga_buttons_reg[5].ACLR
rst_n_syn => fpga_buttons_reg[6].ACLR
rst_n_syn => fpga_buttons_reg[7].ACLR
rst_n_syn => fpga_buttons_reg[8].ACLR
rst_n_syn => fpga_buttons_reg[9].ACLR
rst_n_syn => fpga_buttons_reg[10].ACLR
rst_n_syn => fpga_buttons_reg[11].ACLR
rst_n_syn => fpga_buttons_reg[12].ACLR
rst_n_syn => fpga_buttons_reg[13].ACLR
rst_n_syn => fpga_buttons_reg[14].ACLR
rst_n_syn => fpga_buttons_reg[15].ACLR
rst_n_syn => fpga_buttons_reg[16].ACLR
rst_n_syn => fpga_buttons_reg[17].ACLR
rst_n_syn => fpga_buttons_reg[18].ACLR
rst_n_syn => fpga_buttons_reg[19].ACLR
rst_n_syn => fpga_buttons_reg[20].ACLR
rst_n_syn => fpga_buttons_reg[21].ACLR
rst_n_syn => fpga_buttons_reg[22].ACLR
rst_n_syn => fpga_buttons_reg[23].ACLR
rst_n_syn => fpga_buttons_reg[24].ACLR
rst_n_syn => fpga_buttons_reg[25].ACLR
rst_n_syn => fpga_buttons_reg[26].ACLR
rst_n_syn => fpga_buttons_reg[27].ACLR
rst_n_syn => fpga_buttons_reg[28].ACLR
rst_n_syn => fpga_buttons_reg[29].ACLR
rst_n_syn => fpga_buttons_reg[30].ACLR
rst_n_syn => fpga_buttons_reg[31].ACLR
rst_n_syn => fpga_pow_reg[0].ACLR
rst_n_syn => fpga_pow_reg[1].ACLR
rst_n_syn => fpga_pow_reg[2].ACLR
rst_n_syn => fpga_pow_reg[3].ACLR
rst_n_syn => fpga_pow_reg[4].ACLR
rst_n_syn => fpga_pow_reg[5].ACLR
rst_n_syn => fpga_pow_reg[6].ACLR
rst_n_syn => fpga_pow_reg[7].ACLR
rst_n_syn => fpga_pow_reg[8].ACLR
rst_n_syn => fpga_pow_reg[9].ACLR
rst_n_syn => fpga_pow_reg[10].ACLR
rst_n_syn => fpga_pow_reg[11].ACLR
rst_n_syn => fpga_pow_reg[12].ACLR
rst_n_syn => fpga_pow_reg[13].ACLR
rst_n_syn => fpga_pow_reg[14].ACLR
rst_n_syn => fpga_pow_reg[15].ACLR
rst_n_syn => fpga_pow_reg[16].ACLR
rst_n_syn => fpga_pow_reg[17].ACLR
rst_n_syn => fpga_pow_reg[18].ACLR
rst_n_syn => fpga_pow_reg[19].ACLR
rst_n_syn => fpga_pow_reg[20].ACLR
rst_n_syn => fpga_pow_reg[21].ACLR
rst_n_syn => fpga_pow_reg[22].ACLR
rst_n_syn => fpga_pow_reg[23].ACLR
rst_n_syn => fpga_pow_reg[24].ACLR
rst_n_syn => fpga_pow_reg[25].ACLR
rst_n_syn => fpga_pow_reg[26].ACLR
rst_n_syn => fpga_pow_reg[27].ACLR
rst_n_syn => fpga_pow_reg[28].ACLR
rst_n_syn => fpga_pow_reg[29].ACLR
rst_n_syn => fpga_pow_reg[30].ACLR
rst_n_syn => fpga_pow_reg[31].ACLR
rst_n_syn => fpga_rev_data_reg[0].ACLR
rst_n_syn => fpga_rev_data_reg[1].ACLR
rst_n_syn => fpga_rev_data_reg[2].ACLR
rst_n_syn => fpga_rev_data_reg[3].PRESET
rst_n_syn => fpga_rev_data_reg[4].ACLR
rst_n_syn => fpga_rev_data_reg[5].ACLR
rst_n_syn => fpga_rev_data_reg[6].ACLR
rst_n_syn => fpga_rev_data_reg[7].ACLR
rst_n_syn => fpga_rev_data_reg[8].PRESET
rst_n_syn => fpga_rev_data_reg[9].PRESET
rst_n_syn => fpga_rev_data_reg[10].PRESET
rst_n_syn => fpga_rev_data_reg[11].ACLR
rst_n_syn => fpga_rev_data_reg[12].ACLR
rst_n_syn => fpga_rev_data_reg[13].ACLR
rst_n_syn => fpga_rev_data_reg[14].ACLR
rst_n_syn => fpga_rev_data_reg[15].ACLR
rst_n_syn => fpga_rev_data_reg[16].PRESET
rst_n_syn => fpga_rev_data_reg[17].PRESET
rst_n_syn => fpga_rev_data_reg[18].ACLR
rst_n_syn => fpga_rev_data_reg[19].ACLR
rst_n_syn => fpga_rev_data_reg[20].ACLR
rst_n_syn => fpga_rev_data_reg[21].ACLR
rst_n_syn => fpga_rev_data_reg[22].ACLR
rst_n_syn => fpga_rev_data_reg[23].ACLR
rst_n_syn => fpga_rev_data_reg[24].PRESET
rst_n_syn => fpga_rev_data_reg[25].PRESET
rst_n_syn => fpga_rev_data_reg[26].PRESET
rst_n_syn => fpga_rev_data_reg[27].ACLR
rst_n_syn => fpga_rev_data_reg[28].PRESET
rst_n_syn => fpga_rev_data_reg[29].ACLR
rst_n_syn => fpga_rev_data_reg[30].ACLR
rst_n_syn => fpga_rev_data_reg[31].ACLR
rst_n_syn => fpga_ver_reg[0].PRESET
rst_n_syn => fpga_ver_reg[1].ACLR
rst_n_syn => fpga_ver_reg[2].ACLR
rst_n_syn => fpga_ver_reg[3].ACLR
rst_n_syn => fpga_ver_reg[4].ACLR
rst_n_syn => fpga_ver_reg[5].ACLR
rst_n_syn => fpga_ver_reg[6].ACLR
rst_n_syn => fpga_ver_reg[7].ACLR
rst_n_syn => fpga_ver_reg[8].PRESET
rst_n_syn => fpga_ver_reg[9].PRESET
rst_n_syn => fpga_ver_reg[10].ACLR
rst_n_syn => fpga_ver_reg[11].ACLR
rst_n_syn => fpga_ver_reg[12].ACLR
rst_n_syn => fpga_ver_reg[13].ACLR
rst_n_syn => fpga_ver_reg[14].ACLR
rst_n_syn => fpga_ver_reg[15].ACLR
rst_n_syn => fpga_ver_reg[16].ACLR
rst_n_syn => fpga_ver_reg[17].ACLR
rst_n_syn => fpga_ver_reg[18].ACLR
rst_n_syn => fpga_ver_reg[19].ACLR
rst_n_syn => fpga_ver_reg[20].ACLR
rst_n_syn => fpga_ver_reg[21].ACLR
rst_n_syn => fpga_ver_reg[22].ACLR
rst_n_syn => fpga_ver_reg[23].ACLR
rst_n_syn => fpga_ver_reg[24].ACLR
rst_n_syn => fpga_ver_reg[25].ACLR
rst_n_syn => fpga_ver_reg[26].ACLR
rst_n_syn => fpga_ver_reg[27].ACLR
rst_n_syn => fpga_ver_reg[28].ACLR
rst_n_syn => fpga_ver_reg[29].ACLR
rst_n_syn => fpga_ver_reg[30].ACLR
rst_n_syn => fpga_ver_reg[31].ACLR
rst_n_syn => fpga_fan2_pwm[0].ACLR
rst_n_syn => fpga_fan2_pwm[1].ACLR
rst_n_syn => fpga_fan2_pwm[2].ACLR
rst_n_syn => fpga_fan2_pwm[3].ACLR
rst_n_syn => fpga_fan2_pwm[4].ACLR
rst_n_syn => fpga_fan2_pwm[5].ACLR
rst_n_syn => fpga_fan2_pwm[6].ACLR
rst_n_syn => fpga_fan2_pwm[7].ACLR
rst_n_syn => fpga_fan2_pwm[8].ACLR
rst_n_syn => fpga_fan2_pwm[9].ACLR
rst_n_syn => fpga_fan2_pwm[10].ACLR
rst_n_syn => fpga_fan2_pwm[11].ACLR
rst_n_syn => fpga_fan2_pwm[12].ACLR
rst_n_syn => fpga_fan2_pwm[13].ACLR
rst_n_syn => fpga_fan2_pwm[14].ACLR
rst_n_syn => fpga_fan2_pwm[15].ACLR
rst_n_syn => fpga_fan2_pwm[16].ACLR
rst_n_syn => fpga_fan2_pwm[17].ACLR
rst_n_syn => fpga_fan2_pwm[18].ACLR
rst_n_syn => fpga_fan2_pwm[19].ACLR
rst_n_syn => fpga_fan2_pwm[20].ACLR
rst_n_syn => fpga_fan2_pwm[21].ACLR
rst_n_syn => fpga_fan2_pwm[22].ACLR
rst_n_syn => fpga_fan2_pwm[23].ACLR
rst_n_syn => fpga_fan2_pwm[24].ACLR
rst_n_syn => fpga_fan2_pwm[25].ACLR
rst_n_syn => fpga_fan2_pwm[26].ACLR
rst_n_syn => fpga_fan2_pwm[27].ACLR
rst_n_syn => fpga_fan2_pwm[28].ACLR
rst_n_syn => fpga_fan2_pwm[29].ACLR
rst_n_syn => fpga_fan2_pwm[30].ACLR
rst_n_syn => fpga_fan2_pwm[31].ACLR
rst_n_syn => fpga_fan1_pwm[0].ACLR
rst_n_syn => fpga_fan1_pwm[1].ACLR
rst_n_syn => fpga_fan1_pwm[2].ACLR
rst_n_syn => fpga_fan1_pwm[3].ACLR
rst_n_syn => fpga_fan1_pwm[4].ACLR
rst_n_syn => fpga_fan1_pwm[5].ACLR
rst_n_syn => fpga_fan1_pwm[6].ACLR
rst_n_syn => fpga_fan1_pwm[7].ACLR
rst_n_syn => fpga_fan1_pwm[8].ACLR
rst_n_syn => fpga_fan1_pwm[9].ACLR
rst_n_syn => fpga_fan1_pwm[10].ACLR
rst_n_syn => fpga_fan1_pwm[11].ACLR
rst_n_syn => fpga_fan1_pwm[12].ACLR
rst_n_syn => fpga_fan1_pwm[13].ACLR
rst_n_syn => fpga_fan1_pwm[14].ACLR
rst_n_syn => fpga_fan1_pwm[15].ACLR
rst_n_syn => fpga_fan1_pwm[16].ACLR
rst_n_syn => fpga_fan1_pwm[17].ACLR
rst_n_syn => fpga_fan1_pwm[18].ACLR
rst_n_syn => fpga_fan1_pwm[19].ACLR
rst_n_syn => fpga_fan1_pwm[20].ACLR
rst_n_syn => fpga_fan1_pwm[21].ACLR
rst_n_syn => fpga_fan1_pwm[22].ACLR
rst_n_syn => fpga_fan1_pwm[23].ACLR
rst_n_syn => fpga_fan1_pwm[24].ACLR
rst_n_syn => fpga_fan1_pwm[25].ACLR
rst_n_syn => fpga_fan1_pwm[26].ACLR
rst_n_syn => fpga_fan1_pwm[27].ACLR
rst_n_syn => fpga_fan1_pwm[28].ACLR
rst_n_syn => fpga_fan1_pwm[29].ACLR
rst_n_syn => fpga_fan1_pwm[30].ACLR
rst_n_syn => fpga_fan1_pwm[31].ACLR
rst_n_syn => left_spare_diff_2~reg0.ACLR
rst_n_syn => right_spare_diff_2~reg0.ACLR
rst_n_syn => sp1_diff_pair_2_3[0]~reg0.ACLR
rst_n_syn => sp1_diff_pair_2_3[1]~reg0.ACLR
rst_n_syn => sp1_analog_switch[0]~reg0.ACLR
rst_n_syn => sp1_analog_switch[1]~reg0.ACLR
rst_n_syn => sp1_analog_switch[2]~reg0.ACLR
rst_n_syn => sp1_single_ended_2_3[0]~reg0.ACLR
rst_n_syn => sp1_single_ended_2_3[1]~reg0.ACLR
rst_n_syn => sp2_diff_pair_2_3[0]~reg0.ACLR
rst_n_syn => sp2_diff_pair_2_3[1]~reg0.ACLR
rst_n_syn => sp2_analog_switch[0]~reg0.ACLR
rst_n_syn => sp2_analog_switch[1]~reg0.ACLR
rst_n_syn => sp2_analog_switch[2]~reg0.ACLR
rst_n_syn => sp2_single_ended_2_3[0]~reg0.ACLR
rst_n_syn => sp2_single_ended_2_3[1]~reg0.ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[0].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[1].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[2].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[3].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[4].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[5].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[6].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[7].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[8].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[9].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[10].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[11].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[12].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[13].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[14].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[15].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[16].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[17].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[18].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[19].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[20].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[21].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[22].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[23].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[24].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[25].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[26].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[27].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[28].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[29].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[30].ACLR
rst_n_syn => fpga_wheel_driver_abrt_reg[31].ACLR
rst_n_syn => fpga_wheel_driver_out[0].ACLR
rst_n_syn => fpga_wheel_driver_out[1].ACLR
rst_n_syn => fpga_wheel_driver_out[2].ACLR
rst_n_syn => fpga_wheel_driver_out[3].ACLR
rst_n_syn => fpga_wheel_driver_out[4].ACLR
rst_n_syn => fpga_wheel_driver_out[5].ACLR
rst_n_syn => fpga_wheel_driver_out[6].ACLR
rst_n_syn => fpga_wheel_driver_out[7].ACLR
rst_n_syn => fpga_wheel_driver_out[8].ACLR
rst_n_syn => fpga_wheel_driver_out[9].ACLR
rst_n_syn => fpga_wheel_driver_out[10].ACLR
rst_n_syn => fpga_wheel_driver_out[11].ACLR
rst_n_syn => fpga_wheel_driver_out[12].ACLR
rst_n_syn => fpga_wheel_driver_out[13].ACLR
rst_n_syn => fpga_wheel_driver_out[14].ACLR
rst_n_syn => fpga_wheel_driver_out[15].ACLR
rst_n_syn => fpga_wheel_driver_out[16].ACLR
rst_n_syn => fpga_wheel_driver_out[17].ACLR
rst_n_syn => fpga_wheel_driver_out[18].ACLR
rst_n_syn => fpga_wheel_driver_out[19].ACLR
rst_n_syn => fpga_wheel_driver_out[20].ACLR
rst_n_syn => fpga_wheel_driver_out[21].ACLR
rst_n_syn => fpga_wheel_driver_out[22].ACLR
rst_n_syn => fpga_wheel_driver_out[23].ACLR
rst_n_syn => fpga_wheel_driver_out[24].ACLR
rst_n_syn => fpga_wheel_driver_out[25].ACLR
rst_n_syn => fpga_wheel_driver_out[26].ACLR
rst_n_syn => fpga_wheel_driver_out[27].ACLR
rst_n_syn => fpga_wheel_driver_out[28].ACLR
rst_n_syn => fpga_wheel_driver_out[29].ACLR
rst_n_syn => fpga_wheel_driver_out[30].ACLR
rst_n_syn => fpga_wheel_driver_out[31].ACLR
rst_n_syn => fpga_estop_open_reg[0].ACLR
rst_n_syn => fpga_estop_open_reg[1].ACLR
rst_n_syn => fpga_estop_open_reg[2].ACLR
rst_n_syn => fpga_estop_open_reg[3].ACLR
rst_n_syn => fpga_estop_open_reg[4].ACLR
rst_n_syn => fpga_estop_open_reg[5].ACLR
rst_n_syn => fpga_estop_open_reg[6].ACLR
rst_n_syn => fpga_estop_open_reg[7].ACLR
rst_n_syn => fpga_estop_open_reg[8].ACLR
rst_n_syn => fpga_estop_open_reg[9].ACLR
rst_n_syn => fpga_estop_open_reg[10].ACLR
rst_n_syn => fpga_estop_open_reg[11].ACLR
rst_n_syn => fpga_estop_open_reg[12].ACLR
rst_n_syn => fpga_estop_open_reg[13].ACLR
rst_n_syn => fpga_estop_open_reg[14].ACLR
rst_n_syn => fpga_estop_open_reg[15].ACLR
rst_n_syn => fpga_estop_open_reg[16].ACLR
rst_n_syn => fpga_estop_open_reg[17].ACLR
rst_n_syn => fpga_estop_open_reg[18].ACLR
rst_n_syn => fpga_estop_open_reg[19].ACLR
rst_n_syn => fpga_estop_open_reg[20].ACLR
rst_n_syn => fpga_estop_open_reg[21].ACLR
rst_n_syn => fpga_estop_open_reg[22].ACLR
rst_n_syn => fpga_estop_open_reg[23].ACLR
rst_n_syn => fpga_estop_open_reg[24].ACLR
rst_n_syn => fpga_estop_open_reg[25].ACLR
rst_n_syn => fpga_estop_open_reg[26].ACLR
rst_n_syn => fpga_estop_open_reg[27].ACLR
rst_n_syn => fpga_estop_open_reg[28].ACLR
rst_n_syn => fpga_estop_open_reg[29].ACLR
rst_n_syn => fpga_estop_open_reg[30].ACLR
rst_n_syn => fpga_estop_open_reg[31].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[0].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[1].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[2].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[3].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[4].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[5].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[6].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[7].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[8].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[9].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[10].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[11].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[12].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[13].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[14].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[15].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[16].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[17].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[18].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[19].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[20].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[21].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[22].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[23].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[24].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[25].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[26].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[27].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[28].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[29].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[30].ACLR
rst_n_syn => fpga_estop_diagnostic_reg[31].ACLR
rst_n_syn => fpga_estop_activation_reg[0].ACLR
rst_n_syn => fpga_estop_activation_reg[1].ACLR
rst_n_syn => fpga_estop_activation_reg[2].ACLR
rst_n_syn => fpga_estop_activation_reg[3].ACLR
rst_n_syn => fpga_estop_activation_reg[4].ACLR
rst_n_syn => fpga_estop_activation_reg[5].ACLR
rst_n_syn => fpga_estop_activation_reg[6].ACLR
rst_n_syn => fpga_estop_activation_reg[7].ACLR
rst_n_syn => fpga_estop_activation_reg[8].ACLR
rst_n_syn => fpga_estop_activation_reg[9].ACLR
rst_n_syn => fpga_estop_activation_reg[10].ACLR
rst_n_syn => fpga_estop_activation_reg[11].ACLR
rst_n_syn => fpga_estop_activation_reg[12].ACLR
rst_n_syn => fpga_estop_activation_reg[13].ACLR
rst_n_syn => fpga_estop_activation_reg[14].ACLR
rst_n_syn => fpga_estop_activation_reg[15].ACLR
rst_n_syn => fpga_estop_activation_reg[16].ACLR
rst_n_syn => fpga_estop_activation_reg[17].ACLR
rst_n_syn => fpga_estop_activation_reg[18].ACLR
rst_n_syn => fpga_estop_activation_reg[19].ACLR
rst_n_syn => fpga_estop_activation_reg[20].ACLR
rst_n_syn => fpga_estop_activation_reg[21].ACLR
rst_n_syn => fpga_estop_activation_reg[22].ACLR
rst_n_syn => fpga_estop_activation_reg[23].ACLR
rst_n_syn => fpga_estop_activation_reg[24].ACLR
rst_n_syn => fpga_estop_activation_reg[25].ACLR
rst_n_syn => fpga_estop_activation_reg[26].ACLR
rst_n_syn => fpga_estop_activation_reg[27].ACLR
rst_n_syn => fpga_estop_activation_reg[28].ACLR
rst_n_syn => fpga_estop_activation_reg[29].ACLR
rst_n_syn => fpga_estop_activation_reg[30].ACLR
rst_n_syn => fpga_estop_activation_reg[31].ACLR
rst_n_syn => fpga_diagnostic_led_reg[0].PRESET
rst_n_syn => fpga_diagnostic_led_reg[1].PRESET
rst_n_syn => fpga_diagnostic_led_reg[2].PRESET
rst_n_syn => fpga_diagnostic_led_reg[3].PRESET
rst_n_syn => fpga_diagnostic_led_reg[4].PRESET
rst_n_syn => fpga_diagnostic_led_reg[5].PRESET
rst_n_syn => fpga_diagnostic_led_reg[6].PRESET
rst_n_syn => fpga_diagnostic_led_reg[7].PRESET
rst_n_syn => fpga_diagnostic_led_reg[8].ACLR
rst_n_syn => fpga_diagnostic_led_reg[9].ACLR
rst_n_syn => fpga_diagnostic_led_reg[10].ACLR
rst_n_syn => fpga_diagnostic_led_reg[11].ACLR
rst_n_syn => fpga_diagnostic_led_reg[12].ACLR
rst_n_syn => fpga_diagnostic_led_reg[13].ACLR
rst_n_syn => fpga_diagnostic_led_reg[14].ACLR
rst_n_syn => fpga_diagnostic_led_reg[15].ACLR
rst_n_syn => fpga_diagnostic_led_reg[16].ACLR
rst_n_syn => fpga_diagnostic_led_reg[17].ACLR
rst_n_syn => fpga_diagnostic_led_reg[18].ACLR
rst_n_syn => fpga_diagnostic_led_reg[19].ACLR
rst_n_syn => fpga_diagnostic_led_reg[20].ACLR
rst_n_syn => fpga_diagnostic_led_reg[21].ACLR
rst_n_syn => fpga_diagnostic_led_reg[22].ACLR
rst_n_syn => fpga_diagnostic_led_reg[23].ACLR
rst_n_syn => fpga_diagnostic_led_reg[24].ACLR
rst_n_syn => fpga_diagnostic_led_reg[25].ACLR
rst_n_syn => fpga_diagnostic_led_reg[26].ACLR
rst_n_syn => fpga_diagnostic_led_reg[27].ACLR
rst_n_syn => fpga_diagnostic_led_reg[28].ACLR
rst_n_syn => fpga_diagnostic_led_reg[29].ACLR
rst_n_syn => fpga_diagnostic_led_reg[30].ACLR
rst_n_syn => fpga_diagnostic_led_reg[31].ACLR
rst_n_syn => fpga_buttons_led_reg[0]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[1]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[2]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[3]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[4]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[5]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[6]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[7]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[8]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[9]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[10]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[11]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[12]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[13]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[14]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[15]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[16]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[17]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[18]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[19]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[20]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[21]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[22]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[23]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[24]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[25]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[26]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[27]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[28]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[29]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[30]~reg0.ACLR
rst_n_syn => fpga_buttons_led_reg[31]~reg0.ACLR
rst_n_syn => fpga_electromagnet_reg[0].ACLR
rst_n_syn => fpga_electromagnet_reg[1].ACLR
rst_n_syn => fpga_electromagnet_reg[2].ACLR
rst_n_syn => fpga_electromagnet_reg[3].ACLR
rst_n_syn => fpga_electromagnet_reg[4].ACLR
rst_n_syn => fpga_electromagnet_reg[5].ACLR
rst_n_syn => fpga_electromagnet_reg[6].ACLR
rst_n_syn => fpga_electromagnet_reg[7].ACLR
rst_n_syn => fpga_electromagnet_reg[8].ACLR
rst_n_syn => fpga_electromagnet_reg[9].ACLR
rst_n_syn => fpga_electromagnet_reg[10].ACLR
rst_n_syn => fpga_electromagnet_reg[11].ACLR
rst_n_syn => fpga_electromagnet_reg[12].ACLR
rst_n_syn => fpga_electromagnet_reg[13].ACLR
rst_n_syn => fpga_electromagnet_reg[14].ACLR
rst_n_syn => fpga_electromagnet_reg[15].ACLR
rst_n_syn => fpga_electromagnet_reg[16].ACLR
rst_n_syn => fpga_electromagnet_reg[17].ACLR
rst_n_syn => fpga_electromagnet_reg[18].ACLR
rst_n_syn => fpga_electromagnet_reg[19].ACLR
rst_n_syn => fpga_electromagnet_reg[20].ACLR
rst_n_syn => fpga_electromagnet_reg[21].ACLR
rst_n_syn => fpga_electromagnet_reg[22].ACLR
rst_n_syn => fpga_electromagnet_reg[23].ACLR
rst_n_syn => fpga_electromagnet_reg[24].ACLR
rst_n_syn => fpga_electromagnet_reg[25].ACLR
rst_n_syn => fpga_electromagnet_reg[26].ACLR
rst_n_syn => fpga_electromagnet_reg[27].ACLR
rst_n_syn => fpga_electromagnet_reg[28].ACLR
rst_n_syn => fpga_electromagnet_reg[29].ACLR
rst_n_syn => fpga_electromagnet_reg[30].ACLR
rst_n_syn => fpga_electromagnet_reg[31].ACLR
rst_n_syn => pwm1_value[0].ACLR
rst_n_syn => pwm1_value[1].ACLR
rst_n_syn => pwm1_value[2].ACLR
rst_n_syn => pwm1_value[3].ACLR
rst_n_syn => pwm1_value[4].ACLR
rst_n_syn => pwm1_value[5].ACLR
rst_n_syn => pwm1_value[6].ACLR
rst_n_syn => pwm1_value[7].ACLR
rst_n_syn => pwm1_value[8].ACLR
rst_n_syn => pwm1_value[9].ACLR
rst_n_syn => pwm1_state.ACLR
rst_n_syn => pwm1_cnt[0].ACLR
rst_n_syn => pwm1_cnt[1].ACLR
rst_n_syn => pwm1_cnt[2].ACLR
rst_n_syn => pwm1_cnt[3].ACLR
rst_n_syn => pwm1_cnt[4].ACLR
rst_n_syn => pwm1_cnt[5].ACLR
rst_n_syn => pwm1_cnt[6].ACLR
rst_n_syn => pwm1_cnt[7].ACLR
rst_n_syn => pwm1_cnt[8].ACLR
rst_n_syn => pwm1_cnt[9].ACLR
rst_n_syn => fan1_pwm~reg0.ACLR
rst_n_syn => pwm2_value[0].ACLR
rst_n_syn => pwm2_value[1].ACLR
rst_n_syn => pwm2_value[2].ACLR
rst_n_syn => pwm2_value[3].ACLR
rst_n_syn => pwm2_value[4].ACLR
rst_n_syn => pwm2_value[5].ACLR
rst_n_syn => pwm2_value[6].ACLR
rst_n_syn => pwm2_value[7].ACLR
rst_n_syn => pwm2_value[8].ACLR
rst_n_syn => pwm2_value[9].ACLR
rst_n_syn => pwm2_state.ACLR
rst_n_syn => pwm2_cnt[0].ACLR
rst_n_syn => pwm2_cnt[1].ACLR
rst_n_syn => pwm2_cnt[2].ACLR
rst_n_syn => pwm2_cnt[3].ACLR
rst_n_syn => pwm2_cnt[4].ACLR
rst_n_syn => pwm2_cnt[5].ACLR
rst_n_syn => pwm2_cnt[6].ACLR
rst_n_syn => pwm2_cnt[7].ACLR
rst_n_syn => pwm2_cnt[8].ACLR
rst_n_syn => pwm2_cnt[9].ACLR
rst_n_syn => fan2_pwm~reg0.ACLR
rst_n_syn => clk_1m_reg.PRESET
rst_n_syn => fan_tacho_mes_pulse.ACLR
rst_n_syn => fan_tacho_cnt[0].ACLR
rst_n_syn => fan_tacho_cnt[1].ACLR
rst_n_syn => fan_tacho_cnt[2].ACLR
rst_n_syn => fan_tacho_cnt[3].ACLR
rst_n_syn => fan_tacho_cnt[4].ACLR
rst_n_syn => fan_tacho_cnt[5].ACLR
rst_n_syn => fan_tacho_cnt[6].ACLR
rst_n_syn => fan_tacho_cnt[7].ACLR
rst_n_syn => fan_tacho_cnt[8].ACLR
rst_n_syn => fan_tacho_cnt[9].ACLR
rst_n_syn => fan_tacho_cnt[10].ACLR
rst_n_syn => fan_tacho_cnt[11].ACLR
rst_n_syn => fan_tacho_cnt[12].ACLR
rst_n_syn => fan_tacho_cnt[13].ACLR
rst_n_syn => fan_tacho_cnt[14].ACLR
rst_n_syn => fan_tacho_cnt[15].ACLR
rst_n_syn => fan_tacho_cnt[16].ACLR
rst_n_syn => fan_tacho_cnt[17].ACLR
rst_n_syn => fan_tacho_cnt[18].ACLR
rst_n_syn => fan_tacho_cnt[19].ACLR
rst_n_syn => fan_tacho_cnt[20].ACLR
rst_n_syn => fan_tacho_cnt[21].ACLR
rst_n_syn => fan_tacho_cnt[22].ACLR
rst_n_syn => fan_tacho_cnt[23].ACLR
rst_n_syn => fan_tacho_cnt[24].ACLR
rst_n_syn => fan_tacho_cnt[25].ACLR
rst_n_syn => fan2_tacho_cnt[0].ACLR
rst_n_syn => fan2_tacho_cnt[1].ACLR
rst_n_syn => fan2_tacho_cnt[2].ACLR
rst_n_syn => fan2_tacho_cnt[3].ACLR
rst_n_syn => fan2_tacho_cnt[4].ACLR
rst_n_syn => fan2_tacho_cnt[5].ACLR
rst_n_syn => fan2_tacho_cnt[6].ACLR
rst_n_syn => fan2_tacho_cnt[7].ACLR
rst_n_syn => fan2_tacho_cnt[8].ACLR
rst_n_syn => fan2_tacho_cnt[9].ACLR
rst_n_syn => fan2_tacho_cnt[10].ACLR
rst_n_syn => fan2_tacho_cnt[11].ACLR
rst_n_syn => fan2_tacho_cnt[12].ACLR
rst_n_syn => fan2_tacho_cnt[13].ACLR
rst_n_syn => fan2_tacho_cnt[14].ACLR
rst_n_syn => fan2_tacho_cnt[15].ACLR
rst_n_syn => fpga_fan2_tacho_num[0].ACLR
rst_n_syn => fpga_fan2_tacho_num[1].ACLR
rst_n_syn => fpga_fan2_tacho_num[2].ACLR
rst_n_syn => fpga_fan2_tacho_num[3].ACLR
rst_n_syn => fpga_fan2_tacho_num[4].ACLR
rst_n_syn => fpga_fan2_tacho_num[5].ACLR
rst_n_syn => fpga_fan2_tacho_num[6].ACLR
rst_n_syn => fpga_fan2_tacho_num[7].ACLR
rst_n_syn => fpga_fan2_tacho[0].ACLR
rst_n_syn => fpga_fan2_tacho[1].ACLR
rst_n_syn => fpga_fan2_tacho[2].ACLR
rst_n_syn => fpga_fan2_tacho[3].ACLR
rst_n_syn => fpga_fan2_tacho[4].ACLR
rst_n_syn => fpga_fan2_tacho[5].ACLR
rst_n_syn => fpga_fan2_tacho[6].ACLR
rst_n_syn => fpga_fan2_tacho[7].ACLR
rst_n_syn => fpga_fan2_tacho[8].ACLR
rst_n_syn => fpga_fan2_tacho[9].ACLR
rst_n_syn => fpga_fan2_tacho[10].ACLR
rst_n_syn => fpga_fan2_tacho[11].ACLR
rst_n_syn => fpga_fan2_tacho[12].ACLR
rst_n_syn => fpga_fan2_tacho[13].ACLR
rst_n_syn => fpga_fan2_tacho[14].ACLR
rst_n_syn => fpga_fan2_tacho[15].ACLR
rst_n_syn => fan1_tacho_cnt[0].ACLR
rst_n_syn => fan1_tacho_cnt[1].ACLR
rst_n_syn => fan1_tacho_cnt[2].ACLR
rst_n_syn => fan1_tacho_cnt[3].ACLR
rst_n_syn => fan1_tacho_cnt[4].ACLR
rst_n_syn => fan1_tacho_cnt[5].ACLR
rst_n_syn => fan1_tacho_cnt[6].ACLR
rst_n_syn => fan1_tacho_cnt[7].ACLR
rst_n_syn => fan1_tacho_cnt[8].ACLR
rst_n_syn => fan1_tacho_cnt[9].ACLR
rst_n_syn => fan1_tacho_cnt[10].ACLR
rst_n_syn => fan1_tacho_cnt[11].ACLR
rst_n_syn => fan1_tacho_cnt[12].ACLR
rst_n_syn => fan1_tacho_cnt[13].ACLR
rst_n_syn => fan1_tacho_cnt[14].ACLR
rst_n_syn => fan1_tacho_cnt[15].ACLR
rst_n_syn => fpga_fan1_tacho_num[0].ACLR
rst_n_syn => fpga_fan1_tacho_num[1].ACLR
rst_n_syn => fpga_fan1_tacho_num[2].ACLR
rst_n_syn => fpga_fan1_tacho_num[3].ACLR
rst_n_syn => fpga_fan1_tacho_num[4].ACLR
rst_n_syn => fpga_fan1_tacho_num[5].ACLR
rst_n_syn => fpga_fan1_tacho_num[6].ACLR
rst_n_syn => fpga_fan1_tacho_num[7].ACLR
rst_n_syn => fpga_fan1_tacho[0].ACLR
rst_n_syn => fpga_fan1_tacho[1].ACLR
rst_n_syn => fpga_fan1_tacho[2].ACLR
rst_n_syn => fpga_fan1_tacho[3].ACLR
rst_n_syn => fpga_fan1_tacho[4].ACLR
rst_n_syn => fpga_fan1_tacho[5].ACLR
rst_n_syn => fpga_fan1_tacho[6].ACLR
rst_n_syn => fpga_fan1_tacho[7].ACLR
rst_n_syn => fpga_fan1_tacho[8].ACLR
rst_n_syn => fpga_fan1_tacho[9].ACLR
rst_n_syn => fpga_fan1_tacho[10].ACLR
rst_n_syn => fpga_fan1_tacho[11].ACLR
rst_n_syn => fpga_fan1_tacho[12].ACLR
rst_n_syn => fpga_fan1_tacho[13].ACLR
rst_n_syn => fpga_fan1_tacho[14].ACLR
rst_n_syn => fpga_fan1_tacho[15].ACLR
rst_n_syn => fan1_tacho_sync.ACLR
rst_n_syn => fan1_tacho_meta.ACLR
rst_n_syn => fan1_tacho_inv.PRESET
rst_n_syn => fan2_tacho_sync.ACLR
rst_n_syn => fan2_tacho_meta.ACLR
rst_n_syn => fan2_tacho_inv.PRESET
clk_1m => clk_1m_posedge.IN1
clk_1m => clk_1m_reg.DATAIN
data_miso[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_miso[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_miso[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_miso[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_miso[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_miso[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_miso[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_miso[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_miso[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_miso[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_miso[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_miso[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_miso[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_miso[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_miso[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_miso[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_miso[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_miso[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_miso[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_miso[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_miso[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_miso[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_miso[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_miso[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_miso[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_miso[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_miso[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_miso[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_miso[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_miso[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_miso[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
data_miso[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
data_mosi[0] => fpga_buttons_led_reg.DATAB
data_mosi[0] => fpga_wheel_driver_out.DATAB
data_mosi[0] => fpga_wheel_driver_abrt_reg.DATAB
data_mosi[0] => fpga_electromagnet_reg.DATAB
data_mosi[0] => fpga_estop_diagnostic_reg.DATAB
data_mosi[0] => fpga_estop_open_reg.DATAB
data_mosi[0] => fpga_diagnostic_led_reg.DATAB
data_mosi[0] => fpga_fan1_pwm.DATAB
data_mosi[0] => fpga_fan2_pwm.DATAB
data_mosi[1] => fpga_buttons_led_reg.DATAB
data_mosi[1] => fpga_wheel_driver_out.DATAB
data_mosi[1] => fpga_wheel_driver_abrt_reg.DATAB
data_mosi[1] => fpga_estop_diagnostic_reg.DATAB
data_mosi[1] => fpga_diagnostic_led_reg.DATAB
data_mosi[1] => left_spare_diff_2.DATAB
data_mosi[1] => fpga_fan1_pwm.DATAB
data_mosi[1] => fpga_fan2_pwm.DATAB
data_mosi[2] => fpga_buttons_led_reg.DATAB
data_mosi[2] => fpga_wheel_driver_out.DATAB
data_mosi[2] => fpga_estop_diagnostic_reg.DATAB
data_mosi[2] => fpga_diagnostic_led_reg.DATAB
data_mosi[2] => sp1_diff_pair_2_3.DATAB
data_mosi[2] => fpga_fan1_pwm.DATAB
data_mosi[2] => fpga_fan2_pwm.DATAB
data_mosi[3] => fpga_wheel_driver_out.DATAB
data_mosi[3] => fpga_estop_diagnostic_reg.DATAB
data_mosi[3] => fpga_diagnostic_led_reg.DATAB
data_mosi[3] => sp1_diff_pair_2_3.DATAB
data_mosi[3] => right_spare_diff_2.DATAB
data_mosi[3] => fpga_fan1_pwm.DATAB
data_mosi[3] => fpga_fan2_pwm.DATAB
data_mosi[4] => fpga_buttons_led_reg.DATAB
data_mosi[4] => fpga_wheel_driver_out.DATAB
data_mosi[4] => fpga_estop_diagnostic_reg.DATAB
data_mosi[4] => fpga_diagnostic_led_reg.DATAB
data_mosi[4] => sp1_analog_switch.DATAB
data_mosi[4] => fpga_fan1_pwm.DATAB
data_mosi[4] => fpga_fan2_pwm.DATAB
data_mosi[5] => fpga_buttons_led_reg.DATAB
data_mosi[5] => fpga_wheel_driver_out.DATAB
data_mosi[5] => fpga_estop_diagnostic_reg.DATAB
data_mosi[5] => fpga_diagnostic_led_reg.DATAB
data_mosi[5] => sp1_analog_switch.DATAB
data_mosi[5] => fpga_fan1_pwm.DATAB
data_mosi[5] => fpga_fan2_pwm.DATAB
data_mosi[6] => fpga_buttons_led_reg.DATAB
data_mosi[6] => fpga_wheel_driver_out.DATAB
data_mosi[6] => fpga_estop_diagnostic_reg.DATAB
data_mosi[6] => fpga_diagnostic_led_reg.DATAB
data_mosi[6] => sp1_analog_switch.DATAB
data_mosi[6] => fpga_fan1_pwm.DATAB
data_mosi[6] => fpga_fan2_pwm.DATAB
data_mosi[7] => fpga_wheel_driver_out.DATAB
data_mosi[7] => fpga_estop_diagnostic_reg.DATAB
data_mosi[7] => fpga_diagnostic_led_reg.DATAB
data_mosi[7] => fpga_fan1_pwm.DATAB
data_mosi[7] => fpga_fan2_pwm.DATAB
data_mosi[8] => fpga_buttons_led_reg.DATAB
data_mosi[8] => fpga_wheel_driver_out.DATAB
data_mosi[8] => fpga_electromagnet_reg.DATAB
data_mosi[8] => fpga_estop_diagnostic_reg.DATAB
data_mosi[9] => fpga_buttons_led_reg.DATAB
data_mosi[9] => fpga_wheel_driver_out.DATAB
data_mosi[9] => fpga_estop_diagnostic_reg.DATAB
data_mosi[9] => sp1_single_ended_2_3.DATAB
data_mosi[10] => fpga_buttons_led_reg.DATAB
data_mosi[10] => fpga_wheel_driver_out.DATAB
data_mosi[10] => fpga_estop_diagnostic_reg.DATAB
data_mosi[10] => sp1_single_ended_2_3.DATAB
data_mosi[11] => fpga_wheel_driver_out.DATAB
data_mosi[11] => fpga_estop_diagnostic_reg.DATAB
data_mosi[12] => fpga_buttons_led_reg.DATAB
data_mosi[12] => fpga_wheel_driver_out.DATAB
data_mosi[12] => fpga_estop_diagnostic_reg.DATAB
data_mosi[13] => fpga_buttons_led_reg.DATAB
data_mosi[13] => fpga_wheel_driver_out.DATAB
data_mosi[13] => fpga_estop_diagnostic_reg.DATAB
data_mosi[13] => sp2_diff_pair_2_3.DATAB
data_mosi[14] => fpga_buttons_led_reg.DATAB
data_mosi[14] => fpga_wheel_driver_out.DATAB
data_mosi[14] => fpga_estop_diagnostic_reg.DATAB
data_mosi[14] => sp2_diff_pair_2_3.DATAB
data_mosi[15] => fpga_wheel_driver_out.DATAB
data_mosi[15] => fpga_estop_diagnostic_reg.DATAB
data_mosi[15] => sp2_analog_switch.DATAB
data_mosi[16] => fpga_wheel_driver_out.DATAB
data_mosi[16] => sp2_analog_switch.DATAB
data_mosi[17] => fpga_wheel_driver_out.DATAB
data_mosi[17] => sp2_analog_switch.DATAB
data_mosi[18] => fpga_wheel_driver_out.DATAB
data_mosi[19] => fpga_wheel_driver_out.DATAB
data_mosi[20] => sp2_single_ended_2_3.DATAB
data_mosi[21] => sp2_single_ended_2_3.DATAB
data_mosi[22] => ~NO_FANOUT~
data_mosi[23] => ~NO_FANOUT~
data_mosi[24] => ~NO_FANOUT~
data_mosi[25] => ~NO_FANOUT~
data_mosi[26] => ~NO_FANOUT~
data_mosi[27] => ~NO_FANOUT~
data_mosi[28] => ~NO_FANOUT~
data_mosi[29] => ~NO_FANOUT~
data_mosi[30] => ~NO_FANOUT~
data_mosi[31] => fpga_estop_activation_reg.DATAB
data_mosi_rdy => fpga_electromagnet_reg[31].ENA
data_mosi_rdy => fpga_electromagnet_reg[30].ENA
data_mosi_rdy => fpga_electromagnet_reg[29].ENA
data_mosi_rdy => fpga_electromagnet_reg[28].ENA
data_mosi_rdy => fpga_electromagnet_reg[27].ENA
data_mosi_rdy => fpga_electromagnet_reg[26].ENA
data_mosi_rdy => fpga_electromagnet_reg[25].ENA
data_mosi_rdy => fpga_electromagnet_reg[24].ENA
data_mosi_rdy => fpga_electromagnet_reg[23].ENA
data_mosi_rdy => fpga_electromagnet_reg[22].ENA
data_mosi_rdy => fpga_electromagnet_reg[21].ENA
data_mosi_rdy => fpga_electromagnet_reg[20].ENA
data_mosi_rdy => fpga_electromagnet_reg[19].ENA
data_mosi_rdy => fpga_electromagnet_reg[18].ENA
data_mosi_rdy => fpga_electromagnet_reg[17].ENA
data_mosi_rdy => fpga_electromagnet_reg[16].ENA
data_mosi_rdy => fpga_electromagnet_reg[15].ENA
data_mosi_rdy => fpga_electromagnet_reg[14].ENA
data_mosi_rdy => fpga_electromagnet_reg[13].ENA
data_mosi_rdy => fpga_electromagnet_reg[12].ENA
data_mosi_rdy => fpga_electromagnet_reg[11].ENA
data_mosi_rdy => fpga_electromagnet_reg[10].ENA
data_mosi_rdy => fpga_electromagnet_reg[9].ENA
data_mosi_rdy => fpga_electromagnet_reg[8].ENA
data_mosi_rdy => fpga_electromagnet_reg[7].ENA
data_mosi_rdy => fpga_electromagnet_reg[6].ENA
data_mosi_rdy => fpga_electromagnet_reg[5].ENA
data_mosi_rdy => fpga_electromagnet_reg[4].ENA
data_mosi_rdy => fpga_electromagnet_reg[3].ENA
data_mosi_rdy => fpga_electromagnet_reg[2].ENA
data_mosi_rdy => fpga_electromagnet_reg[1].ENA
data_mosi_rdy => fpga_electromagnet_reg[0].ENA
data_mosi_rdy => fpga_buttons_led_reg[31]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[30]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[29]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[28]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[27]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[26]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[25]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[24]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[23]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[22]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[21]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[20]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[19]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[18]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[17]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[16]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[15]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[14]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[13]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[12]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[11]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[10]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[9]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[8]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[7]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[6]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[5]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[4]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[3]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[2]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[1]~reg0.ENA
data_mosi_rdy => fpga_buttons_led_reg[0]~reg0.ENA
data_mosi_rdy => fpga_diagnostic_led_reg[31].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[30].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[29].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[28].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[27].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[26].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[25].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[24].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[23].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[22].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[21].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[20].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[19].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[18].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[17].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[16].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[15].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[14].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[13].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[12].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[11].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[10].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[9].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[8].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[7].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[6].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[5].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[4].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[3].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[2].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[1].ENA
data_mosi_rdy => fpga_diagnostic_led_reg[0].ENA
data_mosi_rdy => fpga_estop_activation_reg[31].ENA
data_mosi_rdy => fpga_estop_activation_reg[30].ENA
data_mosi_rdy => fpga_estop_activation_reg[29].ENA
data_mosi_rdy => fpga_estop_activation_reg[28].ENA
data_mosi_rdy => fpga_estop_activation_reg[27].ENA
data_mosi_rdy => fpga_estop_activation_reg[26].ENA
data_mosi_rdy => fpga_estop_activation_reg[25].ENA
data_mosi_rdy => fpga_estop_activation_reg[24].ENA
data_mosi_rdy => fpga_estop_activation_reg[23].ENA
data_mosi_rdy => fpga_estop_activation_reg[22].ENA
data_mosi_rdy => fpga_estop_activation_reg[21].ENA
data_mosi_rdy => fpga_estop_activation_reg[20].ENA
data_mosi_rdy => fpga_estop_activation_reg[19].ENA
data_mosi_rdy => fpga_estop_activation_reg[18].ENA
data_mosi_rdy => fpga_estop_activation_reg[17].ENA
data_mosi_rdy => fpga_estop_activation_reg[16].ENA
data_mosi_rdy => fpga_estop_activation_reg[15].ENA
data_mosi_rdy => fpga_estop_activation_reg[14].ENA
data_mosi_rdy => fpga_estop_activation_reg[13].ENA
data_mosi_rdy => fpga_estop_activation_reg[12].ENA
data_mosi_rdy => fpga_estop_activation_reg[11].ENA
data_mosi_rdy => fpga_estop_activation_reg[10].ENA
data_mosi_rdy => fpga_estop_activation_reg[9].ENA
data_mosi_rdy => fpga_estop_activation_reg[8].ENA
data_mosi_rdy => fpga_estop_activation_reg[7].ENA
data_mosi_rdy => fpga_estop_activation_reg[6].ENA
data_mosi_rdy => fpga_estop_activation_reg[5].ENA
data_mosi_rdy => fpga_estop_activation_reg[4].ENA
data_mosi_rdy => fpga_estop_activation_reg[3].ENA
data_mosi_rdy => fpga_estop_activation_reg[2].ENA
data_mosi_rdy => fpga_estop_activation_reg[1].ENA
data_mosi_rdy => fpga_estop_activation_reg[0].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[31].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[30].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[29].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[28].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[27].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[26].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[25].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[24].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[23].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[22].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[21].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[20].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[19].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[18].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[17].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[16].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[15].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[14].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[13].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[12].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[11].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[10].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[9].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[8].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[7].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[6].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[5].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[4].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[3].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[2].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[1].ENA
data_mosi_rdy => fpga_estop_diagnostic_reg[0].ENA
data_mosi_rdy => fpga_estop_open_reg[31].ENA
data_mosi_rdy => fpga_estop_open_reg[30].ENA
data_mosi_rdy => fpga_estop_open_reg[29].ENA
data_mosi_rdy => fpga_estop_open_reg[28].ENA
data_mosi_rdy => fpga_estop_open_reg[27].ENA
data_mosi_rdy => fpga_estop_open_reg[26].ENA
data_mosi_rdy => fpga_estop_open_reg[25].ENA
data_mosi_rdy => fpga_estop_open_reg[24].ENA
data_mosi_rdy => fpga_estop_open_reg[23].ENA
data_mosi_rdy => fpga_estop_open_reg[22].ENA
data_mosi_rdy => fpga_estop_open_reg[21].ENA
data_mosi_rdy => fpga_estop_open_reg[20].ENA
data_mosi_rdy => fpga_estop_open_reg[19].ENA
data_mosi_rdy => fpga_estop_open_reg[18].ENA
data_mosi_rdy => fpga_estop_open_reg[17].ENA
data_mosi_rdy => fpga_estop_open_reg[16].ENA
data_mosi_rdy => fpga_estop_open_reg[15].ENA
data_mosi_rdy => fpga_estop_open_reg[14].ENA
data_mosi_rdy => fpga_estop_open_reg[13].ENA
data_mosi_rdy => fpga_estop_open_reg[12].ENA
data_mosi_rdy => fpga_estop_open_reg[11].ENA
data_mosi_rdy => fpga_estop_open_reg[10].ENA
data_mosi_rdy => fpga_estop_open_reg[9].ENA
data_mosi_rdy => fpga_estop_open_reg[8].ENA
data_mosi_rdy => fpga_estop_open_reg[7].ENA
data_mosi_rdy => fpga_estop_open_reg[6].ENA
data_mosi_rdy => fpga_estop_open_reg[5].ENA
data_mosi_rdy => fpga_estop_open_reg[4].ENA
data_mosi_rdy => fpga_estop_open_reg[3].ENA
data_mosi_rdy => fpga_estop_open_reg[2].ENA
data_mosi_rdy => fpga_estop_open_reg[1].ENA
data_mosi_rdy => fpga_estop_open_reg[0].ENA
data_mosi_rdy => fpga_wheel_driver_out[31].ENA
data_mosi_rdy => fpga_wheel_driver_out[30].ENA
data_mosi_rdy => fpga_wheel_driver_out[29].ENA
data_mosi_rdy => fpga_wheel_driver_out[28].ENA
data_mosi_rdy => fpga_wheel_driver_out[27].ENA
data_mosi_rdy => fpga_wheel_driver_out[26].ENA
data_mosi_rdy => fpga_wheel_driver_out[25].ENA
data_mosi_rdy => fpga_wheel_driver_out[24].ENA
data_mosi_rdy => fpga_wheel_driver_out[23].ENA
data_mosi_rdy => fpga_wheel_driver_out[22].ENA
data_mosi_rdy => fpga_wheel_driver_out[21].ENA
data_mosi_rdy => fpga_wheel_driver_out[20].ENA
data_mosi_rdy => fpga_wheel_driver_out[19].ENA
data_mosi_rdy => fpga_wheel_driver_out[18].ENA
data_mosi_rdy => fpga_wheel_driver_out[17].ENA
data_mosi_rdy => fpga_wheel_driver_out[16].ENA
data_mosi_rdy => fpga_wheel_driver_out[15].ENA
data_mosi_rdy => fpga_wheel_driver_out[14].ENA
data_mosi_rdy => fpga_wheel_driver_out[13].ENA
data_mosi_rdy => fpga_wheel_driver_out[12].ENA
data_mosi_rdy => fpga_wheel_driver_out[11].ENA
data_mosi_rdy => fpga_wheel_driver_out[10].ENA
data_mosi_rdy => fpga_wheel_driver_out[9].ENA
data_mosi_rdy => fpga_wheel_driver_out[8].ENA
data_mosi_rdy => fpga_wheel_driver_out[7].ENA
data_mosi_rdy => fpga_wheel_driver_out[6].ENA
data_mosi_rdy => fpga_wheel_driver_out[5].ENA
data_mosi_rdy => fpga_wheel_driver_out[4].ENA
data_mosi_rdy => fpga_wheel_driver_out[3].ENA
data_mosi_rdy => fpga_wheel_driver_out[2].ENA
data_mosi_rdy => fpga_wheel_driver_out[1].ENA
data_mosi_rdy => fpga_wheel_driver_out[0].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[31].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[30].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[29].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[28].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[27].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[26].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[25].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[24].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[23].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[22].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[21].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[20].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[19].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[18].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[17].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[16].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[15].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[14].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[13].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[12].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[11].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[10].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[9].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[8].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[7].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[6].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[5].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[4].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[3].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[2].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[1].ENA
data_mosi_rdy => fpga_wheel_driver_abrt_reg[0].ENA
data_mosi_rdy => sp2_single_ended_2_3[1]~reg0.ENA
data_mosi_rdy => sp2_single_ended_2_3[0]~reg0.ENA
data_mosi_rdy => sp2_analog_switch[2]~reg0.ENA
data_mosi_rdy => sp2_analog_switch[1]~reg0.ENA
data_mosi_rdy => sp2_analog_switch[0]~reg0.ENA
data_mosi_rdy => sp2_diff_pair_2_3[1]~reg0.ENA
data_mosi_rdy => sp2_diff_pair_2_3[0]~reg0.ENA
data_mosi_rdy => sp1_single_ended_2_3[1]~reg0.ENA
data_mosi_rdy => sp1_single_ended_2_3[0]~reg0.ENA
data_mosi_rdy => sp1_analog_switch[2]~reg0.ENA
data_mosi_rdy => sp1_analog_switch[1]~reg0.ENA
data_mosi_rdy => sp1_analog_switch[0]~reg0.ENA
data_mosi_rdy => sp1_diff_pair_2_3[1]~reg0.ENA
data_mosi_rdy => sp1_diff_pair_2_3[0]~reg0.ENA
data_mosi_rdy => right_spare_diff_2~reg0.ENA
data_mosi_rdy => left_spare_diff_2~reg0.ENA
data_mosi_rdy => fpga_fan1_pwm[31].ENA
data_mosi_rdy => fpga_fan1_pwm[30].ENA
data_mosi_rdy => fpga_fan1_pwm[29].ENA
data_mosi_rdy => fpga_fan1_pwm[28].ENA
data_mosi_rdy => fpga_fan1_pwm[27].ENA
data_mosi_rdy => fpga_fan1_pwm[26].ENA
data_mosi_rdy => fpga_fan1_pwm[25].ENA
data_mosi_rdy => fpga_fan1_pwm[24].ENA
data_mosi_rdy => fpga_fan1_pwm[23].ENA
data_mosi_rdy => fpga_fan1_pwm[22].ENA
data_mosi_rdy => fpga_fan1_pwm[21].ENA
data_mosi_rdy => fpga_fan1_pwm[20].ENA
data_mosi_rdy => fpga_fan1_pwm[19].ENA
data_mosi_rdy => fpga_fan1_pwm[18].ENA
data_mosi_rdy => fpga_fan1_pwm[17].ENA
data_mosi_rdy => fpga_fan1_pwm[16].ENA
data_mosi_rdy => fpga_fan1_pwm[15].ENA
data_mosi_rdy => fpga_fan1_pwm[14].ENA
data_mosi_rdy => fpga_fan1_pwm[13].ENA
data_mosi_rdy => fpga_fan1_pwm[12].ENA
data_mosi_rdy => fpga_fan1_pwm[11].ENA
data_mosi_rdy => fpga_fan1_pwm[10].ENA
data_mosi_rdy => fpga_fan1_pwm[9].ENA
data_mosi_rdy => fpga_fan1_pwm[8].ENA
data_mosi_rdy => fpga_fan1_pwm[7].ENA
data_mosi_rdy => fpga_fan1_pwm[6].ENA
data_mosi_rdy => fpga_fan1_pwm[5].ENA
data_mosi_rdy => fpga_fan1_pwm[4].ENA
data_mosi_rdy => fpga_fan1_pwm[3].ENA
data_mosi_rdy => fpga_fan1_pwm[2].ENA
data_mosi_rdy => fpga_fan1_pwm[1].ENA
data_mosi_rdy => fpga_fan1_pwm[0].ENA
data_mosi_rdy => fpga_fan2_pwm[31].ENA
data_mosi_rdy => fpga_fan2_pwm[30].ENA
data_mosi_rdy => fpga_fan2_pwm[29].ENA
data_mosi_rdy => fpga_fan2_pwm[28].ENA
data_mosi_rdy => fpga_fan2_pwm[27].ENA
data_mosi_rdy => fpga_fan2_pwm[26].ENA
data_mosi_rdy => fpga_fan2_pwm[25].ENA
data_mosi_rdy => fpga_fan2_pwm[24].ENA
data_mosi_rdy => fpga_fan2_pwm[23].ENA
data_mosi_rdy => fpga_fan2_pwm[22].ENA
data_mosi_rdy => fpga_fan2_pwm[21].ENA
data_mosi_rdy => fpga_fan2_pwm[20].ENA
data_mosi_rdy => fpga_fan2_pwm[19].ENA
data_mosi_rdy => fpga_fan2_pwm[18].ENA
data_mosi_rdy => fpga_fan2_pwm[17].ENA
data_mosi_rdy => fpga_fan2_pwm[16].ENA
data_mosi_rdy => fpga_fan2_pwm[15].ENA
data_mosi_rdy => fpga_fan2_pwm[14].ENA
data_mosi_rdy => fpga_fan2_pwm[13].ENA
data_mosi_rdy => fpga_fan2_pwm[12].ENA
data_mosi_rdy => fpga_fan2_pwm[11].ENA
data_mosi_rdy => fpga_fan2_pwm[10].ENA
data_mosi_rdy => fpga_fan2_pwm[9].ENA
data_mosi_rdy => fpga_fan2_pwm[8].ENA
data_mosi_rdy => fpga_fan2_pwm[7].ENA
data_mosi_rdy => fpga_fan2_pwm[6].ENA
data_mosi_rdy => fpga_fan2_pwm[5].ENA
data_mosi_rdy => fpga_fan2_pwm[4].ENA
data_mosi_rdy => fpga_fan2_pwm[3].ENA
data_mosi_rdy => fpga_fan2_pwm[2].ENA
data_mosi_rdy => fpga_fan2_pwm[1].ENA
data_mosi_rdy => fpga_fan2_pwm[0].ENA
addr[0] => Equal1.IN31
addr[0] => Equal2.IN31
addr[0] => Equal3.IN31
addr[0] => Equal4.IN31
addr[0] => Equal5.IN31
addr[0] => Equal6.IN31
addr[0] => Equal7.IN31
addr[0] => Equal8.IN31
addr[0] => Equal9.IN31
addr[0] => Equal10.IN31
addr[0] => Equal11.IN31
addr[0] => Equal12.IN31
addr[0] => Equal13.IN31
addr[0] => Equal14.IN31
addr[0] => Equal15.IN31
addr[0] => Equal16.IN31
addr[0] => Equal17.IN31
addr[0] => Equal18.IN31
addr[0] => Equal19.IN31
addr[0] => Equal20.IN31
addr[0] => Equal21.IN31
addr[0] => Equal22.IN31
addr[0] => Equal23.IN31
addr[0] => Equal24.IN31
addr[1] => Equal1.IN30
addr[1] => Equal2.IN30
addr[1] => Equal3.IN30
addr[1] => Equal4.IN30
addr[1] => Equal5.IN30
addr[1] => Equal6.IN30
addr[1] => Equal7.IN30
addr[1] => Equal8.IN30
addr[1] => Equal9.IN30
addr[1] => Equal10.IN30
addr[1] => Equal11.IN30
addr[1] => Equal12.IN30
addr[1] => Equal13.IN30
addr[1] => Equal14.IN30
addr[1] => Equal15.IN30
addr[1] => Equal16.IN30
addr[1] => Equal17.IN30
addr[1] => Equal18.IN30
addr[1] => Equal19.IN30
addr[1] => Equal20.IN30
addr[1] => Equal21.IN30
addr[1] => Equal22.IN30
addr[1] => Equal23.IN30
addr[1] => Equal24.IN30
addr[2] => Equal1.IN29
addr[2] => Equal2.IN29
addr[2] => Equal3.IN29
addr[2] => Equal4.IN29
addr[2] => Equal5.IN29
addr[2] => Equal6.IN29
addr[2] => Equal7.IN29
addr[2] => Equal8.IN29
addr[2] => Equal9.IN29
addr[2] => Equal10.IN29
addr[2] => Equal11.IN29
addr[2] => Equal12.IN29
addr[2] => Equal13.IN29
addr[2] => Equal14.IN29
addr[2] => Equal15.IN29
addr[2] => Equal16.IN29
addr[2] => Equal17.IN29
addr[2] => Equal18.IN29
addr[2] => Equal19.IN29
addr[2] => Equal20.IN29
addr[2] => Equal21.IN29
addr[2] => Equal22.IN29
addr[2] => Equal23.IN29
addr[2] => Equal24.IN29
addr[3] => Equal1.IN28
addr[3] => Equal2.IN28
addr[3] => Equal3.IN28
addr[3] => Equal4.IN28
addr[3] => Equal5.IN28
addr[3] => Equal6.IN28
addr[3] => Equal7.IN28
addr[3] => Equal8.IN28
addr[3] => Equal9.IN28
addr[3] => Equal10.IN28
addr[3] => Equal11.IN28
addr[3] => Equal12.IN28
addr[3] => Equal13.IN28
addr[3] => Equal14.IN28
addr[3] => Equal15.IN28
addr[3] => Equal16.IN28
addr[3] => Equal17.IN28
addr[3] => Equal18.IN28
addr[3] => Equal19.IN28
addr[3] => Equal20.IN28
addr[3] => Equal21.IN28
addr[3] => Equal22.IN28
addr[3] => Equal23.IN28
addr[3] => Equal24.IN28
addr[4] => Equal1.IN27
addr[4] => Equal2.IN27
addr[4] => Equal3.IN27
addr[4] => Equal4.IN27
addr[4] => Equal5.IN27
addr[4] => Equal6.IN27
addr[4] => Equal7.IN27
addr[4] => Equal8.IN27
addr[4] => Equal9.IN27
addr[4] => Equal10.IN27
addr[4] => Equal11.IN27
addr[4] => Equal12.IN27
addr[4] => Equal13.IN27
addr[4] => Equal14.IN27
addr[4] => Equal15.IN27
addr[4] => Equal16.IN27
addr[4] => Equal17.IN27
addr[4] => Equal18.IN27
addr[4] => Equal19.IN27
addr[4] => Equal20.IN27
addr[4] => Equal21.IN27
addr[4] => Equal22.IN27
addr[4] => Equal23.IN27
addr[4] => Equal24.IN27
addr[5] => Equal1.IN26
addr[5] => Equal2.IN26
addr[5] => Equal3.IN26
addr[5] => Equal4.IN26
addr[5] => Equal5.IN26
addr[5] => Equal6.IN26
addr[5] => Equal7.IN26
addr[5] => Equal8.IN26
addr[5] => Equal9.IN26
addr[5] => Equal10.IN26
addr[5] => Equal11.IN26
addr[5] => Equal12.IN26
addr[5] => Equal13.IN26
addr[5] => Equal14.IN26
addr[5] => Equal15.IN26
addr[5] => Equal16.IN26
addr[5] => Equal17.IN26
addr[5] => Equal18.IN26
addr[5] => Equal19.IN26
addr[5] => Equal20.IN26
addr[5] => Equal21.IN26
addr[5] => Equal22.IN26
addr[5] => Equal23.IN26
addr[5] => Equal24.IN26
addr[6] => Equal1.IN25
addr[6] => Equal2.IN25
addr[6] => Equal3.IN25
addr[6] => Equal4.IN25
addr[6] => Equal5.IN25
addr[6] => Equal6.IN25
addr[6] => Equal7.IN25
addr[6] => Equal8.IN25
addr[6] => Equal9.IN25
addr[6] => Equal10.IN25
addr[6] => Equal11.IN25
addr[6] => Equal12.IN25
addr[6] => Equal13.IN25
addr[6] => Equal14.IN25
addr[6] => Equal15.IN25
addr[6] => Equal16.IN25
addr[6] => Equal17.IN25
addr[6] => Equal18.IN25
addr[6] => Equal19.IN25
addr[6] => Equal20.IN25
addr[6] => Equal21.IN25
addr[6] => Equal22.IN25
addr[6] => Equal23.IN25
addr[6] => Equal24.IN25
addr[7] => Equal1.IN24
addr[7] => Equal2.IN24
addr[7] => Equal3.IN24
addr[7] => Equal4.IN24
addr[7] => Equal5.IN24
addr[7] => Equal6.IN24
addr[7] => Equal7.IN24
addr[7] => Equal8.IN24
addr[7] => Equal9.IN24
addr[7] => Equal10.IN24
addr[7] => Equal11.IN24
addr[7] => Equal12.IN24
addr[7] => Equal13.IN24
addr[7] => Equal14.IN24
addr[7] => Equal15.IN24
addr[7] => Equal16.IN24
addr[7] => Equal17.IN24
addr[7] => Equal18.IN24
addr[7] => Equal19.IN24
addr[7] => Equal20.IN24
addr[7] => Equal21.IN24
addr[7] => Equal22.IN24
addr[7] => Equal23.IN24
addr[7] => Equal24.IN24
addr[8] => Equal1.IN23
addr[8] => Equal2.IN23
addr[8] => Equal3.IN23
addr[8] => Equal4.IN23
addr[8] => Equal5.IN23
addr[8] => Equal6.IN23
addr[8] => Equal7.IN23
addr[8] => Equal8.IN23
addr[8] => Equal9.IN23
addr[8] => Equal10.IN23
addr[8] => Equal11.IN23
addr[8] => Equal12.IN23
addr[8] => Equal13.IN23
addr[8] => Equal14.IN23
addr[8] => Equal15.IN23
addr[8] => Equal16.IN23
addr[8] => Equal17.IN23
addr[8] => Equal18.IN23
addr[8] => Equal19.IN23
addr[8] => Equal20.IN23
addr[8] => Equal21.IN23
addr[8] => Equal22.IN23
addr[8] => Equal23.IN23
addr[8] => Equal24.IN23
addr[9] => Equal1.IN22
addr[9] => Equal2.IN22
addr[9] => Equal3.IN22
addr[9] => Equal4.IN22
addr[9] => Equal5.IN22
addr[9] => Equal6.IN22
addr[9] => Equal7.IN22
addr[9] => Equal8.IN22
addr[9] => Equal9.IN22
addr[9] => Equal10.IN22
addr[9] => Equal11.IN22
addr[9] => Equal12.IN22
addr[9] => Equal13.IN22
addr[9] => Equal14.IN22
addr[9] => Equal15.IN22
addr[9] => Equal16.IN22
addr[9] => Equal17.IN22
addr[9] => Equal18.IN22
addr[9] => Equal19.IN22
addr[9] => Equal20.IN22
addr[9] => Equal21.IN22
addr[9] => Equal22.IN22
addr[9] => Equal23.IN22
addr[9] => Equal24.IN22
addr[10] => Equal1.IN21
addr[10] => Equal2.IN21
addr[10] => Equal3.IN21
addr[10] => Equal4.IN21
addr[10] => Equal5.IN21
addr[10] => Equal6.IN21
addr[10] => Equal7.IN21
addr[10] => Equal8.IN21
addr[10] => Equal9.IN21
addr[10] => Equal10.IN21
addr[10] => Equal11.IN21
addr[10] => Equal12.IN21
addr[10] => Equal13.IN21
addr[10] => Equal14.IN21
addr[10] => Equal15.IN21
addr[10] => Equal16.IN21
addr[10] => Equal17.IN21
addr[10] => Equal18.IN21
addr[10] => Equal19.IN21
addr[10] => Equal20.IN21
addr[10] => Equal21.IN21
addr[10] => Equal22.IN21
addr[10] => Equal23.IN21
addr[10] => Equal24.IN21
addr[11] => Equal1.IN20
addr[11] => Equal2.IN20
addr[11] => Equal3.IN20
addr[11] => Equal4.IN20
addr[11] => Equal5.IN20
addr[11] => Equal6.IN20
addr[11] => Equal7.IN20
addr[11] => Equal8.IN20
addr[11] => Equal9.IN20
addr[11] => Equal10.IN20
addr[11] => Equal11.IN20
addr[11] => Equal12.IN20
addr[11] => Equal13.IN20
addr[11] => Equal14.IN20
addr[11] => Equal15.IN20
addr[11] => Equal16.IN20
addr[11] => Equal17.IN20
addr[11] => Equal18.IN20
addr[11] => Equal19.IN20
addr[11] => Equal20.IN20
addr[11] => Equal21.IN20
addr[11] => Equal22.IN20
addr[11] => Equal23.IN20
addr[11] => Equal24.IN20
addr[12] => Equal1.IN19
addr[12] => Equal2.IN19
addr[12] => Equal3.IN19
addr[12] => Equal4.IN19
addr[12] => Equal5.IN19
addr[12] => Equal6.IN19
addr[12] => Equal7.IN19
addr[12] => Equal8.IN19
addr[12] => Equal9.IN19
addr[12] => Equal10.IN19
addr[12] => Equal11.IN19
addr[12] => Equal12.IN19
addr[12] => Equal13.IN19
addr[12] => Equal14.IN19
addr[12] => Equal15.IN19
addr[12] => Equal16.IN19
addr[12] => Equal17.IN19
addr[12] => Equal18.IN19
addr[12] => Equal19.IN19
addr[12] => Equal20.IN19
addr[12] => Equal21.IN19
addr[12] => Equal22.IN19
addr[12] => Equal23.IN19
addr[12] => Equal24.IN19
addr[13] => Equal1.IN18
addr[13] => Equal2.IN18
addr[13] => Equal3.IN18
addr[13] => Equal4.IN18
addr[13] => Equal5.IN18
addr[13] => Equal6.IN18
addr[13] => Equal7.IN18
addr[13] => Equal8.IN18
addr[13] => Equal9.IN18
addr[13] => Equal10.IN18
addr[13] => Equal11.IN18
addr[13] => Equal12.IN18
addr[13] => Equal13.IN18
addr[13] => Equal14.IN18
addr[13] => Equal15.IN18
addr[13] => Equal16.IN18
addr[13] => Equal17.IN18
addr[13] => Equal18.IN18
addr[13] => Equal19.IN18
addr[13] => Equal20.IN18
addr[13] => Equal21.IN18
addr[13] => Equal22.IN18
addr[13] => Equal23.IN18
addr[13] => Equal24.IN18
addr[14] => Equal1.IN17
addr[14] => Equal2.IN17
addr[14] => Equal3.IN17
addr[14] => Equal4.IN17
addr[14] => Equal5.IN17
addr[14] => Equal6.IN17
addr[14] => Equal7.IN17
addr[14] => Equal8.IN17
addr[14] => Equal9.IN17
addr[14] => Equal10.IN17
addr[14] => Equal11.IN17
addr[14] => Equal12.IN17
addr[14] => Equal13.IN17
addr[14] => Equal14.IN17
addr[14] => Equal15.IN17
addr[14] => Equal16.IN17
addr[14] => Equal17.IN17
addr[14] => Equal18.IN17
addr[14] => Equal19.IN17
addr[14] => Equal20.IN17
addr[14] => Equal21.IN17
addr[14] => Equal22.IN17
addr[14] => Equal23.IN17
addr[14] => Equal24.IN17
addr[15] => Equal1.IN16
addr[15] => Equal2.IN16
addr[15] => Equal3.IN16
addr[15] => Equal4.IN16
addr[15] => Equal5.IN16
addr[15] => Equal6.IN16
addr[15] => Equal7.IN16
addr[15] => Equal8.IN16
addr[15] => Equal9.IN16
addr[15] => Equal10.IN16
addr[15] => Equal11.IN16
addr[15] => Equal12.IN16
addr[15] => Equal13.IN16
addr[15] => Equal14.IN16
addr[15] => Equal15.IN16
addr[15] => Equal16.IN16
addr[15] => Equal17.IN16
addr[15] => Equal18.IN16
addr[15] => Equal19.IN16
addr[15] => Equal20.IN16
addr[15] => Equal21.IN16
addr[15] => Equal22.IN16
addr[15] => Equal23.IN16
addr[15] => Equal24.IN16
addr_rdy => ~NO_FANOUT~
data_miso_rdy => ~NO_FANOUT~
pow => pow_meta.DATAIN
fpga_buttons[0] => fpga_buttons_meta[0].DATAIN
fpga_buttons[1] => fpga_buttons_meta[1].DATAIN
fpga_buttons[2] => fpga_buttons_meta[2].DATAIN
fpga_buttons[3] => fpga_buttons_meta[3].DATAIN
fpga_buttons[4] => fpga_buttons_meta[4].DATAIN
fpga_buttons[5] => fpga_buttons_meta[5].DATAIN
fpga_buttons[6] => fpga_buttons_meta[6].DATAIN
fpga_buttons[7] => fpga_buttons_meta[7].DATAIN
drape_sw_state[0] => fpga_drape_sw_state_meta[0].DATAIN
drape_sw_state[1] => fpga_drape_sw_state_meta[1].DATAIN
drape_em_state[0] => fpga_drape_em_state_meta[0].DATAIN
drape_em_state[1] => fpga_drape_em_state_meta[1].DATAIN
drape_sensor[0] => fpga_drape_sensor_meta[0].DATAIN
drape_sensor[1] => fpga_drape_sensor_meta[1].DATAIN
drape_sensor[2] => fpga_drape_sensor_meta[2].DATAIN
drape_sensor[3] => fpga_drape_sensor_meta[3].DATAIN
drape_sensor[4] => fpga_drape_sensor_meta[4].DATAIN
drape_sensor[5] => fpga_drape_sensor_meta[5].DATAIN
drape_sensor[6] => fpga_drape_sensor_meta[8].DATAIN
drape_sensor[7] => fpga_drape_sensor_meta[9].DATAIN
drape_sensor[8] => fpga_drape_sensor_meta[10].DATAIN
drape_sensor[9] => fpga_drape_sensor_meta[11].DATAIN
drape_sensor[10] => fpga_drape_sensor_meta[12].DATAIN
drape_sensor[11] => fpga_drape_sensor_meta[13].DATAIN
right_drape_em_open <= fpga_electromagnet_reg[8].DB_MAX_OUTPUT_PORT_TYPE
left_drape_em_open <= fpga_electromagnet_reg[0].DB_MAX_OUTPUT_PORT_TYPE
wheel_home_sw[0] <= fpga_wheel_driver_out[16].DB_MAX_OUTPUT_PORT_TYPE
wheel_home_sw[1] <= fpga_wheel_driver_out[17].DB_MAX_OUTPUT_PORT_TYPE
wheel_home_sw[2] <= fpga_wheel_driver_out[18].DB_MAX_OUTPUT_PORT_TYPE
wheel_home_sw[3] <= fpga_wheel_driver_out[19].DB_MAX_OUTPUT_PORT_TYPE
wheel_reverse_sw[0] <= fpga_wheel_driver_out[12].DB_MAX_OUTPUT_PORT_TYPE
wheel_reverse_sw[1] <= fpga_wheel_driver_out[13].DB_MAX_OUTPUT_PORT_TYPE
wheel_reverse_sw[2] <= fpga_wheel_driver_out[14].DB_MAX_OUTPUT_PORT_TYPE
wheel_reverse_sw[3] <= fpga_wheel_driver_out[15].DB_MAX_OUTPUT_PORT_TYPE
wheel_forward_sw[0] <= fpga_wheel_driver_out[8].DB_MAX_OUTPUT_PORT_TYPE
wheel_forward_sw[1] <= fpga_wheel_driver_out[9].DB_MAX_OUTPUT_PORT_TYPE
wheel_forward_sw[2] <= fpga_wheel_driver_out[10].DB_MAX_OUTPUT_PORT_TYPE
wheel_forward_sw[3] <= fpga_wheel_driver_out[11].DB_MAX_OUTPUT_PORT_TYPE
wheel_driver_di[0] <= fpga_wheel_driver_out[0].DB_MAX_OUTPUT_PORT_TYPE
wheel_driver_di[1] <= fpga_wheel_driver_out[1].DB_MAX_OUTPUT_PORT_TYPE
wheel_driver_di[2] <= fpga_wheel_driver_out[2].DB_MAX_OUTPUT_PORT_TYPE
wheel_driver_di[3] <= fpga_wheel_driver_out[3].DB_MAX_OUTPUT_PORT_TYPE
wheel_driver_di[4] <= fpga_wheel_driver_out[4].DB_MAX_OUTPUT_PORT_TYPE
wheel_driver_di[5] <= fpga_wheel_driver_out[5].DB_MAX_OUTPUT_PORT_TYPE
wheel_driver_di[6] <= fpga_wheel_driver_out[6].DB_MAX_OUTPUT_PORT_TYPE
wheel_driver_di[7] <= fpga_wheel_driver_out[7].DB_MAX_OUTPUT_PORT_TYPE
wheel_driver_do[0] => fpga_wheel_driver_do_meta[0].DATAIN
wheel_driver_do[1] => fpga_wheel_driver_do_meta[1].DATAIN
wheel_driver_do[2] => fpga_wheel_driver_do_meta[2].DATAIN
wheel_driver_do[3] => fpga_wheel_driver_do_meta[3].DATAIN
wheel_driver_rst <= fpga_wheel_driver_abrt_reg[1].DB_MAX_OUTPUT_PORT_TYPE
wheel_driver_abrt <= fpga_wheel_driver_abrt_reg[0].DB_MAX_OUTPUT_PORT_TYPE
wheel_sensor[0] => fpga_wheel_sensor_meta[0].DATAIN
wheel_sensor[1] => fpga_wheel_sensor_meta[1].DATAIN
wheel_sensor[2] => fpga_wheel_sensor_meta[2].DATAIN
wheel_sensor[3] => fpga_wheel_sensor_meta[3].DATAIN
wheel_sensor[4] => fpga_wheel_sensor_meta[4].DATAIN
wheel_sensor[5] => fpga_wheel_sensor_meta[5].DATAIN
wheel_sensor[6] => fpga_wheel_sensor_meta[6].DATAIN
wheel_sensor[7] => fpga_wheel_sensor_meta[7].DATAIN
wheel_sensor[8] => fpga_wheel_sensor_meta[8].DATAIN
wheel_sensor[9] => fpga_wheel_sensor_meta[9].DATAIN
wheel_sensor[10] => fpga_wheel_sensor_meta[10].DATAIN
wheel_sensor[11] => fpga_wheel_sensor_meta[11].DATAIN
wheel_sensor[12] => fpga_wheel_sensor_meta[12].DATAIN
wheel_sensor[13] => fpga_wheel_sensor_meta[13].DATAIN
wheel_sensor[14] => fpga_wheel_sensor_meta[14].DATAIN
wheel_sensor[15] => fpga_wheel_sensor_meta[15].DATAIN
wheel_sensor[16] => fpga_wheel_sensor_meta[16].DATAIN
wheel_sensor[17] => fpga_wheel_sensor_meta[17].DATAIN
wheel_sensor[18] => fpga_wheel_sensor_meta[18].DATAIN
wheel_sensor[19] => fpga_wheel_sensor_meta[19].DATAIN
wheel_sensor[20] => fpga_wheel_sensor_meta[20].DATAIN
wheel_sensor[21] => fpga_wheel_sensor_meta[21].DATAIN
wheel_sensor[22] => fpga_wheel_sensor_meta[22].DATAIN
wheel_sensor[23] => fpga_wheel_sensor_meta[23].DATAIN
fpga_buttons_led_reg[0] <= fpga_buttons_led_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[1] <= fpga_buttons_led_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[2] <= fpga_buttons_led_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[3] <= fpga_buttons_led_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[4] <= fpga_buttons_led_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[5] <= fpga_buttons_led_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[6] <= fpga_buttons_led_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[7] <= fpga_buttons_led_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[8] <= fpga_buttons_led_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[9] <= fpga_buttons_led_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[10] <= fpga_buttons_led_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[11] <= fpga_buttons_led_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[12] <= fpga_buttons_led_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[13] <= fpga_buttons_led_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[14] <= fpga_buttons_led_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[15] <= fpga_buttons_led_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[16] <= fpga_buttons_led_reg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[17] <= fpga_buttons_led_reg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[18] <= fpga_buttons_led_reg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[19] <= fpga_buttons_led_reg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[20] <= fpga_buttons_led_reg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[21] <= fpga_buttons_led_reg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[22] <= fpga_buttons_led_reg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[23] <= fpga_buttons_led_reg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[24] <= fpga_buttons_led_reg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[25] <= fpga_buttons_led_reg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[26] <= fpga_buttons_led_reg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[27] <= fpga_buttons_led_reg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[28] <= fpga_buttons_led_reg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[29] <= fpga_buttons_led_reg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[30] <= fpga_buttons_led_reg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fpga_buttons_led_reg[31] <= fpga_buttons_led_reg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
diag_activation <= diag_activation.DB_MAX_OUTPUT_PORT_TYPE
estop_open <= fpga_estop_open_reg[0].DB_MAX_OUTPUT_PORT_TYPE
estop_status => ~NO_FANOUT~
diagnostic_led[0] <= fpga_diagnostic_led_reg[0].DB_MAX_OUTPUT_PORT_TYPE
diagnostic_led[1] <= fpga_diagnostic_led_reg[1].DB_MAX_OUTPUT_PORT_TYPE
diagnostic_led[2] <= fpga_diagnostic_led_reg[2].DB_MAX_OUTPUT_PORT_TYPE
diagnostic_led[3] <= fpga_diagnostic_led_reg[3].DB_MAX_OUTPUT_PORT_TYPE
diagnostic_led[4] <= fpga_diagnostic_led_reg[4].DB_MAX_OUTPUT_PORT_TYPE
diagnostic_led[5] <= fpga_diagnostic_led_reg[5].DB_MAX_OUTPUT_PORT_TYPE
diagnostic_led[6] <= fpga_diagnostic_led_reg[6].DB_MAX_OUTPUT_PORT_TYPE
diagnostic_led[7] <= fpga_diagnostic_led_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sp2_single_ended_2_3[0] <= sp2_single_ended_2_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp2_single_ended_2_3[1] <= sp2_single_ended_2_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp2_single_ended_1_0[0] => spare_in_meta[6].DATAIN
sp2_single_ended_1_0[1] => spare_in_meta[7].DATAIN
sp2_analog_switch[0] <= sp2_analog_switch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp2_analog_switch[1] <= sp2_analog_switch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp2_analog_switch[2] <= sp2_analog_switch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp2_diff_pair_2_3[0] <= sp2_diff_pair_2_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp2_diff_pair_2_3[1] <= sp2_diff_pair_2_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp2_diff_pair_1_0[0] => spare_in_meta[4].DATAIN
sp2_diff_pair_1_0[1] => spare_in_meta[5].DATAIN
sp1_single_ended_2_3[0] <= sp1_single_ended_2_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp1_single_ended_2_3[1] <= sp1_single_ended_2_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp1_single_ended_1_0[0] => spare_in_meta[2].DATAIN
sp1_single_ended_1_0[1] => spare_in_meta[3].DATAIN
sp1_analog_switch[0] <= sp1_analog_switch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp1_analog_switch[1] <= sp1_analog_switch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp1_analog_switch[2] <= sp1_analog_switch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp1_diff_pair_2_3[0] <= sp1_diff_pair_2_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp1_diff_pair_2_3[1] <= sp1_diff_pair_2_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sp1_diff_pair_1_0[0] => spare_in_meta[0].DATAIN
sp1_diff_pair_1_0[1] => spare_in_meta[1].DATAIN
right_spare_diff_2 <= right_spare_diff_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_spare_diff_1 => in_4mb_spare_meta[1].DATAIN
left_spare_diff_2 <= left_spare_diff_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_spare_diff_1 => in_4mb_spare_meta[0].DATAIN
wheel_rod_sensor[0] => fpga_wheel_rod_sensor_meta[0].DATAIN
wheel_rod_sensor[1] => fpga_wheel_rod_sensor_meta[1].DATAIN
wheel_rod_sensor[2] => fpga_wheel_rod_sensor_meta[2].DATAIN
wheel_rod_sensor[3] => fpga_wheel_rod_sensor_meta[3].DATAIN
fan1_tacho => fan1_tacho_meta.DATAIN
fan1_pwm <= fan1_pwm~reg0.DB_MAX_OUTPUT_PORT_TYPE
fan2_tacho => fan2_tacho_meta.DATAIN
fan2_pwm <= fan2_pwm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RCB_FPGA|pll2:inst5
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|RCB_FPGA|pll2:inst5|altpll:altpll_component
inclk[0] => pll2_altpll:auto_generated.inclk[0]
inclk[1] => pll2_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|RCB_FPGA|pll2:inst5|altpll:altpll_component|pll2_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


