0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Single Port Ram/Single Port Ram.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Single Port Ram/Single Port Ram.srcs/sim_1/new/tb_Version1.v,1756885447,verilog,,,,tb_Version1,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Single Port Ram/Single Port Ram.srcs/sources_1/new/Version1.v,1756885287,verilog,,C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Single Port Ram/Single Port Ram.srcs/sim_1/new/tb_Version1.v,,Version1,,,,,,,,
