

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_layer_loop_1'
================================================================
* Date:           Sun Sep 28 11:43:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2315|     2315|  23.150 us|  23.150 us|  2315|  2315|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer_loop_1  |     2313|     2313|        13|          3|          1|   768|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     119|    -|
|Register         |        -|     -|     215|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     215|     181|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln271_fu_109_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln271_fu_103_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          21|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7              |   9|          2|   10|         20|
    |ap_sig_allocacmp_var_load_1       |   9|          2|   32|         64|
    |i_fu_48                           |   9|          2|   10|         20|
    |var_fu_44                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 119|         26|   92|        186|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |diff_reg_172                      |  32|   0|   32|          0|
    |i_fu_48                           |  10|   0|   10|          0|
    |icmp_ln271_reg_158                |   1|   0|    1|          0|
    |mul_i_reg_178                     |  32|   0|   32|          0|
    |var_fu_44                         |  32|   0|   32|          0|
    |xt_load_reg_167                   |  32|   0|   32|          0|
    |icmp_ln271_reg_158                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 215|  32|  152|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1370_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1370_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1370_p_opcode  |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1370_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1370_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1847_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1847_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1847_p_opcode  |  out|    2|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1847_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1847_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1376_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1376_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1376_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|grp_fu_1376_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_layer_loop_1|  return value|
|mean                  |   in|   32|     ap_none|                                          mean|        scalar|
|var_1_out             |  out|   32|      ap_vld|                                     var_1_out|       pointer|
|var_1_out_ap_vld      |  out|    1|      ap_vld|                                     var_1_out|       pointer|
|xt_address0           |  out|   10|   ap_memory|                                            xt|         array|
|xt_ce0                |  out|    1|   ap_memory|                                            xt|         array|
|xt_q0                 |   in|   32|   ap_memory|                                            xt|         array|
+----------------------+-----+-----+------------+----------------------------------------------+--------------+

