vlsi design and verification of the imagine processor vlsi design and verification of the imagine processor brucek khailany william j dally andrew chang ujval j kapasi jinyung namkoong and brian towles stanford university computer systems laboratory to appear in the proceedings of international conference on computer design september 16 18 2002 freiburg germany abstract the imagine stream processor is a 21 million transistor chip implemented by a collaboration between stanford unversity and texas instruments in a 1.5 v 0.15 micron process with five layers of aluminum metal the vlsi design clocking and verification methodologies for the imagine processor are presented these methodologies enabled a small team of graduate students with limited resources to design a high performance media processor in a modern asic flow paper adobe pdf format 257k brucek khailany
