vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_12_0/sim/design_1_axi_gpio_12_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_1/sim/design_1_axi_gpio_2_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_2/sim/design_1_axi_gpio_2_2.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_3/sim/design_1_axi_gpio_2_3.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_4/sim/design_1_axi_gpio_2_4.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_5/sim/design_1_axi_gpio_2_5.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_6/sim/design_1_axi_gpio_2_6.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_7/sim/design_1_axi_gpio_2_7.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_8/sim/design_1_axi_gpio_2_8.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_9/sim/design_1_axi_gpio_2_9.vhd" \
"../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" \

nosort
