{:input (genetic.crossover/dumb-crossover 1185955694 (genetic.mutation/change-constant-value 186582993 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 652428994 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_11 , \\wire1_:missing , wire2_18, \\wire:missing_edge , \\wire23_:missing_33 , wire25_41);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_11 ;\n  wire \\wire0_:missing_11 ;\n  wire \\wire10_:missing ;\n  wire wire13_17;\n  wire \\wire13_:missing_14_19 ;\n  wire \\wire14_:missing ;\n  wire wire15;\n  wire wire18_41;\n  wire wire19_41;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20;\n  wire wire21;\n  input \\wire23_:missing_33 ;\n  wire \\wire23_:missing_33 ;\n  output wire25_41;\n  wire wire25_41;\n  wire wire26_41;\n  wire \\wire26_:missing ;\n  wire wire27_41;\n  wire \\wire27_:missing ;\n  wire wire28_36;\n  wire wire28_41_42;\n  wire wire29_41;\n  wire \\wire29_:missing ;\n  output wire2_18;\n  wire wire2_18;\n  wire wire30_41;\n  wire \\wire30_:missing ;\n  wire \\wire31_41_:missing ;\n  wire \\wire31_:missing ;\n  wire \\wire32_:missing ;\n  wire \\wire34_:missing ;\n  wire wire37;\n  wire wire39_42;\n  wire \\wire3_15_:missing ;\n  wire wire40;\n  wire \\wire4_:missing ;\n  wire wire5_11;\n  wire \\wire5_:missing ;\n  wire wire6_12;\n  wire \\wire6_:missing ;\n  wire wire7_10_11_12;\n  wire wire7_16;\n  wire \\wire7_32_:missing_33 ;\n  wire wire7_35;\n  wire \\wire7_37_:missing_41 ;\n  wire wire7_38;\n  wire \\wire7_41_:missing ;\n  wire \\wire7_:missing_12 ;\n  wire \\wire7_:missing_20 ;\n  wire \\wire7_:missing_40 ;\n  wire wire8_41;\n  wire wire9_21;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_34_19 ;\n  wire \\wire:missing_34_35 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_39 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire4_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire13_17 = 4'h6 >> { \\wire13_:missing_14_19 , \\wire13_:missing_14_19  };\n  assign \\wire14_:missing  = 4'h8 >> { \\wire13_:missing_14_19 , \\wire13_:missing_14_19  };\n  assign \\wire26_:missing  = 2'h1 >> wire26_41;\n  assign \\wire5_:missing  = 2'h1 >> wire5_11;\n  assign \\wire27_:missing  = 2'h1 >> wire27_41;\n  assign wire28_36 = 2'h1 >> wire28_41_42;\n  assign \\wire29_:missing  = 2'h1 >> wire29_41;\n  assign \\wire30_:missing  = 2'h1 >> wire30_41;\n  assign \\wire31_:missing  = 2'h1 >> \\wire31_41_:missing ;\n  assign \\wire32_:missing  = 4'h6 >> { \\wire:missing_edge , \\wire7_32_:missing_33  };\n  assign \\wire:missing_33  = 4'h8 >> { \\wire23_:missing_33 , \\wire7_32_:missing_33  };\n  assign \\wire34_:missing  = 4'h8 >> { \\wire:missing_34_19 , \\wire:missing_34_35  };\n  assign \\wire6_:missing  = 2'h1 >> wire6_12;\n  assign wire40 = 2'hx >> \\wire7_:missing_40 ;\n  assign wire7_10_11_12 = 2'h1 >> \\wire7_41_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire8_41;\n  assign wire9_21 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire10_:missing  = 4'h6 >> { wire7_10_11_12, \\wire:missing_edge  };\n  assign wire5_11 = 4'h8 >> { wire7_10_11_12, \\wire0_:missing_11  };\n  assign wire6_12 = 4'h8 >> { wire7_10_11_12, \\wire7_:missing_12  };\n  assign \\wire3_15_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire39_42 = wire28_41_42;\n  assign wire8_41 = \\wire7_37_:missing_41 ;\n  assign \\wire:missing_39  = wire39_42;\n  assign \\wire:missing_38  = wire7_38;\n  assign wire37 = \\wire7_37_:missing_41 ;\n  assign \\wire:missing_edge  = wire28_36;\n  assign \\wire:missing_34_35  = wire7_35;\n  assign wire21 = wire9_21;\n  assign wire20 = \\wire7_:missing_20 ;\n  assign \\wire13_:missing_14_19  = wire19_41;\n  assign wire2_18 = wire18_41;\n  assign \\wire:missing_17  = wire13_17;\n  assign \\wire:missing_16  = wire7_16;\n  assign wire15 = \\wire3_15_:missing ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:3.1-105.10\" *)\nmodule postsynth(\\wire0_:missing_11 , \\wire1_:missing , wire2_18, \\wire:missing_edge , \\wire23_:missing_33 , wire25_41);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:5.9-5.27\" *)\n  input \\wire0_:missing_11 ;\n  wire \\wire0_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:11.8-11.14\" *)\n  wire wire15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:12.8-12.17\" *)\n  wire wire18_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:14.9-14.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:18.9-18.28\" *)\n  input \\wire23_:missing_33 ;\n  wire \\wire23_:missing_33 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:20.10-20.19\" *)\n  output wire25_41;\n  wire wire25_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:26.8-26.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire28_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:30.10-30.18\" *)\n  output wire2_18;\n  wire wire2_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:40.8-40.26\" *)\n  wire \\wire3_15_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99F0CBA1.v:66.9-66.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire15 = 1'h0;\n  assign wire18_41 = 1'hx;\n  assign wire25_41 = 1'hx;\n  assign wire28_36 = \\wire:missing_edge ;\n  assign wire2_18 = 1'hx;\n  assign \\wire3_15_:missing  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf/src/top.v'.\nSBY  1:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] Copy '/tmp/fuzzmount2DDF5D8C/99F0CBA1.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf/src/99F0CBA1.v'.\nSBY  1:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] Copy '/tmp/fuzzmount2DDF5D8C/99F0CBA1.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf/src/99F0CBA1.post.v'.\nSBY  1:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] engine_0: abc pdr\nSBY  1:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:50:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] base: Warning: Wire presynth.\\wire2_18 is used but has no driver.\nSBY  1:50:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] base: Warning: Wire presynth.\\wire25_41 is used but has no driver.\nSBY  1:50:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] base: finished (returncode=0)\nSBY  1:50:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:50:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] aig: Warning: Wire presynth.\\wire2_18 is used but has no driver.\nSBY  1:50:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] aig: Warning: Wire presynth.\\wire25_41 is used but has no driver.\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] aig: finished (returncode=0)\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] engine_0: Warning: The network has no constraints.\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.03 sec\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] engine_0: finished (returncode=0)\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] engine_0: Status returned by engine: FAIL\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf'.\nSBY  1:50:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpa0ujwlzf] DONE (FAIL, rc=2)\n", :err ""}}}