// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_i2_AWVALID,
        m_axi_i2_AWREADY,
        m_axi_i2_AWADDR,
        m_axi_i2_AWID,
        m_axi_i2_AWLEN,
        m_axi_i2_AWSIZE,
        m_axi_i2_AWBURST,
        m_axi_i2_AWLOCK,
        m_axi_i2_AWCACHE,
        m_axi_i2_AWPROT,
        m_axi_i2_AWQOS,
        m_axi_i2_AWREGION,
        m_axi_i2_AWUSER,
        m_axi_i2_WVALID,
        m_axi_i2_WREADY,
        m_axi_i2_WDATA,
        m_axi_i2_WSTRB,
        m_axi_i2_WLAST,
        m_axi_i2_WID,
        m_axi_i2_WUSER,
        m_axi_i2_ARVALID,
        m_axi_i2_ARREADY,
        m_axi_i2_ARADDR,
        m_axi_i2_ARID,
        m_axi_i2_ARLEN,
        m_axi_i2_ARSIZE,
        m_axi_i2_ARBURST,
        m_axi_i2_ARLOCK,
        m_axi_i2_ARCACHE,
        m_axi_i2_ARPROT,
        m_axi_i2_ARQOS,
        m_axi_i2_ARREGION,
        m_axi_i2_ARUSER,
        m_axi_i2_RVALID,
        m_axi_i2_RREADY,
        m_axi_i2_RDATA,
        m_axi_i2_RLAST,
        m_axi_i2_RID,
        m_axi_i2_RFIFONUM,
        m_axi_i2_RUSER,
        m_axi_i2_RRESP,
        m_axi_i2_BVALID,
        m_axi_i2_BREADY,
        m_axi_i2_BRESP,
        m_axi_i2_BID,
        m_axi_i2_BUSER,
        input_ftmap,
        m_axi_w2_AWVALID,
        m_axi_w2_AWREADY,
        m_axi_w2_AWADDR,
        m_axi_w2_AWID,
        m_axi_w2_AWLEN,
        m_axi_w2_AWSIZE,
        m_axi_w2_AWBURST,
        m_axi_w2_AWLOCK,
        m_axi_w2_AWCACHE,
        m_axi_w2_AWPROT,
        m_axi_w2_AWQOS,
        m_axi_w2_AWREGION,
        m_axi_w2_AWUSER,
        m_axi_w2_WVALID,
        m_axi_w2_WREADY,
        m_axi_w2_WDATA,
        m_axi_w2_WSTRB,
        m_axi_w2_WLAST,
        m_axi_w2_WID,
        m_axi_w2_WUSER,
        m_axi_w2_ARVALID,
        m_axi_w2_ARREADY,
        m_axi_w2_ARADDR,
        m_axi_w2_ARID,
        m_axi_w2_ARLEN,
        m_axi_w2_ARSIZE,
        m_axi_w2_ARBURST,
        m_axi_w2_ARLOCK,
        m_axi_w2_ARCACHE,
        m_axi_w2_ARPROT,
        m_axi_w2_ARQOS,
        m_axi_w2_ARREGION,
        m_axi_w2_ARUSER,
        m_axi_w2_RVALID,
        m_axi_w2_RREADY,
        m_axi_w2_RDATA,
        m_axi_w2_RLAST,
        m_axi_w2_RID,
        m_axi_w2_RFIFONUM,
        m_axi_w2_RUSER,
        m_axi_w2_RRESP,
        m_axi_w2_BVALID,
        m_axi_w2_BREADY,
        m_axi_w2_BRESP,
        m_axi_w2_BID,
        m_axi_w2_BUSER,
        conv2_weights,
        conv2_biases_address0,
        conv2_biases_ce0,
        conv2_biases_q0,
        m_axi_i3_AWVALID,
        m_axi_i3_AWREADY,
        m_axi_i3_AWADDR,
        m_axi_i3_AWID,
        m_axi_i3_AWLEN,
        m_axi_i3_AWSIZE,
        m_axi_i3_AWBURST,
        m_axi_i3_AWLOCK,
        m_axi_i3_AWCACHE,
        m_axi_i3_AWPROT,
        m_axi_i3_AWQOS,
        m_axi_i3_AWREGION,
        m_axi_i3_AWUSER,
        m_axi_i3_WVALID,
        m_axi_i3_WREADY,
        m_axi_i3_WDATA,
        m_axi_i3_WSTRB,
        m_axi_i3_WLAST,
        m_axi_i3_WID,
        m_axi_i3_WUSER,
        m_axi_i3_ARVALID,
        m_axi_i3_ARREADY,
        m_axi_i3_ARADDR,
        m_axi_i3_ARID,
        m_axi_i3_ARLEN,
        m_axi_i3_ARSIZE,
        m_axi_i3_ARBURST,
        m_axi_i3_ARLOCK,
        m_axi_i3_ARCACHE,
        m_axi_i3_ARPROT,
        m_axi_i3_ARQOS,
        m_axi_i3_ARREGION,
        m_axi_i3_ARUSER,
        m_axi_i3_RVALID,
        m_axi_i3_RREADY,
        m_axi_i3_RDATA,
        m_axi_i3_RLAST,
        m_axi_i3_RID,
        m_axi_i3_RFIFONUM,
        m_axi_i3_RUSER,
        m_axi_i3_RRESP,
        m_axi_i3_BVALID,
        m_axi_i3_BREADY,
        m_axi_i3_BRESP,
        m_axi_i3_BID,
        m_axi_i3_BUSER,
        output_ftmap,
        grp_fu_416_p_din0,
        grp_fu_416_p_din1,
        grp_fu_416_p_opcode,
        grp_fu_416_p_dout0,
        grp_fu_416_p_ce,
        grp_fu_432_p_din0,
        grp_fu_432_p_din1,
        grp_fu_432_p_dout0,
        grp_fu_432_p_ce,
        grp_fu_444_p_din0,
        grp_fu_444_p_din1,
        grp_fu_444_p_opcode,
        grp_fu_444_p_dout0,
        grp_fu_444_p_ce
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_state5 = 40'd16;
parameter    ap_ST_fsm_state6 = 40'd32;
parameter    ap_ST_fsm_state7 = 40'd64;
parameter    ap_ST_fsm_state8 = 40'd128;
parameter    ap_ST_fsm_state9 = 40'd256;
parameter    ap_ST_fsm_state10 = 40'd512;
parameter    ap_ST_fsm_state11 = 40'd1024;
parameter    ap_ST_fsm_state12 = 40'd2048;
parameter    ap_ST_fsm_state13 = 40'd4096;
parameter    ap_ST_fsm_state14 = 40'd8192;
parameter    ap_ST_fsm_state15 = 40'd16384;
parameter    ap_ST_fsm_state16 = 40'd32768;
parameter    ap_ST_fsm_state17 = 40'd65536;
parameter    ap_ST_fsm_state18 = 40'd131072;
parameter    ap_ST_fsm_state19 = 40'd262144;
parameter    ap_ST_fsm_state20 = 40'd524288;
parameter    ap_ST_fsm_state21 = 40'd1048576;
parameter    ap_ST_fsm_state22 = 40'd2097152;
parameter    ap_ST_fsm_state23 = 40'd4194304;
parameter    ap_ST_fsm_state24 = 40'd8388608;
parameter    ap_ST_fsm_state25 = 40'd16777216;
parameter    ap_ST_fsm_state26 = 40'd33554432;
parameter    ap_ST_fsm_state27 = 40'd67108864;
parameter    ap_ST_fsm_state28 = 40'd134217728;
parameter    ap_ST_fsm_state29 = 40'd268435456;
parameter    ap_ST_fsm_state30 = 40'd536870912;
parameter    ap_ST_fsm_state31 = 40'd1073741824;
parameter    ap_ST_fsm_state32 = 40'd2147483648;
parameter    ap_ST_fsm_state33 = 40'd4294967296;
parameter    ap_ST_fsm_state34 = 40'd8589934592;
parameter    ap_ST_fsm_state35 = 40'd17179869184;
parameter    ap_ST_fsm_state36 = 40'd34359738368;
parameter    ap_ST_fsm_state37 = 40'd68719476736;
parameter    ap_ST_fsm_state38 = 40'd137438953472;
parameter    ap_ST_fsm_state39 = 40'd274877906944;
parameter    ap_ST_fsm_state40 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_i2_AWVALID;
input   m_axi_i2_AWREADY;
output  [63:0] m_axi_i2_AWADDR;
output  [0:0] m_axi_i2_AWID;
output  [31:0] m_axi_i2_AWLEN;
output  [2:0] m_axi_i2_AWSIZE;
output  [1:0] m_axi_i2_AWBURST;
output  [1:0] m_axi_i2_AWLOCK;
output  [3:0] m_axi_i2_AWCACHE;
output  [2:0] m_axi_i2_AWPROT;
output  [3:0] m_axi_i2_AWQOS;
output  [3:0] m_axi_i2_AWREGION;
output  [0:0] m_axi_i2_AWUSER;
output   m_axi_i2_WVALID;
input   m_axi_i2_WREADY;
output  [31:0] m_axi_i2_WDATA;
output  [3:0] m_axi_i2_WSTRB;
output   m_axi_i2_WLAST;
output  [0:0] m_axi_i2_WID;
output  [0:0] m_axi_i2_WUSER;
output   m_axi_i2_ARVALID;
input   m_axi_i2_ARREADY;
output  [63:0] m_axi_i2_ARADDR;
output  [0:0] m_axi_i2_ARID;
output  [31:0] m_axi_i2_ARLEN;
output  [2:0] m_axi_i2_ARSIZE;
output  [1:0] m_axi_i2_ARBURST;
output  [1:0] m_axi_i2_ARLOCK;
output  [3:0] m_axi_i2_ARCACHE;
output  [2:0] m_axi_i2_ARPROT;
output  [3:0] m_axi_i2_ARQOS;
output  [3:0] m_axi_i2_ARREGION;
output  [0:0] m_axi_i2_ARUSER;
input   m_axi_i2_RVALID;
output   m_axi_i2_RREADY;
input  [31:0] m_axi_i2_RDATA;
input   m_axi_i2_RLAST;
input  [0:0] m_axi_i2_RID;
input  [12:0] m_axi_i2_RFIFONUM;
input  [0:0] m_axi_i2_RUSER;
input  [1:0] m_axi_i2_RRESP;
input   m_axi_i2_BVALID;
output   m_axi_i2_BREADY;
input  [1:0] m_axi_i2_BRESP;
input  [0:0] m_axi_i2_BID;
input  [0:0] m_axi_i2_BUSER;
input  [63:0] input_ftmap;
output   m_axi_w2_AWVALID;
input   m_axi_w2_AWREADY;
output  [63:0] m_axi_w2_AWADDR;
output  [0:0] m_axi_w2_AWID;
output  [31:0] m_axi_w2_AWLEN;
output  [2:0] m_axi_w2_AWSIZE;
output  [1:0] m_axi_w2_AWBURST;
output  [1:0] m_axi_w2_AWLOCK;
output  [3:0] m_axi_w2_AWCACHE;
output  [2:0] m_axi_w2_AWPROT;
output  [3:0] m_axi_w2_AWQOS;
output  [3:0] m_axi_w2_AWREGION;
output  [0:0] m_axi_w2_AWUSER;
output   m_axi_w2_WVALID;
input   m_axi_w2_WREADY;
output  [31:0] m_axi_w2_WDATA;
output  [3:0] m_axi_w2_WSTRB;
output   m_axi_w2_WLAST;
output  [0:0] m_axi_w2_WID;
output  [0:0] m_axi_w2_WUSER;
output   m_axi_w2_ARVALID;
input   m_axi_w2_ARREADY;
output  [63:0] m_axi_w2_ARADDR;
output  [0:0] m_axi_w2_ARID;
output  [31:0] m_axi_w2_ARLEN;
output  [2:0] m_axi_w2_ARSIZE;
output  [1:0] m_axi_w2_ARBURST;
output  [1:0] m_axi_w2_ARLOCK;
output  [3:0] m_axi_w2_ARCACHE;
output  [2:0] m_axi_w2_ARPROT;
output  [3:0] m_axi_w2_ARQOS;
output  [3:0] m_axi_w2_ARREGION;
output  [0:0] m_axi_w2_ARUSER;
input   m_axi_w2_RVALID;
output   m_axi_w2_RREADY;
input  [31:0] m_axi_w2_RDATA;
input   m_axi_w2_RLAST;
input  [0:0] m_axi_w2_RID;
input  [12:0] m_axi_w2_RFIFONUM;
input  [0:0] m_axi_w2_RUSER;
input  [1:0] m_axi_w2_RRESP;
input   m_axi_w2_BVALID;
output   m_axi_w2_BREADY;
input  [1:0] m_axi_w2_BRESP;
input  [0:0] m_axi_w2_BID;
input  [0:0] m_axi_w2_BUSER;
input  [63:0] conv2_weights;
output  [4:0] conv2_biases_address0;
output   conv2_biases_ce0;
input  [31:0] conv2_biases_q0;
output   m_axi_i3_AWVALID;
input   m_axi_i3_AWREADY;
output  [63:0] m_axi_i3_AWADDR;
output  [0:0] m_axi_i3_AWID;
output  [31:0] m_axi_i3_AWLEN;
output  [2:0] m_axi_i3_AWSIZE;
output  [1:0] m_axi_i3_AWBURST;
output  [1:0] m_axi_i3_AWLOCK;
output  [3:0] m_axi_i3_AWCACHE;
output  [2:0] m_axi_i3_AWPROT;
output  [3:0] m_axi_i3_AWQOS;
output  [3:0] m_axi_i3_AWREGION;
output  [0:0] m_axi_i3_AWUSER;
output   m_axi_i3_WVALID;
input   m_axi_i3_WREADY;
output  [31:0] m_axi_i3_WDATA;
output  [3:0] m_axi_i3_WSTRB;
output   m_axi_i3_WLAST;
output  [0:0] m_axi_i3_WID;
output  [0:0] m_axi_i3_WUSER;
output   m_axi_i3_ARVALID;
input   m_axi_i3_ARREADY;
output  [63:0] m_axi_i3_ARADDR;
output  [0:0] m_axi_i3_ARID;
output  [31:0] m_axi_i3_ARLEN;
output  [2:0] m_axi_i3_ARSIZE;
output  [1:0] m_axi_i3_ARBURST;
output  [1:0] m_axi_i3_ARLOCK;
output  [3:0] m_axi_i3_ARCACHE;
output  [2:0] m_axi_i3_ARPROT;
output  [3:0] m_axi_i3_ARQOS;
output  [3:0] m_axi_i3_ARREGION;
output  [0:0] m_axi_i3_ARUSER;
input   m_axi_i3_RVALID;
output   m_axi_i3_RREADY;
input  [31:0] m_axi_i3_RDATA;
input   m_axi_i3_RLAST;
input  [0:0] m_axi_i3_RID;
input  [12:0] m_axi_i3_RFIFONUM;
input  [0:0] m_axi_i3_RUSER;
input  [1:0] m_axi_i3_RRESP;
input   m_axi_i3_BVALID;
output   m_axi_i3_BREADY;
input  [1:0] m_axi_i3_BRESP;
input  [0:0] m_axi_i3_BID;
input  [0:0] m_axi_i3_BUSER;
input  [63:0] output_ftmap;
output  [31:0] grp_fu_416_p_din0;
output  [31:0] grp_fu_416_p_din1;
output  [1:0] grp_fu_416_p_opcode;
input  [31:0] grp_fu_416_p_dout0;
output   grp_fu_416_p_ce;
output  [31:0] grp_fu_432_p_din0;
output  [31:0] grp_fu_432_p_din1;
input  [31:0] grp_fu_432_p_dout0;
output   grp_fu_432_p_ce;
output  [31:0] grp_fu_444_p_din0;
output  [31:0] grp_fu_444_p_din1;
output  [4:0] grp_fu_444_p_opcode;
input  [0:0] grp_fu_444_p_dout0;
output   grp_fu_444_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_i2_ARVALID;
reg m_axi_i2_RREADY;
reg m_axi_w2_ARVALID;
reg[63:0] m_axi_w2_ARADDR;
reg[0:0] m_axi_w2_ARID;
reg[31:0] m_axi_w2_ARLEN;
reg[2:0] m_axi_w2_ARSIZE;
reg[1:0] m_axi_w2_ARBURST;
reg[1:0] m_axi_w2_ARLOCK;
reg[3:0] m_axi_w2_ARCACHE;
reg[2:0] m_axi_w2_ARPROT;
reg[3:0] m_axi_w2_ARQOS;
reg[3:0] m_axi_w2_ARREGION;
reg[0:0] m_axi_w2_ARUSER;
reg m_axi_w2_RREADY;
reg conv2_biases_ce0;
reg m_axi_i3_AWVALID;
reg[63:0] m_axi_i3_AWADDR;
reg[0:0] m_axi_i3_AWID;
reg[31:0] m_axi_i3_AWLEN;
reg[2:0] m_axi_i3_AWSIZE;
reg[1:0] m_axi_i3_AWBURST;
reg[1:0] m_axi_i3_AWLOCK;
reg[3:0] m_axi_i3_AWCACHE;
reg[2:0] m_axi_i3_AWPROT;
reg[3:0] m_axi_i3_AWQOS;
reg[3:0] m_axi_i3_AWREGION;
reg[0:0] m_axi_i3_AWUSER;
reg m_axi_i3_WVALID;
reg[31:0] m_axi_i3_WDATA;
reg[3:0] m_axi_i3_WSTRB;
reg m_axi_i3_WLAST;
reg[0:0] m_axi_i3_WID;
reg[0:0] m_axi_i3_WUSER;
reg m_axi_i3_BREADY;

(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1;
reg   [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1;
reg   [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1;
reg   [7:0] weight_buffer_address0;
reg    weight_buffer_ce0;
reg    weight_buffer_we0;
wire   [31:0] weight_buffer_q0;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
reg   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
reg   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
reg   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1;
reg    w2_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    i3_blk_n_AW;
wire    ap_CS_fsm_state19;
reg    i3_blk_n_B;
wire    ap_CS_fsm_state26;
reg   [0:0] icmp_ln109_reg_1339;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state34;
wire  signed [61:0] trunc_ln_fu_511_p4;
reg   [61:0] trunc_ln_reg_1220;
reg   [63:0] w2_addr_reg_1225;
wire   [18:0] sub_ln80_fu_569_p2;
reg   [18:0] sub_ln80_reg_1236;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln32_fu_539_p2;
wire   [8:0] zext_ln105_fu_576_p1;
reg   [8:0] zext_ln105_reg_1241;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln36_1_fu_585_p2;
reg   [3:0] add_ln36_1_reg_1250;
wire    ap_CS_fsm_state11;
wire   [4:0] trunc_ln104_fu_601_p1;
reg   [4:0] trunc_ln104_reg_1255;
wire    ap_CS_fsm_state12;
wire   [9:0] add_ln40_1_fu_627_p2;
reg   [9:0] add_ln40_1_reg_1263;
wire    ap_CS_fsm_state13;
wire   [2:0] select_ln40_1_fu_653_p3;
reg   [2:0] select_ln40_1_reg_1268;
wire   [0:0] icmp_ln40_fu_621_p2;
wire   [6:0] select_ln41_1_fu_745_p3;
reg   [6:0] select_ln41_1_reg_1273;
wire   [13:0] mul_ln50_fu_826_p2;
reg   [13:0] mul_ln50_reg_1283;
wire   [9:0] mul_ln45_fu_842_p2;
reg   [9:0] mul_ln45_reg_1288;
wire   [1:0] add_ln45_fu_848_p2;
reg   [1:0] add_ln45_reg_1293;
wire   [8:0] select_ln41_3_fu_860_p3;
reg   [8:0] select_ln41_3_reg_1298;
wire   [31:0] bitcast_ln41_fu_868_p1;
reg   [31:0] bitcast_ln41_reg_1303;
wire    ap_CS_fsm_state14;
wire   [2:0] add_ln108_fu_879_p2;
reg   [2:0] add_ln108_reg_1311;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln108_fu_873_p2;
wire   [63:0] add_ln112_fu_913_p2;
reg   [63:0] add_ln112_reg_1321;
wire  signed [6:0] sext_ln108_fu_940_p1;
reg  signed [6:0] sext_ln108_reg_1327;
wire    ap_CS_fsm_state17;
wire   [31:0] empty_354_fu_944_p1;
reg   [31:0] empty_354_reg_1333;
wire   [0:0] icmp_ln109_fu_948_p2;
wire    ap_CS_fsm_state18;
wire   [9:0] mul_ln109_fu_967_p2;
reg   [9:0] mul_ln109_reg_1343;
reg   [61:0] trunc_ln2_reg_1349;
wire   [63:0] add_ln112_4_fu_1085_p2;
reg   [63:0] add_ln112_4_reg_1355;
wire   [6:0] add_ln115_1_fu_1094_p2;
reg  signed [6:0] add_ln115_1_reg_1360;
wire   [0:0] icmp_ln109_1_fu_1099_p2;
reg   [0:0] icmp_ln109_1_reg_1365;
wire   [9:0] mul_ln109_1_fu_1118_p2;
reg   [9:0] mul_ln109_1_reg_1374;
reg   [61:0] trunc_ln122_1_reg_1380;
wire   [2:0] add_ln109_fu_1134_p2;
reg   [2:0] add_ln109_reg_1386;
wire   [2:0] add_ln62_fu_1160_p2;
reg   [2:0] add_ln62_reg_1399;
wire    ap_CS_fsm_state35;
wire   [9:0] sub_ln67_fu_1178_p2;
reg   [9:0] sub_ln67_reg_1404;
wire   [0:0] icmp_ln62_fu_1154_p2;
wire   [5:0] add_ln36_fu_1185_p2;
wire   [9:0] add_ln67_fu_1191_p2;
reg   [9:0] add_ln67_reg_1416;
wire    ap_CS_fsm_state37;
wire   [9:0] add_ln67_1_fu_1197_p2;
reg   [9:0] add_ln67_1_reg_1421;
wire    ap_CS_fsm_state39;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_start;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_done;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_idle;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_ready;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWVALID;
wire   [63:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWADDR;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWID;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWLEN;
wire   [2:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWSIZE;
wire   [1:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWBURST;
wire   [1:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWLOCK;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWCACHE;
wire   [2:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWPROT;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWQOS;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWREGION;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWUSER;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WVALID;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WDATA;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WSTRB;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WLAST;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WID;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WUSER;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARVALID;
wire   [63:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARADDR;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARID;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARLEN;
wire   [2:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARSIZE;
wire   [1:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARBURST;
wire   [1:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARLOCK;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARCACHE;
wire   [2:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARPROT;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARQOS;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARREGION;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARUSER;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_RREADY;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_BREADY;
wire   [13:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_d0;
wire   [13:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_d0;
wire   [13:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_d0;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_start;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_done;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_idle;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_ready;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWVALID;
wire   [63:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWADDR;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWID;
wire   [31:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWLEN;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWSIZE;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWBURST;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWLOCK;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWCACHE;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWPROT;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWQOS;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWREGION;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWUSER;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WVALID;
wire   [31:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WDATA;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WSTRB;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WLAST;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WID;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WUSER;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARVALID;
wire   [63:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARADDR;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARID;
wire   [31:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARLEN;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARSIZE;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARBURST;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARLOCK;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARCACHE;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARPROT;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARQOS;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARREGION;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARUSER;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_RREADY;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_BREADY;
wire   [7:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_address0;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_ce0;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_we0;
wire   [31:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_d0;
wire    grp_conv2_Pipeline_COL_fu_407_ap_start;
wire    grp_conv2_Pipeline_COL_fu_407_ap_done;
wire    grp_conv2_Pipeline_COL_fu_407_ap_idle;
wire    grp_conv2_Pipeline_COL_fu_407_ap_ready;
wire   [9:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1;
wire   [31:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1;
wire   [13:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
wire   [13:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1;
wire   [13:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
wire   [13:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1;
wire   [13:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
wire   [13:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1;
wire   [9:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1;
wire   [31:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1;
wire   [9:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire   [9:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
wire    grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1;
wire   [31:0] grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1;
wire   [31:0] grp_conv2_Pipeline_COL_fu_407_grp_fu_1426_p_din0;
wire   [31:0] grp_conv2_Pipeline_COL_fu_407_grp_fu_1426_p_din1;
wire   [1:0] grp_conv2_Pipeline_COL_fu_407_grp_fu_1426_p_opcode;
wire    grp_conv2_Pipeline_COL_fu_407_grp_fu_1426_p_ce;
wire   [31:0] grp_conv2_Pipeline_COL_fu_407_grp_fu_1430_p_din0;
wire   [31:0] grp_conv2_Pipeline_COL_fu_407_grp_fu_1430_p_din1;
wire    grp_conv2_Pipeline_COL_fu_407_grp_fu_1430_p_ce;
wire    grp_conv2_Pipeline_RELU_fu_426_ap_start;
wire    grp_conv2_Pipeline_RELU_fu_426_ap_done;
wire    grp_conv2_Pipeline_RELU_fu_426_ap_idle;
wire    grp_conv2_Pipeline_RELU_fu_426_ap_ready;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
wire    grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
wire    grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
wire    grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_426_grp_fu_1426_p_din0;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_426_grp_fu_1426_p_din1;
wire   [1:0] grp_conv2_Pipeline_RELU_fu_426_grp_fu_1426_p_opcode;
wire    grp_conv2_Pipeline_RELU_fu_426_grp_fu_1426_p_ce;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_din0;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_din1;
wire   [4:0] grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_opcode;
wire    grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_ce;
wire    grp_conv2_Pipeline_5_fu_438_ap_start;
wire    grp_conv2_Pipeline_5_fu_438_ap_done;
wire    grp_conv2_Pipeline_5_fu_438_ap_idle;
wire    grp_conv2_Pipeline_5_fu_438_ap_ready;
wire    grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWVALID;
wire   [63:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWADDR;
wire   [0:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWID;
wire   [31:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWLEN;
wire   [2:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWSIZE;
wire   [1:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWBURST;
wire   [1:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWLOCK;
wire   [3:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWCACHE;
wire   [2:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWPROT;
wire   [3:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWQOS;
wire   [3:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWREGION;
wire   [0:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWUSER;
wire    grp_conv2_Pipeline_5_fu_438_m_axi_i3_WVALID;
wire   [31:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_WDATA;
wire   [3:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_WSTRB;
wire    grp_conv2_Pipeline_5_fu_438_m_axi_i3_WLAST;
wire   [0:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_WID;
wire   [0:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_WUSER;
wire    grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARVALID;
wire   [63:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARADDR;
wire   [0:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARID;
wire   [31:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARLEN;
wire   [2:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARSIZE;
wire   [1:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARBURST;
wire   [1:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARLOCK;
wire   [3:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARCACHE;
wire   [2:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARPROT;
wire   [3:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARQOS;
wire   [3:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARREGION;
wire   [0:0] grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARUSER;
wire    grp_conv2_Pipeline_5_fu_438_m_axi_i3_RREADY;
wire    grp_conv2_Pipeline_5_fu_438_m_axi_i3_BREADY;
wire   [9:0] grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire   [9:0] grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire   [9:0] grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_RELU6_fu_452_ap_start;
wire    grp_conv2_Pipeline_RELU6_fu_452_ap_done;
wire    grp_conv2_Pipeline_RELU6_fu_452_ap_idle;
wire    grp_conv2_Pipeline_RELU6_fu_452_ap_ready;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
wire    grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
wire    grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
wire    grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1426_p_din0;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1426_p_din1;
wire   [1:0] grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1426_p_opcode;
wire    grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1426_p_ce;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_din0;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_din1;
wire   [4:0] grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_opcode;
wire    grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_ce;
wire    grp_conv2_Pipeline_7_fu_464_ap_start;
wire    grp_conv2_Pipeline_7_fu_464_ap_done;
wire    grp_conv2_Pipeline_7_fu_464_ap_idle;
wire    grp_conv2_Pipeline_7_fu_464_ap_ready;
wire    grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWVALID;
wire   [63:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWADDR;
wire   [0:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWID;
wire   [31:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWLEN;
wire   [2:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWSIZE;
wire   [1:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWBURST;
wire   [1:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWLOCK;
wire   [3:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWCACHE;
wire   [2:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWPROT;
wire   [3:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWQOS;
wire   [3:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWREGION;
wire   [0:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWUSER;
wire    grp_conv2_Pipeline_7_fu_464_m_axi_i3_WVALID;
wire   [31:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_WDATA;
wire   [3:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_WSTRB;
wire    grp_conv2_Pipeline_7_fu_464_m_axi_i3_WLAST;
wire   [0:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_WID;
wire   [0:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_WUSER;
wire    grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARVALID;
wire   [63:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARADDR;
wire   [0:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARID;
wire   [31:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARLEN;
wire   [2:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARSIZE;
wire   [1:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARBURST;
wire   [1:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARLOCK;
wire   [3:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARCACHE;
wire   [2:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARPROT;
wire   [3:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARQOS;
wire   [3:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARREGION;
wire   [0:0] grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARUSER;
wire    grp_conv2_Pipeline_7_fu_464_m_axi_i3_RREADY;
wire    grp_conv2_Pipeline_7_fu_464_m_axi_i3_BREADY;
wire   [9:0] grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire   [9:0] grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire   [9:0] grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_BW_fu_478_ap_start;
wire    grp_conv2_Pipeline_BW_fu_478_ap_done;
wire    grp_conv2_Pipeline_BW_fu_478_ap_idle;
wire    grp_conv2_Pipeline_BW_fu_478_ap_ready;
wire   [9:0] grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire    grp_conv2_Pipeline_BW7_fu_489_ap_start;
wire    grp_conv2_Pipeline_BW7_fu_489_ap_done;
wire    grp_conv2_Pipeline_BW7_fu_489_ap_idle;
wire    grp_conv2_Pipeline_BW7_fu_489_ap_ready;
wire   [9:0] grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire    grp_conv2_Pipeline_BW8_fu_500_ap_start;
wire    grp_conv2_Pipeline_BW8_fu_500_ap_done;
wire    grp_conv2_Pipeline_BW8_fu_500_ap_idle;
wire    grp_conv2_Pipeline_BW8_fu_500_ap_ready;
wire   [9:0] grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
reg   [3:0] indvar_reg_271;
reg   [5:0] out_reg_282;
reg   [9:0] indvar_flatten63_reg_294;
wire    ap_CS_fsm_state15;
reg   [2:0] o_reg_305;
reg   [8:0] indvar_flatten32_reg_316;
reg   [6:0] i_reg_327;
reg   [1:0] r_reg_338;
reg   [2:0] bout_1_reg_349;
reg    ap_block_state26;
reg   [2:0] bh_reg_361;
reg   [2:0] o_1_reg_373;
wire    ap_CS_fsm_state40;
reg    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_start_reg;
reg    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_start_reg;
wire   [0:0] icmp_ln36_fu_579_p2;
reg    grp_conv2_Pipeline_COL_fu_407_ap_start_reg;
reg    grp_conv2_Pipeline_RELU_fu_426_ap_start_reg;
reg    grp_conv2_Pipeline_5_fu_438_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_conv2_Pipeline_RELU6_fu_452_ap_start_reg;
reg    ap_block_state26_ignore_call0;
reg    grp_conv2_Pipeline_7_fu_464_ap_start_reg;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
reg    grp_conv2_Pipeline_BW_fu_478_ap_start_reg;
wire    ap_CS_fsm_state36;
reg    grp_conv2_Pipeline_BW7_fu_489_ap_start_reg;
wire    ap_CS_fsm_state38;
reg    grp_conv2_Pipeline_BW8_fu_500_ap_start_reg;
wire   [63:0] zext_ln41_fu_803_p1;
wire   [63:0] p_cast19_fu_894_p1;
wire  signed [63:0] sext_ln36_fu_521_p1;
wire  signed [63:0] sext_ln122_fu_1105_p1;
wire  signed [63:0] sext_ln122_1_fu_1140_p1;
reg   [7:0] h_fu_200;
wire   [7:0] add_ln32_fu_591_p2;
wire   [17:0] shl_ln_fu_545_p3;
wire   [9:0] shl_ln80_1_fu_557_p3;
wire   [18:0] zext_ln80_fu_553_p1;
wire   [18:0] zext_ln80_1_fu_565_p1;
wire   [1:0] trunc_ln43_1_fu_609_p1;
wire   [5:0] trunc_ln43_fu_605_p1;
wire   [0:0] icmp_ln41_fu_639_p2;
wire   [2:0] add_ln40_fu_633_p2;
wire   [4:0] tmp_s_fu_665_p3;
wire   [5:0] zext_ln50_28_fu_673_p1;
wire   [5:0] zext_ln50_fu_661_p1;
wire   [5:0] sub_ln50_fu_677_p2;
wire   [1:0] trunc_ln43_2_fu_687_p1;
wire   [7:0] lshr_ln43_mid_fu_691_p3;
wire   [7:0] lshr_ln_fu_613_p3;
wire   [0:0] icmp_ln45_fu_713_p2;
wire   [0:0] xor_ln40_fu_707_p2;
wire   [6:0] select_ln40_fu_645_p3;
wire   [0:0] and_ln40_fu_719_p2;
wire   [0:0] or_ln41_fu_731_p2;
wire   [6:0] add_ln41_fu_725_p2;
wire   [8:0] p_shl1_fu_757_p3;
wire   [9:0] zext_ln50_30_fu_765_p1;
wire   [9:0] zext_ln50_29_fu_753_p1;
wire   [9:0] sub_ln50_1_fu_769_p2;
wire   [1:0] trunc_ln43_4_fu_783_p1;
wire   [5:0] trunc_ln43_3_fu_779_p1;
wire   [7:0] lshr_ln43_mid1_fu_787_p3;
wire   [7:0] select_ln40_2_fu_699_p3;
wire   [7:0] select_ln41_2_fu_795_p3;
wire   [1:0] select_ln41_fu_737_p3;
wire  signed [10:0] sext_ln43_fu_775_p1;
wire   [10:0] zext_ln50_32_fu_812_p1;
wire  signed [10:0] add_ln50_fu_816_p2;
wire   [7:0] mul_ln50_fu_826_p1;
wire  signed [6:0] sext_ln40_fu_683_p1;
wire   [6:0] zext_ln50_31_fu_808_p1;
wire  signed [6:0] add_ln50_1_fu_832_p2;
wire   [7:0] mul_ln45_fu_842_p1;
wire   [8:0] add_ln41_1_fu_854_p2;
wire   [4:0] zext_ln108_fu_885_p1;
wire   [4:0] empty_353_fu_889_p2;
wire   [4:0] mul_ln112_fu_903_p0;
wire   [18:0] mul_ln112_fu_903_p1;
wire   [22:0] mul_ln112_fu_903_p2;
wire   [63:0] zext_ln112_fu_909_p1;
wire   [4:0] tmp_29_fu_922_p3;
wire   [5:0] zext_ln115_3_fu_930_p1;
wire   [5:0] zext_ln115_fu_918_p1;
wire   [5:0] sub_ln115_fu_934_p2;
wire   [6:0] zext_ln115_4_fu_954_p1;
wire  signed [6:0] add_ln115_fu_958_p2;
wire   [7:0] mul_ln109_fu_967_p1;
wire   [8:0] zext_ln109_fu_978_p1;
wire   [8:0] add_ln112_1_fu_982_p2;
wire   [18:0] shl_ln1_fu_987_p3;
wire   [10:0] shl_ln112_1_fu_999_p3;
wire   [19:0] zext_ln112_1_fu_995_p1;
wire   [19:0] zext_ln112_2_fu_1007_p1;
wire   [19:0] sub_ln112_fu_1011_p2;
wire  signed [63:0] sext_ln112_fu_1017_p1;
wire   [63:0] add_ln112_2_fu_1021_p2;
wire   [1:0] trunc_ln109_fu_974_p1;
wire   [1:0] or_ln112_fu_1036_p2;
wire   [8:0] zext_ln112_3_fu_1042_p1;
wire   [8:0] add_ln112_3_fu_1046_p2;
wire   [18:0] shl_ln112_2_fu_1051_p3;
wire   [10:0] shl_ln112_3_fu_1063_p3;
wire   [19:0] zext_ln112_4_fu_1059_p1;
wire   [19:0] zext_ln112_5_fu_1071_p1;
wire   [19:0] sub_ln112_1_fu_1075_p2;
wire  signed [63:0] sext_ln112_1_fu_1081_p1;
wire   [6:0] zext_ln115_5_fu_1090_p1;
wire   [7:0] mul_ln109_1_fu_1118_p1;
wire   [1:0] trunc_ln62_fu_1150_p1;
wire   [9:0] tmp_30_fu_1170_p3;
wire   [9:0] zext_ln67_fu_1166_p1;
reg   [31:0] grp_fu_1426_p0;
reg   [31:0] grp_fu_1426_p1;
reg    grp_fu_1426_ce;
reg    grp_fu_1430_ce;
reg   [31:0] grp_fu_1434_p0;
reg   [31:0] grp_fu_1434_p1;
reg    grp_fu_1434_ce;
reg   [4:0] grp_fu_1434_opcode;
reg   [39:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire   [22:0] mul_ln112_fu_903_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 40'd1;
#0 grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_COL_fu_407_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_RELU_fu_426_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_5_fu_438_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_RELU6_fu_452_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_7_fu_464_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_BW_fu_478_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_BW7_fu_489_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_BW8_fu_500_ap_start_reg = 1'b0;
end

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16320 ),
    .AddressWidth( 14 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0),
    .d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0),
    .address1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1)
);

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16320 ),
    .AddressWidth( 14 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0),
    .d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0),
    .address1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1)
);

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16320 ),
    .AddressWidth( 14 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0),
    .d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0),
    .address1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1)
);

srcnn_conv2_weight_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
weight_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_buffer_address0),
    .ce0(weight_buffer_ce0),
    .we0(weight_buffer_we0),
    .d0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_d0),
    .q0(weight_buffer_q0)
);

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1020 ),
    .AddressWidth( 10 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .d0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0),
    .address1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1),
    .we1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1),
    .d1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1)
);

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1020 ),
    .AddressWidth( 10 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .d0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0),
    .address1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1),
    .we1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1),
    .d1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1)
);

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1020 ),
    .AddressWidth( 10 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_o_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .d0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0),
    .address1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1),
    .we1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1),
    .d1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1)
);

srcnn_conv2_Pipeline_LOAD_INPUT_BH_L grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_start),
    .ap_done(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_done),
    .ap_idle(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_idle),
    .ap_ready(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_ready),
    .m_axi_i2_AWVALID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWVALID),
    .m_axi_i2_AWREADY(1'b0),
    .m_axi_i2_AWADDR(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWADDR),
    .m_axi_i2_AWID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWID),
    .m_axi_i2_AWLEN(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWLEN),
    .m_axi_i2_AWSIZE(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWSIZE),
    .m_axi_i2_AWBURST(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWBURST),
    .m_axi_i2_AWLOCK(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWLOCK),
    .m_axi_i2_AWCACHE(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWCACHE),
    .m_axi_i2_AWPROT(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWPROT),
    .m_axi_i2_AWQOS(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWQOS),
    .m_axi_i2_AWREGION(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWREGION),
    .m_axi_i2_AWUSER(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_AWUSER),
    .m_axi_i2_WVALID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WVALID),
    .m_axi_i2_WREADY(1'b0),
    .m_axi_i2_WDATA(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WDATA),
    .m_axi_i2_WSTRB(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WSTRB),
    .m_axi_i2_WLAST(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WLAST),
    .m_axi_i2_WID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WID),
    .m_axi_i2_WUSER(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_WUSER),
    .m_axi_i2_ARVALID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARVALID),
    .m_axi_i2_ARREADY(m_axi_i2_ARREADY),
    .m_axi_i2_ARADDR(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARADDR),
    .m_axi_i2_ARID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARID),
    .m_axi_i2_ARLEN(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARLEN),
    .m_axi_i2_ARSIZE(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARSIZE),
    .m_axi_i2_ARBURST(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARBURST),
    .m_axi_i2_ARLOCK(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARLOCK),
    .m_axi_i2_ARCACHE(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARCACHE),
    .m_axi_i2_ARPROT(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARPROT),
    .m_axi_i2_ARQOS(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARQOS),
    .m_axi_i2_ARREGION(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARREGION),
    .m_axi_i2_ARUSER(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARUSER),
    .m_axi_i2_RVALID(m_axi_i2_RVALID),
    .m_axi_i2_RREADY(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_RREADY),
    .m_axi_i2_RDATA(m_axi_i2_RDATA),
    .m_axi_i2_RLAST(m_axi_i2_RLAST),
    .m_axi_i2_RID(m_axi_i2_RID),
    .m_axi_i2_RFIFONUM(m_axi_i2_RFIFONUM),
    .m_axi_i2_RUSER(m_axi_i2_RUSER),
    .m_axi_i2_RRESP(m_axi_i2_RRESP),
    .m_axi_i2_BVALID(1'b0),
    .m_axi_i2_BREADY(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_BREADY),
    .m_axi_i2_BRESP(2'd0),
    .m_axi_i2_BID(1'd0),
    .m_axi_i2_BUSER(1'd0),
    .input_ftmap(input_ftmap),
    .sext_ln79(sub_ln80_reg_1236),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_d0)
);

srcnn_conv2_Pipeline_LOAD_WEIGHTS_L grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_start),
    .ap_done(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_done),
    .ap_idle(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_idle),
    .ap_ready(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_ready),
    .m_axi_w2_AWVALID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWVALID),
    .m_axi_w2_AWREADY(1'b0),
    .m_axi_w2_AWADDR(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWADDR),
    .m_axi_w2_AWID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWID),
    .m_axi_w2_AWLEN(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWLEN),
    .m_axi_w2_AWSIZE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWSIZE),
    .m_axi_w2_AWBURST(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWBURST),
    .m_axi_w2_AWLOCK(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWLOCK),
    .m_axi_w2_AWCACHE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWCACHE),
    .m_axi_w2_AWPROT(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWPROT),
    .m_axi_w2_AWQOS(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWQOS),
    .m_axi_w2_AWREGION(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWREGION),
    .m_axi_w2_AWUSER(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_AWUSER),
    .m_axi_w2_WVALID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WVALID),
    .m_axi_w2_WREADY(1'b0),
    .m_axi_w2_WDATA(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WDATA),
    .m_axi_w2_WSTRB(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WSTRB),
    .m_axi_w2_WLAST(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WLAST),
    .m_axi_w2_WID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WID),
    .m_axi_w2_WUSER(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_WUSER),
    .m_axi_w2_ARVALID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARVALID),
    .m_axi_w2_ARREADY(m_axi_w2_ARREADY),
    .m_axi_w2_ARADDR(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARADDR),
    .m_axi_w2_ARID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARID),
    .m_axi_w2_ARLEN(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARLEN),
    .m_axi_w2_ARSIZE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARSIZE),
    .m_axi_w2_ARBURST(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARBURST),
    .m_axi_w2_ARLOCK(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARLOCK),
    .m_axi_w2_ARCACHE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARCACHE),
    .m_axi_w2_ARPROT(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARPROT),
    .m_axi_w2_ARQOS(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARQOS),
    .m_axi_w2_ARREGION(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARREGION),
    .m_axi_w2_ARUSER(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARUSER),
    .m_axi_w2_RVALID(m_axi_w2_RVALID),
    .m_axi_w2_RREADY(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_RREADY),
    .m_axi_w2_RDATA(m_axi_w2_RDATA),
    .m_axi_w2_RLAST(m_axi_w2_RLAST),
    .m_axi_w2_RID(m_axi_w2_RID),
    .m_axi_w2_RFIFONUM(m_axi_w2_RFIFONUM),
    .m_axi_w2_RUSER(m_axi_w2_RUSER),
    .m_axi_w2_RRESP(m_axi_w2_RRESP),
    .m_axi_w2_BVALID(1'b0),
    .m_axi_w2_BREADY(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_BREADY),
    .m_axi_w2_BRESP(2'd0),
    .m_axi_w2_BID(1'd0),
    .m_axi_w2_BUSER(1'd0),
    .sext_ln36(trunc_ln_reg_1220),
    .weight_buffer_address0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_address0),
    .weight_buffer_ce0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_ce0),
    .weight_buffer_we0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_we0),
    .weight_buffer_d0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_d0)
);

srcnn_conv2_Pipeline_COL grp_conv2_Pipeline_COL_fu_407(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_COL_fu_407_ap_start),
    .ap_done(grp_conv2_Pipeline_COL_fu_407_ap_done),
    .ap_idle(grp_conv2_Pipeline_COL_fu_407_ap_idle),
    .ap_ready(grp_conv2_Pipeline_COL_fu_407_ap_ready),
    .bitcast_ln41(bitcast_ln41_reg_1303),
    .mul_ln50(mul_ln50_reg_1283),
    .mul_ln50_1(mul_ln45_reg_1288),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1(grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1),
    .grp_fu_1426_p_din0(grp_conv2_Pipeline_COL_fu_407_grp_fu_1426_p_din0),
    .grp_fu_1426_p_din1(grp_conv2_Pipeline_COL_fu_407_grp_fu_1426_p_din1),
    .grp_fu_1426_p_opcode(grp_conv2_Pipeline_COL_fu_407_grp_fu_1426_p_opcode),
    .grp_fu_1426_p_dout0(grp_fu_416_p_dout0),
    .grp_fu_1426_p_ce(grp_conv2_Pipeline_COL_fu_407_grp_fu_1426_p_ce),
    .grp_fu_1430_p_din0(grp_conv2_Pipeline_COL_fu_407_grp_fu_1430_p_din0),
    .grp_fu_1430_p_din1(grp_conv2_Pipeline_COL_fu_407_grp_fu_1430_p_din1),
    .grp_fu_1430_p_dout0(grp_fu_432_p_dout0),
    .grp_fu_1430_p_ce(grp_conv2_Pipeline_COL_fu_407_grp_fu_1430_p_ce)
);

srcnn_conv2_Pipeline_RELU grp_conv2_Pipeline_RELU_fu_426(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_RELU_fu_426_ap_start),
    .ap_done(grp_conv2_Pipeline_RELU_fu_426_ap_done),
    .ap_idle(grp_conv2_Pipeline_RELU_fu_426_ap_idle),
    .ap_ready(grp_conv2_Pipeline_RELU_fu_426_ap_ready),
    .mul_ln115(mul_ln109_reg_1343),
    .empty(empty_354_reg_1333),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1(grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1),
    .grp_fu_1426_p_din0(grp_conv2_Pipeline_RELU_fu_426_grp_fu_1426_p_din0),
    .grp_fu_1426_p_din1(grp_conv2_Pipeline_RELU_fu_426_grp_fu_1426_p_din1),
    .grp_fu_1426_p_opcode(grp_conv2_Pipeline_RELU_fu_426_grp_fu_1426_p_opcode),
    .grp_fu_1426_p_dout0(grp_fu_416_p_dout0),
    .grp_fu_1426_p_ce(grp_conv2_Pipeline_RELU_fu_426_grp_fu_1426_p_ce),
    .grp_fu_1434_p_din0(grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_din0),
    .grp_fu_1434_p_din1(grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_din1),
    .grp_fu_1434_p_opcode(grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_opcode),
    .grp_fu_1434_p_dout0(grp_fu_444_p_dout0),
    .grp_fu_1434_p_ce(grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_ce)
);

srcnn_conv2_Pipeline_5 grp_conv2_Pipeline_5_fu_438(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_5_fu_438_ap_start),
    .ap_done(grp_conv2_Pipeline_5_fu_438_ap_done),
    .ap_idle(grp_conv2_Pipeline_5_fu_438_ap_idle),
    .ap_ready(grp_conv2_Pipeline_5_fu_438_ap_ready),
    .m_axi_i3_AWVALID(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWVALID),
    .m_axi_i3_AWREADY(m_axi_i3_AWREADY),
    .m_axi_i3_AWADDR(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWADDR),
    .m_axi_i3_AWID(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWID),
    .m_axi_i3_AWLEN(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWLEN),
    .m_axi_i3_AWSIZE(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWSIZE),
    .m_axi_i3_AWBURST(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWBURST),
    .m_axi_i3_AWLOCK(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWLOCK),
    .m_axi_i3_AWCACHE(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWCACHE),
    .m_axi_i3_AWPROT(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWPROT),
    .m_axi_i3_AWQOS(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWQOS),
    .m_axi_i3_AWREGION(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWREGION),
    .m_axi_i3_AWUSER(grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWUSER),
    .m_axi_i3_WVALID(grp_conv2_Pipeline_5_fu_438_m_axi_i3_WVALID),
    .m_axi_i3_WREADY(m_axi_i3_WREADY),
    .m_axi_i3_WDATA(grp_conv2_Pipeline_5_fu_438_m_axi_i3_WDATA),
    .m_axi_i3_WSTRB(grp_conv2_Pipeline_5_fu_438_m_axi_i3_WSTRB),
    .m_axi_i3_WLAST(grp_conv2_Pipeline_5_fu_438_m_axi_i3_WLAST),
    .m_axi_i3_WID(grp_conv2_Pipeline_5_fu_438_m_axi_i3_WID),
    .m_axi_i3_WUSER(grp_conv2_Pipeline_5_fu_438_m_axi_i3_WUSER),
    .m_axi_i3_ARVALID(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARVALID),
    .m_axi_i3_ARREADY(1'b0),
    .m_axi_i3_ARADDR(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARADDR),
    .m_axi_i3_ARID(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARID),
    .m_axi_i3_ARLEN(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARLEN),
    .m_axi_i3_ARSIZE(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARSIZE),
    .m_axi_i3_ARBURST(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARBURST),
    .m_axi_i3_ARLOCK(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARLOCK),
    .m_axi_i3_ARCACHE(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARCACHE),
    .m_axi_i3_ARPROT(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARPROT),
    .m_axi_i3_ARQOS(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARQOS),
    .m_axi_i3_ARREGION(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARREGION),
    .m_axi_i3_ARUSER(grp_conv2_Pipeline_5_fu_438_m_axi_i3_ARUSER),
    .m_axi_i3_RVALID(1'b0),
    .m_axi_i3_RREADY(grp_conv2_Pipeline_5_fu_438_m_axi_i3_RREADY),
    .m_axi_i3_RDATA(32'd0),
    .m_axi_i3_RLAST(1'b0),
    .m_axi_i3_RID(1'd0),
    .m_axi_i3_RFIFONUM(13'd0),
    .m_axi_i3_RUSER(1'd0),
    .m_axi_i3_RRESP(2'd0),
    .m_axi_i3_BVALID(m_axi_i3_BVALID),
    .m_axi_i3_BREADY(grp_conv2_Pipeline_5_fu_438_m_axi_i3_BREADY),
    .m_axi_i3_BRESP(m_axi_i3_BRESP),
    .m_axi_i3_BID(m_axi_i3_BID),
    .m_axi_i3_BUSER(m_axi_i3_BUSER),
    .sext_ln122(trunc_ln2_reg_1349),
    .mul_ln115(mul_ln109_reg_1343),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0)
);

srcnn_conv2_Pipeline_RELU6 grp_conv2_Pipeline_RELU6_fu_452(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_RELU6_fu_452_ap_start),
    .ap_done(grp_conv2_Pipeline_RELU6_fu_452_ap_done),
    .ap_idle(grp_conv2_Pipeline_RELU6_fu_452_ap_idle),
    .ap_ready(grp_conv2_Pipeline_RELU6_fu_452_ap_ready),
    .mul_ln115_1(mul_ln109_1_reg_1374),
    .empty(empty_354_reg_1333),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1(grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1),
    .grp_fu_1426_p_din0(grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1426_p_din0),
    .grp_fu_1426_p_din1(grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1426_p_din1),
    .grp_fu_1426_p_opcode(grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1426_p_opcode),
    .grp_fu_1426_p_dout0(grp_fu_416_p_dout0),
    .grp_fu_1426_p_ce(grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1426_p_ce),
    .grp_fu_1434_p_din0(grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_din0),
    .grp_fu_1434_p_din1(grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_din1),
    .grp_fu_1434_p_opcode(grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_opcode),
    .grp_fu_1434_p_dout0(grp_fu_444_p_dout0),
    .grp_fu_1434_p_ce(grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_ce)
);

srcnn_conv2_Pipeline_7 grp_conv2_Pipeline_7_fu_464(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_7_fu_464_ap_start),
    .ap_done(grp_conv2_Pipeline_7_fu_464_ap_done),
    .ap_idle(grp_conv2_Pipeline_7_fu_464_ap_idle),
    .ap_ready(grp_conv2_Pipeline_7_fu_464_ap_ready),
    .m_axi_i3_AWVALID(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWVALID),
    .m_axi_i3_AWREADY(m_axi_i3_AWREADY),
    .m_axi_i3_AWADDR(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWADDR),
    .m_axi_i3_AWID(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWID),
    .m_axi_i3_AWLEN(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWLEN),
    .m_axi_i3_AWSIZE(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWSIZE),
    .m_axi_i3_AWBURST(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWBURST),
    .m_axi_i3_AWLOCK(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWLOCK),
    .m_axi_i3_AWCACHE(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWCACHE),
    .m_axi_i3_AWPROT(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWPROT),
    .m_axi_i3_AWQOS(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWQOS),
    .m_axi_i3_AWREGION(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWREGION),
    .m_axi_i3_AWUSER(grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWUSER),
    .m_axi_i3_WVALID(grp_conv2_Pipeline_7_fu_464_m_axi_i3_WVALID),
    .m_axi_i3_WREADY(m_axi_i3_WREADY),
    .m_axi_i3_WDATA(grp_conv2_Pipeline_7_fu_464_m_axi_i3_WDATA),
    .m_axi_i3_WSTRB(grp_conv2_Pipeline_7_fu_464_m_axi_i3_WSTRB),
    .m_axi_i3_WLAST(grp_conv2_Pipeline_7_fu_464_m_axi_i3_WLAST),
    .m_axi_i3_WID(grp_conv2_Pipeline_7_fu_464_m_axi_i3_WID),
    .m_axi_i3_WUSER(grp_conv2_Pipeline_7_fu_464_m_axi_i3_WUSER),
    .m_axi_i3_ARVALID(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARVALID),
    .m_axi_i3_ARREADY(1'b0),
    .m_axi_i3_ARADDR(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARADDR),
    .m_axi_i3_ARID(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARID),
    .m_axi_i3_ARLEN(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARLEN),
    .m_axi_i3_ARSIZE(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARSIZE),
    .m_axi_i3_ARBURST(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARBURST),
    .m_axi_i3_ARLOCK(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARLOCK),
    .m_axi_i3_ARCACHE(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARCACHE),
    .m_axi_i3_ARPROT(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARPROT),
    .m_axi_i3_ARQOS(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARQOS),
    .m_axi_i3_ARREGION(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARREGION),
    .m_axi_i3_ARUSER(grp_conv2_Pipeline_7_fu_464_m_axi_i3_ARUSER),
    .m_axi_i3_RVALID(1'b0),
    .m_axi_i3_RREADY(grp_conv2_Pipeline_7_fu_464_m_axi_i3_RREADY),
    .m_axi_i3_RDATA(32'd0),
    .m_axi_i3_RLAST(1'b0),
    .m_axi_i3_RID(1'd0),
    .m_axi_i3_RFIFONUM(13'd0),
    .m_axi_i3_RUSER(1'd0),
    .m_axi_i3_RRESP(2'd0),
    .m_axi_i3_BVALID(m_axi_i3_BVALID),
    .m_axi_i3_BREADY(grp_conv2_Pipeline_7_fu_464_m_axi_i3_BREADY),
    .m_axi_i3_BRESP(m_axi_i3_BRESP),
    .m_axi_i3_BID(m_axi_i3_BID),
    .m_axi_i3_BUSER(m_axi_i3_BUSER),
    .sext_ln122_1(trunc_ln122_1_reg_1380),
    .mul_ln115_1(mul_ln109_1_reg_1374),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0)
);

srcnn_conv2_Pipeline_BW grp_conv2_Pipeline_BW_fu_478(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_BW_fu_478_ap_start),
    .ap_done(grp_conv2_Pipeline_BW_fu_478_ap_done),
    .ap_idle(grp_conv2_Pipeline_BW_fu_478_ap_idle),
    .ap_ready(grp_conv2_Pipeline_BW_fu_478_ap_ready),
    .sub_ln67(sub_ln67_reg_1404),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0)
);

srcnn_conv2_Pipeline_BW7 grp_conv2_Pipeline_BW7_fu_489(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_BW7_fu_489_ap_start),
    .ap_done(grp_conv2_Pipeline_BW7_fu_489_ap_done),
    .ap_idle(grp_conv2_Pipeline_BW7_fu_489_ap_idle),
    .ap_ready(grp_conv2_Pipeline_BW7_fu_489_ap_ready),
    .add_ln67(add_ln67_reg_1416),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0)
);

srcnn_conv2_Pipeline_BW8 grp_conv2_Pipeline_BW8_fu_500(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_BW8_fu_500_ap_start),
    .ap_done(grp_conv2_Pipeline_BW8_fu_500_ap_done),
    .ap_idle(grp_conv2_Pipeline_BW8_fu_500_ap_idle),
    .ap_ready(grp_conv2_Pipeline_BW8_fu_500_ap_ready),
    .add_ln67_1(add_ln67_1_reg_1421),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0)
);

srcnn_mul_11s_8ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
mul_11s_8ns_14_1_1_U356(
    .din0(add_ln50_fu_816_p2),
    .din1(mul_ln50_fu_826_p1),
    .dout(mul_ln50_fu_826_p2)
);

srcnn_mul_7s_8ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_7s_8ns_10_1_1_U357(
    .din0(add_ln50_1_fu_832_p2),
    .din1(mul_ln45_fu_842_p1),
    .dout(mul_ln45_fu_842_p2)
);

srcnn_mul_5ns_19ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 23 ))
mul_5ns_19ns_23_1_1_U358(
    .din0(mul_ln112_fu_903_p0),
    .din1(mul_ln112_fu_903_p1),
    .dout(mul_ln112_fu_903_p2)
);

srcnn_mul_7s_8ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_7s_8ns_10_1_1_U359(
    .din0(add_ln115_fu_958_p2),
    .din1(mul_ln109_fu_967_p1),
    .dout(mul_ln109_fu_967_p2)
);

srcnn_mul_7s_8ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_7s_8ns_10_1_1_U360(
    .din0(add_ln115_1_reg_1360),
    .din1(mul_ln109_1_fu_1118_p1),
    .dout(mul_ln109_1_fu_1118_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_5_fu_438_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_conv2_Pipeline_5_fu_438_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_5_fu_438_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_5_fu_438_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_7_fu_464_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            grp_conv2_Pipeline_7_fu_464_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_7_fu_464_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_7_fu_464_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_BW7_fu_489_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state37)) begin
            grp_conv2_Pipeline_BW7_fu_489_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_BW7_fu_489_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_BW7_fu_489_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_BW8_fu_500_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state39)) begin
            grp_conv2_Pipeline_BW8_fu_500_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_BW8_fu_500_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_BW8_fu_500_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_BW_fu_478_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln62_fu_1154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
            grp_conv2_Pipeline_BW_fu_478_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_BW_fu_478_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_BW_fu_478_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_COL_fu_407_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_conv2_Pipeline_COL_fu_407_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_COL_fu_407_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_COL_fu_407_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln32_fu_539_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0))) begin
            grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_RELU6_fu_452_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln109_reg_1339 == 1'd1) & (m_axi_i3_BVALID == 1'b0)) & (icmp_ln109_1_reg_1365 == 1'd0) & (icmp_ln109_reg_1339 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            grp_conv2_Pipeline_RELU6_fu_452_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_RELU6_fu_452_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_RELU6_fu_452_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_RELU_fu_426_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln109_fu_948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
            grp_conv2_Pipeline_RELU_fu_426_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_RELU_fu_426_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_RELU_fu_426_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        bh_reg_361 <= 3'd0;
    end else if (((m_axi_i3_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        bh_reg_361 <= add_ln109_reg_1386;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_621_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        bout_1_reg_349 <= 3'd0;
    end else if ((~((icmp_ln109_reg_1339 == 1'd1) & (m_axi_i3_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state26) & ((icmp_ln109_1_reg_1365 == 1'd1) | (icmp_ln109_reg_1339 == 1'd0)))) begin
        bout_1_reg_349 <= add_ln108_reg_1311;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_fu_200 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd1))) begin
        h_fu_200 <= add_ln32_fu_591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        i_reg_327 <= 7'd0;
    end else if (((grp_conv2_Pipeline_COL_fu_407_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        i_reg_327 <= select_ln41_1_reg_1273;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        indvar_flatten32_reg_316 <= 9'd0;
    end else if (((grp_conv2_Pipeline_COL_fu_407_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        indvar_flatten32_reg_316 <= select_ln41_3_reg_1298;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        indvar_flatten63_reg_294 <= 10'd0;
    end else if (((grp_conv2_Pipeline_COL_fu_407_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        indvar_flatten63_reg_294 <= add_ln40_1_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        indvar_reg_271 <= 4'd0;
    end else if (((icmp_ln62_fu_1154_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        indvar_reg_271 <= add_ln36_1_reg_1250;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_fu_873_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        o_1_reg_373 <= 3'd0;
    end else if (((grp_conv2_Pipeline_BW8_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        o_1_reg_373 <= add_ln62_reg_1399;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        o_reg_305 <= 3'd0;
    end else if (((grp_conv2_Pipeline_COL_fu_407_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        o_reg_305 <= select_ln40_1_reg_1268;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        out_reg_282 <= 6'd0;
    end else if (((icmp_ln62_fu_1154_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        out_reg_282 <= add_ln36_fu_1185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        r_reg_338 <= 2'd0;
    end else if (((grp_conv2_Pipeline_COL_fu_407_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        r_reg_338 <= add_ln45_reg_1293;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln108_reg_1311 <= add_ln108_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_1_reg_1365 == 1'd0) & (icmp_ln109_reg_1339 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        add_ln109_reg_1386 <= add_ln109_fu_1134_p2;
        trunc_ln122_1_reg_1380 <= {{add_ln112_4_reg_1355[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        add_ln112_4_reg_1355 <= add_ln112_4_fu_1085_p2;
        add_ln115_1_reg_1360 <= add_ln115_1_fu_1094_p2;
        icmp_ln109_1_reg_1365 <= icmp_ln109_1_fu_1099_p2;
        mul_ln109_reg_1343 <= mul_ln109_fu_967_p2;
        trunc_ln2_reg_1349 <= {{add_ln112_2_fu_1021_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_fu_873_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln112_reg_1321 <= add_ln112_fu_913_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln36_1_reg_1250 <= add_ln36_1_fu_585_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln40_1_reg_1263 <= add_ln40_1_fu_627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_621_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        add_ln45_reg_1293 <= add_ln45_fu_848_p2;
        mul_ln45_reg_1288 <= mul_ln45_fu_842_p2;
        mul_ln50_reg_1283 <= mul_ln50_fu_826_p2;
        select_ln40_1_reg_1268 <= select_ln40_1_fu_653_p3;
        select_ln41_1_reg_1273 <= select_ln41_1_fu_745_p3;
        select_ln41_3_reg_1298 <= select_ln41_3_fu_860_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        add_ln62_reg_1399 <= add_ln62_fu_1160_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        add_ln67_1_reg_1421 <= add_ln67_1_fu_1197_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        add_ln67_reg_1416 <= add_ln67_fu_1191_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        bitcast_ln41_reg_1303 <= bitcast_ln41_fu_868_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        empty_354_reg_1333 <= empty_354_fu_944_p1;
        sext_ln108_reg_1327 <= sext_ln108_fu_940_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        icmp_ln109_reg_1339 <= icmp_ln109_fu_948_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_reg_1339 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        mul_ln109_1_reg_1374 <= mul_ln109_1_fu_1118_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln62_fu_1154_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        sub_ln67_reg_1404 <= sub_ln67_fu_1178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_fu_539_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        sub_ln80_reg_1236[18 : 2] <= sub_ln80_fu_569_p2[18 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln104_reg_1255 <= trunc_ln104_fu_601_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_1220 <= {{conv2_weights[63:2]}};
        w2_addr_reg_1225 <= sext_ln36_fu_521_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        zext_ln105_reg_1241[7 : 0] <= zext_ln105_fu_576_p1[7 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_COL_fu_407_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if (((grp_conv2_Pipeline_RELU_fu_426_ap_done == 1'b0) | (m_axi_i3_AWREADY == 1'b0))) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_5_fu_438_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln109_reg_1339 == 1'd1) & (m_axi_i3_BVALID == 1'b0))) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv2_Pipeline_RELU6_fu_452_ap_done == 1'b0) | (m_axi_i3_AWREADY == 1'b0))) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_7_fu_464_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((m_axi_i3_BVALID == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_BW_fu_478_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_BW7_fu_489_ap_done == 1'b0)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if (((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_done == 1'b0) | (m_axi_w2_ARREADY == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_conv2_Pipeline_BW8_fu_500_ap_done == 1'b0)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln32_fu_539_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln32_fu_539_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv2_biases_ce0 = 1'b1;
    end else begin
        conv2_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_7_fu_464_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_5_fu_438_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_BW8_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_BW7_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_BW_fu_478_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_RELU6_fu_452_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_RELU_fu_426_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1 = grp_conv2_Pipeline_COL_fu_407_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1426_ce = grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1426_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1426_ce = grp_conv2_Pipeline_RELU_fu_426_grp_fu_1426_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1426_ce = grp_conv2_Pipeline_COL_fu_407_grp_fu_1426_p_ce;
    end else begin
        grp_fu_1426_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1426_p0 = grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1426_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1426_p0 = grp_conv2_Pipeline_RELU_fu_426_grp_fu_1426_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1426_p0 = grp_conv2_Pipeline_COL_fu_407_grp_fu_1426_p_din0;
    end else begin
        grp_fu_1426_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1426_p1 = grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1426_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1426_p1 = grp_conv2_Pipeline_RELU_fu_426_grp_fu_1426_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1426_p1 = grp_conv2_Pipeline_COL_fu_407_grp_fu_1426_p_din1;
    end else begin
        grp_fu_1426_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1430_ce = grp_conv2_Pipeline_COL_fu_407_grp_fu_1430_p_ce;
    end else begin
        grp_fu_1430_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1434_ce = grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1434_ce = grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_ce;
    end else begin
        grp_fu_1434_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1434_opcode = grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1434_opcode = grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_opcode;
    end else begin
        grp_fu_1434_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1434_p0 = grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1434_p0 = grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_din0;
    end else begin
        grp_fu_1434_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1434_p1 = grp_conv2_Pipeline_RELU6_fu_452_grp_fu_1434_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1434_p1 = grp_conv2_Pipeline_RELU_fu_426_grp_fu_1434_p_din1;
    end else begin
        grp_fu_1434_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state19))) begin
        i3_blk_n_AW = m_axi_i3_AWREADY;
    end else begin
        i3_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((icmp_ln109_reg_1339 == 1'd1) & (1'b1 == ap_CS_fsm_state26)))) begin
        i3_blk_n_B = m_axi_i3_BVALID;
    end else begin
        i3_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln32_fu_539_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_i2_ARVALID = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARVALID;
    end else begin
        m_axi_i2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln32_fu_539_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_i2_RREADY = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_RREADY;
    end else begin
        m_axi_i2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_conv2_Pipeline_RELU6_fu_452_ap_done == 1'b0) | (m_axi_i3_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_i3_AWADDR = sext_ln122_1_fu_1140_p1;
    end else if ((~((grp_conv2_Pipeline_RELU_fu_426_ap_done == 1'b0) | (m_axi_i3_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_i3_AWADDR = sext_ln122_fu_1105_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWADDR = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWADDR = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWADDR;
    end else begin
        m_axi_i3_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWBURST = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWBURST = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWBURST;
    end else begin
        m_axi_i3_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWCACHE = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWCACHE = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWCACHE;
    end else begin
        m_axi_i3_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWID = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWID;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWID = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWID;
    end else begin
        m_axi_i3_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((~((grp_conv2_Pipeline_RELU6_fu_452_ap_done == 1'b0) | (m_axi_i3_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27)) | (~((grp_conv2_Pipeline_RELU_fu_426_ap_done == 1'b0) | (m_axi_i3_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        m_axi_i3_AWLEN = 32'd255;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWLEN = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWLEN = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWLEN;
    end else begin
        m_axi_i3_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWLOCK = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWLOCK = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWLOCK;
    end else begin
        m_axi_i3_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWPROT = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWPROT = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWPROT;
    end else begin
        m_axi_i3_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWQOS = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWQOS = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWQOS;
    end else begin
        m_axi_i3_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWREGION = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWREGION = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWREGION;
    end else begin
        m_axi_i3_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWSIZE = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWSIZE = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWSIZE;
    end else begin
        m_axi_i3_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWUSER = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWUSER = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWUSER;
    end else begin
        m_axi_i3_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((~((grp_conv2_Pipeline_RELU6_fu_452_ap_done == 1'b0) | (m_axi_i3_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27)) | (~((grp_conv2_Pipeline_RELU_fu_426_ap_done == 1'b0) | (m_axi_i3_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        m_axi_i3_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_AWVALID = grp_conv2_Pipeline_7_fu_464_m_axi_i3_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_AWVALID = grp_conv2_Pipeline_5_fu_438_m_axi_i3_AWVALID;
    end else begin
        m_axi_i3_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln109_reg_1339 == 1'd1) & (m_axi_i3_BVALID == 1'b0)) & (icmp_ln109_reg_1339 == 1'd1) & (1'b1 == ap_CS_fsm_state26)) | ((m_axi_i3_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34)))) begin
        m_axi_i3_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_BREADY = grp_conv2_Pipeline_7_fu_464_m_axi_i3_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_BREADY = grp_conv2_Pipeline_5_fu_438_m_axi_i3_BREADY;
    end else begin
        m_axi_i3_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_WDATA = grp_conv2_Pipeline_7_fu_464_m_axi_i3_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_WDATA = grp_conv2_Pipeline_5_fu_438_m_axi_i3_WDATA;
    end else begin
        m_axi_i3_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_WID = grp_conv2_Pipeline_7_fu_464_m_axi_i3_WID;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_WID = grp_conv2_Pipeline_5_fu_438_m_axi_i3_WID;
    end else begin
        m_axi_i3_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_WLAST = grp_conv2_Pipeline_7_fu_464_m_axi_i3_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_WLAST = grp_conv2_Pipeline_5_fu_438_m_axi_i3_WLAST;
    end else begin
        m_axi_i3_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_WSTRB = grp_conv2_Pipeline_7_fu_464_m_axi_i3_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_WSTRB = grp_conv2_Pipeline_5_fu_438_m_axi_i3_WSTRB;
    end else begin
        m_axi_i3_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_WUSER = grp_conv2_Pipeline_7_fu_464_m_axi_i3_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_WUSER = grp_conv2_Pipeline_5_fu_438_m_axi_i3_WUSER;
    end else begin
        m_axi_i3_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_i3_WVALID = grp_conv2_Pipeline_7_fu_464_m_axi_i3_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_i3_WVALID = grp_conv2_Pipeline_5_fu_438_m_axi_i3_WVALID;
    end else begin
        m_axi_i3_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_done == 1'b0) | (m_axi_w2_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_w2_ARADDR = w2_addr_reg_1225;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARADDR = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARADDR;
    end else begin
        m_axi_w2_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARBURST = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARBURST;
    end else begin
        m_axi_w2_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARCACHE = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARCACHE;
    end else begin
        m_axi_w2_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARID = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARID;
    end else begin
        m_axi_w2_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((~((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_done == 1'b0) | (m_axi_w2_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_w2_ARLEN = 32'd2048;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARLEN = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARLEN;
    end else begin
        m_axi_w2_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARLOCK = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARLOCK;
    end else begin
        m_axi_w2_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARPROT = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARPROT;
    end else begin
        m_axi_w2_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARQOS = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARQOS;
    end else begin
        m_axi_w2_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARREGION = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARREGION;
    end else begin
        m_axi_w2_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARSIZE = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARSIZE;
    end else begin
        m_axi_w2_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARUSER = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARUSER;
    end else begin
        m_axi_w2_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_done == 1'b0) | (m_axi_w2_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_w2_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_ARVALID = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_ARVALID;
    end else begin
        m_axi_w2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd0)))) begin
        m_axi_w2_RREADY = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_m_axi_w2_RREADY;
    end else begin
        m_axi_w2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        w2_blk_n_AR = m_axi_w2_ARREADY;
    end else begin
        w2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        weight_buffer_address0 = zext_ln41_fu_803_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        weight_buffer_address0 = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_address0;
    end else begin
        weight_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        weight_buffer_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        weight_buffer_ce0 = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_ce0;
    end else begin
        weight_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        weight_buffer_we0 = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_weight_buffer_we0;
    end else begin
        weight_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln32_fu_539_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_done == 1'b0) | (m_axi_w2_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_579_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln40_fu_621_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_conv2_Pipeline_COL_fu_407_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln108_fu_873_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln109_fu_948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if ((~((grp_conv2_Pipeline_RELU_fu_426_ap_done == 1'b0) | (m_axi_i3_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_conv2_Pipeline_5_fu_438_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if ((~((icmp_ln109_reg_1339 == 1'd1) & (m_axi_i3_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state26) & ((icmp_ln109_1_reg_1365 == 1'd1) | (icmp_ln109_reg_1339 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if ((~((icmp_ln109_reg_1339 == 1'd1) & (m_axi_i3_BVALID == 1'b0)) & (icmp_ln109_1_reg_1365 == 1'd0) & (icmp_ln109_reg_1339 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if ((~((grp_conv2_Pipeline_RELU6_fu_452_ap_done == 1'b0) | (m_axi_i3_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_conv2_Pipeline_7_fu_464_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((m_axi_i3_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln62_fu_1154_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((grp_conv2_Pipeline_BW_fu_478_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((grp_conv2_Pipeline_BW7_fu_489_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((grp_conv2_Pipeline_BW8_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln108_fu_879_p2 = (bout_1_reg_349 + 3'd1);

assign add_ln109_fu_1134_p2 = (bh_reg_361 + 3'd2);

assign add_ln112_1_fu_982_p2 = (zext_ln109_fu_978_p1 + zext_ln105_reg_1241);

assign add_ln112_2_fu_1021_p2 = ($signed(sext_ln112_fu_1017_p1) + $signed(add_ln112_reg_1321));

assign add_ln112_3_fu_1046_p2 = (zext_ln112_3_fu_1042_p1 + zext_ln105_reg_1241);

assign add_ln112_4_fu_1085_p2 = ($signed(sext_ln112_1_fu_1081_p1) + $signed(add_ln112_reg_1321));

assign add_ln112_fu_913_p2 = (zext_ln112_fu_909_p1 + output_ftmap);

assign add_ln115_1_fu_1094_p2 = ($signed(sext_ln108_reg_1327) + $signed(zext_ln115_5_fu_1090_p1));

assign add_ln115_fu_958_p2 = ($signed(sext_ln108_reg_1327) + $signed(zext_ln115_4_fu_954_p1));

assign add_ln32_fu_591_p2 = (h_fu_200 + 8'd3);

assign add_ln36_1_fu_585_p2 = (indvar_reg_271 + 4'd1);

assign add_ln36_fu_1185_p2 = (out_reg_282 + 6'd4);

assign add_ln40_1_fu_627_p2 = (indvar_flatten63_reg_294 + 10'd1);

assign add_ln40_fu_633_p2 = (o_reg_305 + 3'd1);

assign add_ln41_1_fu_854_p2 = (indvar_flatten32_reg_316 + 9'd1);

assign add_ln41_fu_725_p2 = (select_ln40_fu_645_p3 + 7'd1);

assign add_ln45_fu_848_p2 = (select_ln41_fu_737_p3 + 2'd1);

assign add_ln50_1_fu_832_p2 = ($signed(sext_ln40_fu_683_p1) + $signed(zext_ln50_31_fu_808_p1));

assign add_ln50_fu_816_p2 = ($signed(sext_ln43_fu_775_p1) + $signed(zext_ln50_32_fu_812_p1));

assign add_ln62_fu_1160_p2 = (o_1_reg_373 + 3'd1);

assign add_ln67_1_fu_1197_p2 = (sub_ln67_reg_1404 + 10'd170);

assign add_ln67_fu_1191_p2 = (sub_ln67_reg_1404 + 10'd85);

assign and_ln40_fu_719_p2 = (xor_ln40_fu_707_p2 & icmp_ln45_fu_713_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

always @ (*) begin
    ap_block_state26 = ((icmp_ln109_reg_1339 == 1'd1) & (m_axi_i3_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state26_ignore_call0 = ((icmp_ln109_reg_1339 == 1'd1) & (m_axi_i3_BVALID == 1'b0));
end

assign bitcast_ln41_fu_868_p1 = weight_buffer_q0;

assign conv2_biases_address0 = p_cast19_fu_894_p1;

assign empty_353_fu_889_p2 = (zext_ln108_fu_885_p1 + trunc_ln104_reg_1255);

assign empty_354_fu_944_p1 = conv2_biases_q0;

assign grp_conv2_Pipeline_5_fu_438_ap_start = grp_conv2_Pipeline_5_fu_438_ap_start_reg;

assign grp_conv2_Pipeline_7_fu_464_ap_start = grp_conv2_Pipeline_7_fu_464_ap_start_reg;

assign grp_conv2_Pipeline_BW7_fu_489_ap_start = grp_conv2_Pipeline_BW7_fu_489_ap_start_reg;

assign grp_conv2_Pipeline_BW8_fu_500_ap_start = grp_conv2_Pipeline_BW8_fu_500_ap_start_reg;

assign grp_conv2_Pipeline_BW_fu_478_ap_start = grp_conv2_Pipeline_BW_fu_478_ap_start_reg;

assign grp_conv2_Pipeline_COL_fu_407_ap_start = grp_conv2_Pipeline_COL_fu_407_ap_start_reg;

assign grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_start = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_ap_start_reg;

assign grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_start = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_398_ap_start_reg;

assign grp_conv2_Pipeline_RELU6_fu_452_ap_start = grp_conv2_Pipeline_RELU6_fu_452_ap_start_reg;

assign grp_conv2_Pipeline_RELU_fu_426_ap_start = grp_conv2_Pipeline_RELU_fu_426_ap_start_reg;

assign grp_fu_416_p_ce = grp_fu_1426_ce;

assign grp_fu_416_p_din0 = grp_fu_1426_p0;

assign grp_fu_416_p_din1 = grp_fu_1426_p1;

assign grp_fu_416_p_opcode = 2'd0;

assign grp_fu_432_p_ce = grp_fu_1430_ce;

assign grp_fu_432_p_din0 = grp_conv2_Pipeline_COL_fu_407_grp_fu_1430_p_din0;

assign grp_fu_432_p_din1 = grp_conv2_Pipeline_COL_fu_407_grp_fu_1430_p_din1;

assign grp_fu_444_p_ce = grp_fu_1434_ce;

assign grp_fu_444_p_din0 = grp_fu_1434_p0;

assign grp_fu_444_p_din1 = grp_fu_1434_p1;

assign grp_fu_444_p_opcode = grp_fu_1434_opcode;

assign icmp_ln108_fu_873_p2 = ((bout_1_reg_349 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln109_1_fu_1099_p2 = ((or_ln112_fu_1036_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_948_p2 = ((bh_reg_361 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_539_p2 = ((h_fu_200 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_579_p2 = ((indvar_reg_271 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_621_p2 = ((indvar_flatten63_reg_294 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_639_p2 = ((indvar_flatten32_reg_316 == 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_713_p2 = ((r_reg_338 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_1154_p2 = ((o_1_reg_373 == 3'd4) ? 1'b1 : 1'b0);

assign lshr_ln43_mid1_fu_787_p3 = {{trunc_ln43_4_fu_783_p1}, {trunc_ln43_3_fu_779_p1}};

assign lshr_ln43_mid_fu_691_p3 = {{trunc_ln43_2_fu_687_p1}, {6'd0}};

assign lshr_ln_fu_613_p3 = {{trunc_ln43_1_fu_609_p1}, {trunc_ln43_fu_605_p1}};

assign m_axi_i2_ARADDR = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARADDR;

assign m_axi_i2_ARBURST = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARBURST;

assign m_axi_i2_ARCACHE = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARCACHE;

assign m_axi_i2_ARID = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARID;

assign m_axi_i2_ARLEN = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARLEN;

assign m_axi_i2_ARLOCK = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARLOCK;

assign m_axi_i2_ARPROT = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARPROT;

assign m_axi_i2_ARQOS = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARQOS;

assign m_axi_i2_ARREGION = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARREGION;

assign m_axi_i2_ARSIZE = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARSIZE;

assign m_axi_i2_ARUSER = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_384_m_axi_i2_ARUSER;

assign m_axi_i2_AWADDR = 64'd0;

assign m_axi_i2_AWBURST = 2'd0;

assign m_axi_i2_AWCACHE = 4'd0;

assign m_axi_i2_AWID = 1'd0;

assign m_axi_i2_AWLEN = 32'd0;

assign m_axi_i2_AWLOCK = 2'd0;

assign m_axi_i2_AWPROT = 3'd0;

assign m_axi_i2_AWQOS = 4'd0;

assign m_axi_i2_AWREGION = 4'd0;

assign m_axi_i2_AWSIZE = 3'd0;

assign m_axi_i2_AWUSER = 1'd0;

assign m_axi_i2_AWVALID = 1'b0;

assign m_axi_i2_BREADY = 1'b0;

assign m_axi_i2_WDATA = 32'd0;

assign m_axi_i2_WID = 1'd0;

assign m_axi_i2_WLAST = 1'b0;

assign m_axi_i2_WSTRB = 4'd0;

assign m_axi_i2_WUSER = 1'd0;

assign m_axi_i2_WVALID = 1'b0;

assign m_axi_i3_ARADDR = 64'd0;

assign m_axi_i3_ARBURST = 2'd0;

assign m_axi_i3_ARCACHE = 4'd0;

assign m_axi_i3_ARID = 1'd0;

assign m_axi_i3_ARLEN = 32'd0;

assign m_axi_i3_ARLOCK = 2'd0;

assign m_axi_i3_ARPROT = 3'd0;

assign m_axi_i3_ARQOS = 4'd0;

assign m_axi_i3_ARREGION = 4'd0;

assign m_axi_i3_ARSIZE = 3'd0;

assign m_axi_i3_ARUSER = 1'd0;

assign m_axi_i3_ARVALID = 1'b0;

assign m_axi_i3_RREADY = 1'b0;

assign m_axi_w2_AWADDR = 64'd0;

assign m_axi_w2_AWBURST = 2'd0;

assign m_axi_w2_AWCACHE = 4'd0;

assign m_axi_w2_AWID = 1'd0;

assign m_axi_w2_AWLEN = 32'd0;

assign m_axi_w2_AWLOCK = 2'd0;

assign m_axi_w2_AWPROT = 3'd0;

assign m_axi_w2_AWQOS = 4'd0;

assign m_axi_w2_AWREGION = 4'd0;

assign m_axi_w2_AWSIZE = 3'd0;

assign m_axi_w2_AWUSER = 1'd0;

assign m_axi_w2_AWVALID = 1'b0;

assign m_axi_w2_BREADY = 1'b0;

assign m_axi_w2_WDATA = 32'd0;

assign m_axi_w2_WID = 1'd0;

assign m_axi_w2_WLAST = 1'b0;

assign m_axi_w2_WSTRB = 4'd0;

assign m_axi_w2_WUSER = 1'd0;

assign m_axi_w2_WVALID = 1'b0;

assign mul_ln109_1_fu_1118_p1 = 10'd85;

assign mul_ln109_fu_967_p1 = 10'd85;

assign mul_ln112_fu_903_p0 = mul_ln112_fu_903_p00;

assign mul_ln112_fu_903_p00 = empty_353_fu_889_p2;

assign mul_ln112_fu_903_p1 = 23'd260100;

assign mul_ln45_fu_842_p1 = 10'd85;

assign mul_ln50_fu_826_p1 = 14'd85;

assign or_ln112_fu_1036_p2 = (trunc_ln109_fu_974_p1 | 2'd1);

assign or_ln41_fu_731_p2 = (icmp_ln41_fu_639_p2 | and_ln40_fu_719_p2);

assign p_cast19_fu_894_p1 = empty_353_fu_889_p2;

assign p_shl1_fu_757_p3 = {{select_ln41_1_fu_745_p3}, {2'd0}};

assign select_ln40_1_fu_653_p3 = ((icmp_ln41_fu_639_p2[0:0] == 1'b1) ? add_ln40_fu_633_p2 : o_reg_305);

assign select_ln40_2_fu_699_p3 = ((icmp_ln41_fu_639_p2[0:0] == 1'b1) ? lshr_ln43_mid_fu_691_p3 : lshr_ln_fu_613_p3);

assign select_ln40_fu_645_p3 = ((icmp_ln41_fu_639_p2[0:0] == 1'b1) ? 7'd0 : i_reg_327);

assign select_ln41_1_fu_745_p3 = ((and_ln40_fu_719_p2[0:0] == 1'b1) ? add_ln41_fu_725_p2 : select_ln40_fu_645_p3);

assign select_ln41_2_fu_795_p3 = ((and_ln40_fu_719_p2[0:0] == 1'b1) ? lshr_ln43_mid1_fu_787_p3 : select_ln40_2_fu_699_p3);

assign select_ln41_3_fu_860_p3 = ((icmp_ln41_fu_639_p2[0:0] == 1'b1) ? 9'd1 : add_ln41_1_fu_854_p2);

assign select_ln41_fu_737_p3 = ((or_ln41_fu_731_p2[0:0] == 1'b1) ? 2'd0 : r_reg_338);

assign sext_ln108_fu_940_p1 = $signed(sub_ln115_fu_934_p2);

assign sext_ln112_1_fu_1081_p1 = $signed(sub_ln112_1_fu_1075_p2);

assign sext_ln112_fu_1017_p1 = $signed(sub_ln112_fu_1011_p2);

assign sext_ln122_1_fu_1140_p1 = $signed(trunc_ln122_1_reg_1380);

assign sext_ln122_fu_1105_p1 = $signed(trunc_ln2_reg_1349);

assign sext_ln36_fu_521_p1 = trunc_ln_fu_511_p4;

assign sext_ln40_fu_683_p1 = $signed(sub_ln50_fu_677_p2);

assign sext_ln43_fu_775_p1 = $signed(sub_ln50_1_fu_769_p2);

assign shl_ln112_1_fu_999_p3 = {{add_ln112_1_fu_982_p2}, {2'd0}};

assign shl_ln112_2_fu_1051_p3 = {{add_ln112_3_fu_1046_p2}, {10'd0}};

assign shl_ln112_3_fu_1063_p3 = {{add_ln112_3_fu_1046_p2}, {2'd0}};

assign shl_ln1_fu_987_p3 = {{add_ln112_1_fu_982_p2}, {10'd0}};

assign shl_ln80_1_fu_557_p3 = {{h_fu_200}, {2'd0}};

assign shl_ln_fu_545_p3 = {{h_fu_200}, {10'd0}};

assign sub_ln112_1_fu_1075_p2 = (zext_ln112_4_fu_1059_p1 - zext_ln112_5_fu_1071_p1);

assign sub_ln112_fu_1011_p2 = (zext_ln112_1_fu_995_p1 - zext_ln112_2_fu_1007_p1);

assign sub_ln115_fu_934_p2 = (zext_ln115_3_fu_930_p1 - zext_ln115_fu_918_p1);

assign sub_ln50_1_fu_769_p2 = (zext_ln50_30_fu_765_p1 - zext_ln50_29_fu_753_p1);

assign sub_ln50_fu_677_p2 = (zext_ln50_28_fu_673_p1 - zext_ln50_fu_661_p1);

assign sub_ln67_fu_1178_p2 = (tmp_30_fu_1170_p3 - zext_ln67_fu_1166_p1);

assign sub_ln80_fu_569_p2 = (zext_ln80_fu_553_p1 - zext_ln80_1_fu_565_p1);

assign tmp_29_fu_922_p3 = {{bout_1_reg_349}, {2'd0}};

assign tmp_30_fu_1170_p3 = {{trunc_ln62_fu_1150_p1}, {8'd0}};

assign tmp_s_fu_665_p3 = {{select_ln40_1_fu_653_p3}, {2'd0}};

assign trunc_ln104_fu_601_p1 = out_reg_282[4:0];

assign trunc_ln109_fu_974_p1 = bh_reg_361[1:0];

assign trunc_ln43_1_fu_609_p1 = o_reg_305[1:0];

assign trunc_ln43_2_fu_687_p1 = add_ln40_fu_633_p2[1:0];

assign trunc_ln43_3_fu_779_p1 = add_ln41_fu_725_p2[5:0];

assign trunc_ln43_4_fu_783_p1 = select_ln40_1_fu_653_p3[1:0];

assign trunc_ln43_fu_605_p1 = i_reg_327[5:0];

assign trunc_ln62_fu_1150_p1 = o_1_reg_373[1:0];

assign trunc_ln_fu_511_p4 = {{conv2_weights[63:2]}};

assign xor_ln40_fu_707_p2 = (icmp_ln41_fu_639_p2 ^ 1'd1);

assign zext_ln105_fu_576_p1 = h_fu_200;

assign zext_ln108_fu_885_p1 = bout_1_reg_349;

assign zext_ln109_fu_978_p1 = bh_reg_361;

assign zext_ln112_1_fu_995_p1 = shl_ln1_fu_987_p3;

assign zext_ln112_2_fu_1007_p1 = shl_ln112_1_fu_999_p3;

assign zext_ln112_3_fu_1042_p1 = or_ln112_fu_1036_p2;

assign zext_ln112_4_fu_1059_p1 = shl_ln112_2_fu_1051_p3;

assign zext_ln112_5_fu_1071_p1 = shl_ln112_3_fu_1063_p3;

assign zext_ln112_fu_909_p1 = mul_ln112_fu_903_p2;

assign zext_ln115_3_fu_930_p1 = tmp_29_fu_922_p3;

assign zext_ln115_4_fu_954_p1 = bh_reg_361;

assign zext_ln115_5_fu_1090_p1 = or_ln112_fu_1036_p2;

assign zext_ln115_fu_918_p1 = bout_1_reg_349;

assign zext_ln41_fu_803_p1 = select_ln41_2_fu_795_p3;

assign zext_ln50_28_fu_673_p1 = tmp_s_fu_665_p3;

assign zext_ln50_29_fu_753_p1 = select_ln41_1_fu_745_p3;

assign zext_ln50_30_fu_765_p1 = p_shl1_fu_757_p3;

assign zext_ln50_31_fu_808_p1 = select_ln41_fu_737_p3;

assign zext_ln50_32_fu_812_p1 = select_ln41_fu_737_p3;

assign zext_ln50_fu_661_p1 = select_ln40_1_fu_653_p3;

assign zext_ln67_fu_1166_p1 = o_1_reg_373;

assign zext_ln80_1_fu_565_p1 = shl_ln80_1_fu_557_p3;

assign zext_ln80_fu_553_p1 = shl_ln_fu_545_p3;

always @ (posedge ap_clk) begin
    sub_ln80_reg_1236[1:0] <= 2'b00;
    zext_ln105_reg_1241[8] <= 1'b0;
end

endmodule //srcnn_conv2
