---
layout: post
title: "[Verilog] Basics"
category: education
---
μ‹ν—κ³µλ¶€μ©μΌλ΅ HDLBitsμ λ¬Έμ  λ‚΄μ©κ³Ό λ‹µμ•, ν•™μµ ν¬μΈνΈλ¥Ό μ •λ¦¬ν• κ²ƒ.\
ν…μ¤νΈλ΅ μ¨μ„ κ³µλ¶€ν•λ‹¤κ°€ μ§€ν”Όν‹°ν•ν… λμ Έμ£Όλ©΄ μ•μ•„μ„ λ§ν¬λ‹¤μ΄ λ¬Έμ„λ΅ λ½‘μ•„μ¤€λ‹¤.\
μ΄λ°κ±° λ³΄λ©΄ μ΄μ λ” κ³µλ¶€ν•κ±° λΈ”λ΅κ·Έλ‚ κΉƒν—™μ— μ¬λ ¤λ†“κ³  λ‚λ¦„ μ¤ν™μ΄λΌκ³  μ£Όμ¥ν•λ” κ±΄ μ›ƒκΈ΄ μΌμΌλ“―\
μ•„λ¬΄νΌ AIκ°€ λ§λ“  μμ μ •λ¦¬λ³Έμ„ κ°μƒν•μ„Έμ”.

---
# π“ Basics
---

## β… Simple wire

```verilog
module top_module (
    input in,
    output out
);
    assign out = in;
endmodule
```

π“ **ν¬μΈνΈ**  
- `assign` λ¬Έμ€ **combinational logic**μ„ ν‘ν„ν•  λ• μ‚¬μ©λ¨  

---

## β… Four wires

```verilog
module top_module (
    input a, b, c,
    output w, x, y, z
);
    assign w = a;
    assign x = b;
    assign y = b;
    assign z = c;
    // assign {w, x, y, z} = {a, b, b, c};  // μ΄λ ‡κ²λ„ κ°€λ¥ν•¨
endmodule
```

π“ **ν¬μΈνΈ**  
- `assign`μΌλ΅ μ—¬λ¬ μ¶λ ¥μ„ κ° μ…λ ¥μ— μ—°κ²°  
- μ¤‘λ³µλ μ…λ ¥(`b`)λ„ μ—¬λ¬ μ¶λ ¥μ— μ—°κ²° κ°€λ¥  
- `{}`λ” **λ²΅ν„° λλ” μ—¬λ¬ μ‹ νΈλ¥Ό ν•©μΉλ” ν‘ν„ (concatenation)**

---

## β… Inverter

```verilog
module top_module (
    input in,
    output out
);
    assign out = ~in;
endmodule
```

π“ **ν¬μΈνΈ**  
- `~`λ” **λΉ„νΈ λ°μ „ μ—°μ‚°μ (bitwise NOT)**  
- `assign`μ€ ν•­μƒ **μ΅°ν•© λ…Όλ¦¬μ—μ„ μ‚¬μ©**  
- `~`λ” λ‹¨μΌ λΉ„νΈ μ…λ ¥λΏ μ•„λ‹λΌ λ²΅ν„°μ—λ„ μ‚¬μ© κ°€λ¥

---

## β… AND gate

```verilog
module top_module (
    input a, b,
    output out
);
    assign out = a & b;
endmodule
```

π“ **ν¬μΈνΈ**  
- `&`λ” bitwise AND  
- 1λΉ„νΈ μ…λ ¥ λ‘ κ°λ¥Ό ANDν• κ²°κ³Όλ¥Ό μ¶λ ¥  

---

## β… NOR gate

```verilog
module top_module (
    input a, b,
    output out
);
    assign out = ~(a | b);
endmodule
```

π“ **ν¬μΈνΈ**  
- `|`λ” bitwise OR, `~`λ΅ NOR ν‘ν„  
- Verilogμ—μ„ **κ²μ΄νΈ μ—°μ‚°μ€ λ¨λ‘ bitwiseλ΅ ν‘ν„**λ¨  
- `~(a | b)` κµ¬μ΅°λ” **λ…Όλ¦¬ νλ΅μ—μ„ NOR κ²μ΄νΈμ μ „ν•μ μΈ ν‘ν„**

---

## β… XNOR gate

```verilog
module top_module (
    input a, b,
    output out
);
    assign out = ~(a ^ b);
endmodule
```

π“ **ν¬μΈνΈ**  
- `^`λ” XOR, `~(a ^ b)`λ” XNOR ν‘ν„  
- Verilogλ” **XNOR μ—°μ‚°μλ¥Ό λ³„λ„λ΅ μ κ³µν•μ§€ μ•μ**, λ”°λΌμ„ μ΄λ ‡κ² κµ¬ν„  

---

## β… Declaring wires

```verilog
module top_module (
    input a, b, c, d,
    output out, out_n
);
    wire and_ab, and_cd;

    assign and_ab = a & b;
    assign and_cd = c & d;
    assign out = and_ab | and_cd;
    assign out_n = ~out;
endmodule
```

π“ **ν¬μΈνΈ**  
- μ—°μ‚° μ¤‘κ°„ κ°’μ„ μ €μ¥ν•λ ¤λ©΄ `wire`λ΅ μ„ μ–Έ  

---

## β… 7458 chip

```verilog
module top_module (
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y
);
    wire and1_p1, and2_p1;
    wire and1_p2, and2_p2;

    assign and1_p1 = p1a & p1b & p1c;
    assign and2_p1 = p1d & p1e & p1f;
    assign p1y = and1_p1 | and2_p1;

    assign and1_p2 = p2a & p2b;
    assign and2_p2 = p2c & p2d;
    assign p2y = and1_p2 | and2_p2;
endmodule
```

π“ **ν¬μΈνΈ**  
- μ‹¤μ  λ…Όλ¦¬ κ²μ΄νΈ μΉ©μ κµ¬μ΅°λ¥Ό λ¨μ‚¬ν• λ¬Έμ   
- μ—¬λ¬ μ…λ ¥μ„ ν•λ‚μ ANDλ΅ λ¬¶κ³ , κ·Έ κ²°κ³Όλ¥Ό ORλ΅ κ²°ν•©  
- μ‹ νΈκ°€ λ§μ•„μ§μλ΅ μ¤‘κ°„ wireλ¥Ό μ„ μ–Έν•΄ λ¨λ“ν™”ν•λ” μµκ΄€μ΄ μ¤‘μ”ν•¨
