INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ubuntu/Desktop/dsp_recon/system_project/mac/reports/mac
	Log files: /home/ubuntu/Desktop/dsp_recon/system_project/mac/logs/mac
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ubuntu/Desktop/dsp_recon/system_project/binary_container.xsa.link_summary, at Mon Jun  3 17:48:40 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ubuntu/Desktop/dsp_recon/system_project/mac/reports/mac/mac_guidance.html', at Mon Jun  3 17:48:40 2024
INFO: [v++ 60-895]   Target platform: /tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/hw/hw.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_vck190_base_202310_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:48:41] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ubuntu/Desktop/dsp_recon/system_project/hls_component/mac.xo -keep --config /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/syslinkConfig.ini --xpfm /tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm --target hw --output_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int --temp_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ubuntu/Desktop/dsp_recon/system_project/hls_component/mac.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:48:41] build_xd_ip_db started: /tools/Xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/hw.hpfm -clkid 2 -ip /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/iprepo/xilinx_com_hls_mac_1_0,mac -o /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:48:44] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 442.500 ; gain = 0.000 ; free physical = 46449 ; free virtual = 130443
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:48:44] cfgen started: /tools/Xilinx/Vitis/2023.1/bin/cfgen  -nk mac:1:mac_1 -dpa_mem_offload false -dmclkid 2 -r /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: mac, num: 1  {mac_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument mac_1.a to DDR
INFO: [CFGEN 83-2226] Inferring mapping for argument mac_1.b to DDR
INFO: [CFGEN 83-2226] Inferring mapping for argument mac_1.c to DDR
INFO: [SYSTEM_LINK 82-37] [17:48:46] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 442.500 ; gain = 0.000 ; free physical = 46452 ; free virtual = 130446
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [17:48:46] cf2bd started: /tools/Xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/_sysl/.xsd --temp_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link --output_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [17:48:47] cf2bd finished successfully
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 442.500 ; gain = 0.000 ; free physical = 46447 ; free virtual = 130445
INFO: [v++ 60-1441] [17:48:47] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 448.527 ; gain = 0.000 ; free physical = 46509 ; free virtual = 130508
INFO: [v++ 60-1443] [17:48:47] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/sdsl.dat -rtd /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/cf2sw.rtd -nofilter /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/cf2sw_full.rtd -xclbin /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xclbin_orig.xml -o /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link
INFO: [v++ 60-1441] [17:48:48] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 448.527 ; gain = 0.000 ; free physical = 46509 ; free virtual = 130508
INFO: [v++ 60-1443] [17:48:48] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link
INFO: [v++ 60-1441] [17:48:48] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.1 . Memory (MB): peak = 448.527 ; gain = 0.000 ; free physical = 46501 ; free virtual = 130500
INFO: [v++ 60-1443] [17:48:48] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm -s -g --remote_ip_cache /home/ubuntu/Desktop/dsp_recon/system_project/.ipcache --output_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int --log_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/logs/mac --report_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/reports/mac --config /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vplConfig.ini -k /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac --no-info --iprepo /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xo/ip_repo/xilinx_com_hls_mac_1_0 --messageDb /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link/vpl.pb /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_vck190_base_202310_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/hw_platform
[17:48:53] Run vpl: Step create_project: Started
Creating Vivado project.
[17:49:05] Run vpl: Step create_project: Completed
[17:49:05] Run vpl: Step create_bd: Started
[17:49:16] Run vpl: Step create_bd: Completed
[17:49:16] Run vpl: Step update_bd: Started
[17:49:17] Run vpl: Step update_bd: Completed
[17:49:17] Run vpl: Step generate_target: Started
[17:50:33] Run vpl: Step generate_target: RUNNING...
[17:51:48] Run vpl: Step generate_target: RUNNING...
[17:52:15] Run vpl: Step generate_target: Completed
[17:52:15] Run vpl: Step config_hw_runs: Started
[17:52:15] Run vpl: Step config_hw_runs: Completed
[17:52:15] Run vpl: Step synth: Started
[17:52:46] Block-level synthesis in progress, 0 of 23 jobs complete, 8 jobs running.
[17:53:16] Block-level synthesis in progress, 8 of 23 jobs complete, 8 jobs running.
[17:53:47] Block-level synthesis in progress, 15 of 23 jobs complete, 5 jobs running.
[17:54:17] Block-level synthesis in progress, 19 of 23 jobs complete, 4 jobs running.
[17:54:47] Top-level synthesis in progress.
[17:55:17] Run vpl: Step synth: Completed
[17:55:17] Run vpl: Step impl: Started
[17:56:18] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 07m 28s 

[17:56:18] Starting logic optimization..
[17:56:18] Phase 1 Generate And Synthesize MIG/Advanced IO Wizard Cores
[17:57:48] Phase 2 Retarget
[17:57:48] Phase 3 Constant propagation
[17:57:48] Phase 4 Sweep
[17:57:48] Phase 5 BUFG optimization
[17:57:48] Phase 6 Shift Register Optimization
[17:57:48] Phase 7 Post Processing Netlist
[17:58:18] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 00s 

[17:58:18] Starting logic placement..
[17:58:18] Phase 1 Placer Initialization
[17:58:18] Phase 1.1 Placer Initialization Netlist Sorting
[17:58:18] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[17:58:18] Phase 1.3 Build Placer Netlist Model
[17:58:18] Phase 1.4 Constrain Clocks/Macros
[17:58:18] Phase 2 Global Placement
[17:58:18] Phase 2.1 Floorplanning
[17:58:18] Phase 2.1.1 Partition Driven Placement
[17:58:18] Phase 2.1.1.1 PBP: Partition Driven Placement
[17:58:18] Phase 2.1.1.2 PBP: Clock Region Placement
[17:58:18] Phase 2.1.1.3 PBP: Compute Congestion
[17:58:48] Phase 2.1.1.4 PBP: UpdateTiming
[17:58:48] Phase 2.1.1.5 PBP: Add part constraints
[17:58:48] Phase 2.2 Update Timing before SLR Path Opt
[17:58:48] Phase 2.3 Post-Processing in Floorplanning
[17:58:48] Phase 2.4 Global Placement Core
[17:58:48] Phase 2.4.1 UpdateTiming Before Physical Synthesis
[17:58:48] Phase 2.4.2 Physical Synthesis In Placer
[17:58:48] Phase 3 Detail Placement
[17:58:48] Phase 3.1 Commit Multi Column Macros
[17:58:48] Phase 3.2 Commit Most Macros & LUTRAMs
[17:58:48] Phase 3.3 Small Shape DP
[17:58:48] Phase 3.3.1 Small Shape Clustering
[17:58:48] Phase 3.3.2 Flow Legalize Slice Clusters
[17:58:48] Phase 3.3.3 Slice Area Swap
[17:58:48] Phase 3.3.3.1 Slice Area Swap Initial
[17:58:48] Phase 3.4 Optimize BEL assignments
[17:58:48] Phase 3.5 Pipeline Register Optimization
[17:58:48] Phase 3.6 Fast Optimization
[17:58:48] Phase 4 Post Placement Optimization and Clean-Up
[17:58:48] Phase 4.1 Post Commit Optimization
[17:58:48] Phase 4.1.1 Post Placement Optimization
[17:58:48] Phase 4.1.1.1 BUFG Insertion
[17:58:48] Phase 1 Physical Synthesis Initialization
[17:59:19] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 01m 00s 

[17:59:19] Starting logic routing..
[17:59:19] Phase 1 Build RT Design
[17:59:19] Phase 4.1.1.2 BUFG Replication
[17:59:19] Phase 4.1.1.3 Post Placement Timing Optimization
[17:59:19] Phase 4.2 Post Placement Cleanup
[17:59:19] Phase 4.3 Placer Reporting
[17:59:19] Phase 4.3.1 Print Estimated Congestion
[17:59:19] Phase 4.4 Final Placement Cleanup
[17:59:49] Phase 2 Router Initialization
[17:59:49] Phase 2.1 Fix Topology Constraints
[17:59:49] Phase 2.2 Pre Route Cleanup
[17:59:49] Phase 2.3 Global Clock Net Routing
[17:59:49] Phase 2.4 Update Timing
[17:59:49] Phase 2.5 Update Timing for Bus Skew
[17:59:49] Phase 2.5.1 Update Timing
[17:59:49] Phase 3 Initial Routing
[17:59:49] Phase 3.1 Global Routing
[17:59:49] Phase 3.1.1 SLL Assignment
[17:59:49] Phase 4 Rip-up And Reroute
[17:59:49] Phase 4.1 Global Iteration 0
[17:59:49] Phase 4.2 Global Iteration 1
[17:59:49] Phase 5 Delay and Skew Optimization
[17:59:49] Phase 5.1 Delay CleanUp
[17:59:49] Phase 5.1.1 Update Timing
[17:59:49] Phase 5.1.2 Update Timing
[17:59:49] Phase 5.2 Clock Skew Optimization
[17:59:49] Phase 6 Post Hold Fix
[17:59:49] Phase 6.1 Hold Fix Iter
[17:59:49] Phase 6.1.1 Update Timing
[17:59:49] Phase 7 Route finalize
[17:59:49] Phase 8 Verifying routed nets
[17:59:49] Phase 9 Depositing Routes
[17:59:49] Phase 10 Post Router Timing
[17:59:49] Phase 11 Physical Synthesis in Router
[17:59:49] Phase 11.1 Physical Synthesis Initialization
[17:59:49] Phase 11.2 Critical Path Optimization
[17:59:49] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 00m 30s 

[17:59:49] Starting bitstream generation..
[17:59:49] Phase 12 Post-Route Event Processing
[18:00:19] Creating bitmap...
[18:01:49] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 02m 00s 
Check VPL, containing 6 checks, has run: 0 errors
[18:01:59] Run vpl: Step impl: Completed
[18:02:00] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [18:02:00] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:13:11 . Memory (MB): peak = 448.527 ; gain = 0.000 ; free physical = 40820 ; free virtual = 127524
INFO: [v++ 60-1443] [18:02:00] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/address_map.xml -sdsl /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/sdsl.dat -xclbin /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xclbin_orig.xml -rtd /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.rtd -o /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [18:02:01] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 448.527 ; gain = 0.000 ; free physical = 40814 ; free virtual = 127520
INFO: [v++ 60-1443] [18:02:01] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/system.pdi --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container_xml.rtd --add-section BUILD_METADATA:JSON:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xml --add-section SYSTEM_METADATA:RAW:/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_xilinx_vck190_base_202310_1_202310_1 --output /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link
XRT Build Version: 2.16.204 (2023.2)
       Build Date: 2023-10-11 23:46:00
          Hash ID: fa4c0045003fed0acea4593788dce5ef6d0b66ee
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1736 bytes
Format : JSON
File   : '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 2704752 bytes
Format : RAW
File   : '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/system.pdi'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2286 bytes
Format : JSON
File   : '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 2942 bytes
Format : RAW
File   : '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 13753 bytes
Format : RAW
File   : '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (2735283 bytes) to the output file: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [18:02:01] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 448.527 ; gain = 0.000 ; free physical = 40807 ; free virtual = 127515
INFO: [v++ 60-1443] [18:02:01] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xclbin.info --input /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/binary_container.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link
INFO: [v++ 60-1441] [18:02:01] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 448.527 ; gain = 0.000 ; free physical = 40804 ; free virtual = 127513
INFO: [v++ 60-1443] [18:02:01] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/run_link
INFO: [v++ 60-1441] [18:02:01] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 448.527 ; gain = 0.000 ; free physical = 40804 ; free virtual = 127513
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ubuntu/Desktop/dsp_recon/system_project/mac/reports/mac/system_estimate_binary_container.xtxt
INFO: [v++ 82-3844] Successfully added runtime data to ./binary_container.xsa
INFO: [v++ 60-586] Created binary_container.xsa
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ubuntu/Desktop/dsp_recon/system_project/mac/reports/mac/mac_guidance.html
	Timing Report: /home/ubuntu/Desktop/dsp_recon/system_project/mac/reports/mac/imp/impl_1_vitis_design_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/ubuntu/Desktop/dsp_recon/system_project/mac/logs/mac/vivado.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ubuntu/Desktop/dsp_recon/system_project/binary_container.xsa.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 13m 31s
