
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c08  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  08005d18  08005d18  00006d18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060dc  080060dc  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080060dc  080060dc  000070dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060e4  080060e4  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060e4  080060e4  000070e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080060e8  080060e8  000070e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080060ec  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  200001d4  080062c0  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003bc  080062c0  000083bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008af1  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ae2  00000000  00000000  00010cee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000870  00000000  00000000  000127d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000668  00000000  00000000  00013040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018466  00000000  00000000  000136a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a8a1  00000000  00000000  0002bb0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088ec9  00000000  00000000  000363af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf278  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003264  00000000  00000000  000bf2bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000c2520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08005d00 	.word	0x08005d00

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08005d00 	.word	0x08005d00

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08a      	sub	sp, #40	@ 0x28
 8000b2c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b2e:	f000 fb27 	bl	8001180 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b32:	f000 f867 	bl	8000c04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b36:	f000 f929 	bl	8000d8c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b3a:	f000 f8bf 	bl	8000cbc <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000b3e:	f000 f8fb 	bl	8000d38 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  int value = 0;
 8000b42:	2300      	movs	r3, #0
 8000b44:	61fb      	str	r3, [r7, #28]
  float voltage = 0.0;
 8000b46:	f04f 0300 	mov.w	r3, #0
 8000b4a:	61bb      	str	r3, [r7, #24]
  char message[20] = "";
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	60da      	str	r2, [r3, #12]
 8000b58:	611a      	str	r2, [r3, #16]

  HAL_ADCEx_Calibration_Start(&hadc1);
 8000b5a:	4827      	ldr	r0, [pc, #156]	@ (8000bf8 <main+0xd0>)
 8000b5c:	f000 ffc2 	bl	8001ae4 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 8000b60:	4825      	ldr	r0, [pc, #148]	@ (8000bf8 <main+0xd0>)
 8000b62:	f000 fc6b 	bl	800143c <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000b66:	f04f 31ff 	mov.w	r1, #4294967295
 8000b6a:	4823      	ldr	r0, [pc, #140]	@ (8000bf8 <main+0xd0>)
 8000b6c:	f000 fd14 	bl	8001598 <HAL_ADC_PollForConversion>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  value = HAL_ADC_GetValue(&hadc1);
 8000b70:	4821      	ldr	r0, [pc, #132]	@ (8000bf8 <main+0xd0>)
 8000b72:	f000 fe17 	bl	80017a4 <HAL_ADC_GetValue>
 8000b76:	4603      	mov	r3, r0
 8000b78:	61fb      	str	r3, [r7, #28]
	  voltage = (value / 4095.0) * 3.3;
 8000b7a:	69f8      	ldr	r0, [r7, #28]
 8000b7c:	f7ff fc42 	bl	8000404 <__aeabi_i2d>
 8000b80:	a319      	add	r3, pc, #100	@ (adr r3, 8000be8 <main+0xc0>)
 8000b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b86:	f7ff fdd1 	bl	800072c <__aeabi_ddiv>
 8000b8a:	4602      	mov	r2, r0
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	4610      	mov	r0, r2
 8000b90:	4619      	mov	r1, r3
 8000b92:	a317      	add	r3, pc, #92	@ (adr r3, 8000bf0 <main+0xc8>)
 8000b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b98:	f7ff fc9e 	bl	80004d8 <__aeabi_dmul>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	460b      	mov	r3, r1
 8000ba0:	4610      	mov	r0, r2
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	f7ff ff70 	bl	8000a88 <__aeabi_d2f>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	61bb      	str	r3, [r7, #24]
	  sprintf(message, "ADC:%d, %.2fV", value, voltage);
 8000bac:	69b8      	ldr	r0, [r7, #24]
 8000bae:	f7ff fc3b 	bl	8000428 <__aeabi_f2d>
 8000bb2:	4602      	mov	r2, r0
 8000bb4:	460b      	mov	r3, r1
 8000bb6:	1d38      	adds	r0, r7, #4
 8000bb8:	e9cd 2300 	strd	r2, r3, [sp]
 8000bbc:	69fa      	ldr	r2, [r7, #28]
 8000bbe:	490f      	ldr	r1, [pc, #60]	@ (8000bfc <main+0xd4>)
 8000bc0:	f002 ff62 	bl	8003a88 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8000bc4:	1d3b      	adds	r3, r7, #4
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff fac2 	bl	8000150 <strlen>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	b29a      	uxth	r2, r3
 8000bd0:	1d39      	adds	r1, r7, #4
 8000bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd6:	480a      	ldr	r0, [pc, #40]	@ (8000c00 <main+0xd8>)
 8000bd8:	f002 f866 	bl	8002ca8 <HAL_UART_Transmit>
	  HAL_Delay(500);
 8000bdc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000be0:	f000 fb30 	bl	8001244 <HAL_Delay>
	  value = HAL_ADC_GetValue(&hadc1);
 8000be4:	bf00      	nop
 8000be6:	e7c3      	b.n	8000b70 <main+0x48>
 8000be8:	00000000 	.word	0x00000000
 8000bec:	40affe00 	.word	0x40affe00
 8000bf0:	66666666 	.word	0x66666666
 8000bf4:	400a6666 	.word	0x400a6666
 8000bf8:	200001f0 	.word	0x200001f0
 8000bfc:	08005d18 	.word	0x08005d18
 8000c00:	20000220 	.word	0x20000220

08000c04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b094      	sub	sp, #80	@ 0x50
 8000c08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c0e:	2228      	movs	r2, #40	@ 0x28
 8000c10:	2100      	movs	r1, #0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f002 ff9d 	bl	8003b52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c18:	f107 0314 	add.w	r3, r7, #20
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]
 8000c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c28:	1d3b      	adds	r3, r7, #4
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	605a      	str	r2, [r3, #4]
 8000c30:	609a      	str	r2, [r3, #8]
 8000c32:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c34:	2301      	movs	r3, #1
 8000c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c42:	2301      	movs	r3, #1
 8000c44:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c46:	2302      	movs	r3, #2
 8000c48:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c4a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c50:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000c54:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c56:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f001 fa58 	bl	8002110 <HAL_RCC_OscConfig>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c66:	f000 f8b3 	bl	8000dd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6a:	230f      	movs	r3, #15
 8000c6c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c72:	2300      	movs	r3, #0
 8000c74:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c7a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c80:	f107 0314 	add.w	r3, r7, #20
 8000c84:	2102      	movs	r1, #2
 8000c86:	4618      	mov	r0, r3
 8000c88:	f001 fcc4 	bl	8002614 <HAL_RCC_ClockConfig>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000c92:	f000 f89d 	bl	8000dd0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c96:	2302      	movs	r3, #2
 8000c98:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000c9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c9e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ca0:	1d3b      	adds	r3, r7, #4
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f001 fe44 	bl	8002930 <HAL_RCCEx_PeriphCLKConfig>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000cae:	f000 f88f 	bl	8000dd0 <Error_Handler>
  }
}
 8000cb2:	bf00      	nop
 8000cb4:	3750      	adds	r7, #80	@ 0x50
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
	...

08000cbc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cc2:	1d3b      	adds	r3, r7, #4
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ccc:	4b18      	ldr	r3, [pc, #96]	@ (8000d30 <MX_ADC1_Init+0x74>)
 8000cce:	4a19      	ldr	r2, [pc, #100]	@ (8000d34 <MX_ADC1_Init+0x78>)
 8000cd0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cd2:	4b17      	ldr	r3, [pc, #92]	@ (8000d30 <MX_ADC1_Init+0x74>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000cd8:	4b15      	ldr	r3, [pc, #84]	@ (8000d30 <MX_ADC1_Init+0x74>)
 8000cda:	2201      	movs	r2, #1
 8000cdc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cde:	4b14      	ldr	r3, [pc, #80]	@ (8000d30 <MX_ADC1_Init+0x74>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ce4:	4b12      	ldr	r3, [pc, #72]	@ (8000d30 <MX_ADC1_Init+0x74>)
 8000ce6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000cea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cec:	4b10      	ldr	r3, [pc, #64]	@ (8000d30 <MX_ADC1_Init+0x74>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000cf2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d30 <MX_ADC1_Init+0x74>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cf8:	480d      	ldr	r0, [pc, #52]	@ (8000d30 <MX_ADC1_Init+0x74>)
 8000cfa:	f000 fac7 	bl	800128c <HAL_ADC_Init>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000d04:	f000 f864 	bl	8000dd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000d08:	2305      	movs	r3, #5
 8000d0a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d10:	2300      	movs	r3, #0
 8000d12:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	4619      	mov	r1, r3
 8000d18:	4805      	ldr	r0, [pc, #20]	@ (8000d30 <MX_ADC1_Init+0x74>)
 8000d1a:	f000 fd4f 	bl	80017bc <HAL_ADC_ConfigChannel>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000d24:	f000 f854 	bl	8000dd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d28:	bf00      	nop
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	200001f0 	.word	0x200001f0
 8000d34:	40012400 	.word	0x40012400

08000d38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d3c:	4b11      	ldr	r3, [pc, #68]	@ (8000d84 <MX_USART2_UART_Init+0x4c>)
 8000d3e:	4a12      	ldr	r2, [pc, #72]	@ (8000d88 <MX_USART2_UART_Init+0x50>)
 8000d40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d42:	4b10      	ldr	r3, [pc, #64]	@ (8000d84 <MX_USART2_UART_Init+0x4c>)
 8000d44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d84 <MX_USART2_UART_Init+0x4c>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <MX_USART2_UART_Init+0x4c>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d56:	4b0b      	ldr	r3, [pc, #44]	@ (8000d84 <MX_USART2_UART_Init+0x4c>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d5c:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <MX_USART2_UART_Init+0x4c>)
 8000d5e:	220c      	movs	r2, #12
 8000d60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d62:	4b08      	ldr	r3, [pc, #32]	@ (8000d84 <MX_USART2_UART_Init+0x4c>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d68:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <MX_USART2_UART_Init+0x4c>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d6e:	4805      	ldr	r0, [pc, #20]	@ (8000d84 <MX_USART2_UART_Init+0x4c>)
 8000d70:	f001 ff4a 	bl	8002c08 <HAL_UART_Init>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d7a:	f000 f829 	bl	8000dd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000220 	.word	0x20000220
 8000d88:	40004400 	.word	0x40004400

08000d8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d92:	4b0e      	ldr	r3, [pc, #56]	@ (8000dcc <MX_GPIO_Init+0x40>)
 8000d94:	699b      	ldr	r3, [r3, #24]
 8000d96:	4a0d      	ldr	r2, [pc, #52]	@ (8000dcc <MX_GPIO_Init+0x40>)
 8000d98:	f043 0320 	orr.w	r3, r3, #32
 8000d9c:	6193      	str	r3, [r2, #24]
 8000d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dcc <MX_GPIO_Init+0x40>)
 8000da0:	699b      	ldr	r3, [r3, #24]
 8000da2:	f003 0320 	and.w	r3, r3, #32
 8000da6:	607b      	str	r3, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000daa:	4b08      	ldr	r3, [pc, #32]	@ (8000dcc <MX_GPIO_Init+0x40>)
 8000dac:	699b      	ldr	r3, [r3, #24]
 8000dae:	4a07      	ldr	r2, [pc, #28]	@ (8000dcc <MX_GPIO_Init+0x40>)
 8000db0:	f043 0304 	orr.w	r3, r3, #4
 8000db4:	6193      	str	r3, [r2, #24]
 8000db6:	4b05      	ldr	r3, [pc, #20]	@ (8000dcc <MX_GPIO_Init+0x40>)
 8000db8:	699b      	ldr	r3, [r3, #24]
 8000dba:	f003 0304 	and.w	r3, r3, #4
 8000dbe:	603b      	str	r3, [r7, #0]
 8000dc0:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dc2:	bf00      	nop
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr
 8000dcc:	40021000 	.word	0x40021000

08000dd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dd4:	b672      	cpsid	i
}
 8000dd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dd8:	bf00      	nop
 8000dda:	e7fd      	b.n	8000dd8 <Error_Handler+0x8>

08000ddc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b085      	sub	sp, #20
 8000de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000de2:	4b15      	ldr	r3, [pc, #84]	@ (8000e38 <HAL_MspInit+0x5c>)
 8000de4:	699b      	ldr	r3, [r3, #24]
 8000de6:	4a14      	ldr	r2, [pc, #80]	@ (8000e38 <HAL_MspInit+0x5c>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6193      	str	r3, [r2, #24]
 8000dee:	4b12      	ldr	r3, [pc, #72]	@ (8000e38 <HAL_MspInit+0x5c>)
 8000df0:	699b      	ldr	r3, [r3, #24]
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	60bb      	str	r3, [r7, #8]
 8000df8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000e38 <HAL_MspInit+0x5c>)
 8000dfc:	69db      	ldr	r3, [r3, #28]
 8000dfe:	4a0e      	ldr	r2, [pc, #56]	@ (8000e38 <HAL_MspInit+0x5c>)
 8000e00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e04:	61d3      	str	r3, [r2, #28]
 8000e06:	4b0c      	ldr	r3, [pc, #48]	@ (8000e38 <HAL_MspInit+0x5c>)
 8000e08:	69db      	ldr	r3, [r3, #28]
 8000e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e0e:	607b      	str	r3, [r7, #4]
 8000e10:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e12:	4b0a      	ldr	r3, [pc, #40]	@ (8000e3c <HAL_MspInit+0x60>)
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	4a04      	ldr	r2, [pc, #16]	@ (8000e3c <HAL_MspInit+0x60>)
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e2e:	bf00      	nop
 8000e30:	3714      	adds	r7, #20
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bc80      	pop	{r7}
 8000e36:	4770      	bx	lr
 8000e38:	40021000 	.word	0x40021000
 8000e3c:	40010000 	.word	0x40010000

08000e40 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b088      	sub	sp, #32
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	605a      	str	r2, [r3, #4]
 8000e52:	609a      	str	r2, [r3, #8]
 8000e54:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a14      	ldr	r2, [pc, #80]	@ (8000eac <HAL_ADC_MspInit+0x6c>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d121      	bne.n	8000ea4 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e60:	4b13      	ldr	r3, [pc, #76]	@ (8000eb0 <HAL_ADC_MspInit+0x70>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	4a12      	ldr	r2, [pc, #72]	@ (8000eb0 <HAL_ADC_MspInit+0x70>)
 8000e66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e6a:	6193      	str	r3, [r2, #24]
 8000e6c:	4b10      	ldr	r3, [pc, #64]	@ (8000eb0 <HAL_ADC_MspInit+0x70>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e78:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb0 <HAL_ADC_MspInit+0x70>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	4a0c      	ldr	r2, [pc, #48]	@ (8000eb0 <HAL_ADC_MspInit+0x70>)
 8000e7e:	f043 0304 	orr.w	r3, r3, #4
 8000e82:	6193      	str	r3, [r2, #24]
 8000e84:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb0 <HAL_ADC_MspInit+0x70>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f003 0304 	and.w	r3, r3, #4
 8000e8c:	60bb      	str	r3, [r7, #8]
 8000e8e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000e90:	2320      	movs	r3, #32
 8000e92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e94:	2303      	movs	r3, #3
 8000e96:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e98:	f107 0310 	add.w	r3, r7, #16
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4805      	ldr	r0, [pc, #20]	@ (8000eb4 <HAL_ADC_MspInit+0x74>)
 8000ea0:	f000 ffb2 	bl	8001e08 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ea4:	bf00      	nop
 8000ea6:	3720      	adds	r7, #32
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40012400 	.word	0x40012400
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	40010800 	.word	0x40010800

08000eb8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	f107 0310 	add.w	r3, r7, #16
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a1b      	ldr	r2, [pc, #108]	@ (8000f40 <HAL_UART_MspInit+0x88>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d12f      	bne.n	8000f38 <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8000f44 <HAL_UART_MspInit+0x8c>)
 8000eda:	69db      	ldr	r3, [r3, #28]
 8000edc:	4a19      	ldr	r2, [pc, #100]	@ (8000f44 <HAL_UART_MspInit+0x8c>)
 8000ede:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ee2:	61d3      	str	r3, [r2, #28]
 8000ee4:	4b17      	ldr	r3, [pc, #92]	@ (8000f44 <HAL_UART_MspInit+0x8c>)
 8000ee6:	69db      	ldr	r3, [r3, #28]
 8000ee8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef0:	4b14      	ldr	r3, [pc, #80]	@ (8000f44 <HAL_UART_MspInit+0x8c>)
 8000ef2:	699b      	ldr	r3, [r3, #24]
 8000ef4:	4a13      	ldr	r2, [pc, #76]	@ (8000f44 <HAL_UART_MspInit+0x8c>)
 8000ef6:	f043 0304 	orr.w	r3, r3, #4
 8000efa:	6193      	str	r3, [r2, #24]
 8000efc:	4b11      	ldr	r3, [pc, #68]	@ (8000f44 <HAL_UART_MspInit+0x8c>)
 8000efe:	699b      	ldr	r3, [r3, #24]
 8000f00:	f003 0304 	and.w	r3, r3, #4
 8000f04:	60bb      	str	r3, [r7, #8]
 8000f06:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f08:	2304      	movs	r3, #4
 8000f0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f10:	2303      	movs	r3, #3
 8000f12:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f14:	f107 0310 	add.w	r3, r7, #16
 8000f18:	4619      	mov	r1, r3
 8000f1a:	480b      	ldr	r0, [pc, #44]	@ (8000f48 <HAL_UART_MspInit+0x90>)
 8000f1c:	f000 ff74 	bl	8001e08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f20:	2308      	movs	r3, #8
 8000f22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f24:	2300      	movs	r3, #0
 8000f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2c:	f107 0310 	add.w	r3, r7, #16
 8000f30:	4619      	mov	r1, r3
 8000f32:	4805      	ldr	r0, [pc, #20]	@ (8000f48 <HAL_UART_MspInit+0x90>)
 8000f34:	f000 ff68 	bl	8001e08 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f38:	bf00      	nop
 8000f3a:	3720      	adds	r7, #32
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	40004400 	.word	0x40004400
 8000f44:	40021000 	.word	0x40021000
 8000f48:	40010800 	.word	0x40010800

08000f4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <NMI_Handler+0x4>

08000f54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f58:	bf00      	nop
 8000f5a:	e7fd      	b.n	8000f58 <HardFault_Handler+0x4>

08000f5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <MemManage_Handler+0x4>

08000f64 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f68:	bf00      	nop
 8000f6a:	e7fd      	b.n	8000f68 <BusFault_Handler+0x4>

08000f6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f70:	bf00      	nop
 8000f72:	e7fd      	b.n	8000f70 <UsageFault_Handler+0x4>

08000f74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc80      	pop	{r7}
 8000f7e:	4770      	bx	lr

08000f80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bc80      	pop	{r7}
 8000f8a:	4770      	bx	lr

08000f8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr

08000f98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f9c:	f000 f936 	bl	800120c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  return 1;
 8000fa8:	2301      	movs	r3, #1
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bc80      	pop	{r7}
 8000fb0:	4770      	bx	lr

08000fb2 <_kill>:

int _kill(int pid, int sig)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b082      	sub	sp, #8
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
 8000fba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000fbc:	f002 fe1c 	bl	8003bf8 <__errno>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2216      	movs	r2, #22
 8000fc4:	601a      	str	r2, [r3, #0]
  return -1;
 8000fc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <_exit>:

void _exit (int status)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b082      	sub	sp, #8
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000fda:	f04f 31ff 	mov.w	r1, #4294967295
 8000fde:	6878      	ldr	r0, [r7, #4]
 8000fe0:	f7ff ffe7 	bl	8000fb2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <_exit+0x12>

08000fe8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
 8000ff8:	e00a      	b.n	8001010 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ffa:	f3af 8000 	nop.w
 8000ffe:	4601      	mov	r1, r0
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	1c5a      	adds	r2, r3, #1
 8001004:	60ba      	str	r2, [r7, #8]
 8001006:	b2ca      	uxtb	r2, r1
 8001008:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	3301      	adds	r3, #1
 800100e:	617b      	str	r3, [r7, #20]
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	429a      	cmp	r2, r3
 8001016:	dbf0      	blt.n	8000ffa <_read+0x12>
  }

  return len;
 8001018:	687b      	ldr	r3, [r7, #4]
}
 800101a:	4618      	mov	r0, r3
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b086      	sub	sp, #24
 8001026:	af00      	add	r7, sp, #0
 8001028:	60f8      	str	r0, [r7, #12]
 800102a:	60b9      	str	r1, [r7, #8]
 800102c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
 8001032:	e009      	b.n	8001048 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	1c5a      	adds	r2, r3, #1
 8001038:	60ba      	str	r2, [r7, #8]
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	4618      	mov	r0, r3
 800103e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	3301      	adds	r3, #1
 8001046:	617b      	str	r3, [r7, #20]
 8001048:	697a      	ldr	r2, [r7, #20]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	429a      	cmp	r2, r3
 800104e:	dbf1      	blt.n	8001034 <_write+0x12>
  }
  return len;
 8001050:	687b      	ldr	r3, [r7, #4]
}
 8001052:	4618      	mov	r0, r3
 8001054:	3718      	adds	r7, #24
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <_close>:

int _close(int file)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001062:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001066:	4618      	mov	r0, r3
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr

08001070 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001080:	605a      	str	r2, [r3, #4]
  return 0;
 8001082:	2300      	movs	r3, #0
}
 8001084:	4618      	mov	r0, r3
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr

0800108e <_isatty>:

int _isatty(int file)
{
 800108e:	b480      	push	{r7}
 8001090:	b083      	sub	sp, #12
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001096:	2301      	movs	r3, #1
}
 8001098:	4618      	mov	r0, r3
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr

080010a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010a2:	b480      	push	{r7}
 80010a4:	b085      	sub	sp, #20
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	60f8      	str	r0, [r7, #12]
 80010aa:	60b9      	str	r1, [r7, #8]
 80010ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010ae:	2300      	movs	r3, #0
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr
	...

080010bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010c4:	4a14      	ldr	r2, [pc, #80]	@ (8001118 <_sbrk+0x5c>)
 80010c6:	4b15      	ldr	r3, [pc, #84]	@ (800111c <_sbrk+0x60>)
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010d0:	4b13      	ldr	r3, [pc, #76]	@ (8001120 <_sbrk+0x64>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d102      	bne.n	80010de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010d8:	4b11      	ldr	r3, [pc, #68]	@ (8001120 <_sbrk+0x64>)
 80010da:	4a12      	ldr	r2, [pc, #72]	@ (8001124 <_sbrk+0x68>)
 80010dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010de:	4b10      	ldr	r3, [pc, #64]	@ (8001120 <_sbrk+0x64>)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4413      	add	r3, r2
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d207      	bcs.n	80010fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010ec:	f002 fd84 	bl	8003bf8 <__errno>
 80010f0:	4603      	mov	r3, r0
 80010f2:	220c      	movs	r2, #12
 80010f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010f6:	f04f 33ff 	mov.w	r3, #4294967295
 80010fa:	e009      	b.n	8001110 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010fc:	4b08      	ldr	r3, [pc, #32]	@ (8001120 <_sbrk+0x64>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001102:	4b07      	ldr	r3, [pc, #28]	@ (8001120 <_sbrk+0x64>)
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	4a05      	ldr	r2, [pc, #20]	@ (8001120 <_sbrk+0x64>)
 800110c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800110e:	68fb      	ldr	r3, [r7, #12]
}
 8001110:	4618      	mov	r0, r3
 8001112:	3718      	adds	r7, #24
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20005000 	.word	0x20005000
 800111c:	00000400 	.word	0x00000400
 8001120:	20000268 	.word	0x20000268
 8001124:	200003c0 	.word	0x200003c0

08001128 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800112c:	bf00      	nop
 800112e:	46bd      	mov	sp, r7
 8001130:	bc80      	pop	{r7}
 8001132:	4770      	bx	lr

08001134 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001134:	f7ff fff8 	bl	8001128 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001138:	480b      	ldr	r0, [pc, #44]	@ (8001168 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800113a:	490c      	ldr	r1, [pc, #48]	@ (800116c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800113c:	4a0c      	ldr	r2, [pc, #48]	@ (8001170 <LoopFillZerobss+0x16>)
  movs r3, #0
 800113e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001140:	e002      	b.n	8001148 <LoopCopyDataInit>

08001142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001146:	3304      	adds	r3, #4

08001148 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800114a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800114c:	d3f9      	bcc.n	8001142 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800114e:	4a09      	ldr	r2, [pc, #36]	@ (8001174 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001150:	4c09      	ldr	r4, [pc, #36]	@ (8001178 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001152:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001154:	e001      	b.n	800115a <LoopFillZerobss>

08001156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001158:	3204      	adds	r2, #4

0800115a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800115a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800115c:	d3fb      	bcc.n	8001156 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800115e:	f002 fd51 	bl	8003c04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001162:	f7ff fce1 	bl	8000b28 <main>
  bx lr
 8001166:	4770      	bx	lr
  ldr r0, =_sdata
 8001168:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800116c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001170:	080060ec 	.word	0x080060ec
  ldr r2, =_sbss
 8001174:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001178:	200003bc 	.word	0x200003bc

0800117c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800117c:	e7fe      	b.n	800117c <ADC1_2_IRQHandler>
	...

08001180 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001184:	4b08      	ldr	r3, [pc, #32]	@ (80011a8 <HAL_Init+0x28>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a07      	ldr	r2, [pc, #28]	@ (80011a8 <HAL_Init+0x28>)
 800118a:	f043 0310 	orr.w	r3, r3, #16
 800118e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001190:	2003      	movs	r0, #3
 8001192:	f000 fe05 	bl	8001da0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001196:	200f      	movs	r0, #15
 8001198:	f000 f808 	bl	80011ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800119c:	f7ff fe1e 	bl	8000ddc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011a0:	2300      	movs	r3, #0
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40022000 	.word	0x40022000

080011ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011b4:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <HAL_InitTick+0x54>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4b12      	ldr	r3, [pc, #72]	@ (8001204 <HAL_InitTick+0x58>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	4619      	mov	r1, r3
 80011be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ca:	4618      	mov	r0, r3
 80011cc:	f000 fe0f 	bl	8001dee <HAL_SYSTICK_Config>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e00e      	b.n	80011f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2b0f      	cmp	r3, #15
 80011de:	d80a      	bhi.n	80011f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e0:	2200      	movs	r2, #0
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	f04f 30ff 	mov.w	r0, #4294967295
 80011e8:	f000 fde5 	bl	8001db6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011ec:	4a06      	ldr	r2, [pc, #24]	@ (8001208 <HAL_InitTick+0x5c>)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011f2:	2300      	movs	r3, #0
 80011f4:	e000      	b.n	80011f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000000 	.word	0x20000000
 8001204:	20000008 	.word	0x20000008
 8001208:	20000004 	.word	0x20000004

0800120c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001210:	4b05      	ldr	r3, [pc, #20]	@ (8001228 <HAL_IncTick+0x1c>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	461a      	mov	r2, r3
 8001216:	4b05      	ldr	r3, [pc, #20]	@ (800122c <HAL_IncTick+0x20>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4413      	add	r3, r2
 800121c:	4a03      	ldr	r2, [pc, #12]	@ (800122c <HAL_IncTick+0x20>)
 800121e:	6013      	str	r3, [r2, #0]
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr
 8001228:	20000008 	.word	0x20000008
 800122c:	2000026c 	.word	0x2000026c

08001230 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return uwTick;
 8001234:	4b02      	ldr	r3, [pc, #8]	@ (8001240 <HAL_GetTick+0x10>)
 8001236:	681b      	ldr	r3, [r3, #0]
}
 8001238:	4618      	mov	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr
 8001240:	2000026c 	.word	0x2000026c

08001244 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800124c:	f7ff fff0 	bl	8001230 <HAL_GetTick>
 8001250:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800125c:	d005      	beq.n	800126a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800125e:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <HAL_Delay+0x44>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	461a      	mov	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4413      	add	r3, r2
 8001268:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800126a:	bf00      	nop
 800126c:	f7ff ffe0 	bl	8001230 <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	68fa      	ldr	r2, [r7, #12]
 8001278:	429a      	cmp	r2, r3
 800127a:	d8f7      	bhi.n	800126c <HAL_Delay+0x28>
  {
  }
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000008 	.word	0x20000008

0800128c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001294:	2300      	movs	r3, #0
 8001296:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001298:	2300      	movs	r3, #0
 800129a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e0be      	b.n	800142c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d109      	bne.n	80012d0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2200      	movs	r2, #0
 80012c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff fdb8 	bl	8000e40 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f000 fbc5 	bl	8001a60 <ADC_ConversionStop_Disable>
 80012d6:	4603      	mov	r3, r0
 80012d8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012de:	f003 0310 	and.w	r3, r3, #16
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	f040 8099 	bne.w	800141a <HAL_ADC_Init+0x18e>
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	f040 8095 	bne.w	800141a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012f4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80012f8:	f023 0302 	bic.w	r3, r3, #2
 80012fc:	f043 0202 	orr.w	r2, r3, #2
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800130c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	7b1b      	ldrb	r3, [r3, #12]
 8001312:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001314:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001316:	68ba      	ldr	r2, [r7, #8]
 8001318:	4313      	orrs	r3, r2
 800131a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001324:	d003      	beq.n	800132e <HAL_ADC_Init+0xa2>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d102      	bne.n	8001334 <HAL_ADC_Init+0xa8>
 800132e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001332:	e000      	b.n	8001336 <HAL_ADC_Init+0xaa>
 8001334:	2300      	movs	r3, #0
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	4313      	orrs	r3, r2
 800133a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	7d1b      	ldrb	r3, [r3, #20]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d119      	bne.n	8001378 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	7b1b      	ldrb	r3, [r3, #12]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d109      	bne.n	8001360 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	3b01      	subs	r3, #1
 8001352:	035a      	lsls	r2, r3, #13
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4313      	orrs	r3, r2
 8001358:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	e00b      	b.n	8001378 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001364:	f043 0220 	orr.w	r2, r3, #32
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001370:	f043 0201 	orr.w	r2, r3, #1
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	430a      	orrs	r2, r1
 800138a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	689a      	ldr	r2, [r3, #8]
 8001392:	4b28      	ldr	r3, [pc, #160]	@ (8001434 <HAL_ADC_Init+0x1a8>)
 8001394:	4013      	ands	r3, r2
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	6812      	ldr	r2, [r2, #0]
 800139a:	68b9      	ldr	r1, [r7, #8]
 800139c:	430b      	orrs	r3, r1
 800139e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013a8:	d003      	beq.n	80013b2 <HAL_ADC_Init+0x126>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d104      	bne.n	80013bc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	3b01      	subs	r3, #1
 80013b8:	051b      	lsls	r3, r3, #20
 80013ba:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013c2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	68fa      	ldr	r2, [r7, #12]
 80013cc:	430a      	orrs	r2, r1
 80013ce:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	689a      	ldr	r2, [r3, #8]
 80013d6:	4b18      	ldr	r3, [pc, #96]	@ (8001438 <HAL_ADC_Init+0x1ac>)
 80013d8:	4013      	ands	r3, r2
 80013da:	68ba      	ldr	r2, [r7, #8]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d10b      	bne.n	80013f8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2200      	movs	r2, #0
 80013e4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ea:	f023 0303 	bic.w	r3, r3, #3
 80013ee:	f043 0201 	orr.w	r2, r3, #1
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013f6:	e018      	b.n	800142a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013fc:	f023 0312 	bic.w	r3, r3, #18
 8001400:	f043 0210 	orr.w	r2, r3, #16
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800140c:	f043 0201 	orr.w	r2, r3, #1
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001418:	e007      	b.n	800142a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800141e:	f043 0210 	orr.w	r2, r3, #16
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800142a:	7dfb      	ldrb	r3, [r7, #23]
}
 800142c:	4618      	mov	r0, r3
 800142e:	3718      	adds	r7, #24
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	ffe1f7fd 	.word	0xffe1f7fd
 8001438:	ff1f0efe 	.word	0xff1f0efe

0800143c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001444:	2300      	movs	r3, #0
 8001446:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800144e:	2b01      	cmp	r3, #1
 8001450:	d101      	bne.n	8001456 <HAL_ADC_Start+0x1a>
 8001452:	2302      	movs	r3, #2
 8001454:	e098      	b.n	8001588 <HAL_ADC_Start+0x14c>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2201      	movs	r2, #1
 800145a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f000 faa4 	bl	80019ac <ADC_Enable>
 8001464:	4603      	mov	r3, r0
 8001466:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	2b00      	cmp	r3, #0
 800146c:	f040 8087 	bne.w	800157e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001474:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001478:	f023 0301 	bic.w	r3, r3, #1
 800147c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a41      	ldr	r2, [pc, #260]	@ (8001590 <HAL_ADC_Start+0x154>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d105      	bne.n	800149a <HAL_ADC_Start+0x5e>
 800148e:	4b41      	ldr	r3, [pc, #260]	@ (8001594 <HAL_ADC_Start+0x158>)
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d115      	bne.n	80014c6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800149e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d026      	beq.n	8001502 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014b8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80014bc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014c4:	e01d      	b.n	8001502 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a2f      	ldr	r2, [pc, #188]	@ (8001594 <HAL_ADC_Start+0x158>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d004      	beq.n	80014e6 <HAL_ADC_Start+0xaa>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001590 <HAL_ADC_Start+0x154>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d10d      	bne.n	8001502 <HAL_ADC_Start+0xc6>
 80014e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001594 <HAL_ADC_Start+0x158>)
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d007      	beq.n	8001502 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014f6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80014fa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001506:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d006      	beq.n	800151c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001512:	f023 0206 	bic.w	r2, r3, #6
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	62da      	str	r2, [r3, #44]	@ 0x2c
 800151a:	e002      	b.n	8001522 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f06f 0202 	mvn.w	r2, #2
 8001532:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800153e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001542:	d113      	bne.n	800156c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001548:	4a11      	ldr	r2, [pc, #68]	@ (8001590 <HAL_ADC_Start+0x154>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d105      	bne.n	800155a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800154e:	4b11      	ldr	r3, [pc, #68]	@ (8001594 <HAL_ADC_Start+0x158>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001556:	2b00      	cmp	r3, #0
 8001558:	d108      	bne.n	800156c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	689a      	ldr	r2, [r3, #8]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	e00c      	b.n	8001586 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	689a      	ldr	r2, [r3, #8]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	e003      	b.n	8001586 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001586:	7bfb      	ldrb	r3, [r7, #15]
}
 8001588:	4618      	mov	r0, r3
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40012800 	.word	0x40012800
 8001594:	40012400 	.word	0x40012400

08001598 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001598:	b590      	push	{r4, r7, lr}
 800159a:	b087      	sub	sp, #28
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80015a2:	2300      	movs	r3, #0
 80015a4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80015aa:	2300      	movs	r3, #0
 80015ac:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80015ae:	f7ff fe3f 	bl	8001230 <HAL_GetTick>
 80015b2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d00b      	beq.n	80015da <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c6:	f043 0220 	orr.w	r2, r3, #32
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2200      	movs	r2, #0
 80015d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e0d3      	b.n	8001782 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d131      	bne.n	800164c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ee:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d12a      	bne.n	800164c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80015f6:	e021      	b.n	800163c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015fe:	d01d      	beq.n	800163c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d007      	beq.n	8001616 <HAL_ADC_PollForConversion+0x7e>
 8001606:	f7ff fe13 	bl	8001230 <HAL_GetTick>
 800160a:	4602      	mov	r2, r0
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	683a      	ldr	r2, [r7, #0]
 8001612:	429a      	cmp	r2, r3
 8001614:	d212      	bcs.n	800163c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0302 	and.w	r3, r3, #2
 8001620:	2b00      	cmp	r3, #0
 8001622:	d10b      	bne.n	800163c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001628:	f043 0204 	orr.w	r2, r3, #4
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e0a2      	b.n	8001782 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d0d6      	beq.n	80015f8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800164a:	e070      	b.n	800172e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800164c:	4b4f      	ldr	r3, [pc, #316]	@ (800178c <HAL_ADC_PollForConversion+0x1f4>)
 800164e:	681c      	ldr	r4, [r3, #0]
 8001650:	2002      	movs	r0, #2
 8001652:	f001 fa23 	bl	8002a9c <HAL_RCCEx_GetPeriphCLKFreq>
 8001656:	4603      	mov	r3, r0
 8001658:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	6919      	ldr	r1, [r3, #16]
 8001662:	4b4b      	ldr	r3, [pc, #300]	@ (8001790 <HAL_ADC_PollForConversion+0x1f8>)
 8001664:	400b      	ands	r3, r1
 8001666:	2b00      	cmp	r3, #0
 8001668:	d118      	bne.n	800169c <HAL_ADC_PollForConversion+0x104>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	68d9      	ldr	r1, [r3, #12]
 8001670:	4b48      	ldr	r3, [pc, #288]	@ (8001794 <HAL_ADC_PollForConversion+0x1fc>)
 8001672:	400b      	ands	r3, r1
 8001674:	2b00      	cmp	r3, #0
 8001676:	d111      	bne.n	800169c <HAL_ADC_PollForConversion+0x104>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	6919      	ldr	r1, [r3, #16]
 800167e:	4b46      	ldr	r3, [pc, #280]	@ (8001798 <HAL_ADC_PollForConversion+0x200>)
 8001680:	400b      	ands	r3, r1
 8001682:	2b00      	cmp	r3, #0
 8001684:	d108      	bne.n	8001698 <HAL_ADC_PollForConversion+0x100>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68d9      	ldr	r1, [r3, #12]
 800168c:	4b43      	ldr	r3, [pc, #268]	@ (800179c <HAL_ADC_PollForConversion+0x204>)
 800168e:	400b      	ands	r3, r1
 8001690:	2b00      	cmp	r3, #0
 8001692:	d101      	bne.n	8001698 <HAL_ADC_PollForConversion+0x100>
 8001694:	2314      	movs	r3, #20
 8001696:	e020      	b.n	80016da <HAL_ADC_PollForConversion+0x142>
 8001698:	2329      	movs	r3, #41	@ 0x29
 800169a:	e01e      	b.n	80016da <HAL_ADC_PollForConversion+0x142>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6919      	ldr	r1, [r3, #16]
 80016a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001798 <HAL_ADC_PollForConversion+0x200>)
 80016a4:	400b      	ands	r3, r1
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d106      	bne.n	80016b8 <HAL_ADC_PollForConversion+0x120>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	68d9      	ldr	r1, [r3, #12]
 80016b0:	4b3a      	ldr	r3, [pc, #232]	@ (800179c <HAL_ADC_PollForConversion+0x204>)
 80016b2:	400b      	ands	r3, r1
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d00d      	beq.n	80016d4 <HAL_ADC_PollForConversion+0x13c>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6919      	ldr	r1, [r3, #16]
 80016be:	4b38      	ldr	r3, [pc, #224]	@ (80017a0 <HAL_ADC_PollForConversion+0x208>)
 80016c0:	400b      	ands	r3, r1
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d108      	bne.n	80016d8 <HAL_ADC_PollForConversion+0x140>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	68d9      	ldr	r1, [r3, #12]
 80016cc:	4b34      	ldr	r3, [pc, #208]	@ (80017a0 <HAL_ADC_PollForConversion+0x208>)
 80016ce:	400b      	ands	r3, r1
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d101      	bne.n	80016d8 <HAL_ADC_PollForConversion+0x140>
 80016d4:	2354      	movs	r3, #84	@ 0x54
 80016d6:	e000      	b.n	80016da <HAL_ADC_PollForConversion+0x142>
 80016d8:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80016da:	fb02 f303 	mul.w	r3, r2, r3
 80016de:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80016e0:	e021      	b.n	8001726 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016e8:	d01a      	beq.n	8001720 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d007      	beq.n	8001700 <HAL_ADC_PollForConversion+0x168>
 80016f0:	f7ff fd9e 	bl	8001230 <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	683a      	ldr	r2, [r7, #0]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d20f      	bcs.n	8001720 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	429a      	cmp	r2, r3
 8001706:	d90b      	bls.n	8001720 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800170c:	f043 0204 	orr.w	r2, r3, #4
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e030      	b.n	8001782 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	3301      	adds	r3, #1
 8001724:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	693a      	ldr	r2, [r7, #16]
 800172a:	429a      	cmp	r2, r3
 800172c:	d8d9      	bhi.n	80016e2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f06f 0212 	mvn.w	r2, #18
 8001736:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800173c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800174e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001752:	d115      	bne.n	8001780 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001758:	2b00      	cmp	r3, #0
 800175a:	d111      	bne.n	8001780 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001760:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800176c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d105      	bne.n	8001780 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001778:	f043 0201 	orr.w	r2, r3, #1
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	371c      	adds	r7, #28
 8001786:	46bd      	mov	sp, r7
 8001788:	bd90      	pop	{r4, r7, pc}
 800178a:	bf00      	nop
 800178c:	20000000 	.word	0x20000000
 8001790:	24924924 	.word	0x24924924
 8001794:	00924924 	.word	0x00924924
 8001798:	12492492 	.word	0x12492492
 800179c:	00492492 	.word	0x00492492
 80017a0:	00249249 	.word	0x00249249

080017a4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr

080017bc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80017ca:	2300      	movs	r3, #0
 80017cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d101      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x20>
 80017d8:	2302      	movs	r3, #2
 80017da:	e0dc      	b.n	8001996 <HAL_ADC_ConfigChannel+0x1da>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2201      	movs	r2, #1
 80017e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	2b06      	cmp	r3, #6
 80017ea:	d81c      	bhi.n	8001826 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	685a      	ldr	r2, [r3, #4]
 80017f6:	4613      	mov	r3, r2
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	4413      	add	r3, r2
 80017fc:	3b05      	subs	r3, #5
 80017fe:	221f      	movs	r2, #31
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	43db      	mvns	r3, r3
 8001806:	4019      	ands	r1, r3
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	6818      	ldr	r0, [r3, #0]
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685a      	ldr	r2, [r3, #4]
 8001810:	4613      	mov	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	4413      	add	r3, r2
 8001816:	3b05      	subs	r3, #5
 8001818:	fa00 f203 	lsl.w	r2, r0, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	430a      	orrs	r2, r1
 8001822:	635a      	str	r2, [r3, #52]	@ 0x34
 8001824:	e03c      	b.n	80018a0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	2b0c      	cmp	r3, #12
 800182c:	d81c      	bhi.n	8001868 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685a      	ldr	r2, [r3, #4]
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	3b23      	subs	r3, #35	@ 0x23
 8001840:	221f      	movs	r2, #31
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	43db      	mvns	r3, r3
 8001848:	4019      	ands	r1, r3
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	6818      	ldr	r0, [r3, #0]
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685a      	ldr	r2, [r3, #4]
 8001852:	4613      	mov	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4413      	add	r3, r2
 8001858:	3b23      	subs	r3, #35	@ 0x23
 800185a:	fa00 f203 	lsl.w	r2, r0, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	430a      	orrs	r2, r1
 8001864:	631a      	str	r2, [r3, #48]	@ 0x30
 8001866:	e01b      	b.n	80018a0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	4613      	mov	r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	4413      	add	r3, r2
 8001878:	3b41      	subs	r3, #65	@ 0x41
 800187a:	221f      	movs	r2, #31
 800187c:	fa02 f303 	lsl.w	r3, r2, r3
 8001880:	43db      	mvns	r3, r3
 8001882:	4019      	ands	r1, r3
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	4613      	mov	r3, r2
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4413      	add	r3, r2
 8001892:	3b41      	subs	r3, #65	@ 0x41
 8001894:	fa00 f203 	lsl.w	r2, r0, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	430a      	orrs	r2, r1
 800189e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2b09      	cmp	r3, #9
 80018a6:	d91c      	bls.n	80018e2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	68d9      	ldr	r1, [r3, #12]
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	4613      	mov	r3, r2
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	4413      	add	r3, r2
 80018b8:	3b1e      	subs	r3, #30
 80018ba:	2207      	movs	r2, #7
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	4019      	ands	r1, r3
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	6898      	ldr	r0, [r3, #8]
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	4613      	mov	r3, r2
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	4413      	add	r3, r2
 80018d2:	3b1e      	subs	r3, #30
 80018d4:	fa00 f203 	lsl.w	r2, r0, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	430a      	orrs	r2, r1
 80018de:	60da      	str	r2, [r3, #12]
 80018e0:	e019      	b.n	8001916 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	6919      	ldr	r1, [r3, #16]
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4613      	mov	r3, r2
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	4413      	add	r3, r2
 80018f2:	2207      	movs	r2, #7
 80018f4:	fa02 f303 	lsl.w	r3, r2, r3
 80018f8:	43db      	mvns	r3, r3
 80018fa:	4019      	ands	r1, r3
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	6898      	ldr	r0, [r3, #8]
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	4613      	mov	r3, r2
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	4413      	add	r3, r2
 800190a:	fa00 f203 	lsl.w	r2, r0, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	430a      	orrs	r2, r1
 8001914:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2b10      	cmp	r3, #16
 800191c:	d003      	beq.n	8001926 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001922:	2b11      	cmp	r3, #17
 8001924:	d132      	bne.n	800198c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a1d      	ldr	r2, [pc, #116]	@ (80019a0 <HAL_ADC_ConfigChannel+0x1e4>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d125      	bne.n	800197c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d126      	bne.n	800198c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800194c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2b10      	cmp	r3, #16
 8001954:	d11a      	bne.n	800198c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001956:	4b13      	ldr	r3, [pc, #76]	@ (80019a4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a13      	ldr	r2, [pc, #76]	@ (80019a8 <HAL_ADC_ConfigChannel+0x1ec>)
 800195c:	fba2 2303 	umull	r2, r3, r2, r3
 8001960:	0c9a      	lsrs	r2, r3, #18
 8001962:	4613      	mov	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800196c:	e002      	b.n	8001974 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	3b01      	subs	r3, #1
 8001972:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f9      	bne.n	800196e <HAL_ADC_ConfigChannel+0x1b2>
 800197a:	e007      	b.n	800198c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001980:	f043 0220 	orr.w	r2, r3, #32
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001994:	7bfb      	ldrb	r3, [r7, #15]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	40012400 	.word	0x40012400
 80019a4:	20000000 	.word	0x20000000
 80019a8:	431bde83 	.word	0x431bde83

080019ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80019b8:	2300      	movs	r3, #0
 80019ba:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d040      	beq.n	8001a4c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	689a      	ldr	r2, [r3, #8]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f042 0201 	orr.w	r2, r2, #1
 80019d8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80019da:	4b1f      	ldr	r3, [pc, #124]	@ (8001a58 <ADC_Enable+0xac>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a1f      	ldr	r2, [pc, #124]	@ (8001a5c <ADC_Enable+0xb0>)
 80019e0:	fba2 2303 	umull	r2, r3, r2, r3
 80019e4:	0c9b      	lsrs	r3, r3, #18
 80019e6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80019e8:	e002      	b.n	80019f0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	3b01      	subs	r3, #1
 80019ee:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1f9      	bne.n	80019ea <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80019f6:	f7ff fc1b 	bl	8001230 <HAL_GetTick>
 80019fa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80019fc:	e01f      	b.n	8001a3e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80019fe:	f7ff fc17 	bl	8001230 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d918      	bls.n	8001a3e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d011      	beq.n	8001a3e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1e:	f043 0210 	orr.w	r2, r3, #16
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a2a:	f043 0201 	orr.w	r2, r3, #1
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2200      	movs	r2, #0
 8001a36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e007      	b.n	8001a4e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d1d8      	bne.n	80019fe <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3710      	adds	r7, #16
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	20000000 	.word	0x20000000
 8001a5c:	431bde83 	.word	0x431bde83

08001a60 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d12e      	bne.n	8001ad8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0201 	bic.w	r2, r2, #1
 8001a88:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a8a:	f7ff fbd1 	bl	8001230 <HAL_GetTick>
 8001a8e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001a90:	e01b      	b.n	8001aca <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001a92:	f7ff fbcd 	bl	8001230 <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d914      	bls.n	8001aca <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d10d      	bne.n	8001aca <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab2:	f043 0210 	orr.w	r2, r3, #16
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001abe:	f043 0201 	orr.w	r2, r3, #1
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e007      	b.n	8001ada <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 0301 	and.w	r3, r3, #1
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d0dc      	beq.n	8001a92 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
	...

08001ae4 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001ae4:	b590      	push	{r4, r7, lr}
 8001ae6:	b087      	sub	sp, #28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aec:	2300      	movs	r3, #0
 8001aee:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001af0:	2300      	movs	r3, #0
 8001af2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d101      	bne.n	8001b02 <HAL_ADCEx_Calibration_Start+0x1e>
 8001afe:	2302      	movs	r3, #2
 8001b00:	e097      	b.n	8001c32 <HAL_ADCEx_Calibration_Start+0x14e>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2201      	movs	r2, #1
 8001b06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff ffa8 	bl	8001a60 <ADC_ConversionStop_Disable>
 8001b10:	4603      	mov	r3, r0
 8001b12:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f7ff ff49 	bl	80019ac <ADC_Enable>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8001b1e:	7dfb      	ldrb	r3, [r7, #23]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	f040 8081 	bne.w	8001c28 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b2a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b2e:	f023 0302 	bic.w	r3, r3, #2
 8001b32:	f043 0202 	orr.w	r2, r3, #2
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001b3a:	4b40      	ldr	r3, [pc, #256]	@ (8001c3c <HAL_ADCEx_Calibration_Start+0x158>)
 8001b3c:	681c      	ldr	r4, [r3, #0]
 8001b3e:	2002      	movs	r0, #2
 8001b40:	f000 ffac 	bl	8002a9c <HAL_RCCEx_GetPeriphCLKFreq>
 8001b44:	4603      	mov	r3, r0
 8001b46:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001b4a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001b4c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001b4e:	e002      	b.n	8001b56 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	3b01      	subs	r3, #1
 8001b54:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d1f9      	bne.n	8001b50 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f042 0208 	orr.w	r2, r2, #8
 8001b6a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001b6c:	f7ff fb60 	bl	8001230 <HAL_GetTick>
 8001b70:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001b72:	e01b      	b.n	8001bac <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001b74:	f7ff fb5c 	bl	8001230 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b0a      	cmp	r3, #10
 8001b80:	d914      	bls.n	8001bac <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f003 0308 	and.w	r3, r3, #8
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d00d      	beq.n	8001bac <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b94:	f023 0312 	bic.w	r3, r3, #18
 8001b98:	f043 0210 	orr.w	r2, r3, #16
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e042      	b.n	8001c32 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f003 0308 	and.w	r3, r3, #8
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d1dc      	bne.n	8001b74 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	689a      	ldr	r2, [r3, #8]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f042 0204 	orr.w	r2, r2, #4
 8001bc8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001bca:	f7ff fb31 	bl	8001230 <HAL_GetTick>
 8001bce:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001bd0:	e01b      	b.n	8001c0a <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001bd2:	f7ff fb2d 	bl	8001230 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b0a      	cmp	r3, #10
 8001bde:	d914      	bls.n	8001c0a <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f003 0304 	and.w	r3, r3, #4
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d00d      	beq.n	8001c0a <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf2:	f023 0312 	bic.w	r3, r3, #18
 8001bf6:	f043 0210 	orr.w	r2, r3, #16
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e013      	b.n	8001c32 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f003 0304 	and.w	r3, r3, #4
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1dc      	bne.n	8001bd2 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c1c:	f023 0303 	bic.w	r3, r3, #3
 8001c20:	f043 0201 	orr.w	r2, r3, #1
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c30:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	371c      	adds	r7, #28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd90      	pop	{r4, r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20000000 	.word	0x20000000

08001c40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c50:	4b0c      	ldr	r3, [pc, #48]	@ (8001c84 <__NVIC_SetPriorityGrouping+0x44>)
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c56:	68ba      	ldr	r2, [r7, #8]
 8001c58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c72:	4a04      	ldr	r2, [pc, #16]	@ (8001c84 <__NVIC_SetPriorityGrouping+0x44>)
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	60d3      	str	r3, [r2, #12]
}
 8001c78:	bf00      	nop
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bc80      	pop	{r7}
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c8c:	4b04      	ldr	r3, [pc, #16]	@ (8001ca0 <__NVIC_GetPriorityGrouping+0x18>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	0a1b      	lsrs	r3, r3, #8
 8001c92:	f003 0307 	and.w	r3, r3, #7
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	6039      	str	r1, [r7, #0]
 8001cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	db0a      	blt.n	8001cce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	b2da      	uxtb	r2, r3
 8001cbc:	490c      	ldr	r1, [pc, #48]	@ (8001cf0 <__NVIC_SetPriority+0x4c>)
 8001cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc2:	0112      	lsls	r2, r2, #4
 8001cc4:	b2d2      	uxtb	r2, r2
 8001cc6:	440b      	add	r3, r1
 8001cc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ccc:	e00a      	b.n	8001ce4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	b2da      	uxtb	r2, r3
 8001cd2:	4908      	ldr	r1, [pc, #32]	@ (8001cf4 <__NVIC_SetPriority+0x50>)
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	f003 030f 	and.w	r3, r3, #15
 8001cda:	3b04      	subs	r3, #4
 8001cdc:	0112      	lsls	r2, r2, #4
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	761a      	strb	r2, [r3, #24]
}
 8001ce4:	bf00      	nop
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	e000e100 	.word	0xe000e100
 8001cf4:	e000ed00 	.word	0xe000ed00

08001cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b089      	sub	sp, #36	@ 0x24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	f1c3 0307 	rsb	r3, r3, #7
 8001d12:	2b04      	cmp	r3, #4
 8001d14:	bf28      	it	cs
 8001d16:	2304      	movcs	r3, #4
 8001d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	3304      	adds	r3, #4
 8001d1e:	2b06      	cmp	r3, #6
 8001d20:	d902      	bls.n	8001d28 <NVIC_EncodePriority+0x30>
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	3b03      	subs	r3, #3
 8001d26:	e000      	b.n	8001d2a <NVIC_EncodePriority+0x32>
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	43da      	mvns	r2, r3
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	401a      	ands	r2, r3
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d40:	f04f 31ff 	mov.w	r1, #4294967295
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	fa01 f303 	lsl.w	r3, r1, r3
 8001d4a:	43d9      	mvns	r1, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d50:	4313      	orrs	r3, r2
         );
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3724      	adds	r7, #36	@ 0x24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bc80      	pop	{r7}
 8001d5a:	4770      	bx	lr

08001d5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3b01      	subs	r3, #1
 8001d68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d6c:	d301      	bcc.n	8001d72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e00f      	b.n	8001d92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d72:	4a0a      	ldr	r2, [pc, #40]	@ (8001d9c <SysTick_Config+0x40>)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3b01      	subs	r3, #1
 8001d78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d7a:	210f      	movs	r1, #15
 8001d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d80:	f7ff ff90 	bl	8001ca4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d84:	4b05      	ldr	r3, [pc, #20]	@ (8001d9c <SysTick_Config+0x40>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d8a:	4b04      	ldr	r3, [pc, #16]	@ (8001d9c <SysTick_Config+0x40>)
 8001d8c:	2207      	movs	r2, #7
 8001d8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	e000e010 	.word	0xe000e010

08001da0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f7ff ff49 	bl	8001c40 <__NVIC_SetPriorityGrouping>
}
 8001dae:	bf00      	nop
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b086      	sub	sp, #24
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	60b9      	str	r1, [r7, #8]
 8001dc0:	607a      	str	r2, [r7, #4]
 8001dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dc8:	f7ff ff5e 	bl	8001c88 <__NVIC_GetPriorityGrouping>
 8001dcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	68b9      	ldr	r1, [r7, #8]
 8001dd2:	6978      	ldr	r0, [r7, #20]
 8001dd4:	f7ff ff90 	bl	8001cf8 <NVIC_EncodePriority>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dde:	4611      	mov	r1, r2
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff5f 	bl	8001ca4 <__NVIC_SetPriority>
}
 8001de6:	bf00      	nop
 8001de8:	3718      	adds	r7, #24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f7ff ffb0 	bl	8001d5c <SysTick_Config>
 8001dfc:	4603      	mov	r3, r0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b08b      	sub	sp, #44	@ 0x2c
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e12:	2300      	movs	r3, #0
 8001e14:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e16:	2300      	movs	r3, #0
 8001e18:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e1a:	e169      	b.n	80020f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	69fa      	ldr	r2, [r7, #28]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	f040 8158 	bne.w	80020ea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	4a9a      	ldr	r2, [pc, #616]	@ (80020a8 <HAL_GPIO_Init+0x2a0>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d05e      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
 8001e44:	4a98      	ldr	r2, [pc, #608]	@ (80020a8 <HAL_GPIO_Init+0x2a0>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d875      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e4a:	4a98      	ldr	r2, [pc, #608]	@ (80020ac <HAL_GPIO_Init+0x2a4>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d058      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
 8001e50:	4a96      	ldr	r2, [pc, #600]	@ (80020ac <HAL_GPIO_Init+0x2a4>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d86f      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e56:	4a96      	ldr	r2, [pc, #600]	@ (80020b0 <HAL_GPIO_Init+0x2a8>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d052      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
 8001e5c:	4a94      	ldr	r2, [pc, #592]	@ (80020b0 <HAL_GPIO_Init+0x2a8>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d869      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e62:	4a94      	ldr	r2, [pc, #592]	@ (80020b4 <HAL_GPIO_Init+0x2ac>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d04c      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
 8001e68:	4a92      	ldr	r2, [pc, #584]	@ (80020b4 <HAL_GPIO_Init+0x2ac>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d863      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e6e:	4a92      	ldr	r2, [pc, #584]	@ (80020b8 <HAL_GPIO_Init+0x2b0>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d046      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
 8001e74:	4a90      	ldr	r2, [pc, #576]	@ (80020b8 <HAL_GPIO_Init+0x2b0>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d85d      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e7a:	2b12      	cmp	r3, #18
 8001e7c:	d82a      	bhi.n	8001ed4 <HAL_GPIO_Init+0xcc>
 8001e7e:	2b12      	cmp	r3, #18
 8001e80:	d859      	bhi.n	8001f36 <HAL_GPIO_Init+0x12e>
 8001e82:	a201      	add	r2, pc, #4	@ (adr r2, 8001e88 <HAL_GPIO_Init+0x80>)
 8001e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e88:	08001f03 	.word	0x08001f03
 8001e8c:	08001edd 	.word	0x08001edd
 8001e90:	08001eef 	.word	0x08001eef
 8001e94:	08001f31 	.word	0x08001f31
 8001e98:	08001f37 	.word	0x08001f37
 8001e9c:	08001f37 	.word	0x08001f37
 8001ea0:	08001f37 	.word	0x08001f37
 8001ea4:	08001f37 	.word	0x08001f37
 8001ea8:	08001f37 	.word	0x08001f37
 8001eac:	08001f37 	.word	0x08001f37
 8001eb0:	08001f37 	.word	0x08001f37
 8001eb4:	08001f37 	.word	0x08001f37
 8001eb8:	08001f37 	.word	0x08001f37
 8001ebc:	08001f37 	.word	0x08001f37
 8001ec0:	08001f37 	.word	0x08001f37
 8001ec4:	08001f37 	.word	0x08001f37
 8001ec8:	08001f37 	.word	0x08001f37
 8001ecc:	08001ee5 	.word	0x08001ee5
 8001ed0:	08001ef9 	.word	0x08001ef9
 8001ed4:	4a79      	ldr	r2, [pc, #484]	@ (80020bc <HAL_GPIO_Init+0x2b4>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d013      	beq.n	8001f02 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001eda:	e02c      	b.n	8001f36 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	623b      	str	r3, [r7, #32]
          break;
 8001ee2:	e029      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	3304      	adds	r3, #4
 8001eea:	623b      	str	r3, [r7, #32]
          break;
 8001eec:	e024      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	3308      	adds	r3, #8
 8001ef4:	623b      	str	r3, [r7, #32]
          break;
 8001ef6:	e01f      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	330c      	adds	r3, #12
 8001efe:	623b      	str	r3, [r7, #32]
          break;
 8001f00:	e01a      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d102      	bne.n	8001f10 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f0a:	2304      	movs	r3, #4
 8001f0c:	623b      	str	r3, [r7, #32]
          break;
 8001f0e:	e013      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d105      	bne.n	8001f24 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f18:	2308      	movs	r3, #8
 8001f1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	69fa      	ldr	r2, [r7, #28]
 8001f20:	611a      	str	r2, [r3, #16]
          break;
 8001f22:	e009      	b.n	8001f38 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f24:	2308      	movs	r3, #8
 8001f26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	69fa      	ldr	r2, [r7, #28]
 8001f2c:	615a      	str	r2, [r3, #20]
          break;
 8001f2e:	e003      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f30:	2300      	movs	r3, #0
 8001f32:	623b      	str	r3, [r7, #32]
          break;
 8001f34:	e000      	b.n	8001f38 <HAL_GPIO_Init+0x130>
          break;
 8001f36:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	2bff      	cmp	r3, #255	@ 0xff
 8001f3c:	d801      	bhi.n	8001f42 <HAL_GPIO_Init+0x13a>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	e001      	b.n	8001f46 <HAL_GPIO_Init+0x13e>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	3304      	adds	r3, #4
 8001f46:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f48:	69bb      	ldr	r3, [r7, #24]
 8001f4a:	2bff      	cmp	r3, #255	@ 0xff
 8001f4c:	d802      	bhi.n	8001f54 <HAL_GPIO_Init+0x14c>
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	e002      	b.n	8001f5a <HAL_GPIO_Init+0x152>
 8001f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f56:	3b08      	subs	r3, #8
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	210f      	movs	r1, #15
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	fa01 f303 	lsl.w	r3, r1, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	401a      	ands	r2, r3
 8001f6c:	6a39      	ldr	r1, [r7, #32]
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	fa01 f303 	lsl.w	r3, r1, r3
 8001f74:	431a      	orrs	r2, r3
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	f000 80b1 	beq.w	80020ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f88:	4b4d      	ldr	r3, [pc, #308]	@ (80020c0 <HAL_GPIO_Init+0x2b8>)
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	4a4c      	ldr	r2, [pc, #304]	@ (80020c0 <HAL_GPIO_Init+0x2b8>)
 8001f8e:	f043 0301 	orr.w	r3, r3, #1
 8001f92:	6193      	str	r3, [r2, #24]
 8001f94:	4b4a      	ldr	r3, [pc, #296]	@ (80020c0 <HAL_GPIO_Init+0x2b8>)
 8001f96:	699b      	ldr	r3, [r3, #24]
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	60bb      	str	r3, [r7, #8]
 8001f9e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fa0:	4a48      	ldr	r2, [pc, #288]	@ (80020c4 <HAL_GPIO_Init+0x2bc>)
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa4:	089b      	lsrs	r3, r3, #2
 8001fa6:	3302      	adds	r3, #2
 8001fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb0:	f003 0303 	and.w	r3, r3, #3
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	220f      	movs	r2, #15
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a40      	ldr	r2, [pc, #256]	@ (80020c8 <HAL_GPIO_Init+0x2c0>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d013      	beq.n	8001ff4 <HAL_GPIO_Init+0x1ec>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a3f      	ldr	r2, [pc, #252]	@ (80020cc <HAL_GPIO_Init+0x2c4>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d00d      	beq.n	8001ff0 <HAL_GPIO_Init+0x1e8>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a3e      	ldr	r2, [pc, #248]	@ (80020d0 <HAL_GPIO_Init+0x2c8>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d007      	beq.n	8001fec <HAL_GPIO_Init+0x1e4>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a3d      	ldr	r2, [pc, #244]	@ (80020d4 <HAL_GPIO_Init+0x2cc>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d101      	bne.n	8001fe8 <HAL_GPIO_Init+0x1e0>
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e006      	b.n	8001ff6 <HAL_GPIO_Init+0x1ee>
 8001fe8:	2304      	movs	r3, #4
 8001fea:	e004      	b.n	8001ff6 <HAL_GPIO_Init+0x1ee>
 8001fec:	2302      	movs	r3, #2
 8001fee:	e002      	b.n	8001ff6 <HAL_GPIO_Init+0x1ee>
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e000      	b.n	8001ff6 <HAL_GPIO_Init+0x1ee>
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ff8:	f002 0203 	and.w	r2, r2, #3
 8001ffc:	0092      	lsls	r2, r2, #2
 8001ffe:	4093      	lsls	r3, r2
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	4313      	orrs	r3, r2
 8002004:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002006:	492f      	ldr	r1, [pc, #188]	@ (80020c4 <HAL_GPIO_Init+0x2bc>)
 8002008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200a:	089b      	lsrs	r3, r3, #2
 800200c:	3302      	adds	r3, #2
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d006      	beq.n	800202e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002020:	4b2d      	ldr	r3, [pc, #180]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	492c      	ldr	r1, [pc, #176]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	4313      	orrs	r3, r2
 800202a:	608b      	str	r3, [r1, #8]
 800202c:	e006      	b.n	800203c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800202e:	4b2a      	ldr	r3, [pc, #168]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	43db      	mvns	r3, r3
 8002036:	4928      	ldr	r1, [pc, #160]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002038:	4013      	ands	r3, r2
 800203a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d006      	beq.n	8002056 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002048:	4b23      	ldr	r3, [pc, #140]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 800204a:	68da      	ldr	r2, [r3, #12]
 800204c:	4922      	ldr	r1, [pc, #136]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	4313      	orrs	r3, r2
 8002052:	60cb      	str	r3, [r1, #12]
 8002054:	e006      	b.n	8002064 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002056:	4b20      	ldr	r3, [pc, #128]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002058:	68da      	ldr	r2, [r3, #12]
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	43db      	mvns	r3, r3
 800205e:	491e      	ldr	r1, [pc, #120]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002060:	4013      	ands	r3, r2
 8002062:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d006      	beq.n	800207e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002070:	4b19      	ldr	r3, [pc, #100]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	4918      	ldr	r1, [pc, #96]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	4313      	orrs	r3, r2
 800207a:	604b      	str	r3, [r1, #4]
 800207c:	e006      	b.n	800208c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800207e:	4b16      	ldr	r3, [pc, #88]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002080:	685a      	ldr	r2, [r3, #4]
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	43db      	mvns	r3, r3
 8002086:	4914      	ldr	r1, [pc, #80]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 8002088:	4013      	ands	r3, r2
 800208a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d021      	beq.n	80020dc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002098:	4b0f      	ldr	r3, [pc, #60]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	490e      	ldr	r1, [pc, #56]	@ (80020d8 <HAL_GPIO_Init+0x2d0>)
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	600b      	str	r3, [r1, #0]
 80020a4:	e021      	b.n	80020ea <HAL_GPIO_Init+0x2e2>
 80020a6:	bf00      	nop
 80020a8:	10320000 	.word	0x10320000
 80020ac:	10310000 	.word	0x10310000
 80020b0:	10220000 	.word	0x10220000
 80020b4:	10210000 	.word	0x10210000
 80020b8:	10120000 	.word	0x10120000
 80020bc:	10110000 	.word	0x10110000
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40010000 	.word	0x40010000
 80020c8:	40010800 	.word	0x40010800
 80020cc:	40010c00 	.word	0x40010c00
 80020d0:	40011000 	.word	0x40011000
 80020d4:	40011400 	.word	0x40011400
 80020d8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020dc:	4b0b      	ldr	r3, [pc, #44]	@ (800210c <HAL_GPIO_Init+0x304>)
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	43db      	mvns	r3, r3
 80020e4:	4909      	ldr	r1, [pc, #36]	@ (800210c <HAL_GPIO_Init+0x304>)
 80020e6:	4013      	ands	r3, r2
 80020e8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ec:	3301      	adds	r3, #1
 80020ee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f6:	fa22 f303 	lsr.w	r3, r2, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f47f ae8e 	bne.w	8001e1c <HAL_GPIO_Init+0x14>
  }
}
 8002100:	bf00      	nop
 8002102:	bf00      	nop
 8002104:	372c      	adds	r7, #44	@ 0x2c
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr
 800210c:	40010400 	.word	0x40010400

08002110 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d101      	bne.n	8002122 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e272      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	2b00      	cmp	r3, #0
 800212c:	f000 8087 	beq.w	800223e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002130:	4b92      	ldr	r3, [pc, #584]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f003 030c 	and.w	r3, r3, #12
 8002138:	2b04      	cmp	r3, #4
 800213a:	d00c      	beq.n	8002156 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800213c:	4b8f      	ldr	r3, [pc, #572]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f003 030c 	and.w	r3, r3, #12
 8002144:	2b08      	cmp	r3, #8
 8002146:	d112      	bne.n	800216e <HAL_RCC_OscConfig+0x5e>
 8002148:	4b8c      	ldr	r3, [pc, #560]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002154:	d10b      	bne.n	800216e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002156:	4b89      	ldr	r3, [pc, #548]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d06c      	beq.n	800223c <HAL_RCC_OscConfig+0x12c>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d168      	bne.n	800223c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e24c      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002176:	d106      	bne.n	8002186 <HAL_RCC_OscConfig+0x76>
 8002178:	4b80      	ldr	r3, [pc, #512]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a7f      	ldr	r2, [pc, #508]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 800217e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002182:	6013      	str	r3, [r2, #0]
 8002184:	e02e      	b.n	80021e4 <HAL_RCC_OscConfig+0xd4>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d10c      	bne.n	80021a8 <HAL_RCC_OscConfig+0x98>
 800218e:	4b7b      	ldr	r3, [pc, #492]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a7a      	ldr	r2, [pc, #488]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002194:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	4b78      	ldr	r3, [pc, #480]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a77      	ldr	r2, [pc, #476]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80021a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021a4:	6013      	str	r3, [r2, #0]
 80021a6:	e01d      	b.n	80021e4 <HAL_RCC_OscConfig+0xd4>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021b0:	d10c      	bne.n	80021cc <HAL_RCC_OscConfig+0xbc>
 80021b2:	4b72      	ldr	r3, [pc, #456]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a71      	ldr	r2, [pc, #452]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80021b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021bc:	6013      	str	r3, [r2, #0]
 80021be:	4b6f      	ldr	r3, [pc, #444]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a6e      	ldr	r2, [pc, #440]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80021c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021c8:	6013      	str	r3, [r2, #0]
 80021ca:	e00b      	b.n	80021e4 <HAL_RCC_OscConfig+0xd4>
 80021cc:	4b6b      	ldr	r3, [pc, #428]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a6a      	ldr	r2, [pc, #424]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80021d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021d6:	6013      	str	r3, [r2, #0]
 80021d8:	4b68      	ldr	r3, [pc, #416]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a67      	ldr	r2, [pc, #412]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80021de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d013      	beq.n	8002214 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ec:	f7ff f820 	bl	8001230 <HAL_GetTick>
 80021f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021f4:	f7ff f81c 	bl	8001230 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b64      	cmp	r3, #100	@ 0x64
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e200      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002206:	4b5d      	ldr	r3, [pc, #372]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d0f0      	beq.n	80021f4 <HAL_RCC_OscConfig+0xe4>
 8002212:	e014      	b.n	800223e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002214:	f7ff f80c 	bl	8001230 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800221c:	f7ff f808 	bl	8001230 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b64      	cmp	r3, #100	@ 0x64
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e1ec      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800222e:	4b53      	ldr	r3, [pc, #332]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d1f0      	bne.n	800221c <HAL_RCC_OscConfig+0x10c>
 800223a:	e000      	b.n	800223e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800223c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d063      	beq.n	8002312 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800224a:	4b4c      	ldr	r3, [pc, #304]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f003 030c 	and.w	r3, r3, #12
 8002252:	2b00      	cmp	r3, #0
 8002254:	d00b      	beq.n	800226e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002256:	4b49      	ldr	r3, [pc, #292]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f003 030c 	and.w	r3, r3, #12
 800225e:	2b08      	cmp	r3, #8
 8002260:	d11c      	bne.n	800229c <HAL_RCC_OscConfig+0x18c>
 8002262:	4b46      	ldr	r3, [pc, #280]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d116      	bne.n	800229c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800226e:	4b43      	ldr	r3, [pc, #268]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0302 	and.w	r3, r3, #2
 8002276:	2b00      	cmp	r3, #0
 8002278:	d005      	beq.n	8002286 <HAL_RCC_OscConfig+0x176>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d001      	beq.n	8002286 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e1c0      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002286:	4b3d      	ldr	r3, [pc, #244]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	00db      	lsls	r3, r3, #3
 8002294:	4939      	ldr	r1, [pc, #228]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002296:	4313      	orrs	r3, r2
 8002298:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800229a:	e03a      	b.n	8002312 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	691b      	ldr	r3, [r3, #16]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d020      	beq.n	80022e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022a4:	4b36      	ldr	r3, [pc, #216]	@ (8002380 <HAL_RCC_OscConfig+0x270>)
 80022a6:	2201      	movs	r2, #1
 80022a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022aa:	f7fe ffc1 	bl	8001230 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022b2:	f7fe ffbd 	bl	8001230 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e1a1      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c4:	4b2d      	ldr	r3, [pc, #180]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0302 	and.w	r3, r3, #2
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d0:	4b2a      	ldr	r3, [pc, #168]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	695b      	ldr	r3, [r3, #20]
 80022dc:	00db      	lsls	r3, r3, #3
 80022de:	4927      	ldr	r1, [pc, #156]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	600b      	str	r3, [r1, #0]
 80022e4:	e015      	b.n	8002312 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022e6:	4b26      	ldr	r3, [pc, #152]	@ (8002380 <HAL_RCC_OscConfig+0x270>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ec:	f7fe ffa0 	bl	8001230 <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022f4:	f7fe ff9c 	bl	8001230 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e180      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002306:	4b1d      	ldr	r3, [pc, #116]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1f0      	bne.n	80022f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0308 	and.w	r3, r3, #8
 800231a:	2b00      	cmp	r3, #0
 800231c:	d03a      	beq.n	8002394 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d019      	beq.n	800235a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002326:	4b17      	ldr	r3, [pc, #92]	@ (8002384 <HAL_RCC_OscConfig+0x274>)
 8002328:	2201      	movs	r2, #1
 800232a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800232c:	f7fe ff80 	bl	8001230 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002334:	f7fe ff7c 	bl	8001230 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b02      	cmp	r3, #2
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e160      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002346:	4b0d      	ldr	r3, [pc, #52]	@ (800237c <HAL_RCC_OscConfig+0x26c>)
 8002348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	2b00      	cmp	r3, #0
 8002350:	d0f0      	beq.n	8002334 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002352:	2001      	movs	r0, #1
 8002354:	f000 face 	bl	80028f4 <RCC_Delay>
 8002358:	e01c      	b.n	8002394 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800235a:	4b0a      	ldr	r3, [pc, #40]	@ (8002384 <HAL_RCC_OscConfig+0x274>)
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002360:	f7fe ff66 	bl	8001230 <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002366:	e00f      	b.n	8002388 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002368:	f7fe ff62 	bl	8001230 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b02      	cmp	r3, #2
 8002374:	d908      	bls.n	8002388 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e146      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
 800237a:	bf00      	nop
 800237c:	40021000 	.word	0x40021000
 8002380:	42420000 	.word	0x42420000
 8002384:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002388:	4b92      	ldr	r3, [pc, #584]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 800238a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1e9      	bne.n	8002368 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0304 	and.w	r3, r3, #4
 800239c:	2b00      	cmp	r3, #0
 800239e:	f000 80a6 	beq.w	80024ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023a2:	2300      	movs	r3, #0
 80023a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023a6:	4b8b      	ldr	r3, [pc, #556]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d10d      	bne.n	80023ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023b2:	4b88      	ldr	r3, [pc, #544]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	4a87      	ldr	r2, [pc, #540]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 80023b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023bc:	61d3      	str	r3, [r2, #28]
 80023be:	4b85      	ldr	r3, [pc, #532]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023ca:	2301      	movs	r3, #1
 80023cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ce:	4b82      	ldr	r3, [pc, #520]	@ (80025d8 <HAL_RCC_OscConfig+0x4c8>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d118      	bne.n	800240c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023da:	4b7f      	ldr	r3, [pc, #508]	@ (80025d8 <HAL_RCC_OscConfig+0x4c8>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a7e      	ldr	r2, [pc, #504]	@ (80025d8 <HAL_RCC_OscConfig+0x4c8>)
 80023e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023e6:	f7fe ff23 	bl	8001230 <HAL_GetTick>
 80023ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ec:	e008      	b.n	8002400 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ee:	f7fe ff1f 	bl	8001230 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b64      	cmp	r3, #100	@ 0x64
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e103      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002400:	4b75      	ldr	r3, [pc, #468]	@ (80025d8 <HAL_RCC_OscConfig+0x4c8>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002408:	2b00      	cmp	r3, #0
 800240a:	d0f0      	beq.n	80023ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d106      	bne.n	8002422 <HAL_RCC_OscConfig+0x312>
 8002414:	4b6f      	ldr	r3, [pc, #444]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	4a6e      	ldr	r2, [pc, #440]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6213      	str	r3, [r2, #32]
 8002420:	e02d      	b.n	800247e <HAL_RCC_OscConfig+0x36e>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d10c      	bne.n	8002444 <HAL_RCC_OscConfig+0x334>
 800242a:	4b6a      	ldr	r3, [pc, #424]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	4a69      	ldr	r2, [pc, #420]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 8002430:	f023 0301 	bic.w	r3, r3, #1
 8002434:	6213      	str	r3, [r2, #32]
 8002436:	4b67      	ldr	r3, [pc, #412]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 8002438:	6a1b      	ldr	r3, [r3, #32]
 800243a:	4a66      	ldr	r2, [pc, #408]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 800243c:	f023 0304 	bic.w	r3, r3, #4
 8002440:	6213      	str	r3, [r2, #32]
 8002442:	e01c      	b.n	800247e <HAL_RCC_OscConfig+0x36e>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	2b05      	cmp	r3, #5
 800244a:	d10c      	bne.n	8002466 <HAL_RCC_OscConfig+0x356>
 800244c:	4b61      	ldr	r3, [pc, #388]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 800244e:	6a1b      	ldr	r3, [r3, #32]
 8002450:	4a60      	ldr	r2, [pc, #384]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 8002452:	f043 0304 	orr.w	r3, r3, #4
 8002456:	6213      	str	r3, [r2, #32]
 8002458:	4b5e      	ldr	r3, [pc, #376]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	4a5d      	ldr	r2, [pc, #372]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	6213      	str	r3, [r2, #32]
 8002464:	e00b      	b.n	800247e <HAL_RCC_OscConfig+0x36e>
 8002466:	4b5b      	ldr	r3, [pc, #364]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	4a5a      	ldr	r2, [pc, #360]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 800246c:	f023 0301 	bic.w	r3, r3, #1
 8002470:	6213      	str	r3, [r2, #32]
 8002472:	4b58      	ldr	r3, [pc, #352]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	4a57      	ldr	r2, [pc, #348]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 8002478:	f023 0304 	bic.w	r3, r3, #4
 800247c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d015      	beq.n	80024b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002486:	f7fe fed3 	bl	8001230 <HAL_GetTick>
 800248a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248c:	e00a      	b.n	80024a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800248e:	f7fe fecf 	bl	8001230 <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	f241 3288 	movw	r2, #5000	@ 0x1388
 800249c:	4293      	cmp	r3, r2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e0b1      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024a4:	4b4b      	ldr	r3, [pc, #300]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d0ee      	beq.n	800248e <HAL_RCC_OscConfig+0x37e>
 80024b0:	e014      	b.n	80024dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024b2:	f7fe febd 	bl	8001230 <HAL_GetTick>
 80024b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024b8:	e00a      	b.n	80024d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ba:	f7fe feb9 	bl	8001230 <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d901      	bls.n	80024d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e09b      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024d0:	4b40      	ldr	r3, [pc, #256]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 80024d2:	6a1b      	ldr	r3, [r3, #32]
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1ee      	bne.n	80024ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80024dc:	7dfb      	ldrb	r3, [r7, #23]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d105      	bne.n	80024ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024e2:	4b3c      	ldr	r3, [pc, #240]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	4a3b      	ldr	r2, [pc, #236]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 80024e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	f000 8087 	beq.w	8002606 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024f8:	4b36      	ldr	r3, [pc, #216]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f003 030c 	and.w	r3, r3, #12
 8002500:	2b08      	cmp	r3, #8
 8002502:	d061      	beq.n	80025c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	69db      	ldr	r3, [r3, #28]
 8002508:	2b02      	cmp	r3, #2
 800250a:	d146      	bne.n	800259a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800250c:	4b33      	ldr	r3, [pc, #204]	@ (80025dc <HAL_RCC_OscConfig+0x4cc>)
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002512:	f7fe fe8d 	bl	8001230 <HAL_GetTick>
 8002516:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002518:	e008      	b.n	800252c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800251a:	f7fe fe89 	bl	8001230 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b02      	cmp	r3, #2
 8002526:	d901      	bls.n	800252c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e06d      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800252c:	4b29      	ldr	r3, [pc, #164]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d1f0      	bne.n	800251a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a1b      	ldr	r3, [r3, #32]
 800253c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002540:	d108      	bne.n	8002554 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002542:	4b24      	ldr	r3, [pc, #144]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	4921      	ldr	r1, [pc, #132]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 8002550:	4313      	orrs	r3, r2
 8002552:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002554:	4b1f      	ldr	r3, [pc, #124]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a19      	ldr	r1, [r3, #32]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002564:	430b      	orrs	r3, r1
 8002566:	491b      	ldr	r1, [pc, #108]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 8002568:	4313      	orrs	r3, r2
 800256a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800256c:	4b1b      	ldr	r3, [pc, #108]	@ (80025dc <HAL_RCC_OscConfig+0x4cc>)
 800256e:	2201      	movs	r2, #1
 8002570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002572:	f7fe fe5d 	bl	8001230 <HAL_GetTick>
 8002576:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800257a:	f7fe fe59 	bl	8001230 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e03d      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800258c:	4b11      	ldr	r3, [pc, #68]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d0f0      	beq.n	800257a <HAL_RCC_OscConfig+0x46a>
 8002598:	e035      	b.n	8002606 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800259a:	4b10      	ldr	r3, [pc, #64]	@ (80025dc <HAL_RCC_OscConfig+0x4cc>)
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a0:	f7fe fe46 	bl	8001230 <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025a8:	f7fe fe42 	bl	8001230 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e026      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ba:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <HAL_RCC_OscConfig+0x4c4>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1f0      	bne.n	80025a8 <HAL_RCC_OscConfig+0x498>
 80025c6:	e01e      	b.n	8002606 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	69db      	ldr	r3, [r3, #28]
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d107      	bne.n	80025e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e019      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
 80025d4:	40021000 	.word	0x40021000
 80025d8:	40007000 	.word	0x40007000
 80025dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002610 <HAL_RCC_OscConfig+0x500>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a1b      	ldr	r3, [r3, #32]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d106      	bne.n	8002602 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025fe:	429a      	cmp	r2, r3
 8002600:	d001      	beq.n	8002606 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e000      	b.n	8002608 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002606:	2300      	movs	r3, #0
}
 8002608:	4618      	mov	r0, r3
 800260a:	3718      	adds	r7, #24
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	40021000 	.word	0x40021000

08002614 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d101      	bne.n	8002628 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e0d0      	b.n	80027ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002628:	4b6a      	ldr	r3, [pc, #424]	@ (80027d4 <HAL_RCC_ClockConfig+0x1c0>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0307 	and.w	r3, r3, #7
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	429a      	cmp	r2, r3
 8002634:	d910      	bls.n	8002658 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002636:	4b67      	ldr	r3, [pc, #412]	@ (80027d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f023 0207 	bic.w	r2, r3, #7
 800263e:	4965      	ldr	r1, [pc, #404]	@ (80027d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	4313      	orrs	r3, r2
 8002644:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002646:	4b63      	ldr	r3, [pc, #396]	@ (80027d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	429a      	cmp	r2, r3
 8002652:	d001      	beq.n	8002658 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e0b8      	b.n	80027ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d020      	beq.n	80026a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b00      	cmp	r3, #0
 800266e:	d005      	beq.n	800267c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002670:	4b59      	ldr	r3, [pc, #356]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	4a58      	ldr	r2, [pc, #352]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002676:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800267a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0308 	and.w	r3, r3, #8
 8002684:	2b00      	cmp	r3, #0
 8002686:	d005      	beq.n	8002694 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002688:	4b53      	ldr	r3, [pc, #332]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	4a52      	ldr	r2, [pc, #328]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 800268e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002692:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002694:	4b50      	ldr	r3, [pc, #320]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	494d      	ldr	r1, [pc, #308]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d040      	beq.n	8002734 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d107      	bne.n	80026ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ba:	4b47      	ldr	r3, [pc, #284]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d115      	bne.n	80026f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e07f      	b.n	80027ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d107      	bne.n	80026e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026d2:	4b41      	ldr	r3, [pc, #260]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d109      	bne.n	80026f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e073      	b.n	80027ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026e2:	4b3d      	ldr	r3, [pc, #244]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d101      	bne.n	80026f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e06b      	b.n	80027ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026f2:	4b39      	ldr	r3, [pc, #228]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f023 0203 	bic.w	r2, r3, #3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	4936      	ldr	r1, [pc, #216]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002700:	4313      	orrs	r3, r2
 8002702:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002704:	f7fe fd94 	bl	8001230 <HAL_GetTick>
 8002708:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800270a:	e00a      	b.n	8002722 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800270c:	f7fe fd90 	bl	8001230 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800271a:	4293      	cmp	r3, r2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e053      	b.n	80027ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002722:	4b2d      	ldr	r3, [pc, #180]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 020c 	and.w	r2, r3, #12
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	429a      	cmp	r2, r3
 8002732:	d1eb      	bne.n	800270c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002734:	4b27      	ldr	r3, [pc, #156]	@ (80027d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0307 	and.w	r3, r3, #7
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	429a      	cmp	r2, r3
 8002740:	d210      	bcs.n	8002764 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002742:	4b24      	ldr	r3, [pc, #144]	@ (80027d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f023 0207 	bic.w	r2, r3, #7
 800274a:	4922      	ldr	r1, [pc, #136]	@ (80027d4 <HAL_RCC_ClockConfig+0x1c0>)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	4313      	orrs	r3, r2
 8002750:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002752:	4b20      	ldr	r3, [pc, #128]	@ (80027d4 <HAL_RCC_ClockConfig+0x1c0>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0307 	and.w	r3, r3, #7
 800275a:	683a      	ldr	r2, [r7, #0]
 800275c:	429a      	cmp	r2, r3
 800275e:	d001      	beq.n	8002764 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e032      	b.n	80027ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0304 	and.w	r3, r3, #4
 800276c:	2b00      	cmp	r3, #0
 800276e:	d008      	beq.n	8002782 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002770:	4b19      	ldr	r3, [pc, #100]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	4916      	ldr	r1, [pc, #88]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 800277e:	4313      	orrs	r3, r2
 8002780:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0308 	and.w	r3, r3, #8
 800278a:	2b00      	cmp	r3, #0
 800278c:	d009      	beq.n	80027a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800278e:	4b12      	ldr	r3, [pc, #72]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	490e      	ldr	r1, [pc, #56]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027a2:	f000 f821 	bl	80027e8 <HAL_RCC_GetSysClockFreq>
 80027a6:	4602      	mov	r2, r0
 80027a8:	4b0b      	ldr	r3, [pc, #44]	@ (80027d8 <HAL_RCC_ClockConfig+0x1c4>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	091b      	lsrs	r3, r3, #4
 80027ae:	f003 030f 	and.w	r3, r3, #15
 80027b2:	490a      	ldr	r1, [pc, #40]	@ (80027dc <HAL_RCC_ClockConfig+0x1c8>)
 80027b4:	5ccb      	ldrb	r3, [r1, r3]
 80027b6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ba:	4a09      	ldr	r2, [pc, #36]	@ (80027e0 <HAL_RCC_ClockConfig+0x1cc>)
 80027bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027be:	4b09      	ldr	r3, [pc, #36]	@ (80027e4 <HAL_RCC_ClockConfig+0x1d0>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7fe fcf2 	bl	80011ac <HAL_InitTick>

  return HAL_OK;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	40022000 	.word	0x40022000
 80027d8:	40021000 	.word	0x40021000
 80027dc:	08005d28 	.word	0x08005d28
 80027e0:	20000000 	.word	0x20000000
 80027e4:	20000004 	.word	0x20000004

080027e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b087      	sub	sp, #28
 80027ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027ee:	2300      	movs	r3, #0
 80027f0:	60fb      	str	r3, [r7, #12]
 80027f2:	2300      	movs	r3, #0
 80027f4:	60bb      	str	r3, [r7, #8]
 80027f6:	2300      	movs	r3, #0
 80027f8:	617b      	str	r3, [r7, #20]
 80027fa:	2300      	movs	r3, #0
 80027fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80027fe:	2300      	movs	r3, #0
 8002800:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002802:	4b1e      	ldr	r3, [pc, #120]	@ (800287c <HAL_RCC_GetSysClockFreq+0x94>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f003 030c 	and.w	r3, r3, #12
 800280e:	2b04      	cmp	r3, #4
 8002810:	d002      	beq.n	8002818 <HAL_RCC_GetSysClockFreq+0x30>
 8002812:	2b08      	cmp	r3, #8
 8002814:	d003      	beq.n	800281e <HAL_RCC_GetSysClockFreq+0x36>
 8002816:	e027      	b.n	8002868 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002818:	4b19      	ldr	r3, [pc, #100]	@ (8002880 <HAL_RCC_GetSysClockFreq+0x98>)
 800281a:	613b      	str	r3, [r7, #16]
      break;
 800281c:	e027      	b.n	800286e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	0c9b      	lsrs	r3, r3, #18
 8002822:	f003 030f 	and.w	r3, r3, #15
 8002826:	4a17      	ldr	r2, [pc, #92]	@ (8002884 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002828:	5cd3      	ldrb	r3, [r2, r3]
 800282a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d010      	beq.n	8002858 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002836:	4b11      	ldr	r3, [pc, #68]	@ (800287c <HAL_RCC_GetSysClockFreq+0x94>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	0c5b      	lsrs	r3, r3, #17
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	4a11      	ldr	r2, [pc, #68]	@ (8002888 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002842:	5cd3      	ldrb	r3, [r2, r3]
 8002844:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a0d      	ldr	r2, [pc, #52]	@ (8002880 <HAL_RCC_GetSysClockFreq+0x98>)
 800284a:	fb03 f202 	mul.w	r2, r3, r2
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	fbb2 f3f3 	udiv	r3, r2, r3
 8002854:	617b      	str	r3, [r7, #20]
 8002856:	e004      	b.n	8002862 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a0c      	ldr	r2, [pc, #48]	@ (800288c <HAL_RCC_GetSysClockFreq+0xa4>)
 800285c:	fb02 f303 	mul.w	r3, r2, r3
 8002860:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	613b      	str	r3, [r7, #16]
      break;
 8002866:	e002      	b.n	800286e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002868:	4b05      	ldr	r3, [pc, #20]	@ (8002880 <HAL_RCC_GetSysClockFreq+0x98>)
 800286a:	613b      	str	r3, [r7, #16]
      break;
 800286c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800286e:	693b      	ldr	r3, [r7, #16]
}
 8002870:	4618      	mov	r0, r3
 8002872:	371c      	adds	r7, #28
 8002874:	46bd      	mov	sp, r7
 8002876:	bc80      	pop	{r7}
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40021000 	.word	0x40021000
 8002880:	007a1200 	.word	0x007a1200
 8002884:	08005d40 	.word	0x08005d40
 8002888:	08005d50 	.word	0x08005d50
 800288c:	003d0900 	.word	0x003d0900

08002890 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002894:	4b02      	ldr	r3, [pc, #8]	@ (80028a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002896:	681b      	ldr	r3, [r3, #0]
}
 8002898:	4618      	mov	r0, r3
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr
 80028a0:	20000000 	.word	0x20000000

080028a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028a8:	f7ff fff2 	bl	8002890 <HAL_RCC_GetHCLKFreq>
 80028ac:	4602      	mov	r2, r0
 80028ae:	4b05      	ldr	r3, [pc, #20]	@ (80028c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	0a1b      	lsrs	r3, r3, #8
 80028b4:	f003 0307 	and.w	r3, r3, #7
 80028b8:	4903      	ldr	r1, [pc, #12]	@ (80028c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028ba:	5ccb      	ldrb	r3, [r1, r3]
 80028bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40021000 	.word	0x40021000
 80028c8:	08005d38 	.word	0x08005d38

080028cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028d0:	f7ff ffde 	bl	8002890 <HAL_RCC_GetHCLKFreq>
 80028d4:	4602      	mov	r2, r0
 80028d6:	4b05      	ldr	r3, [pc, #20]	@ (80028ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	0adb      	lsrs	r3, r3, #11
 80028dc:	f003 0307 	and.w	r3, r3, #7
 80028e0:	4903      	ldr	r1, [pc, #12]	@ (80028f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028e2:	5ccb      	ldrb	r3, [r1, r3]
 80028e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40021000 	.word	0x40021000
 80028f0:	08005d38 	.word	0x08005d38

080028f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80028fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002928 <RCC_Delay+0x34>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a0a      	ldr	r2, [pc, #40]	@ (800292c <RCC_Delay+0x38>)
 8002902:	fba2 2303 	umull	r2, r3, r2, r3
 8002906:	0a5b      	lsrs	r3, r3, #9
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	fb02 f303 	mul.w	r3, r2, r3
 800290e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002910:	bf00      	nop
  }
  while (Delay --);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	1e5a      	subs	r2, r3, #1
 8002916:	60fa      	str	r2, [r7, #12]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1f9      	bne.n	8002910 <RCC_Delay+0x1c>
}
 800291c:	bf00      	nop
 800291e:	bf00      	nop
 8002920:	3714      	adds	r7, #20
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr
 8002928:	20000000 	.word	0x20000000
 800292c:	10624dd3 	.word	0x10624dd3

08002930 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b086      	sub	sp, #24
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002938:	2300      	movs	r3, #0
 800293a:	613b      	str	r3, [r7, #16]
 800293c:	2300      	movs	r3, #0
 800293e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	2b00      	cmp	r3, #0
 800294a:	d07d      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800294c:	2300      	movs	r3, #0
 800294e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002950:	4b4f      	ldr	r3, [pc, #316]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002952:	69db      	ldr	r3, [r3, #28]
 8002954:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d10d      	bne.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800295c:	4b4c      	ldr	r3, [pc, #304]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800295e:	69db      	ldr	r3, [r3, #28]
 8002960:	4a4b      	ldr	r2, [pc, #300]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002962:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002966:	61d3      	str	r3, [r2, #28]
 8002968:	4b49      	ldr	r3, [pc, #292]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800296a:	69db      	ldr	r3, [r3, #28]
 800296c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002970:	60bb      	str	r3, [r7, #8]
 8002972:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002974:	2301      	movs	r3, #1
 8002976:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002978:	4b46      	ldr	r3, [pc, #280]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002980:	2b00      	cmp	r3, #0
 8002982:	d118      	bne.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002984:	4b43      	ldr	r3, [pc, #268]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a42      	ldr	r2, [pc, #264]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800298a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800298e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002990:	f7fe fc4e 	bl	8001230 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002996:	e008      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002998:	f7fe fc4a 	bl	8001230 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b64      	cmp	r3, #100	@ 0x64
 80029a4:	d901      	bls.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e06d      	b.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029aa:	4b3a      	ldr	r3, [pc, #232]	@ (8002a94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f0      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029b6:	4b36      	ldr	r3, [pc, #216]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029b8:	6a1b      	ldr	r3, [r3, #32]
 80029ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029be:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d02e      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d027      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029d4:	4b2e      	ldr	r3, [pc, #184]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029dc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80029de:	4b2e      	ldr	r3, [pc, #184]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029e0:	2201      	movs	r2, #1
 80029e2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80029e4:	4b2c      	ldr	r3, [pc, #176]	@ (8002a98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80029ea:	4a29      	ldr	r2, [pc, #164]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f003 0301 	and.w	r3, r3, #1
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d014      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029fa:	f7fe fc19 	bl	8001230 <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a00:	e00a      	b.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a02:	f7fe fc15 	bl	8001230 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e036      	b.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a18:	4b1d      	ldr	r3, [pc, #116]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d0ee      	beq.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a24:	4b1a      	ldr	r3, [pc, #104]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4917      	ldr	r1, [pc, #92]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a32:	4313      	orrs	r3, r2
 8002a34:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a36:	7dfb      	ldrb	r3, [r7, #23]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d105      	bne.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a3c:	4b14      	ldr	r3, [pc, #80]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	4a13      	ldr	r2, [pc, #76]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a46:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d008      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a54:	4b0e      	ldr	r3, [pc, #56]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	490b      	ldr	r1, [pc, #44]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0310 	and.w	r3, r3, #16
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d008      	beq.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a72:	4b07      	ldr	r3, [pc, #28]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	4904      	ldr	r1, [pc, #16]	@ (8002a90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3718      	adds	r7, #24
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40021000 	.word	0x40021000
 8002a94:	40007000 	.word	0x40007000
 8002a98:	42420440 	.word	0x42420440

08002a9c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b088      	sub	sp, #32
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	61fb      	str	r3, [r7, #28]
 8002aac:	2300      	movs	r3, #0
 8002aae:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	60fb      	str	r3, [r7, #12]
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b10      	cmp	r3, #16
 8002abc:	d00a      	beq.n	8002ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2b10      	cmp	r3, #16
 8002ac2:	f200 808a 	bhi.w	8002bda <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d045      	beq.n	8002b58 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d075      	beq.n	8002bbe <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002ad2:	e082      	b.n	8002bda <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002ad4:	4b46      	ldr	r3, [pc, #280]	@ (8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002ada:	4b45      	ldr	r3, [pc, #276]	@ (8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d07b      	beq.n	8002bde <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	0c9b      	lsrs	r3, r3, #18
 8002aea:	f003 030f 	and.w	r3, r3, #15
 8002aee:	4a41      	ldr	r2, [pc, #260]	@ (8002bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002af0:	5cd3      	ldrb	r3, [r2, r3]
 8002af2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d015      	beq.n	8002b2a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002afe:	4b3c      	ldr	r3, [pc, #240]	@ (8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	0c5b      	lsrs	r3, r3, #17
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	4a3b      	ldr	r2, [pc, #236]	@ (8002bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002b0a:	5cd3      	ldrb	r3, [r2, r3]
 8002b0c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d00d      	beq.n	8002b34 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002b18:	4a38      	ldr	r2, [pc, #224]	@ (8002bfc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	fb02 f303 	mul.w	r3, r2, r3
 8002b26:	61fb      	str	r3, [r7, #28]
 8002b28:	e004      	b.n	8002b34 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	4a34      	ldr	r2, [pc, #208]	@ (8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002b2e:	fb02 f303 	mul.w	r3, r2, r3
 8002b32:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002b34:	4b2e      	ldr	r3, [pc, #184]	@ (8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b40:	d102      	bne.n	8002b48 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	61bb      	str	r3, [r7, #24]
      break;
 8002b46:	e04a      	b.n	8002bde <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4a2d      	ldr	r2, [pc, #180]	@ (8002c04 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b52:	085b      	lsrs	r3, r3, #1
 8002b54:	61bb      	str	r3, [r7, #24]
      break;
 8002b56:	e042      	b.n	8002bde <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002b58:	4b25      	ldr	r3, [pc, #148]	@ (8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b5a:	6a1b      	ldr	r3, [r3, #32]
 8002b5c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b68:	d108      	bne.n	8002b7c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002b74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b78:	61bb      	str	r3, [r7, #24]
 8002b7a:	e01f      	b.n	8002bbc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b86:	d109      	bne.n	8002b9c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002b88:	4b19      	ldr	r3, [pc, #100]	@ (8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b8c:	f003 0302 	and.w	r3, r3, #2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002b94:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002b98:	61bb      	str	r3, [r7, #24]
 8002b9a:	e00f      	b.n	8002bbc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ba2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ba6:	d11c      	bne.n	8002be2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002ba8:	4b11      	ldr	r3, [pc, #68]	@ (8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d016      	beq.n	8002be2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002bb4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002bb8:	61bb      	str	r3, [r7, #24]
      break;
 8002bba:	e012      	b.n	8002be2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002bbc:	e011      	b.n	8002be2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002bbe:	f7ff fe85 	bl	80028cc <HAL_RCC_GetPCLK2Freq>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	0b9b      	lsrs	r3, r3, #14
 8002bca:	f003 0303 	and.w	r3, r3, #3
 8002bce:	3301      	adds	r3, #1
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd6:	61bb      	str	r3, [r7, #24]
      break;
 8002bd8:	e004      	b.n	8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002bda:	bf00      	nop
 8002bdc:	e002      	b.n	8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002bde:	bf00      	nop
 8002be0:	e000      	b.n	8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002be2:	bf00      	nop
    }
  }
  return (frequency);
 8002be4:	69bb      	ldr	r3, [r7, #24]
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3720      	adds	r7, #32
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	08005d54 	.word	0x08005d54
 8002bf8:	08005d64 	.word	0x08005d64
 8002bfc:	007a1200 	.word	0x007a1200
 8002c00:	003d0900 	.word	0x003d0900
 8002c04:	aaaaaaab 	.word	0xaaaaaaab

08002c08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e042      	b.n	8002ca0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7fe f942 	bl	8000eb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2224      	movs	r2, #36	@ 0x24
 8002c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68da      	ldr	r2, [r3, #12]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f971 	bl	8002f34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	691a      	ldr	r2, [r3, #16]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	695a      	ldr	r2, [r3, #20]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68da      	ldr	r2, [r3, #12]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b08a      	sub	sp, #40	@ 0x28
 8002cac:	af02      	add	r7, sp, #8
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	603b      	str	r3, [r7, #0]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2b20      	cmp	r3, #32
 8002cc6:	d175      	bne.n	8002db4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d002      	beq.n	8002cd4 <HAL_UART_Transmit+0x2c>
 8002cce:	88fb      	ldrh	r3, [r7, #6]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e06e      	b.n	8002db6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2221      	movs	r2, #33	@ 0x21
 8002ce2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ce6:	f7fe faa3 	bl	8001230 <HAL_GetTick>
 8002cea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	88fa      	ldrh	r2, [r7, #6]
 8002cf0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	88fa      	ldrh	r2, [r7, #6]
 8002cf6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d00:	d108      	bne.n	8002d14 <HAL_UART_Transmit+0x6c>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d104      	bne.n	8002d14 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	61bb      	str	r3, [r7, #24]
 8002d12:	e003      	b.n	8002d1c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d1c:	e02e      	b.n	8002d7c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	9300      	str	r3, [sp, #0]
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	2200      	movs	r2, #0
 8002d26:	2180      	movs	r1, #128	@ 0x80
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f000 f848 	bl	8002dbe <UART_WaitOnFlagUntilTimeout>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2220      	movs	r2, #32
 8002d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e03a      	b.n	8002db6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d10b      	bne.n	8002d5e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	3302      	adds	r3, #2
 8002d5a:	61bb      	str	r3, [r7, #24]
 8002d5c:	e007      	b.n	8002d6e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	781a      	ldrb	r2, [r3, #0]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1cb      	bne.n	8002d1e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	9300      	str	r3, [sp, #0]
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	2140      	movs	r1, #64	@ 0x40
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 f814 	bl	8002dbe <UART_WaitOnFlagUntilTimeout>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d005      	beq.n	8002da8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e006      	b.n	8002db6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2220      	movs	r2, #32
 8002dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002db0:	2300      	movs	r3, #0
 8002db2:	e000      	b.n	8002db6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002db4:	2302      	movs	r3, #2
  }
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3720      	adds	r7, #32
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b086      	sub	sp, #24
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	60f8      	str	r0, [r7, #12]
 8002dc6:	60b9      	str	r1, [r7, #8]
 8002dc8:	603b      	str	r3, [r7, #0]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dce:	e03b      	b.n	8002e48 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dd0:	6a3b      	ldr	r3, [r7, #32]
 8002dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd6:	d037      	beq.n	8002e48 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dd8:	f7fe fa2a 	bl	8001230 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	6a3a      	ldr	r2, [r7, #32]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d302      	bcc.n	8002dee <UART_WaitOnFlagUntilTimeout+0x30>
 8002de8:	6a3b      	ldr	r3, [r7, #32]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d101      	bne.n	8002df2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e03a      	b.n	8002e68 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d023      	beq.n	8002e48 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	2b80      	cmp	r3, #128	@ 0x80
 8002e04:	d020      	beq.n	8002e48 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b40      	cmp	r3, #64	@ 0x40
 8002e0a:	d01d      	beq.n	8002e48 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	2b08      	cmp	r3, #8
 8002e18:	d116      	bne.n	8002e48 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	617b      	str	r3, [r7, #20]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	617b      	str	r3, [r7, #20]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	617b      	str	r3, [r7, #20]
 8002e2e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	f000 f81d 	bl	8002e70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2208      	movs	r2, #8
 8002e3a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e00f      	b.n	8002e68 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	4013      	ands	r3, r2
 8002e52:	68ba      	ldr	r2, [r7, #8]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	bf0c      	ite	eq
 8002e58:	2301      	moveq	r3, #1
 8002e5a:	2300      	movne	r3, #0
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	461a      	mov	r2, r3
 8002e60:	79fb      	ldrb	r3, [r7, #7]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d0b4      	beq.n	8002dd0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3718      	adds	r7, #24
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b095      	sub	sp, #84	@ 0x54
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	330c      	adds	r3, #12
 8002e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e82:	e853 3f00 	ldrex	r3, [r3]
 8002e86:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	330c      	adds	r3, #12
 8002e96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e98:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e9c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ea0:	e841 2300 	strex	r3, r2, [r1]
 8002ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1e5      	bne.n	8002e78 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	3314      	adds	r3, #20
 8002eb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eb4:	6a3b      	ldr	r3, [r7, #32]
 8002eb6:	e853 3f00 	ldrex	r3, [r3]
 8002eba:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	f023 0301 	bic.w	r3, r3, #1
 8002ec2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	3314      	adds	r3, #20
 8002eca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ecc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ece:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ed0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ed2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ed4:	e841 2300 	strex	r3, r2, [r1]
 8002ed8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1e5      	bne.n	8002eac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d119      	bne.n	8002f1c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	330c      	adds	r3, #12
 8002eee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	e853 3f00 	ldrex	r3, [r3]
 8002ef6:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	f023 0310 	bic.w	r3, r3, #16
 8002efe:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	330c      	adds	r3, #12
 8002f06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f08:	61ba      	str	r2, [r7, #24]
 8002f0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f0c:	6979      	ldr	r1, [r7, #20]
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	e841 2300 	strex	r3, r2, [r1]
 8002f14:	613b      	str	r3, [r7, #16]
   return(result);
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d1e5      	bne.n	8002ee8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f2a:	bf00      	nop
 8002f2c:	3754      	adds	r7, #84	@ 0x54
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bc80      	pop	{r7}
 8002f32:	4770      	bx	lr

08002f34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68da      	ldr	r2, [r3, #12]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	695b      	ldr	r3, [r3, #20]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002f6e:	f023 030c 	bic.w	r3, r3, #12
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	6812      	ldr	r2, [r2, #0]
 8002f76:	68b9      	ldr	r1, [r7, #8]
 8002f78:	430b      	orrs	r3, r1
 8002f7a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	699a      	ldr	r2, [r3, #24]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a2c      	ldr	r2, [pc, #176]	@ (8003048 <UART_SetConfig+0x114>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d103      	bne.n	8002fa4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002f9c:	f7ff fc96 	bl	80028cc <HAL_RCC_GetPCLK2Freq>
 8002fa0:	60f8      	str	r0, [r7, #12]
 8002fa2:	e002      	b.n	8002faa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002fa4:	f7ff fc7e 	bl	80028a4 <HAL_RCC_GetPCLK1Freq>
 8002fa8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	4613      	mov	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	009a      	lsls	r2, r3, #2
 8002fb4:	441a      	add	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc0:	4a22      	ldr	r2, [pc, #136]	@ (800304c <UART_SetConfig+0x118>)
 8002fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc6:	095b      	lsrs	r3, r3, #5
 8002fc8:	0119      	lsls	r1, r3, #4
 8002fca:	68fa      	ldr	r2, [r7, #12]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	4413      	add	r3, r2
 8002fd2:	009a      	lsls	r2, r3, #2
 8002fd4:	441a      	add	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800304c <UART_SetConfig+0x118>)
 8002fe2:	fba3 0302 	umull	r0, r3, r3, r2
 8002fe6:	095b      	lsrs	r3, r3, #5
 8002fe8:	2064      	movs	r0, #100	@ 0x64
 8002fea:	fb00 f303 	mul.w	r3, r0, r3
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	011b      	lsls	r3, r3, #4
 8002ff2:	3332      	adds	r3, #50	@ 0x32
 8002ff4:	4a15      	ldr	r2, [pc, #84]	@ (800304c <UART_SetConfig+0x118>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	095b      	lsrs	r3, r3, #5
 8002ffc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003000:	4419      	add	r1, r3
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	4613      	mov	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4413      	add	r3, r2
 800300a:	009a      	lsls	r2, r3, #2
 800300c:	441a      	add	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	fbb2 f2f3 	udiv	r2, r2, r3
 8003018:	4b0c      	ldr	r3, [pc, #48]	@ (800304c <UART_SetConfig+0x118>)
 800301a:	fba3 0302 	umull	r0, r3, r3, r2
 800301e:	095b      	lsrs	r3, r3, #5
 8003020:	2064      	movs	r0, #100	@ 0x64
 8003022:	fb00 f303 	mul.w	r3, r0, r3
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	3332      	adds	r3, #50	@ 0x32
 800302c:	4a07      	ldr	r2, [pc, #28]	@ (800304c <UART_SetConfig+0x118>)
 800302e:	fba2 2303 	umull	r2, r3, r2, r3
 8003032:	095b      	lsrs	r3, r3, #5
 8003034:	f003 020f 	and.w	r2, r3, #15
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	440a      	add	r2, r1
 800303e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003040:	bf00      	nop
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	40013800 	.word	0x40013800
 800304c:	51eb851f 	.word	0x51eb851f

08003050 <__cvt>:
 8003050:	2b00      	cmp	r3, #0
 8003052:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003056:	461d      	mov	r5, r3
 8003058:	bfbb      	ittet	lt
 800305a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800305e:	461d      	movlt	r5, r3
 8003060:	2300      	movge	r3, #0
 8003062:	232d      	movlt	r3, #45	@ 0x2d
 8003064:	b088      	sub	sp, #32
 8003066:	4614      	mov	r4, r2
 8003068:	bfb8      	it	lt
 800306a:	4614      	movlt	r4, r2
 800306c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800306e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003070:	7013      	strb	r3, [r2, #0]
 8003072:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003074:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003078:	f023 0820 	bic.w	r8, r3, #32
 800307c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003080:	d005      	beq.n	800308e <__cvt+0x3e>
 8003082:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003086:	d100      	bne.n	800308a <__cvt+0x3a>
 8003088:	3601      	adds	r6, #1
 800308a:	2302      	movs	r3, #2
 800308c:	e000      	b.n	8003090 <__cvt+0x40>
 800308e:	2303      	movs	r3, #3
 8003090:	aa07      	add	r2, sp, #28
 8003092:	9204      	str	r2, [sp, #16]
 8003094:	aa06      	add	r2, sp, #24
 8003096:	e9cd a202 	strd	sl, r2, [sp, #8]
 800309a:	e9cd 3600 	strd	r3, r6, [sp]
 800309e:	4622      	mov	r2, r4
 80030a0:	462b      	mov	r3, r5
 80030a2:	f000 fe6d 	bl	8003d80 <_dtoa_r>
 80030a6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80030aa:	4607      	mov	r7, r0
 80030ac:	d119      	bne.n	80030e2 <__cvt+0x92>
 80030ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80030b0:	07db      	lsls	r3, r3, #31
 80030b2:	d50e      	bpl.n	80030d2 <__cvt+0x82>
 80030b4:	eb00 0906 	add.w	r9, r0, r6
 80030b8:	2200      	movs	r2, #0
 80030ba:	2300      	movs	r3, #0
 80030bc:	4620      	mov	r0, r4
 80030be:	4629      	mov	r1, r5
 80030c0:	f7fd fc72 	bl	80009a8 <__aeabi_dcmpeq>
 80030c4:	b108      	cbz	r0, 80030ca <__cvt+0x7a>
 80030c6:	f8cd 901c 	str.w	r9, [sp, #28]
 80030ca:	2230      	movs	r2, #48	@ 0x30
 80030cc:	9b07      	ldr	r3, [sp, #28]
 80030ce:	454b      	cmp	r3, r9
 80030d0:	d31e      	bcc.n	8003110 <__cvt+0xc0>
 80030d2:	4638      	mov	r0, r7
 80030d4:	9b07      	ldr	r3, [sp, #28]
 80030d6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80030d8:	1bdb      	subs	r3, r3, r7
 80030da:	6013      	str	r3, [r2, #0]
 80030dc:	b008      	add	sp, #32
 80030de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030e2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80030e6:	eb00 0906 	add.w	r9, r0, r6
 80030ea:	d1e5      	bne.n	80030b8 <__cvt+0x68>
 80030ec:	7803      	ldrb	r3, [r0, #0]
 80030ee:	2b30      	cmp	r3, #48	@ 0x30
 80030f0:	d10a      	bne.n	8003108 <__cvt+0xb8>
 80030f2:	2200      	movs	r2, #0
 80030f4:	2300      	movs	r3, #0
 80030f6:	4620      	mov	r0, r4
 80030f8:	4629      	mov	r1, r5
 80030fa:	f7fd fc55 	bl	80009a8 <__aeabi_dcmpeq>
 80030fe:	b918      	cbnz	r0, 8003108 <__cvt+0xb8>
 8003100:	f1c6 0601 	rsb	r6, r6, #1
 8003104:	f8ca 6000 	str.w	r6, [sl]
 8003108:	f8da 3000 	ldr.w	r3, [sl]
 800310c:	4499      	add	r9, r3
 800310e:	e7d3      	b.n	80030b8 <__cvt+0x68>
 8003110:	1c59      	adds	r1, r3, #1
 8003112:	9107      	str	r1, [sp, #28]
 8003114:	701a      	strb	r2, [r3, #0]
 8003116:	e7d9      	b.n	80030cc <__cvt+0x7c>

08003118 <__exponent>:
 8003118:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800311a:	2900      	cmp	r1, #0
 800311c:	bfb6      	itet	lt
 800311e:	232d      	movlt	r3, #45	@ 0x2d
 8003120:	232b      	movge	r3, #43	@ 0x2b
 8003122:	4249      	neglt	r1, r1
 8003124:	2909      	cmp	r1, #9
 8003126:	7002      	strb	r2, [r0, #0]
 8003128:	7043      	strb	r3, [r0, #1]
 800312a:	dd29      	ble.n	8003180 <__exponent+0x68>
 800312c:	f10d 0307 	add.w	r3, sp, #7
 8003130:	461d      	mov	r5, r3
 8003132:	270a      	movs	r7, #10
 8003134:	fbb1 f6f7 	udiv	r6, r1, r7
 8003138:	461a      	mov	r2, r3
 800313a:	fb07 1416 	mls	r4, r7, r6, r1
 800313e:	3430      	adds	r4, #48	@ 0x30
 8003140:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003144:	460c      	mov	r4, r1
 8003146:	2c63      	cmp	r4, #99	@ 0x63
 8003148:	4631      	mov	r1, r6
 800314a:	f103 33ff 	add.w	r3, r3, #4294967295
 800314e:	dcf1      	bgt.n	8003134 <__exponent+0x1c>
 8003150:	3130      	adds	r1, #48	@ 0x30
 8003152:	1e94      	subs	r4, r2, #2
 8003154:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003158:	4623      	mov	r3, r4
 800315a:	1c41      	adds	r1, r0, #1
 800315c:	42ab      	cmp	r3, r5
 800315e:	d30a      	bcc.n	8003176 <__exponent+0x5e>
 8003160:	f10d 0309 	add.w	r3, sp, #9
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	42ac      	cmp	r4, r5
 8003168:	bf88      	it	hi
 800316a:	2300      	movhi	r3, #0
 800316c:	3302      	adds	r3, #2
 800316e:	4403      	add	r3, r0
 8003170:	1a18      	subs	r0, r3, r0
 8003172:	b003      	add	sp, #12
 8003174:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003176:	f813 6b01 	ldrb.w	r6, [r3], #1
 800317a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800317e:	e7ed      	b.n	800315c <__exponent+0x44>
 8003180:	2330      	movs	r3, #48	@ 0x30
 8003182:	3130      	adds	r1, #48	@ 0x30
 8003184:	7083      	strb	r3, [r0, #2]
 8003186:	70c1      	strb	r1, [r0, #3]
 8003188:	1d03      	adds	r3, r0, #4
 800318a:	e7f1      	b.n	8003170 <__exponent+0x58>

0800318c <_printf_float>:
 800318c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003190:	b091      	sub	sp, #68	@ 0x44
 8003192:	460c      	mov	r4, r1
 8003194:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003198:	4616      	mov	r6, r2
 800319a:	461f      	mov	r7, r3
 800319c:	4605      	mov	r5, r0
 800319e:	f000 fce1 	bl	8003b64 <_localeconv_r>
 80031a2:	6803      	ldr	r3, [r0, #0]
 80031a4:	4618      	mov	r0, r3
 80031a6:	9308      	str	r3, [sp, #32]
 80031a8:	f7fc ffd2 	bl	8000150 <strlen>
 80031ac:	2300      	movs	r3, #0
 80031ae:	930e      	str	r3, [sp, #56]	@ 0x38
 80031b0:	f8d8 3000 	ldr.w	r3, [r8]
 80031b4:	9009      	str	r0, [sp, #36]	@ 0x24
 80031b6:	3307      	adds	r3, #7
 80031b8:	f023 0307 	bic.w	r3, r3, #7
 80031bc:	f103 0208 	add.w	r2, r3, #8
 80031c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80031c4:	f8d4 b000 	ldr.w	fp, [r4]
 80031c8:	f8c8 2000 	str.w	r2, [r8]
 80031cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80031d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80031d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80031d6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80031da:	f04f 32ff 	mov.w	r2, #4294967295
 80031de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80031e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80031e6:	4b9c      	ldr	r3, [pc, #624]	@ (8003458 <_printf_float+0x2cc>)
 80031e8:	f7fd fc10 	bl	8000a0c <__aeabi_dcmpun>
 80031ec:	bb70      	cbnz	r0, 800324c <_printf_float+0xc0>
 80031ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80031f2:	f04f 32ff 	mov.w	r2, #4294967295
 80031f6:	4b98      	ldr	r3, [pc, #608]	@ (8003458 <_printf_float+0x2cc>)
 80031f8:	f7fd fbea 	bl	80009d0 <__aeabi_dcmple>
 80031fc:	bb30      	cbnz	r0, 800324c <_printf_float+0xc0>
 80031fe:	2200      	movs	r2, #0
 8003200:	2300      	movs	r3, #0
 8003202:	4640      	mov	r0, r8
 8003204:	4649      	mov	r1, r9
 8003206:	f7fd fbd9 	bl	80009bc <__aeabi_dcmplt>
 800320a:	b110      	cbz	r0, 8003212 <_printf_float+0x86>
 800320c:	232d      	movs	r3, #45	@ 0x2d
 800320e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003212:	4a92      	ldr	r2, [pc, #584]	@ (800345c <_printf_float+0x2d0>)
 8003214:	4b92      	ldr	r3, [pc, #584]	@ (8003460 <_printf_float+0x2d4>)
 8003216:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800321a:	bf8c      	ite	hi
 800321c:	4690      	movhi	r8, r2
 800321e:	4698      	movls	r8, r3
 8003220:	2303      	movs	r3, #3
 8003222:	f04f 0900 	mov.w	r9, #0
 8003226:	6123      	str	r3, [r4, #16]
 8003228:	f02b 0304 	bic.w	r3, fp, #4
 800322c:	6023      	str	r3, [r4, #0]
 800322e:	4633      	mov	r3, r6
 8003230:	4621      	mov	r1, r4
 8003232:	4628      	mov	r0, r5
 8003234:	9700      	str	r7, [sp, #0]
 8003236:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003238:	f000 f9d4 	bl	80035e4 <_printf_common>
 800323c:	3001      	adds	r0, #1
 800323e:	f040 8090 	bne.w	8003362 <_printf_float+0x1d6>
 8003242:	f04f 30ff 	mov.w	r0, #4294967295
 8003246:	b011      	add	sp, #68	@ 0x44
 8003248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800324c:	4642      	mov	r2, r8
 800324e:	464b      	mov	r3, r9
 8003250:	4640      	mov	r0, r8
 8003252:	4649      	mov	r1, r9
 8003254:	f7fd fbda 	bl	8000a0c <__aeabi_dcmpun>
 8003258:	b148      	cbz	r0, 800326e <_printf_float+0xe2>
 800325a:	464b      	mov	r3, r9
 800325c:	2b00      	cmp	r3, #0
 800325e:	bfb8      	it	lt
 8003260:	232d      	movlt	r3, #45	@ 0x2d
 8003262:	4a80      	ldr	r2, [pc, #512]	@ (8003464 <_printf_float+0x2d8>)
 8003264:	bfb8      	it	lt
 8003266:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800326a:	4b7f      	ldr	r3, [pc, #508]	@ (8003468 <_printf_float+0x2dc>)
 800326c:	e7d3      	b.n	8003216 <_printf_float+0x8a>
 800326e:	6863      	ldr	r3, [r4, #4]
 8003270:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003274:	1c5a      	adds	r2, r3, #1
 8003276:	d13f      	bne.n	80032f8 <_printf_float+0x16c>
 8003278:	2306      	movs	r3, #6
 800327a:	6063      	str	r3, [r4, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003282:	6023      	str	r3, [r4, #0]
 8003284:	9206      	str	r2, [sp, #24]
 8003286:	aa0e      	add	r2, sp, #56	@ 0x38
 8003288:	e9cd a204 	strd	sl, r2, [sp, #16]
 800328c:	aa0d      	add	r2, sp, #52	@ 0x34
 800328e:	9203      	str	r2, [sp, #12]
 8003290:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003294:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003298:	6863      	ldr	r3, [r4, #4]
 800329a:	4642      	mov	r2, r8
 800329c:	9300      	str	r3, [sp, #0]
 800329e:	4628      	mov	r0, r5
 80032a0:	464b      	mov	r3, r9
 80032a2:	910a      	str	r1, [sp, #40]	@ 0x28
 80032a4:	f7ff fed4 	bl	8003050 <__cvt>
 80032a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80032aa:	4680      	mov	r8, r0
 80032ac:	2947      	cmp	r1, #71	@ 0x47
 80032ae:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80032b0:	d128      	bne.n	8003304 <_printf_float+0x178>
 80032b2:	1cc8      	adds	r0, r1, #3
 80032b4:	db02      	blt.n	80032bc <_printf_float+0x130>
 80032b6:	6863      	ldr	r3, [r4, #4]
 80032b8:	4299      	cmp	r1, r3
 80032ba:	dd40      	ble.n	800333e <_printf_float+0x1b2>
 80032bc:	f1aa 0a02 	sub.w	sl, sl, #2
 80032c0:	fa5f fa8a 	uxtb.w	sl, sl
 80032c4:	4652      	mov	r2, sl
 80032c6:	3901      	subs	r1, #1
 80032c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80032cc:	910d      	str	r1, [sp, #52]	@ 0x34
 80032ce:	f7ff ff23 	bl	8003118 <__exponent>
 80032d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80032d4:	4681      	mov	r9, r0
 80032d6:	1813      	adds	r3, r2, r0
 80032d8:	2a01      	cmp	r2, #1
 80032da:	6123      	str	r3, [r4, #16]
 80032dc:	dc02      	bgt.n	80032e4 <_printf_float+0x158>
 80032de:	6822      	ldr	r2, [r4, #0]
 80032e0:	07d2      	lsls	r2, r2, #31
 80032e2:	d501      	bpl.n	80032e8 <_printf_float+0x15c>
 80032e4:	3301      	adds	r3, #1
 80032e6:	6123      	str	r3, [r4, #16]
 80032e8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d09e      	beq.n	800322e <_printf_float+0xa2>
 80032f0:	232d      	movs	r3, #45	@ 0x2d
 80032f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80032f6:	e79a      	b.n	800322e <_printf_float+0xa2>
 80032f8:	2947      	cmp	r1, #71	@ 0x47
 80032fa:	d1bf      	bne.n	800327c <_printf_float+0xf0>
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1bd      	bne.n	800327c <_printf_float+0xf0>
 8003300:	2301      	movs	r3, #1
 8003302:	e7ba      	b.n	800327a <_printf_float+0xee>
 8003304:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003308:	d9dc      	bls.n	80032c4 <_printf_float+0x138>
 800330a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800330e:	d118      	bne.n	8003342 <_printf_float+0x1b6>
 8003310:	2900      	cmp	r1, #0
 8003312:	6863      	ldr	r3, [r4, #4]
 8003314:	dd0b      	ble.n	800332e <_printf_float+0x1a2>
 8003316:	6121      	str	r1, [r4, #16]
 8003318:	b913      	cbnz	r3, 8003320 <_printf_float+0x194>
 800331a:	6822      	ldr	r2, [r4, #0]
 800331c:	07d0      	lsls	r0, r2, #31
 800331e:	d502      	bpl.n	8003326 <_printf_float+0x19a>
 8003320:	3301      	adds	r3, #1
 8003322:	440b      	add	r3, r1
 8003324:	6123      	str	r3, [r4, #16]
 8003326:	f04f 0900 	mov.w	r9, #0
 800332a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800332c:	e7dc      	b.n	80032e8 <_printf_float+0x15c>
 800332e:	b913      	cbnz	r3, 8003336 <_printf_float+0x1aa>
 8003330:	6822      	ldr	r2, [r4, #0]
 8003332:	07d2      	lsls	r2, r2, #31
 8003334:	d501      	bpl.n	800333a <_printf_float+0x1ae>
 8003336:	3302      	adds	r3, #2
 8003338:	e7f4      	b.n	8003324 <_printf_float+0x198>
 800333a:	2301      	movs	r3, #1
 800333c:	e7f2      	b.n	8003324 <_printf_float+0x198>
 800333e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003342:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003344:	4299      	cmp	r1, r3
 8003346:	db05      	blt.n	8003354 <_printf_float+0x1c8>
 8003348:	6823      	ldr	r3, [r4, #0]
 800334a:	6121      	str	r1, [r4, #16]
 800334c:	07d8      	lsls	r0, r3, #31
 800334e:	d5ea      	bpl.n	8003326 <_printf_float+0x19a>
 8003350:	1c4b      	adds	r3, r1, #1
 8003352:	e7e7      	b.n	8003324 <_printf_float+0x198>
 8003354:	2900      	cmp	r1, #0
 8003356:	bfcc      	ite	gt
 8003358:	2201      	movgt	r2, #1
 800335a:	f1c1 0202 	rsble	r2, r1, #2
 800335e:	4413      	add	r3, r2
 8003360:	e7e0      	b.n	8003324 <_printf_float+0x198>
 8003362:	6823      	ldr	r3, [r4, #0]
 8003364:	055a      	lsls	r2, r3, #21
 8003366:	d407      	bmi.n	8003378 <_printf_float+0x1ec>
 8003368:	6923      	ldr	r3, [r4, #16]
 800336a:	4642      	mov	r2, r8
 800336c:	4631      	mov	r1, r6
 800336e:	4628      	mov	r0, r5
 8003370:	47b8      	blx	r7
 8003372:	3001      	adds	r0, #1
 8003374:	d12b      	bne.n	80033ce <_printf_float+0x242>
 8003376:	e764      	b.n	8003242 <_printf_float+0xb6>
 8003378:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800337c:	f240 80dc 	bls.w	8003538 <_printf_float+0x3ac>
 8003380:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003384:	2200      	movs	r2, #0
 8003386:	2300      	movs	r3, #0
 8003388:	f7fd fb0e 	bl	80009a8 <__aeabi_dcmpeq>
 800338c:	2800      	cmp	r0, #0
 800338e:	d033      	beq.n	80033f8 <_printf_float+0x26c>
 8003390:	2301      	movs	r3, #1
 8003392:	4631      	mov	r1, r6
 8003394:	4628      	mov	r0, r5
 8003396:	4a35      	ldr	r2, [pc, #212]	@ (800346c <_printf_float+0x2e0>)
 8003398:	47b8      	blx	r7
 800339a:	3001      	adds	r0, #1
 800339c:	f43f af51 	beq.w	8003242 <_printf_float+0xb6>
 80033a0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80033a4:	4543      	cmp	r3, r8
 80033a6:	db02      	blt.n	80033ae <_printf_float+0x222>
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	07d8      	lsls	r0, r3, #31
 80033ac:	d50f      	bpl.n	80033ce <_printf_float+0x242>
 80033ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80033b2:	4631      	mov	r1, r6
 80033b4:	4628      	mov	r0, r5
 80033b6:	47b8      	blx	r7
 80033b8:	3001      	adds	r0, #1
 80033ba:	f43f af42 	beq.w	8003242 <_printf_float+0xb6>
 80033be:	f04f 0900 	mov.w	r9, #0
 80033c2:	f108 38ff 	add.w	r8, r8, #4294967295
 80033c6:	f104 0a1a 	add.w	sl, r4, #26
 80033ca:	45c8      	cmp	r8, r9
 80033cc:	dc09      	bgt.n	80033e2 <_printf_float+0x256>
 80033ce:	6823      	ldr	r3, [r4, #0]
 80033d0:	079b      	lsls	r3, r3, #30
 80033d2:	f100 8102 	bmi.w	80035da <_printf_float+0x44e>
 80033d6:	68e0      	ldr	r0, [r4, #12]
 80033d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80033da:	4298      	cmp	r0, r3
 80033dc:	bfb8      	it	lt
 80033de:	4618      	movlt	r0, r3
 80033e0:	e731      	b.n	8003246 <_printf_float+0xba>
 80033e2:	2301      	movs	r3, #1
 80033e4:	4652      	mov	r2, sl
 80033e6:	4631      	mov	r1, r6
 80033e8:	4628      	mov	r0, r5
 80033ea:	47b8      	blx	r7
 80033ec:	3001      	adds	r0, #1
 80033ee:	f43f af28 	beq.w	8003242 <_printf_float+0xb6>
 80033f2:	f109 0901 	add.w	r9, r9, #1
 80033f6:	e7e8      	b.n	80033ca <_printf_float+0x23e>
 80033f8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	dc38      	bgt.n	8003470 <_printf_float+0x2e4>
 80033fe:	2301      	movs	r3, #1
 8003400:	4631      	mov	r1, r6
 8003402:	4628      	mov	r0, r5
 8003404:	4a19      	ldr	r2, [pc, #100]	@ (800346c <_printf_float+0x2e0>)
 8003406:	47b8      	blx	r7
 8003408:	3001      	adds	r0, #1
 800340a:	f43f af1a 	beq.w	8003242 <_printf_float+0xb6>
 800340e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003412:	ea59 0303 	orrs.w	r3, r9, r3
 8003416:	d102      	bne.n	800341e <_printf_float+0x292>
 8003418:	6823      	ldr	r3, [r4, #0]
 800341a:	07d9      	lsls	r1, r3, #31
 800341c:	d5d7      	bpl.n	80033ce <_printf_float+0x242>
 800341e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003422:	4631      	mov	r1, r6
 8003424:	4628      	mov	r0, r5
 8003426:	47b8      	blx	r7
 8003428:	3001      	adds	r0, #1
 800342a:	f43f af0a 	beq.w	8003242 <_printf_float+0xb6>
 800342e:	f04f 0a00 	mov.w	sl, #0
 8003432:	f104 0b1a 	add.w	fp, r4, #26
 8003436:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003438:	425b      	negs	r3, r3
 800343a:	4553      	cmp	r3, sl
 800343c:	dc01      	bgt.n	8003442 <_printf_float+0x2b6>
 800343e:	464b      	mov	r3, r9
 8003440:	e793      	b.n	800336a <_printf_float+0x1de>
 8003442:	2301      	movs	r3, #1
 8003444:	465a      	mov	r2, fp
 8003446:	4631      	mov	r1, r6
 8003448:	4628      	mov	r0, r5
 800344a:	47b8      	blx	r7
 800344c:	3001      	adds	r0, #1
 800344e:	f43f aef8 	beq.w	8003242 <_printf_float+0xb6>
 8003452:	f10a 0a01 	add.w	sl, sl, #1
 8003456:	e7ee      	b.n	8003436 <_printf_float+0x2aa>
 8003458:	7fefffff 	.word	0x7fefffff
 800345c:	08005d6a 	.word	0x08005d6a
 8003460:	08005d66 	.word	0x08005d66
 8003464:	08005d72 	.word	0x08005d72
 8003468:	08005d6e 	.word	0x08005d6e
 800346c:	08005d76 	.word	0x08005d76
 8003470:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003472:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003476:	4553      	cmp	r3, sl
 8003478:	bfa8      	it	ge
 800347a:	4653      	movge	r3, sl
 800347c:	2b00      	cmp	r3, #0
 800347e:	4699      	mov	r9, r3
 8003480:	dc36      	bgt.n	80034f0 <_printf_float+0x364>
 8003482:	f04f 0b00 	mov.w	fp, #0
 8003486:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800348a:	f104 021a 	add.w	r2, r4, #26
 800348e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003490:	930a      	str	r3, [sp, #40]	@ 0x28
 8003492:	eba3 0309 	sub.w	r3, r3, r9
 8003496:	455b      	cmp	r3, fp
 8003498:	dc31      	bgt.n	80034fe <_printf_float+0x372>
 800349a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800349c:	459a      	cmp	sl, r3
 800349e:	dc3a      	bgt.n	8003516 <_printf_float+0x38a>
 80034a0:	6823      	ldr	r3, [r4, #0]
 80034a2:	07da      	lsls	r2, r3, #31
 80034a4:	d437      	bmi.n	8003516 <_printf_float+0x38a>
 80034a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80034a8:	ebaa 0903 	sub.w	r9, sl, r3
 80034ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80034ae:	ebaa 0303 	sub.w	r3, sl, r3
 80034b2:	4599      	cmp	r9, r3
 80034b4:	bfa8      	it	ge
 80034b6:	4699      	movge	r9, r3
 80034b8:	f1b9 0f00 	cmp.w	r9, #0
 80034bc:	dc33      	bgt.n	8003526 <_printf_float+0x39a>
 80034be:	f04f 0800 	mov.w	r8, #0
 80034c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80034c6:	f104 0b1a 	add.w	fp, r4, #26
 80034ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80034cc:	ebaa 0303 	sub.w	r3, sl, r3
 80034d0:	eba3 0309 	sub.w	r3, r3, r9
 80034d4:	4543      	cmp	r3, r8
 80034d6:	f77f af7a 	ble.w	80033ce <_printf_float+0x242>
 80034da:	2301      	movs	r3, #1
 80034dc:	465a      	mov	r2, fp
 80034de:	4631      	mov	r1, r6
 80034e0:	4628      	mov	r0, r5
 80034e2:	47b8      	blx	r7
 80034e4:	3001      	adds	r0, #1
 80034e6:	f43f aeac 	beq.w	8003242 <_printf_float+0xb6>
 80034ea:	f108 0801 	add.w	r8, r8, #1
 80034ee:	e7ec      	b.n	80034ca <_printf_float+0x33e>
 80034f0:	4642      	mov	r2, r8
 80034f2:	4631      	mov	r1, r6
 80034f4:	4628      	mov	r0, r5
 80034f6:	47b8      	blx	r7
 80034f8:	3001      	adds	r0, #1
 80034fa:	d1c2      	bne.n	8003482 <_printf_float+0x2f6>
 80034fc:	e6a1      	b.n	8003242 <_printf_float+0xb6>
 80034fe:	2301      	movs	r3, #1
 8003500:	4631      	mov	r1, r6
 8003502:	4628      	mov	r0, r5
 8003504:	920a      	str	r2, [sp, #40]	@ 0x28
 8003506:	47b8      	blx	r7
 8003508:	3001      	adds	r0, #1
 800350a:	f43f ae9a 	beq.w	8003242 <_printf_float+0xb6>
 800350e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003510:	f10b 0b01 	add.w	fp, fp, #1
 8003514:	e7bb      	b.n	800348e <_printf_float+0x302>
 8003516:	4631      	mov	r1, r6
 8003518:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800351c:	4628      	mov	r0, r5
 800351e:	47b8      	blx	r7
 8003520:	3001      	adds	r0, #1
 8003522:	d1c0      	bne.n	80034a6 <_printf_float+0x31a>
 8003524:	e68d      	b.n	8003242 <_printf_float+0xb6>
 8003526:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003528:	464b      	mov	r3, r9
 800352a:	4631      	mov	r1, r6
 800352c:	4628      	mov	r0, r5
 800352e:	4442      	add	r2, r8
 8003530:	47b8      	blx	r7
 8003532:	3001      	adds	r0, #1
 8003534:	d1c3      	bne.n	80034be <_printf_float+0x332>
 8003536:	e684      	b.n	8003242 <_printf_float+0xb6>
 8003538:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800353c:	f1ba 0f01 	cmp.w	sl, #1
 8003540:	dc01      	bgt.n	8003546 <_printf_float+0x3ba>
 8003542:	07db      	lsls	r3, r3, #31
 8003544:	d536      	bpl.n	80035b4 <_printf_float+0x428>
 8003546:	2301      	movs	r3, #1
 8003548:	4642      	mov	r2, r8
 800354a:	4631      	mov	r1, r6
 800354c:	4628      	mov	r0, r5
 800354e:	47b8      	blx	r7
 8003550:	3001      	adds	r0, #1
 8003552:	f43f ae76 	beq.w	8003242 <_printf_float+0xb6>
 8003556:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800355a:	4631      	mov	r1, r6
 800355c:	4628      	mov	r0, r5
 800355e:	47b8      	blx	r7
 8003560:	3001      	adds	r0, #1
 8003562:	f43f ae6e 	beq.w	8003242 <_printf_float+0xb6>
 8003566:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800356a:	2200      	movs	r2, #0
 800356c:	2300      	movs	r3, #0
 800356e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003572:	f7fd fa19 	bl	80009a8 <__aeabi_dcmpeq>
 8003576:	b9c0      	cbnz	r0, 80035aa <_printf_float+0x41e>
 8003578:	4653      	mov	r3, sl
 800357a:	f108 0201 	add.w	r2, r8, #1
 800357e:	4631      	mov	r1, r6
 8003580:	4628      	mov	r0, r5
 8003582:	47b8      	blx	r7
 8003584:	3001      	adds	r0, #1
 8003586:	d10c      	bne.n	80035a2 <_printf_float+0x416>
 8003588:	e65b      	b.n	8003242 <_printf_float+0xb6>
 800358a:	2301      	movs	r3, #1
 800358c:	465a      	mov	r2, fp
 800358e:	4631      	mov	r1, r6
 8003590:	4628      	mov	r0, r5
 8003592:	47b8      	blx	r7
 8003594:	3001      	adds	r0, #1
 8003596:	f43f ae54 	beq.w	8003242 <_printf_float+0xb6>
 800359a:	f108 0801 	add.w	r8, r8, #1
 800359e:	45d0      	cmp	r8, sl
 80035a0:	dbf3      	blt.n	800358a <_printf_float+0x3fe>
 80035a2:	464b      	mov	r3, r9
 80035a4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80035a8:	e6e0      	b.n	800336c <_printf_float+0x1e0>
 80035aa:	f04f 0800 	mov.w	r8, #0
 80035ae:	f104 0b1a 	add.w	fp, r4, #26
 80035b2:	e7f4      	b.n	800359e <_printf_float+0x412>
 80035b4:	2301      	movs	r3, #1
 80035b6:	4642      	mov	r2, r8
 80035b8:	e7e1      	b.n	800357e <_printf_float+0x3f2>
 80035ba:	2301      	movs	r3, #1
 80035bc:	464a      	mov	r2, r9
 80035be:	4631      	mov	r1, r6
 80035c0:	4628      	mov	r0, r5
 80035c2:	47b8      	blx	r7
 80035c4:	3001      	adds	r0, #1
 80035c6:	f43f ae3c 	beq.w	8003242 <_printf_float+0xb6>
 80035ca:	f108 0801 	add.w	r8, r8, #1
 80035ce:	68e3      	ldr	r3, [r4, #12]
 80035d0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80035d2:	1a5b      	subs	r3, r3, r1
 80035d4:	4543      	cmp	r3, r8
 80035d6:	dcf0      	bgt.n	80035ba <_printf_float+0x42e>
 80035d8:	e6fd      	b.n	80033d6 <_printf_float+0x24a>
 80035da:	f04f 0800 	mov.w	r8, #0
 80035de:	f104 0919 	add.w	r9, r4, #25
 80035e2:	e7f4      	b.n	80035ce <_printf_float+0x442>

080035e4 <_printf_common>:
 80035e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035e8:	4616      	mov	r6, r2
 80035ea:	4698      	mov	r8, r3
 80035ec:	688a      	ldr	r2, [r1, #8]
 80035ee:	690b      	ldr	r3, [r1, #16]
 80035f0:	4607      	mov	r7, r0
 80035f2:	4293      	cmp	r3, r2
 80035f4:	bfb8      	it	lt
 80035f6:	4613      	movlt	r3, r2
 80035f8:	6033      	str	r3, [r6, #0]
 80035fa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80035fe:	460c      	mov	r4, r1
 8003600:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003604:	b10a      	cbz	r2, 800360a <_printf_common+0x26>
 8003606:	3301      	adds	r3, #1
 8003608:	6033      	str	r3, [r6, #0]
 800360a:	6823      	ldr	r3, [r4, #0]
 800360c:	0699      	lsls	r1, r3, #26
 800360e:	bf42      	ittt	mi
 8003610:	6833      	ldrmi	r3, [r6, #0]
 8003612:	3302      	addmi	r3, #2
 8003614:	6033      	strmi	r3, [r6, #0]
 8003616:	6825      	ldr	r5, [r4, #0]
 8003618:	f015 0506 	ands.w	r5, r5, #6
 800361c:	d106      	bne.n	800362c <_printf_common+0x48>
 800361e:	f104 0a19 	add.w	sl, r4, #25
 8003622:	68e3      	ldr	r3, [r4, #12]
 8003624:	6832      	ldr	r2, [r6, #0]
 8003626:	1a9b      	subs	r3, r3, r2
 8003628:	42ab      	cmp	r3, r5
 800362a:	dc2b      	bgt.n	8003684 <_printf_common+0xa0>
 800362c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003630:	6822      	ldr	r2, [r4, #0]
 8003632:	3b00      	subs	r3, #0
 8003634:	bf18      	it	ne
 8003636:	2301      	movne	r3, #1
 8003638:	0692      	lsls	r2, r2, #26
 800363a:	d430      	bmi.n	800369e <_printf_common+0xba>
 800363c:	4641      	mov	r1, r8
 800363e:	4638      	mov	r0, r7
 8003640:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003644:	47c8      	blx	r9
 8003646:	3001      	adds	r0, #1
 8003648:	d023      	beq.n	8003692 <_printf_common+0xae>
 800364a:	6823      	ldr	r3, [r4, #0]
 800364c:	6922      	ldr	r2, [r4, #16]
 800364e:	f003 0306 	and.w	r3, r3, #6
 8003652:	2b04      	cmp	r3, #4
 8003654:	bf14      	ite	ne
 8003656:	2500      	movne	r5, #0
 8003658:	6833      	ldreq	r3, [r6, #0]
 800365a:	f04f 0600 	mov.w	r6, #0
 800365e:	bf08      	it	eq
 8003660:	68e5      	ldreq	r5, [r4, #12]
 8003662:	f104 041a 	add.w	r4, r4, #26
 8003666:	bf08      	it	eq
 8003668:	1aed      	subeq	r5, r5, r3
 800366a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800366e:	bf08      	it	eq
 8003670:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003674:	4293      	cmp	r3, r2
 8003676:	bfc4      	itt	gt
 8003678:	1a9b      	subgt	r3, r3, r2
 800367a:	18ed      	addgt	r5, r5, r3
 800367c:	42b5      	cmp	r5, r6
 800367e:	d11a      	bne.n	80036b6 <_printf_common+0xd2>
 8003680:	2000      	movs	r0, #0
 8003682:	e008      	b.n	8003696 <_printf_common+0xb2>
 8003684:	2301      	movs	r3, #1
 8003686:	4652      	mov	r2, sl
 8003688:	4641      	mov	r1, r8
 800368a:	4638      	mov	r0, r7
 800368c:	47c8      	blx	r9
 800368e:	3001      	adds	r0, #1
 8003690:	d103      	bne.n	800369a <_printf_common+0xb6>
 8003692:	f04f 30ff 	mov.w	r0, #4294967295
 8003696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800369a:	3501      	adds	r5, #1
 800369c:	e7c1      	b.n	8003622 <_printf_common+0x3e>
 800369e:	2030      	movs	r0, #48	@ 0x30
 80036a0:	18e1      	adds	r1, r4, r3
 80036a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80036a6:	1c5a      	adds	r2, r3, #1
 80036a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80036ac:	4422      	add	r2, r4
 80036ae:	3302      	adds	r3, #2
 80036b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80036b4:	e7c2      	b.n	800363c <_printf_common+0x58>
 80036b6:	2301      	movs	r3, #1
 80036b8:	4622      	mov	r2, r4
 80036ba:	4641      	mov	r1, r8
 80036bc:	4638      	mov	r0, r7
 80036be:	47c8      	blx	r9
 80036c0:	3001      	adds	r0, #1
 80036c2:	d0e6      	beq.n	8003692 <_printf_common+0xae>
 80036c4:	3601      	adds	r6, #1
 80036c6:	e7d9      	b.n	800367c <_printf_common+0x98>

080036c8 <_printf_i>:
 80036c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80036cc:	7e0f      	ldrb	r7, [r1, #24]
 80036ce:	4691      	mov	r9, r2
 80036d0:	2f78      	cmp	r7, #120	@ 0x78
 80036d2:	4680      	mov	r8, r0
 80036d4:	460c      	mov	r4, r1
 80036d6:	469a      	mov	sl, r3
 80036d8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80036da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80036de:	d807      	bhi.n	80036f0 <_printf_i+0x28>
 80036e0:	2f62      	cmp	r7, #98	@ 0x62
 80036e2:	d80a      	bhi.n	80036fa <_printf_i+0x32>
 80036e4:	2f00      	cmp	r7, #0
 80036e6:	f000 80d1 	beq.w	800388c <_printf_i+0x1c4>
 80036ea:	2f58      	cmp	r7, #88	@ 0x58
 80036ec:	f000 80b8 	beq.w	8003860 <_printf_i+0x198>
 80036f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80036f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80036f8:	e03a      	b.n	8003770 <_printf_i+0xa8>
 80036fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80036fe:	2b15      	cmp	r3, #21
 8003700:	d8f6      	bhi.n	80036f0 <_printf_i+0x28>
 8003702:	a101      	add	r1, pc, #4	@ (adr r1, 8003708 <_printf_i+0x40>)
 8003704:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003708:	08003761 	.word	0x08003761
 800370c:	08003775 	.word	0x08003775
 8003710:	080036f1 	.word	0x080036f1
 8003714:	080036f1 	.word	0x080036f1
 8003718:	080036f1 	.word	0x080036f1
 800371c:	080036f1 	.word	0x080036f1
 8003720:	08003775 	.word	0x08003775
 8003724:	080036f1 	.word	0x080036f1
 8003728:	080036f1 	.word	0x080036f1
 800372c:	080036f1 	.word	0x080036f1
 8003730:	080036f1 	.word	0x080036f1
 8003734:	08003873 	.word	0x08003873
 8003738:	0800379f 	.word	0x0800379f
 800373c:	0800382d 	.word	0x0800382d
 8003740:	080036f1 	.word	0x080036f1
 8003744:	080036f1 	.word	0x080036f1
 8003748:	08003895 	.word	0x08003895
 800374c:	080036f1 	.word	0x080036f1
 8003750:	0800379f 	.word	0x0800379f
 8003754:	080036f1 	.word	0x080036f1
 8003758:	080036f1 	.word	0x080036f1
 800375c:	08003835 	.word	0x08003835
 8003760:	6833      	ldr	r3, [r6, #0]
 8003762:	1d1a      	adds	r2, r3, #4
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	6032      	str	r2, [r6, #0]
 8003768:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800376c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003770:	2301      	movs	r3, #1
 8003772:	e09c      	b.n	80038ae <_printf_i+0x1e6>
 8003774:	6833      	ldr	r3, [r6, #0]
 8003776:	6820      	ldr	r0, [r4, #0]
 8003778:	1d19      	adds	r1, r3, #4
 800377a:	6031      	str	r1, [r6, #0]
 800377c:	0606      	lsls	r6, r0, #24
 800377e:	d501      	bpl.n	8003784 <_printf_i+0xbc>
 8003780:	681d      	ldr	r5, [r3, #0]
 8003782:	e003      	b.n	800378c <_printf_i+0xc4>
 8003784:	0645      	lsls	r5, r0, #25
 8003786:	d5fb      	bpl.n	8003780 <_printf_i+0xb8>
 8003788:	f9b3 5000 	ldrsh.w	r5, [r3]
 800378c:	2d00      	cmp	r5, #0
 800378e:	da03      	bge.n	8003798 <_printf_i+0xd0>
 8003790:	232d      	movs	r3, #45	@ 0x2d
 8003792:	426d      	negs	r5, r5
 8003794:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003798:	230a      	movs	r3, #10
 800379a:	4858      	ldr	r0, [pc, #352]	@ (80038fc <_printf_i+0x234>)
 800379c:	e011      	b.n	80037c2 <_printf_i+0xfa>
 800379e:	6821      	ldr	r1, [r4, #0]
 80037a0:	6833      	ldr	r3, [r6, #0]
 80037a2:	0608      	lsls	r0, r1, #24
 80037a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80037a8:	d402      	bmi.n	80037b0 <_printf_i+0xe8>
 80037aa:	0649      	lsls	r1, r1, #25
 80037ac:	bf48      	it	mi
 80037ae:	b2ad      	uxthmi	r5, r5
 80037b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80037b2:	6033      	str	r3, [r6, #0]
 80037b4:	bf14      	ite	ne
 80037b6:	230a      	movne	r3, #10
 80037b8:	2308      	moveq	r3, #8
 80037ba:	4850      	ldr	r0, [pc, #320]	@ (80038fc <_printf_i+0x234>)
 80037bc:	2100      	movs	r1, #0
 80037be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80037c2:	6866      	ldr	r6, [r4, #4]
 80037c4:	2e00      	cmp	r6, #0
 80037c6:	60a6      	str	r6, [r4, #8]
 80037c8:	db05      	blt.n	80037d6 <_printf_i+0x10e>
 80037ca:	6821      	ldr	r1, [r4, #0]
 80037cc:	432e      	orrs	r6, r5
 80037ce:	f021 0104 	bic.w	r1, r1, #4
 80037d2:	6021      	str	r1, [r4, #0]
 80037d4:	d04b      	beq.n	800386e <_printf_i+0x1a6>
 80037d6:	4616      	mov	r6, r2
 80037d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80037dc:	fb03 5711 	mls	r7, r3, r1, r5
 80037e0:	5dc7      	ldrb	r7, [r0, r7]
 80037e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80037e6:	462f      	mov	r7, r5
 80037e8:	42bb      	cmp	r3, r7
 80037ea:	460d      	mov	r5, r1
 80037ec:	d9f4      	bls.n	80037d8 <_printf_i+0x110>
 80037ee:	2b08      	cmp	r3, #8
 80037f0:	d10b      	bne.n	800380a <_printf_i+0x142>
 80037f2:	6823      	ldr	r3, [r4, #0]
 80037f4:	07df      	lsls	r7, r3, #31
 80037f6:	d508      	bpl.n	800380a <_printf_i+0x142>
 80037f8:	6923      	ldr	r3, [r4, #16]
 80037fa:	6861      	ldr	r1, [r4, #4]
 80037fc:	4299      	cmp	r1, r3
 80037fe:	bfde      	ittt	le
 8003800:	2330      	movle	r3, #48	@ 0x30
 8003802:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003806:	f106 36ff 	addle.w	r6, r6, #4294967295
 800380a:	1b92      	subs	r2, r2, r6
 800380c:	6122      	str	r2, [r4, #16]
 800380e:	464b      	mov	r3, r9
 8003810:	4621      	mov	r1, r4
 8003812:	4640      	mov	r0, r8
 8003814:	f8cd a000 	str.w	sl, [sp]
 8003818:	aa03      	add	r2, sp, #12
 800381a:	f7ff fee3 	bl	80035e4 <_printf_common>
 800381e:	3001      	adds	r0, #1
 8003820:	d14a      	bne.n	80038b8 <_printf_i+0x1f0>
 8003822:	f04f 30ff 	mov.w	r0, #4294967295
 8003826:	b004      	add	sp, #16
 8003828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800382c:	6823      	ldr	r3, [r4, #0]
 800382e:	f043 0320 	orr.w	r3, r3, #32
 8003832:	6023      	str	r3, [r4, #0]
 8003834:	2778      	movs	r7, #120	@ 0x78
 8003836:	4832      	ldr	r0, [pc, #200]	@ (8003900 <_printf_i+0x238>)
 8003838:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800383c:	6823      	ldr	r3, [r4, #0]
 800383e:	6831      	ldr	r1, [r6, #0]
 8003840:	061f      	lsls	r7, r3, #24
 8003842:	f851 5b04 	ldr.w	r5, [r1], #4
 8003846:	d402      	bmi.n	800384e <_printf_i+0x186>
 8003848:	065f      	lsls	r7, r3, #25
 800384a:	bf48      	it	mi
 800384c:	b2ad      	uxthmi	r5, r5
 800384e:	6031      	str	r1, [r6, #0]
 8003850:	07d9      	lsls	r1, r3, #31
 8003852:	bf44      	itt	mi
 8003854:	f043 0320 	orrmi.w	r3, r3, #32
 8003858:	6023      	strmi	r3, [r4, #0]
 800385a:	b11d      	cbz	r5, 8003864 <_printf_i+0x19c>
 800385c:	2310      	movs	r3, #16
 800385e:	e7ad      	b.n	80037bc <_printf_i+0xf4>
 8003860:	4826      	ldr	r0, [pc, #152]	@ (80038fc <_printf_i+0x234>)
 8003862:	e7e9      	b.n	8003838 <_printf_i+0x170>
 8003864:	6823      	ldr	r3, [r4, #0]
 8003866:	f023 0320 	bic.w	r3, r3, #32
 800386a:	6023      	str	r3, [r4, #0]
 800386c:	e7f6      	b.n	800385c <_printf_i+0x194>
 800386e:	4616      	mov	r6, r2
 8003870:	e7bd      	b.n	80037ee <_printf_i+0x126>
 8003872:	6833      	ldr	r3, [r6, #0]
 8003874:	6825      	ldr	r5, [r4, #0]
 8003876:	1d18      	adds	r0, r3, #4
 8003878:	6961      	ldr	r1, [r4, #20]
 800387a:	6030      	str	r0, [r6, #0]
 800387c:	062e      	lsls	r6, r5, #24
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	d501      	bpl.n	8003886 <_printf_i+0x1be>
 8003882:	6019      	str	r1, [r3, #0]
 8003884:	e002      	b.n	800388c <_printf_i+0x1c4>
 8003886:	0668      	lsls	r0, r5, #25
 8003888:	d5fb      	bpl.n	8003882 <_printf_i+0x1ba>
 800388a:	8019      	strh	r1, [r3, #0]
 800388c:	2300      	movs	r3, #0
 800388e:	4616      	mov	r6, r2
 8003890:	6123      	str	r3, [r4, #16]
 8003892:	e7bc      	b.n	800380e <_printf_i+0x146>
 8003894:	6833      	ldr	r3, [r6, #0]
 8003896:	2100      	movs	r1, #0
 8003898:	1d1a      	adds	r2, r3, #4
 800389a:	6032      	str	r2, [r6, #0]
 800389c:	681e      	ldr	r6, [r3, #0]
 800389e:	6862      	ldr	r2, [r4, #4]
 80038a0:	4630      	mov	r0, r6
 80038a2:	f000 f9d6 	bl	8003c52 <memchr>
 80038a6:	b108      	cbz	r0, 80038ac <_printf_i+0x1e4>
 80038a8:	1b80      	subs	r0, r0, r6
 80038aa:	6060      	str	r0, [r4, #4]
 80038ac:	6863      	ldr	r3, [r4, #4]
 80038ae:	6123      	str	r3, [r4, #16]
 80038b0:	2300      	movs	r3, #0
 80038b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038b6:	e7aa      	b.n	800380e <_printf_i+0x146>
 80038b8:	4632      	mov	r2, r6
 80038ba:	4649      	mov	r1, r9
 80038bc:	4640      	mov	r0, r8
 80038be:	6923      	ldr	r3, [r4, #16]
 80038c0:	47d0      	blx	sl
 80038c2:	3001      	adds	r0, #1
 80038c4:	d0ad      	beq.n	8003822 <_printf_i+0x15a>
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	079b      	lsls	r3, r3, #30
 80038ca:	d413      	bmi.n	80038f4 <_printf_i+0x22c>
 80038cc:	68e0      	ldr	r0, [r4, #12]
 80038ce:	9b03      	ldr	r3, [sp, #12]
 80038d0:	4298      	cmp	r0, r3
 80038d2:	bfb8      	it	lt
 80038d4:	4618      	movlt	r0, r3
 80038d6:	e7a6      	b.n	8003826 <_printf_i+0x15e>
 80038d8:	2301      	movs	r3, #1
 80038da:	4632      	mov	r2, r6
 80038dc:	4649      	mov	r1, r9
 80038de:	4640      	mov	r0, r8
 80038e0:	47d0      	blx	sl
 80038e2:	3001      	adds	r0, #1
 80038e4:	d09d      	beq.n	8003822 <_printf_i+0x15a>
 80038e6:	3501      	adds	r5, #1
 80038e8:	68e3      	ldr	r3, [r4, #12]
 80038ea:	9903      	ldr	r1, [sp, #12]
 80038ec:	1a5b      	subs	r3, r3, r1
 80038ee:	42ab      	cmp	r3, r5
 80038f0:	dcf2      	bgt.n	80038d8 <_printf_i+0x210>
 80038f2:	e7eb      	b.n	80038cc <_printf_i+0x204>
 80038f4:	2500      	movs	r5, #0
 80038f6:	f104 0619 	add.w	r6, r4, #25
 80038fa:	e7f5      	b.n	80038e8 <_printf_i+0x220>
 80038fc:	08005d78 	.word	0x08005d78
 8003900:	08005d89 	.word	0x08005d89

08003904 <std>:
 8003904:	2300      	movs	r3, #0
 8003906:	b510      	push	{r4, lr}
 8003908:	4604      	mov	r4, r0
 800390a:	e9c0 3300 	strd	r3, r3, [r0]
 800390e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003912:	6083      	str	r3, [r0, #8]
 8003914:	8181      	strh	r1, [r0, #12]
 8003916:	6643      	str	r3, [r0, #100]	@ 0x64
 8003918:	81c2      	strh	r2, [r0, #14]
 800391a:	6183      	str	r3, [r0, #24]
 800391c:	4619      	mov	r1, r3
 800391e:	2208      	movs	r2, #8
 8003920:	305c      	adds	r0, #92	@ 0x5c
 8003922:	f000 f916 	bl	8003b52 <memset>
 8003926:	4b0d      	ldr	r3, [pc, #52]	@ (800395c <std+0x58>)
 8003928:	6224      	str	r4, [r4, #32]
 800392a:	6263      	str	r3, [r4, #36]	@ 0x24
 800392c:	4b0c      	ldr	r3, [pc, #48]	@ (8003960 <std+0x5c>)
 800392e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003930:	4b0c      	ldr	r3, [pc, #48]	@ (8003964 <std+0x60>)
 8003932:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003934:	4b0c      	ldr	r3, [pc, #48]	@ (8003968 <std+0x64>)
 8003936:	6323      	str	r3, [r4, #48]	@ 0x30
 8003938:	4b0c      	ldr	r3, [pc, #48]	@ (800396c <std+0x68>)
 800393a:	429c      	cmp	r4, r3
 800393c:	d006      	beq.n	800394c <std+0x48>
 800393e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003942:	4294      	cmp	r4, r2
 8003944:	d002      	beq.n	800394c <std+0x48>
 8003946:	33d0      	adds	r3, #208	@ 0xd0
 8003948:	429c      	cmp	r4, r3
 800394a:	d105      	bne.n	8003958 <std+0x54>
 800394c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003950:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003954:	f000 b97a 	b.w	8003c4c <__retarget_lock_init_recursive>
 8003958:	bd10      	pop	{r4, pc}
 800395a:	bf00      	nop
 800395c:	08003acd 	.word	0x08003acd
 8003960:	08003aef 	.word	0x08003aef
 8003964:	08003b27 	.word	0x08003b27
 8003968:	08003b4b 	.word	0x08003b4b
 800396c:	20000270 	.word	0x20000270

08003970 <stdio_exit_handler>:
 8003970:	4a02      	ldr	r2, [pc, #8]	@ (800397c <stdio_exit_handler+0xc>)
 8003972:	4903      	ldr	r1, [pc, #12]	@ (8003980 <stdio_exit_handler+0x10>)
 8003974:	4803      	ldr	r0, [pc, #12]	@ (8003984 <stdio_exit_handler+0x14>)
 8003976:	f000 b869 	b.w	8003a4c <_fwalk_sglue>
 800397a:	bf00      	nop
 800397c:	2000000c 	.word	0x2000000c
 8003980:	080055c9 	.word	0x080055c9
 8003984:	2000001c 	.word	0x2000001c

08003988 <cleanup_stdio>:
 8003988:	6841      	ldr	r1, [r0, #4]
 800398a:	4b0c      	ldr	r3, [pc, #48]	@ (80039bc <cleanup_stdio+0x34>)
 800398c:	b510      	push	{r4, lr}
 800398e:	4299      	cmp	r1, r3
 8003990:	4604      	mov	r4, r0
 8003992:	d001      	beq.n	8003998 <cleanup_stdio+0x10>
 8003994:	f001 fe18 	bl	80055c8 <_fflush_r>
 8003998:	68a1      	ldr	r1, [r4, #8]
 800399a:	4b09      	ldr	r3, [pc, #36]	@ (80039c0 <cleanup_stdio+0x38>)
 800399c:	4299      	cmp	r1, r3
 800399e:	d002      	beq.n	80039a6 <cleanup_stdio+0x1e>
 80039a0:	4620      	mov	r0, r4
 80039a2:	f001 fe11 	bl	80055c8 <_fflush_r>
 80039a6:	68e1      	ldr	r1, [r4, #12]
 80039a8:	4b06      	ldr	r3, [pc, #24]	@ (80039c4 <cleanup_stdio+0x3c>)
 80039aa:	4299      	cmp	r1, r3
 80039ac:	d004      	beq.n	80039b8 <cleanup_stdio+0x30>
 80039ae:	4620      	mov	r0, r4
 80039b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039b4:	f001 be08 	b.w	80055c8 <_fflush_r>
 80039b8:	bd10      	pop	{r4, pc}
 80039ba:	bf00      	nop
 80039bc:	20000270 	.word	0x20000270
 80039c0:	200002d8 	.word	0x200002d8
 80039c4:	20000340 	.word	0x20000340

080039c8 <global_stdio_init.part.0>:
 80039c8:	b510      	push	{r4, lr}
 80039ca:	4b0b      	ldr	r3, [pc, #44]	@ (80039f8 <global_stdio_init.part.0+0x30>)
 80039cc:	4c0b      	ldr	r4, [pc, #44]	@ (80039fc <global_stdio_init.part.0+0x34>)
 80039ce:	4a0c      	ldr	r2, [pc, #48]	@ (8003a00 <global_stdio_init.part.0+0x38>)
 80039d0:	4620      	mov	r0, r4
 80039d2:	601a      	str	r2, [r3, #0]
 80039d4:	2104      	movs	r1, #4
 80039d6:	2200      	movs	r2, #0
 80039d8:	f7ff ff94 	bl	8003904 <std>
 80039dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80039e0:	2201      	movs	r2, #1
 80039e2:	2109      	movs	r1, #9
 80039e4:	f7ff ff8e 	bl	8003904 <std>
 80039e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80039ec:	2202      	movs	r2, #2
 80039ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039f2:	2112      	movs	r1, #18
 80039f4:	f7ff bf86 	b.w	8003904 <std>
 80039f8:	200003a8 	.word	0x200003a8
 80039fc:	20000270 	.word	0x20000270
 8003a00:	08003971 	.word	0x08003971

08003a04 <__sfp_lock_acquire>:
 8003a04:	4801      	ldr	r0, [pc, #4]	@ (8003a0c <__sfp_lock_acquire+0x8>)
 8003a06:	f000 b922 	b.w	8003c4e <__retarget_lock_acquire_recursive>
 8003a0a:	bf00      	nop
 8003a0c:	200003b1 	.word	0x200003b1

08003a10 <__sfp_lock_release>:
 8003a10:	4801      	ldr	r0, [pc, #4]	@ (8003a18 <__sfp_lock_release+0x8>)
 8003a12:	f000 b91d 	b.w	8003c50 <__retarget_lock_release_recursive>
 8003a16:	bf00      	nop
 8003a18:	200003b1 	.word	0x200003b1

08003a1c <__sinit>:
 8003a1c:	b510      	push	{r4, lr}
 8003a1e:	4604      	mov	r4, r0
 8003a20:	f7ff fff0 	bl	8003a04 <__sfp_lock_acquire>
 8003a24:	6a23      	ldr	r3, [r4, #32]
 8003a26:	b11b      	cbz	r3, 8003a30 <__sinit+0x14>
 8003a28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a2c:	f7ff bff0 	b.w	8003a10 <__sfp_lock_release>
 8003a30:	4b04      	ldr	r3, [pc, #16]	@ (8003a44 <__sinit+0x28>)
 8003a32:	6223      	str	r3, [r4, #32]
 8003a34:	4b04      	ldr	r3, [pc, #16]	@ (8003a48 <__sinit+0x2c>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d1f5      	bne.n	8003a28 <__sinit+0xc>
 8003a3c:	f7ff ffc4 	bl	80039c8 <global_stdio_init.part.0>
 8003a40:	e7f2      	b.n	8003a28 <__sinit+0xc>
 8003a42:	bf00      	nop
 8003a44:	08003989 	.word	0x08003989
 8003a48:	200003a8 	.word	0x200003a8

08003a4c <_fwalk_sglue>:
 8003a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a50:	4607      	mov	r7, r0
 8003a52:	4688      	mov	r8, r1
 8003a54:	4614      	mov	r4, r2
 8003a56:	2600      	movs	r6, #0
 8003a58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003a5c:	f1b9 0901 	subs.w	r9, r9, #1
 8003a60:	d505      	bpl.n	8003a6e <_fwalk_sglue+0x22>
 8003a62:	6824      	ldr	r4, [r4, #0]
 8003a64:	2c00      	cmp	r4, #0
 8003a66:	d1f7      	bne.n	8003a58 <_fwalk_sglue+0xc>
 8003a68:	4630      	mov	r0, r6
 8003a6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a6e:	89ab      	ldrh	r3, [r5, #12]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d907      	bls.n	8003a84 <_fwalk_sglue+0x38>
 8003a74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	d003      	beq.n	8003a84 <_fwalk_sglue+0x38>
 8003a7c:	4629      	mov	r1, r5
 8003a7e:	4638      	mov	r0, r7
 8003a80:	47c0      	blx	r8
 8003a82:	4306      	orrs	r6, r0
 8003a84:	3568      	adds	r5, #104	@ 0x68
 8003a86:	e7e9      	b.n	8003a5c <_fwalk_sglue+0x10>

08003a88 <siprintf>:
 8003a88:	b40e      	push	{r1, r2, r3}
 8003a8a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003a8e:	b510      	push	{r4, lr}
 8003a90:	2400      	movs	r4, #0
 8003a92:	b09d      	sub	sp, #116	@ 0x74
 8003a94:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003a96:	9002      	str	r0, [sp, #8]
 8003a98:	9006      	str	r0, [sp, #24]
 8003a9a:	9107      	str	r1, [sp, #28]
 8003a9c:	9104      	str	r1, [sp, #16]
 8003a9e:	4809      	ldr	r0, [pc, #36]	@ (8003ac4 <siprintf+0x3c>)
 8003aa0:	4909      	ldr	r1, [pc, #36]	@ (8003ac8 <siprintf+0x40>)
 8003aa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003aa6:	9105      	str	r1, [sp, #20]
 8003aa8:	6800      	ldr	r0, [r0, #0]
 8003aaa:	a902      	add	r1, sp, #8
 8003aac:	9301      	str	r3, [sp, #4]
 8003aae:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003ab0:	f001 fc0e 	bl	80052d0 <_svfiprintf_r>
 8003ab4:	9b02      	ldr	r3, [sp, #8]
 8003ab6:	701c      	strb	r4, [r3, #0]
 8003ab8:	b01d      	add	sp, #116	@ 0x74
 8003aba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003abe:	b003      	add	sp, #12
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	20000018 	.word	0x20000018
 8003ac8:	ffff0208 	.word	0xffff0208

08003acc <__sread>:
 8003acc:	b510      	push	{r4, lr}
 8003ace:	460c      	mov	r4, r1
 8003ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ad4:	f000 f86c 	bl	8003bb0 <_read_r>
 8003ad8:	2800      	cmp	r0, #0
 8003ada:	bfab      	itete	ge
 8003adc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003ade:	89a3      	ldrhlt	r3, [r4, #12]
 8003ae0:	181b      	addge	r3, r3, r0
 8003ae2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003ae6:	bfac      	ite	ge
 8003ae8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003aea:	81a3      	strhlt	r3, [r4, #12]
 8003aec:	bd10      	pop	{r4, pc}

08003aee <__swrite>:
 8003aee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003af2:	461f      	mov	r7, r3
 8003af4:	898b      	ldrh	r3, [r1, #12]
 8003af6:	4605      	mov	r5, r0
 8003af8:	05db      	lsls	r3, r3, #23
 8003afa:	460c      	mov	r4, r1
 8003afc:	4616      	mov	r6, r2
 8003afe:	d505      	bpl.n	8003b0c <__swrite+0x1e>
 8003b00:	2302      	movs	r3, #2
 8003b02:	2200      	movs	r2, #0
 8003b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b08:	f000 f840 	bl	8003b8c <_lseek_r>
 8003b0c:	89a3      	ldrh	r3, [r4, #12]
 8003b0e:	4632      	mov	r2, r6
 8003b10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b14:	81a3      	strh	r3, [r4, #12]
 8003b16:	4628      	mov	r0, r5
 8003b18:	463b      	mov	r3, r7
 8003b1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b22:	f000 b857 	b.w	8003bd4 <_write_r>

08003b26 <__sseek>:
 8003b26:	b510      	push	{r4, lr}
 8003b28:	460c      	mov	r4, r1
 8003b2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b2e:	f000 f82d 	bl	8003b8c <_lseek_r>
 8003b32:	1c43      	adds	r3, r0, #1
 8003b34:	89a3      	ldrh	r3, [r4, #12]
 8003b36:	bf15      	itete	ne
 8003b38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003b3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003b3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003b42:	81a3      	strheq	r3, [r4, #12]
 8003b44:	bf18      	it	ne
 8003b46:	81a3      	strhne	r3, [r4, #12]
 8003b48:	bd10      	pop	{r4, pc}

08003b4a <__sclose>:
 8003b4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b4e:	f000 b80d 	b.w	8003b6c <_close_r>

08003b52 <memset>:
 8003b52:	4603      	mov	r3, r0
 8003b54:	4402      	add	r2, r0
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d100      	bne.n	8003b5c <memset+0xa>
 8003b5a:	4770      	bx	lr
 8003b5c:	f803 1b01 	strb.w	r1, [r3], #1
 8003b60:	e7f9      	b.n	8003b56 <memset+0x4>
	...

08003b64 <_localeconv_r>:
 8003b64:	4800      	ldr	r0, [pc, #0]	@ (8003b68 <_localeconv_r+0x4>)
 8003b66:	4770      	bx	lr
 8003b68:	20000158 	.word	0x20000158

08003b6c <_close_r>:
 8003b6c:	b538      	push	{r3, r4, r5, lr}
 8003b6e:	2300      	movs	r3, #0
 8003b70:	4d05      	ldr	r5, [pc, #20]	@ (8003b88 <_close_r+0x1c>)
 8003b72:	4604      	mov	r4, r0
 8003b74:	4608      	mov	r0, r1
 8003b76:	602b      	str	r3, [r5, #0]
 8003b78:	f7fd fa6f 	bl	800105a <_close>
 8003b7c:	1c43      	adds	r3, r0, #1
 8003b7e:	d102      	bne.n	8003b86 <_close_r+0x1a>
 8003b80:	682b      	ldr	r3, [r5, #0]
 8003b82:	b103      	cbz	r3, 8003b86 <_close_r+0x1a>
 8003b84:	6023      	str	r3, [r4, #0]
 8003b86:	bd38      	pop	{r3, r4, r5, pc}
 8003b88:	200003ac 	.word	0x200003ac

08003b8c <_lseek_r>:
 8003b8c:	b538      	push	{r3, r4, r5, lr}
 8003b8e:	4604      	mov	r4, r0
 8003b90:	4608      	mov	r0, r1
 8003b92:	4611      	mov	r1, r2
 8003b94:	2200      	movs	r2, #0
 8003b96:	4d05      	ldr	r5, [pc, #20]	@ (8003bac <_lseek_r+0x20>)
 8003b98:	602a      	str	r2, [r5, #0]
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	f7fd fa81 	bl	80010a2 <_lseek>
 8003ba0:	1c43      	adds	r3, r0, #1
 8003ba2:	d102      	bne.n	8003baa <_lseek_r+0x1e>
 8003ba4:	682b      	ldr	r3, [r5, #0]
 8003ba6:	b103      	cbz	r3, 8003baa <_lseek_r+0x1e>
 8003ba8:	6023      	str	r3, [r4, #0]
 8003baa:	bd38      	pop	{r3, r4, r5, pc}
 8003bac:	200003ac 	.word	0x200003ac

08003bb0 <_read_r>:
 8003bb0:	b538      	push	{r3, r4, r5, lr}
 8003bb2:	4604      	mov	r4, r0
 8003bb4:	4608      	mov	r0, r1
 8003bb6:	4611      	mov	r1, r2
 8003bb8:	2200      	movs	r2, #0
 8003bba:	4d05      	ldr	r5, [pc, #20]	@ (8003bd0 <_read_r+0x20>)
 8003bbc:	602a      	str	r2, [r5, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	f7fd fa12 	bl	8000fe8 <_read>
 8003bc4:	1c43      	adds	r3, r0, #1
 8003bc6:	d102      	bne.n	8003bce <_read_r+0x1e>
 8003bc8:	682b      	ldr	r3, [r5, #0]
 8003bca:	b103      	cbz	r3, 8003bce <_read_r+0x1e>
 8003bcc:	6023      	str	r3, [r4, #0]
 8003bce:	bd38      	pop	{r3, r4, r5, pc}
 8003bd0:	200003ac 	.word	0x200003ac

08003bd4 <_write_r>:
 8003bd4:	b538      	push	{r3, r4, r5, lr}
 8003bd6:	4604      	mov	r4, r0
 8003bd8:	4608      	mov	r0, r1
 8003bda:	4611      	mov	r1, r2
 8003bdc:	2200      	movs	r2, #0
 8003bde:	4d05      	ldr	r5, [pc, #20]	@ (8003bf4 <_write_r+0x20>)
 8003be0:	602a      	str	r2, [r5, #0]
 8003be2:	461a      	mov	r2, r3
 8003be4:	f7fd fa1d 	bl	8001022 <_write>
 8003be8:	1c43      	adds	r3, r0, #1
 8003bea:	d102      	bne.n	8003bf2 <_write_r+0x1e>
 8003bec:	682b      	ldr	r3, [r5, #0]
 8003bee:	b103      	cbz	r3, 8003bf2 <_write_r+0x1e>
 8003bf0:	6023      	str	r3, [r4, #0]
 8003bf2:	bd38      	pop	{r3, r4, r5, pc}
 8003bf4:	200003ac 	.word	0x200003ac

08003bf8 <__errno>:
 8003bf8:	4b01      	ldr	r3, [pc, #4]	@ (8003c00 <__errno+0x8>)
 8003bfa:	6818      	ldr	r0, [r3, #0]
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	20000018 	.word	0x20000018

08003c04 <__libc_init_array>:
 8003c04:	b570      	push	{r4, r5, r6, lr}
 8003c06:	2600      	movs	r6, #0
 8003c08:	4d0c      	ldr	r5, [pc, #48]	@ (8003c3c <__libc_init_array+0x38>)
 8003c0a:	4c0d      	ldr	r4, [pc, #52]	@ (8003c40 <__libc_init_array+0x3c>)
 8003c0c:	1b64      	subs	r4, r4, r5
 8003c0e:	10a4      	asrs	r4, r4, #2
 8003c10:	42a6      	cmp	r6, r4
 8003c12:	d109      	bne.n	8003c28 <__libc_init_array+0x24>
 8003c14:	f002 f874 	bl	8005d00 <_init>
 8003c18:	2600      	movs	r6, #0
 8003c1a:	4d0a      	ldr	r5, [pc, #40]	@ (8003c44 <__libc_init_array+0x40>)
 8003c1c:	4c0a      	ldr	r4, [pc, #40]	@ (8003c48 <__libc_init_array+0x44>)
 8003c1e:	1b64      	subs	r4, r4, r5
 8003c20:	10a4      	asrs	r4, r4, #2
 8003c22:	42a6      	cmp	r6, r4
 8003c24:	d105      	bne.n	8003c32 <__libc_init_array+0x2e>
 8003c26:	bd70      	pop	{r4, r5, r6, pc}
 8003c28:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c2c:	4798      	blx	r3
 8003c2e:	3601      	adds	r6, #1
 8003c30:	e7ee      	b.n	8003c10 <__libc_init_array+0xc>
 8003c32:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c36:	4798      	blx	r3
 8003c38:	3601      	adds	r6, #1
 8003c3a:	e7f2      	b.n	8003c22 <__libc_init_array+0x1e>
 8003c3c:	080060e4 	.word	0x080060e4
 8003c40:	080060e4 	.word	0x080060e4
 8003c44:	080060e4 	.word	0x080060e4
 8003c48:	080060e8 	.word	0x080060e8

08003c4c <__retarget_lock_init_recursive>:
 8003c4c:	4770      	bx	lr

08003c4e <__retarget_lock_acquire_recursive>:
 8003c4e:	4770      	bx	lr

08003c50 <__retarget_lock_release_recursive>:
 8003c50:	4770      	bx	lr

08003c52 <memchr>:
 8003c52:	4603      	mov	r3, r0
 8003c54:	b510      	push	{r4, lr}
 8003c56:	b2c9      	uxtb	r1, r1
 8003c58:	4402      	add	r2, r0
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	d101      	bne.n	8003c64 <memchr+0x12>
 8003c60:	2000      	movs	r0, #0
 8003c62:	e003      	b.n	8003c6c <memchr+0x1a>
 8003c64:	7804      	ldrb	r4, [r0, #0]
 8003c66:	3301      	adds	r3, #1
 8003c68:	428c      	cmp	r4, r1
 8003c6a:	d1f6      	bne.n	8003c5a <memchr+0x8>
 8003c6c:	bd10      	pop	{r4, pc}

08003c6e <quorem>:
 8003c6e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c72:	6903      	ldr	r3, [r0, #16]
 8003c74:	690c      	ldr	r4, [r1, #16]
 8003c76:	4607      	mov	r7, r0
 8003c78:	42a3      	cmp	r3, r4
 8003c7a:	db7e      	blt.n	8003d7a <quorem+0x10c>
 8003c7c:	3c01      	subs	r4, #1
 8003c7e:	00a3      	lsls	r3, r4, #2
 8003c80:	f100 0514 	add.w	r5, r0, #20
 8003c84:	f101 0814 	add.w	r8, r1, #20
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003c8e:	9301      	str	r3, [sp, #4]
 8003c90:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003c94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003c98:	3301      	adds	r3, #1
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003ca0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003ca4:	d32e      	bcc.n	8003d04 <quorem+0x96>
 8003ca6:	f04f 0a00 	mov.w	sl, #0
 8003caa:	46c4      	mov	ip, r8
 8003cac:	46ae      	mov	lr, r5
 8003cae:	46d3      	mov	fp, sl
 8003cb0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003cb4:	b298      	uxth	r0, r3
 8003cb6:	fb06 a000 	mla	r0, r6, r0, sl
 8003cba:	0c1b      	lsrs	r3, r3, #16
 8003cbc:	0c02      	lsrs	r2, r0, #16
 8003cbe:	fb06 2303 	mla	r3, r6, r3, r2
 8003cc2:	f8de 2000 	ldr.w	r2, [lr]
 8003cc6:	b280      	uxth	r0, r0
 8003cc8:	b292      	uxth	r2, r2
 8003cca:	1a12      	subs	r2, r2, r0
 8003ccc:	445a      	add	r2, fp
 8003cce:	f8de 0000 	ldr.w	r0, [lr]
 8003cd2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003cdc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003ce0:	b292      	uxth	r2, r2
 8003ce2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003ce6:	45e1      	cmp	r9, ip
 8003ce8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003cec:	f84e 2b04 	str.w	r2, [lr], #4
 8003cf0:	d2de      	bcs.n	8003cb0 <quorem+0x42>
 8003cf2:	9b00      	ldr	r3, [sp, #0]
 8003cf4:	58eb      	ldr	r3, [r5, r3]
 8003cf6:	b92b      	cbnz	r3, 8003d04 <quorem+0x96>
 8003cf8:	9b01      	ldr	r3, [sp, #4]
 8003cfa:	3b04      	subs	r3, #4
 8003cfc:	429d      	cmp	r5, r3
 8003cfe:	461a      	mov	r2, r3
 8003d00:	d32f      	bcc.n	8003d62 <quorem+0xf4>
 8003d02:	613c      	str	r4, [r7, #16]
 8003d04:	4638      	mov	r0, r7
 8003d06:	f001 f97f 	bl	8005008 <__mcmp>
 8003d0a:	2800      	cmp	r0, #0
 8003d0c:	db25      	blt.n	8003d5a <quorem+0xec>
 8003d0e:	4629      	mov	r1, r5
 8003d10:	2000      	movs	r0, #0
 8003d12:	f858 2b04 	ldr.w	r2, [r8], #4
 8003d16:	f8d1 c000 	ldr.w	ip, [r1]
 8003d1a:	fa1f fe82 	uxth.w	lr, r2
 8003d1e:	fa1f f38c 	uxth.w	r3, ip
 8003d22:	eba3 030e 	sub.w	r3, r3, lr
 8003d26:	4403      	add	r3, r0
 8003d28:	0c12      	lsrs	r2, r2, #16
 8003d2a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003d2e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003d38:	45c1      	cmp	r9, r8
 8003d3a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003d3e:	f841 3b04 	str.w	r3, [r1], #4
 8003d42:	d2e6      	bcs.n	8003d12 <quorem+0xa4>
 8003d44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003d48:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003d4c:	b922      	cbnz	r2, 8003d58 <quorem+0xea>
 8003d4e:	3b04      	subs	r3, #4
 8003d50:	429d      	cmp	r5, r3
 8003d52:	461a      	mov	r2, r3
 8003d54:	d30b      	bcc.n	8003d6e <quorem+0x100>
 8003d56:	613c      	str	r4, [r7, #16]
 8003d58:	3601      	adds	r6, #1
 8003d5a:	4630      	mov	r0, r6
 8003d5c:	b003      	add	sp, #12
 8003d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d62:	6812      	ldr	r2, [r2, #0]
 8003d64:	3b04      	subs	r3, #4
 8003d66:	2a00      	cmp	r2, #0
 8003d68:	d1cb      	bne.n	8003d02 <quorem+0x94>
 8003d6a:	3c01      	subs	r4, #1
 8003d6c:	e7c6      	b.n	8003cfc <quorem+0x8e>
 8003d6e:	6812      	ldr	r2, [r2, #0]
 8003d70:	3b04      	subs	r3, #4
 8003d72:	2a00      	cmp	r2, #0
 8003d74:	d1ef      	bne.n	8003d56 <quorem+0xe8>
 8003d76:	3c01      	subs	r4, #1
 8003d78:	e7ea      	b.n	8003d50 <quorem+0xe2>
 8003d7a:	2000      	movs	r0, #0
 8003d7c:	e7ee      	b.n	8003d5c <quorem+0xee>
	...

08003d80 <_dtoa_r>:
 8003d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d84:	4614      	mov	r4, r2
 8003d86:	461d      	mov	r5, r3
 8003d88:	69c7      	ldr	r7, [r0, #28]
 8003d8a:	b097      	sub	sp, #92	@ 0x5c
 8003d8c:	4681      	mov	r9, r0
 8003d8e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003d92:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8003d94:	b97f      	cbnz	r7, 8003db6 <_dtoa_r+0x36>
 8003d96:	2010      	movs	r0, #16
 8003d98:	f000 fe0e 	bl	80049b8 <malloc>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	f8c9 001c 	str.w	r0, [r9, #28]
 8003da2:	b920      	cbnz	r0, 8003dae <_dtoa_r+0x2e>
 8003da4:	21ef      	movs	r1, #239	@ 0xef
 8003da6:	4bac      	ldr	r3, [pc, #688]	@ (8004058 <_dtoa_r+0x2d8>)
 8003da8:	48ac      	ldr	r0, [pc, #688]	@ (800405c <_dtoa_r+0x2dc>)
 8003daa:	f001 fc6d 	bl	8005688 <__assert_func>
 8003dae:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003db2:	6007      	str	r7, [r0, #0]
 8003db4:	60c7      	str	r7, [r0, #12]
 8003db6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003dba:	6819      	ldr	r1, [r3, #0]
 8003dbc:	b159      	cbz	r1, 8003dd6 <_dtoa_r+0x56>
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	4093      	lsls	r3, r2
 8003dc4:	604a      	str	r2, [r1, #4]
 8003dc6:	608b      	str	r3, [r1, #8]
 8003dc8:	4648      	mov	r0, r9
 8003dca:	f000 feeb 	bl	8004ba4 <_Bfree>
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003dd4:	601a      	str	r2, [r3, #0]
 8003dd6:	1e2b      	subs	r3, r5, #0
 8003dd8:	bfaf      	iteee	ge
 8003dda:	2300      	movge	r3, #0
 8003ddc:	2201      	movlt	r2, #1
 8003dde:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003de2:	9307      	strlt	r3, [sp, #28]
 8003de4:	bfa8      	it	ge
 8003de6:	6033      	strge	r3, [r6, #0]
 8003de8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8003dec:	4b9c      	ldr	r3, [pc, #624]	@ (8004060 <_dtoa_r+0x2e0>)
 8003dee:	bfb8      	it	lt
 8003df0:	6032      	strlt	r2, [r6, #0]
 8003df2:	ea33 0308 	bics.w	r3, r3, r8
 8003df6:	d112      	bne.n	8003e1e <_dtoa_r+0x9e>
 8003df8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003dfc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003dfe:	6013      	str	r3, [r2, #0]
 8003e00:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003e04:	4323      	orrs	r3, r4
 8003e06:	f000 855e 	beq.w	80048c6 <_dtoa_r+0xb46>
 8003e0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003e0c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004064 <_dtoa_r+0x2e4>
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	f000 8560 	beq.w	80048d6 <_dtoa_r+0xb56>
 8003e16:	f10a 0303 	add.w	r3, sl, #3
 8003e1a:	f000 bd5a 	b.w	80048d2 <_dtoa_r+0xb52>
 8003e1e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003e22:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8003e26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	f7fc fdbb 	bl	80009a8 <__aeabi_dcmpeq>
 8003e32:	4607      	mov	r7, r0
 8003e34:	b158      	cbz	r0, 8003e4e <_dtoa_r+0xce>
 8003e36:	2301      	movs	r3, #1
 8003e38:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003e3a:	6013      	str	r3, [r2, #0]
 8003e3c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003e3e:	b113      	cbz	r3, 8003e46 <_dtoa_r+0xc6>
 8003e40:	4b89      	ldr	r3, [pc, #548]	@ (8004068 <_dtoa_r+0x2e8>)
 8003e42:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003e44:	6013      	str	r3, [r2, #0]
 8003e46:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800406c <_dtoa_r+0x2ec>
 8003e4a:	f000 bd44 	b.w	80048d6 <_dtoa_r+0xb56>
 8003e4e:	ab14      	add	r3, sp, #80	@ 0x50
 8003e50:	9301      	str	r3, [sp, #4]
 8003e52:	ab15      	add	r3, sp, #84	@ 0x54
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	4648      	mov	r0, r9
 8003e58:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003e5c:	f001 f984 	bl	8005168 <__d2b>
 8003e60:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8003e64:	9003      	str	r0, [sp, #12]
 8003e66:	2e00      	cmp	r6, #0
 8003e68:	d078      	beq.n	8003f5c <_dtoa_r+0x1dc>
 8003e6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003e6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003e70:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003e74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e78:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003e7c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003e80:	9712      	str	r7, [sp, #72]	@ 0x48
 8003e82:	4619      	mov	r1, r3
 8003e84:	2200      	movs	r2, #0
 8003e86:	4b7a      	ldr	r3, [pc, #488]	@ (8004070 <_dtoa_r+0x2f0>)
 8003e88:	f7fc f96e 	bl	8000168 <__aeabi_dsub>
 8003e8c:	a36c      	add	r3, pc, #432	@ (adr r3, 8004040 <_dtoa_r+0x2c0>)
 8003e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e92:	f7fc fb21 	bl	80004d8 <__aeabi_dmul>
 8003e96:	a36c      	add	r3, pc, #432	@ (adr r3, 8004048 <_dtoa_r+0x2c8>)
 8003e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e9c:	f7fc f966 	bl	800016c <__adddf3>
 8003ea0:	4604      	mov	r4, r0
 8003ea2:	4630      	mov	r0, r6
 8003ea4:	460d      	mov	r5, r1
 8003ea6:	f7fc faad 	bl	8000404 <__aeabi_i2d>
 8003eaa:	a369      	add	r3, pc, #420	@ (adr r3, 8004050 <_dtoa_r+0x2d0>)
 8003eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb0:	f7fc fb12 	bl	80004d8 <__aeabi_dmul>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	4620      	mov	r0, r4
 8003eba:	4629      	mov	r1, r5
 8003ebc:	f7fc f956 	bl	800016c <__adddf3>
 8003ec0:	4604      	mov	r4, r0
 8003ec2:	460d      	mov	r5, r1
 8003ec4:	f7fc fdb8 	bl	8000a38 <__aeabi_d2iz>
 8003ec8:	2200      	movs	r2, #0
 8003eca:	4607      	mov	r7, r0
 8003ecc:	2300      	movs	r3, #0
 8003ece:	4620      	mov	r0, r4
 8003ed0:	4629      	mov	r1, r5
 8003ed2:	f7fc fd73 	bl	80009bc <__aeabi_dcmplt>
 8003ed6:	b140      	cbz	r0, 8003eea <_dtoa_r+0x16a>
 8003ed8:	4638      	mov	r0, r7
 8003eda:	f7fc fa93 	bl	8000404 <__aeabi_i2d>
 8003ede:	4622      	mov	r2, r4
 8003ee0:	462b      	mov	r3, r5
 8003ee2:	f7fc fd61 	bl	80009a8 <__aeabi_dcmpeq>
 8003ee6:	b900      	cbnz	r0, 8003eea <_dtoa_r+0x16a>
 8003ee8:	3f01      	subs	r7, #1
 8003eea:	2f16      	cmp	r7, #22
 8003eec:	d854      	bhi.n	8003f98 <_dtoa_r+0x218>
 8003eee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003ef2:	4b60      	ldr	r3, [pc, #384]	@ (8004074 <_dtoa_r+0x2f4>)
 8003ef4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efc:	f7fc fd5e 	bl	80009bc <__aeabi_dcmplt>
 8003f00:	2800      	cmp	r0, #0
 8003f02:	d04b      	beq.n	8003f9c <_dtoa_r+0x21c>
 8003f04:	2300      	movs	r3, #0
 8003f06:	3f01      	subs	r7, #1
 8003f08:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003f0a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003f0c:	1b9b      	subs	r3, r3, r6
 8003f0e:	1e5a      	subs	r2, r3, #1
 8003f10:	bf49      	itett	mi
 8003f12:	f1c3 0301 	rsbmi	r3, r3, #1
 8003f16:	2300      	movpl	r3, #0
 8003f18:	9304      	strmi	r3, [sp, #16]
 8003f1a:	2300      	movmi	r3, #0
 8003f1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f1e:	bf54      	ite	pl
 8003f20:	9304      	strpl	r3, [sp, #16]
 8003f22:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8003f24:	2f00      	cmp	r7, #0
 8003f26:	db3b      	blt.n	8003fa0 <_dtoa_r+0x220>
 8003f28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f2a:	970e      	str	r7, [sp, #56]	@ 0x38
 8003f2c:	443b      	add	r3, r7
 8003f2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f30:	2300      	movs	r3, #0
 8003f32:	930a      	str	r3, [sp, #40]	@ 0x28
 8003f34:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003f36:	2b09      	cmp	r3, #9
 8003f38:	d865      	bhi.n	8004006 <_dtoa_r+0x286>
 8003f3a:	2b05      	cmp	r3, #5
 8003f3c:	bfc4      	itt	gt
 8003f3e:	3b04      	subgt	r3, #4
 8003f40:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8003f42:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003f44:	bfc8      	it	gt
 8003f46:	2400      	movgt	r4, #0
 8003f48:	f1a3 0302 	sub.w	r3, r3, #2
 8003f4c:	bfd8      	it	le
 8003f4e:	2401      	movle	r4, #1
 8003f50:	2b03      	cmp	r3, #3
 8003f52:	d864      	bhi.n	800401e <_dtoa_r+0x29e>
 8003f54:	e8df f003 	tbb	[pc, r3]
 8003f58:	2c385553 	.word	0x2c385553
 8003f5c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8003f60:	441e      	add	r6, r3
 8003f62:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003f66:	2b20      	cmp	r3, #32
 8003f68:	bfc1      	itttt	gt
 8003f6a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003f6e:	fa08 f803 	lslgt.w	r8, r8, r3
 8003f72:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003f76:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003f7a:	bfd6      	itet	le
 8003f7c:	f1c3 0320 	rsble	r3, r3, #32
 8003f80:	ea48 0003 	orrgt.w	r0, r8, r3
 8003f84:	fa04 f003 	lslle.w	r0, r4, r3
 8003f88:	f7fc fa2c 	bl	80003e4 <__aeabi_ui2d>
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8003f92:	3e01      	subs	r6, #1
 8003f94:	9212      	str	r2, [sp, #72]	@ 0x48
 8003f96:	e774      	b.n	8003e82 <_dtoa_r+0x102>
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e7b5      	b.n	8003f08 <_dtoa_r+0x188>
 8003f9c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8003f9e:	e7b4      	b.n	8003f0a <_dtoa_r+0x18a>
 8003fa0:	9b04      	ldr	r3, [sp, #16]
 8003fa2:	1bdb      	subs	r3, r3, r7
 8003fa4:	9304      	str	r3, [sp, #16]
 8003fa6:	427b      	negs	r3, r7
 8003fa8:	930a      	str	r3, [sp, #40]	@ 0x28
 8003faa:	2300      	movs	r3, #0
 8003fac:	930e      	str	r3, [sp, #56]	@ 0x38
 8003fae:	e7c1      	b.n	8003f34 <_dtoa_r+0x1b4>
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003fb4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003fb6:	eb07 0b03 	add.w	fp, r7, r3
 8003fba:	f10b 0301 	add.w	r3, fp, #1
 8003fbe:	2b01      	cmp	r3, #1
 8003fc0:	9308      	str	r3, [sp, #32]
 8003fc2:	bfb8      	it	lt
 8003fc4:	2301      	movlt	r3, #1
 8003fc6:	e006      	b.n	8003fd6 <_dtoa_r+0x256>
 8003fc8:	2301      	movs	r3, #1
 8003fca:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003fcc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	dd28      	ble.n	8004024 <_dtoa_r+0x2a4>
 8003fd2:	469b      	mov	fp, r3
 8003fd4:	9308      	str	r3, [sp, #32]
 8003fd6:	2100      	movs	r1, #0
 8003fd8:	2204      	movs	r2, #4
 8003fda:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8003fde:	f102 0514 	add.w	r5, r2, #20
 8003fe2:	429d      	cmp	r5, r3
 8003fe4:	d926      	bls.n	8004034 <_dtoa_r+0x2b4>
 8003fe6:	6041      	str	r1, [r0, #4]
 8003fe8:	4648      	mov	r0, r9
 8003fea:	f000 fd9b 	bl	8004b24 <_Balloc>
 8003fee:	4682      	mov	sl, r0
 8003ff0:	2800      	cmp	r0, #0
 8003ff2:	d143      	bne.n	800407c <_dtoa_r+0x2fc>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	f240 11af 	movw	r1, #431	@ 0x1af
 8003ffa:	4b1f      	ldr	r3, [pc, #124]	@ (8004078 <_dtoa_r+0x2f8>)
 8003ffc:	e6d4      	b.n	8003da8 <_dtoa_r+0x28>
 8003ffe:	2300      	movs	r3, #0
 8004000:	e7e3      	b.n	8003fca <_dtoa_r+0x24a>
 8004002:	2300      	movs	r3, #0
 8004004:	e7d5      	b.n	8003fb2 <_dtoa_r+0x232>
 8004006:	2401      	movs	r4, #1
 8004008:	2300      	movs	r3, #0
 800400a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800400c:	9320      	str	r3, [sp, #128]	@ 0x80
 800400e:	f04f 3bff 	mov.w	fp, #4294967295
 8004012:	2200      	movs	r2, #0
 8004014:	2312      	movs	r3, #18
 8004016:	f8cd b020 	str.w	fp, [sp, #32]
 800401a:	9221      	str	r2, [sp, #132]	@ 0x84
 800401c:	e7db      	b.n	8003fd6 <_dtoa_r+0x256>
 800401e:	2301      	movs	r3, #1
 8004020:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004022:	e7f4      	b.n	800400e <_dtoa_r+0x28e>
 8004024:	f04f 0b01 	mov.w	fp, #1
 8004028:	465b      	mov	r3, fp
 800402a:	f8cd b020 	str.w	fp, [sp, #32]
 800402e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8004032:	e7d0      	b.n	8003fd6 <_dtoa_r+0x256>
 8004034:	3101      	adds	r1, #1
 8004036:	0052      	lsls	r2, r2, #1
 8004038:	e7d1      	b.n	8003fde <_dtoa_r+0x25e>
 800403a:	bf00      	nop
 800403c:	f3af 8000 	nop.w
 8004040:	636f4361 	.word	0x636f4361
 8004044:	3fd287a7 	.word	0x3fd287a7
 8004048:	8b60c8b3 	.word	0x8b60c8b3
 800404c:	3fc68a28 	.word	0x3fc68a28
 8004050:	509f79fb 	.word	0x509f79fb
 8004054:	3fd34413 	.word	0x3fd34413
 8004058:	08005da7 	.word	0x08005da7
 800405c:	08005dbe 	.word	0x08005dbe
 8004060:	7ff00000 	.word	0x7ff00000
 8004064:	08005da3 	.word	0x08005da3
 8004068:	08005d77 	.word	0x08005d77
 800406c:	08005d76 	.word	0x08005d76
 8004070:	3ff80000 	.word	0x3ff80000
 8004074:	08005f10 	.word	0x08005f10
 8004078:	08005e16 	.word	0x08005e16
 800407c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004080:	6018      	str	r0, [r3, #0]
 8004082:	9b08      	ldr	r3, [sp, #32]
 8004084:	2b0e      	cmp	r3, #14
 8004086:	f200 80a1 	bhi.w	80041cc <_dtoa_r+0x44c>
 800408a:	2c00      	cmp	r4, #0
 800408c:	f000 809e 	beq.w	80041cc <_dtoa_r+0x44c>
 8004090:	2f00      	cmp	r7, #0
 8004092:	dd33      	ble.n	80040fc <_dtoa_r+0x37c>
 8004094:	4b9c      	ldr	r3, [pc, #624]	@ (8004308 <_dtoa_r+0x588>)
 8004096:	f007 020f 	and.w	r2, r7, #15
 800409a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800409e:	05f8      	lsls	r0, r7, #23
 80040a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80040a4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80040a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80040ac:	d516      	bpl.n	80040dc <_dtoa_r+0x35c>
 80040ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80040b2:	4b96      	ldr	r3, [pc, #600]	@ (800430c <_dtoa_r+0x58c>)
 80040b4:	2603      	movs	r6, #3
 80040b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80040ba:	f7fc fb37 	bl	800072c <__aeabi_ddiv>
 80040be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80040c2:	f004 040f 	and.w	r4, r4, #15
 80040c6:	4d91      	ldr	r5, [pc, #580]	@ (800430c <_dtoa_r+0x58c>)
 80040c8:	b954      	cbnz	r4, 80040e0 <_dtoa_r+0x360>
 80040ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80040ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80040d2:	f7fc fb2b 	bl	800072c <__aeabi_ddiv>
 80040d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80040da:	e028      	b.n	800412e <_dtoa_r+0x3ae>
 80040dc:	2602      	movs	r6, #2
 80040de:	e7f2      	b.n	80040c6 <_dtoa_r+0x346>
 80040e0:	07e1      	lsls	r1, r4, #31
 80040e2:	d508      	bpl.n	80040f6 <_dtoa_r+0x376>
 80040e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80040e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80040ec:	f7fc f9f4 	bl	80004d8 <__aeabi_dmul>
 80040f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80040f4:	3601      	adds	r6, #1
 80040f6:	1064      	asrs	r4, r4, #1
 80040f8:	3508      	adds	r5, #8
 80040fa:	e7e5      	b.n	80040c8 <_dtoa_r+0x348>
 80040fc:	f000 80af 	beq.w	800425e <_dtoa_r+0x4de>
 8004100:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004104:	427c      	negs	r4, r7
 8004106:	4b80      	ldr	r3, [pc, #512]	@ (8004308 <_dtoa_r+0x588>)
 8004108:	f004 020f 	and.w	r2, r4, #15
 800410c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004114:	f7fc f9e0 	bl	80004d8 <__aeabi_dmul>
 8004118:	2602      	movs	r6, #2
 800411a:	2300      	movs	r3, #0
 800411c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004120:	4d7a      	ldr	r5, [pc, #488]	@ (800430c <_dtoa_r+0x58c>)
 8004122:	1124      	asrs	r4, r4, #4
 8004124:	2c00      	cmp	r4, #0
 8004126:	f040 808f 	bne.w	8004248 <_dtoa_r+0x4c8>
 800412a:	2b00      	cmp	r3, #0
 800412c:	d1d3      	bne.n	80040d6 <_dtoa_r+0x356>
 800412e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004132:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 8094 	beq.w	8004262 <_dtoa_r+0x4e2>
 800413a:	2200      	movs	r2, #0
 800413c:	4620      	mov	r0, r4
 800413e:	4629      	mov	r1, r5
 8004140:	4b73      	ldr	r3, [pc, #460]	@ (8004310 <_dtoa_r+0x590>)
 8004142:	f7fc fc3b 	bl	80009bc <__aeabi_dcmplt>
 8004146:	2800      	cmp	r0, #0
 8004148:	f000 808b 	beq.w	8004262 <_dtoa_r+0x4e2>
 800414c:	9b08      	ldr	r3, [sp, #32]
 800414e:	2b00      	cmp	r3, #0
 8004150:	f000 8087 	beq.w	8004262 <_dtoa_r+0x4e2>
 8004154:	f1bb 0f00 	cmp.w	fp, #0
 8004158:	dd34      	ble.n	80041c4 <_dtoa_r+0x444>
 800415a:	4620      	mov	r0, r4
 800415c:	2200      	movs	r2, #0
 800415e:	4629      	mov	r1, r5
 8004160:	4b6c      	ldr	r3, [pc, #432]	@ (8004314 <_dtoa_r+0x594>)
 8004162:	f7fc f9b9 	bl	80004d8 <__aeabi_dmul>
 8004166:	465c      	mov	r4, fp
 8004168:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800416c:	f107 38ff 	add.w	r8, r7, #4294967295
 8004170:	3601      	adds	r6, #1
 8004172:	4630      	mov	r0, r6
 8004174:	f7fc f946 	bl	8000404 <__aeabi_i2d>
 8004178:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800417c:	f7fc f9ac 	bl	80004d8 <__aeabi_dmul>
 8004180:	2200      	movs	r2, #0
 8004182:	4b65      	ldr	r3, [pc, #404]	@ (8004318 <_dtoa_r+0x598>)
 8004184:	f7fb fff2 	bl	800016c <__adddf3>
 8004188:	4605      	mov	r5, r0
 800418a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800418e:	2c00      	cmp	r4, #0
 8004190:	d16a      	bne.n	8004268 <_dtoa_r+0x4e8>
 8004192:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004196:	2200      	movs	r2, #0
 8004198:	4b60      	ldr	r3, [pc, #384]	@ (800431c <_dtoa_r+0x59c>)
 800419a:	f7fb ffe5 	bl	8000168 <__aeabi_dsub>
 800419e:	4602      	mov	r2, r0
 80041a0:	460b      	mov	r3, r1
 80041a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80041a6:	462a      	mov	r2, r5
 80041a8:	4633      	mov	r3, r6
 80041aa:	f7fc fc25 	bl	80009f8 <__aeabi_dcmpgt>
 80041ae:	2800      	cmp	r0, #0
 80041b0:	f040 8298 	bne.w	80046e4 <_dtoa_r+0x964>
 80041b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80041b8:	462a      	mov	r2, r5
 80041ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80041be:	f7fc fbfd 	bl	80009bc <__aeabi_dcmplt>
 80041c2:	bb38      	cbnz	r0, 8004214 <_dtoa_r+0x494>
 80041c4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80041c8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80041cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f2c0 8157 	blt.w	8004482 <_dtoa_r+0x702>
 80041d4:	2f0e      	cmp	r7, #14
 80041d6:	f300 8154 	bgt.w	8004482 <_dtoa_r+0x702>
 80041da:	4b4b      	ldr	r3, [pc, #300]	@ (8004308 <_dtoa_r+0x588>)
 80041dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80041e0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80041e4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80041e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f280 80e5 	bge.w	80043ba <_dtoa_r+0x63a>
 80041f0:	9b08      	ldr	r3, [sp, #32]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f300 80e1 	bgt.w	80043ba <_dtoa_r+0x63a>
 80041f8:	d10c      	bne.n	8004214 <_dtoa_r+0x494>
 80041fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80041fe:	2200      	movs	r2, #0
 8004200:	4b46      	ldr	r3, [pc, #280]	@ (800431c <_dtoa_r+0x59c>)
 8004202:	f7fc f969 	bl	80004d8 <__aeabi_dmul>
 8004206:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800420a:	f7fc fbeb 	bl	80009e4 <__aeabi_dcmpge>
 800420e:	2800      	cmp	r0, #0
 8004210:	f000 8266 	beq.w	80046e0 <_dtoa_r+0x960>
 8004214:	2400      	movs	r4, #0
 8004216:	4625      	mov	r5, r4
 8004218:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800421a:	4656      	mov	r6, sl
 800421c:	ea6f 0803 	mvn.w	r8, r3
 8004220:	2700      	movs	r7, #0
 8004222:	4621      	mov	r1, r4
 8004224:	4648      	mov	r0, r9
 8004226:	f000 fcbd 	bl	8004ba4 <_Bfree>
 800422a:	2d00      	cmp	r5, #0
 800422c:	f000 80bd 	beq.w	80043aa <_dtoa_r+0x62a>
 8004230:	b12f      	cbz	r7, 800423e <_dtoa_r+0x4be>
 8004232:	42af      	cmp	r7, r5
 8004234:	d003      	beq.n	800423e <_dtoa_r+0x4be>
 8004236:	4639      	mov	r1, r7
 8004238:	4648      	mov	r0, r9
 800423a:	f000 fcb3 	bl	8004ba4 <_Bfree>
 800423e:	4629      	mov	r1, r5
 8004240:	4648      	mov	r0, r9
 8004242:	f000 fcaf 	bl	8004ba4 <_Bfree>
 8004246:	e0b0      	b.n	80043aa <_dtoa_r+0x62a>
 8004248:	07e2      	lsls	r2, r4, #31
 800424a:	d505      	bpl.n	8004258 <_dtoa_r+0x4d8>
 800424c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004250:	f7fc f942 	bl	80004d8 <__aeabi_dmul>
 8004254:	2301      	movs	r3, #1
 8004256:	3601      	adds	r6, #1
 8004258:	1064      	asrs	r4, r4, #1
 800425a:	3508      	adds	r5, #8
 800425c:	e762      	b.n	8004124 <_dtoa_r+0x3a4>
 800425e:	2602      	movs	r6, #2
 8004260:	e765      	b.n	800412e <_dtoa_r+0x3ae>
 8004262:	46b8      	mov	r8, r7
 8004264:	9c08      	ldr	r4, [sp, #32]
 8004266:	e784      	b.n	8004172 <_dtoa_r+0x3f2>
 8004268:	4b27      	ldr	r3, [pc, #156]	@ (8004308 <_dtoa_r+0x588>)
 800426a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800426c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004270:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004274:	4454      	add	r4, sl
 8004276:	2900      	cmp	r1, #0
 8004278:	d054      	beq.n	8004324 <_dtoa_r+0x5a4>
 800427a:	2000      	movs	r0, #0
 800427c:	4928      	ldr	r1, [pc, #160]	@ (8004320 <_dtoa_r+0x5a0>)
 800427e:	f7fc fa55 	bl	800072c <__aeabi_ddiv>
 8004282:	4633      	mov	r3, r6
 8004284:	462a      	mov	r2, r5
 8004286:	f7fb ff6f 	bl	8000168 <__aeabi_dsub>
 800428a:	4656      	mov	r6, sl
 800428c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004290:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004294:	f7fc fbd0 	bl	8000a38 <__aeabi_d2iz>
 8004298:	4605      	mov	r5, r0
 800429a:	f7fc f8b3 	bl	8000404 <__aeabi_i2d>
 800429e:	4602      	mov	r2, r0
 80042a0:	460b      	mov	r3, r1
 80042a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80042a6:	f7fb ff5f 	bl	8000168 <__aeabi_dsub>
 80042aa:	4602      	mov	r2, r0
 80042ac:	460b      	mov	r3, r1
 80042ae:	3530      	adds	r5, #48	@ 0x30
 80042b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80042b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80042b8:	f806 5b01 	strb.w	r5, [r6], #1
 80042bc:	f7fc fb7e 	bl	80009bc <__aeabi_dcmplt>
 80042c0:	2800      	cmp	r0, #0
 80042c2:	d172      	bne.n	80043aa <_dtoa_r+0x62a>
 80042c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80042c8:	2000      	movs	r0, #0
 80042ca:	4911      	ldr	r1, [pc, #68]	@ (8004310 <_dtoa_r+0x590>)
 80042cc:	f7fb ff4c 	bl	8000168 <__aeabi_dsub>
 80042d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80042d4:	f7fc fb72 	bl	80009bc <__aeabi_dcmplt>
 80042d8:	2800      	cmp	r0, #0
 80042da:	f040 80b4 	bne.w	8004446 <_dtoa_r+0x6c6>
 80042de:	42a6      	cmp	r6, r4
 80042e0:	f43f af70 	beq.w	80041c4 <_dtoa_r+0x444>
 80042e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80042e8:	2200      	movs	r2, #0
 80042ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004314 <_dtoa_r+0x594>)
 80042ec:	f7fc f8f4 	bl	80004d8 <__aeabi_dmul>
 80042f0:	2200      	movs	r2, #0
 80042f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80042f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80042fa:	4b06      	ldr	r3, [pc, #24]	@ (8004314 <_dtoa_r+0x594>)
 80042fc:	f7fc f8ec 	bl	80004d8 <__aeabi_dmul>
 8004300:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004304:	e7c4      	b.n	8004290 <_dtoa_r+0x510>
 8004306:	bf00      	nop
 8004308:	08005f10 	.word	0x08005f10
 800430c:	08005ee8 	.word	0x08005ee8
 8004310:	3ff00000 	.word	0x3ff00000
 8004314:	40240000 	.word	0x40240000
 8004318:	401c0000 	.word	0x401c0000
 800431c:	40140000 	.word	0x40140000
 8004320:	3fe00000 	.word	0x3fe00000
 8004324:	4631      	mov	r1, r6
 8004326:	4628      	mov	r0, r5
 8004328:	f7fc f8d6 	bl	80004d8 <__aeabi_dmul>
 800432c:	4656      	mov	r6, sl
 800432e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004332:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004334:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004338:	f7fc fb7e 	bl	8000a38 <__aeabi_d2iz>
 800433c:	4605      	mov	r5, r0
 800433e:	f7fc f861 	bl	8000404 <__aeabi_i2d>
 8004342:	4602      	mov	r2, r0
 8004344:	460b      	mov	r3, r1
 8004346:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800434a:	f7fb ff0d 	bl	8000168 <__aeabi_dsub>
 800434e:	4602      	mov	r2, r0
 8004350:	460b      	mov	r3, r1
 8004352:	3530      	adds	r5, #48	@ 0x30
 8004354:	f806 5b01 	strb.w	r5, [r6], #1
 8004358:	42a6      	cmp	r6, r4
 800435a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800435e:	f04f 0200 	mov.w	r2, #0
 8004362:	d124      	bne.n	80043ae <_dtoa_r+0x62e>
 8004364:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004368:	4bae      	ldr	r3, [pc, #696]	@ (8004624 <_dtoa_r+0x8a4>)
 800436a:	f7fb feff 	bl	800016c <__adddf3>
 800436e:	4602      	mov	r2, r0
 8004370:	460b      	mov	r3, r1
 8004372:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004376:	f7fc fb3f 	bl	80009f8 <__aeabi_dcmpgt>
 800437a:	2800      	cmp	r0, #0
 800437c:	d163      	bne.n	8004446 <_dtoa_r+0x6c6>
 800437e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004382:	2000      	movs	r0, #0
 8004384:	49a7      	ldr	r1, [pc, #668]	@ (8004624 <_dtoa_r+0x8a4>)
 8004386:	f7fb feef 	bl	8000168 <__aeabi_dsub>
 800438a:	4602      	mov	r2, r0
 800438c:	460b      	mov	r3, r1
 800438e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004392:	f7fc fb13 	bl	80009bc <__aeabi_dcmplt>
 8004396:	2800      	cmp	r0, #0
 8004398:	f43f af14 	beq.w	80041c4 <_dtoa_r+0x444>
 800439c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800439e:	1e73      	subs	r3, r6, #1
 80043a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80043a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80043a6:	2b30      	cmp	r3, #48	@ 0x30
 80043a8:	d0f8      	beq.n	800439c <_dtoa_r+0x61c>
 80043aa:	4647      	mov	r7, r8
 80043ac:	e03b      	b.n	8004426 <_dtoa_r+0x6a6>
 80043ae:	4b9e      	ldr	r3, [pc, #632]	@ (8004628 <_dtoa_r+0x8a8>)
 80043b0:	f7fc f892 	bl	80004d8 <__aeabi_dmul>
 80043b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80043b8:	e7bc      	b.n	8004334 <_dtoa_r+0x5b4>
 80043ba:	4656      	mov	r6, sl
 80043bc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80043c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80043c4:	4620      	mov	r0, r4
 80043c6:	4629      	mov	r1, r5
 80043c8:	f7fc f9b0 	bl	800072c <__aeabi_ddiv>
 80043cc:	f7fc fb34 	bl	8000a38 <__aeabi_d2iz>
 80043d0:	4680      	mov	r8, r0
 80043d2:	f7fc f817 	bl	8000404 <__aeabi_i2d>
 80043d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80043da:	f7fc f87d 	bl	80004d8 <__aeabi_dmul>
 80043de:	4602      	mov	r2, r0
 80043e0:	460b      	mov	r3, r1
 80043e2:	4620      	mov	r0, r4
 80043e4:	4629      	mov	r1, r5
 80043e6:	f7fb febf 	bl	8000168 <__aeabi_dsub>
 80043ea:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80043ee:	9d08      	ldr	r5, [sp, #32]
 80043f0:	f806 4b01 	strb.w	r4, [r6], #1
 80043f4:	eba6 040a 	sub.w	r4, r6, sl
 80043f8:	42a5      	cmp	r5, r4
 80043fa:	4602      	mov	r2, r0
 80043fc:	460b      	mov	r3, r1
 80043fe:	d133      	bne.n	8004468 <_dtoa_r+0x6e8>
 8004400:	f7fb feb4 	bl	800016c <__adddf3>
 8004404:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004408:	4604      	mov	r4, r0
 800440a:	460d      	mov	r5, r1
 800440c:	f7fc faf4 	bl	80009f8 <__aeabi_dcmpgt>
 8004410:	b9c0      	cbnz	r0, 8004444 <_dtoa_r+0x6c4>
 8004412:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004416:	4620      	mov	r0, r4
 8004418:	4629      	mov	r1, r5
 800441a:	f7fc fac5 	bl	80009a8 <__aeabi_dcmpeq>
 800441e:	b110      	cbz	r0, 8004426 <_dtoa_r+0x6a6>
 8004420:	f018 0f01 	tst.w	r8, #1
 8004424:	d10e      	bne.n	8004444 <_dtoa_r+0x6c4>
 8004426:	4648      	mov	r0, r9
 8004428:	9903      	ldr	r1, [sp, #12]
 800442a:	f000 fbbb 	bl	8004ba4 <_Bfree>
 800442e:	2300      	movs	r3, #0
 8004430:	7033      	strb	r3, [r6, #0]
 8004432:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004434:	3701      	adds	r7, #1
 8004436:	601f      	str	r7, [r3, #0]
 8004438:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800443a:	2b00      	cmp	r3, #0
 800443c:	f000 824b 	beq.w	80048d6 <_dtoa_r+0xb56>
 8004440:	601e      	str	r6, [r3, #0]
 8004442:	e248      	b.n	80048d6 <_dtoa_r+0xb56>
 8004444:	46b8      	mov	r8, r7
 8004446:	4633      	mov	r3, r6
 8004448:	461e      	mov	r6, r3
 800444a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800444e:	2a39      	cmp	r2, #57	@ 0x39
 8004450:	d106      	bne.n	8004460 <_dtoa_r+0x6e0>
 8004452:	459a      	cmp	sl, r3
 8004454:	d1f8      	bne.n	8004448 <_dtoa_r+0x6c8>
 8004456:	2230      	movs	r2, #48	@ 0x30
 8004458:	f108 0801 	add.w	r8, r8, #1
 800445c:	f88a 2000 	strb.w	r2, [sl]
 8004460:	781a      	ldrb	r2, [r3, #0]
 8004462:	3201      	adds	r2, #1
 8004464:	701a      	strb	r2, [r3, #0]
 8004466:	e7a0      	b.n	80043aa <_dtoa_r+0x62a>
 8004468:	2200      	movs	r2, #0
 800446a:	4b6f      	ldr	r3, [pc, #444]	@ (8004628 <_dtoa_r+0x8a8>)
 800446c:	f7fc f834 	bl	80004d8 <__aeabi_dmul>
 8004470:	2200      	movs	r2, #0
 8004472:	2300      	movs	r3, #0
 8004474:	4604      	mov	r4, r0
 8004476:	460d      	mov	r5, r1
 8004478:	f7fc fa96 	bl	80009a8 <__aeabi_dcmpeq>
 800447c:	2800      	cmp	r0, #0
 800447e:	d09f      	beq.n	80043c0 <_dtoa_r+0x640>
 8004480:	e7d1      	b.n	8004426 <_dtoa_r+0x6a6>
 8004482:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004484:	2a00      	cmp	r2, #0
 8004486:	f000 80ea 	beq.w	800465e <_dtoa_r+0x8de>
 800448a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800448c:	2a01      	cmp	r2, #1
 800448e:	f300 80cd 	bgt.w	800462c <_dtoa_r+0x8ac>
 8004492:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004494:	2a00      	cmp	r2, #0
 8004496:	f000 80c1 	beq.w	800461c <_dtoa_r+0x89c>
 800449a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800449e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80044a0:	9e04      	ldr	r6, [sp, #16]
 80044a2:	9a04      	ldr	r2, [sp, #16]
 80044a4:	2101      	movs	r1, #1
 80044a6:	441a      	add	r2, r3
 80044a8:	9204      	str	r2, [sp, #16]
 80044aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044ac:	4648      	mov	r0, r9
 80044ae:	441a      	add	r2, r3
 80044b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80044b2:	f000 fc2b 	bl	8004d0c <__i2b>
 80044b6:	4605      	mov	r5, r0
 80044b8:	b166      	cbz	r6, 80044d4 <_dtoa_r+0x754>
 80044ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044bc:	2b00      	cmp	r3, #0
 80044be:	dd09      	ble.n	80044d4 <_dtoa_r+0x754>
 80044c0:	42b3      	cmp	r3, r6
 80044c2:	bfa8      	it	ge
 80044c4:	4633      	movge	r3, r6
 80044c6:	9a04      	ldr	r2, [sp, #16]
 80044c8:	1af6      	subs	r6, r6, r3
 80044ca:	1ad2      	subs	r2, r2, r3
 80044cc:	9204      	str	r2, [sp, #16]
 80044ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80044d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80044d6:	b30b      	cbz	r3, 800451c <_dtoa_r+0x79c>
 80044d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044da:	2b00      	cmp	r3, #0
 80044dc:	f000 80c6 	beq.w	800466c <_dtoa_r+0x8ec>
 80044e0:	2c00      	cmp	r4, #0
 80044e2:	f000 80c0 	beq.w	8004666 <_dtoa_r+0x8e6>
 80044e6:	4629      	mov	r1, r5
 80044e8:	4622      	mov	r2, r4
 80044ea:	4648      	mov	r0, r9
 80044ec:	f000 fcc6 	bl	8004e7c <__pow5mult>
 80044f0:	9a03      	ldr	r2, [sp, #12]
 80044f2:	4601      	mov	r1, r0
 80044f4:	4605      	mov	r5, r0
 80044f6:	4648      	mov	r0, r9
 80044f8:	f000 fc1e 	bl	8004d38 <__multiply>
 80044fc:	9903      	ldr	r1, [sp, #12]
 80044fe:	4680      	mov	r8, r0
 8004500:	4648      	mov	r0, r9
 8004502:	f000 fb4f 	bl	8004ba4 <_Bfree>
 8004506:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004508:	1b1b      	subs	r3, r3, r4
 800450a:	930a      	str	r3, [sp, #40]	@ 0x28
 800450c:	f000 80b1 	beq.w	8004672 <_dtoa_r+0x8f2>
 8004510:	4641      	mov	r1, r8
 8004512:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004514:	4648      	mov	r0, r9
 8004516:	f000 fcb1 	bl	8004e7c <__pow5mult>
 800451a:	9003      	str	r0, [sp, #12]
 800451c:	2101      	movs	r1, #1
 800451e:	4648      	mov	r0, r9
 8004520:	f000 fbf4 	bl	8004d0c <__i2b>
 8004524:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004526:	4604      	mov	r4, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	f000 81d8 	beq.w	80048de <_dtoa_r+0xb5e>
 800452e:	461a      	mov	r2, r3
 8004530:	4601      	mov	r1, r0
 8004532:	4648      	mov	r0, r9
 8004534:	f000 fca2 	bl	8004e7c <__pow5mult>
 8004538:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800453a:	4604      	mov	r4, r0
 800453c:	2b01      	cmp	r3, #1
 800453e:	f300 809f 	bgt.w	8004680 <_dtoa_r+0x900>
 8004542:	9b06      	ldr	r3, [sp, #24]
 8004544:	2b00      	cmp	r3, #0
 8004546:	f040 8097 	bne.w	8004678 <_dtoa_r+0x8f8>
 800454a:	9b07      	ldr	r3, [sp, #28]
 800454c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004550:	2b00      	cmp	r3, #0
 8004552:	f040 8093 	bne.w	800467c <_dtoa_r+0x8fc>
 8004556:	9b07      	ldr	r3, [sp, #28]
 8004558:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800455c:	0d1b      	lsrs	r3, r3, #20
 800455e:	051b      	lsls	r3, r3, #20
 8004560:	b133      	cbz	r3, 8004570 <_dtoa_r+0x7f0>
 8004562:	9b04      	ldr	r3, [sp, #16]
 8004564:	3301      	adds	r3, #1
 8004566:	9304      	str	r3, [sp, #16]
 8004568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800456a:	3301      	adds	r3, #1
 800456c:	9309      	str	r3, [sp, #36]	@ 0x24
 800456e:	2301      	movs	r3, #1
 8004570:	930a      	str	r3, [sp, #40]	@ 0x28
 8004572:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004574:	2b00      	cmp	r3, #0
 8004576:	f000 81b8 	beq.w	80048ea <_dtoa_r+0xb6a>
 800457a:	6923      	ldr	r3, [r4, #16]
 800457c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004580:	6918      	ldr	r0, [r3, #16]
 8004582:	f000 fb77 	bl	8004c74 <__hi0bits>
 8004586:	f1c0 0020 	rsb	r0, r0, #32
 800458a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800458c:	4418      	add	r0, r3
 800458e:	f010 001f 	ands.w	r0, r0, #31
 8004592:	f000 8082 	beq.w	800469a <_dtoa_r+0x91a>
 8004596:	f1c0 0320 	rsb	r3, r0, #32
 800459a:	2b04      	cmp	r3, #4
 800459c:	dd73      	ble.n	8004686 <_dtoa_r+0x906>
 800459e:	9b04      	ldr	r3, [sp, #16]
 80045a0:	f1c0 001c 	rsb	r0, r0, #28
 80045a4:	4403      	add	r3, r0
 80045a6:	9304      	str	r3, [sp, #16]
 80045a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045aa:	4406      	add	r6, r0
 80045ac:	4403      	add	r3, r0
 80045ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80045b0:	9b04      	ldr	r3, [sp, #16]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	dd05      	ble.n	80045c2 <_dtoa_r+0x842>
 80045b6:	461a      	mov	r2, r3
 80045b8:	4648      	mov	r0, r9
 80045ba:	9903      	ldr	r1, [sp, #12]
 80045bc:	f000 fcb8 	bl	8004f30 <__lshift>
 80045c0:	9003      	str	r0, [sp, #12]
 80045c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	dd05      	ble.n	80045d4 <_dtoa_r+0x854>
 80045c8:	4621      	mov	r1, r4
 80045ca:	461a      	mov	r2, r3
 80045cc:	4648      	mov	r0, r9
 80045ce:	f000 fcaf 	bl	8004f30 <__lshift>
 80045d2:	4604      	mov	r4, r0
 80045d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d061      	beq.n	800469e <_dtoa_r+0x91e>
 80045da:	4621      	mov	r1, r4
 80045dc:	9803      	ldr	r0, [sp, #12]
 80045de:	f000 fd13 	bl	8005008 <__mcmp>
 80045e2:	2800      	cmp	r0, #0
 80045e4:	da5b      	bge.n	800469e <_dtoa_r+0x91e>
 80045e6:	2300      	movs	r3, #0
 80045e8:	220a      	movs	r2, #10
 80045ea:	4648      	mov	r0, r9
 80045ec:	9903      	ldr	r1, [sp, #12]
 80045ee:	f000 fafb 	bl	8004be8 <__multadd>
 80045f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80045f4:	f107 38ff 	add.w	r8, r7, #4294967295
 80045f8:	9003      	str	r0, [sp, #12]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	f000 8177 	beq.w	80048ee <_dtoa_r+0xb6e>
 8004600:	4629      	mov	r1, r5
 8004602:	2300      	movs	r3, #0
 8004604:	220a      	movs	r2, #10
 8004606:	4648      	mov	r0, r9
 8004608:	f000 faee 	bl	8004be8 <__multadd>
 800460c:	f1bb 0f00 	cmp.w	fp, #0
 8004610:	4605      	mov	r5, r0
 8004612:	dc6f      	bgt.n	80046f4 <_dtoa_r+0x974>
 8004614:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004616:	2b02      	cmp	r3, #2
 8004618:	dc49      	bgt.n	80046ae <_dtoa_r+0x92e>
 800461a:	e06b      	b.n	80046f4 <_dtoa_r+0x974>
 800461c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800461e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004622:	e73c      	b.n	800449e <_dtoa_r+0x71e>
 8004624:	3fe00000 	.word	0x3fe00000
 8004628:	40240000 	.word	0x40240000
 800462c:	9b08      	ldr	r3, [sp, #32]
 800462e:	1e5c      	subs	r4, r3, #1
 8004630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004632:	42a3      	cmp	r3, r4
 8004634:	db09      	blt.n	800464a <_dtoa_r+0x8ca>
 8004636:	1b1c      	subs	r4, r3, r4
 8004638:	9b08      	ldr	r3, [sp, #32]
 800463a:	2b00      	cmp	r3, #0
 800463c:	f6bf af30 	bge.w	80044a0 <_dtoa_r+0x720>
 8004640:	9b04      	ldr	r3, [sp, #16]
 8004642:	9a08      	ldr	r2, [sp, #32]
 8004644:	1a9e      	subs	r6, r3, r2
 8004646:	2300      	movs	r3, #0
 8004648:	e72b      	b.n	80044a2 <_dtoa_r+0x722>
 800464a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800464c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800464e:	1ae3      	subs	r3, r4, r3
 8004650:	441a      	add	r2, r3
 8004652:	940a      	str	r4, [sp, #40]	@ 0x28
 8004654:	9e04      	ldr	r6, [sp, #16]
 8004656:	2400      	movs	r4, #0
 8004658:	9b08      	ldr	r3, [sp, #32]
 800465a:	920e      	str	r2, [sp, #56]	@ 0x38
 800465c:	e721      	b.n	80044a2 <_dtoa_r+0x722>
 800465e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004660:	9e04      	ldr	r6, [sp, #16]
 8004662:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004664:	e728      	b.n	80044b8 <_dtoa_r+0x738>
 8004666:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800466a:	e751      	b.n	8004510 <_dtoa_r+0x790>
 800466c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800466e:	9903      	ldr	r1, [sp, #12]
 8004670:	e750      	b.n	8004514 <_dtoa_r+0x794>
 8004672:	f8cd 800c 	str.w	r8, [sp, #12]
 8004676:	e751      	b.n	800451c <_dtoa_r+0x79c>
 8004678:	2300      	movs	r3, #0
 800467a:	e779      	b.n	8004570 <_dtoa_r+0x7f0>
 800467c:	9b06      	ldr	r3, [sp, #24]
 800467e:	e777      	b.n	8004570 <_dtoa_r+0x7f0>
 8004680:	2300      	movs	r3, #0
 8004682:	930a      	str	r3, [sp, #40]	@ 0x28
 8004684:	e779      	b.n	800457a <_dtoa_r+0x7fa>
 8004686:	d093      	beq.n	80045b0 <_dtoa_r+0x830>
 8004688:	9a04      	ldr	r2, [sp, #16]
 800468a:	331c      	adds	r3, #28
 800468c:	441a      	add	r2, r3
 800468e:	9204      	str	r2, [sp, #16]
 8004690:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004692:	441e      	add	r6, r3
 8004694:	441a      	add	r2, r3
 8004696:	9209      	str	r2, [sp, #36]	@ 0x24
 8004698:	e78a      	b.n	80045b0 <_dtoa_r+0x830>
 800469a:	4603      	mov	r3, r0
 800469c:	e7f4      	b.n	8004688 <_dtoa_r+0x908>
 800469e:	9b08      	ldr	r3, [sp, #32]
 80046a0:	46b8      	mov	r8, r7
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	dc20      	bgt.n	80046e8 <_dtoa_r+0x968>
 80046a6:	469b      	mov	fp, r3
 80046a8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	dd1e      	ble.n	80046ec <_dtoa_r+0x96c>
 80046ae:	f1bb 0f00 	cmp.w	fp, #0
 80046b2:	f47f adb1 	bne.w	8004218 <_dtoa_r+0x498>
 80046b6:	4621      	mov	r1, r4
 80046b8:	465b      	mov	r3, fp
 80046ba:	2205      	movs	r2, #5
 80046bc:	4648      	mov	r0, r9
 80046be:	f000 fa93 	bl	8004be8 <__multadd>
 80046c2:	4601      	mov	r1, r0
 80046c4:	4604      	mov	r4, r0
 80046c6:	9803      	ldr	r0, [sp, #12]
 80046c8:	f000 fc9e 	bl	8005008 <__mcmp>
 80046cc:	2800      	cmp	r0, #0
 80046ce:	f77f ada3 	ble.w	8004218 <_dtoa_r+0x498>
 80046d2:	4656      	mov	r6, sl
 80046d4:	2331      	movs	r3, #49	@ 0x31
 80046d6:	f108 0801 	add.w	r8, r8, #1
 80046da:	f806 3b01 	strb.w	r3, [r6], #1
 80046de:	e59f      	b.n	8004220 <_dtoa_r+0x4a0>
 80046e0:	46b8      	mov	r8, r7
 80046e2:	9c08      	ldr	r4, [sp, #32]
 80046e4:	4625      	mov	r5, r4
 80046e6:	e7f4      	b.n	80046d2 <_dtoa_r+0x952>
 80046e8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80046ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f000 8101 	beq.w	80048f6 <_dtoa_r+0xb76>
 80046f4:	2e00      	cmp	r6, #0
 80046f6:	dd05      	ble.n	8004704 <_dtoa_r+0x984>
 80046f8:	4629      	mov	r1, r5
 80046fa:	4632      	mov	r2, r6
 80046fc:	4648      	mov	r0, r9
 80046fe:	f000 fc17 	bl	8004f30 <__lshift>
 8004702:	4605      	mov	r5, r0
 8004704:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004706:	2b00      	cmp	r3, #0
 8004708:	d05c      	beq.n	80047c4 <_dtoa_r+0xa44>
 800470a:	4648      	mov	r0, r9
 800470c:	6869      	ldr	r1, [r5, #4]
 800470e:	f000 fa09 	bl	8004b24 <_Balloc>
 8004712:	4606      	mov	r6, r0
 8004714:	b928      	cbnz	r0, 8004722 <_dtoa_r+0x9a2>
 8004716:	4602      	mov	r2, r0
 8004718:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800471c:	4b80      	ldr	r3, [pc, #512]	@ (8004920 <_dtoa_r+0xba0>)
 800471e:	f7ff bb43 	b.w	8003da8 <_dtoa_r+0x28>
 8004722:	692a      	ldr	r2, [r5, #16]
 8004724:	f105 010c 	add.w	r1, r5, #12
 8004728:	3202      	adds	r2, #2
 800472a:	0092      	lsls	r2, r2, #2
 800472c:	300c      	adds	r0, #12
 800472e:	f000 ff9d 	bl	800566c <memcpy>
 8004732:	2201      	movs	r2, #1
 8004734:	4631      	mov	r1, r6
 8004736:	4648      	mov	r0, r9
 8004738:	f000 fbfa 	bl	8004f30 <__lshift>
 800473c:	462f      	mov	r7, r5
 800473e:	4605      	mov	r5, r0
 8004740:	f10a 0301 	add.w	r3, sl, #1
 8004744:	9304      	str	r3, [sp, #16]
 8004746:	eb0a 030b 	add.w	r3, sl, fp
 800474a:	930a      	str	r3, [sp, #40]	@ 0x28
 800474c:	9b06      	ldr	r3, [sp, #24]
 800474e:	f003 0301 	and.w	r3, r3, #1
 8004752:	9309      	str	r3, [sp, #36]	@ 0x24
 8004754:	9b04      	ldr	r3, [sp, #16]
 8004756:	4621      	mov	r1, r4
 8004758:	9803      	ldr	r0, [sp, #12]
 800475a:	f103 3bff 	add.w	fp, r3, #4294967295
 800475e:	f7ff fa86 	bl	8003c6e <quorem>
 8004762:	4603      	mov	r3, r0
 8004764:	4639      	mov	r1, r7
 8004766:	3330      	adds	r3, #48	@ 0x30
 8004768:	9006      	str	r0, [sp, #24]
 800476a:	9803      	ldr	r0, [sp, #12]
 800476c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800476e:	f000 fc4b 	bl	8005008 <__mcmp>
 8004772:	462a      	mov	r2, r5
 8004774:	9008      	str	r0, [sp, #32]
 8004776:	4621      	mov	r1, r4
 8004778:	4648      	mov	r0, r9
 800477a:	f000 fc61 	bl	8005040 <__mdiff>
 800477e:	68c2      	ldr	r2, [r0, #12]
 8004780:	4606      	mov	r6, r0
 8004782:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004784:	bb02      	cbnz	r2, 80047c8 <_dtoa_r+0xa48>
 8004786:	4601      	mov	r1, r0
 8004788:	9803      	ldr	r0, [sp, #12]
 800478a:	f000 fc3d 	bl	8005008 <__mcmp>
 800478e:	4602      	mov	r2, r0
 8004790:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004792:	4631      	mov	r1, r6
 8004794:	4648      	mov	r0, r9
 8004796:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800479a:	f000 fa03 	bl	8004ba4 <_Bfree>
 800479e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80047a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80047a2:	9e04      	ldr	r6, [sp, #16]
 80047a4:	ea42 0103 	orr.w	r1, r2, r3
 80047a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047aa:	4319      	orrs	r1, r3
 80047ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80047ae:	d10d      	bne.n	80047cc <_dtoa_r+0xa4c>
 80047b0:	2b39      	cmp	r3, #57	@ 0x39
 80047b2:	d027      	beq.n	8004804 <_dtoa_r+0xa84>
 80047b4:	9a08      	ldr	r2, [sp, #32]
 80047b6:	2a00      	cmp	r2, #0
 80047b8:	dd01      	ble.n	80047be <_dtoa_r+0xa3e>
 80047ba:	9b06      	ldr	r3, [sp, #24]
 80047bc:	3331      	adds	r3, #49	@ 0x31
 80047be:	f88b 3000 	strb.w	r3, [fp]
 80047c2:	e52e      	b.n	8004222 <_dtoa_r+0x4a2>
 80047c4:	4628      	mov	r0, r5
 80047c6:	e7b9      	b.n	800473c <_dtoa_r+0x9bc>
 80047c8:	2201      	movs	r2, #1
 80047ca:	e7e2      	b.n	8004792 <_dtoa_r+0xa12>
 80047cc:	9908      	ldr	r1, [sp, #32]
 80047ce:	2900      	cmp	r1, #0
 80047d0:	db04      	blt.n	80047dc <_dtoa_r+0xa5c>
 80047d2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80047d4:	4301      	orrs	r1, r0
 80047d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80047d8:	4301      	orrs	r1, r0
 80047da:	d120      	bne.n	800481e <_dtoa_r+0xa9e>
 80047dc:	2a00      	cmp	r2, #0
 80047de:	ddee      	ble.n	80047be <_dtoa_r+0xa3e>
 80047e0:	2201      	movs	r2, #1
 80047e2:	9903      	ldr	r1, [sp, #12]
 80047e4:	4648      	mov	r0, r9
 80047e6:	9304      	str	r3, [sp, #16]
 80047e8:	f000 fba2 	bl	8004f30 <__lshift>
 80047ec:	4621      	mov	r1, r4
 80047ee:	9003      	str	r0, [sp, #12]
 80047f0:	f000 fc0a 	bl	8005008 <__mcmp>
 80047f4:	2800      	cmp	r0, #0
 80047f6:	9b04      	ldr	r3, [sp, #16]
 80047f8:	dc02      	bgt.n	8004800 <_dtoa_r+0xa80>
 80047fa:	d1e0      	bne.n	80047be <_dtoa_r+0xa3e>
 80047fc:	07da      	lsls	r2, r3, #31
 80047fe:	d5de      	bpl.n	80047be <_dtoa_r+0xa3e>
 8004800:	2b39      	cmp	r3, #57	@ 0x39
 8004802:	d1da      	bne.n	80047ba <_dtoa_r+0xa3a>
 8004804:	2339      	movs	r3, #57	@ 0x39
 8004806:	f88b 3000 	strb.w	r3, [fp]
 800480a:	4633      	mov	r3, r6
 800480c:	461e      	mov	r6, r3
 800480e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004812:	3b01      	subs	r3, #1
 8004814:	2a39      	cmp	r2, #57	@ 0x39
 8004816:	d04e      	beq.n	80048b6 <_dtoa_r+0xb36>
 8004818:	3201      	adds	r2, #1
 800481a:	701a      	strb	r2, [r3, #0]
 800481c:	e501      	b.n	8004222 <_dtoa_r+0x4a2>
 800481e:	2a00      	cmp	r2, #0
 8004820:	dd03      	ble.n	800482a <_dtoa_r+0xaaa>
 8004822:	2b39      	cmp	r3, #57	@ 0x39
 8004824:	d0ee      	beq.n	8004804 <_dtoa_r+0xa84>
 8004826:	3301      	adds	r3, #1
 8004828:	e7c9      	b.n	80047be <_dtoa_r+0xa3e>
 800482a:	9a04      	ldr	r2, [sp, #16]
 800482c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800482e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004832:	428a      	cmp	r2, r1
 8004834:	d028      	beq.n	8004888 <_dtoa_r+0xb08>
 8004836:	2300      	movs	r3, #0
 8004838:	220a      	movs	r2, #10
 800483a:	9903      	ldr	r1, [sp, #12]
 800483c:	4648      	mov	r0, r9
 800483e:	f000 f9d3 	bl	8004be8 <__multadd>
 8004842:	42af      	cmp	r7, r5
 8004844:	9003      	str	r0, [sp, #12]
 8004846:	f04f 0300 	mov.w	r3, #0
 800484a:	f04f 020a 	mov.w	r2, #10
 800484e:	4639      	mov	r1, r7
 8004850:	4648      	mov	r0, r9
 8004852:	d107      	bne.n	8004864 <_dtoa_r+0xae4>
 8004854:	f000 f9c8 	bl	8004be8 <__multadd>
 8004858:	4607      	mov	r7, r0
 800485a:	4605      	mov	r5, r0
 800485c:	9b04      	ldr	r3, [sp, #16]
 800485e:	3301      	adds	r3, #1
 8004860:	9304      	str	r3, [sp, #16]
 8004862:	e777      	b.n	8004754 <_dtoa_r+0x9d4>
 8004864:	f000 f9c0 	bl	8004be8 <__multadd>
 8004868:	4629      	mov	r1, r5
 800486a:	4607      	mov	r7, r0
 800486c:	2300      	movs	r3, #0
 800486e:	220a      	movs	r2, #10
 8004870:	4648      	mov	r0, r9
 8004872:	f000 f9b9 	bl	8004be8 <__multadd>
 8004876:	4605      	mov	r5, r0
 8004878:	e7f0      	b.n	800485c <_dtoa_r+0xadc>
 800487a:	f1bb 0f00 	cmp.w	fp, #0
 800487e:	bfcc      	ite	gt
 8004880:	465e      	movgt	r6, fp
 8004882:	2601      	movle	r6, #1
 8004884:	2700      	movs	r7, #0
 8004886:	4456      	add	r6, sl
 8004888:	2201      	movs	r2, #1
 800488a:	9903      	ldr	r1, [sp, #12]
 800488c:	4648      	mov	r0, r9
 800488e:	9304      	str	r3, [sp, #16]
 8004890:	f000 fb4e 	bl	8004f30 <__lshift>
 8004894:	4621      	mov	r1, r4
 8004896:	9003      	str	r0, [sp, #12]
 8004898:	f000 fbb6 	bl	8005008 <__mcmp>
 800489c:	2800      	cmp	r0, #0
 800489e:	dcb4      	bgt.n	800480a <_dtoa_r+0xa8a>
 80048a0:	d102      	bne.n	80048a8 <_dtoa_r+0xb28>
 80048a2:	9b04      	ldr	r3, [sp, #16]
 80048a4:	07db      	lsls	r3, r3, #31
 80048a6:	d4b0      	bmi.n	800480a <_dtoa_r+0xa8a>
 80048a8:	4633      	mov	r3, r6
 80048aa:	461e      	mov	r6, r3
 80048ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80048b0:	2a30      	cmp	r2, #48	@ 0x30
 80048b2:	d0fa      	beq.n	80048aa <_dtoa_r+0xb2a>
 80048b4:	e4b5      	b.n	8004222 <_dtoa_r+0x4a2>
 80048b6:	459a      	cmp	sl, r3
 80048b8:	d1a8      	bne.n	800480c <_dtoa_r+0xa8c>
 80048ba:	2331      	movs	r3, #49	@ 0x31
 80048bc:	f108 0801 	add.w	r8, r8, #1
 80048c0:	f88a 3000 	strb.w	r3, [sl]
 80048c4:	e4ad      	b.n	8004222 <_dtoa_r+0x4a2>
 80048c6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80048c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8004924 <_dtoa_r+0xba4>
 80048cc:	b11b      	cbz	r3, 80048d6 <_dtoa_r+0xb56>
 80048ce:	f10a 0308 	add.w	r3, sl, #8
 80048d2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80048d4:	6013      	str	r3, [r2, #0]
 80048d6:	4650      	mov	r0, sl
 80048d8:	b017      	add	sp, #92	@ 0x5c
 80048da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048de:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	f77f ae2e 	ble.w	8004542 <_dtoa_r+0x7c2>
 80048e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80048e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80048ea:	2001      	movs	r0, #1
 80048ec:	e64d      	b.n	800458a <_dtoa_r+0x80a>
 80048ee:	f1bb 0f00 	cmp.w	fp, #0
 80048f2:	f77f aed9 	ble.w	80046a8 <_dtoa_r+0x928>
 80048f6:	4656      	mov	r6, sl
 80048f8:	4621      	mov	r1, r4
 80048fa:	9803      	ldr	r0, [sp, #12]
 80048fc:	f7ff f9b7 	bl	8003c6e <quorem>
 8004900:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8004904:	f806 3b01 	strb.w	r3, [r6], #1
 8004908:	eba6 020a 	sub.w	r2, r6, sl
 800490c:	4593      	cmp	fp, r2
 800490e:	ddb4      	ble.n	800487a <_dtoa_r+0xafa>
 8004910:	2300      	movs	r3, #0
 8004912:	220a      	movs	r2, #10
 8004914:	4648      	mov	r0, r9
 8004916:	9903      	ldr	r1, [sp, #12]
 8004918:	f000 f966 	bl	8004be8 <__multadd>
 800491c:	9003      	str	r0, [sp, #12]
 800491e:	e7eb      	b.n	80048f8 <_dtoa_r+0xb78>
 8004920:	08005e16 	.word	0x08005e16
 8004924:	08005d9a 	.word	0x08005d9a

08004928 <_free_r>:
 8004928:	b538      	push	{r3, r4, r5, lr}
 800492a:	4605      	mov	r5, r0
 800492c:	2900      	cmp	r1, #0
 800492e:	d040      	beq.n	80049b2 <_free_r+0x8a>
 8004930:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004934:	1f0c      	subs	r4, r1, #4
 8004936:	2b00      	cmp	r3, #0
 8004938:	bfb8      	it	lt
 800493a:	18e4      	addlt	r4, r4, r3
 800493c:	f000 f8e6 	bl	8004b0c <__malloc_lock>
 8004940:	4a1c      	ldr	r2, [pc, #112]	@ (80049b4 <_free_r+0x8c>)
 8004942:	6813      	ldr	r3, [r2, #0]
 8004944:	b933      	cbnz	r3, 8004954 <_free_r+0x2c>
 8004946:	6063      	str	r3, [r4, #4]
 8004948:	6014      	str	r4, [r2, #0]
 800494a:	4628      	mov	r0, r5
 800494c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004950:	f000 b8e2 	b.w	8004b18 <__malloc_unlock>
 8004954:	42a3      	cmp	r3, r4
 8004956:	d908      	bls.n	800496a <_free_r+0x42>
 8004958:	6820      	ldr	r0, [r4, #0]
 800495a:	1821      	adds	r1, r4, r0
 800495c:	428b      	cmp	r3, r1
 800495e:	bf01      	itttt	eq
 8004960:	6819      	ldreq	r1, [r3, #0]
 8004962:	685b      	ldreq	r3, [r3, #4]
 8004964:	1809      	addeq	r1, r1, r0
 8004966:	6021      	streq	r1, [r4, #0]
 8004968:	e7ed      	b.n	8004946 <_free_r+0x1e>
 800496a:	461a      	mov	r2, r3
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	b10b      	cbz	r3, 8004974 <_free_r+0x4c>
 8004970:	42a3      	cmp	r3, r4
 8004972:	d9fa      	bls.n	800496a <_free_r+0x42>
 8004974:	6811      	ldr	r1, [r2, #0]
 8004976:	1850      	adds	r0, r2, r1
 8004978:	42a0      	cmp	r0, r4
 800497a:	d10b      	bne.n	8004994 <_free_r+0x6c>
 800497c:	6820      	ldr	r0, [r4, #0]
 800497e:	4401      	add	r1, r0
 8004980:	1850      	adds	r0, r2, r1
 8004982:	4283      	cmp	r3, r0
 8004984:	6011      	str	r1, [r2, #0]
 8004986:	d1e0      	bne.n	800494a <_free_r+0x22>
 8004988:	6818      	ldr	r0, [r3, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	4408      	add	r0, r1
 800498e:	6010      	str	r0, [r2, #0]
 8004990:	6053      	str	r3, [r2, #4]
 8004992:	e7da      	b.n	800494a <_free_r+0x22>
 8004994:	d902      	bls.n	800499c <_free_r+0x74>
 8004996:	230c      	movs	r3, #12
 8004998:	602b      	str	r3, [r5, #0]
 800499a:	e7d6      	b.n	800494a <_free_r+0x22>
 800499c:	6820      	ldr	r0, [r4, #0]
 800499e:	1821      	adds	r1, r4, r0
 80049a0:	428b      	cmp	r3, r1
 80049a2:	bf01      	itttt	eq
 80049a4:	6819      	ldreq	r1, [r3, #0]
 80049a6:	685b      	ldreq	r3, [r3, #4]
 80049a8:	1809      	addeq	r1, r1, r0
 80049aa:	6021      	streq	r1, [r4, #0]
 80049ac:	6063      	str	r3, [r4, #4]
 80049ae:	6054      	str	r4, [r2, #4]
 80049b0:	e7cb      	b.n	800494a <_free_r+0x22>
 80049b2:	bd38      	pop	{r3, r4, r5, pc}
 80049b4:	200003b8 	.word	0x200003b8

080049b8 <malloc>:
 80049b8:	4b02      	ldr	r3, [pc, #8]	@ (80049c4 <malloc+0xc>)
 80049ba:	4601      	mov	r1, r0
 80049bc:	6818      	ldr	r0, [r3, #0]
 80049be:	f000 b825 	b.w	8004a0c <_malloc_r>
 80049c2:	bf00      	nop
 80049c4:	20000018 	.word	0x20000018

080049c8 <sbrk_aligned>:
 80049c8:	b570      	push	{r4, r5, r6, lr}
 80049ca:	4e0f      	ldr	r6, [pc, #60]	@ (8004a08 <sbrk_aligned+0x40>)
 80049cc:	460c      	mov	r4, r1
 80049ce:	6831      	ldr	r1, [r6, #0]
 80049d0:	4605      	mov	r5, r0
 80049d2:	b911      	cbnz	r1, 80049da <sbrk_aligned+0x12>
 80049d4:	f000 fe3a 	bl	800564c <_sbrk_r>
 80049d8:	6030      	str	r0, [r6, #0]
 80049da:	4621      	mov	r1, r4
 80049dc:	4628      	mov	r0, r5
 80049de:	f000 fe35 	bl	800564c <_sbrk_r>
 80049e2:	1c43      	adds	r3, r0, #1
 80049e4:	d103      	bne.n	80049ee <sbrk_aligned+0x26>
 80049e6:	f04f 34ff 	mov.w	r4, #4294967295
 80049ea:	4620      	mov	r0, r4
 80049ec:	bd70      	pop	{r4, r5, r6, pc}
 80049ee:	1cc4      	adds	r4, r0, #3
 80049f0:	f024 0403 	bic.w	r4, r4, #3
 80049f4:	42a0      	cmp	r0, r4
 80049f6:	d0f8      	beq.n	80049ea <sbrk_aligned+0x22>
 80049f8:	1a21      	subs	r1, r4, r0
 80049fa:	4628      	mov	r0, r5
 80049fc:	f000 fe26 	bl	800564c <_sbrk_r>
 8004a00:	3001      	adds	r0, #1
 8004a02:	d1f2      	bne.n	80049ea <sbrk_aligned+0x22>
 8004a04:	e7ef      	b.n	80049e6 <sbrk_aligned+0x1e>
 8004a06:	bf00      	nop
 8004a08:	200003b4 	.word	0x200003b4

08004a0c <_malloc_r>:
 8004a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a10:	1ccd      	adds	r5, r1, #3
 8004a12:	f025 0503 	bic.w	r5, r5, #3
 8004a16:	3508      	adds	r5, #8
 8004a18:	2d0c      	cmp	r5, #12
 8004a1a:	bf38      	it	cc
 8004a1c:	250c      	movcc	r5, #12
 8004a1e:	2d00      	cmp	r5, #0
 8004a20:	4606      	mov	r6, r0
 8004a22:	db01      	blt.n	8004a28 <_malloc_r+0x1c>
 8004a24:	42a9      	cmp	r1, r5
 8004a26:	d904      	bls.n	8004a32 <_malloc_r+0x26>
 8004a28:	230c      	movs	r3, #12
 8004a2a:	6033      	str	r3, [r6, #0]
 8004a2c:	2000      	movs	r0, #0
 8004a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004b08 <_malloc_r+0xfc>
 8004a36:	f000 f869 	bl	8004b0c <__malloc_lock>
 8004a3a:	f8d8 3000 	ldr.w	r3, [r8]
 8004a3e:	461c      	mov	r4, r3
 8004a40:	bb44      	cbnz	r4, 8004a94 <_malloc_r+0x88>
 8004a42:	4629      	mov	r1, r5
 8004a44:	4630      	mov	r0, r6
 8004a46:	f7ff ffbf 	bl	80049c8 <sbrk_aligned>
 8004a4a:	1c43      	adds	r3, r0, #1
 8004a4c:	4604      	mov	r4, r0
 8004a4e:	d158      	bne.n	8004b02 <_malloc_r+0xf6>
 8004a50:	f8d8 4000 	ldr.w	r4, [r8]
 8004a54:	4627      	mov	r7, r4
 8004a56:	2f00      	cmp	r7, #0
 8004a58:	d143      	bne.n	8004ae2 <_malloc_r+0xd6>
 8004a5a:	2c00      	cmp	r4, #0
 8004a5c:	d04b      	beq.n	8004af6 <_malloc_r+0xea>
 8004a5e:	6823      	ldr	r3, [r4, #0]
 8004a60:	4639      	mov	r1, r7
 8004a62:	4630      	mov	r0, r6
 8004a64:	eb04 0903 	add.w	r9, r4, r3
 8004a68:	f000 fdf0 	bl	800564c <_sbrk_r>
 8004a6c:	4581      	cmp	r9, r0
 8004a6e:	d142      	bne.n	8004af6 <_malloc_r+0xea>
 8004a70:	6821      	ldr	r1, [r4, #0]
 8004a72:	4630      	mov	r0, r6
 8004a74:	1a6d      	subs	r5, r5, r1
 8004a76:	4629      	mov	r1, r5
 8004a78:	f7ff ffa6 	bl	80049c8 <sbrk_aligned>
 8004a7c:	3001      	adds	r0, #1
 8004a7e:	d03a      	beq.n	8004af6 <_malloc_r+0xea>
 8004a80:	6823      	ldr	r3, [r4, #0]
 8004a82:	442b      	add	r3, r5
 8004a84:	6023      	str	r3, [r4, #0]
 8004a86:	f8d8 3000 	ldr.w	r3, [r8]
 8004a8a:	685a      	ldr	r2, [r3, #4]
 8004a8c:	bb62      	cbnz	r2, 8004ae8 <_malloc_r+0xdc>
 8004a8e:	f8c8 7000 	str.w	r7, [r8]
 8004a92:	e00f      	b.n	8004ab4 <_malloc_r+0xa8>
 8004a94:	6822      	ldr	r2, [r4, #0]
 8004a96:	1b52      	subs	r2, r2, r5
 8004a98:	d420      	bmi.n	8004adc <_malloc_r+0xd0>
 8004a9a:	2a0b      	cmp	r2, #11
 8004a9c:	d917      	bls.n	8004ace <_malloc_r+0xc2>
 8004a9e:	1961      	adds	r1, r4, r5
 8004aa0:	42a3      	cmp	r3, r4
 8004aa2:	6025      	str	r5, [r4, #0]
 8004aa4:	bf18      	it	ne
 8004aa6:	6059      	strne	r1, [r3, #4]
 8004aa8:	6863      	ldr	r3, [r4, #4]
 8004aaa:	bf08      	it	eq
 8004aac:	f8c8 1000 	streq.w	r1, [r8]
 8004ab0:	5162      	str	r2, [r4, r5]
 8004ab2:	604b      	str	r3, [r1, #4]
 8004ab4:	4630      	mov	r0, r6
 8004ab6:	f000 f82f 	bl	8004b18 <__malloc_unlock>
 8004aba:	f104 000b 	add.w	r0, r4, #11
 8004abe:	1d23      	adds	r3, r4, #4
 8004ac0:	f020 0007 	bic.w	r0, r0, #7
 8004ac4:	1ac2      	subs	r2, r0, r3
 8004ac6:	bf1c      	itt	ne
 8004ac8:	1a1b      	subne	r3, r3, r0
 8004aca:	50a3      	strne	r3, [r4, r2]
 8004acc:	e7af      	b.n	8004a2e <_malloc_r+0x22>
 8004ace:	6862      	ldr	r2, [r4, #4]
 8004ad0:	42a3      	cmp	r3, r4
 8004ad2:	bf0c      	ite	eq
 8004ad4:	f8c8 2000 	streq.w	r2, [r8]
 8004ad8:	605a      	strne	r2, [r3, #4]
 8004ada:	e7eb      	b.n	8004ab4 <_malloc_r+0xa8>
 8004adc:	4623      	mov	r3, r4
 8004ade:	6864      	ldr	r4, [r4, #4]
 8004ae0:	e7ae      	b.n	8004a40 <_malloc_r+0x34>
 8004ae2:	463c      	mov	r4, r7
 8004ae4:	687f      	ldr	r7, [r7, #4]
 8004ae6:	e7b6      	b.n	8004a56 <_malloc_r+0x4a>
 8004ae8:	461a      	mov	r2, r3
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	42a3      	cmp	r3, r4
 8004aee:	d1fb      	bne.n	8004ae8 <_malloc_r+0xdc>
 8004af0:	2300      	movs	r3, #0
 8004af2:	6053      	str	r3, [r2, #4]
 8004af4:	e7de      	b.n	8004ab4 <_malloc_r+0xa8>
 8004af6:	230c      	movs	r3, #12
 8004af8:	4630      	mov	r0, r6
 8004afa:	6033      	str	r3, [r6, #0]
 8004afc:	f000 f80c 	bl	8004b18 <__malloc_unlock>
 8004b00:	e794      	b.n	8004a2c <_malloc_r+0x20>
 8004b02:	6005      	str	r5, [r0, #0]
 8004b04:	e7d6      	b.n	8004ab4 <_malloc_r+0xa8>
 8004b06:	bf00      	nop
 8004b08:	200003b8 	.word	0x200003b8

08004b0c <__malloc_lock>:
 8004b0c:	4801      	ldr	r0, [pc, #4]	@ (8004b14 <__malloc_lock+0x8>)
 8004b0e:	f7ff b89e 	b.w	8003c4e <__retarget_lock_acquire_recursive>
 8004b12:	bf00      	nop
 8004b14:	200003b0 	.word	0x200003b0

08004b18 <__malloc_unlock>:
 8004b18:	4801      	ldr	r0, [pc, #4]	@ (8004b20 <__malloc_unlock+0x8>)
 8004b1a:	f7ff b899 	b.w	8003c50 <__retarget_lock_release_recursive>
 8004b1e:	bf00      	nop
 8004b20:	200003b0 	.word	0x200003b0

08004b24 <_Balloc>:
 8004b24:	b570      	push	{r4, r5, r6, lr}
 8004b26:	69c6      	ldr	r6, [r0, #28]
 8004b28:	4604      	mov	r4, r0
 8004b2a:	460d      	mov	r5, r1
 8004b2c:	b976      	cbnz	r6, 8004b4c <_Balloc+0x28>
 8004b2e:	2010      	movs	r0, #16
 8004b30:	f7ff ff42 	bl	80049b8 <malloc>
 8004b34:	4602      	mov	r2, r0
 8004b36:	61e0      	str	r0, [r4, #28]
 8004b38:	b920      	cbnz	r0, 8004b44 <_Balloc+0x20>
 8004b3a:	216b      	movs	r1, #107	@ 0x6b
 8004b3c:	4b17      	ldr	r3, [pc, #92]	@ (8004b9c <_Balloc+0x78>)
 8004b3e:	4818      	ldr	r0, [pc, #96]	@ (8004ba0 <_Balloc+0x7c>)
 8004b40:	f000 fda2 	bl	8005688 <__assert_func>
 8004b44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004b48:	6006      	str	r6, [r0, #0]
 8004b4a:	60c6      	str	r6, [r0, #12]
 8004b4c:	69e6      	ldr	r6, [r4, #28]
 8004b4e:	68f3      	ldr	r3, [r6, #12]
 8004b50:	b183      	cbz	r3, 8004b74 <_Balloc+0x50>
 8004b52:	69e3      	ldr	r3, [r4, #28]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004b5a:	b9b8      	cbnz	r0, 8004b8c <_Balloc+0x68>
 8004b5c:	2101      	movs	r1, #1
 8004b5e:	fa01 f605 	lsl.w	r6, r1, r5
 8004b62:	1d72      	adds	r2, r6, #5
 8004b64:	4620      	mov	r0, r4
 8004b66:	0092      	lsls	r2, r2, #2
 8004b68:	f000 fdac 	bl	80056c4 <_calloc_r>
 8004b6c:	b160      	cbz	r0, 8004b88 <_Balloc+0x64>
 8004b6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004b72:	e00e      	b.n	8004b92 <_Balloc+0x6e>
 8004b74:	2221      	movs	r2, #33	@ 0x21
 8004b76:	2104      	movs	r1, #4
 8004b78:	4620      	mov	r0, r4
 8004b7a:	f000 fda3 	bl	80056c4 <_calloc_r>
 8004b7e:	69e3      	ldr	r3, [r4, #28]
 8004b80:	60f0      	str	r0, [r6, #12]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1e4      	bne.n	8004b52 <_Balloc+0x2e>
 8004b88:	2000      	movs	r0, #0
 8004b8a:	bd70      	pop	{r4, r5, r6, pc}
 8004b8c:	6802      	ldr	r2, [r0, #0]
 8004b8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004b92:	2300      	movs	r3, #0
 8004b94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004b98:	e7f7      	b.n	8004b8a <_Balloc+0x66>
 8004b9a:	bf00      	nop
 8004b9c:	08005da7 	.word	0x08005da7
 8004ba0:	08005e27 	.word	0x08005e27

08004ba4 <_Bfree>:
 8004ba4:	b570      	push	{r4, r5, r6, lr}
 8004ba6:	69c6      	ldr	r6, [r0, #28]
 8004ba8:	4605      	mov	r5, r0
 8004baa:	460c      	mov	r4, r1
 8004bac:	b976      	cbnz	r6, 8004bcc <_Bfree+0x28>
 8004bae:	2010      	movs	r0, #16
 8004bb0:	f7ff ff02 	bl	80049b8 <malloc>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	61e8      	str	r0, [r5, #28]
 8004bb8:	b920      	cbnz	r0, 8004bc4 <_Bfree+0x20>
 8004bba:	218f      	movs	r1, #143	@ 0x8f
 8004bbc:	4b08      	ldr	r3, [pc, #32]	@ (8004be0 <_Bfree+0x3c>)
 8004bbe:	4809      	ldr	r0, [pc, #36]	@ (8004be4 <_Bfree+0x40>)
 8004bc0:	f000 fd62 	bl	8005688 <__assert_func>
 8004bc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004bc8:	6006      	str	r6, [r0, #0]
 8004bca:	60c6      	str	r6, [r0, #12]
 8004bcc:	b13c      	cbz	r4, 8004bde <_Bfree+0x3a>
 8004bce:	69eb      	ldr	r3, [r5, #28]
 8004bd0:	6862      	ldr	r2, [r4, #4]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004bd8:	6021      	str	r1, [r4, #0]
 8004bda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004bde:	bd70      	pop	{r4, r5, r6, pc}
 8004be0:	08005da7 	.word	0x08005da7
 8004be4:	08005e27 	.word	0x08005e27

08004be8 <__multadd>:
 8004be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bec:	4607      	mov	r7, r0
 8004bee:	460c      	mov	r4, r1
 8004bf0:	461e      	mov	r6, r3
 8004bf2:	2000      	movs	r0, #0
 8004bf4:	690d      	ldr	r5, [r1, #16]
 8004bf6:	f101 0c14 	add.w	ip, r1, #20
 8004bfa:	f8dc 3000 	ldr.w	r3, [ip]
 8004bfe:	3001      	adds	r0, #1
 8004c00:	b299      	uxth	r1, r3
 8004c02:	fb02 6101 	mla	r1, r2, r1, r6
 8004c06:	0c1e      	lsrs	r6, r3, #16
 8004c08:	0c0b      	lsrs	r3, r1, #16
 8004c0a:	fb02 3306 	mla	r3, r2, r6, r3
 8004c0e:	b289      	uxth	r1, r1
 8004c10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004c14:	4285      	cmp	r5, r0
 8004c16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004c1a:	f84c 1b04 	str.w	r1, [ip], #4
 8004c1e:	dcec      	bgt.n	8004bfa <__multadd+0x12>
 8004c20:	b30e      	cbz	r6, 8004c66 <__multadd+0x7e>
 8004c22:	68a3      	ldr	r3, [r4, #8]
 8004c24:	42ab      	cmp	r3, r5
 8004c26:	dc19      	bgt.n	8004c5c <__multadd+0x74>
 8004c28:	6861      	ldr	r1, [r4, #4]
 8004c2a:	4638      	mov	r0, r7
 8004c2c:	3101      	adds	r1, #1
 8004c2e:	f7ff ff79 	bl	8004b24 <_Balloc>
 8004c32:	4680      	mov	r8, r0
 8004c34:	b928      	cbnz	r0, 8004c42 <__multadd+0x5a>
 8004c36:	4602      	mov	r2, r0
 8004c38:	21ba      	movs	r1, #186	@ 0xba
 8004c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8004c6c <__multadd+0x84>)
 8004c3c:	480c      	ldr	r0, [pc, #48]	@ (8004c70 <__multadd+0x88>)
 8004c3e:	f000 fd23 	bl	8005688 <__assert_func>
 8004c42:	6922      	ldr	r2, [r4, #16]
 8004c44:	f104 010c 	add.w	r1, r4, #12
 8004c48:	3202      	adds	r2, #2
 8004c4a:	0092      	lsls	r2, r2, #2
 8004c4c:	300c      	adds	r0, #12
 8004c4e:	f000 fd0d 	bl	800566c <memcpy>
 8004c52:	4621      	mov	r1, r4
 8004c54:	4638      	mov	r0, r7
 8004c56:	f7ff ffa5 	bl	8004ba4 <_Bfree>
 8004c5a:	4644      	mov	r4, r8
 8004c5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004c60:	3501      	adds	r5, #1
 8004c62:	615e      	str	r6, [r3, #20]
 8004c64:	6125      	str	r5, [r4, #16]
 8004c66:	4620      	mov	r0, r4
 8004c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c6c:	08005e16 	.word	0x08005e16
 8004c70:	08005e27 	.word	0x08005e27

08004c74 <__hi0bits>:
 8004c74:	4603      	mov	r3, r0
 8004c76:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004c7a:	bf3a      	itte	cc
 8004c7c:	0403      	lslcc	r3, r0, #16
 8004c7e:	2010      	movcc	r0, #16
 8004c80:	2000      	movcs	r0, #0
 8004c82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c86:	bf3c      	itt	cc
 8004c88:	021b      	lslcc	r3, r3, #8
 8004c8a:	3008      	addcc	r0, #8
 8004c8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c90:	bf3c      	itt	cc
 8004c92:	011b      	lslcc	r3, r3, #4
 8004c94:	3004      	addcc	r0, #4
 8004c96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c9a:	bf3c      	itt	cc
 8004c9c:	009b      	lslcc	r3, r3, #2
 8004c9e:	3002      	addcc	r0, #2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	db05      	blt.n	8004cb0 <__hi0bits+0x3c>
 8004ca4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004ca8:	f100 0001 	add.w	r0, r0, #1
 8004cac:	bf08      	it	eq
 8004cae:	2020      	moveq	r0, #32
 8004cb0:	4770      	bx	lr

08004cb2 <__lo0bits>:
 8004cb2:	6803      	ldr	r3, [r0, #0]
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	f013 0007 	ands.w	r0, r3, #7
 8004cba:	d00b      	beq.n	8004cd4 <__lo0bits+0x22>
 8004cbc:	07d9      	lsls	r1, r3, #31
 8004cbe:	d421      	bmi.n	8004d04 <__lo0bits+0x52>
 8004cc0:	0798      	lsls	r0, r3, #30
 8004cc2:	bf49      	itett	mi
 8004cc4:	085b      	lsrmi	r3, r3, #1
 8004cc6:	089b      	lsrpl	r3, r3, #2
 8004cc8:	2001      	movmi	r0, #1
 8004cca:	6013      	strmi	r3, [r2, #0]
 8004ccc:	bf5c      	itt	pl
 8004cce:	2002      	movpl	r0, #2
 8004cd0:	6013      	strpl	r3, [r2, #0]
 8004cd2:	4770      	bx	lr
 8004cd4:	b299      	uxth	r1, r3
 8004cd6:	b909      	cbnz	r1, 8004cdc <__lo0bits+0x2a>
 8004cd8:	2010      	movs	r0, #16
 8004cda:	0c1b      	lsrs	r3, r3, #16
 8004cdc:	b2d9      	uxtb	r1, r3
 8004cde:	b909      	cbnz	r1, 8004ce4 <__lo0bits+0x32>
 8004ce0:	3008      	adds	r0, #8
 8004ce2:	0a1b      	lsrs	r3, r3, #8
 8004ce4:	0719      	lsls	r1, r3, #28
 8004ce6:	bf04      	itt	eq
 8004ce8:	091b      	lsreq	r3, r3, #4
 8004cea:	3004      	addeq	r0, #4
 8004cec:	0799      	lsls	r1, r3, #30
 8004cee:	bf04      	itt	eq
 8004cf0:	089b      	lsreq	r3, r3, #2
 8004cf2:	3002      	addeq	r0, #2
 8004cf4:	07d9      	lsls	r1, r3, #31
 8004cf6:	d403      	bmi.n	8004d00 <__lo0bits+0x4e>
 8004cf8:	085b      	lsrs	r3, r3, #1
 8004cfa:	f100 0001 	add.w	r0, r0, #1
 8004cfe:	d003      	beq.n	8004d08 <__lo0bits+0x56>
 8004d00:	6013      	str	r3, [r2, #0]
 8004d02:	4770      	bx	lr
 8004d04:	2000      	movs	r0, #0
 8004d06:	4770      	bx	lr
 8004d08:	2020      	movs	r0, #32
 8004d0a:	4770      	bx	lr

08004d0c <__i2b>:
 8004d0c:	b510      	push	{r4, lr}
 8004d0e:	460c      	mov	r4, r1
 8004d10:	2101      	movs	r1, #1
 8004d12:	f7ff ff07 	bl	8004b24 <_Balloc>
 8004d16:	4602      	mov	r2, r0
 8004d18:	b928      	cbnz	r0, 8004d26 <__i2b+0x1a>
 8004d1a:	f240 1145 	movw	r1, #325	@ 0x145
 8004d1e:	4b04      	ldr	r3, [pc, #16]	@ (8004d30 <__i2b+0x24>)
 8004d20:	4804      	ldr	r0, [pc, #16]	@ (8004d34 <__i2b+0x28>)
 8004d22:	f000 fcb1 	bl	8005688 <__assert_func>
 8004d26:	2301      	movs	r3, #1
 8004d28:	6144      	str	r4, [r0, #20]
 8004d2a:	6103      	str	r3, [r0, #16]
 8004d2c:	bd10      	pop	{r4, pc}
 8004d2e:	bf00      	nop
 8004d30:	08005e16 	.word	0x08005e16
 8004d34:	08005e27 	.word	0x08005e27

08004d38 <__multiply>:
 8004d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d3c:	4617      	mov	r7, r2
 8004d3e:	690a      	ldr	r2, [r1, #16]
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	4689      	mov	r9, r1
 8004d44:	429a      	cmp	r2, r3
 8004d46:	bfa2      	ittt	ge
 8004d48:	463b      	movge	r3, r7
 8004d4a:	460f      	movge	r7, r1
 8004d4c:	4699      	movge	r9, r3
 8004d4e:	693d      	ldr	r5, [r7, #16]
 8004d50:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	6879      	ldr	r1, [r7, #4]
 8004d58:	eb05 060a 	add.w	r6, r5, sl
 8004d5c:	42b3      	cmp	r3, r6
 8004d5e:	b085      	sub	sp, #20
 8004d60:	bfb8      	it	lt
 8004d62:	3101      	addlt	r1, #1
 8004d64:	f7ff fede 	bl	8004b24 <_Balloc>
 8004d68:	b930      	cbnz	r0, 8004d78 <__multiply+0x40>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004d70:	4b40      	ldr	r3, [pc, #256]	@ (8004e74 <__multiply+0x13c>)
 8004d72:	4841      	ldr	r0, [pc, #260]	@ (8004e78 <__multiply+0x140>)
 8004d74:	f000 fc88 	bl	8005688 <__assert_func>
 8004d78:	f100 0414 	add.w	r4, r0, #20
 8004d7c:	4623      	mov	r3, r4
 8004d7e:	2200      	movs	r2, #0
 8004d80:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8004d84:	4573      	cmp	r3, lr
 8004d86:	d320      	bcc.n	8004dca <__multiply+0x92>
 8004d88:	f107 0814 	add.w	r8, r7, #20
 8004d8c:	f109 0114 	add.w	r1, r9, #20
 8004d90:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004d94:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8004d98:	9302      	str	r3, [sp, #8]
 8004d9a:	1beb      	subs	r3, r5, r7
 8004d9c:	3b15      	subs	r3, #21
 8004d9e:	f023 0303 	bic.w	r3, r3, #3
 8004da2:	3304      	adds	r3, #4
 8004da4:	3715      	adds	r7, #21
 8004da6:	42bd      	cmp	r5, r7
 8004da8:	bf38      	it	cc
 8004daa:	2304      	movcc	r3, #4
 8004dac:	9301      	str	r3, [sp, #4]
 8004dae:	9b02      	ldr	r3, [sp, #8]
 8004db0:	9103      	str	r1, [sp, #12]
 8004db2:	428b      	cmp	r3, r1
 8004db4:	d80c      	bhi.n	8004dd0 <__multiply+0x98>
 8004db6:	2e00      	cmp	r6, #0
 8004db8:	dd03      	ble.n	8004dc2 <__multiply+0x8a>
 8004dba:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d055      	beq.n	8004e6e <__multiply+0x136>
 8004dc2:	6106      	str	r6, [r0, #16]
 8004dc4:	b005      	add	sp, #20
 8004dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dca:	f843 2b04 	str.w	r2, [r3], #4
 8004dce:	e7d9      	b.n	8004d84 <__multiply+0x4c>
 8004dd0:	f8b1 a000 	ldrh.w	sl, [r1]
 8004dd4:	f1ba 0f00 	cmp.w	sl, #0
 8004dd8:	d01f      	beq.n	8004e1a <__multiply+0xe2>
 8004dda:	46c4      	mov	ip, r8
 8004ddc:	46a1      	mov	r9, r4
 8004dde:	2700      	movs	r7, #0
 8004de0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004de4:	f8d9 3000 	ldr.w	r3, [r9]
 8004de8:	fa1f fb82 	uxth.w	fp, r2
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	fb0a 330b 	mla	r3, sl, fp, r3
 8004df2:	443b      	add	r3, r7
 8004df4:	f8d9 7000 	ldr.w	r7, [r9]
 8004df8:	0c12      	lsrs	r2, r2, #16
 8004dfa:	0c3f      	lsrs	r7, r7, #16
 8004dfc:	fb0a 7202 	mla	r2, sl, r2, r7
 8004e00:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e0a:	4565      	cmp	r5, ip
 8004e0c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8004e10:	f849 3b04 	str.w	r3, [r9], #4
 8004e14:	d8e4      	bhi.n	8004de0 <__multiply+0xa8>
 8004e16:	9b01      	ldr	r3, [sp, #4]
 8004e18:	50e7      	str	r7, [r4, r3]
 8004e1a:	9b03      	ldr	r3, [sp, #12]
 8004e1c:	3104      	adds	r1, #4
 8004e1e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004e22:	f1b9 0f00 	cmp.w	r9, #0
 8004e26:	d020      	beq.n	8004e6a <__multiply+0x132>
 8004e28:	4647      	mov	r7, r8
 8004e2a:	46a4      	mov	ip, r4
 8004e2c:	f04f 0a00 	mov.w	sl, #0
 8004e30:	6823      	ldr	r3, [r4, #0]
 8004e32:	f8b7 b000 	ldrh.w	fp, [r7]
 8004e36:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	fb09 220b 	mla	r2, r9, fp, r2
 8004e40:	4452      	add	r2, sl
 8004e42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e46:	f84c 3b04 	str.w	r3, [ip], #4
 8004e4a:	f857 3b04 	ldr.w	r3, [r7], #4
 8004e4e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004e52:	f8bc 3000 	ldrh.w	r3, [ip]
 8004e56:	42bd      	cmp	r5, r7
 8004e58:	fb09 330a 	mla	r3, r9, sl, r3
 8004e5c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8004e60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004e64:	d8e5      	bhi.n	8004e32 <__multiply+0xfa>
 8004e66:	9a01      	ldr	r2, [sp, #4]
 8004e68:	50a3      	str	r3, [r4, r2]
 8004e6a:	3404      	adds	r4, #4
 8004e6c:	e79f      	b.n	8004dae <__multiply+0x76>
 8004e6e:	3e01      	subs	r6, #1
 8004e70:	e7a1      	b.n	8004db6 <__multiply+0x7e>
 8004e72:	bf00      	nop
 8004e74:	08005e16 	.word	0x08005e16
 8004e78:	08005e27 	.word	0x08005e27

08004e7c <__pow5mult>:
 8004e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e80:	4615      	mov	r5, r2
 8004e82:	f012 0203 	ands.w	r2, r2, #3
 8004e86:	4607      	mov	r7, r0
 8004e88:	460e      	mov	r6, r1
 8004e8a:	d007      	beq.n	8004e9c <__pow5mult+0x20>
 8004e8c:	4c25      	ldr	r4, [pc, #148]	@ (8004f24 <__pow5mult+0xa8>)
 8004e8e:	3a01      	subs	r2, #1
 8004e90:	2300      	movs	r3, #0
 8004e92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004e96:	f7ff fea7 	bl	8004be8 <__multadd>
 8004e9a:	4606      	mov	r6, r0
 8004e9c:	10ad      	asrs	r5, r5, #2
 8004e9e:	d03d      	beq.n	8004f1c <__pow5mult+0xa0>
 8004ea0:	69fc      	ldr	r4, [r7, #28]
 8004ea2:	b97c      	cbnz	r4, 8004ec4 <__pow5mult+0x48>
 8004ea4:	2010      	movs	r0, #16
 8004ea6:	f7ff fd87 	bl	80049b8 <malloc>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	61f8      	str	r0, [r7, #28]
 8004eae:	b928      	cbnz	r0, 8004ebc <__pow5mult+0x40>
 8004eb0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004eb4:	4b1c      	ldr	r3, [pc, #112]	@ (8004f28 <__pow5mult+0xac>)
 8004eb6:	481d      	ldr	r0, [pc, #116]	@ (8004f2c <__pow5mult+0xb0>)
 8004eb8:	f000 fbe6 	bl	8005688 <__assert_func>
 8004ebc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004ec0:	6004      	str	r4, [r0, #0]
 8004ec2:	60c4      	str	r4, [r0, #12]
 8004ec4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004ec8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004ecc:	b94c      	cbnz	r4, 8004ee2 <__pow5mult+0x66>
 8004ece:	f240 2171 	movw	r1, #625	@ 0x271
 8004ed2:	4638      	mov	r0, r7
 8004ed4:	f7ff ff1a 	bl	8004d0c <__i2b>
 8004ed8:	2300      	movs	r3, #0
 8004eda:	4604      	mov	r4, r0
 8004edc:	f8c8 0008 	str.w	r0, [r8, #8]
 8004ee0:	6003      	str	r3, [r0, #0]
 8004ee2:	f04f 0900 	mov.w	r9, #0
 8004ee6:	07eb      	lsls	r3, r5, #31
 8004ee8:	d50a      	bpl.n	8004f00 <__pow5mult+0x84>
 8004eea:	4631      	mov	r1, r6
 8004eec:	4622      	mov	r2, r4
 8004eee:	4638      	mov	r0, r7
 8004ef0:	f7ff ff22 	bl	8004d38 <__multiply>
 8004ef4:	4680      	mov	r8, r0
 8004ef6:	4631      	mov	r1, r6
 8004ef8:	4638      	mov	r0, r7
 8004efa:	f7ff fe53 	bl	8004ba4 <_Bfree>
 8004efe:	4646      	mov	r6, r8
 8004f00:	106d      	asrs	r5, r5, #1
 8004f02:	d00b      	beq.n	8004f1c <__pow5mult+0xa0>
 8004f04:	6820      	ldr	r0, [r4, #0]
 8004f06:	b938      	cbnz	r0, 8004f18 <__pow5mult+0x9c>
 8004f08:	4622      	mov	r2, r4
 8004f0a:	4621      	mov	r1, r4
 8004f0c:	4638      	mov	r0, r7
 8004f0e:	f7ff ff13 	bl	8004d38 <__multiply>
 8004f12:	6020      	str	r0, [r4, #0]
 8004f14:	f8c0 9000 	str.w	r9, [r0]
 8004f18:	4604      	mov	r4, r0
 8004f1a:	e7e4      	b.n	8004ee6 <__pow5mult+0x6a>
 8004f1c:	4630      	mov	r0, r6
 8004f1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f22:	bf00      	nop
 8004f24:	08005ed8 	.word	0x08005ed8
 8004f28:	08005da7 	.word	0x08005da7
 8004f2c:	08005e27 	.word	0x08005e27

08004f30 <__lshift>:
 8004f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f34:	460c      	mov	r4, r1
 8004f36:	4607      	mov	r7, r0
 8004f38:	4691      	mov	r9, r2
 8004f3a:	6923      	ldr	r3, [r4, #16]
 8004f3c:	6849      	ldr	r1, [r1, #4]
 8004f3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004f42:	68a3      	ldr	r3, [r4, #8]
 8004f44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004f48:	f108 0601 	add.w	r6, r8, #1
 8004f4c:	42b3      	cmp	r3, r6
 8004f4e:	db0b      	blt.n	8004f68 <__lshift+0x38>
 8004f50:	4638      	mov	r0, r7
 8004f52:	f7ff fde7 	bl	8004b24 <_Balloc>
 8004f56:	4605      	mov	r5, r0
 8004f58:	b948      	cbnz	r0, 8004f6e <__lshift+0x3e>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004f60:	4b27      	ldr	r3, [pc, #156]	@ (8005000 <__lshift+0xd0>)
 8004f62:	4828      	ldr	r0, [pc, #160]	@ (8005004 <__lshift+0xd4>)
 8004f64:	f000 fb90 	bl	8005688 <__assert_func>
 8004f68:	3101      	adds	r1, #1
 8004f6a:	005b      	lsls	r3, r3, #1
 8004f6c:	e7ee      	b.n	8004f4c <__lshift+0x1c>
 8004f6e:	2300      	movs	r3, #0
 8004f70:	f100 0114 	add.w	r1, r0, #20
 8004f74:	f100 0210 	add.w	r2, r0, #16
 8004f78:	4618      	mov	r0, r3
 8004f7a:	4553      	cmp	r3, sl
 8004f7c:	db33      	blt.n	8004fe6 <__lshift+0xb6>
 8004f7e:	6920      	ldr	r0, [r4, #16]
 8004f80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004f84:	f104 0314 	add.w	r3, r4, #20
 8004f88:	f019 091f 	ands.w	r9, r9, #31
 8004f8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004f90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004f94:	d02b      	beq.n	8004fee <__lshift+0xbe>
 8004f96:	468a      	mov	sl, r1
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f1c9 0e20 	rsb	lr, r9, #32
 8004f9e:	6818      	ldr	r0, [r3, #0]
 8004fa0:	fa00 f009 	lsl.w	r0, r0, r9
 8004fa4:	4310      	orrs	r0, r2
 8004fa6:	f84a 0b04 	str.w	r0, [sl], #4
 8004faa:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fae:	459c      	cmp	ip, r3
 8004fb0:	fa22 f20e 	lsr.w	r2, r2, lr
 8004fb4:	d8f3      	bhi.n	8004f9e <__lshift+0x6e>
 8004fb6:	ebac 0304 	sub.w	r3, ip, r4
 8004fba:	3b15      	subs	r3, #21
 8004fbc:	f023 0303 	bic.w	r3, r3, #3
 8004fc0:	3304      	adds	r3, #4
 8004fc2:	f104 0015 	add.w	r0, r4, #21
 8004fc6:	4560      	cmp	r0, ip
 8004fc8:	bf88      	it	hi
 8004fca:	2304      	movhi	r3, #4
 8004fcc:	50ca      	str	r2, [r1, r3]
 8004fce:	b10a      	cbz	r2, 8004fd4 <__lshift+0xa4>
 8004fd0:	f108 0602 	add.w	r6, r8, #2
 8004fd4:	3e01      	subs	r6, #1
 8004fd6:	4638      	mov	r0, r7
 8004fd8:	4621      	mov	r1, r4
 8004fda:	612e      	str	r6, [r5, #16]
 8004fdc:	f7ff fde2 	bl	8004ba4 <_Bfree>
 8004fe0:	4628      	mov	r0, r5
 8004fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fe6:	f842 0f04 	str.w	r0, [r2, #4]!
 8004fea:	3301      	adds	r3, #1
 8004fec:	e7c5      	b.n	8004f7a <__lshift+0x4a>
 8004fee:	3904      	subs	r1, #4
 8004ff0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ff4:	459c      	cmp	ip, r3
 8004ff6:	f841 2f04 	str.w	r2, [r1, #4]!
 8004ffa:	d8f9      	bhi.n	8004ff0 <__lshift+0xc0>
 8004ffc:	e7ea      	b.n	8004fd4 <__lshift+0xa4>
 8004ffe:	bf00      	nop
 8005000:	08005e16 	.word	0x08005e16
 8005004:	08005e27 	.word	0x08005e27

08005008 <__mcmp>:
 8005008:	4603      	mov	r3, r0
 800500a:	690a      	ldr	r2, [r1, #16]
 800500c:	6900      	ldr	r0, [r0, #16]
 800500e:	b530      	push	{r4, r5, lr}
 8005010:	1a80      	subs	r0, r0, r2
 8005012:	d10e      	bne.n	8005032 <__mcmp+0x2a>
 8005014:	3314      	adds	r3, #20
 8005016:	3114      	adds	r1, #20
 8005018:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800501c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005020:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005024:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005028:	4295      	cmp	r5, r2
 800502a:	d003      	beq.n	8005034 <__mcmp+0x2c>
 800502c:	d205      	bcs.n	800503a <__mcmp+0x32>
 800502e:	f04f 30ff 	mov.w	r0, #4294967295
 8005032:	bd30      	pop	{r4, r5, pc}
 8005034:	42a3      	cmp	r3, r4
 8005036:	d3f3      	bcc.n	8005020 <__mcmp+0x18>
 8005038:	e7fb      	b.n	8005032 <__mcmp+0x2a>
 800503a:	2001      	movs	r0, #1
 800503c:	e7f9      	b.n	8005032 <__mcmp+0x2a>
	...

08005040 <__mdiff>:
 8005040:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005044:	4689      	mov	r9, r1
 8005046:	4606      	mov	r6, r0
 8005048:	4611      	mov	r1, r2
 800504a:	4648      	mov	r0, r9
 800504c:	4614      	mov	r4, r2
 800504e:	f7ff ffdb 	bl	8005008 <__mcmp>
 8005052:	1e05      	subs	r5, r0, #0
 8005054:	d112      	bne.n	800507c <__mdiff+0x3c>
 8005056:	4629      	mov	r1, r5
 8005058:	4630      	mov	r0, r6
 800505a:	f7ff fd63 	bl	8004b24 <_Balloc>
 800505e:	4602      	mov	r2, r0
 8005060:	b928      	cbnz	r0, 800506e <__mdiff+0x2e>
 8005062:	f240 2137 	movw	r1, #567	@ 0x237
 8005066:	4b3e      	ldr	r3, [pc, #248]	@ (8005160 <__mdiff+0x120>)
 8005068:	483e      	ldr	r0, [pc, #248]	@ (8005164 <__mdiff+0x124>)
 800506a:	f000 fb0d 	bl	8005688 <__assert_func>
 800506e:	2301      	movs	r3, #1
 8005070:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005074:	4610      	mov	r0, r2
 8005076:	b003      	add	sp, #12
 8005078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800507c:	bfbc      	itt	lt
 800507e:	464b      	movlt	r3, r9
 8005080:	46a1      	movlt	r9, r4
 8005082:	4630      	mov	r0, r6
 8005084:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005088:	bfba      	itte	lt
 800508a:	461c      	movlt	r4, r3
 800508c:	2501      	movlt	r5, #1
 800508e:	2500      	movge	r5, #0
 8005090:	f7ff fd48 	bl	8004b24 <_Balloc>
 8005094:	4602      	mov	r2, r0
 8005096:	b918      	cbnz	r0, 80050a0 <__mdiff+0x60>
 8005098:	f240 2145 	movw	r1, #581	@ 0x245
 800509c:	4b30      	ldr	r3, [pc, #192]	@ (8005160 <__mdiff+0x120>)
 800509e:	e7e3      	b.n	8005068 <__mdiff+0x28>
 80050a0:	f100 0b14 	add.w	fp, r0, #20
 80050a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80050a8:	f109 0310 	add.w	r3, r9, #16
 80050ac:	60c5      	str	r5, [r0, #12]
 80050ae:	f04f 0c00 	mov.w	ip, #0
 80050b2:	f109 0514 	add.w	r5, r9, #20
 80050b6:	46d9      	mov	r9, fp
 80050b8:	6926      	ldr	r6, [r4, #16]
 80050ba:	f104 0e14 	add.w	lr, r4, #20
 80050be:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80050c2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80050c6:	9301      	str	r3, [sp, #4]
 80050c8:	9b01      	ldr	r3, [sp, #4]
 80050ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 80050ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 80050d2:	b281      	uxth	r1, r0
 80050d4:	9301      	str	r3, [sp, #4]
 80050d6:	fa1f f38a 	uxth.w	r3, sl
 80050da:	1a5b      	subs	r3, r3, r1
 80050dc:	0c00      	lsrs	r0, r0, #16
 80050de:	4463      	add	r3, ip
 80050e0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80050e4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80050ee:	4576      	cmp	r6, lr
 80050f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80050f4:	f849 3b04 	str.w	r3, [r9], #4
 80050f8:	d8e6      	bhi.n	80050c8 <__mdiff+0x88>
 80050fa:	1b33      	subs	r3, r6, r4
 80050fc:	3b15      	subs	r3, #21
 80050fe:	f023 0303 	bic.w	r3, r3, #3
 8005102:	3415      	adds	r4, #21
 8005104:	3304      	adds	r3, #4
 8005106:	42a6      	cmp	r6, r4
 8005108:	bf38      	it	cc
 800510a:	2304      	movcc	r3, #4
 800510c:	441d      	add	r5, r3
 800510e:	445b      	add	r3, fp
 8005110:	461e      	mov	r6, r3
 8005112:	462c      	mov	r4, r5
 8005114:	4544      	cmp	r4, r8
 8005116:	d30e      	bcc.n	8005136 <__mdiff+0xf6>
 8005118:	f108 0103 	add.w	r1, r8, #3
 800511c:	1b49      	subs	r1, r1, r5
 800511e:	f021 0103 	bic.w	r1, r1, #3
 8005122:	3d03      	subs	r5, #3
 8005124:	45a8      	cmp	r8, r5
 8005126:	bf38      	it	cc
 8005128:	2100      	movcc	r1, #0
 800512a:	440b      	add	r3, r1
 800512c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005130:	b199      	cbz	r1, 800515a <__mdiff+0x11a>
 8005132:	6117      	str	r7, [r2, #16]
 8005134:	e79e      	b.n	8005074 <__mdiff+0x34>
 8005136:	46e6      	mov	lr, ip
 8005138:	f854 1b04 	ldr.w	r1, [r4], #4
 800513c:	fa1f fc81 	uxth.w	ip, r1
 8005140:	44f4      	add	ip, lr
 8005142:	0c08      	lsrs	r0, r1, #16
 8005144:	4471      	add	r1, lr
 8005146:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800514a:	b289      	uxth	r1, r1
 800514c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005150:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005154:	f846 1b04 	str.w	r1, [r6], #4
 8005158:	e7dc      	b.n	8005114 <__mdiff+0xd4>
 800515a:	3f01      	subs	r7, #1
 800515c:	e7e6      	b.n	800512c <__mdiff+0xec>
 800515e:	bf00      	nop
 8005160:	08005e16 	.word	0x08005e16
 8005164:	08005e27 	.word	0x08005e27

08005168 <__d2b>:
 8005168:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800516c:	2101      	movs	r1, #1
 800516e:	4690      	mov	r8, r2
 8005170:	4699      	mov	r9, r3
 8005172:	9e08      	ldr	r6, [sp, #32]
 8005174:	f7ff fcd6 	bl	8004b24 <_Balloc>
 8005178:	4604      	mov	r4, r0
 800517a:	b930      	cbnz	r0, 800518a <__d2b+0x22>
 800517c:	4602      	mov	r2, r0
 800517e:	f240 310f 	movw	r1, #783	@ 0x30f
 8005182:	4b23      	ldr	r3, [pc, #140]	@ (8005210 <__d2b+0xa8>)
 8005184:	4823      	ldr	r0, [pc, #140]	@ (8005214 <__d2b+0xac>)
 8005186:	f000 fa7f 	bl	8005688 <__assert_func>
 800518a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800518e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005192:	b10d      	cbz	r5, 8005198 <__d2b+0x30>
 8005194:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005198:	9301      	str	r3, [sp, #4]
 800519a:	f1b8 0300 	subs.w	r3, r8, #0
 800519e:	d024      	beq.n	80051ea <__d2b+0x82>
 80051a0:	4668      	mov	r0, sp
 80051a2:	9300      	str	r3, [sp, #0]
 80051a4:	f7ff fd85 	bl	8004cb2 <__lo0bits>
 80051a8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80051ac:	b1d8      	cbz	r0, 80051e6 <__d2b+0x7e>
 80051ae:	f1c0 0320 	rsb	r3, r0, #32
 80051b2:	fa02 f303 	lsl.w	r3, r2, r3
 80051b6:	430b      	orrs	r3, r1
 80051b8:	40c2      	lsrs	r2, r0
 80051ba:	6163      	str	r3, [r4, #20]
 80051bc:	9201      	str	r2, [sp, #4]
 80051be:	9b01      	ldr	r3, [sp, #4]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	bf0c      	ite	eq
 80051c4:	2201      	moveq	r2, #1
 80051c6:	2202      	movne	r2, #2
 80051c8:	61a3      	str	r3, [r4, #24]
 80051ca:	6122      	str	r2, [r4, #16]
 80051cc:	b1ad      	cbz	r5, 80051fa <__d2b+0x92>
 80051ce:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80051d2:	4405      	add	r5, r0
 80051d4:	6035      	str	r5, [r6, #0]
 80051d6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80051da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051dc:	6018      	str	r0, [r3, #0]
 80051de:	4620      	mov	r0, r4
 80051e0:	b002      	add	sp, #8
 80051e2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80051e6:	6161      	str	r1, [r4, #20]
 80051e8:	e7e9      	b.n	80051be <__d2b+0x56>
 80051ea:	a801      	add	r0, sp, #4
 80051ec:	f7ff fd61 	bl	8004cb2 <__lo0bits>
 80051f0:	9b01      	ldr	r3, [sp, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	6163      	str	r3, [r4, #20]
 80051f6:	3020      	adds	r0, #32
 80051f8:	e7e7      	b.n	80051ca <__d2b+0x62>
 80051fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80051fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005202:	6030      	str	r0, [r6, #0]
 8005204:	6918      	ldr	r0, [r3, #16]
 8005206:	f7ff fd35 	bl	8004c74 <__hi0bits>
 800520a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800520e:	e7e4      	b.n	80051da <__d2b+0x72>
 8005210:	08005e16 	.word	0x08005e16
 8005214:	08005e27 	.word	0x08005e27

08005218 <__ssputs_r>:
 8005218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800521c:	461f      	mov	r7, r3
 800521e:	688e      	ldr	r6, [r1, #8]
 8005220:	4682      	mov	sl, r0
 8005222:	42be      	cmp	r6, r7
 8005224:	460c      	mov	r4, r1
 8005226:	4690      	mov	r8, r2
 8005228:	680b      	ldr	r3, [r1, #0]
 800522a:	d82d      	bhi.n	8005288 <__ssputs_r+0x70>
 800522c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005230:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005234:	d026      	beq.n	8005284 <__ssputs_r+0x6c>
 8005236:	6965      	ldr	r5, [r4, #20]
 8005238:	6909      	ldr	r1, [r1, #16]
 800523a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800523e:	eba3 0901 	sub.w	r9, r3, r1
 8005242:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005246:	1c7b      	adds	r3, r7, #1
 8005248:	444b      	add	r3, r9
 800524a:	106d      	asrs	r5, r5, #1
 800524c:	429d      	cmp	r5, r3
 800524e:	bf38      	it	cc
 8005250:	461d      	movcc	r5, r3
 8005252:	0553      	lsls	r3, r2, #21
 8005254:	d527      	bpl.n	80052a6 <__ssputs_r+0x8e>
 8005256:	4629      	mov	r1, r5
 8005258:	f7ff fbd8 	bl	8004a0c <_malloc_r>
 800525c:	4606      	mov	r6, r0
 800525e:	b360      	cbz	r0, 80052ba <__ssputs_r+0xa2>
 8005260:	464a      	mov	r2, r9
 8005262:	6921      	ldr	r1, [r4, #16]
 8005264:	f000 fa02 	bl	800566c <memcpy>
 8005268:	89a3      	ldrh	r3, [r4, #12]
 800526a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800526e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005272:	81a3      	strh	r3, [r4, #12]
 8005274:	6126      	str	r6, [r4, #16]
 8005276:	444e      	add	r6, r9
 8005278:	6026      	str	r6, [r4, #0]
 800527a:	463e      	mov	r6, r7
 800527c:	6165      	str	r5, [r4, #20]
 800527e:	eba5 0509 	sub.w	r5, r5, r9
 8005282:	60a5      	str	r5, [r4, #8]
 8005284:	42be      	cmp	r6, r7
 8005286:	d900      	bls.n	800528a <__ssputs_r+0x72>
 8005288:	463e      	mov	r6, r7
 800528a:	4632      	mov	r2, r6
 800528c:	4641      	mov	r1, r8
 800528e:	6820      	ldr	r0, [r4, #0]
 8005290:	f000 f9c2 	bl	8005618 <memmove>
 8005294:	2000      	movs	r0, #0
 8005296:	68a3      	ldr	r3, [r4, #8]
 8005298:	1b9b      	subs	r3, r3, r6
 800529a:	60a3      	str	r3, [r4, #8]
 800529c:	6823      	ldr	r3, [r4, #0]
 800529e:	4433      	add	r3, r6
 80052a0:	6023      	str	r3, [r4, #0]
 80052a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052a6:	462a      	mov	r2, r5
 80052a8:	f000 fa32 	bl	8005710 <_realloc_r>
 80052ac:	4606      	mov	r6, r0
 80052ae:	2800      	cmp	r0, #0
 80052b0:	d1e0      	bne.n	8005274 <__ssputs_r+0x5c>
 80052b2:	4650      	mov	r0, sl
 80052b4:	6921      	ldr	r1, [r4, #16]
 80052b6:	f7ff fb37 	bl	8004928 <_free_r>
 80052ba:	230c      	movs	r3, #12
 80052bc:	f8ca 3000 	str.w	r3, [sl]
 80052c0:	89a3      	ldrh	r3, [r4, #12]
 80052c2:	f04f 30ff 	mov.w	r0, #4294967295
 80052c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052ca:	81a3      	strh	r3, [r4, #12]
 80052cc:	e7e9      	b.n	80052a2 <__ssputs_r+0x8a>
	...

080052d0 <_svfiprintf_r>:
 80052d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052d4:	4698      	mov	r8, r3
 80052d6:	898b      	ldrh	r3, [r1, #12]
 80052d8:	4607      	mov	r7, r0
 80052da:	061b      	lsls	r3, r3, #24
 80052dc:	460d      	mov	r5, r1
 80052de:	4614      	mov	r4, r2
 80052e0:	b09d      	sub	sp, #116	@ 0x74
 80052e2:	d510      	bpl.n	8005306 <_svfiprintf_r+0x36>
 80052e4:	690b      	ldr	r3, [r1, #16]
 80052e6:	b973      	cbnz	r3, 8005306 <_svfiprintf_r+0x36>
 80052e8:	2140      	movs	r1, #64	@ 0x40
 80052ea:	f7ff fb8f 	bl	8004a0c <_malloc_r>
 80052ee:	6028      	str	r0, [r5, #0]
 80052f0:	6128      	str	r0, [r5, #16]
 80052f2:	b930      	cbnz	r0, 8005302 <_svfiprintf_r+0x32>
 80052f4:	230c      	movs	r3, #12
 80052f6:	603b      	str	r3, [r7, #0]
 80052f8:	f04f 30ff 	mov.w	r0, #4294967295
 80052fc:	b01d      	add	sp, #116	@ 0x74
 80052fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005302:	2340      	movs	r3, #64	@ 0x40
 8005304:	616b      	str	r3, [r5, #20]
 8005306:	2300      	movs	r3, #0
 8005308:	9309      	str	r3, [sp, #36]	@ 0x24
 800530a:	2320      	movs	r3, #32
 800530c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005310:	2330      	movs	r3, #48	@ 0x30
 8005312:	f04f 0901 	mov.w	r9, #1
 8005316:	f8cd 800c 	str.w	r8, [sp, #12]
 800531a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80054b4 <_svfiprintf_r+0x1e4>
 800531e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005322:	4623      	mov	r3, r4
 8005324:	469a      	mov	sl, r3
 8005326:	f813 2b01 	ldrb.w	r2, [r3], #1
 800532a:	b10a      	cbz	r2, 8005330 <_svfiprintf_r+0x60>
 800532c:	2a25      	cmp	r2, #37	@ 0x25
 800532e:	d1f9      	bne.n	8005324 <_svfiprintf_r+0x54>
 8005330:	ebba 0b04 	subs.w	fp, sl, r4
 8005334:	d00b      	beq.n	800534e <_svfiprintf_r+0x7e>
 8005336:	465b      	mov	r3, fp
 8005338:	4622      	mov	r2, r4
 800533a:	4629      	mov	r1, r5
 800533c:	4638      	mov	r0, r7
 800533e:	f7ff ff6b 	bl	8005218 <__ssputs_r>
 8005342:	3001      	adds	r0, #1
 8005344:	f000 80a7 	beq.w	8005496 <_svfiprintf_r+0x1c6>
 8005348:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800534a:	445a      	add	r2, fp
 800534c:	9209      	str	r2, [sp, #36]	@ 0x24
 800534e:	f89a 3000 	ldrb.w	r3, [sl]
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 809f 	beq.w	8005496 <_svfiprintf_r+0x1c6>
 8005358:	2300      	movs	r3, #0
 800535a:	f04f 32ff 	mov.w	r2, #4294967295
 800535e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005362:	f10a 0a01 	add.w	sl, sl, #1
 8005366:	9304      	str	r3, [sp, #16]
 8005368:	9307      	str	r3, [sp, #28]
 800536a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800536e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005370:	4654      	mov	r4, sl
 8005372:	2205      	movs	r2, #5
 8005374:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005378:	484e      	ldr	r0, [pc, #312]	@ (80054b4 <_svfiprintf_r+0x1e4>)
 800537a:	f7fe fc6a 	bl	8003c52 <memchr>
 800537e:	9a04      	ldr	r2, [sp, #16]
 8005380:	b9d8      	cbnz	r0, 80053ba <_svfiprintf_r+0xea>
 8005382:	06d0      	lsls	r0, r2, #27
 8005384:	bf44      	itt	mi
 8005386:	2320      	movmi	r3, #32
 8005388:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800538c:	0711      	lsls	r1, r2, #28
 800538e:	bf44      	itt	mi
 8005390:	232b      	movmi	r3, #43	@ 0x2b
 8005392:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005396:	f89a 3000 	ldrb.w	r3, [sl]
 800539a:	2b2a      	cmp	r3, #42	@ 0x2a
 800539c:	d015      	beq.n	80053ca <_svfiprintf_r+0xfa>
 800539e:	4654      	mov	r4, sl
 80053a0:	2000      	movs	r0, #0
 80053a2:	f04f 0c0a 	mov.w	ip, #10
 80053a6:	9a07      	ldr	r2, [sp, #28]
 80053a8:	4621      	mov	r1, r4
 80053aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053ae:	3b30      	subs	r3, #48	@ 0x30
 80053b0:	2b09      	cmp	r3, #9
 80053b2:	d94b      	bls.n	800544c <_svfiprintf_r+0x17c>
 80053b4:	b1b0      	cbz	r0, 80053e4 <_svfiprintf_r+0x114>
 80053b6:	9207      	str	r2, [sp, #28]
 80053b8:	e014      	b.n	80053e4 <_svfiprintf_r+0x114>
 80053ba:	eba0 0308 	sub.w	r3, r0, r8
 80053be:	fa09 f303 	lsl.w	r3, r9, r3
 80053c2:	4313      	orrs	r3, r2
 80053c4:	46a2      	mov	sl, r4
 80053c6:	9304      	str	r3, [sp, #16]
 80053c8:	e7d2      	b.n	8005370 <_svfiprintf_r+0xa0>
 80053ca:	9b03      	ldr	r3, [sp, #12]
 80053cc:	1d19      	adds	r1, r3, #4
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	9103      	str	r1, [sp, #12]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	bfbb      	ittet	lt
 80053d6:	425b      	neglt	r3, r3
 80053d8:	f042 0202 	orrlt.w	r2, r2, #2
 80053dc:	9307      	strge	r3, [sp, #28]
 80053de:	9307      	strlt	r3, [sp, #28]
 80053e0:	bfb8      	it	lt
 80053e2:	9204      	strlt	r2, [sp, #16]
 80053e4:	7823      	ldrb	r3, [r4, #0]
 80053e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80053e8:	d10a      	bne.n	8005400 <_svfiprintf_r+0x130>
 80053ea:	7863      	ldrb	r3, [r4, #1]
 80053ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80053ee:	d132      	bne.n	8005456 <_svfiprintf_r+0x186>
 80053f0:	9b03      	ldr	r3, [sp, #12]
 80053f2:	3402      	adds	r4, #2
 80053f4:	1d1a      	adds	r2, r3, #4
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	9203      	str	r2, [sp, #12]
 80053fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80053fe:	9305      	str	r3, [sp, #20]
 8005400:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80054b8 <_svfiprintf_r+0x1e8>
 8005404:	2203      	movs	r2, #3
 8005406:	4650      	mov	r0, sl
 8005408:	7821      	ldrb	r1, [r4, #0]
 800540a:	f7fe fc22 	bl	8003c52 <memchr>
 800540e:	b138      	cbz	r0, 8005420 <_svfiprintf_r+0x150>
 8005410:	2240      	movs	r2, #64	@ 0x40
 8005412:	9b04      	ldr	r3, [sp, #16]
 8005414:	eba0 000a 	sub.w	r0, r0, sl
 8005418:	4082      	lsls	r2, r0
 800541a:	4313      	orrs	r3, r2
 800541c:	3401      	adds	r4, #1
 800541e:	9304      	str	r3, [sp, #16]
 8005420:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005424:	2206      	movs	r2, #6
 8005426:	4825      	ldr	r0, [pc, #148]	@ (80054bc <_svfiprintf_r+0x1ec>)
 8005428:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800542c:	f7fe fc11 	bl	8003c52 <memchr>
 8005430:	2800      	cmp	r0, #0
 8005432:	d036      	beq.n	80054a2 <_svfiprintf_r+0x1d2>
 8005434:	4b22      	ldr	r3, [pc, #136]	@ (80054c0 <_svfiprintf_r+0x1f0>)
 8005436:	bb1b      	cbnz	r3, 8005480 <_svfiprintf_r+0x1b0>
 8005438:	9b03      	ldr	r3, [sp, #12]
 800543a:	3307      	adds	r3, #7
 800543c:	f023 0307 	bic.w	r3, r3, #7
 8005440:	3308      	adds	r3, #8
 8005442:	9303      	str	r3, [sp, #12]
 8005444:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005446:	4433      	add	r3, r6
 8005448:	9309      	str	r3, [sp, #36]	@ 0x24
 800544a:	e76a      	b.n	8005322 <_svfiprintf_r+0x52>
 800544c:	460c      	mov	r4, r1
 800544e:	2001      	movs	r0, #1
 8005450:	fb0c 3202 	mla	r2, ip, r2, r3
 8005454:	e7a8      	b.n	80053a8 <_svfiprintf_r+0xd8>
 8005456:	2300      	movs	r3, #0
 8005458:	f04f 0c0a 	mov.w	ip, #10
 800545c:	4619      	mov	r1, r3
 800545e:	3401      	adds	r4, #1
 8005460:	9305      	str	r3, [sp, #20]
 8005462:	4620      	mov	r0, r4
 8005464:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005468:	3a30      	subs	r2, #48	@ 0x30
 800546a:	2a09      	cmp	r2, #9
 800546c:	d903      	bls.n	8005476 <_svfiprintf_r+0x1a6>
 800546e:	2b00      	cmp	r3, #0
 8005470:	d0c6      	beq.n	8005400 <_svfiprintf_r+0x130>
 8005472:	9105      	str	r1, [sp, #20]
 8005474:	e7c4      	b.n	8005400 <_svfiprintf_r+0x130>
 8005476:	4604      	mov	r4, r0
 8005478:	2301      	movs	r3, #1
 800547a:	fb0c 2101 	mla	r1, ip, r1, r2
 800547e:	e7f0      	b.n	8005462 <_svfiprintf_r+0x192>
 8005480:	ab03      	add	r3, sp, #12
 8005482:	9300      	str	r3, [sp, #0]
 8005484:	462a      	mov	r2, r5
 8005486:	4638      	mov	r0, r7
 8005488:	4b0e      	ldr	r3, [pc, #56]	@ (80054c4 <_svfiprintf_r+0x1f4>)
 800548a:	a904      	add	r1, sp, #16
 800548c:	f7fd fe7e 	bl	800318c <_printf_float>
 8005490:	1c42      	adds	r2, r0, #1
 8005492:	4606      	mov	r6, r0
 8005494:	d1d6      	bne.n	8005444 <_svfiprintf_r+0x174>
 8005496:	89ab      	ldrh	r3, [r5, #12]
 8005498:	065b      	lsls	r3, r3, #25
 800549a:	f53f af2d 	bmi.w	80052f8 <_svfiprintf_r+0x28>
 800549e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80054a0:	e72c      	b.n	80052fc <_svfiprintf_r+0x2c>
 80054a2:	ab03      	add	r3, sp, #12
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	462a      	mov	r2, r5
 80054a8:	4638      	mov	r0, r7
 80054aa:	4b06      	ldr	r3, [pc, #24]	@ (80054c4 <_svfiprintf_r+0x1f4>)
 80054ac:	a904      	add	r1, sp, #16
 80054ae:	f7fe f90b 	bl	80036c8 <_printf_i>
 80054b2:	e7ed      	b.n	8005490 <_svfiprintf_r+0x1c0>
 80054b4:	08005e80 	.word	0x08005e80
 80054b8:	08005e86 	.word	0x08005e86
 80054bc:	08005e8a 	.word	0x08005e8a
 80054c0:	0800318d 	.word	0x0800318d
 80054c4:	08005219 	.word	0x08005219

080054c8 <__sflush_r>:
 80054c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80054cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ce:	0716      	lsls	r6, r2, #28
 80054d0:	4605      	mov	r5, r0
 80054d2:	460c      	mov	r4, r1
 80054d4:	d454      	bmi.n	8005580 <__sflush_r+0xb8>
 80054d6:	684b      	ldr	r3, [r1, #4]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	dc02      	bgt.n	80054e2 <__sflush_r+0x1a>
 80054dc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80054de:	2b00      	cmp	r3, #0
 80054e0:	dd48      	ble.n	8005574 <__sflush_r+0xac>
 80054e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80054e4:	2e00      	cmp	r6, #0
 80054e6:	d045      	beq.n	8005574 <__sflush_r+0xac>
 80054e8:	2300      	movs	r3, #0
 80054ea:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80054ee:	682f      	ldr	r7, [r5, #0]
 80054f0:	6a21      	ldr	r1, [r4, #32]
 80054f2:	602b      	str	r3, [r5, #0]
 80054f4:	d030      	beq.n	8005558 <__sflush_r+0x90>
 80054f6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80054f8:	89a3      	ldrh	r3, [r4, #12]
 80054fa:	0759      	lsls	r1, r3, #29
 80054fc:	d505      	bpl.n	800550a <__sflush_r+0x42>
 80054fe:	6863      	ldr	r3, [r4, #4]
 8005500:	1ad2      	subs	r2, r2, r3
 8005502:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005504:	b10b      	cbz	r3, 800550a <__sflush_r+0x42>
 8005506:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005508:	1ad2      	subs	r2, r2, r3
 800550a:	2300      	movs	r3, #0
 800550c:	4628      	mov	r0, r5
 800550e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005510:	6a21      	ldr	r1, [r4, #32]
 8005512:	47b0      	blx	r6
 8005514:	1c43      	adds	r3, r0, #1
 8005516:	89a3      	ldrh	r3, [r4, #12]
 8005518:	d106      	bne.n	8005528 <__sflush_r+0x60>
 800551a:	6829      	ldr	r1, [r5, #0]
 800551c:	291d      	cmp	r1, #29
 800551e:	d82b      	bhi.n	8005578 <__sflush_r+0xb0>
 8005520:	4a28      	ldr	r2, [pc, #160]	@ (80055c4 <__sflush_r+0xfc>)
 8005522:	40ca      	lsrs	r2, r1
 8005524:	07d6      	lsls	r6, r2, #31
 8005526:	d527      	bpl.n	8005578 <__sflush_r+0xb0>
 8005528:	2200      	movs	r2, #0
 800552a:	6062      	str	r2, [r4, #4]
 800552c:	6922      	ldr	r2, [r4, #16]
 800552e:	04d9      	lsls	r1, r3, #19
 8005530:	6022      	str	r2, [r4, #0]
 8005532:	d504      	bpl.n	800553e <__sflush_r+0x76>
 8005534:	1c42      	adds	r2, r0, #1
 8005536:	d101      	bne.n	800553c <__sflush_r+0x74>
 8005538:	682b      	ldr	r3, [r5, #0]
 800553a:	b903      	cbnz	r3, 800553e <__sflush_r+0x76>
 800553c:	6560      	str	r0, [r4, #84]	@ 0x54
 800553e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005540:	602f      	str	r7, [r5, #0]
 8005542:	b1b9      	cbz	r1, 8005574 <__sflush_r+0xac>
 8005544:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005548:	4299      	cmp	r1, r3
 800554a:	d002      	beq.n	8005552 <__sflush_r+0x8a>
 800554c:	4628      	mov	r0, r5
 800554e:	f7ff f9eb 	bl	8004928 <_free_r>
 8005552:	2300      	movs	r3, #0
 8005554:	6363      	str	r3, [r4, #52]	@ 0x34
 8005556:	e00d      	b.n	8005574 <__sflush_r+0xac>
 8005558:	2301      	movs	r3, #1
 800555a:	4628      	mov	r0, r5
 800555c:	47b0      	blx	r6
 800555e:	4602      	mov	r2, r0
 8005560:	1c50      	adds	r0, r2, #1
 8005562:	d1c9      	bne.n	80054f8 <__sflush_r+0x30>
 8005564:	682b      	ldr	r3, [r5, #0]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d0c6      	beq.n	80054f8 <__sflush_r+0x30>
 800556a:	2b1d      	cmp	r3, #29
 800556c:	d001      	beq.n	8005572 <__sflush_r+0xaa>
 800556e:	2b16      	cmp	r3, #22
 8005570:	d11d      	bne.n	80055ae <__sflush_r+0xe6>
 8005572:	602f      	str	r7, [r5, #0]
 8005574:	2000      	movs	r0, #0
 8005576:	e021      	b.n	80055bc <__sflush_r+0xf4>
 8005578:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800557c:	b21b      	sxth	r3, r3
 800557e:	e01a      	b.n	80055b6 <__sflush_r+0xee>
 8005580:	690f      	ldr	r7, [r1, #16]
 8005582:	2f00      	cmp	r7, #0
 8005584:	d0f6      	beq.n	8005574 <__sflush_r+0xac>
 8005586:	0793      	lsls	r3, r2, #30
 8005588:	bf18      	it	ne
 800558a:	2300      	movne	r3, #0
 800558c:	680e      	ldr	r6, [r1, #0]
 800558e:	bf08      	it	eq
 8005590:	694b      	ldreq	r3, [r1, #20]
 8005592:	1bf6      	subs	r6, r6, r7
 8005594:	600f      	str	r7, [r1, #0]
 8005596:	608b      	str	r3, [r1, #8]
 8005598:	2e00      	cmp	r6, #0
 800559a:	ddeb      	ble.n	8005574 <__sflush_r+0xac>
 800559c:	4633      	mov	r3, r6
 800559e:	463a      	mov	r2, r7
 80055a0:	4628      	mov	r0, r5
 80055a2:	6a21      	ldr	r1, [r4, #32]
 80055a4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80055a8:	47e0      	blx	ip
 80055aa:	2800      	cmp	r0, #0
 80055ac:	dc07      	bgt.n	80055be <__sflush_r+0xf6>
 80055ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055b6:	f04f 30ff 	mov.w	r0, #4294967295
 80055ba:	81a3      	strh	r3, [r4, #12]
 80055bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055be:	4407      	add	r7, r0
 80055c0:	1a36      	subs	r6, r6, r0
 80055c2:	e7e9      	b.n	8005598 <__sflush_r+0xd0>
 80055c4:	20400001 	.word	0x20400001

080055c8 <_fflush_r>:
 80055c8:	b538      	push	{r3, r4, r5, lr}
 80055ca:	690b      	ldr	r3, [r1, #16]
 80055cc:	4605      	mov	r5, r0
 80055ce:	460c      	mov	r4, r1
 80055d0:	b913      	cbnz	r3, 80055d8 <_fflush_r+0x10>
 80055d2:	2500      	movs	r5, #0
 80055d4:	4628      	mov	r0, r5
 80055d6:	bd38      	pop	{r3, r4, r5, pc}
 80055d8:	b118      	cbz	r0, 80055e2 <_fflush_r+0x1a>
 80055da:	6a03      	ldr	r3, [r0, #32]
 80055dc:	b90b      	cbnz	r3, 80055e2 <_fflush_r+0x1a>
 80055de:	f7fe fa1d 	bl	8003a1c <__sinit>
 80055e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d0f3      	beq.n	80055d2 <_fflush_r+0xa>
 80055ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80055ec:	07d0      	lsls	r0, r2, #31
 80055ee:	d404      	bmi.n	80055fa <_fflush_r+0x32>
 80055f0:	0599      	lsls	r1, r3, #22
 80055f2:	d402      	bmi.n	80055fa <_fflush_r+0x32>
 80055f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055f6:	f7fe fb2a 	bl	8003c4e <__retarget_lock_acquire_recursive>
 80055fa:	4628      	mov	r0, r5
 80055fc:	4621      	mov	r1, r4
 80055fe:	f7ff ff63 	bl	80054c8 <__sflush_r>
 8005602:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005604:	4605      	mov	r5, r0
 8005606:	07da      	lsls	r2, r3, #31
 8005608:	d4e4      	bmi.n	80055d4 <_fflush_r+0xc>
 800560a:	89a3      	ldrh	r3, [r4, #12]
 800560c:	059b      	lsls	r3, r3, #22
 800560e:	d4e1      	bmi.n	80055d4 <_fflush_r+0xc>
 8005610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005612:	f7fe fb1d 	bl	8003c50 <__retarget_lock_release_recursive>
 8005616:	e7dd      	b.n	80055d4 <_fflush_r+0xc>

08005618 <memmove>:
 8005618:	4288      	cmp	r0, r1
 800561a:	b510      	push	{r4, lr}
 800561c:	eb01 0402 	add.w	r4, r1, r2
 8005620:	d902      	bls.n	8005628 <memmove+0x10>
 8005622:	4284      	cmp	r4, r0
 8005624:	4623      	mov	r3, r4
 8005626:	d807      	bhi.n	8005638 <memmove+0x20>
 8005628:	1e43      	subs	r3, r0, #1
 800562a:	42a1      	cmp	r1, r4
 800562c:	d008      	beq.n	8005640 <memmove+0x28>
 800562e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005632:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005636:	e7f8      	b.n	800562a <memmove+0x12>
 8005638:	4601      	mov	r1, r0
 800563a:	4402      	add	r2, r0
 800563c:	428a      	cmp	r2, r1
 800563e:	d100      	bne.n	8005642 <memmove+0x2a>
 8005640:	bd10      	pop	{r4, pc}
 8005642:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005646:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800564a:	e7f7      	b.n	800563c <memmove+0x24>

0800564c <_sbrk_r>:
 800564c:	b538      	push	{r3, r4, r5, lr}
 800564e:	2300      	movs	r3, #0
 8005650:	4d05      	ldr	r5, [pc, #20]	@ (8005668 <_sbrk_r+0x1c>)
 8005652:	4604      	mov	r4, r0
 8005654:	4608      	mov	r0, r1
 8005656:	602b      	str	r3, [r5, #0]
 8005658:	f7fb fd30 	bl	80010bc <_sbrk>
 800565c:	1c43      	adds	r3, r0, #1
 800565e:	d102      	bne.n	8005666 <_sbrk_r+0x1a>
 8005660:	682b      	ldr	r3, [r5, #0]
 8005662:	b103      	cbz	r3, 8005666 <_sbrk_r+0x1a>
 8005664:	6023      	str	r3, [r4, #0]
 8005666:	bd38      	pop	{r3, r4, r5, pc}
 8005668:	200003ac 	.word	0x200003ac

0800566c <memcpy>:
 800566c:	440a      	add	r2, r1
 800566e:	4291      	cmp	r1, r2
 8005670:	f100 33ff 	add.w	r3, r0, #4294967295
 8005674:	d100      	bne.n	8005678 <memcpy+0xc>
 8005676:	4770      	bx	lr
 8005678:	b510      	push	{r4, lr}
 800567a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800567e:	4291      	cmp	r1, r2
 8005680:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005684:	d1f9      	bne.n	800567a <memcpy+0xe>
 8005686:	bd10      	pop	{r4, pc}

08005688 <__assert_func>:
 8005688:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800568a:	4614      	mov	r4, r2
 800568c:	461a      	mov	r2, r3
 800568e:	4b09      	ldr	r3, [pc, #36]	@ (80056b4 <__assert_func+0x2c>)
 8005690:	4605      	mov	r5, r0
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68d8      	ldr	r0, [r3, #12]
 8005696:	b14c      	cbz	r4, 80056ac <__assert_func+0x24>
 8005698:	4b07      	ldr	r3, [pc, #28]	@ (80056b8 <__assert_func+0x30>)
 800569a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800569e:	9100      	str	r1, [sp, #0]
 80056a0:	462b      	mov	r3, r5
 80056a2:	4906      	ldr	r1, [pc, #24]	@ (80056bc <__assert_func+0x34>)
 80056a4:	f000 f870 	bl	8005788 <fiprintf>
 80056a8:	f000 f880 	bl	80057ac <abort>
 80056ac:	4b04      	ldr	r3, [pc, #16]	@ (80056c0 <__assert_func+0x38>)
 80056ae:	461c      	mov	r4, r3
 80056b0:	e7f3      	b.n	800569a <__assert_func+0x12>
 80056b2:	bf00      	nop
 80056b4:	20000018 	.word	0x20000018
 80056b8:	08005e9b 	.word	0x08005e9b
 80056bc:	08005ea8 	.word	0x08005ea8
 80056c0:	08005ed6 	.word	0x08005ed6

080056c4 <_calloc_r>:
 80056c4:	b570      	push	{r4, r5, r6, lr}
 80056c6:	fba1 5402 	umull	r5, r4, r1, r2
 80056ca:	b934      	cbnz	r4, 80056da <_calloc_r+0x16>
 80056cc:	4629      	mov	r1, r5
 80056ce:	f7ff f99d 	bl	8004a0c <_malloc_r>
 80056d2:	4606      	mov	r6, r0
 80056d4:	b928      	cbnz	r0, 80056e2 <_calloc_r+0x1e>
 80056d6:	4630      	mov	r0, r6
 80056d8:	bd70      	pop	{r4, r5, r6, pc}
 80056da:	220c      	movs	r2, #12
 80056dc:	2600      	movs	r6, #0
 80056de:	6002      	str	r2, [r0, #0]
 80056e0:	e7f9      	b.n	80056d6 <_calloc_r+0x12>
 80056e2:	462a      	mov	r2, r5
 80056e4:	4621      	mov	r1, r4
 80056e6:	f7fe fa34 	bl	8003b52 <memset>
 80056ea:	e7f4      	b.n	80056d6 <_calloc_r+0x12>

080056ec <__ascii_mbtowc>:
 80056ec:	b082      	sub	sp, #8
 80056ee:	b901      	cbnz	r1, 80056f2 <__ascii_mbtowc+0x6>
 80056f0:	a901      	add	r1, sp, #4
 80056f2:	b142      	cbz	r2, 8005706 <__ascii_mbtowc+0x1a>
 80056f4:	b14b      	cbz	r3, 800570a <__ascii_mbtowc+0x1e>
 80056f6:	7813      	ldrb	r3, [r2, #0]
 80056f8:	600b      	str	r3, [r1, #0]
 80056fa:	7812      	ldrb	r2, [r2, #0]
 80056fc:	1e10      	subs	r0, r2, #0
 80056fe:	bf18      	it	ne
 8005700:	2001      	movne	r0, #1
 8005702:	b002      	add	sp, #8
 8005704:	4770      	bx	lr
 8005706:	4610      	mov	r0, r2
 8005708:	e7fb      	b.n	8005702 <__ascii_mbtowc+0x16>
 800570a:	f06f 0001 	mvn.w	r0, #1
 800570e:	e7f8      	b.n	8005702 <__ascii_mbtowc+0x16>

08005710 <_realloc_r>:
 8005710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005714:	4607      	mov	r7, r0
 8005716:	4614      	mov	r4, r2
 8005718:	460d      	mov	r5, r1
 800571a:	b921      	cbnz	r1, 8005726 <_realloc_r+0x16>
 800571c:	4611      	mov	r1, r2
 800571e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005722:	f7ff b973 	b.w	8004a0c <_malloc_r>
 8005726:	b92a      	cbnz	r2, 8005734 <_realloc_r+0x24>
 8005728:	f7ff f8fe 	bl	8004928 <_free_r>
 800572c:	4625      	mov	r5, r4
 800572e:	4628      	mov	r0, r5
 8005730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005734:	f000 f841 	bl	80057ba <_malloc_usable_size_r>
 8005738:	4284      	cmp	r4, r0
 800573a:	4606      	mov	r6, r0
 800573c:	d802      	bhi.n	8005744 <_realloc_r+0x34>
 800573e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005742:	d8f4      	bhi.n	800572e <_realloc_r+0x1e>
 8005744:	4621      	mov	r1, r4
 8005746:	4638      	mov	r0, r7
 8005748:	f7ff f960 	bl	8004a0c <_malloc_r>
 800574c:	4680      	mov	r8, r0
 800574e:	b908      	cbnz	r0, 8005754 <_realloc_r+0x44>
 8005750:	4645      	mov	r5, r8
 8005752:	e7ec      	b.n	800572e <_realloc_r+0x1e>
 8005754:	42b4      	cmp	r4, r6
 8005756:	4622      	mov	r2, r4
 8005758:	4629      	mov	r1, r5
 800575a:	bf28      	it	cs
 800575c:	4632      	movcs	r2, r6
 800575e:	f7ff ff85 	bl	800566c <memcpy>
 8005762:	4629      	mov	r1, r5
 8005764:	4638      	mov	r0, r7
 8005766:	f7ff f8df 	bl	8004928 <_free_r>
 800576a:	e7f1      	b.n	8005750 <_realloc_r+0x40>

0800576c <__ascii_wctomb>:
 800576c:	4603      	mov	r3, r0
 800576e:	4608      	mov	r0, r1
 8005770:	b141      	cbz	r1, 8005784 <__ascii_wctomb+0x18>
 8005772:	2aff      	cmp	r2, #255	@ 0xff
 8005774:	d904      	bls.n	8005780 <__ascii_wctomb+0x14>
 8005776:	228a      	movs	r2, #138	@ 0x8a
 8005778:	f04f 30ff 	mov.w	r0, #4294967295
 800577c:	601a      	str	r2, [r3, #0]
 800577e:	4770      	bx	lr
 8005780:	2001      	movs	r0, #1
 8005782:	700a      	strb	r2, [r1, #0]
 8005784:	4770      	bx	lr
	...

08005788 <fiprintf>:
 8005788:	b40e      	push	{r1, r2, r3}
 800578a:	b503      	push	{r0, r1, lr}
 800578c:	4601      	mov	r1, r0
 800578e:	ab03      	add	r3, sp, #12
 8005790:	4805      	ldr	r0, [pc, #20]	@ (80057a8 <fiprintf+0x20>)
 8005792:	f853 2b04 	ldr.w	r2, [r3], #4
 8005796:	6800      	ldr	r0, [r0, #0]
 8005798:	9301      	str	r3, [sp, #4]
 800579a:	f000 f83d 	bl	8005818 <_vfiprintf_r>
 800579e:	b002      	add	sp, #8
 80057a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80057a4:	b003      	add	sp, #12
 80057a6:	4770      	bx	lr
 80057a8:	20000018 	.word	0x20000018

080057ac <abort>:
 80057ac:	2006      	movs	r0, #6
 80057ae:	b508      	push	{r3, lr}
 80057b0:	f000 fa06 	bl	8005bc0 <raise>
 80057b4:	2001      	movs	r0, #1
 80057b6:	f7fb fc0c 	bl	8000fd2 <_exit>

080057ba <_malloc_usable_size_r>:
 80057ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057be:	1f18      	subs	r0, r3, #4
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	bfbc      	itt	lt
 80057c4:	580b      	ldrlt	r3, [r1, r0]
 80057c6:	18c0      	addlt	r0, r0, r3
 80057c8:	4770      	bx	lr

080057ca <__sfputc_r>:
 80057ca:	6893      	ldr	r3, [r2, #8]
 80057cc:	b410      	push	{r4}
 80057ce:	3b01      	subs	r3, #1
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	6093      	str	r3, [r2, #8]
 80057d4:	da07      	bge.n	80057e6 <__sfputc_r+0x1c>
 80057d6:	6994      	ldr	r4, [r2, #24]
 80057d8:	42a3      	cmp	r3, r4
 80057da:	db01      	blt.n	80057e0 <__sfputc_r+0x16>
 80057dc:	290a      	cmp	r1, #10
 80057de:	d102      	bne.n	80057e6 <__sfputc_r+0x1c>
 80057e0:	bc10      	pop	{r4}
 80057e2:	f000 b931 	b.w	8005a48 <__swbuf_r>
 80057e6:	6813      	ldr	r3, [r2, #0]
 80057e8:	1c58      	adds	r0, r3, #1
 80057ea:	6010      	str	r0, [r2, #0]
 80057ec:	7019      	strb	r1, [r3, #0]
 80057ee:	4608      	mov	r0, r1
 80057f0:	bc10      	pop	{r4}
 80057f2:	4770      	bx	lr

080057f4 <__sfputs_r>:
 80057f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057f6:	4606      	mov	r6, r0
 80057f8:	460f      	mov	r7, r1
 80057fa:	4614      	mov	r4, r2
 80057fc:	18d5      	adds	r5, r2, r3
 80057fe:	42ac      	cmp	r4, r5
 8005800:	d101      	bne.n	8005806 <__sfputs_r+0x12>
 8005802:	2000      	movs	r0, #0
 8005804:	e007      	b.n	8005816 <__sfputs_r+0x22>
 8005806:	463a      	mov	r2, r7
 8005808:	4630      	mov	r0, r6
 800580a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800580e:	f7ff ffdc 	bl	80057ca <__sfputc_r>
 8005812:	1c43      	adds	r3, r0, #1
 8005814:	d1f3      	bne.n	80057fe <__sfputs_r+0xa>
 8005816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005818 <_vfiprintf_r>:
 8005818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800581c:	460d      	mov	r5, r1
 800581e:	4614      	mov	r4, r2
 8005820:	4698      	mov	r8, r3
 8005822:	4606      	mov	r6, r0
 8005824:	b09d      	sub	sp, #116	@ 0x74
 8005826:	b118      	cbz	r0, 8005830 <_vfiprintf_r+0x18>
 8005828:	6a03      	ldr	r3, [r0, #32]
 800582a:	b90b      	cbnz	r3, 8005830 <_vfiprintf_r+0x18>
 800582c:	f7fe f8f6 	bl	8003a1c <__sinit>
 8005830:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005832:	07d9      	lsls	r1, r3, #31
 8005834:	d405      	bmi.n	8005842 <_vfiprintf_r+0x2a>
 8005836:	89ab      	ldrh	r3, [r5, #12]
 8005838:	059a      	lsls	r2, r3, #22
 800583a:	d402      	bmi.n	8005842 <_vfiprintf_r+0x2a>
 800583c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800583e:	f7fe fa06 	bl	8003c4e <__retarget_lock_acquire_recursive>
 8005842:	89ab      	ldrh	r3, [r5, #12]
 8005844:	071b      	lsls	r3, r3, #28
 8005846:	d501      	bpl.n	800584c <_vfiprintf_r+0x34>
 8005848:	692b      	ldr	r3, [r5, #16]
 800584a:	b99b      	cbnz	r3, 8005874 <_vfiprintf_r+0x5c>
 800584c:	4629      	mov	r1, r5
 800584e:	4630      	mov	r0, r6
 8005850:	f000 f938 	bl	8005ac4 <__swsetup_r>
 8005854:	b170      	cbz	r0, 8005874 <_vfiprintf_r+0x5c>
 8005856:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005858:	07dc      	lsls	r4, r3, #31
 800585a:	d504      	bpl.n	8005866 <_vfiprintf_r+0x4e>
 800585c:	f04f 30ff 	mov.w	r0, #4294967295
 8005860:	b01d      	add	sp, #116	@ 0x74
 8005862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005866:	89ab      	ldrh	r3, [r5, #12]
 8005868:	0598      	lsls	r0, r3, #22
 800586a:	d4f7      	bmi.n	800585c <_vfiprintf_r+0x44>
 800586c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800586e:	f7fe f9ef 	bl	8003c50 <__retarget_lock_release_recursive>
 8005872:	e7f3      	b.n	800585c <_vfiprintf_r+0x44>
 8005874:	2300      	movs	r3, #0
 8005876:	9309      	str	r3, [sp, #36]	@ 0x24
 8005878:	2320      	movs	r3, #32
 800587a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800587e:	2330      	movs	r3, #48	@ 0x30
 8005880:	f04f 0901 	mov.w	r9, #1
 8005884:	f8cd 800c 	str.w	r8, [sp, #12]
 8005888:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005a34 <_vfiprintf_r+0x21c>
 800588c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005890:	4623      	mov	r3, r4
 8005892:	469a      	mov	sl, r3
 8005894:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005898:	b10a      	cbz	r2, 800589e <_vfiprintf_r+0x86>
 800589a:	2a25      	cmp	r2, #37	@ 0x25
 800589c:	d1f9      	bne.n	8005892 <_vfiprintf_r+0x7a>
 800589e:	ebba 0b04 	subs.w	fp, sl, r4
 80058a2:	d00b      	beq.n	80058bc <_vfiprintf_r+0xa4>
 80058a4:	465b      	mov	r3, fp
 80058a6:	4622      	mov	r2, r4
 80058a8:	4629      	mov	r1, r5
 80058aa:	4630      	mov	r0, r6
 80058ac:	f7ff ffa2 	bl	80057f4 <__sfputs_r>
 80058b0:	3001      	adds	r0, #1
 80058b2:	f000 80a7 	beq.w	8005a04 <_vfiprintf_r+0x1ec>
 80058b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058b8:	445a      	add	r2, fp
 80058ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80058bc:	f89a 3000 	ldrb.w	r3, [sl]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 809f 	beq.w	8005a04 <_vfiprintf_r+0x1ec>
 80058c6:	2300      	movs	r3, #0
 80058c8:	f04f 32ff 	mov.w	r2, #4294967295
 80058cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058d0:	f10a 0a01 	add.w	sl, sl, #1
 80058d4:	9304      	str	r3, [sp, #16]
 80058d6:	9307      	str	r3, [sp, #28]
 80058d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80058dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80058de:	4654      	mov	r4, sl
 80058e0:	2205      	movs	r2, #5
 80058e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058e6:	4853      	ldr	r0, [pc, #332]	@ (8005a34 <_vfiprintf_r+0x21c>)
 80058e8:	f7fe f9b3 	bl	8003c52 <memchr>
 80058ec:	9a04      	ldr	r2, [sp, #16]
 80058ee:	b9d8      	cbnz	r0, 8005928 <_vfiprintf_r+0x110>
 80058f0:	06d1      	lsls	r1, r2, #27
 80058f2:	bf44      	itt	mi
 80058f4:	2320      	movmi	r3, #32
 80058f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058fa:	0713      	lsls	r3, r2, #28
 80058fc:	bf44      	itt	mi
 80058fe:	232b      	movmi	r3, #43	@ 0x2b
 8005900:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005904:	f89a 3000 	ldrb.w	r3, [sl]
 8005908:	2b2a      	cmp	r3, #42	@ 0x2a
 800590a:	d015      	beq.n	8005938 <_vfiprintf_r+0x120>
 800590c:	4654      	mov	r4, sl
 800590e:	2000      	movs	r0, #0
 8005910:	f04f 0c0a 	mov.w	ip, #10
 8005914:	9a07      	ldr	r2, [sp, #28]
 8005916:	4621      	mov	r1, r4
 8005918:	f811 3b01 	ldrb.w	r3, [r1], #1
 800591c:	3b30      	subs	r3, #48	@ 0x30
 800591e:	2b09      	cmp	r3, #9
 8005920:	d94b      	bls.n	80059ba <_vfiprintf_r+0x1a2>
 8005922:	b1b0      	cbz	r0, 8005952 <_vfiprintf_r+0x13a>
 8005924:	9207      	str	r2, [sp, #28]
 8005926:	e014      	b.n	8005952 <_vfiprintf_r+0x13a>
 8005928:	eba0 0308 	sub.w	r3, r0, r8
 800592c:	fa09 f303 	lsl.w	r3, r9, r3
 8005930:	4313      	orrs	r3, r2
 8005932:	46a2      	mov	sl, r4
 8005934:	9304      	str	r3, [sp, #16]
 8005936:	e7d2      	b.n	80058de <_vfiprintf_r+0xc6>
 8005938:	9b03      	ldr	r3, [sp, #12]
 800593a:	1d19      	adds	r1, r3, #4
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	9103      	str	r1, [sp, #12]
 8005940:	2b00      	cmp	r3, #0
 8005942:	bfbb      	ittet	lt
 8005944:	425b      	neglt	r3, r3
 8005946:	f042 0202 	orrlt.w	r2, r2, #2
 800594a:	9307      	strge	r3, [sp, #28]
 800594c:	9307      	strlt	r3, [sp, #28]
 800594e:	bfb8      	it	lt
 8005950:	9204      	strlt	r2, [sp, #16]
 8005952:	7823      	ldrb	r3, [r4, #0]
 8005954:	2b2e      	cmp	r3, #46	@ 0x2e
 8005956:	d10a      	bne.n	800596e <_vfiprintf_r+0x156>
 8005958:	7863      	ldrb	r3, [r4, #1]
 800595a:	2b2a      	cmp	r3, #42	@ 0x2a
 800595c:	d132      	bne.n	80059c4 <_vfiprintf_r+0x1ac>
 800595e:	9b03      	ldr	r3, [sp, #12]
 8005960:	3402      	adds	r4, #2
 8005962:	1d1a      	adds	r2, r3, #4
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	9203      	str	r2, [sp, #12]
 8005968:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800596c:	9305      	str	r3, [sp, #20]
 800596e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005a38 <_vfiprintf_r+0x220>
 8005972:	2203      	movs	r2, #3
 8005974:	4650      	mov	r0, sl
 8005976:	7821      	ldrb	r1, [r4, #0]
 8005978:	f7fe f96b 	bl	8003c52 <memchr>
 800597c:	b138      	cbz	r0, 800598e <_vfiprintf_r+0x176>
 800597e:	2240      	movs	r2, #64	@ 0x40
 8005980:	9b04      	ldr	r3, [sp, #16]
 8005982:	eba0 000a 	sub.w	r0, r0, sl
 8005986:	4082      	lsls	r2, r0
 8005988:	4313      	orrs	r3, r2
 800598a:	3401      	adds	r4, #1
 800598c:	9304      	str	r3, [sp, #16]
 800598e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005992:	2206      	movs	r2, #6
 8005994:	4829      	ldr	r0, [pc, #164]	@ (8005a3c <_vfiprintf_r+0x224>)
 8005996:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800599a:	f7fe f95a 	bl	8003c52 <memchr>
 800599e:	2800      	cmp	r0, #0
 80059a0:	d03f      	beq.n	8005a22 <_vfiprintf_r+0x20a>
 80059a2:	4b27      	ldr	r3, [pc, #156]	@ (8005a40 <_vfiprintf_r+0x228>)
 80059a4:	bb1b      	cbnz	r3, 80059ee <_vfiprintf_r+0x1d6>
 80059a6:	9b03      	ldr	r3, [sp, #12]
 80059a8:	3307      	adds	r3, #7
 80059aa:	f023 0307 	bic.w	r3, r3, #7
 80059ae:	3308      	adds	r3, #8
 80059b0:	9303      	str	r3, [sp, #12]
 80059b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059b4:	443b      	add	r3, r7
 80059b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80059b8:	e76a      	b.n	8005890 <_vfiprintf_r+0x78>
 80059ba:	460c      	mov	r4, r1
 80059bc:	2001      	movs	r0, #1
 80059be:	fb0c 3202 	mla	r2, ip, r2, r3
 80059c2:	e7a8      	b.n	8005916 <_vfiprintf_r+0xfe>
 80059c4:	2300      	movs	r3, #0
 80059c6:	f04f 0c0a 	mov.w	ip, #10
 80059ca:	4619      	mov	r1, r3
 80059cc:	3401      	adds	r4, #1
 80059ce:	9305      	str	r3, [sp, #20]
 80059d0:	4620      	mov	r0, r4
 80059d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059d6:	3a30      	subs	r2, #48	@ 0x30
 80059d8:	2a09      	cmp	r2, #9
 80059da:	d903      	bls.n	80059e4 <_vfiprintf_r+0x1cc>
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d0c6      	beq.n	800596e <_vfiprintf_r+0x156>
 80059e0:	9105      	str	r1, [sp, #20]
 80059e2:	e7c4      	b.n	800596e <_vfiprintf_r+0x156>
 80059e4:	4604      	mov	r4, r0
 80059e6:	2301      	movs	r3, #1
 80059e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80059ec:	e7f0      	b.n	80059d0 <_vfiprintf_r+0x1b8>
 80059ee:	ab03      	add	r3, sp, #12
 80059f0:	9300      	str	r3, [sp, #0]
 80059f2:	462a      	mov	r2, r5
 80059f4:	4630      	mov	r0, r6
 80059f6:	4b13      	ldr	r3, [pc, #76]	@ (8005a44 <_vfiprintf_r+0x22c>)
 80059f8:	a904      	add	r1, sp, #16
 80059fa:	f7fd fbc7 	bl	800318c <_printf_float>
 80059fe:	4607      	mov	r7, r0
 8005a00:	1c78      	adds	r0, r7, #1
 8005a02:	d1d6      	bne.n	80059b2 <_vfiprintf_r+0x19a>
 8005a04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a06:	07d9      	lsls	r1, r3, #31
 8005a08:	d405      	bmi.n	8005a16 <_vfiprintf_r+0x1fe>
 8005a0a:	89ab      	ldrh	r3, [r5, #12]
 8005a0c:	059a      	lsls	r2, r3, #22
 8005a0e:	d402      	bmi.n	8005a16 <_vfiprintf_r+0x1fe>
 8005a10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a12:	f7fe f91d 	bl	8003c50 <__retarget_lock_release_recursive>
 8005a16:	89ab      	ldrh	r3, [r5, #12]
 8005a18:	065b      	lsls	r3, r3, #25
 8005a1a:	f53f af1f 	bmi.w	800585c <_vfiprintf_r+0x44>
 8005a1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a20:	e71e      	b.n	8005860 <_vfiprintf_r+0x48>
 8005a22:	ab03      	add	r3, sp, #12
 8005a24:	9300      	str	r3, [sp, #0]
 8005a26:	462a      	mov	r2, r5
 8005a28:	4630      	mov	r0, r6
 8005a2a:	4b06      	ldr	r3, [pc, #24]	@ (8005a44 <_vfiprintf_r+0x22c>)
 8005a2c:	a904      	add	r1, sp, #16
 8005a2e:	f7fd fe4b 	bl	80036c8 <_printf_i>
 8005a32:	e7e4      	b.n	80059fe <_vfiprintf_r+0x1e6>
 8005a34:	08005e80 	.word	0x08005e80
 8005a38:	08005e86 	.word	0x08005e86
 8005a3c:	08005e8a 	.word	0x08005e8a
 8005a40:	0800318d 	.word	0x0800318d
 8005a44:	080057f5 	.word	0x080057f5

08005a48 <__swbuf_r>:
 8005a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a4a:	460e      	mov	r6, r1
 8005a4c:	4614      	mov	r4, r2
 8005a4e:	4605      	mov	r5, r0
 8005a50:	b118      	cbz	r0, 8005a5a <__swbuf_r+0x12>
 8005a52:	6a03      	ldr	r3, [r0, #32]
 8005a54:	b90b      	cbnz	r3, 8005a5a <__swbuf_r+0x12>
 8005a56:	f7fd ffe1 	bl	8003a1c <__sinit>
 8005a5a:	69a3      	ldr	r3, [r4, #24]
 8005a5c:	60a3      	str	r3, [r4, #8]
 8005a5e:	89a3      	ldrh	r3, [r4, #12]
 8005a60:	071a      	lsls	r2, r3, #28
 8005a62:	d501      	bpl.n	8005a68 <__swbuf_r+0x20>
 8005a64:	6923      	ldr	r3, [r4, #16]
 8005a66:	b943      	cbnz	r3, 8005a7a <__swbuf_r+0x32>
 8005a68:	4621      	mov	r1, r4
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	f000 f82a 	bl	8005ac4 <__swsetup_r>
 8005a70:	b118      	cbz	r0, 8005a7a <__swbuf_r+0x32>
 8005a72:	f04f 37ff 	mov.w	r7, #4294967295
 8005a76:	4638      	mov	r0, r7
 8005a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a7a:	6823      	ldr	r3, [r4, #0]
 8005a7c:	6922      	ldr	r2, [r4, #16]
 8005a7e:	b2f6      	uxtb	r6, r6
 8005a80:	1a98      	subs	r0, r3, r2
 8005a82:	6963      	ldr	r3, [r4, #20]
 8005a84:	4637      	mov	r7, r6
 8005a86:	4283      	cmp	r3, r0
 8005a88:	dc05      	bgt.n	8005a96 <__swbuf_r+0x4e>
 8005a8a:	4621      	mov	r1, r4
 8005a8c:	4628      	mov	r0, r5
 8005a8e:	f7ff fd9b 	bl	80055c8 <_fflush_r>
 8005a92:	2800      	cmp	r0, #0
 8005a94:	d1ed      	bne.n	8005a72 <__swbuf_r+0x2a>
 8005a96:	68a3      	ldr	r3, [r4, #8]
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	60a3      	str	r3, [r4, #8]
 8005a9c:	6823      	ldr	r3, [r4, #0]
 8005a9e:	1c5a      	adds	r2, r3, #1
 8005aa0:	6022      	str	r2, [r4, #0]
 8005aa2:	701e      	strb	r6, [r3, #0]
 8005aa4:	6962      	ldr	r2, [r4, #20]
 8005aa6:	1c43      	adds	r3, r0, #1
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d004      	beq.n	8005ab6 <__swbuf_r+0x6e>
 8005aac:	89a3      	ldrh	r3, [r4, #12]
 8005aae:	07db      	lsls	r3, r3, #31
 8005ab0:	d5e1      	bpl.n	8005a76 <__swbuf_r+0x2e>
 8005ab2:	2e0a      	cmp	r6, #10
 8005ab4:	d1df      	bne.n	8005a76 <__swbuf_r+0x2e>
 8005ab6:	4621      	mov	r1, r4
 8005ab8:	4628      	mov	r0, r5
 8005aba:	f7ff fd85 	bl	80055c8 <_fflush_r>
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	d0d9      	beq.n	8005a76 <__swbuf_r+0x2e>
 8005ac2:	e7d6      	b.n	8005a72 <__swbuf_r+0x2a>

08005ac4 <__swsetup_r>:
 8005ac4:	b538      	push	{r3, r4, r5, lr}
 8005ac6:	4b29      	ldr	r3, [pc, #164]	@ (8005b6c <__swsetup_r+0xa8>)
 8005ac8:	4605      	mov	r5, r0
 8005aca:	6818      	ldr	r0, [r3, #0]
 8005acc:	460c      	mov	r4, r1
 8005ace:	b118      	cbz	r0, 8005ad8 <__swsetup_r+0x14>
 8005ad0:	6a03      	ldr	r3, [r0, #32]
 8005ad2:	b90b      	cbnz	r3, 8005ad8 <__swsetup_r+0x14>
 8005ad4:	f7fd ffa2 	bl	8003a1c <__sinit>
 8005ad8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005adc:	0719      	lsls	r1, r3, #28
 8005ade:	d422      	bmi.n	8005b26 <__swsetup_r+0x62>
 8005ae0:	06da      	lsls	r2, r3, #27
 8005ae2:	d407      	bmi.n	8005af4 <__swsetup_r+0x30>
 8005ae4:	2209      	movs	r2, #9
 8005ae6:	602a      	str	r2, [r5, #0]
 8005ae8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005aec:	f04f 30ff 	mov.w	r0, #4294967295
 8005af0:	81a3      	strh	r3, [r4, #12]
 8005af2:	e033      	b.n	8005b5c <__swsetup_r+0x98>
 8005af4:	0758      	lsls	r0, r3, #29
 8005af6:	d512      	bpl.n	8005b1e <__swsetup_r+0x5a>
 8005af8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005afa:	b141      	cbz	r1, 8005b0e <__swsetup_r+0x4a>
 8005afc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b00:	4299      	cmp	r1, r3
 8005b02:	d002      	beq.n	8005b0a <__swsetup_r+0x46>
 8005b04:	4628      	mov	r0, r5
 8005b06:	f7fe ff0f 	bl	8004928 <_free_r>
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b0e:	89a3      	ldrh	r3, [r4, #12]
 8005b10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005b14:	81a3      	strh	r3, [r4, #12]
 8005b16:	2300      	movs	r3, #0
 8005b18:	6063      	str	r3, [r4, #4]
 8005b1a:	6923      	ldr	r3, [r4, #16]
 8005b1c:	6023      	str	r3, [r4, #0]
 8005b1e:	89a3      	ldrh	r3, [r4, #12]
 8005b20:	f043 0308 	orr.w	r3, r3, #8
 8005b24:	81a3      	strh	r3, [r4, #12]
 8005b26:	6923      	ldr	r3, [r4, #16]
 8005b28:	b94b      	cbnz	r3, 8005b3e <__swsetup_r+0x7a>
 8005b2a:	89a3      	ldrh	r3, [r4, #12]
 8005b2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005b30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b34:	d003      	beq.n	8005b3e <__swsetup_r+0x7a>
 8005b36:	4621      	mov	r1, r4
 8005b38:	4628      	mov	r0, r5
 8005b3a:	f000 f882 	bl	8005c42 <__smakebuf_r>
 8005b3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b42:	f013 0201 	ands.w	r2, r3, #1
 8005b46:	d00a      	beq.n	8005b5e <__swsetup_r+0x9a>
 8005b48:	2200      	movs	r2, #0
 8005b4a:	60a2      	str	r2, [r4, #8]
 8005b4c:	6962      	ldr	r2, [r4, #20]
 8005b4e:	4252      	negs	r2, r2
 8005b50:	61a2      	str	r2, [r4, #24]
 8005b52:	6922      	ldr	r2, [r4, #16]
 8005b54:	b942      	cbnz	r2, 8005b68 <__swsetup_r+0xa4>
 8005b56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005b5a:	d1c5      	bne.n	8005ae8 <__swsetup_r+0x24>
 8005b5c:	bd38      	pop	{r3, r4, r5, pc}
 8005b5e:	0799      	lsls	r1, r3, #30
 8005b60:	bf58      	it	pl
 8005b62:	6962      	ldrpl	r2, [r4, #20]
 8005b64:	60a2      	str	r2, [r4, #8]
 8005b66:	e7f4      	b.n	8005b52 <__swsetup_r+0x8e>
 8005b68:	2000      	movs	r0, #0
 8005b6a:	e7f7      	b.n	8005b5c <__swsetup_r+0x98>
 8005b6c:	20000018 	.word	0x20000018

08005b70 <_raise_r>:
 8005b70:	291f      	cmp	r1, #31
 8005b72:	b538      	push	{r3, r4, r5, lr}
 8005b74:	4605      	mov	r5, r0
 8005b76:	460c      	mov	r4, r1
 8005b78:	d904      	bls.n	8005b84 <_raise_r+0x14>
 8005b7a:	2316      	movs	r3, #22
 8005b7c:	6003      	str	r3, [r0, #0]
 8005b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b82:	bd38      	pop	{r3, r4, r5, pc}
 8005b84:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005b86:	b112      	cbz	r2, 8005b8e <_raise_r+0x1e>
 8005b88:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005b8c:	b94b      	cbnz	r3, 8005ba2 <_raise_r+0x32>
 8005b8e:	4628      	mov	r0, r5
 8005b90:	f000 f830 	bl	8005bf4 <_getpid_r>
 8005b94:	4622      	mov	r2, r4
 8005b96:	4601      	mov	r1, r0
 8005b98:	4628      	mov	r0, r5
 8005b9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b9e:	f000 b817 	b.w	8005bd0 <_kill_r>
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d00a      	beq.n	8005bbc <_raise_r+0x4c>
 8005ba6:	1c59      	adds	r1, r3, #1
 8005ba8:	d103      	bne.n	8005bb2 <_raise_r+0x42>
 8005baa:	2316      	movs	r3, #22
 8005bac:	6003      	str	r3, [r0, #0]
 8005bae:	2001      	movs	r0, #1
 8005bb0:	e7e7      	b.n	8005b82 <_raise_r+0x12>
 8005bb2:	2100      	movs	r1, #0
 8005bb4:	4620      	mov	r0, r4
 8005bb6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005bba:	4798      	blx	r3
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	e7e0      	b.n	8005b82 <_raise_r+0x12>

08005bc0 <raise>:
 8005bc0:	4b02      	ldr	r3, [pc, #8]	@ (8005bcc <raise+0xc>)
 8005bc2:	4601      	mov	r1, r0
 8005bc4:	6818      	ldr	r0, [r3, #0]
 8005bc6:	f7ff bfd3 	b.w	8005b70 <_raise_r>
 8005bca:	bf00      	nop
 8005bcc:	20000018 	.word	0x20000018

08005bd0 <_kill_r>:
 8005bd0:	b538      	push	{r3, r4, r5, lr}
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	4d06      	ldr	r5, [pc, #24]	@ (8005bf0 <_kill_r+0x20>)
 8005bd6:	4604      	mov	r4, r0
 8005bd8:	4608      	mov	r0, r1
 8005bda:	4611      	mov	r1, r2
 8005bdc:	602b      	str	r3, [r5, #0]
 8005bde:	f7fb f9e8 	bl	8000fb2 <_kill>
 8005be2:	1c43      	adds	r3, r0, #1
 8005be4:	d102      	bne.n	8005bec <_kill_r+0x1c>
 8005be6:	682b      	ldr	r3, [r5, #0]
 8005be8:	b103      	cbz	r3, 8005bec <_kill_r+0x1c>
 8005bea:	6023      	str	r3, [r4, #0]
 8005bec:	bd38      	pop	{r3, r4, r5, pc}
 8005bee:	bf00      	nop
 8005bf0:	200003ac 	.word	0x200003ac

08005bf4 <_getpid_r>:
 8005bf4:	f7fb b9d6 	b.w	8000fa4 <_getpid>

08005bf8 <__swhatbuf_r>:
 8005bf8:	b570      	push	{r4, r5, r6, lr}
 8005bfa:	460c      	mov	r4, r1
 8005bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c00:	4615      	mov	r5, r2
 8005c02:	2900      	cmp	r1, #0
 8005c04:	461e      	mov	r6, r3
 8005c06:	b096      	sub	sp, #88	@ 0x58
 8005c08:	da0c      	bge.n	8005c24 <__swhatbuf_r+0x2c>
 8005c0a:	89a3      	ldrh	r3, [r4, #12]
 8005c0c:	2100      	movs	r1, #0
 8005c0e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c12:	bf14      	ite	ne
 8005c14:	2340      	movne	r3, #64	@ 0x40
 8005c16:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c1a:	2000      	movs	r0, #0
 8005c1c:	6031      	str	r1, [r6, #0]
 8005c1e:	602b      	str	r3, [r5, #0]
 8005c20:	b016      	add	sp, #88	@ 0x58
 8005c22:	bd70      	pop	{r4, r5, r6, pc}
 8005c24:	466a      	mov	r2, sp
 8005c26:	f000 f849 	bl	8005cbc <_fstat_r>
 8005c2a:	2800      	cmp	r0, #0
 8005c2c:	dbed      	blt.n	8005c0a <__swhatbuf_r+0x12>
 8005c2e:	9901      	ldr	r1, [sp, #4]
 8005c30:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c34:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c38:	4259      	negs	r1, r3
 8005c3a:	4159      	adcs	r1, r3
 8005c3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c40:	e7eb      	b.n	8005c1a <__swhatbuf_r+0x22>

08005c42 <__smakebuf_r>:
 8005c42:	898b      	ldrh	r3, [r1, #12]
 8005c44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c46:	079d      	lsls	r5, r3, #30
 8005c48:	4606      	mov	r6, r0
 8005c4a:	460c      	mov	r4, r1
 8005c4c:	d507      	bpl.n	8005c5e <__smakebuf_r+0x1c>
 8005c4e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005c52:	6023      	str	r3, [r4, #0]
 8005c54:	6123      	str	r3, [r4, #16]
 8005c56:	2301      	movs	r3, #1
 8005c58:	6163      	str	r3, [r4, #20]
 8005c5a:	b003      	add	sp, #12
 8005c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c5e:	466a      	mov	r2, sp
 8005c60:	ab01      	add	r3, sp, #4
 8005c62:	f7ff ffc9 	bl	8005bf8 <__swhatbuf_r>
 8005c66:	9f00      	ldr	r7, [sp, #0]
 8005c68:	4605      	mov	r5, r0
 8005c6a:	4639      	mov	r1, r7
 8005c6c:	4630      	mov	r0, r6
 8005c6e:	f7fe fecd 	bl	8004a0c <_malloc_r>
 8005c72:	b948      	cbnz	r0, 8005c88 <__smakebuf_r+0x46>
 8005c74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c78:	059a      	lsls	r2, r3, #22
 8005c7a:	d4ee      	bmi.n	8005c5a <__smakebuf_r+0x18>
 8005c7c:	f023 0303 	bic.w	r3, r3, #3
 8005c80:	f043 0302 	orr.w	r3, r3, #2
 8005c84:	81a3      	strh	r3, [r4, #12]
 8005c86:	e7e2      	b.n	8005c4e <__smakebuf_r+0xc>
 8005c88:	89a3      	ldrh	r3, [r4, #12]
 8005c8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005c8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c92:	81a3      	strh	r3, [r4, #12]
 8005c94:	9b01      	ldr	r3, [sp, #4]
 8005c96:	6020      	str	r0, [r4, #0]
 8005c98:	b15b      	cbz	r3, 8005cb2 <__smakebuf_r+0x70>
 8005c9a:	4630      	mov	r0, r6
 8005c9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ca0:	f000 f81e 	bl	8005ce0 <_isatty_r>
 8005ca4:	b128      	cbz	r0, 8005cb2 <__smakebuf_r+0x70>
 8005ca6:	89a3      	ldrh	r3, [r4, #12]
 8005ca8:	f023 0303 	bic.w	r3, r3, #3
 8005cac:	f043 0301 	orr.w	r3, r3, #1
 8005cb0:	81a3      	strh	r3, [r4, #12]
 8005cb2:	89a3      	ldrh	r3, [r4, #12]
 8005cb4:	431d      	orrs	r5, r3
 8005cb6:	81a5      	strh	r5, [r4, #12]
 8005cb8:	e7cf      	b.n	8005c5a <__smakebuf_r+0x18>
	...

08005cbc <_fstat_r>:
 8005cbc:	b538      	push	{r3, r4, r5, lr}
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	4d06      	ldr	r5, [pc, #24]	@ (8005cdc <_fstat_r+0x20>)
 8005cc2:	4604      	mov	r4, r0
 8005cc4:	4608      	mov	r0, r1
 8005cc6:	4611      	mov	r1, r2
 8005cc8:	602b      	str	r3, [r5, #0]
 8005cca:	f7fb f9d1 	bl	8001070 <_fstat>
 8005cce:	1c43      	adds	r3, r0, #1
 8005cd0:	d102      	bne.n	8005cd8 <_fstat_r+0x1c>
 8005cd2:	682b      	ldr	r3, [r5, #0]
 8005cd4:	b103      	cbz	r3, 8005cd8 <_fstat_r+0x1c>
 8005cd6:	6023      	str	r3, [r4, #0]
 8005cd8:	bd38      	pop	{r3, r4, r5, pc}
 8005cda:	bf00      	nop
 8005cdc:	200003ac 	.word	0x200003ac

08005ce0 <_isatty_r>:
 8005ce0:	b538      	push	{r3, r4, r5, lr}
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	4d05      	ldr	r5, [pc, #20]	@ (8005cfc <_isatty_r+0x1c>)
 8005ce6:	4604      	mov	r4, r0
 8005ce8:	4608      	mov	r0, r1
 8005cea:	602b      	str	r3, [r5, #0]
 8005cec:	f7fb f9cf 	bl	800108e <_isatty>
 8005cf0:	1c43      	adds	r3, r0, #1
 8005cf2:	d102      	bne.n	8005cfa <_isatty_r+0x1a>
 8005cf4:	682b      	ldr	r3, [r5, #0]
 8005cf6:	b103      	cbz	r3, 8005cfa <_isatty_r+0x1a>
 8005cf8:	6023      	str	r3, [r4, #0]
 8005cfa:	bd38      	pop	{r3, r4, r5, pc}
 8005cfc:	200003ac 	.word	0x200003ac

08005d00 <_init>:
 8005d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d02:	bf00      	nop
 8005d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d06:	bc08      	pop	{r3}
 8005d08:	469e      	mov	lr, r3
 8005d0a:	4770      	bx	lr

08005d0c <_fini>:
 8005d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d0e:	bf00      	nop
 8005d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d12:	bc08      	pop	{r3}
 8005d14:	469e      	mov	lr, r3
 8005d16:	4770      	bx	lr
