{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 17:19:14 2020 " "Info: Processing started: Mon Dec 21 17:19:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[0\]\$latch " "Warning: Node \"screen_col\[0\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[1\]\$latch " "Warning: Node \"screen_col\[1\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[2\]\$latch " "Warning: Node \"screen_col\[2\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[3\]\$latch " "Warning: Node \"screen_col\[3\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[4\]\$latch " "Warning: Node \"screen_col\[4\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[5\]\$latch " "Warning: Node \"screen_col\[5\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[6\]\$latch " "Warning: Node \"screen_col\[6\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[7\]\$latch " "Warning: Node \"screen_col\[7\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[8\]\$latch " "Warning: Node \"screen_col\[8\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[9\]\$latch " "Warning: Node \"screen_col\[9\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[10\]\$latch " "Warning: Node \"screen_col\[10\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[11\]\$latch " "Warning: Node \"screen_col\[11\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[12\]\$latch " "Warning: Node \"screen_col\[12\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[13\]\$latch " "Warning: Node \"screen_col\[13\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[14\]\$latch " "Warning: Node \"screen_col\[14\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[15\]\$latch " "Warning: Node \"screen_col\[15\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[16\]\$latch " "Warning: Node \"screen_col\[16\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[17\]\$latch " "Warning: Node \"screen_col\[17\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[18\]\$latch " "Warning: Node \"screen_col\[18\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[19\]\$latch " "Warning: Node \"screen_col\[19\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[20\]\$latch " "Warning: Node \"screen_col\[20\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[21\]\$latch " "Warning: Node \"screen_col\[21\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[22\]\$latch " "Warning: Node \"screen_col\[22\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[23\]\$latch " "Warning: Node \"screen_col\[23\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[24\]\$latch " "Warning: Node \"screen_col\[24\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[25\]\$latch " "Warning: Node \"screen_col\[25\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[26\]\$latch " "Warning: Node \"screen_col\[26\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[27\]\$latch " "Warning: Node \"screen_col\[27\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[28\]\$latch " "Warning: Node \"screen_col\[28\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[29\]\$latch " "Warning: Node \"screen_col\[29\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[30\]\$latch " "Warning: Node \"screen_col\[30\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[31\]\$latch " "Warning: Node \"screen_col\[31\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "49 " "Warning: Found 49 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector541~2 " "Info: Detected gated clock \"Selector541~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector541~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~3 " "Info: Detected gated clock \"comb~3\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal131~2 " "Info: Detected gated clock \"Equal131~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 318 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal131~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal128~2 " "Info: Detected gated clock \"Equal128~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 315 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal128~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal133~0 " "Info: Detected gated clock \"Equal133~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 320 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal133~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal132~1 " "Info: Detected gated clock \"Equal132~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 319 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal132~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal136~0 " "Info: Detected gated clock \"Equal136~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 323 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal136~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal134~0 " "Info: Detected gated clock \"Equal134~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 321 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal134~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal132~0 " "Info: Detected gated clock \"Equal132~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 319 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal132~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~0 " "Info: Detected gated clock \"Equal126~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 313 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal125~1 " "Info: Detected gated clock \"Equal125~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 312 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal125~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal127~0 " "Info: Detected gated clock \"Equal127~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 314 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal127~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal125~0 " "Info: Detected gated clock \"Equal125~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 312 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal125~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector602~2 " "Info: Detected gated clock \"Selector602~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector602~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal123~1 " "Info: Detected gated clock \"Equal123~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 310 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal123~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal123~0 " "Info: Detected gated clock \"Equal123~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 310 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal123~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal135~1 " "Info: Detected gated clock \"Equal135~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal135~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal122~0 " "Info: Detected gated clock \"Equal122~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 309 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal122~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal128~1 " "Info: Detected gated clock \"Equal128~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 315 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal128~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal129~1 " "Info: Detected gated clock \"Equal129~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 316 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal129~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal129~0 " "Info: Detected gated clock \"Equal129~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 316 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal129~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal135~0 " "Info: Detected gated clock \"Equal135~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal135~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal130~0 " "Info: Detected gated clock \"Equal130~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 317 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal130~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~4 " "Info: Detected gated clock \"comb~4\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal131~1 " "Info: Detected gated clock \"Equal131~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 318 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal131~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal131~0 " "Info: Detected gated clock \"Equal131~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 318 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal131~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal4~1 " "Info: Detected gated clock \"Equal4~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 95 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal4~0 " "Info: Detected gated clock \"Equal4~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 95 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal128~0 " "Info: Detected gated clock \"Equal128~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 315 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal128~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal124~0 " "Info: Detected gated clock \"Equal124~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 311 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal124~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0100 " "Info: Detected ripple clock \"screen_state.0100\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[0\]~reg0 " "Info: Detected ripple clock \"screen_row\[0\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0101 " "Info: Detected ripple clock \"screen_state.0101\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[15\]~reg0 " "Info: Detected ripple clock \"screen_row\[15\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[14\]~reg0 " "Info: Detected ripple clock \"screen_row\[14\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[13\]~reg0 " "Info: Detected ripple clock \"screen_row\[13\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[12\]~reg0 " "Info: Detected ripple clock \"screen_row\[12\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[11\]~reg0 " "Info: Detected ripple clock \"screen_row\[11\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[10\]~reg0 " "Info: Detected ripple clock \"screen_row\[10\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[9\]~reg0 " "Info: Detected ripple clock \"screen_row\[9\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[8\]~reg0 " "Info: Detected ripple clock \"screen_row\[8\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[7\]~reg0 " "Info: Detected ripple clock \"screen_row\[7\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[6\]~reg0 " "Info: Detected ripple clock \"screen_row\[6\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[5\]~reg0 " "Info: Detected ripple clock \"screen_row\[5\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[4\]~reg0 " "Info: Detected ripple clock \"screen_row\[4\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[3\]~reg0 " "Info: Detected ripple clock \"screen_row\[3\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal4~2 " "Info: Detected gated clock \"Equal4~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 95 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[2\]~reg0 " "Info: Detected ripple clock \"screen_row\[2\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[1\]~reg0 " "Info: Detected ripple clock \"screen_row\[1\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LFSR_5bit:M1\|D123456789\[5\] register LCD_state.0011 36.04 MHz 27.75 ns Internal " "Info: Clock \"clk\" has Internal fmax of 36.04 MHz between source register \"LFSR_5bit:M1\|D123456789\[5\]\" and destination register \"LCD_state.0011\" (period= 27.75 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.532 ns + Longest register register " "Info: + Longest register to register delay is 20.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LFSR_5bit:M1\|D123456789\[5\] 1 REG LC_X24_Y6_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y6_N5; Fanout = 2; REG Node = 'LFSR_5bit:M1\|D123456789\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.114 ns) 0.640 ns knife~2556 2 COMB LC_X24_Y6_N4 3 " "Info: 2: + IC(0.526 ns) + CELL(0.114 ns) = 0.640 ns; Loc. = LC_X24_Y6_N4; Fanout = 3; COMB Node = 'knife~2556'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { LFSR_5bit:M1|D123456789[5] knife~2556 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 1.375 ns knife~2557 3 COMB LC_X24_Y6_N6 10 " "Info: 3: + IC(0.443 ns) + CELL(0.292 ns) = 1.375 ns; Loc. = LC_X24_Y6_N6; Fanout = 10; COMB Node = 'knife~2557'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { knife~2556 knife~2557 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.114 ns) 1.937 ns knife~2558 4 COMB LC_X24_Y6_N2 9 " "Info: 4: + IC(0.448 ns) + CELL(0.114 ns) = 1.937 ns; Loc. = LC_X24_Y6_N2; Fanout = 9; COMB Node = 'knife~2558'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { knife~2557 knife~2558 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.233 ns knife~2559 5 COMB LC_X24_Y6_N3 11 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 2.233 ns; Loc. = LC_X24_Y6_N3; Fanout = 11; COMB Node = 'knife~2559'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { knife~2558 knife~2559 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.114 ns) 2.772 ns knife~2560 6 COMB LC_X24_Y6_N0 5 " "Info: 6: + IC(0.425 ns) + CELL(0.114 ns) = 2.772 ns; Loc. = LC_X24_Y6_N0; Fanout = 5; COMB Node = 'knife~2560'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { knife~2559 knife~2560 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(0.114 ns) 5.375 ns knife~2592 7 COMB LC_X28_Y15_N6 10 " "Info: 7: + IC(2.489 ns) + CELL(0.114 ns) = 5.375 ns; Loc. = LC_X28_Y15_N6; Fanout = 10; COMB Node = 'knife~2592'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { knife~2560 knife~2592 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.114 ns) 5.970 ns Equal72~1 8 COMB LC_X28_Y15_N4 7 " "Info: 8: + IC(0.481 ns) + CELL(0.114 ns) = 5.970 ns; Loc. = LC_X28_Y15_N4; Fanout = 7; COMB Node = 'Equal72~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { knife~2592 Equal72~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.292 ns) 6.728 ns knife~2593 9 COMB LC_X28_Y15_N8 6 " "Info: 9: + IC(0.466 ns) + CELL(0.292 ns) = 6.728 ns; Loc. = LC_X28_Y15_N8; Fanout = 6; COMB Node = 'knife~2593'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { Equal72~1 knife~2593 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.292 ns) 7.779 ns Equal73~0 10 COMB LC_X29_Y15_N6 1 " "Info: 10: + IC(0.759 ns) + CELL(0.292 ns) = 7.779 ns; Loc. = LC_X29_Y15_N6; Fanout = 1; COMB Node = 'Equal73~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { knife~2593 Equal73~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.114 ns) 8.322 ns Equal73~1 11 COMB LC_X29_Y15_N0 2 " "Info: 11: + IC(0.429 ns) + CELL(0.114 ns) = 8.322 ns; Loc. = LC_X29_Y15_N0; Fanout = 2; COMB Node = 'Equal73~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Equal73~0 Equal73~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.114 ns) 8.871 ns screen_state~1138 12 COMB LC_X29_Y15_N3 1 " "Info: 12: + IC(0.435 ns) + CELL(0.114 ns) = 8.871 ns; Loc. = LC_X29_Y15_N3; Fanout = 1; COMB Node = 'screen_state~1138'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { Equal73~1 screen_state~1138 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.114 ns) 10.106 ns screen_state~1139 13 COMB LC_X27_Y15_N1 2 " "Info: 13: + IC(1.121 ns) + CELL(0.114 ns) = 10.106 ns; Loc. = LC_X27_Y15_N1; Fanout = 2; COMB Node = 'screen_state~1139'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { screen_state~1138 screen_state~1139 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.114 ns) 10.658 ns screen_state~1141 14 COMB LC_X27_Y15_N7 2 " "Info: 14: + IC(0.438 ns) + CELL(0.114 ns) = 10.658 ns; Loc. = LC_X27_Y15_N7; Fanout = 2; COMB Node = 'screen_state~1141'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { screen_state~1139 screen_state~1141 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.292 ns) 11.408 ns Selector448~5 15 COMB LC_X27_Y15_N0 1 " "Info: 15: + IC(0.458 ns) + CELL(0.292 ns) = 11.408 ns; Loc. = LC_X27_Y15_N0; Fanout = 1; COMB Node = 'Selector448~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { screen_state~1141 Selector448~5 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 11.950 ns Selector450~18 16 COMB LC_X27_Y15_N8 1 " "Info: 16: + IC(0.428 ns) + CELL(0.114 ns) = 11.950 ns; Loc. = LC_X27_Y15_N8; Fanout = 1; COMB Node = 'Selector450~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Selector448~5 Selector450~18 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.452 ns) + CELL(0.114 ns) 14.516 ns Selector450~20 17 COMB LC_X25_Y5_N4 1 " "Info: 17: + IC(2.452 ns) + CELL(0.114 ns) = 14.516 ns; Loc. = LC_X25_Y5_N4; Fanout = 1; COMB Node = 'Selector450~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { Selector450~18 Selector450~20 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 14.970 ns Selector450~22 18 COMB LC_X25_Y5_N5 1 " "Info: 18: + IC(0.340 ns) + CELL(0.114 ns) = 14.970 ns; Loc. = LC_X25_Y5_N5; Fanout = 1; COMB Node = 'Selector450~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector450~20 Selector450~22 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.292 ns) 15.991 ns Selector450~37 19 COMB LC_X24_Y5_N1 2 " "Info: 19: + IC(0.729 ns) + CELL(0.292 ns) = 15.991 ns; Loc. = LC_X24_Y5_N1; Fanout = 2; COMB Node = 'Selector450~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { Selector450~22 Selector450~37 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 16.287 ns Selector450~42 20 COMB LC_X24_Y5_N2 4 " "Info: 20: + IC(0.182 ns) + CELL(0.114 ns) = 16.287 ns; Loc. = LC_X24_Y5_N2; Fanout = 4; COMB Node = 'Selector450~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~37 Selector450~42 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.114 ns) 18.033 ns Selector448~23 21 COMB LC_X22_Y2_N9 1 " "Info: 21: + IC(1.632 ns) + CELL(0.114 ns) = 18.033 ns; Loc. = LC_X22_Y2_N9; Fanout = 1; COMB Node = 'Selector448~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Selector450~42 Selector448~23 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.292 ns) 18.766 ns Selector448~18 22 COMB LC_X22_Y2_N6 1 " "Info: 22: + IC(0.441 ns) + CELL(0.292 ns) = 18.766 ns; Loc. = LC_X22_Y2_N6; Fanout = 1; COMB Node = 'Selector448~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { Selector448~23 Selector448~18 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.062 ns Selector448~19 23 COMB LC_X22_Y2_N7 1 " "Info: 23: + IC(0.182 ns) + CELL(0.114 ns) = 19.062 ns; Loc. = LC_X22_Y2_N7; Fanout = 1; COMB Node = 'Selector448~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector448~18 Selector448~19 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 19.798 ns Selector448~20 24 COMB LC_X22_Y2_N1 2 " "Info: 24: + IC(0.444 ns) + CELL(0.292 ns) = 19.798 ns; Loc. = LC_X22_Y2_N1; Fanout = 2; COMB Node = 'Selector448~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { Selector448~19 Selector448~20 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.309 ns) 20.532 ns LCD_state.0011 25 REG LC_X22_Y2_N8 25 " "Info: 25: + IC(0.425 ns) + CELL(0.309 ns) = 20.532 ns; Loc. = LC_X22_Y2_N8; Fanout = 25; REG Node = 'LCD_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Selector448~20 LCD_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.177 ns ( 20.34 % ) " "Info: Total cell delay = 4.177 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.355 ns ( 79.66 % ) " "Info: Total interconnect delay = 16.355 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.532 ns" { LFSR_5bit:M1|D123456789[5] knife~2556 knife~2557 knife~2558 knife~2559 knife~2560 knife~2592 Equal72~1 knife~2593 Equal73~0 Equal73~1 screen_state~1138 screen_state~1139 screen_state~1141 Selector448~5 Selector450~18 Selector450~20 Selector450~22 Selector450~37 Selector450~42 Selector448~23 Selector448~18 Selector448~19 Selector448~20 LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.532 ns" { LFSR_5bit:M1|D123456789[5] {} knife~2556 {} knife~2557 {} knife~2558 {} knife~2559 {} knife~2560 {} knife~2592 {} Equal72~1 {} knife~2593 {} Equal73~0 {} Equal73~1 {} screen_state~1138 {} screen_state~1139 {} screen_state~1141 {} Selector448~5 {} Selector450~18 {} Selector450~20 {} Selector450~22 {} Selector450~37 {} Selector450~42 {} Selector448~23 {} Selector448~18 {} Selector448~19 {} Selector448~20 {} LCD_state.0011 {} } { 0.000ns 0.526ns 0.443ns 0.448ns 0.182ns 0.425ns 2.489ns 0.481ns 0.466ns 0.759ns 0.429ns 0.435ns 1.121ns 0.438ns 0.458ns 0.428ns 2.452ns 0.340ns 0.729ns 0.182ns 1.632ns 0.441ns 0.182ns 0.444ns 0.425ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.957 ns - Smallest " "Info: - Smallest clock skew is -6.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.909 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns LCD_state.0011 2 REG LC_X22_Y2_N8 25 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X22_Y2_N8; Fanout = 25; REG Node = 'LCD_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk LCD_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} LCD_state.0011 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.866 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[1\]~reg0 2 REG LC_X5_Y8_N9 11 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y8_N9; Fanout = 11; REG Node = 'screen_row\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[1]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.590 ns) 4.874 ns comb~3 3 COMB LC_X6_Y9_N9 10 " "Info: 3: + IC(1.158 ns) + CELL(0.590 ns) = 4.874 ns; Loc. = LC_X6_Y9_N9; Fanout = 10; COMB Node = 'comb~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { screen_row[1]~reg0 comb~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.711 ns) 9.866 ns LFSR_5bit:M1\|D123456789\[5\] 4 REG LC_X24_Y6_N5 2 " "Info: 4: + IC(4.281 ns) + CELL(0.711 ns) = 9.866 ns; Loc. = LC_X24_Y6_N5; Fanout = 2; REG Node = 'LFSR_5bit:M1\|D123456789\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { comb~3 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.705 ns ( 37.55 % ) " "Info: Total cell delay = 3.705 ns ( 37.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.161 ns ( 62.45 % ) " "Info: Total interconnect delay = 6.161 ns ( 62.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.866 ns" { clk screen_row[1]~reg0 comb~3 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.866 ns" { clk {} clk~out0 {} screen_row[1]~reg0 {} comb~3 {} LFSR_5bit:M1|D123456789[5] {} } { 0.000ns 0.000ns 0.722ns 1.158ns 4.281ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} LCD_state.0011 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.866 ns" { clk screen_row[1]~reg0 comb~3 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.866 ns" { clk {} clk~out0 {} screen_row[1]~reg0 {} comb~3 {} LFSR_5bit:M1|D123456789[5] {} } { 0.000ns 0.000ns 0.722ns 1.158ns 4.281ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.532 ns" { LFSR_5bit:M1|D123456789[5] knife~2556 knife~2557 knife~2558 knife~2559 knife~2560 knife~2592 Equal72~1 knife~2593 Equal73~0 Equal73~1 screen_state~1138 screen_state~1139 screen_state~1141 Selector448~5 Selector450~18 Selector450~20 Selector450~22 Selector450~37 Selector450~42 Selector448~23 Selector448~18 Selector448~19 Selector448~20 LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.532 ns" { LFSR_5bit:M1|D123456789[5] {} knife~2556 {} knife~2557 {} knife~2558 {} knife~2559 {} knife~2560 {} knife~2592 {} Equal72~1 {} knife~2593 {} Equal73~0 {} Equal73~1 {} screen_state~1138 {} screen_state~1139 {} screen_state~1141 {} Selector448~5 {} Selector450~18 {} Selector450~20 {} Selector450~22 {} Selector450~37 {} Selector450~42 {} Selector448~23 {} Selector448~18 {} Selector448~19 {} Selector448~20 {} LCD_state.0011 {} } { 0.000ns 0.526ns 0.443ns 0.448ns 0.182ns 0.425ns 2.489ns 0.481ns 0.466ns 0.759ns 0.429ns 0.435ns 1.121ns 0.438ns 0.458ns 0.428ns 2.452ns 0.340ns 0.729ns 0.182ns 1.632ns 0.441ns 0.182ns 0.444ns 0.425ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.292ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} LCD_state.0011 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.866 ns" { clk screen_row[1]~reg0 comb~3 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.866 ns" { clk {} clk~out0 {} screen_row[1]~reg0 {} comb~3 {} LFSR_5bit:M1|D123456789[5] {} } { 0.000ns 0.000ns 0.722ns 1.158ns 4.281ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "screen_state.0001 screen_col\[14\]\$latch clk 11.138 ns " "Info: Found hold time violation between source  pin or register \"screen_state.0001\" and destination pin or register \"screen_col\[14\]\$latch\" for clock \"clk\" (Hold time is 11.138 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.783 ns + Largest " "Info: + Largest clock skew is 13.783 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.685 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[12\]~reg0 2 REG LC_X5_Y9_N3 9 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y9_N3; Fanout = 9; REG Node = 'screen_row\[12\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[12]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.442 ns) 4.068 ns Equal131~1 3 COMB LC_X5_Y9_N5 2 " "Info: 3: + IC(0.500 ns) + CELL(0.442 ns) = 4.068 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; COMB Node = 'Equal131~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { screen_row[12]~reg0 Equal131~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.442 ns) 5.696 ns Equal135~0 4 COMB LC_X4_Y8_N6 4 " "Info: 4: + IC(1.186 ns) + CELL(0.442 ns) = 5.696 ns; Loc. = LC_X4_Y8_N6; Fanout = 4; COMB Node = 'Equal135~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Equal131~1 Equal135~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.114 ns) 6.892 ns Equal135~1 5 COMB LC_X3_Y9_N5 26 " "Info: 5: + IC(1.082 ns) + CELL(0.114 ns) = 6.892 ns; Loc. = LC_X3_Y9_N5; Fanout = 26; COMB Node = 'Equal135~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { Equal135~0 Equal135~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.442 ns) 8.439 ns Selector605~8 6 COMB LC_X5_Y9_N8 23 " "Info: 6: + IC(1.105 ns) + CELL(0.442 ns) = 8.439 ns; Loc. = LC_X5_Y9_N8; Fanout = 23; COMB Node = 'Selector605~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { Equal135~1 Selector605~8 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.590 ns) 10.295 ns WideOr68~1 7 COMB LC_X6_Y8_N3 2 " "Info: 7: + IC(1.266 ns) + CELL(0.590 ns) = 10.295 ns; Loc. = LC_X6_Y8_N3; Fanout = 2; COMB Node = 'WideOr68~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { Selector605~8 WideOr68~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 826 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.114 ns) 10.849 ns WideNor0 8 COMB LC_X6_Y8_N0 29 " "Info: 8: + IC(0.440 ns) + CELL(0.114 ns) = 10.849 ns; Loc. = LC_X6_Y8_N0; Fanout = 29; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { WideOr68~1 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.114 ns) 12.555 ns Selector541~2 9 COMB LC_X8_Y10_N0 32 " "Info: 9: + IC(1.592 ns) + CELL(0.114 ns) = 12.555 ns; Loc. = LC_X8_Y10_N0; Fanout = 32; COMB Node = 'Selector541~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { WideNor0 Selector541~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.016 ns) + CELL(0.114 ns) 16.685 ns screen_col\[14\]\$latch 10 REG LC_X13_Y4_N3 1 " "Info: 10: + IC(4.016 ns) + CELL(0.114 ns) = 16.685 ns; Loc. = LC_X13_Y4_N3; Fanout = 1; REG Node = 'screen_col\[14\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.130 ns" { Selector541~2 screen_col[14]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.776 ns ( 28.62 % ) " "Info: Total cell delay = 4.776 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.909 ns ( 71.38 % ) " "Info: Total interconnect delay = 11.909 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.685 ns" { clk screen_row[12]~reg0 Equal131~1 Equal135~0 Equal135~1 Selector605~8 WideOr68~1 WideNor0 Selector541~2 screen_col[14]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.685 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal131~1 {} Equal135~0 {} Equal135~1 {} Selector605~8 {} WideOr68~1 {} WideNor0 {} Selector541~2 {} screen_col[14]$latch {} } { 0.000ns 0.000ns 0.722ns 0.500ns 1.186ns 1.082ns 1.105ns 1.266ns 0.440ns 1.592ns 4.016ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.902 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns screen_state.0001 2 REG LC_X13_Y6_N9 230 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X13_Y6_N9; Fanout = 230; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.685 ns" { clk screen_row[12]~reg0 Equal131~1 Equal135~0 Equal135~1 Selector605~8 WideOr68~1 WideNor0 Selector541~2 screen_col[14]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.685 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal131~1 {} Equal135~0 {} Equal135~1 {} Selector605~8 {} WideOr68~1 {} WideNor0 {} Selector541~2 {} screen_col[14]$latch {} } { 0.000ns 0.000ns 0.722ns 0.500ns 1.186ns 1.082ns 1.105ns 1.266ns 0.440ns 1.592ns 4.016ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.421 ns - Shortest register register " "Info: - Shortest register to register delay is 2.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_state.0001 1 REG LC_X13_Y6_N9 230 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y6_N9; Fanout = 230; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.292 ns) 1.685 ns Selector595~0 2 COMB LC_X13_Y4_N2 1 " "Info: 2: + IC(1.393 ns) + CELL(0.292 ns) = 1.685 ns; Loc. = LC_X13_Y4_N2; Fanout = 1; COMB Node = 'Selector595~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { screen_state.0001 Selector595~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 2.421 ns screen_col\[14\]\$latch 3 REG LC_X13_Y4_N3 1 " "Info: 3: + IC(0.444 ns) + CELL(0.292 ns) = 2.421 ns; Loc. = LC_X13_Y4_N3; Fanout = 1; REG Node = 'screen_col\[14\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { Selector595~0 screen_col[14]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.584 ns ( 24.12 % ) " "Info: Total cell delay = 0.584 ns ( 24.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.837 ns ( 75.88 % ) " "Info: Total interconnect delay = 1.837 ns ( 75.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { screen_state.0001 Selector595~0 screen_col[14]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { screen_state.0001 {} Selector595~0 {} screen_col[14]$latch {} } { 0.000ns 1.393ns 0.444ns } { 0.000ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.685 ns" { clk screen_row[12]~reg0 Equal131~1 Equal135~0 Equal135~1 Selector605~8 WideOr68~1 WideNor0 Selector541~2 screen_col[14]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.685 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal131~1 {} Equal135~0 {} Equal135~1 {} Selector605~8 {} WideOr68~1 {} WideNor0 {} Selector541~2 {} screen_col[14]$latch {} } { 0.000ns 0.000ns 0.722ns 0.500ns 1.186ns 1.082ns 1.105ns 1.266ns 0.440ns 1.592ns 4.016ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { screen_state.0001 Selector595~0 screen_col[14]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { screen_state.0001 {} Selector595~0 {} screen_col[14]$latch {} } { 0.000ns 1.393ns 0.444ns } { 0.000ns 0.292ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_state.0100 function_btn clk 21.302 ns register " "Info: tsu for register \"LCD_state.0100\" (data pin = \"function_btn\", clock pin = \"clk\") is 21.302 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.174 ns + Longest pin register " "Info: + Longest pin to register delay is 24.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns function_btn 1 PIN PIN_226 25 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 25; PIN Node = 'function_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { function_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.477 ns) + CELL(0.442 ns) 10.394 ns Selector450~45 2 COMB LC_X4_Y2_N7 7 " "Info: 2: + IC(8.477 ns) + CELL(0.442 ns) = 10.394 ns; Loc. = LC_X4_Y2_N7; Fanout = 7; COMB Node = 'Selector450~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.919 ns" { function_btn Selector450~45 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.292 ns) 14.213 ns Selector450~59 3 COMB LC_X21_Y7_N9 2 " "Info: 3: + IC(3.527 ns) + CELL(0.292 ns) = 14.213 ns; Loc. = LC_X21_Y7_N9; Fanout = 2; COMB Node = 'Selector450~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Selector450~45 Selector450~59 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.292 ns) 14.959 ns Selector450~103 4 COMB LC_X21_Y7_N4 1 " "Info: 4: + IC(0.454 ns) + CELL(0.292 ns) = 14.959 ns; Loc. = LC_X21_Y7_N4; Fanout = 1; COMB Node = 'Selector450~103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { Selector450~59 Selector450~103 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 15.413 ns Selector450~104 5 COMB LC_X21_Y7_N5 1 " "Info: 5: + IC(0.340 ns) + CELL(0.114 ns) = 15.413 ns; Loc. = LC_X21_Y7_N5; Fanout = 1; COMB Node = 'Selector450~104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector450~103 Selector450~104 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.114 ns) 15.952 ns Selector450~105 6 COMB LC_X21_Y7_N7 1 " "Info: 6: + IC(0.425 ns) + CELL(0.114 ns) = 15.952 ns; Loc. = LC_X21_Y7_N7; Fanout = 1; COMB Node = 'Selector450~105'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Selector450~104 Selector450~105 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 16.693 ns Selector450~106 7 COMB LC_X21_Y7_N0 1 " "Info: 7: + IC(0.449 ns) + CELL(0.292 ns) = 16.693 ns; Loc. = LC_X21_Y7_N0; Fanout = 1; COMB Node = 'Selector450~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Selector450~105 Selector450~106 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.114 ns) 18.046 ns Selector450~107 8 COMB LC_X22_Y5_N1 1 " "Info: 8: + IC(1.239 ns) + CELL(0.114 ns) = 18.046 ns; Loc. = LC_X22_Y5_N1; Fanout = 1; COMB Node = 'Selector450~107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { Selector450~106 Selector450~107 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.342 ns Selector450~108 9 COMB LC_X22_Y5_N2 1 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 18.342 ns; Loc. = LC_X22_Y5_N2; Fanout = 1; COMB Node = 'Selector450~108'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~107 Selector450~108 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.638 ns Selector450~109 10 COMB LC_X22_Y5_N3 1 " "Info: 10: + IC(0.182 ns) + CELL(0.114 ns) = 18.638 ns; Loc. = LC_X22_Y5_N3; Fanout = 1; COMB Node = 'Selector450~109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~108 Selector450~109 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.934 ns Selector450~110 11 COMB LC_X22_Y5_N4 1 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 18.934 ns; Loc. = LC_X22_Y5_N4; Fanout = 1; COMB Node = 'Selector450~110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~109 Selector450~110 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 19.388 ns Selector450~111 12 COMB LC_X22_Y5_N5 1 " "Info: 12: + IC(0.340 ns) + CELL(0.114 ns) = 19.388 ns; Loc. = LC_X22_Y5_N5; Fanout = 1; COMB Node = 'Selector450~111'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector450~110 Selector450~111 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.684 ns Selector450~112 13 COMB LC_X22_Y5_N6 1 " "Info: 13: + IC(0.182 ns) + CELL(0.114 ns) = 19.684 ns; Loc. = LC_X22_Y5_N6; Fanout = 1; COMB Node = 'Selector450~112'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~111 Selector450~112 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.980 ns Selector450~113 14 COMB LC_X22_Y5_N7 1 " "Info: 14: + IC(0.182 ns) + CELL(0.114 ns) = 19.980 ns; Loc. = LC_X22_Y5_N7; Fanout = 1; COMB Node = 'Selector450~113'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~112 Selector450~113 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 20.276 ns Selector450~114 15 COMB LC_X22_Y5_N8 1 " "Info: 15: + IC(0.182 ns) + CELL(0.114 ns) = 20.276 ns; Loc. = LC_X22_Y5_N8; Fanout = 1; COMB Node = 'Selector450~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~113 Selector450~114 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.114 ns) 21.613 ns Selector450~115 16 COMB LC_X23_Y2_N3 1 " "Info: 16: + IC(1.223 ns) + CELL(0.114 ns) = 21.613 ns; Loc. = LC_X23_Y2_N3; Fanout = 1; COMB Node = 'Selector450~115'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { Selector450~114 Selector450~115 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 21.909 ns Selector450~116 17 COMB LC_X23_Y2_N4 1 " "Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 21.909 ns; Loc. = LC_X23_Y2_N4; Fanout = 1; COMB Node = 'Selector450~116'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~115 Selector450~116 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 22.363 ns Selector450~117 18 COMB LC_X23_Y2_N5 1 " "Info: 18: + IC(0.340 ns) + CELL(0.114 ns) = 22.363 ns; Loc. = LC_X23_Y2_N5; Fanout = 1; COMB Node = 'Selector450~117'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector450~116 Selector450~117 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 22.659 ns Selector450~118 19 COMB LC_X23_Y2_N6 1 " "Info: 19: + IC(0.182 ns) + CELL(0.114 ns) = 22.659 ns; Loc. = LC_X23_Y2_N6; Fanout = 1; COMB Node = 'Selector450~118'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~117 Selector450~118 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 22.955 ns Selector450~123 20 COMB LC_X23_Y2_N7 1 " "Info: 20: + IC(0.182 ns) + CELL(0.114 ns) = 22.955 ns; Loc. = LC_X23_Y2_N7; Fanout = 1; COMB Node = 'Selector450~123'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~118 Selector450~123 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 23.251 ns Selector446~2 21 COMB LC_X23_Y2_N8 2 " "Info: 21: + IC(0.182 ns) + CELL(0.114 ns) = 23.251 ns; Loc. = LC_X23_Y2_N8; Fanout = 2; COMB Node = 'Selector446~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~123 Selector446~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.478 ns) 24.174 ns LCD_state.0100 22 REG LC_X23_Y2_N0 13 " "Info: 22: + IC(0.445 ns) + CELL(0.478 ns) = 24.174 ns; Loc. = LC_X23_Y2_N0; Fanout = 13; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { Selector446~2 LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.095 ns ( 21.08 % ) " "Info: Total cell delay = 5.095 ns ( 21.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.079 ns ( 78.92 % ) " "Info: Total interconnect delay = 19.079 ns ( 78.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.174 ns" { function_btn Selector450~45 Selector450~59 Selector450~103 Selector450~104 Selector450~105 Selector450~106 Selector450~107 Selector450~108 Selector450~109 Selector450~110 Selector450~111 Selector450~112 Selector450~113 Selector450~114 Selector450~115 Selector450~116 Selector450~117 Selector450~118 Selector450~123 Selector446~2 LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.174 ns" { function_btn {} function_btn~out0 {} Selector450~45 {} Selector450~59 {} Selector450~103 {} Selector450~104 {} Selector450~105 {} Selector450~106 {} Selector450~107 {} Selector450~108 {} Selector450~109 {} Selector450~110 {} Selector450~111 {} Selector450~112 {} Selector450~113 {} Selector450~114 {} Selector450~115 {} Selector450~116 {} Selector450~117 {} Selector450~118 {} Selector450~123 {} Selector446~2 {} LCD_state.0100 {} } { 0.000ns 0.000ns 8.477ns 3.527ns 0.454ns 0.340ns 0.425ns 0.449ns 1.239ns 0.182ns 0.182ns 0.182ns 0.340ns 0.182ns 0.182ns 0.182ns 1.223ns 0.182ns 0.340ns 0.182ns 0.182ns 0.182ns 0.445ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.909 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns LCD_state.0100 2 REG LC_X23_Y2_N0 13 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X23_Y2_N0; Fanout = 13; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} LCD_state.0100 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.174 ns" { function_btn Selector450~45 Selector450~59 Selector450~103 Selector450~104 Selector450~105 Selector450~106 Selector450~107 Selector450~108 Selector450~109 Selector450~110 Selector450~111 Selector450~112 Selector450~113 Selector450~114 Selector450~115 Selector450~116 Selector450~117 Selector450~118 Selector450~123 Selector446~2 LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.174 ns" { function_btn {} function_btn~out0 {} Selector450~45 {} Selector450~59 {} Selector450~103 {} Selector450~104 {} Selector450~105 {} Selector450~106 {} Selector450~107 {} Selector450~108 {} Selector450~109 {} Selector450~110 {} Selector450~111 {} Selector450~112 {} Selector450~113 {} Selector450~114 {} Selector450~115 {} Selector450~116 {} Selector450~117 {} Selector450~118 {} Selector450~123 {} Selector446~2 {} LCD_state.0100 {} } { 0.000ns 0.000ns 8.477ns 3.527ns 0.454ns 0.340ns 0.425ns 0.449ns 1.239ns 0.182ns 0.182ns 0.182ns 0.340ns 0.182ns 0.182ns 0.182ns 1.223ns 0.182ns 0.340ns 0.182ns 0.182ns 0.182ns 0.445ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.478ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} LCD_state.0100 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk screen_col\[13\] screen_col\[13\]\$latch 22.983 ns register " "Info: tco from clock \"clk\" to destination pin \"screen_col\[13\]\" through register \"screen_col\[13\]\$latch\" is 22.983 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.727 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 16.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[12\]~reg0 2 REG LC_X5_Y9_N3 9 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y9_N3; Fanout = 9; REG Node = 'screen_row\[12\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[12]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.442 ns) 4.068 ns Equal131~1 3 COMB LC_X5_Y9_N5 2 " "Info: 3: + IC(0.500 ns) + CELL(0.442 ns) = 4.068 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; COMB Node = 'Equal131~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { screen_row[12]~reg0 Equal131~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.442 ns) 5.696 ns Equal135~0 4 COMB LC_X4_Y8_N6 4 " "Info: 4: + IC(1.186 ns) + CELL(0.442 ns) = 5.696 ns; Loc. = LC_X4_Y8_N6; Fanout = 4; COMB Node = 'Equal135~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Equal131~1 Equal135~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.114 ns) 6.892 ns Equal135~1 5 COMB LC_X3_Y9_N5 26 " "Info: 5: + IC(1.082 ns) + CELL(0.114 ns) = 6.892 ns; Loc. = LC_X3_Y9_N5; Fanout = 26; COMB Node = 'Equal135~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { Equal135~0 Equal135~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.442 ns) 8.439 ns Selector605~8 6 COMB LC_X5_Y9_N8 23 " "Info: 6: + IC(1.105 ns) + CELL(0.442 ns) = 8.439 ns; Loc. = LC_X5_Y9_N8; Fanout = 23; COMB Node = 'Selector605~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { Equal135~1 Selector605~8 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.590 ns) 10.295 ns WideOr68~1 7 COMB LC_X6_Y8_N3 2 " "Info: 7: + IC(1.266 ns) + CELL(0.590 ns) = 10.295 ns; Loc. = LC_X6_Y8_N3; Fanout = 2; COMB Node = 'WideOr68~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { Selector605~8 WideOr68~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 826 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.114 ns) 10.849 ns WideNor0 8 COMB LC_X6_Y8_N0 29 " "Info: 8: + IC(0.440 ns) + CELL(0.114 ns) = 10.849 ns; Loc. = LC_X6_Y8_N0; Fanout = 29; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { WideOr68~1 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.114 ns) 12.555 ns Selector541~2 9 COMB LC_X8_Y10_N0 32 " "Info: 9: + IC(1.592 ns) + CELL(0.114 ns) = 12.555 ns; Loc. = LC_X8_Y10_N0; Fanout = 32; COMB Node = 'Selector541~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { WideNor0 Selector541~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.058 ns) + CELL(0.114 ns) 16.727 ns screen_col\[13\]\$latch 10 REG LC_X13_Y19_N5 1 " "Info: 10: + IC(4.058 ns) + CELL(0.114 ns) = 16.727 ns; Loc. = LC_X13_Y19_N5; Fanout = 1; REG Node = 'screen_col\[13\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { Selector541~2 screen_col[13]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.776 ns ( 28.55 % ) " "Info: Total cell delay = 4.776 ns ( 28.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.951 ns ( 71.45 % ) " "Info: Total interconnect delay = 11.951 ns ( 71.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.727 ns" { clk screen_row[12]~reg0 Equal131~1 Equal135~0 Equal135~1 Selector605~8 WideOr68~1 WideNor0 Selector541~2 screen_col[13]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.727 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal131~1 {} Equal135~0 {} Equal135~1 {} Selector605~8 {} WideOr68~1 {} WideNor0 {} Selector541~2 {} screen_col[13]$latch {} } { 0.000ns 0.000ns 0.722ns 0.500ns 1.186ns 1.082ns 1.105ns 1.266ns 0.440ns 1.592ns 4.058ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.256 ns + Longest register pin " "Info: + Longest register to pin delay is 6.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_col\[13\]\$latch 1 REG LC_X13_Y19_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y19_N5; Fanout = 1; REG Node = 'screen_col\[13\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_col[13]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.132 ns) + CELL(2.124 ns) 6.256 ns screen_col\[13\] 2 PIN PIN_45 0 " "Info: 2: + IC(4.132 ns) + CELL(2.124 ns) = 6.256 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'screen_col\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { screen_col[13]$latch screen_col[13] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 33.95 % ) " "Info: Total cell delay = 2.124 ns ( 33.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 66.05 % ) " "Info: Total interconnect delay = 4.132 ns ( 66.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { screen_col[13]$latch screen_col[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.256 ns" { screen_col[13]$latch {} screen_col[13] {} } { 0.000ns 4.132ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.727 ns" { clk screen_row[12]~reg0 Equal131~1 Equal135~0 Equal135~1 Selector605~8 WideOr68~1 WideNor0 Selector541~2 screen_col[13]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.727 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal131~1 {} Equal135~0 {} Equal135~1 {} Selector605~8 {} WideOr68~1 {} WideNor0 {} Selector541~2 {} screen_col[13]$latch {} } { 0.000ns 0.000ns 0.722ns 0.500ns 1.186ns 1.082ns 1.105ns 1.266ns 0.440ns 1.592ns 4.058ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { screen_col[13]$latch screen_col[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.256 ns" { screen_col[13]$latch {} screen_col[13] {} } { 0.000ns 4.132ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lfsr_rst function_btn clk -5.609 ns register " "Info: th for register \"lfsr_rst\" (data pin = \"function_btn\", clock pin = \"clk\") is -5.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.902 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns lfsr_rst 2 REG LC_X7_Y9_N3 10 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X7_Y9_N3; Fanout = 10; REG Node = 'lfsr_rst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk lfsr_rst } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk lfsr_rst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} lfsr_rst {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.526 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns function_btn 1 PIN PIN_226 25 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 25; PIN Node = 'function_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { function_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.742 ns) + CELL(0.309 ns) 8.526 ns lfsr_rst 2 REG LC_X7_Y9_N3 10 " "Info: 2: + IC(6.742 ns) + CELL(0.309 ns) = 8.526 ns; Loc. = LC_X7_Y9_N3; Fanout = 10; REG Node = 'lfsr_rst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { function_btn lfsr_rst } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 20.92 % ) " "Info: Total cell delay = 1.784 ns ( 20.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.742 ns ( 79.08 % ) " "Info: Total interconnect delay = 6.742 ns ( 79.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { function_btn lfsr_rst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { function_btn {} function_btn~out0 {} lfsr_rst {} } { 0.000ns 0.000ns 6.742ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk lfsr_rst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} lfsr_rst {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { function_btn lfsr_rst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { function_btn {} function_btn~out0 {} lfsr_rst {} } { 0.000ns 0.000ns 6.742ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 17:19:15 2020 " "Info: Processing ended: Mon Dec 21 17:19:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
