// Seed: 70746833
module module_0 (
    output supply0 id_0,
    output logic id_1,
    input supply1 id_2,
    input wor id_3,
    output tri id_4,
    input tri id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input tri id_9,
    output supply1 id_10,
    input tri id_11#(.id_13(1 == -1))
);
  assign id_4 = id_11;
  wire id_14 = id_11, id_15 = id_15;
  always if ((1));
  for (id_16 = id_3; -1; id_1 = -1)
  if (1) logic id_17 = id_17;
  else assign id_10 = !id_5;
  logic id_18;
  ;
  wire id_19;
  localparam id_20[-1 : 1] = 1;
endmodule
module module_1 #(
    parameter id_19 = 32'd99,
    parameter id_4  = 32'd43
) (
    input wand id_0,
    input wand id_1,
    input wor id_2,
    input wor id_3,
    input supply0 _id_4,
    input tri id_5,
    output supply1 id_6,
    input tri1 id_7[id_4 : id_19],
    output uwire id_8,
    output wand id_9,
    output tri1 id_10,
    output wor id_11,
    input uwire id_12,
    output supply1 id_13,
    output tri id_14,
    output logic id_15,
    input uwire id_16,
    input supply0 id_17,
    input supply0 id_18,
    input supply1 _id_19,
    output supply0 id_20
);
  module_0 modCall_1 (
      id_9,
      id_15,
      id_12,
      id_5,
      id_20,
      id_2,
      id_3,
      id_16,
      id_2,
      id_2,
      id_14,
      id_17
  );
  assign modCall_1.id_11 = 0;
  initial id_15 <= 1'b0;
  assign id_13 = -1;
endmodule
