-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_ActYie_rom is 
    generic(
             DWIDTH     : integer := 16; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 128
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of StreamingFCLayer_Batch_4_Matrix_Vector_ActYie_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "0000000010110010", 1 => "1111111001000111", 2 => "1111100110000100", 
    3 => "1111100001110100", 4 => "0000001101010010", 5 => "1111111100111000", 
    6 => "0000011100111001", 7 => "1111111111101000", 8 => "1111111100111010", 
    9 => "1111101010010010", 10 => "1111110001101011", 11 => "1111101101101011", 
    12 => "0000000001010110", 13 => "0000000001011001", 14 => "0000000000010101", 
    15 => "1100011010010111", 16 => "1111111010110110", 17 => "1111111011000101", 
    18 => "0000101000111101", 19 => "1111110011101101", 20 => "1111011110001100", 
    21 => "0000010001001010", 22 => "1111101111110001", 23 => "1100001010111101", 
    24 => "0000011101111011", 25 => "0000000110111111", 26 => "1111110001100101", 
    27 => "0000100101111011", 28 => "0000000000110100", 29 => "0000001001001011", 
    30 => "0111000000000001", 31 => "0000001011111111", 32 => "1111101111100100", 
    33 => "0000001001001111", 34 => "1111111010111001", 35 => "0000011110110101", 
    36 => "0000001111001000", 37 => "1111011110001011", 38 => "1110110100011111", 
    39 => "0111000000000001", 40 => "0000010010010011", 41 => "1111111001100101", 
    42 => "0000110010100001", 43 => "0000010000110001", 44 => "0000001011111111", 
    45 => "0000001110001110", 46 => "0000100011000001", 47 => "0000101000011101", 
    48 => "0000000001010101", 49 => "0000001111011100", 50 => "1111111101110010", 
    51 => "1111111100011110", 52 => "0000000001001010", 53 => "1111010111011000", 
    54 => "0000001011000111", 55 => "0000010011101000", 56 => "1111110101100010", 
    57 => "1111101010010001", 58 => "1111011010110100", 59 => "1111110001010100", 
    60 => "0000001000110110", 61 => "0000100100110000", 62 => "0000001111000011", 
    63 => "0000001010110010", 64 => "0000011110011101", 65 => "1111100101010010", 
    66 => "0000111000101011", 67 => "0000000011001111", 68 => "1111110101100000", 
    69 => "0000001000000010", 70 => "0000100100111010", 71 => "0000001000110100", 
    72 => "0000001011011010", 73 => "1111110111000001", 74 => "1111101000010001", 
    75 => "0000100010010011", 76 => "0000001011111010", 77 => "0000010100001011", 
    78 => "0000100010000111", 79 => "1111111100100000", 80 => "0000001010010111", 
    81 => "0000110100011110", 82 => "0000001001000111", 83 => "0000000011101101", 
    84 => "1111111111011111", 85 => "1111101100110111", 86 => "1111111111110010", 
    87 => "0000001101110110", 88 => "0000010010001111", 89 => "1110101011100111", 
    90 => "0000111110001010", 91 => "0000001101011000", 92 => "0000000001001110", 
    93 => "0000011100110001", 94 => "0000001100010000", 95 => "0001011100111011", 
    96 => "1111000001100010", 97 => "1111000011100011", 98 => "1111110110111111", 
    99 => "1111110100001111", 100 => "0010001111100111", 101 => "1111101001111000", 
    102 => "1111111111011001", 103 => "1111101010100110", 104 => "1111110101110000", 
    105 => "0000010010100100", 106 => "0000011010101101", 107 => "1111110110000111", 
    108 => "0000000000010100", 109 => "1111110110001000", 110 => "0000010110110101", 
    111 => "0000010111111011", 112 => "1111111000110000", 113 => "0000110001010010", 
    114 => "1111111101000111", 115 => "1111111110110011", 116 => "0000000011111111", 
    117 => "0000000001001011", 118 => "0000000000001110", 119 => "0000000000000110", 
    120 => "1111101000011111", 121 => "1111111000101001", 122 => "0000001011101010", 
    123 => "0000001101100010", 124 => "0011111011101100", 125 => "0000000010100101", 
    126 => "0000001110010010", 127 => "1111110111000101" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_ActYie is
    generic (
        DataWidth : INTEGER := 16;
        AddressRange : INTEGER := 128;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of StreamingFCLayer_Batch_4_Matrix_Vector_ActYie is
    component StreamingFCLayer_Batch_4_Matrix_Vector_ActYie_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    StreamingFCLayer_Batch_4_Matrix_Vector_ActYie_rom_U :  component StreamingFCLayer_Batch_4_Matrix_Vector_ActYie_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


