INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/half_of_adder/half_of_adder.srcs/sources_1/new/half_of_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_of_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/half_of_adder/half_of_adder.srcs/sim_1/new/tb_half_of_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_half_of_adder
