#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 28 16:12:29 2023
# Process ID: 74024
# Current directory: /home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.runs/synth_1
# Command line: vivado -log cache_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cache_top.tcl
# Log file: /home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.runs/synth_1/cache_top.vds
# Journal file: /home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source cache_top.tcl -notrace
Command: synth_design -top cache_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 74076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1898.352 ; gain = 202.688 ; free physical = 8898 ; free virtual = 12239
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cache_top' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/rtl/cache_top.v:1]
	Parameter SIMULATION bound to: 1'b0 
	Parameter PREPARE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-74024-nb/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-74024-nb/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cache' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:23]
	Parameter RIDLE bound to: 3'b000 
	Parameter LOOKUP bound to: 3'b001 
	Parameter MISS bound to: 3'b010 
	Parameter WRITEBACK bound to: 3'b011 
	Parameter REPLACE bound to: 3'b100 
	Parameter REFILL bound to: 3'b101 
	Parameter WRITE bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'cache_table' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache_table.v:22]
INFO: [Synth 8-6157] synthesizing module 'cache_way' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache_way.v:26]
INFO: [Synth 8-6157] synthesizing module 'tagv_ram' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-74024-nb/realtime/tagv_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tagv_ram' (2#1) [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-74024-nb/realtime/tagv_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_bank' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-74024-nb/realtime/data_bank_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_bank' (3#1) [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-74024-nb/realtime/data_bank_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cache_way' (4#1) [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache_way.v:26]
INFO: [Synth 8-6155] done synthesizing module 'cache_table' (5#1) [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache_table.v:22]
WARNING: [Synth 8-3848] Net rd_type in module/entity cache does not have driver. [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:40]
INFO: [Synth 8-6155] done synthesizing module 'cache' (6#1) [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cache_top' (7#1) [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/rtl/cache_top.v:1]
WARNING: [Synth 8-3917] design cache_top has port led[15] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[14] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[13] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[12] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[11] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[9] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[0] driven by constant 1
WARNING: [Synth 8-3331] design cache_way has unconnected port offset_i[1]
WARNING: [Synth 8-3331] design cache_way has unconnected port offset_i[0]
WARNING: [Synth 8-3331] design cache has unconnected port rd_type[2]
WARNING: [Synth 8-3331] design cache has unconnected port rd_type[1]
WARNING: [Synth 8-3331] design cache has unconnected port rd_type[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1962.070 ; gain = 266.406 ; free physical = 8921 ; free virtual = 12264
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1968.008 ; gain = 272.344 ; free physical = 8919 ; free virtual = 12262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1968.008 ; gain = 272.344 ; free physical = 8919 ; free virtual = 12262
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1968.008 ; gain = 0.000 ; free physical = 8912 ; free virtual = 12255
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item0/bank0'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item0/bank0'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item0/bank1'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item0/bank1'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item0/bank2'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item0/bank2'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item0/bank3'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item0/bank3'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item1/bank0'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item1/bank0'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item1/bank1'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item1/bank1'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item1/bank2'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item1/bank2'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item1/bank3'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/data_bank/data_bank/data_bank_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item1/bank3'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/tagv_ram/tagv_ram/tagv_ram_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item0/tagv_ram_item'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/tagv_ram/tagv_ram/tagv_ram_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item0/tagv_ram_item'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/tagv_ram/tagv_ram/tagv_ram_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item1/tagv_ram_item'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/tagv_ram/tagv_ram/tagv_ram_in_context.xdc] for cell 'cache/cache_table_item/cache_way_item1/tagv_ram_item'
Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Finished Parsing XDC File [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.727 ; gain = 0.000 ; free physical = 8803 ; free virtual = 12161
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2138.727 ; gain = 0.000 ; free physical = 8803 ; free virtual = 12161
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2138.727 ; gain = 443.062 ; free physical = 8880 ; free virtual = 12238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2138.727 ; gain = 443.062 ; free physical = 8880 ; free virtual = 12238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for cache/cache_table_item/cache_way_item0/bank0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cache/cache_table_item/cache_way_item1/bank0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cache/cache_table_item/cache_way_item0/bank1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cache/cache_table_item/cache_way_item1/bank1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cache/cache_table_item/cache_way_item0/bank2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cache/cache_table_item/cache_way_item1/bank2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cache/cache_table_item/cache_way_item0/bank3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cache/cache_table_item/cache_way_item1/bank3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cache/cache_table_item/cache_way_item0/tagv_ram_item. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cache/cache_table_item/cache_way_item1/tagv_ram_item. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_pll. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2138.727 ; gain = 443.062 ; free physical = 8881 ; free virtual = 12239
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_cs_reg' in module 'cache'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_r_ns_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:325]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_r_ns_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:325]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RIDLE |                              000 |                              000
                  LOOKUP |                              001 |                              001
                   WRITE |                              010 |                              110
                    MISS |                              011 |                              010
               WRITEBACK |                              100 |                              011
                 REPLACE |                              101 |                              100
                  REFILL |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_cs_reg' using encoding 'sequential' in module 'cache'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_r_ns_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:325]
WARNING: [Synth 8-327] inferring latch for variable 'search_addr_buffer_we_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:310]
WARNING: [Synth 8-327] inferring latch for variable 'data_ok_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:316]
WARNING: [Synth 8-327] inferring latch for variable 'search_buffer_we_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:312]
WARNING: [Synth 8-327] inferring latch for variable 'cache_wdata_buffer_we_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:311]
WARNING: [Synth 8-327] inferring latch for variable 'miss_replace_way_we_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:320]
WARNING: [Synth 8-327] inferring latch for variable 'rd_req_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:322]
WARNING: [Synth 8-327] inferring latch for variable 'wr_req_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:319]
WARNING: [Synth 8-327] inferring latch for variable 'cache_en_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:307]
WARNING: [Synth 8-327] inferring latch for variable 'cache_wtype_reg' [/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v:308]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2138.727 ; gain = 443.062 ; free physical = 8872 ; free virtual = 12231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              300 Bit    Registers := 1     
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---RAMs : 
	              256 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     96 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   7 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cache_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     96 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   4 Input     20 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
Module cache_way__xdcDup__1 
Detailed RTL Component Info : 
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 1     
Module cache_way 
Detailed RTL Component Info : 
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 1     
Module cache_table 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              300 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   7 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design cache_top has port led[15] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[14] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[13] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[12] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[11] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[9] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[0] driven by constant 1
WARNING: [Synth 8-3331] design cache_table has unconnected port offset_i[1]
WARNING: [Synth 8-3331] design cache_table has unconnected port offset_i[0]
WARNING: [Synth 8-3331] design cache has unconnected port rd_type[2]
WARNING: [Synth 8-3331] design cache has unconnected port rd_type[1]
WARNING: [Synth 8-3331] design cache has unconnected port rd_type[0]
INFO: [Synth 8-3886] merging instance 'data_reg[3][120]' (FDRE) to 'tag_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][120]' (FDRE) to 'data_reg[2][97]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][120]' (FDRE) to 'tag_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][120]' (FDRE) to 'data_reg[0][97]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][121]' (FDRE) to 'tag_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][121]' (FDRE) to 'data_reg[2][98]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][121]' (FDRE) to 'tag_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][121]' (FDRE) to 'data_reg[0][98]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][122]' (FDRE) to 'tag_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][122]' (FDRE) to 'data_reg[2][99]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][122]' (FDRE) to 'tag_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][122]' (FDRE) to 'data_reg[0][99]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][123]' (FDRE) to 'tag_reg[3][18]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][123]' (FDRE) to 'data_reg[2][100]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][123]' (FDRE) to 'tag_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][123]' (FDRE) to 'data_reg[0][100]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][124]' (FDRE) to 'tag_reg[3][19]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][124]' (FDRE) to 'data_reg[2][101]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][124]' (FDRE) to 'tag_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][124]' (FDRE) to 'data_reg[0][101]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][125]' (FDRE) to 'data_reg[3][33]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][125]' (FDRE) to 'data_reg[2][102]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][125]' (FDRE) to 'data_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][125]' (FDRE) to 'data_reg[0][102]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][126]' (FDRE) to 'data_reg[3][34]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][126]' (FDRE) to 'data_reg[2][103]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][126]' (FDRE) to 'data_reg[1][34]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][126]' (FDRE) to 'data_reg[0][103]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][127]' (FDRE) to 'data_reg[3][35]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][127]' (FDRE) to 'data_reg[2][104]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][127]' (FDRE) to 'data_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][127]' (FDRE) to 'data_reg[0][104]'
INFO: [Synth 8-3886] merging instance 'cache/cache_wstr_buffer_reg[0]' (FDRE) to 'cache/cache_wstr_buffer_reg[1]'
INFO: [Synth 8-3886] merging instance 'cache/cache_wstr_buffer_reg[1]' (FDRE) to 'cache/cache_wstr_buffer_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][0]' (FDRE) to 'data_reg[0][105]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][0]' (FDRE) to 'tag_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][0]' (FDRE) to 'data_reg[2][105]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][0]' (FDRE) to 'tag_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][96]' (FDRE) to 'data_reg[0][119]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][96]' (FDRE) to 'tag_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][96]' (FDRE) to 'data_reg[2][119]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][96]' (FDRE) to 'tag_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][64]' (FDRE) to 'data_reg[0][110]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][64]' (FDRE) to 'tag_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][64]' (FDRE) to 'data_reg[2][110]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][64]' (FDRE) to 'tag_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][32]' (FDRE) to 'data_reg[0][101]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][32]' (FDRE) to 'tag_reg[3][19]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][32]' (FDRE) to 'data_reg[2][101]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][32]' (FDRE) to 'tag_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][1]' (FDRE) to 'data_reg[0][106]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][1]' (FDRE) to 'tag_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][1]' (FDRE) to 'data_reg[2][106]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][1]' (FDRE) to 'tag_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][97]' (FDRE) to 'data_reg[0][74]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][97]' (FDRE) to 'tag_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][97]' (FDRE) to 'data_reg[2][74]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][97]' (FDRE) to 'tag_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][65]' (FDRE) to 'data_reg[0][111]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][65]' (FDRE) to 'tag_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][65]' (FDRE) to 'data_reg[2][111]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][65]' (FDRE) to 'tag_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][33]' (FDRE) to 'data_reg[0][102]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][33]' (FDRE) to 'data_reg[3][56]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][33]' (FDRE) to 'data_reg[2][102]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][33]' (FDRE) to 'data_reg[1][56]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2]' (FDRE) to 'data_reg[0][107]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][2]' (FDRE) to 'tag_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][2]' (FDRE) to 'data_reg[2][107]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][2]' (FDRE) to 'tag_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][98]' (FDRE) to 'data_reg[0][75]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][98]' (FDRE) to 'tag_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][98]' (FDRE) to 'data_reg[2][75]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][98]' (FDRE) to 'tag_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][66]' (FDRE) to 'data_reg[0][112]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][66]' (FDRE) to 'tag_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][66]' (FDRE) to 'data_reg[2][112]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][66]' (FDRE) to 'tag_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][34]' (FDRE) to 'data_reg[0][103]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][34]' (FDRE) to 'data_reg[3][57]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][34]' (FDRE) to 'data_reg[2][103]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][34]' (FDRE) to 'data_reg[1][57]'
INFO: [Synth 8-3886] merging instance 'tag_reg[0][0]' (FDRE) to 'data_reg[0][105]'
INFO: [Synth 8-3886] merging instance 'tag_reg[0][1]' (FDRE) to 'data_reg[0][106]'
INFO: [Synth 8-3886] merging instance 'tag_reg[0][2]' (FDRE) to 'data_reg[0][107]'
INFO: [Synth 8-3886] merging instance 'tag_reg[3][0]' (FDRE) to 'data_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'tag_reg[3][1]' (FDRE) to 'data_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'tag_reg[3][2]' (FDRE) to 'data_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'tag_reg[2][0]' (FDRE) to 'data_reg[2][105]'
INFO: [Synth 8-3886] merging instance 'tag_reg[2][1]' (FDRE) to 'data_reg[2][106]'
INFO: [Synth 8-3886] merging instance 'tag_reg[2][2]' (FDRE) to 'data_reg[2][107]'
INFO: [Synth 8-3886] merging instance 'tag_reg[1][0]' (FDRE) to 'data_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'tag_reg[1][1]' (FDRE) to 'data_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'tag_reg[1][2]' (FDRE) to 'data_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][3]' (FDRE) to 'data_reg[0][108]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][3]' (FDRE) to 'tag_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][3]' (FDRE) to 'data_reg[2][108]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][3]' (FDRE) to 'tag_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][99]' (FDRE) to 'data_reg[0][76]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][99]' (FDRE) to 'tag_reg[3][17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2138.727 ; gain = 443.062 ; free physical = 8840 ; free virtual = 12206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+--------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                 | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------------------------+-----------+----------------------+----------------+
|cache       | cache_table_item/cache_way_item0/d_reg_reg | Implied   | 256 x 1              | RAM128X1D x 2	 | 
|cache       | cache_table_item/cache_way_item1/d_reg_reg | Implied   | 256 x 1              | RAM128X1D x 2	 | 
+------------+--------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2138.727 ; gain = 443.062 ; free physical = 8721 ; free virtual = 12093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2173.734 ; gain = 478.070 ; free physical = 8646 ; free virtual = 12019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+--------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                 | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------------------------+-----------+----------------------+----------------+
|cache       | cache_table_item/cache_way_item0/d_reg_reg | Implied   | 256 x 1              | RAM128X1D x 2	 | 
|cache       | cache_table_item/cache_way_item1/d_reg_reg | Implied   | 256 x 1              | RAM128X1D x 2	 | 
+------------+--------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 2173.734 ; gain = 478.070 ; free physical = 8645 ; free virtual = 12018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2173.734 ; gain = 478.070 ; free physical = 8644 ; free virtual = 12017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2173.734 ; gain = 478.070 ; free physical = 8644 ; free virtual = 12017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2173.734 ; gain = 478.070 ; free physical = 8644 ; free virtual = 12017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2173.734 ; gain = 478.070 ; free physical = 8644 ; free virtual = 12017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2173.734 ; gain = 478.070 ; free physical = 8644 ; free virtual = 12017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2173.734 ; gain = 478.070 ; free physical = 8644 ; free virtual = 12017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
|2     |tagv_ram      |         2|
|3     |data_bank     |         8|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |clk_pll       |     1|
|2     |data_bank     |     1|
|3     |data_bank__10 |     1|
|4     |data_bank__11 |     1|
|5     |data_bank__12 |     1|
|6     |data_bank__13 |     1|
|7     |data_bank__14 |     1|
|8     |data_bank__8  |     1|
|9     |data_bank__9  |     1|
|10    |tagv_ram      |     1|
|11    |tagv_ram__2   |     1|
|12    |CARRY4        |    46|
|13    |LUT1          |    31|
|14    |LUT2          |    24|
|15    |LUT3          |   176|
|16    |LUT4          |    82|
|17    |LUT5          |   156|
|18    |LUT6          |   526|
|19    |RAM128X1D     |     4|
|20    |FDRE          |   840|
|21    |FDSE          |    18|
|22    |LD            |    13|
|23    |IBUF          |     9|
|24    |OBUF          |    31|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------+---------------------+------+
|      |Instance              |Module               |Cells |
+------+----------------------+---------------------+------+
|1     |top                   |                     |  2255|
|2     |  cache               |cache                |  1501|
|3     |    cache_table_item  |cache_table          |   623|
|4     |      cache_way_item0 |cache_way__xdcDup__1 |   163|
|5     |      cache_way_item1 |cache_way            |   460|
+------+----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2173.734 ; gain = 478.070 ; free physical = 8644 ; free virtual = 12017
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2173.734 ; gain = 307.352 ; free physical = 8698 ; free virtual = 12070
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2173.742 ; gain = 478.070 ; free physical = 8698 ; free virtual = 12070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2173.742 ; gain = 0.000 ; free physical = 8768 ; free virtual = 12141
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2205.750 ; gain = 0.000 ; free physical = 8711 ; free virtual = 12084
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 13 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 2205.750 ; gain = 759.922 ; free physical = 8891 ; free virtual = 12265
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2205.750 ; gain = 0.000 ; free physical = 8891 ; free virtual = 12265
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ysyx/zzq/cdp_ede_local-Lab09_exp20/cache_verify/run_vivado/project/loongson.runs/synth_1/cache_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cache_top_utilization_synth.rpt -pb cache_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 28 16:13:30 2023...
