Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 11 22:14:35 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file io_wrapper_control_sets_placed.rpt
| Design       : io_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   427 |
|    Minimum number of control sets                        |   427 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1006 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   427 |
| >= 0 to < 4        |    48 |
| >= 4 to < 6        |    59 |
| >= 6 to < 8        |    34 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |    32 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     7 |
| >= 16              |   225 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5451 |         1336 |
| No           | No                    | Yes                    |             140 |           45 |
| No           | Yes                   | No                     |            1470 |          477 |
| Yes          | No                    | No                     |            2772 |          874 |
| Yes          | No                    | Yes                    |             113 |           26 |
| Yes          | Yes                   | No                     |            1904 |          795 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                               | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  push_button_device/i_next_reg_i_2_n_0  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                       | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                             |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                         | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                         | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out1             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                         | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                             |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out1             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                              | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out1             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                              | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  cpu/core/pipeline/reg_de/q_reg[127]_0  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                       | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                             |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                         | push_button_device/bdi/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                               |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                         | push_button_device/bdi/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                               |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                           | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                     | bus_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                     | bus_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                       | bus_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                           | push_button_device/bdi/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                               |                1 |              1 |         1.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | push_button_device/bdi/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  cpu_main_clk/inst/clk_out1             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                               |                1 |              2 |         2.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  cpu_main_clk/inst/clk_out1             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                1 |              2 |         2.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                         |                1 |              2 |         2.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                           |                1 |              4 |         4.00 |
|  cpu/bus_controller/p_0_out             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__3_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                              | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__6_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                     | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__2_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                    |                3 |              4 |         1.33 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                           |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                            | bus_probes/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                         |                3 |              4 |         1.33 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__2_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                             |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                    | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__7_n_0                                                                                                                            |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                               |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                         |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                             |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                             |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__8_n_0                                                                                                                      |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                             |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                             |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                             |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                             |                1 |              4 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                    |                4 |              5 |         1.25 |
|  cpu_main_clk/inst/clk_out1             | push_button_device/p_0_in__0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                         | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/current_state_reg[6]_0                                                                                                                             |                1 |              5 |         5.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | push_button_device/bdi/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                      |                1 |              6 |         6.00 |
|  cpu_main_clk/inst/clk_out1             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                           |                2 |              6 |         3.00 |
|  cpu_main_clk/inst/clk_out1             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                          |                2 |              6 |         3.00 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_1[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |         6.00 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg[0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                    |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |         6.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                      |                2 |              6 |         3.00 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              6 |         3.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                      |                1 |              6 |         6.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                    | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                  |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                   | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                    |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                      | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                    |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                          |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                               | bus_probes/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                  | bus_probes/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                3 |              7 |         2.33 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                        |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5]_2[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                       | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                        |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                 | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                  |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[6]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                        | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                           | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                  |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                      | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                    |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                               | bus_probes/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                 | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                            |                2 |              9 |         4.50 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                             |                4 |              9 |         2.25 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                        | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                   |                2 |              9 |         4.50 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                       | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                  |                3 |              9 |         3.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                        |                4 |              9 |         2.25 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                   | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                   | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                              |                2 |              9 |         4.50 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  cpu_main_clk/inst/clk_out1             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                     | push_button_device/bdi/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                 |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                         | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                  |                7 |             10 |         1.43 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                     | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                 |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                     |                3 |             10 |         3.33 |
|  cpu_main_clk/inst/clk_out1             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                3 |             10 |         3.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                   | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                         |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                   | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                               |                3 |             10 |         3.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  cpu_main_clk/inst/clk_out1             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                      |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                 | bus_probes/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                 | bus_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                     | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                     | push_button_device/bdi/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                           |                3 |             10 |         3.33 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                         | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                     |                2 |             10 |         5.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                             |                4 |             11 |         2.75 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                     |                4 |             11 |         2.75 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                       |                4 |             11 |         2.75 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                4 |             12 |         3.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                       |                8 |             12 |         1.50 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                         |                5 |             13 |         2.60 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                7 |             15 |         2.14 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                         |                7 |             15 |         2.14 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                8 |             15 |         1.88 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                5 |             15 |         3.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                              | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[4]_2                                                                                                                |               15 |             15 |         1.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                6 |             15 |         2.50 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                7 |             15 |         2.14 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                       |                8 |             16 |         2.00 |
|  led_device/ack                         |                                                                                                                                                                                                                                                          | SW_IBUF[0]                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                              |                7 |             16 |         2.29 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                             |                7 |             16 |         2.29 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[4]                                                                                                     |                7 |             16 |         2.29 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[3]                                                                                                                                                                        |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                     |                9 |             16 |         1.78 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                         |                7 |             16 |         2.29 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  cpu_main_clk/inst/clk_out1             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                              |                3 |             17 |         5.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                     |                5 |             21 |         4.20 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  cpu_main_clk/inst/clk_out2             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | push_button_device/bdi/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                           |               10 |             30 |         3.00 |
|  cpu_main_clk/inst/clk_out1             |                                                                                                                                                                                                                                                          | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                9 |             30 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[14]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[2][31]_i_1_n_0                                                                                                                                                                                     | SW_IBUF[0]                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[26]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[23][31]_i_1_n_0                                                                                                                                                                                    | SW_IBUF[0]                                                                                                                                                                                                                              |               23 |             32 |         1.39 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[28]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[22]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               21 |             32 |         1.52 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[27][31]_i_1_n_0                                                                                                                                                                                    | SW_IBUF[0]                                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               12 |             32 |         2.67 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[21]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               22 |             32 |         1.45 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[1][31]_i_1_n_0                                                                                                                                                                                     | SW_IBUF[0]                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[25][31]_i_1_n_0                                                                                                                                                                                    | SW_IBUF[0]                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[24][31]_i_1_n_0                                                                                                                                                                                    | SW_IBUF[0]                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[20]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[17]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               22 |             32 |         1.45 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[16]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[4][31]_i_1_n_0                                                                                                                                                                                     | SW_IBUF[0]                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[6][31]_i_1_n_0                                                                                                                                                                                     | SW_IBUF[0]                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[8]                                                                                                                                                                                                 | SW_IBUF[0]                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[10][31]_i_1_n_0                                                                                                                                                                                    | SW_IBUF[0]                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[12]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[15]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[13]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[11]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
| ~cpu_main_clk/inst/clk_out1             |                                                                                                                                                                                                                                                          | SW_IBUF[0]                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[18]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[7][31]_i_1_n_0                                                                                                                                                                                     | SW_IBUF[0]                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[5][31]_i_1_n_0                                                                                                                                                                                     | SW_IBUF[0]                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[9]                                                                                                                                                                                                 | SW_IBUF[0]                                                                                                                                                                                                                              |               16 |             32 |         2.00 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[3][31]_i_1_n_0                                                                                                                                                                                     | SW_IBUF[0]                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[31]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[29]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[30]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
| ~cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/stage_decode/register_file/reg_file[19]                                                                                                                                                                                                | SW_IBUF[0]                                                                                                                                                                                                                              |               24 |             32 |         1.33 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             34 |         2.13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |         3.40 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  cpu_main_clk/inst/clk_out1             |                                                                                                                                                                                                                                                          | SW_IBUF[0]                                                                                                                                                                                                                              |               10 |             36 |         3.60 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             38 |         2.24 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | bus_probes/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |               11 |             38 |         3.45 |
|  cpu_main_clk/inst/clk_out1             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |               17 |             40 |         2.35 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                         |               15 |             42 |         2.80 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             49 |         6.13 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |                8 |             49 |         6.13 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             73 |         2.92 |
|  cpu_main_clk/inst/clk_out2             | cpu/bus_controller/bus_cntrlr_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  cpu_main_clk/inst/clk_out2             | push_button_device/bdi/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_fetch/pc_debug/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  cpu_main_clk/inst/clk_out2             | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  cpu_main_clk/inst/clk_out2             | bus_probes/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/reg_em/E[0]                                                                                                                                                                                                                            | SW_IBUF[0]                                                                                                                                                                                                                              |               60 |            115 |         1.92 |
|  cpu_main_clk/inst/clk_out1             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/decode_stage_probes/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                             |               39 |            165 |         4.23 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          | cpu/core/pipeline/stage_decode/register_file/regs_0_to_7/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                       |               68 |            240 |         3.53 |
|  cpu_main_clk/inst/clk_out1             | cpu/core/pipeline/reg_em/E[0]                                                                                                                                                                                                                            | cpu/core/pipeline/reg_de/SR[0]                                                                                                                                                                                                          |               79 |            240 |         3.04 |
|  cpu_main_clk/inst/clk_out1             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              138 |            909 |         6.59 |
|  cpu_main_clk/inst/clk_out2             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1169 |           5144 |         4.40 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


