Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2.op2258646/bin/unwrapped/lnx64.o/xelab -wto 274e9dc2fe9840f4be25c7de0a9cc437 --incr --debug typical --relax --mt 8 -sv_root . -sv_lib libsdaccel_generic_pcie_v2_0.so -sv_root . -sv_lib libperformance_monitor_v2_0.so -sv_root . -sv_lib libsystemc_synchronizer.so -sv_root . -sv_lib libxsc_main_main.so --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/ddrx_v3/systemc_srcs --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/axi_crossbar_v3/systemc_srcs --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/top --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/xdma_v3/systemc_srcs --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/ddrx_v3/cpp_srcs --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/common --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/xdma_v3/cpp_srcs --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_0_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_0_0/sim --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_1_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_1_0/sim --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_2_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_2_0/sim --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_3_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_3_0/sim --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon2_0_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon2_0_0/sim --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_accel_mon_0_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_accel_mon_0_0/sim -L sim_clk_gen_v1_0_2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_17 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_16 -L axi_crossbar_v2_1_18 -L axi_protocol_converter_v2_1_17 -L axi_clock_converter_v2_1_16 -L blk_mem_gen_v8_4_1 -L axi_dwidth_converter_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_root . -sc_lib libdpi.so --snapshot emu_wrapper_behav xil_defaultlib.emu_wrapper xil_defaultlib.glbl -log elaborate.log --include /opt/Xilinx/Vivado/2018.2.op2258646/data/simmodels/xsim/2018.2/lnx64/6.2.0/ext/protobuf/include --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/ddrx_v3/systemc_srcs --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/axi_crossbar_v3/systemc_srcs --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/top --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/xdma_v3/systemc_srcs --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/ddrx_v3/cpp_srcs --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/common --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sdaccel_generic_pcie_0_0/sim_tlm/xdma_v3/cpp_srcs --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_0_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_0_0/sim --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_1_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_1_0/sim --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_2_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_2_0/sim --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_3_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon_3_0/sim --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon2_0_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_axi_perf_mon2_0_0/sim --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_accel_mon_0_0/sysc --include ../../../../prj.srcs/sources_1/bd/emu/ip/emu_sim_accel_mon_0_0/sim 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_DigitRec_1_m_axi_gmem_0/sim/emu_xilmonitor_DigitRec_1_m_axi_gmem_0.sv:187]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_DigitRec_1_m_axi_gmem_0/sim/emu_xilmonitor_DigitRec_1_m_axi_gmem_0.sv:202]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_DigitRec_1_m_axi_gmem_0/sim/emu_xilmonitor_DigitRec_1_m_axi_gmem_0.sv:206]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_DigitRec_1_m_axi_gmem_0/sim/emu_xilmonitor_DigitRec_1_m_axi_gmem_0.sv:216]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem1_0/sim/emu_xilmonitor_ddrmem1_0.sv:187]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem1_0/sim/emu_xilmonitor_ddrmem1_0.sv:202]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem1_0/sim/emu_xilmonitor_ddrmem1_0.sv:206]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem1_0/sim/emu_xilmonitor_ddrmem1_0.sv:216]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem2_0/sim/emu_xilmonitor_ddrmem2_0.sv:187]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem2_0/sim/emu_xilmonitor_ddrmem2_0.sv:202]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem2_0/sim/emu_xilmonitor_ddrmem2_0.sv:206]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem2_0/sim/emu_xilmonitor_ddrmem2_0.sv:216]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem3_0/sim/emu_xilmonitor_ddrmem3_0.sv:187]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem3_0/sim/emu_xilmonitor_ddrmem3_0.sv:202]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem3_0/sim/emu_xilmonitor_ddrmem3_0.sv:206]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_xilmonitor_ddrmem3_0/sim/emu_xilmonitor_ddrmem3_0.sv:216]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ipshared/ea06/hdl/sim_aximm_master_v1_0.v:77]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_accel_mon_0_0/sim/emu_sim_accel_mon_0_0_stub.sv" Line 61. Module emu_sim_accel_mon_0_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon2_0_0/sim/emu_sim_axi_perf_mon2_0_0_stub.sv" Line 61. Module emu_sim_axi_perf_mon2_0_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_0_0/sim/emu_sim_axi_perf_mon_0_0_stub.sv" Line 61. Module emu_sim_axi_perf_mon_0_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_1_0/sim/emu_sim_axi_perf_mon_1_0_stub.sv" Line 61. Module emu_sim_axi_perf_mon_1_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_2_0/sim/emu_sim_axi_perf_mon_2_0_stub.sv" Line 61. Module emu_sim_axi_perf_mon_2_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ip/emu_sim_axi_perf_mon_3_0/sim/emu_sim_axi_perf_mon_3_0_stub.sv" Line 61. Module emu_sim_axi_perf_mon_3_0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
INFO: [XSIM 43-4431] System-C Modules instantiated in Design
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.DigitRec_DigitRec_control_s_axi
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_fif...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_fif...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_thr...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_reg...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_fif...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_buf...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_fif...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_fif...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_fif...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_wri...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_buf...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_reg...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi_rea...
Compiling module xil_defaultlib.DigitRec_DigitRec_gmem_m_axi(CON...
Compiling module xil_defaultlib.DigitRec_DigitRec_knn_set_V_ram
Compiling module xil_defaultlib.DigitRec_DigitRec_knn_set_V(Data...
Compiling module xil_defaultlib.DigitRec_DigitRec_training_insta...
Compiling module xil_defaultlib.DigitRec_DigitRec_training_insta...
Compiling module xil_defaultlib.DigitRec_DigitRec_mul_51ns_49ns_...
Compiling module xil_defaultlib.DigitRec_DigitRec_mul_51ns_49ns_...
Compiling module xil_defaultlib.DigitRec_DigitRec_urem_9ns_3ns_6...
Compiling module xil_defaultlib.DigitRec_DigitRec_urem_9ns_3ns_6...
Compiling module xil_defaultlib.DigitRec_DigitRec_urem_9ns_3ns_6...
Compiling module xil_defaultlib.DigitRec_DigitRec_mul_52ns_50ns_...
Compiling module xil_defaultlib.DigitRec_DigitRec_mul_52ns_50ns_...
Compiling module xil_defaultlib.DigitRec_DigitRec_mac_muladd_12n...
Compiling module xil_defaultlib.DigitRec_DigitRec_mac_muladd_12n...
Compiling module xil_defaultlib.DigitRec_default_function
Compiling module xil_defaultlib.DigitRec_knn_vote_score_ram
Compiling module xil_defaultlib.DigitRec_knn_vote_score(DataWidt...
Compiling module xil_defaultlib.DigitRec_knn_vote
Compiling module xil_defaultlib.DigitRec_DigitRec_mac_muladd_4ns...
Compiling module xil_defaultlib.DigitRec_DigitRec_mac_muladd_4ns...
Compiling module xil_defaultlib.DigitRec_DigitRec(C_M_AXI_GMEM_U...
Compiling module xil_defaultlib.emu_DigitRec_1_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=3.33333...
Compiling module xil_defaultlib.emu_axi_lite_control_clk_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=3.33200...
Compiling module xil_defaultlib.emu_ddr0_ui_clk_0
Compiling module xil_defaultlib.emu_ddr1_ui_clk_0
Compiling module xil_defaultlib.emu_ddr2_ui_clk_0
Compiling module xil_defaultlib.emu_ddr3_ui_clk_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=4.0,RES...
Compiling module xil_defaultlib.emu_dma_pcie_aclk_0
Compiling module xil_defaultlib.m00_couplers_imp_9CW7ZN
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=3...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_lite...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_axi_...
Compiling module xil_defaultlib.emu_auto_cc_4
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module xil_defaultlib.emu_m01_regslice_0
Compiling module xil_defaultlib.m01_couplers_imp_1XYWBUE
Compiling module xil_defaultlib.s00_couplers_imp_11X62IX
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_decode...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_splitter(C_...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_decerr_slav...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_crossbar_sa...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_axi_crossba...
Compiling module xil_defaultlib.emu_xbar_2
Compiling module xil_defaultlib.emu_interconnect_axilite_user_0
Compiling module xil_defaultlib.m00_couplers_imp_22V5CA
Compiling module xil_defaultlib.s00_couplers_imp_1CEDJHS
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_a_u...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="vir...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_w_u...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_a_u...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_COMMON_...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_COMMON_...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_r_u...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_axi...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_top...
Compiling module xil_defaultlib.emu_auto_us_cc_df_0
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module xil_defaultlib.emu_s01_regslice_0
Compiling module xil_defaultlib.s01_couplers_imp_W6GCC5
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_srl_f...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_si_transact...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_reg_s...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_wdata_route...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_srl_f...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_si_transact...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_si_transact...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_reg_s...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_wdata_route...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_decode...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_reg_s...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_arbite...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_decerr_slav...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_crossbar(C_...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_axi_crossba...
Compiling module xil_defaultlib.emu_xbar_1
Compiling module xil_defaultlib.emu_interconnect_aximm_ddrmem0_0
Compiling module xil_defaultlib.s00_couplers_imp_BLF2CZ
Compiling module xil_defaultlib.emu_interconnect_aximm_ddrmem1_0
Compiling module xil_defaultlib.s00_couplers_imp_XXVXO7
Compiling module xil_defaultlib.emu_interconnect_aximm_ddrmem2_0
Compiling module xil_defaultlib.s00_couplers_imp_1YGPZZO
Compiling module xil_defaultlib.emu_interconnect_aximm_ddrmem3_0
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stag...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_a...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_16.axi_clock_converter_v2_1_16_axi_...
Compiling module xil_defaultlib.emu_auto_cc_0
Compiling module xil_defaultlib.m00_couplers_imp_V0RRUK
Compiling module xil_defaultlib.emu_auto_cc_1
Compiling module xil_defaultlib.m01_couplers_imp_1DHK7JT
Compiling module xil_defaultlib.emu_auto_cc_2
Compiling module xil_defaultlib.m02_couplers_imp_4BHP87
Compiling module xil_defaultlib.emu_auto_cc_3
Compiling module xil_defaultlib.m03_couplers_imp_1M9XOXE
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_a_u...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_w_u...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_a_u...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_r_u...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_17.axi_register_slice_v2_1_17_axi_r...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_axi...
Compiling module axi_dwidth_converter_v2_1_17.axi_dwidth_converter_v2_1_17_top...
Compiling module xil_defaultlib.emu_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_1J6CUBQ
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_si_transact...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_reg_s...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_wdata_route...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_16.axi_data_fifo_v2_1_16_axic_srl_f...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_wdata_mux(C...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_addr_arbite...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_crossbar(C_...
Compiling module axi_crossbar_v2_1_18.axi_crossbar_v2_1_18_axi_crossba...
Compiling module xil_defaultlib.emu_xbar_0
Compiling module xil_defaultlib.emu_interconnect_aximm_host_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=2.0,RES...
Compiling module xil_defaultlib.emu_kernel2_clk_0
Compiling module xil_defaultlib.emu_kernel_clk_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="virtex...]
Compiling architecture emu_psr_axi_lite_control_clk_0_arch of entity xil_defaultlib.emu_psr_axi_lite_control_clk_0 [emu_psr_axi_lite_control_clk_0_d...]
Compiling architecture emu_psr_dma_pcie_0_arch of entity xil_defaultlib.emu_psr_dma_pcie_0 [emu_psr_dma_pcie_0_default]
Compiling architecture emu_psr_kernel2_clk_0_arch of entity xil_defaultlib.emu_psr_kernel2_clk_0 [emu_psr_kernel2_clk_0_default]
Compiling architecture emu_psr_kernel_clk_0_arch of entity xil_defaultlib.emu_psr_kernel_clk_0 [emu_psr_kernel_clk_0_default]
Compiling module xil_defaultlib.emu_sdaccel_generic_pcie_0_0
Compiling module xil_defaultlib.emu_sim_accel_mon_0_0
Compiling module xil_defaultlib.emu_sim_axi_perf_mon2_0_0
Compiling module xil_defaultlib.emu_sim_axi_perf_mon_0_0
Compiling module xil_defaultlib.emu_sim_axi_perf_mon_1_0
Compiling module xil_defaultlib.emu_sim_axi_perf_mon_2_0
Compiling module xil_defaultlib.emu_sim_axi_perf_mon_3_0
Compiling module xil_defaultlib.emu_systemc_synchronizer_0_0
Compiling module xil_defaultlib.sim_axilite_slave_v1_0
Compiling module xil_defaultlib.emu_to_delete_kernel_ctrl_0
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/home/centos/src/project_data/lab_digitrec_aws/solution/_x/link/vivado/prj/prj.ip_user_files/bd/emu/ipshared/ea06/hdl/sim_aximm_master_v1_0.v:77]
Compiling module xil_defaultlib.sim_aximm_master_v1_0(C_M00_AXI_...
Compiling module xil_defaultlib.emu_xdma_dummy_0
Compiling module xil_defaultlib.sdx_aximm_wv_v1_0_top(C_FAMILY="...
Compiling module xil_defaultlib.emu_xilmonitor_DigitRec_1_m_axi_...
Compiling module xil_defaultlib.sdx_aximm_wv_v1_0_top(C_FAMILY="...
Compiling module xil_defaultlib.emu_xilmonitor_ddrmem0_0
Compiling module xil_defaultlib.sdx_aximm_wv_v1_0_top(C_FAMILY="...
Compiling module xil_defaultlib.emu_xilmonitor_ddrmem1_0
Compiling module xil_defaultlib.emu_xilmonitor_ddrmem2_0
Compiling module xil_defaultlib.emu_xilmonitor_ddrmem3_0
Compiling module xil_defaultlib.emu
Compiling module xil_defaultlib.emu_wrapper
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_emu_sdaccel_generic_pcie_0...
Built simulation snapshot emu_wrapper_behav
