Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Tue Mar 28 22:03:17 2023
| Host             : DESKTOP-GUH0UB4 running 64-bit major release  (build 9200)
| Command          : report_power -file toplevel_lab5_power_routed.rpt -pb toplevel_lab5_power_summary_routed.pb -rpx toplevel_lab5_power_routed.rpx
| Design           : toplevel_lab5
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.630        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.487        |
| Device Static (W)        | 0.143        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.2         |
| Junction Temperature (C) | 43.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.031 |        5 |       --- |             --- |
| Slice Logic              |     0.007 |    11762 |       --- |             --- |
|   LUT as Logic           |     0.004 |     2807 |     53200 |            5.28 |
|   LUT as Distributed RAM |     0.001 |      288 |     17400 |            1.66 |
|   Register               |    <0.001 |     5510 |    106400 |            5.18 |
|   CARRY4                 |    <0.001 |      101 |     13300 |            0.76 |
|   LUT as Shift Register  |    <0.001 |      629 |     17400 |            3.61 |
|   F7/F8 Muxes            |    <0.001 |      179 |     53200 |            0.34 |
|   Others                 |     0.000 |     1410 |       --- |             --- |
| Signals                  |     0.014 |     7978 |       --- |             --- |
| Block RAM                |     0.012 |      4.5 |       140 |            3.21 |
| DSPs                     |     0.021 |       18 |       220 |            8.18 |
| I/O                      |    <0.001 |        8 |       125 |            6.40 |
| PS7                      |     1.401 |        1 |       --- |             --- |
| Static Power             |     0.143 |          |           |                 |
| Total                    |     1.630 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.099 |       0.084 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.748 |       0.719 |      0.029 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | proc_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]    |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
| sys_clk_pin                                                                                | clk                                                               |             8.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| toplevel_lab5            |     1.487 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   proc_system_i          |     1.482 |
|     axi_iic_0            |     0.003 |
|       U0                 |     0.003 |
|     axi_phase_sig        |     0.001 |
|       U0                 |     0.001 |
|     axi_phase_tune       |     0.001 |
|       U0                 |     0.001 |
|     cmpy_0               |     0.007 |
|       U0                 |     0.007 |
|     dds_compiler_sig     |     0.006 |
|       U0                 |     0.006 |
|     dds_compiler_tune    |     0.011 |
|       U0                 |     0.011 |
|     fir1                 |     0.013 |
|       U0                 |     0.013 |
|     fir2                 |     0.018 |
|       U0                 |     0.018 |
|     processing_system7_0 |     1.401 |
|       inst               |     1.401 |
|     ps7_0_axi_periph     |     0.007 |
|       s00_couplers       |     0.005 |
|       xbar               |     0.001 |
|     system_ila_0         |     0.012 |
|       U0                 |     0.012 |
+--------------------------+-----------+


