/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/write_demux2TMR.v                                                             *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 06/10/2022 13:53:09                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: write_demux2.v                                                                         *
 *           Git SHA           : c110441b08b692cc54ebd4a3b84a2599430e8f93                           *
 *           Modification time : 2022-08-30 13:17:33                                                *
 *           File Size         : 4858                                                               *
 *           MD5 hash          : 52be82728e19c9d1626ce3b886015c47                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module write_demux2TMR(
  input wire [4:0] address ,
  input wire  activ_in ,
  output reg [14:0] activ_out 
);

always @( address or activ_in )
  begin
    case (address)
      5'b10010 : 
        begin
          activ_out[14]  =  activ_in;
          activ_out[13:0]  =  14'd0;
        end
      5'b10001 : 
        begin
          activ_out[13]  =  activ_in;
          activ_out[14:14]  =  1'd0;
          activ_out[12:0]  =  13'd0;
        end
      5'b10000 : 
        begin
          activ_out[12]  =  activ_in;
          activ_out[14:13]  =  2'd0;
          activ_out[11:0]  =  12'd0;
        end
      5'b01111 : 
        begin
          activ_out[11]  =  activ_in;
          activ_out[14:12]  =  3'd0;
          activ_out[10:0]  =  11'd0;
        end
      5'b01110 : 
        begin
          activ_out[10]  =  activ_in;
          activ_out[14:11]  =  4'd0;
          activ_out[9:0]  =  10'd0;
        end
      5'b01101 : 
        begin
          activ_out[9]  =  activ_in;
          activ_out[14:10]  =  5'd0;
          activ_out[8:0]  =  9'd0;
        end
      5'b01100 : 
        begin
          activ_out[8]  =  activ_in;
          activ_out[14:9]  =  6'd0;
          activ_out[7:0]  =  8'd0;
        end
      5'b01011 : 
        begin
          activ_out[7]  =  activ_in;
          activ_out[14:8]  =  7'd0;
          activ_out[6:0]  =  7'd0;
        end
      5'b01010 : 
        begin
          activ_out[6]  =  activ_in;
          activ_out[14:7]  =  8'd0;
          activ_out[5:0]  =  6'd0;
        end
      5'b01001 : 
        begin
          activ_out[5]  =  activ_in;
          activ_out[14:6]  =  9'd0;
          activ_out[4:0]  =  5'd0;
        end
      5'b01000 : 
        begin
          activ_out[4]  =  activ_in;
          activ_out[14:5]  =  10'd0;
          activ_out[3:0]  =  4'd0;
        end
      5'b00111 : 
        begin
          activ_out[3]  =  activ_in;
          activ_out[14:4]  =  11'd0;
          activ_out[2:0]  =  3'd0;
        end
      5'b00110 : 
        begin
          activ_out[2]  =  activ_in;
          activ_out[14:3]  =  12'd0;
          activ_out[1:0]  =  2'd0;
        end
      5'b00101 : 
        begin
          activ_out[1]  =  activ_in;
          activ_out[14:2]  =  13'd0;
          activ_out[0:0]  =  1'd0;
        end
      5'b00100 : 
        begin
          activ_out[0]  =  activ_in;
          activ_out[14:1]  =  14'd0;
        end
      default : activ_out =  15'd0;
    endcase
  end
endmodule

