
*** Running vivado
    with args -log CSA.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CSA.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Nov  5 21:52:38 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source CSA.tcl -notrace
Command: open_checkpoint /home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.runs/impl_1/CSA.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1648.227 ; gain = 0.000 ; free physical = 195 ; free virtual = 4111
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1718.977 ; gain = 1.000 ; free physical = 159 ; free virtual = 3987
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1718.977 ; gain = 0.000 ; free physical = 154 ; free virtual = 3987
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2025.1 (64-bit) build 6140274
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 1727.012 ; gain = 243.238 ; free physical = 171 ; free virtual = 3998
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1895.602 ; gain = 168.590 ; free physical = 167 ; free virtual = 3965

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f6e7b545

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2300.555 ; gain = 404.953 ; free physical = 228 ; free virtual = 8347

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2667.242 ; gain = 0.000 ; free physical = 323 ; free virtual = 8235

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2667.242 ; gain = 0.000 ; free physical = 323 ; free virtual = 8235
Phase 1 Initialization | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2667.242 ; gain = 0.000 ; free physical = 323 ; free virtual = 8235

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2667.242 ; gain = 0.000 ; free physical = 323 ; free virtual = 8235

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2667.242 ; gain = 0.000 ; free physical = 316 ; free virtual = 8233
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2667.242 ; gain = 0.000 ; free physical = 316 ; free virtual = 8233

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2667.242 ; gain = 0.000 ; free physical = 292 ; free virtual = 8225
Retarget | Checksum: 1f6e7b545
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2667.242 ; gain = 0.000 ; free physical = 292 ; free virtual = 8225
Constant propagation | Checksum: 1f6e7b545
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.242 ; gain = 0.000 ; free physical = 290 ; free virtual = 8225
Phase 5 Sweep | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2667.242 ; gain = 0.000 ; free physical = 290 ; free virtual = 8228
Sweep | Checksum: 1f6e7b545
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2699.258 ; gain = 32.016 ; free physical = 288 ; free virtual = 8229
BUFG optimization | Checksum: 1f6e7b545
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2699.258 ; gain = 32.016 ; free physical = 288 ; free virtual = 8229
Shift Register Optimization | Checksum: 1f6e7b545
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2699.258 ; gain = 32.016 ; free physical = 288 ; free virtual = 8229
Post Processing Netlist | Checksum: 1f6e7b545
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2699.258 ; gain = 32.016 ; free physical = 288 ; free virtual = 8229

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2699.258 ; gain = 0.000 ; free physical = 284 ; free virtual = 8229
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2699.258 ; gain = 32.016 ; free physical = 284 ; free virtual = 8229
Phase 9 Finalization | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2699.258 ; gain = 32.016 ; free physical = 283 ; free virtual = 8229
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2699.258 ; gain = 32.016 ; free physical = 283 ; free virtual = 8229

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2699.258 ; gain = 0.000 ; free physical = 278 ; free virtual = 8229

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.258 ; gain = 0.000 ; free physical = 278 ; free virtual = 8229

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.258 ; gain = 0.000 ; free physical = 278 ; free virtual = 8233
Ending Netlist Obfuscation Task | Checksum: 1f6e7b545

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.258 ; gain = 0.000 ; free physical = 278 ; free virtual = 8233
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2699.258 ; gain = 972.246 ; free physical = 276 ; free virtual = 8234
INFO: [Vivado 12-24828] Executing command : report_drc -file CSA_drc_opted.rpt -pb CSA_drc_opted.pb -rpx CSA_drc_opted.rpx
Command: report_drc -file CSA_drc_opted.rpt -pb CSA_drc_opted.pb -rpx CSA_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Sol/Xilinx/Vivado/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.runs/impl_1/CSA_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.516 ; gain = 0.000 ; free physical = 365 ; free virtual = 7944
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.runs/impl_1/CSA_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.602 ; gain = 0.000 ; free physical = 281 ; free virtual = 7876
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10c835471

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2736.602 ; gain = 0.000 ; free physical = 281 ; free virtual = 7876
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.602 ; gain = 0.000 ; free physical = 281 ; free virtual = 7876

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1f7af63e7

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2792.629 ; gain = 56.027 ; free physical = 329 ; free virtual = 7878

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 248118be5

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2792.629 ; gain = 56.027 ; free physical = 342 ; free virtual = 7890

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 248118be5

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2792.629 ; gain = 56.027 ; free physical = 336 ; free virtual = 7887
Phase 1 Placer Initialization | Checksum: 248118be5

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2792.629 ; gain = 56.027 ; free physical = 331 ; free virtual = 7888

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 248118be5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2792.629 ; gain = 56.027 ; free physical = 331 ; free virtual = 7888

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 248118be5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2792.629 ; gain = 56.027 ; free physical = 331 ; free virtual = 7888

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 248118be5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2792.629 ; gain = 56.027 ; free physical = 331 ; free virtual = 7888

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 28d861131

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 331 ; free virtual = 7875

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 26536d23d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 322 ; free virtual = 7871
Phase 2 Global Placement | Checksum: 26536d23d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 322 ; free virtual = 7872

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26536d23d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 322 ; free virtual = 7872

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fbd1fe3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 322 ; free virtual = 7872

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 258d67469

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 322 ; free virtual = 7872

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 258d67469

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 322 ; free virtual = 7872

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1df14dc5f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 307 ; free virtual = 7862

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1df14dc5f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 307 ; free virtual = 7862

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1df14dc5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 307 ; free virtual = 7862
Phase 3 Detail Placement | Checksum: 1df14dc5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 307 ; free virtual = 7862

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1df14dc5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 306 ; free virtual = 7861

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1df14dc5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 306 ; free virtual = 7861

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1df14dc5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 306 ; free virtual = 7861
Phase 4.3 Placer Reporting | Checksum: 1df14dc5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 306 ; free virtual = 7861

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 306 ; free virtual = 7861

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 306 ; free virtual = 7861
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1df14dc5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 306 ; free virtual = 7861
Ending Placer Task | Checksum: 1729ba274

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.645 ; gain = 88.043 ; free physical = 306 ; free virtual = 7861
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file CSA_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 263 ; free virtual = 7827
INFO: [Vivado 12-24828] Executing command : report_utilization -file CSA_utilization_placed.rpt -pb CSA_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file CSA_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 176 ; free virtual = 7823
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 175 ; free virtual = 7823
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 175 ; free virtual = 7823
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 172 ; free virtual = 7820
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 166 ; free virtual = 7816
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 166 ; free virtual = 7816
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 158 ; free virtual = 7808
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 158 ; free virtual = 7808
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.runs/impl_1/CSA_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 260 ; free virtual = 7861
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 261 ; free virtual = 7861
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 261 ; free virtual = 7861
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 261 ; free virtual = 7861
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 262 ; free virtual = 7861
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 263 ; free virtual = 7861
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 262 ; free virtual = 7861
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2824.645 ; gain = 0.000 ; free physical = 262 ; free virtual = 7860
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.runs/impl_1/CSA_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 66184e03 ConstDB: 0 ShapeSum: 6c01f81a RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 5ccb18a7 | NumContArr: 5b0aff27 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23d280d08

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2864.594 ; gain = 39.949 ; free physical = 301 ; free virtual = 7395

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23d280d08

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2895.594 ; gain = 70.949 ; free physical = 269 ; free virtual = 7363

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23d280d08

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2895.594 ; gain = 70.949 ; free physical = 269 ; free virtual = 7363
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 67
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 67
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 223118619

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 321 ; free virtual = 7480

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 223118619

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 327 ; free virtual = 7486

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 35d6829af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 318 ; free virtual = 7478
Phase 4 Initial Routing | Checksum: 35d6829af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 318 ; free virtual = 7477

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2e449794c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 315 ; free virtual = 7474
Phase 5 Rip-up And Reroute | Checksum: 2e449794c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 315 ; free virtual = 7474

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 2e449794c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 315 ; free virtual = 7474

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2e449794c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 315 ; free virtual = 7475
Phase 7 Post Hold Fix | Checksum: 2e449794c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 315 ; free virtual = 7475

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.049988 %
  Global Horizontal Routing Utilization  = 0.0145757 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 6.30631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2e449794c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 314 ; free virtual = 7475

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2e449794c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 313 ; free virtual = 7474

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 22994cd6d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 313 ; free virtual = 7474

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 22994cd6d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 313 ; free virtual = 7474
Total Elapsed time in route_design: 24.27 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 104a011ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 313 ; free virtual = 7474
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 104a011ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 313 ; free virtual = 7474

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2912.594 ; gain = 87.949 ; free physical = 313 ; free virtual = 7476
INFO: [Vivado 12-24828] Executing command : report_drc -file CSA_drc_routed.rpt -pb CSA_drc_routed.pb -rpx CSA_drc_routed.rpx
Command: report_drc -file CSA_drc_routed.rpt -pb CSA_drc_routed.pb -rpx CSA_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.runs/impl_1/CSA_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file CSA_methodology_drc_routed.rpt -pb CSA_methodology_drc_routed.pb -rpx CSA_methodology_drc_routed.rpx
Command: report_methodology -file CSA_methodology_drc_routed.rpt -pb CSA_methodology_drc_routed.pb -rpx CSA_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.runs/impl_1/CSA_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file CSA_timing_summary_routed.rpt -pb CSA_timing_summary_routed.pb -rpx CSA_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file CSA_route_status.rpt -pb CSA_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file CSA_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file CSA_bus_skew_routed.rpt -pb CSA_bus_skew_routed.pb -rpx CSA_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file CSA_power_routed.rpt -pb CSA_power_summary_routed.pb -rpx CSA_power_routed.rpx
Command: report_power -file CSA_power_routed.rpt -pb CSA_power_summary_routed.pb -rpx CSA_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file CSA_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3076.766 ; gain = 164.172 ; free physical = 170 ; free virtual = 7308
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3076.766 ; gain = 0.000 ; free physical = 170 ; free virtual = 7308
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3076.766 ; gain = 0.000 ; free physical = 170 ; free virtual = 7308
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.766 ; gain = 0.000 ; free physical = 170 ; free virtual = 7308
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3076.766 ; gain = 0.000 ; free physical = 170 ; free virtual = 7308
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.766 ; gain = 0.000 ; free physical = 170 ; free virtual = 7308
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3076.766 ; gain = 0.000 ; free physical = 170 ; free virtual = 7308
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3076.766 ; gain = 0.000 ; free physical = 170 ; free virtual = 7308
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/hw5/carryskipadd/carryskipadd.runs/impl_1/CSA_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Nov  5 21:54:05 2025...
