
*** Running vivado
    with args -log conv.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source conv.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source conv.tcl -notrace
Command: link_design -top conv -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1765.938 ; gain = 0.000 ; free physical = 944 ; free virtual = 5124
INFO: [Netlist 29-17] Analyzing 847 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'conv' is not ideal for floorplanning, since the cellview 'memory_image' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/constrs_1/imports/01_memory_image/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.srcs/constrs_1/imports/01_memory_image/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.188 ; gain = 0.000 ; free physical = 845 ; free virtual = 5024
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1926.188 ; gain = 409.488 ; free physical = 845 ; free virtual = 5024
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2025.906 ; gain = 99.719 ; free physical = 835 ; free virtual = 5020

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a3ed2c30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2456.758 ; gain = 430.852 ; free physical = 460 ; free virtual = 4645

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a3ed2c30

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 316 ; free virtual = 4495
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a3ed2c30

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 316 ; free virtual = 4495
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a3ed2c30

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 316 ; free virtual = 4495
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1a3ed2c30

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 315 ; free virtual = 4495
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a3ed2c30

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 315 ; free virtual = 4495
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a3ed2c30

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 315 ; free virtual = 4495
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 315 ; free virtual = 4495
Ending Logic Optimization Task | Checksum: 1a3ed2c30

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 315 ; free virtual = 4495

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a3ed2c30

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 314 ; free virtual = 4494

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a3ed2c30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 314 ; free virtual = 4494

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 314 ; free virtual = 4494
Ending Netlist Obfuscation Task | Checksum: 1a3ed2c30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 314 ; free virtual = 4494
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2613.695 ; gain = 687.508 ; free physical = 314 ; free virtual = 4494
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2613.695 ; gain = 0.000 ; free physical = 308 ; free virtual = 4494
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2645.711 ; gain = 0.000 ; free physical = 305 ; free virtual = 4492
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/impl_1/conv_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file conv_drc_opted.rpt -pb conv_drc_opted.pb -rpx conv_drc_opted.rpx
Command: report_drc -file conv_drc_opted.rpt -pb conv_drc_opted.pb -rpx conv_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/impl_1/conv_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 285 ; free virtual = 4472
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13aa14163

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 285 ; free virtual = 4472
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 285 ; free virtual = 4472

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 136040073

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 267 ; free virtual = 4454

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a490c8f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 262 ; free virtual = 4449

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a490c8f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 262 ; free virtual = 4449
Phase 1 Placer Initialization | Checksum: 1a490c8f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 262 ; free virtual = 4449

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ee3581b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 258 ; free virtual = 4439

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 143 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 69 nets or cells. Created 0 new cell, deleted 69 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net fill_image/row_i_reg_n_0_[2]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 242 ; free virtual = 4429
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 241 ; free virtual = 4429

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             69  |                    69  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            8  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |             69  |                    70  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1890b05b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 241 ; free virtual = 4429
Phase 2.2 Global Placement Core | Checksum: 1b834a67d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 239 ; free virtual = 4427
Phase 2 Global Placement | Checksum: 1b834a67d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 242 ; free virtual = 4430

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c4d78712

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 242 ; free virtual = 4429

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19fab0889

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 247 ; free virtual = 4429

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 183a95ca5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 247 ; free virtual = 4429

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ed67cd48

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 247 ; free virtual = 4429

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bfc9144c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 247 ; free virtual = 4429

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 271ed975d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 238 ; free virtual = 4421

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d2480fa8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 239 ; free virtual = 4422

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1640e600b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 239 ; free virtual = 4422

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 289a6ec6e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 225 ; free virtual = 4414
Phase 3 Detail Placement | Checksum: 289a6ec6e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 225 ; free virtual = 4414

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13b0bd07c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net fill_image/rstn, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13b0bd07c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 230 ; free virtual = 4419
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.161. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15e174285

Time (s): cpu = 00:02:15 ; elapsed = 00:01:46 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 238 ; free virtual = 4421
Phase 4.1 Post Commit Optimization | Checksum: 15e174285

Time (s): cpu = 00:02:15 ; elapsed = 00:01:46 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 238 ; free virtual = 4421

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15e174285

Time (s): cpu = 00:02:15 ; elapsed = 00:01:46 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 239 ; free virtual = 4421

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15e174285

Time (s): cpu = 00:02:15 ; elapsed = 00:01:46 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 240 ; free virtual = 4422

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 240 ; free virtual = 4422
Phase 4.4 Final Placement Cleanup | Checksum: 18115bd96

Time (s): cpu = 00:02:15 ; elapsed = 00:01:46 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 240 ; free virtual = 4422
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18115bd96

Time (s): cpu = 00:02:15 ; elapsed = 00:01:46 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 240 ; free virtual = 4422
Ending Placer Task | Checksum: 10acfb670

Time (s): cpu = 00:02:15 ; elapsed = 00:01:46 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 240 ; free virtual = 4422
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:17 ; elapsed = 00:01:48 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 247 ; free virtual = 4429
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 247 ; free virtual = 4429
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 227 ; free virtual = 4426
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/impl_1/conv_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file conv_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 223 ; free virtual = 4420
INFO: [runtcl-4] Executing : report_utilization -file conv_utilization_placed.rpt -pb conv_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file conv_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 231 ; free virtual = 4428
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 199 ; free virtual = 4397

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.161 | TNS=-9.327 |
Phase 1 Physical Synthesis Initialization | Checksum: 1347e95cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 196 ; free virtual = 4393
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.161 | TNS=-9.327 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1347e95cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 195 ; free virtual = 4392

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.161 | TNS=-9.327 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[27][18]_534[1].  Re-placed instance fill_image/image/register_reg[27][18][1]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[27][18]_534[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.143 | TNS=-9.166 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[23][27]_782[1].  Re-placed instance fill_image/image/register_reg[23][27][1]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[23][27]_782[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.114 | TNS=-9.022 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[5][2]_64[0].  Re-placed instance fill_image/image/register_reg[5][2][0]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[5][2]_64[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-8.908 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[22][1]_53[0].  Re-placed instance fill_image/image/register_reg[22][1][0]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[22][1]_53[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.103 | TNS=-8.794 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[1][0]_4[0].  Re-placed instance fill_image/image/register_reg[1][0][0]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[1][0]_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.090 | TNS=-8.691 |
INFO: [Physopt 32-662] Processed net fill_image/image/register_reg[22][27]_781[1].  Did not re-place instance fill_image/image/register_reg[22][27][1]
INFO: [Physopt 32-702] Processed net fill_image/image/register_reg[22][27]_781[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net fill_image/row_i_reg[1]_rep__10_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net fill_image/row_i_reg[1]_rep__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.089 | TNS=-8.624 |
INFO: [Physopt 32-81] Processed net fill_image/row_i_reg[1]_rep__10_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net fill_image/row_i_reg[1]_rep__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-6.009 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[21][5]_164[0].  Re-placed instance fill_image/image/register_reg[21][5][0]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[21][5]_164[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.080 | TNS=-5.928 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[16][0]_19[0].  Re-placed instance fill_image/image/register_reg[16][0][0]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[16][0]_19[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.078 | TNS=-5.895 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[18][0]_21[0].  Re-placed instance fill_image/image/register_reg[18][0][0]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[18][0]_21[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.076 | TNS=-5.831 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[15][0]_18[0].  Re-placed instance fill_image/image/register_reg[15][0][0]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[15][0]_18[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.075 | TNS=-5.755 |
INFO: [Physopt 32-662] Processed net fill_image/image/register_reg[17][1]_48[0].  Did not re-place instance fill_image/image/register_reg[17][1][0]
INFO: [Physopt 32-702] Processed net fill_image/image/register_reg[17][1]_48[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[3][7]_202[0].  Re-placed instance fill_image/image/register_reg[3][7][0]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[3][7]_202[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.074 | TNS=-3.065 |
INFO: [Physopt 32-662] Processed net fill_image/image/register_reg[27][25]_730[5].  Did not re-place instance fill_image/image/register_reg[27][25][5]
INFO: [Physopt 32-702] Processed net fill_image/image/register_reg[27][25]_730[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[7][12]_346[5].  Re-placed instance fill_image/image/register_reg[7][12][5]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[7][12]_346[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-2.579 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[21][7]_220[2].  Re-placed instance fill_image/image/register_reg[21][7][2]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[21][7]_220[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.069 | TNS=-2.506 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[16][23]_663[7].  Re-placed instance fill_image/image/register_reg[16][23][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[16][23]_663[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.067 | TNS=-2.437 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[13][21]_604[2].  Re-placed instance fill_image/image/register_reg[13][21][2]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[13][21]_604[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.065 | TNS=-2.370 |
INFO: [Physopt 32-662] Processed net fill_image/image/register_reg[19][0]_22[5].  Did not re-place instance fill_image/image/register_reg[19][0][5]
INFO: [Physopt 32-702] Processed net fill_image/image/register_reg[19][0]_22[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net fill_image/row_i_reg[1]_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net fill_image/row_i_reg[1]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.065 | TNS=-2.269 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[4][21]_595[7].  Re-placed instance fill_image/image/register_reg[4][21][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[4][21]_595[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-2.203 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[1][21]_592[2].  Re-placed instance fill_image/image/register_reg[1][21][2]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[1][21]_592[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.060 | TNS=-2.140 |
INFO: [Physopt 32-662] Processed net fill_image/image/register_reg[19][0]_22[5].  Did not re-place instance fill_image/image/register_reg[19][0][5]
INFO: [Physopt 32-702] Processed net fill_image/image/register_reg[19][0]_22[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fill_image/row_i_reg[1]_rep__0_n_0.  Re-placed instance fill_image/row_i_reg[1]_rep__0
INFO: [Physopt 32-735] Processed net fill_image/row_i_reg[1]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.059 | TNS=-1.683 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[25][22]_644[7].  Re-placed instance fill_image/image/register_reg[25][22][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[25][22]_644[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.057 | TNS=-1.623 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[3][21]_594[7].  Re-placed instance fill_image/image/register_reg[3][21][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[3][21]_594[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.056 | TNS=-1.566 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[18][23]_665[7].  Re-placed instance fill_image/image/register_reg[18][23][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[18][23]_665[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.054 | TNS=-1.510 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[2][5]_145[3].  Re-placed instance fill_image/image/register_reg[2][5][3]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[2][5]_145[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.052 | TNS=-1.455 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[3][2]_62[6].  Re-placed instance fill_image/image/register_reg[3][2][6]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[3][2]_62[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-1.403 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[21][22]_640[7].  Re-placed instance fill_image/image/register_reg[21][22][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[21][22]_640[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.049 | TNS=-1.352 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[16][22]_635[7].  Re-placed instance fill_image/image/register_reg[16][22][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[16][22]_635[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.302 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.302 |
Phase 3 Critical Path Optimization | Checksum: 1347e95cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 197 ; free virtual = 4388

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-1.302 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[24][21]_615[7].  Re-placed instance fill_image/image/register_reg[24][21][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[24][21]_615[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.045 | TNS=-1.255 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[2][21]_593[7].  Re-placed instance fill_image/image/register_reg[2][21][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[2][21]_593[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.042 | TNS=-1.210 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[19][19]_554[6].  Re-placed instance fill_image/image/register_reg[19][19][6]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[19][19]_554[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.036 | TNS=-1.167 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[12][21]_603[7].  Re-placed instance fill_image/image/register_reg[12][21][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[12][21]_603[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.036 | TNS=-1.131 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[23][20]_586[2].  Re-placed instance fill_image/image/register_reg[23][20][2]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[23][20]_586[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.033 | TNS=-1.095 |
INFO: [Physopt 32-662] Processed net fill_image/image/register_reg[21][7]_220[6].  Did not re-place instance fill_image/image/register_reg[21][7][6]
INFO: [Physopt 32-702] Processed net fill_image/image/register_reg[21][7]_220[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fill_image/row_i_reg[1]_rep_n_0.  Did not re-place instance fill_image/row_i_reg[1]_rep
INFO: [Physopt 32-81] Processed net fill_image/row_i_reg[1]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net fill_image/row_i_reg[1]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.033 | TNS=-1.004 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[27][18]_534[6].  Re-placed instance fill_image/image/register_reg[27][18][6]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[27][18]_534[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.033 | TNS=-0.970 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[5][20]_568[7].  Re-placed instance fill_image/image/register_reg[5][20][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[5][20]_568[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.032 | TNS=-0.953 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[9][23]_656[7].  Re-placed instance fill_image/image/register_reg[9][23][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[9][23]_656[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.921 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[24][18]_531[6].  Re-placed instance fill_image/image/register_reg[24][18][6]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[24][18]_531[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.030 | TNS=-0.891 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[7][27]_766[6].  Re-placed instance fill_image/image/register_reg[7][27][6]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[7][27]_766[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.029 | TNS=-0.860 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[4][3]_91[6].  Re-placed instance fill_image/image/register_reg[4][3][6]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[4][3]_91[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.028 | TNS=-0.831 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[21][26]_752[3].  Re-placed instance fill_image/image/register_reg[21][26][3]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[21][26]_752[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.025 | TNS=-0.803 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[24][0]_27[1].  Re-placed instance fill_image/image/register_reg[24][0][1]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[24][0]_27[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.025 | TNS=-0.783 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[23][20]_586[4].  Re-placed instance fill_image/image/register_reg[23][20][4]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[23][20]_586[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.024 | TNS=-0.757 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[6][21]_597[7].  Re-placed instance fill_image/image/register_reg[6][21][7]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[6][21]_597[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.023 | TNS=-0.736 |
INFO: [Physopt 32-662] Processed net fill_image/image/register_reg[18][24]_693[1].  Did not re-place instance fill_image/image/register_reg[18][24][1]
INFO: [Physopt 32-702] Processed net fill_image/image/register_reg[18][24]_693[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fill_image/row_i_reg[1]_rep__8_n_0.  Re-placed instance fill_image/row_i_reg[1]_rep__8
INFO: [Physopt 32-735] Processed net fill_image/row_i_reg[1]_rep__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.022 | TNS=-0.686 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[13][3]_100[6].  Re-placed instance fill_image/image/register_reg[13][3][6]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[13][3]_100[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.022 | TNS=-0.663 |
INFO: [Physopt 32-663] Processed net fill_image/image/register_reg[5][3]_92[6].  Re-placed instance fill_image/image/register_reg[5][3][6]
INFO: [Physopt 32-735] Processed net fill_image/image/register_reg[5][3]_92[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.021 | TNS=-0.641 |
INFO: [Physopt 32-662] Processed net fill_image/image/register_reg[26][1]_57[1].  Did not re-place instance fill_image/image/register_reg[26][1][1]
INFO: [Physopt 32-702] Processed net fill_image/image/register_reg[26][1]_57[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net fill_image/row_i_reg[0]_rep__11_n_0.  Re-placed instance fill_image/row_i_reg[0]_rep__11
INFO: [Physopt 32-735] Processed net fill_image/row_i_reg[0]_rep__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.021 | TNS=-0.470 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.021 | TNS=-0.470 |
Phase 4 Critical Path Optimization | Checksum: 1347e95cc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 196 ; free virtual = 4388
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 196 ; free virtual = 4388
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.021 | TNS=-0.470 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.140  |          8.856  |            6  |              0  |                    47  |           0  |           2  |  00:00:03  |
|  Total          |          0.140  |          8.856  |            6  |              0  |                    47  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 196 ; free virtual = 4388
Ending Physical Synthesis Task | Checksum: 1347e95cc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:04 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 197 ; free virtual = 4388
INFO: [Common 17-83] Releasing license: Implementation
239 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 200 ; free virtual = 4392
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2747.562 ; gain = 0.000 ; free physical = 180 ; free virtual = 4388
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/impl_1/conv_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a7b5ea14 ConstDB: 0 ShapeSum: 7b02603d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8b971935

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2847.555 ; gain = 0.000 ; free physical = 134 ; free virtual = 4322
Post Restoration Checksum: NetGraph: 63c6c2 NumContArr: 8b335273 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8b971935

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2847.555 ; gain = 0.000 ; free physical = 135 ; free virtual = 4323

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8b971935

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2847.555 ; gain = 0.000 ; free physical = 131 ; free virtual = 4295

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8b971935

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2847.555 ; gain = 0.000 ; free physical = 142 ; free virtual = 4295
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cc5cf166

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2847.555 ; gain = 0.000 ; free physical = 134 ; free virtual = 4288
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.024  | TNS=0.000  | WHS=-0.066 | THS=-0.667 |

Phase 2 Router Initialization | Checksum: 27e937050

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2847.555 ; gain = 0.000 ; free physical = 132 ; free virtual = 4286

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0250563 %
  Global Horizontal Routing Utilization  = 0.0133272 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8582
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8575
  Number of Partially Routed Nets     = 7
  Number of Node Overlaps             = 70


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f4cf065c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2855.234 ; gain = 7.680 ; free physical = 150 ; free virtual = 4285

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4409
 Number of Nodes with overlaps = 2456
 Number of Nodes with overlaps = 1683
 Number of Nodes with overlaps = 1174
 Number of Nodes with overlaps = 723
 Number of Nodes with overlaps = 374
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.075 | TNS=-1866.286| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dd19f8be

Time (s): cpu = 00:04:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2855.234 ; gain = 7.680 ; free physical = 156 ; free virtual = 4285

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 599
 Number of Nodes with overlaps = 452
 Number of Nodes with overlaps = 516
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.132 | TNS=-1779.930| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 218f0038c

Time (s): cpu = 00:06:02 ; elapsed = 00:01:39 . Memory (MB): peak = 2855.234 ; gain = 7.680 ; free physical = 159 ; free virtual = 4288
Phase 4 Rip-up And Reroute | Checksum: 218f0038c

Time (s): cpu = 00:06:02 ; elapsed = 00:01:39 . Memory (MB): peak = 2855.234 ; gain = 7.680 ; free physical = 159 ; free virtual = 4288

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a6be3d0d

Time (s): cpu = 00:06:03 ; elapsed = 00:01:39 . Memory (MB): peak = 2855.234 ; gain = 7.680 ; free physical = 158 ; free virtual = 4286
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.075 | TNS=-1698.425| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21df18436

Time (s): cpu = 00:06:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2871.234 ; gain = 23.680 ; free physical = 159 ; free virtual = 4271

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21df18436

Time (s): cpu = 00:06:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2871.234 ; gain = 23.680 ; free physical = 159 ; free virtual = 4271
Phase 5 Delay and Skew Optimization | Checksum: 21df18436

Time (s): cpu = 00:06:06 ; elapsed = 00:01:40 . Memory (MB): peak = 2871.234 ; gain = 23.680 ; free physical = 159 ; free virtual = 4271

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e7d48f1a

Time (s): cpu = 00:06:07 ; elapsed = 00:01:40 . Memory (MB): peak = 2871.234 ; gain = 23.680 ; free physical = 156 ; free virtual = 4269
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.000 | TNS=-1582.322| WHS=0.225  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e7d48f1a

Time (s): cpu = 00:06:07 ; elapsed = 00:01:40 . Memory (MB): peak = 2871.234 ; gain = 23.680 ; free physical = 156 ; free virtual = 4269
Phase 6 Post Hold Fix | Checksum: 1e7d48f1a

Time (s): cpu = 00:06:07 ; elapsed = 00:01:40 . Memory (MB): peak = 2871.234 ; gain = 23.680 ; free physical = 156 ; free virtual = 4269

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.2801 %
  Global Horizontal Routing Utilization  = 13.3764 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 91.8919%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y73 -> INT_L_X12Y73
   INT_R_X19Y73 -> INT_R_X19Y73
South Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X21Y71 -> INT_R_X21Y71
   INT_R_X15Y65 -> INT_R_X15Y65
   INT_L_X12Y55 -> INT_L_X12Y55
   INT_R_X17Y40 -> INT_R_X17Y40
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y69 -> INT_L_X10Y69
   INT_L_X10Y65 -> INT_L_X10Y65
   INT_L_X12Y59 -> INT_L_X12Y59
   INT_R_X11Y58 -> INT_R_X11Y58
   INT_R_X11Y57 -> INT_R_X11Y57
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y69 -> INT_R_X17Y69
   INT_L_X18Y67 -> INT_L_X18Y67
   INT_R_X19Y63 -> INT_R_X19Y63
   INT_L_X20Y63 -> INT_L_X20Y63
   INT_R_X21Y62 -> INT_R_X21Y62

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.4 Sparse Ratio: 1.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 1f1c78821

Time (s): cpu = 00:06:07 ; elapsed = 00:01:40 . Memory (MB): peak = 2871.234 ; gain = 23.680 ; free physical = 156 ; free virtual = 4269

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f1c78821

Time (s): cpu = 00:06:07 ; elapsed = 00:01:40 . Memory (MB): peak = 2871.234 ; gain = 23.680 ; free physical = 154 ; free virtual = 4268

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14ef236f0

Time (s): cpu = 00:06:08 ; elapsed = 00:01:41 . Memory (MB): peak = 2871.234 ; gain = 23.680 ; free physical = 154 ; free virtual = 4268

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.000 | TNS=-1582.322| WHS=0.225  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14ef236f0

Time (s): cpu = 00:06:08 ; elapsed = 00:01:41 . Memory (MB): peak = 2871.234 ; gain = 23.680 ; free physical = 154 ; free virtual = 4268
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:08 ; elapsed = 00:01:41 . Memory (MB): peak = 2871.234 ; gain = 23.680 ; free physical = 211 ; free virtual = 4324

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
257 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:10 ; elapsed = 00:01:42 . Memory (MB): peak = 2871.234 ; gain = 123.672 ; free physical = 211 ; free virtual = 4324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.234 ; gain = 0.000 ; free physical = 211 ; free virtual = 4324
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2871.234 ; gain = 0.000 ; free physical = 180 ; free virtual = 4318
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/impl_1/conv_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file conv_drc_routed.rpt -pb conv_drc_routed.pb -rpx conv_drc_routed.rpx
Command: report_drc -file conv_drc_routed.rpt -pb conv_drc_routed.pb -rpx conv_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/impl_1/conv_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file conv_methodology_drc_routed.rpt -pb conv_methodology_drc_routed.pb -rpx conv_methodology_drc_routed.rpx
Command: report_methodology -file conv_methodology_drc_routed.rpt -pb conv_methodology_drc_routed.pb -rpx conv_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/impl_1/conv_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file conv_power_routed.rpt -pb conv_power_summary_routed.pb -rpx conv_power_routed.rpx
Command: report_power -file conv_power_routed.rpt -pb conv_power_summary_routed.pb -rpx conv_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
269 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file conv_route_status.rpt -pb conv_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file conv_timing_summary_routed.rpt -pb conv_timing_summary_routed.pb -rpx conv_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file conv_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file conv_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file conv_bus_skew_routed.rpt -pb conv_bus_skew_routed.pb -rpx conv_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force conv.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net f1_reg/G0 is a gated clock net sourced by a combinational pin f1_reg/L3_2/O, cell f1_reg/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net f2_reg/G0 is a gated clock net sourced by a combinational pin f2_reg/L3_2/O, cell f2_reg/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fill_image/E[0] is a gated clock net sourced by a combinational pin fill_image/j_reg[1]_i_2/O, cell fill_image/j_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fill_image/flag0 is a gated clock net sourced by a combinational pin fill_image/f2_reg_i_1/O, cell fill_image/f2_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net fill_image/full_reg_0[0] is a gated clock net sourced by a combinational pin fill_image/i_reg[1]_i_2/O, cell fill_image/i_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net register is a gated clock net sourced by a combinational pin register_reg[0][0][7]_i_2/O, cell register_reg[0][0][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net register_reg[0][1][7]_i_1_n_0 is a gated clock net sourced by a combinational pin register_reg[0][1][7]_i_1/O, cell register_reg[0][1][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net register_reg[0][2][7]_i_1_n_0 is a gated clock net sourced by a combinational pin register_reg[0][2][7]_i_1/O, cell register_reg[0][2][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net register_reg[1][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin register_reg[1][0][7]_i_1/O, cell register_reg[1][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net register_reg[1][1][7]_i_1_n_0 is a gated clock net sourced by a combinational pin register_reg[1][1][7]_i_1/O, cell register_reg[1][1][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net register_reg[1][2][7]_i_1_n_0 is a gated clock net sourced by a combinational pin register_reg[1][2][7]_i_1/O, cell register_reg[1][2][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net register_reg[2][0][7]_i_1_n_0 is a gated clock net sourced by a combinational pin register_reg[2][0][7]_i_1/O, cell register_reg[2][0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net register_reg[2][1][7]_i_1_n_0 is a gated clock net sourced by a combinational pin register_reg[2][1][7]_i_1/O, cell register_reg[2][1][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net register_reg[2][2][7]_i_1_n_0 is a gated clock net sourced by a combinational pin register_reg[2][2][7]_i_1/O, cell register_reg[2][2][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./conv.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/01_test_vivado/project_4/project_4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr  6 01:29:27 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
289 Infos, 17 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3188.703 ; gain = 184.895 ; free physical = 452 ; free virtual = 4406
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 01:29:27 2021...
