<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu11p-flga2577-1-e</Part>
        <TopModelName>flt_interleave_manual_seq</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.352</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4371</Best-caseLatency>
            <Average-caseLatency>5955</Average-caseLatency>
            <Worst-caseLatency>7539</Worst-caseLatency>
            <Best-caseRealTimeLatency>43.710 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>59.550 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>75.390 us</Worst-caseRealTimeLatency>
            <Interval-min>4372</Interval-min>
            <Interval-max>7540</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>11</BRAM_18K>
            <DSP>2</DSP>
            <FF>371</FF>
            <LUT>1434</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9216</DSP>
            <FF>2592000</FF>
            <LUT>1296000</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>flt_interleave_manual_seq</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>flt_interleave_manual_seq</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>flt_interleave_manual_seq</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>flt_interleave_manual_seq</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_Addr_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_EN_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_WEN_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_Din_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_Dout_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_Clk_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_Rst_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_Addr_A</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_EN_A</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_WEN_A</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_Din_A</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_Dout_A</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_Clk_A</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_Rst_A</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>flt_interleave_manual_seq</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86</InstName>
                    <ModuleName>flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>86</ID>
                    <BindInstances>add_ln44_2_fu_182_p2 add_ln44_fu_326_p2 add_ln44_1_fu_361_p2 add_ln46_fu_229_p2 add_ln46_1_fu_388_p2 grp_fu_434_p00 ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1 ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1 ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1 add_ln51_fu_413_p2 add_ln48_fu_283_p2 add_ln46_2_fu_289_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94</InstName>
                    <ModuleName>flt_interleave_manual_seq_Pipeline_WRITE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>94</ID>
                    <BindInstances>i_fu_177_p2 ret_7_fu_208_p2 ret_8_fu_222_p2 ret_9_fu_232_p2 ret_10_fu_246_p2 ret_11_fu_256_p2 ret_12_fu_266_p2 tmpy_V_d0</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115</InstName>
                    <ModuleName>flt_interleave_manual_seq_Pipeline_LOAD</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>115</ID>
                    <BindInstances>i_fu_188_p2 add_ln885_fu_202_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137</InstName>
                    <ModuleName>flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>137</ID>
                    <BindInstances>add_ln63_2_fu_132_p2 add_ln63_fu_184_p2 add_ln63_1_fu_190_p2 mac_muladd_4ns_6ns_6ns_9_4_1_U23 mac_muladd_4ns_6ns_6ns_9_4_1_U23 add_ln70_fu_226_p2 add_ln65_fu_159_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>tmpy_V_U tmpx_V_U add_ln885_fu_149_p2 x_x0_V_U x_x1_V_U x_x2_V_U x_x3_V_U x_x4_V_U x_x5_V_U x_x6_V_U x_x7_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3</Name>
            <Loops>
                <VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.623</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3569</Best-caseLatency>
                    <Average-caseLatency>3569</Average-caseLatency>
                    <Worst-caseLatency>3569</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3569</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3>
                        <Name>VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3</Name>
                        <TripCount>3564</TripCount>
                        <Latency>3567</Latency>
                        <AbsoluteTimeLatency>35.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>209</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>463</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_182_p2" SOURCE="../../src/tomatrix.cpp:44" URAM="0" VARIABLE="add_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_326_p2" SOURCE="../../src/tomatrix.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_361_p2" SOURCE="../../src/tomatrix.cpp:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_229_p2" SOURCE="../../src/tomatrix.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_388_p2" SOURCE="../../src/tomatrix.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_434_p00" SOURCE="../../src/tomatrix.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1" SOURCE="../../src/tomatrix.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1" SOURCE="../../src/tomatrix.cpp:50" URAM="0" VARIABLE="mul_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_4ns_6ns_6ns_12_4_1_U1" SOURCE="../../src/tomatrix.cpp:50" URAM="0" VARIABLE="add_ln50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_413_p2" SOURCE="../../src/tomatrix.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_283_p2" SOURCE="../../src/tomatrix.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_289_p2" SOURCE="../../src/tomatrix.cpp:46" URAM="0" VARIABLE="add_ln46_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flt_interleave_manual_seq_Pipeline_WRITE</Name>
            <Loops>
                <WRITE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>398</Best-caseLatency>
                    <Average-caseLatency>398</Average-caseLatency>
                    <Worst-caseLatency>398</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>398</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE>
                        <Name>WRITE</Name>
                        <TripCount>396</TripCount>
                        <Latency>396</Latency>
                        <AbsoluteTimeLatency>3.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WRITE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>183</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_177_p2" SOURCE="../../src/interleave_manual_seq.cpp:41" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE" OPTYPE="add" PRAGMA="" RTLNAME="ret_7_fu_208_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="WRITE" OPTYPE="add" PRAGMA="" RTLNAME="ret_8_fu_222_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="WRITE" OPTYPE="add" PRAGMA="" RTLNAME="ret_9_fu_232_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="WRITE" OPTYPE="add" PRAGMA="" RTLNAME="ret_10_fu_246_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="WRITE" OPTYPE="add" PRAGMA="" RTLNAME="ret_11_fu_256_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="WRITE" OPTYPE="add" PRAGMA="" RTLNAME="ret_12_fu_266_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="WRITE" OPTYPE="add" PRAGMA="" RTLNAME="tmpy_V_d0" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flt_interleave_manual_seq_Pipeline_LOAD</Name>
            <Loops>
                <LOAD/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.594</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3566</Best-caseLatency>
                    <Average-caseLatency>3566</Average-caseLatency>
                    <Worst-caseLatency>3566</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3566</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD>
                        <Name>LOAD</Name>
                        <TripCount>3564</TripCount>
                        <Latency>3564</Latency>
                        <AbsoluteTimeLatency>35.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOAD>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_188_p2" SOURCE="../../src/interleave_manual_seq.cpp:31" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_202_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2</Name>
            <Loops>
                <VITIS_LOOP_63_1_VITIS_LOOP_65_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.651</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>400</Best-caseLatency>
                    <Average-caseLatency>400</Average-caseLatency>
                    <Worst-caseLatency>400</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>400</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1_VITIS_LOOP_65_2>
                        <Name>VITIS_LOOP_63_1_VITIS_LOOP_65_2</Name>
                        <TripCount>396</TripCount>
                        <Latency>398</Latency>
                        <AbsoluteTimeLatency>3.980 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_63_1_VITIS_LOOP_65_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>46</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>213</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_132_p2" SOURCE="../../src/tomatrix.cpp:63" URAM="0" VARIABLE="add_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_184_p2" SOURCE="../../src/tomatrix.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_190_p2" SOURCE="../../src/tomatrix.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_6ns_6ns_9_4_1_U23" SOURCE="../../src/tomatrix.cpp:69" URAM="0" VARIABLE="mul_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_6ns_6ns_9_4_1_U23" SOURCE="../../src/tomatrix.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_226_p2" SOURCE="../../src/tomatrix.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_159_p2" SOURCE="../../src/tomatrix.cpp:65" URAM="0" VARIABLE="add_ln65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flt_interleave_manual_seq</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.352</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4371</Best-caseLatency>
                    <Average-caseLatency>5955</Average-caseLatency>
                    <Worst-caseLatency>7539</Worst-caseLatency>
                    <Best-caseRealTimeLatency>43.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>59.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>75.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4372 ~ 7540</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>11</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>371</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1434</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmpy_V_U" SOURCE="../../src/interleave_manual_seq.cpp:15" URAM="0" VARIABLE="tmpy_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="tmpx_V_U" SOURCE="../../src/interleave_manual_seq.cpp:16" URAM="0" VARIABLE="tmpx_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_149_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_x0_V_U" SOURCE="" URAM="0" VARIABLE="x_x0_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_x1_V_U" SOURCE="" URAM="0" VARIABLE="x_x1_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_x2_V_U" SOURCE="" URAM="0" VARIABLE="x_x2_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_x3_V_U" SOURCE="" URAM="0" VARIABLE="x_x3_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_x4_V_U" SOURCE="" URAM="0" VARIABLE="x_x4_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_x5_V_U" SOURCE="" URAM="0" VARIABLE="x_x5_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_x6_V_U" SOURCE="" URAM="0" VARIABLE="x_x6_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_x7_V_U" SOURCE="" URAM="0" VARIABLE="x_x7_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="x_in" index="0" direction="in" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="x_in_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="1" direction="out" srcType="ap_int&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="y_PORTA" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="load" index="2" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="load" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_EN" access="RW" description="Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_ST" access="RTOW" description="Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="load" access="W" description="Data signal of load" range="32">
                    <fields>
                        <field offset="0" width="1" name="load" access="W" description="Bit 0 to 0 of load"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="load"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="x_in_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="8" addrWidth="32" portPrefix="x_in_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_SIZE">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="x_in_Addr_A">ADDR</portMap>
                <portMap portMapName="x_in_EN_A">EN</portMap>
                <portMap portMapName="x_in_WEN_A">WE</portMap>
                <portMap portMapName="x_in_Din_A">DIN</portMap>
                <portMap portMapName="x_in_Dout_A">DOUT</portMap>
                <portMap portMapName="x_in_Clk_A">CLK</portMap>
                <portMap portMapName="x_in_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>x_in_Addr_A</port>
                <port>x_in_Clk_A</port>
                <port>x_in_Din_A</port>
                <port>x_in_Dout_A</port>
                <port>x_in_EN_A</port>
                <port>x_in_Rst_A</port>
                <port>x_in_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="x_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="16" addrWidth="32" portPrefix="y_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">16</busParam>
                <busParam busParamName="MEM_SIZE">2</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="y_Addr_A">ADDR</portMap>
                <portMap portMapName="y_EN_A">EN</portMap>
                <portMap portMapName="y_WEN_A">WE</portMap>
                <portMap portMapName="y_Din_A">DIN</portMap>
                <portMap portMapName="y_Dout_A">DOUT</portMap>
                <portMap portMapName="y_Clk_A">CLK</portMap>
                <portMap portMapName="y_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>y_Addr_A</port>
                <port>y_Clk_A</port>
                <port>y_Din_A</port>
                <port>y_Dout_A</port>
                <port>y_EN_A</port>
                <port>y_Rst_A</port>
                <port>y_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="y"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST</column>
                    <column name="s_axi_control">load, 0x10, 32, W, Data signal of load, </column>
                </table>
            </item>
            <item name="BRAM">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="x_in_PORTA">8, 32</column>
                    <column name="y_PORTA">16, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x_in">in, ap_int&lt;8&gt;*</column>
                    <column name="y">out, ap_int&lt;16&gt;*</column>
                    <column name="load">in, bool</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="x_in">x_in_PORTA, interface, </column>
                    <column name="y">y_PORTA, interface, </column>
                    <column name="load">s_axi_control, register, name=load offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../src/./read_mem_rnd.hpp:11" status="valid" parentFunction="read_rnd" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../src/./read_mem_seq.hpp:10" status="valid" parentFunction="read_seq" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../src/./write_mem_rnd.hpp:10" status="valid" parentFunction="write_rnd" variable="x_in" isDirective="0" options="variable=x_in type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../src/./write_mem_seq.hpp:10" status="valid" parentFunction="write_seq" variable="x_in" isDirective="0" options="variable=x_in type=RAM_T2P impl=BRAM"/>
        <Pragma type="interface" location="../../src/interleave.cpp:11" status="valid" parentFunction="interleave" variable="x_in" isDirective="0" options="mode=BRAM port=x_in"/>
        <Pragma type="interface" location="../../src/interleave.cpp:12" status="valid" parentFunction="interleave" variable="y" isDirective="0" options="mode=BRAM port=y"/>
        <Pragma type="bind_storage" location="../../src/interleave.cpp:16" status="valid" parentFunction="interleave" variable="x" isDirective="0" options="variable=x type=RAM_T2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../src/interleave.cpp:17" status="valid" parentFunction="interleave" variable="x" isDirective="0" options="variable=x cyclic factor=9 dim=1"/>
        <Pragma type="pipeline" location="../../src/interleave.cpp:24" status="valid" parentFunction="interleave" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../src/interleave.cpp:30" status="valid" parentFunction="interleave" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../../src/interleave_manual_rnd.cpp:13" status="valid" parentFunction="flt_interleave_manual_rnd" variable="x_in" isDirective="0" options="mode=BRAM port=x_in"/>
        <Pragma type="interface" location="../../src/interleave_manual_rnd.cpp:16" status="valid" parentFunction="flt_interleave_manual_rnd" variable="y" isDirective="0" options="mode=BRAM port=y"/>
        <Pragma type="pipeline" location="../../src/interleave_manual_rnd.cpp:33" status="valid" parentFunction="flt_interleave_manual_rnd" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../src/interleave_manual_rnd.cpp:39" status="valid" parentFunction="flt_interleave_manual_rnd" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../../src/interleave_manual_seq.cpp:10" status="valid" parentFunction="flt_interleave_manual_seq" variable="x_in" isDirective="0" options="mode=BRAM port=x_in"/>
        <Pragma type="interface" location="../../src/interleave_manual_seq.cpp:13" status="valid" parentFunction="flt_interleave_manual_seq" variable="y" isDirective="0" options="mode=BRAM port=y"/>
        <Pragma type="interface" location="../../src/interleave_manual_seq.cpp:20" status="valid" parentFunction="flt_interleave_manual_seq" variable="tmpy" isDirective="0" options="mode=BRAM port=tmpy"/>
        <Pragma type="interface" location="../../src/interleave_manual_seq.cpp:21" status="valid" parentFunction="flt_interleave_manual_seq" variable="tmpx" isDirective="0" options="mode=BRAM port=tmpx"/>
        <Pragma type="pipeline" location="../../src/interleave_manual_seq.cpp:32" status="valid" parentFunction="flt_interleave_manual_seq" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../src/interleave_manual_seq.cpp:39" status="valid" parentFunction="flt_interleave_manual_seq" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../../src/tomatrix.cpp:22" status="valid" parentFunction="tomatrix" variable="m_in" isDirective="0" options="mode=BRAM port=m_in"/>
        <Pragma type="interface" location="../../src/tomatrix.cpp:23" status="valid" parentFunction="tomatrix" variable="m_out" isDirective="0" options="mode=BRAM port=m_out"/>
        <Pragma type="pipeline" location="../../src/tomatrix.cpp:30" status="valid" parentFunction="tomatrix" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../../src/tomatrix.cpp:41" status="valid" parentFunction="frommatrix" variable="mm_in" isDirective="0" options="mode=BRAM port=mm_in"/>
        <Pragma type="interface" location="../../src/tomatrix.cpp:42" status="valid" parentFunction="frommatrix" variable="mm_out" isDirective="0" options="mode=BRAM port=mm_out"/>
        <Pragma type="pipeline" location="../../src/tomatrix.cpp:49" status="valid" parentFunction="frommatrix" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../../src/tomatrix.cpp:60" status="valid" parentFunction="tomatrixi" variable="mI_in" isDirective="0" options="mode=BRAM port=mI_in"/>
        <Pragma type="interface" location="../../src/tomatrix.cpp:61" status="valid" parentFunction="tomatrixi" variable="mI_out" isDirective="0" options="mode=BRAM port=mI_out"/>
        <Pragma type="pipeline" location="../../src/tomatrix.cpp:68" status="valid" parentFunction="tomatrixi" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../../src/tomatrix.cpp:79" status="valid" parentFunction="frommatrixi" variable="mmI_in" isDirective="0" options="mode=BRAM port=mmI_in"/>
        <Pragma type="interface" location="../../src/tomatrix.cpp:80" status="valid" parentFunction="frommatrixi" variable="mmI_out" isDirective="0" options="mode=BRAM port=mmI_out"/>
        <Pragma type="pipeline" location="../../src/tomatrix.cpp:87" status="valid" parentFunction="frommatrixi" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

