

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_81_7'
================================================================
* Date:           Mon Mar 11 09:38:05 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.276 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       55|       55|  1.100 us|  1.100 us|   55|   55|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_7  |       53|       53|        39|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 42 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %ii"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc88.15"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ii_2 = load i5 %ii" [gemm_no_taffoin2.c:89]   --->   Operation 45 'load' 'ii_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.87ns)   --->   "%icmp_ln81 = icmp_eq  i5 %ii_2, i5 16" [gemm_no_taffoin2.c:81]   --->   Operation 46 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.09ns)   --->   "%add_ln81 = add i5 %ii_2, i5 1" [gemm_no_taffoin2.c:81]   --->   Operation 48 'add' 'add_ln81' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc88.15.split, void %for.inc126.preheader.exitStub" [gemm_no_taffoin2.c:81]   --->   Operation 49 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln89 = shl i5 %ii_2, i5 1" [gemm_no_taffoin2.c:89]   --->   Operation 50 'shl' 'shl_ln89' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %shl_ln89" [gemm_no_taffoin2.c:89]   --->   Operation 51 'zext' 'zext_ln89' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln89" [gemm_no_taffoin2.c:89]   --->   Operation 52 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.26ns)   --->   "%A_0_load = load i5 %A_0_addr" [gemm_no_taffoin2.c:89]   --->   Operation 53 'load' 'A_0_load' <Predicate = (!icmp_ln81)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_1 : Operation 54 [1/1] (0.84ns)   --->   "%store_ln81 = store i5 %add_ln81, i5 %ii" [gemm_no_taffoin2.c:81]   --->   Operation 54 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 10.7>
ST_2 : Operation 55 [1/2] (2.26ns)   --->   "%A_0_load = load i5 %A_0_addr" [gemm_no_taffoin2.c:89]   --->   Operation 55 'load' 'A_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 56 [2/2] (8.46ns)   --->   "%mul = fmul i32 %A_0_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 56 'fmul' 'mul' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.46>
ST_3 : Operation 57 [1/2] (8.46ns)   --->   "%mul = fmul i32 %A_0_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 57 'fmul' 'mul' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln89" [gemm_no_taffoin2.c:89]   --->   Operation 58 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (2.26ns)   --->   "%A_1_load = load i5 %A_1_addr" [gemm_no_taffoin2.c:89]   --->   Operation 59 'load' 'A_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 10.7>
ST_4 : Operation 60 [2/2] (8.46ns)   --->   "%z = fmul i32 %mul, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 60 'fmul' 'z' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/2] (2.26ns)   --->   "%A_1_load = load i5 %A_1_addr" [gemm_no_taffoin2.c:89]   --->   Operation 61 'load' 'A_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 62 [2/2] (8.46ns)   --->   "%mul85_s = fmul i32 %A_1_load, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 62 'fmul' 'mul85_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [2/2] (8.46ns)   --->   "%mul85_1_1 = fmul i32 %A_1_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 63 'fmul' 'mul85_1_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [2/2] (8.46ns)   --->   "%mul85_2_1 = fmul i32 %A_1_load, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 64 'fmul' 'mul85_2_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [2/2] (8.46ns)   --->   "%mul85_3_1 = fmul i32 %A_1_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 65 'fmul' 'mul85_3_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [2/2] (8.46ns)   --->   "%mul85_4_1 = fmul i32 %A_1_load, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 66 'fmul' 'mul85_4_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [2/2] (8.46ns)   --->   "%mul85_5_1 = fmul i32 %A_1_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 67 'fmul' 'mul85_5_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [2/2] (8.46ns)   --->   "%mul85_6_1 = fmul i32 %A_1_load, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 68 'fmul' 'mul85_6_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [2/2] (8.46ns)   --->   "%mul85_7_1 = fmul i32 %A_1_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 69 'fmul' 'mul85_7_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [2/2] (8.46ns)   --->   "%mul85_8_1 = fmul i32 %A_1_load, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 70 'fmul' 'mul85_8_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [2/2] (8.46ns)   --->   "%mul85_9_1 = fmul i32 %A_1_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 71 'fmul' 'mul85_9_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/2] (8.46ns)   --->   "%mul85_10_1 = fmul i32 %A_1_load, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 72 'fmul' 'mul85_10_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/2] (8.46ns)   --->   "%mul85_11_1 = fmul i32 %A_1_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 73 'fmul' 'mul85_11_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [2/2] (8.46ns)   --->   "%mul85_12_1 = fmul i32 %A_1_load, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 74 'fmul' 'mul85_12_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [2/2] (8.46ns)   --->   "%mul85_13_1 = fmul i32 %A_1_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 75 'fmul' 'mul85_13_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (8.46ns)   --->   "%mul85_14_1 = fmul i32 %A_1_load, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 76 'fmul' 'mul85_14_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/2] (8.46ns)   --->   "%mul85_15_1 = fmul i32 %A_1_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 77 'fmul' 'mul85_15_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.46>
ST_5 : Operation 78 [1/2] (8.46ns)   --->   "%z = fmul i32 %mul, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 78 'fmul' 'z' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/2] (8.46ns)   --->   "%mul85_s = fmul i32 %A_1_load, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 79 'fmul' 'mul85_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln89" [gemm_no_taffoin2.c:89]   --->   Operation 80 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (2.26ns)   --->   "%A_2_load = load i5 %A_2_addr" [gemm_no_taffoin2.c:89]   --->   Operation 81 'load' 'A_2_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 82 [1/2] (8.46ns)   --->   "%mul85_1_1 = fmul i32 %A_1_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 82 'fmul' 'mul85_1_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/2] (8.46ns)   --->   "%mul85_2_1 = fmul i32 %A_1_load, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 83 'fmul' 'mul85_2_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/2] (8.46ns)   --->   "%mul85_3_1 = fmul i32 %A_1_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 84 'fmul' 'mul85_3_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/2] (8.46ns)   --->   "%mul85_4_1 = fmul i32 %A_1_load, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 85 'fmul' 'mul85_4_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (8.46ns)   --->   "%mul85_5_1 = fmul i32 %A_1_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 86 'fmul' 'mul85_5_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/2] (8.46ns)   --->   "%mul85_6_1 = fmul i32 %A_1_load, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 87 'fmul' 'mul85_6_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/2] (8.46ns)   --->   "%mul85_7_1 = fmul i32 %A_1_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 88 'fmul' 'mul85_7_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (8.46ns)   --->   "%mul85_8_1 = fmul i32 %A_1_load, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 89 'fmul' 'mul85_8_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/2] (8.46ns)   --->   "%mul85_9_1 = fmul i32 %A_1_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 90 'fmul' 'mul85_9_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (8.46ns)   --->   "%mul85_10_1 = fmul i32 %A_1_load, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 91 'fmul' 'mul85_10_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/2] (8.46ns)   --->   "%mul85_11_1 = fmul i32 %A_1_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 92 'fmul' 'mul85_11_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/2] (8.46ns)   --->   "%mul85_12_1 = fmul i32 %A_1_load, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 93 'fmul' 'mul85_12_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/2] (8.46ns)   --->   "%mul85_13_1 = fmul i32 %A_1_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 94 'fmul' 'mul85_13_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/2] (8.46ns)   --->   "%mul85_14_1 = fmul i32 %A_1_load, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 95 'fmul' 'mul85_14_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/2] (8.46ns)   --->   "%mul85_15_1 = fmul i32 %A_1_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 96 'fmul' 'mul85_15_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 13.1>
ST_6 : Operation 97 [2/2] (13.1ns)   --->   "%tmp = fadd i32 %z, i32 0" [gemm_no_taffoin2.c:90]   --->   Operation 97 'fadd' 'tmp' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [2/2] (8.46ns)   --->   "%z_1 = fmul i32 %mul85_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 98 'fmul' 'z_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/2] (2.26ns)   --->   "%A_2_load = load i5 %A_2_addr" [gemm_no_taffoin2.c:89]   --->   Operation 99 'load' 'A_2_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 100 [2/2] (8.46ns)   --->   "%mul85_1 = fmul i32 %A_2_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 100 'fmul' 'mul85_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [2/2] (8.46ns)   --->   "%z_16 = fmul i32 %mul85_1_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 101 'fmul' 'z_16' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [2/2] (8.46ns)   --->   "%mul85_1_2 = fmul i32 %A_2_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 102 'fmul' 'mul85_1_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [2/2] (8.46ns)   --->   "%z_31 = fmul i32 %mul85_2_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 103 'fmul' 'z_31' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [2/2] (8.46ns)   --->   "%mul85_2_2 = fmul i32 %A_2_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 104 'fmul' 'mul85_2_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [2/2] (8.46ns)   --->   "%z_45 = fmul i32 %mul85_3_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 105 'fmul' 'z_45' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [2/2] (8.46ns)   --->   "%mul85_3_2 = fmul i32 %A_2_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 106 'fmul' 'mul85_3_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [2/2] (8.46ns)   --->   "%z_59 = fmul i32 %mul85_4_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 107 'fmul' 'z_59' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [2/2] (8.46ns)   --->   "%mul85_4_2 = fmul i32 %A_2_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 108 'fmul' 'mul85_4_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [2/2] (8.46ns)   --->   "%z_71 = fmul i32 %mul85_5_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 109 'fmul' 'z_71' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [2/2] (8.46ns)   --->   "%mul85_5_2 = fmul i32 %A_2_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 110 'fmul' 'mul85_5_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [2/2] (8.46ns)   --->   "%z_83 = fmul i32 %mul85_6_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 111 'fmul' 'z_83' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [2/2] (8.46ns)   --->   "%mul85_6_2 = fmul i32 %A_2_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 112 'fmul' 'mul85_6_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [2/2] (8.46ns)   --->   "%z_95 = fmul i32 %mul85_7_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 113 'fmul' 'z_95' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [2/2] (8.46ns)   --->   "%mul85_7_2 = fmul i32 %A_2_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 114 'fmul' 'mul85_7_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [2/2] (8.46ns)   --->   "%z_107 = fmul i32 %mul85_8_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 115 'fmul' 'z_107' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [2/2] (8.46ns)   --->   "%z_115 = fmul i32 %mul85_9_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 116 'fmul' 'z_115' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [2/2] (8.46ns)   --->   "%z_123 = fmul i32 %mul85_10_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 117 'fmul' 'z_123' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [2/2] (8.46ns)   --->   "%z_131 = fmul i32 %mul85_11_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 118 'fmul' 'z_131' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [2/2] (8.46ns)   --->   "%z_139 = fmul i32 %mul85_12_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 119 'fmul' 'z_139' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [2/2] (8.46ns)   --->   "%z_147 = fmul i32 %mul85_13_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 120 'fmul' 'z_147' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [2/2] (8.46ns)   --->   "%z_155 = fmul i32 %mul85_14_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 121 'fmul' 'z_155' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [2/2] (8.46ns)   --->   "%z_163 = fmul i32 %mul85_15_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 122 'fmul' 'z_163' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 13.1>
ST_7 : Operation 123 [1/2] (13.1ns)   --->   "%tmp = fadd i32 %z, i32 0" [gemm_no_taffoin2.c:90]   --->   Operation 123 'fadd' 'tmp' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/2] (8.46ns)   --->   "%z_1 = fmul i32 %mul85_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 124 'fmul' 'z_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/2] (8.46ns)   --->   "%mul85_1 = fmul i32 %A_2_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 125 'fmul' 'mul85_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln89" [gemm_no_taffoin2.c:89]   --->   Operation 126 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [2/2] (2.26ns)   --->   "%A_3_load = load i5 %A_3_addr" [gemm_no_taffoin2.c:89]   --->   Operation 127 'load' 'A_3_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 128 [1/2] (8.46ns)   --->   "%z_16 = fmul i32 %mul85_1_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 128 'fmul' 'z_16' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/2] (8.46ns)   --->   "%mul85_1_2 = fmul i32 %A_2_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 129 'fmul' 'mul85_1_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/2] (8.46ns)   --->   "%z_31 = fmul i32 %mul85_2_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 130 'fmul' 'z_31' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/2] (8.46ns)   --->   "%mul85_2_2 = fmul i32 %A_2_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 131 'fmul' 'mul85_2_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/2] (8.46ns)   --->   "%z_45 = fmul i32 %mul85_3_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 132 'fmul' 'z_45' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/2] (8.46ns)   --->   "%mul85_3_2 = fmul i32 %A_2_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 133 'fmul' 'mul85_3_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/2] (8.46ns)   --->   "%z_59 = fmul i32 %mul85_4_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 134 'fmul' 'z_59' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/2] (8.46ns)   --->   "%mul85_4_2 = fmul i32 %A_2_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 135 'fmul' 'mul85_4_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/2] (8.46ns)   --->   "%z_71 = fmul i32 %mul85_5_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 136 'fmul' 'z_71' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/2] (8.46ns)   --->   "%mul85_5_2 = fmul i32 %A_2_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 137 'fmul' 'mul85_5_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/2] (8.46ns)   --->   "%z_83 = fmul i32 %mul85_6_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 138 'fmul' 'z_83' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/2] (8.46ns)   --->   "%mul85_6_2 = fmul i32 %A_2_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 139 'fmul' 'mul85_6_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/2] (8.46ns)   --->   "%z_95 = fmul i32 %mul85_7_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 140 'fmul' 'z_95' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/2] (8.46ns)   --->   "%mul85_7_2 = fmul i32 %A_2_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 141 'fmul' 'mul85_7_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/2] (8.46ns)   --->   "%z_107 = fmul i32 %mul85_8_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 142 'fmul' 'z_107' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/2] (8.46ns)   --->   "%z_115 = fmul i32 %mul85_9_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 143 'fmul' 'z_115' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/2] (8.46ns)   --->   "%z_123 = fmul i32 %mul85_10_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 144 'fmul' 'z_123' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/2] (8.46ns)   --->   "%z_131 = fmul i32 %mul85_11_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 145 'fmul' 'z_131' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/2] (8.46ns)   --->   "%z_139 = fmul i32 %mul85_12_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 146 'fmul' 'z_139' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/2] (8.46ns)   --->   "%z_147 = fmul i32 %mul85_13_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 147 'fmul' 'z_147' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/2] (8.46ns)   --->   "%z_155 = fmul i32 %mul85_14_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 148 'fmul' 'z_155' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/2] (8.46ns)   --->   "%z_163 = fmul i32 %mul85_15_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 149 'fmul' 'z_163' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 13.1>
ST_8 : Operation 150 [2/2] (13.1ns)   --->   "%tmp_1 = fadd i32 %tmp, i32 %z_1" [gemm_no_taffoin2.c:90]   --->   Operation 150 'fadd' 'tmp_1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [2/2] (8.46ns)   --->   "%z_2 = fmul i32 %mul85_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 151 'fmul' 'z_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/2] (2.26ns)   --->   "%A_3_load = load i5 %A_3_addr" [gemm_no_taffoin2.c:89]   --->   Operation 152 'load' 'A_3_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 153 [2/2] (8.46ns)   --->   "%mul85_2 = fmul i32 %A_3_load, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 153 'fmul' 'mul85_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [2/2] (13.1ns)   --->   "%tmp_16 = fadd i32 %tmp, i32 %z_16" [gemm_no_taffoin2.c:90]   --->   Operation 154 'fadd' 'tmp_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [2/2] (8.46ns)   --->   "%z_17 = fmul i32 %mul85_1_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 155 'fmul' 'z_17' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [2/2] (8.46ns)   --->   "%mul85_1_3 = fmul i32 %A_3_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 156 'fmul' 'mul85_1_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [2/2] (13.1ns)   --->   "%tmp_31 = fadd i32 %tmp, i32 %z_31" [gemm_no_taffoin2.c:90]   --->   Operation 157 'fadd' 'tmp_31' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [2/2] (8.46ns)   --->   "%z_32 = fmul i32 %mul85_2_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 158 'fmul' 'z_32' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [2/2] (8.46ns)   --->   "%mul85_2_3 = fmul i32 %A_3_load, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 159 'fmul' 'mul85_2_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [2/2] (13.1ns)   --->   "%tmp_46 = fadd i32 %tmp, i32 %z_45" [gemm_no_taffoin2.c:90]   --->   Operation 160 'fadd' 'tmp_46' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [2/2] (8.46ns)   --->   "%z_46 = fmul i32 %mul85_3_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 161 'fmul' 'z_46' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [2/2] (8.46ns)   --->   "%mul85_3_3 = fmul i32 %A_3_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 162 'fmul' 'mul85_3_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [2/2] (13.1ns)   --->   "%tmp_61 = fadd i32 %tmp, i32 %z_59" [gemm_no_taffoin2.c:90]   --->   Operation 163 'fadd' 'tmp_61' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [2/2] (8.46ns)   --->   "%z_60 = fmul i32 %mul85_4_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 164 'fmul' 'z_60' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [2/2] (8.46ns)   --->   "%mul85_4_3 = fmul i32 %A_3_load, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 165 'fmul' 'mul85_4_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [2/2] (13.1ns)   --->   "%tmp_76 = fadd i32 %tmp, i32 %z_71" [gemm_no_taffoin2.c:90]   --->   Operation 166 'fadd' 'tmp_76' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [2/2] (8.46ns)   --->   "%z_72 = fmul i32 %mul85_5_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 167 'fmul' 'z_72' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [2/2] (8.46ns)   --->   "%mul85_5_3 = fmul i32 %A_3_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 168 'fmul' 'mul85_5_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [2/2] (13.1ns)   --->   "%tmp_91 = fadd i32 %tmp, i32 %z_83" [gemm_no_taffoin2.c:90]   --->   Operation 169 'fadd' 'tmp_91' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [2/2] (8.46ns)   --->   "%z_84 = fmul i32 %mul85_6_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 170 'fmul' 'z_84' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [2/2] (8.46ns)   --->   "%mul85_6_3 = fmul i32 %A_3_load, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 171 'fmul' 'mul85_6_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [2/2] (13.1ns)   --->   "%tmp_106 = fadd i32 %tmp, i32 %z_95" [gemm_no_taffoin2.c:90]   --->   Operation 172 'fadd' 'tmp_106' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [2/2] (8.46ns)   --->   "%z_96 = fmul i32 %mul85_7_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 173 'fmul' 'z_96' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [2/2] (8.46ns)   --->   "%mul85_7_3 = fmul i32 %A_3_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 174 'fmul' 'mul85_7_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [2/2] (13.1ns)   --->   "%tmp_121 = fadd i32 %tmp, i32 %z_107" [gemm_no_taffoin2.c:90]   --->   Operation 175 'fadd' 'tmp_121' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [2/2] (8.46ns)   --->   "%mul85_8_3 = fmul i32 %A_3_load, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 176 'fmul' 'mul85_8_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [2/2] (13.1ns)   --->   "%tmp_136 = fadd i32 %tmp, i32 %z_115" [gemm_no_taffoin2.c:90]   --->   Operation 177 'fadd' 'tmp_136' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [2/2] (8.46ns)   --->   "%mul85_9_3 = fmul i32 %A_3_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 178 'fmul' 'mul85_9_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [2/2] (13.1ns)   --->   "%tmp_151 = fadd i32 %tmp, i32 %z_123" [gemm_no_taffoin2.c:90]   --->   Operation 179 'fadd' 'tmp_151' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [2/2] (8.46ns)   --->   "%mul85_10_3 = fmul i32 %A_3_load, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 180 'fmul' 'mul85_10_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [2/2] (13.1ns)   --->   "%tmp_166 = fadd i32 %tmp, i32 %z_131" [gemm_no_taffoin2.c:90]   --->   Operation 181 'fadd' 'tmp_166' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [2/2] (8.46ns)   --->   "%mul85_11_3 = fmul i32 %A_3_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 182 'fmul' 'mul85_11_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [2/2] (13.1ns)   --->   "%tmp_181 = fadd i32 %tmp, i32 %z_139" [gemm_no_taffoin2.c:90]   --->   Operation 183 'fadd' 'tmp_181' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [2/2] (8.46ns)   --->   "%mul85_12_3 = fmul i32 %A_3_load, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 184 'fmul' 'mul85_12_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [2/2] (13.1ns)   --->   "%tmp_196 = fadd i32 %tmp, i32 %z_147" [gemm_no_taffoin2.c:90]   --->   Operation 185 'fadd' 'tmp_196' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [2/2] (8.46ns)   --->   "%mul85_13_3 = fmul i32 %A_3_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 186 'fmul' 'mul85_13_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [2/2] (13.1ns)   --->   "%tmp_211 = fadd i32 %tmp, i32 %z_155" [gemm_no_taffoin2.c:90]   --->   Operation 187 'fadd' 'tmp_211' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [2/2] (8.46ns)   --->   "%mul85_14_3 = fmul i32 %A_3_load, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 188 'fmul' 'mul85_14_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [2/2] (13.1ns)   --->   "%tmp_226 = fadd i32 %tmp, i32 %z_163" [gemm_no_taffoin2.c:90]   --->   Operation 189 'fadd' 'tmp_226' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [2/2] (8.46ns)   --->   "%mul85_15_3 = fmul i32 %A_3_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 190 'fmul' 'mul85_15_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 13.1>
ST_9 : Operation 191 [1/2] (13.1ns)   --->   "%tmp_1 = fadd i32 %tmp, i32 %z_1" [gemm_no_taffoin2.c:90]   --->   Operation 191 'fadd' 'tmp_1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/2] (8.46ns)   --->   "%z_2 = fmul i32 %mul85_1, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 192 'fmul' 'z_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/2] (8.46ns)   --->   "%mul85_2 = fmul i32 %A_3_load, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 193 'fmul' 'mul85_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln89" [gemm_no_taffoin2.c:89]   --->   Operation 194 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [2/2] (2.26ns)   --->   "%A_4_load = load i5 %A_4_addr" [gemm_no_taffoin2.c:89]   --->   Operation 195 'load' 'A_4_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_9 : Operation 196 [1/2] (13.1ns)   --->   "%tmp_16 = fadd i32 %tmp, i32 %z_16" [gemm_no_taffoin2.c:90]   --->   Operation 196 'fadd' 'tmp_16' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/2] (8.46ns)   --->   "%z_17 = fmul i32 %mul85_1_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 197 'fmul' 'z_17' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/2] (8.46ns)   --->   "%mul85_1_3 = fmul i32 %A_3_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 198 'fmul' 'mul85_1_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/2] (13.1ns)   --->   "%tmp_31 = fadd i32 %tmp, i32 %z_31" [gemm_no_taffoin2.c:90]   --->   Operation 199 'fadd' 'tmp_31' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/2] (8.46ns)   --->   "%z_32 = fmul i32 %mul85_2_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 200 'fmul' 'z_32' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/2] (8.46ns)   --->   "%mul85_2_3 = fmul i32 %A_3_load, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 201 'fmul' 'mul85_2_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/2] (13.1ns)   --->   "%tmp_46 = fadd i32 %tmp, i32 %z_45" [gemm_no_taffoin2.c:90]   --->   Operation 202 'fadd' 'tmp_46' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/2] (8.46ns)   --->   "%z_46 = fmul i32 %mul85_3_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 203 'fmul' 'z_46' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/2] (8.46ns)   --->   "%mul85_3_3 = fmul i32 %A_3_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 204 'fmul' 'mul85_3_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/2] (13.1ns)   --->   "%tmp_61 = fadd i32 %tmp, i32 %z_59" [gemm_no_taffoin2.c:90]   --->   Operation 205 'fadd' 'tmp_61' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/2] (8.46ns)   --->   "%z_60 = fmul i32 %mul85_4_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 206 'fmul' 'z_60' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/2] (8.46ns)   --->   "%mul85_4_3 = fmul i32 %A_3_load, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 207 'fmul' 'mul85_4_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/2] (13.1ns)   --->   "%tmp_76 = fadd i32 %tmp, i32 %z_71" [gemm_no_taffoin2.c:90]   --->   Operation 208 'fadd' 'tmp_76' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/2] (8.46ns)   --->   "%z_72 = fmul i32 %mul85_5_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 209 'fmul' 'z_72' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/2] (8.46ns)   --->   "%mul85_5_3 = fmul i32 %A_3_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 210 'fmul' 'mul85_5_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/2] (13.1ns)   --->   "%tmp_91 = fadd i32 %tmp, i32 %z_83" [gemm_no_taffoin2.c:90]   --->   Operation 211 'fadd' 'tmp_91' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/2] (8.46ns)   --->   "%z_84 = fmul i32 %mul85_6_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 212 'fmul' 'z_84' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/2] (8.46ns)   --->   "%mul85_6_3 = fmul i32 %A_3_load, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 213 'fmul' 'mul85_6_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/2] (13.1ns)   --->   "%tmp_106 = fadd i32 %tmp, i32 %z_95" [gemm_no_taffoin2.c:90]   --->   Operation 214 'fadd' 'tmp_106' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/2] (8.46ns)   --->   "%z_96 = fmul i32 %mul85_7_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 215 'fmul' 'z_96' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/2] (8.46ns)   --->   "%mul85_7_3 = fmul i32 %A_3_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 216 'fmul' 'mul85_7_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [1/2] (13.1ns)   --->   "%tmp_121 = fadd i32 %tmp, i32 %z_107" [gemm_no_taffoin2.c:90]   --->   Operation 217 'fadd' 'tmp_121' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/2] (8.46ns)   --->   "%mul85_8_3 = fmul i32 %A_3_load, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 218 'fmul' 'mul85_8_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/2] (13.1ns)   --->   "%tmp_136 = fadd i32 %tmp, i32 %z_115" [gemm_no_taffoin2.c:90]   --->   Operation 219 'fadd' 'tmp_136' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/2] (8.46ns)   --->   "%mul85_9_3 = fmul i32 %A_3_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 220 'fmul' 'mul85_9_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/2] (13.1ns)   --->   "%tmp_151 = fadd i32 %tmp, i32 %z_123" [gemm_no_taffoin2.c:90]   --->   Operation 221 'fadd' 'tmp_151' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/2] (8.46ns)   --->   "%mul85_10_3 = fmul i32 %A_3_load, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 222 'fmul' 'mul85_10_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [1/2] (13.1ns)   --->   "%tmp_166 = fadd i32 %tmp, i32 %z_131" [gemm_no_taffoin2.c:90]   --->   Operation 223 'fadd' 'tmp_166' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/2] (8.46ns)   --->   "%mul85_11_3 = fmul i32 %A_3_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 224 'fmul' 'mul85_11_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/2] (13.1ns)   --->   "%tmp_181 = fadd i32 %tmp, i32 %z_139" [gemm_no_taffoin2.c:90]   --->   Operation 225 'fadd' 'tmp_181' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/2] (8.46ns)   --->   "%mul85_12_3 = fmul i32 %A_3_load, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 226 'fmul' 'mul85_12_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/2] (13.1ns)   --->   "%tmp_196 = fadd i32 %tmp, i32 %z_147" [gemm_no_taffoin2.c:90]   --->   Operation 227 'fadd' 'tmp_196' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/2] (8.46ns)   --->   "%mul85_13_3 = fmul i32 %A_3_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 228 'fmul' 'mul85_13_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/2] (13.1ns)   --->   "%tmp_211 = fadd i32 %tmp, i32 %z_155" [gemm_no_taffoin2.c:90]   --->   Operation 229 'fadd' 'tmp_211' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/2] (8.46ns)   --->   "%mul85_14_3 = fmul i32 %A_3_load, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 230 'fmul' 'mul85_14_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/2] (13.1ns)   --->   "%tmp_226 = fadd i32 %tmp, i32 %z_163" [gemm_no_taffoin2.c:90]   --->   Operation 231 'fadd' 'tmp_226' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/2] (8.46ns)   --->   "%mul85_15_3 = fmul i32 %A_3_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 232 'fmul' 'mul85_15_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 13.1>
ST_10 : Operation 233 [2/2] (13.1ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %z_2" [gemm_no_taffoin2.c:90]   --->   Operation 233 'fadd' 'tmp_2' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [2/2] (8.46ns)   --->   "%z_3 = fmul i32 %mul85_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 234 'fmul' 'z_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/2] (2.26ns)   --->   "%A_4_load = load i5 %A_4_addr" [gemm_no_taffoin2.c:89]   --->   Operation 235 'load' 'A_4_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_10 : Operation 236 [2/2] (8.46ns)   --->   "%mul85_3 = fmul i32 %A_4_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 236 'fmul' 'mul85_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [2/2] (13.1ns)   --->   "%tmp_17 = fadd i32 %tmp_16, i32 %z_17" [gemm_no_taffoin2.c:90]   --->   Operation 237 'fadd' 'tmp_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [2/2] (8.46ns)   --->   "%z_18 = fmul i32 %mul85_1_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 238 'fmul' 'z_18' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [2/2] (8.46ns)   --->   "%mul85_1_4 = fmul i32 %A_4_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 239 'fmul' 'mul85_1_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [2/2] (13.1ns)   --->   "%tmp_32 = fadd i32 %tmp_31, i32 %z_32" [gemm_no_taffoin2.c:90]   --->   Operation 240 'fadd' 'tmp_32' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [2/2] (8.46ns)   --->   "%z_33 = fmul i32 %mul85_2_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 241 'fmul' 'z_33' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [2/2] (8.46ns)   --->   "%mul85_2_4 = fmul i32 %A_4_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 242 'fmul' 'mul85_2_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [2/2] (13.1ns)   --->   "%tmp_47 = fadd i32 %tmp_46, i32 %z_46" [gemm_no_taffoin2.c:90]   --->   Operation 243 'fadd' 'tmp_47' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [2/2] (8.46ns)   --->   "%z_47 = fmul i32 %mul85_3_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 244 'fmul' 'z_47' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [2/2] (8.46ns)   --->   "%mul85_3_4 = fmul i32 %A_4_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 245 'fmul' 'mul85_3_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 246 [2/2] (13.1ns)   --->   "%tmp_62 = fadd i32 %tmp_61, i32 %z_60" [gemm_no_taffoin2.c:90]   --->   Operation 246 'fadd' 'tmp_62' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [2/2] (8.46ns)   --->   "%z_61 = fmul i32 %mul85_4_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 247 'fmul' 'z_61' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [2/2] (13.1ns)   --->   "%tmp_77 = fadd i32 %tmp_76, i32 %z_72" [gemm_no_taffoin2.c:90]   --->   Operation 248 'fadd' 'tmp_77' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [2/2] (8.46ns)   --->   "%z_73 = fmul i32 %mul85_5_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 249 'fmul' 'z_73' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [2/2] (13.1ns)   --->   "%tmp_92 = fadd i32 %tmp_91, i32 %z_84" [gemm_no_taffoin2.c:90]   --->   Operation 250 'fadd' 'tmp_92' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [2/2] (8.46ns)   --->   "%z_85 = fmul i32 %mul85_6_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 251 'fmul' 'z_85' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [2/2] (13.1ns)   --->   "%tmp_107 = fadd i32 %tmp_106, i32 %z_96" [gemm_no_taffoin2.c:90]   --->   Operation 252 'fadd' 'tmp_107' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [2/2] (8.46ns)   --->   "%z_97 = fmul i32 %mul85_7_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 253 'fmul' 'z_97' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [2/2] (13.1ns)   --->   "%tmp_122 = fadd i32 %tmp_121, i32 %z_2" [gemm_no_taffoin2.c:90]   --->   Operation 254 'fadd' 'tmp_122' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [2/2] (8.46ns)   --->   "%z_108 = fmul i32 %mul85_8_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 255 'fmul' 'z_108' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [2/2] (13.1ns)   --->   "%tmp_137 = fadd i32 %tmp_136, i32 %z_17" [gemm_no_taffoin2.c:90]   --->   Operation 256 'fadd' 'tmp_137' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [2/2] (8.46ns)   --->   "%z_116 = fmul i32 %mul85_9_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 257 'fmul' 'z_116' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [2/2] (13.1ns)   --->   "%tmp_152 = fadd i32 %tmp_151, i32 %z_32" [gemm_no_taffoin2.c:90]   --->   Operation 258 'fadd' 'tmp_152' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [2/2] (8.46ns)   --->   "%z_124 = fmul i32 %mul85_10_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 259 'fmul' 'z_124' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [2/2] (13.1ns)   --->   "%tmp_167 = fadd i32 %tmp_166, i32 %z_46" [gemm_no_taffoin2.c:90]   --->   Operation 260 'fadd' 'tmp_167' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [2/2] (8.46ns)   --->   "%z_132 = fmul i32 %mul85_11_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 261 'fmul' 'z_132' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [2/2] (13.1ns)   --->   "%tmp_182 = fadd i32 %tmp_181, i32 %z_60" [gemm_no_taffoin2.c:90]   --->   Operation 262 'fadd' 'tmp_182' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [2/2] (8.46ns)   --->   "%z_140 = fmul i32 %mul85_12_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 263 'fmul' 'z_140' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [2/2] (13.1ns)   --->   "%tmp_197 = fadd i32 %tmp_196, i32 %z_72" [gemm_no_taffoin2.c:90]   --->   Operation 264 'fadd' 'tmp_197' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [2/2] (8.46ns)   --->   "%z_148 = fmul i32 %mul85_13_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 265 'fmul' 'z_148' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [2/2] (13.1ns)   --->   "%tmp_212 = fadd i32 %tmp_211, i32 %z_84" [gemm_no_taffoin2.c:90]   --->   Operation 266 'fadd' 'tmp_212' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [2/2] (8.46ns)   --->   "%z_156 = fmul i32 %mul85_14_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 267 'fmul' 'z_156' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [2/2] (13.1ns)   --->   "%tmp_227 = fadd i32 %tmp_226, i32 %z_96" [gemm_no_taffoin2.c:90]   --->   Operation 268 'fadd' 'tmp_227' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [2/2] (8.46ns)   --->   "%z_164 = fmul i32 %mul85_15_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 269 'fmul' 'z_164' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 13.1>
ST_11 : Operation 270 [1/2] (13.1ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %z_2" [gemm_no_taffoin2.c:90]   --->   Operation 270 'fadd' 'tmp_2' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/2] (8.46ns)   --->   "%z_3 = fmul i32 %mul85_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 271 'fmul' 'z_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/2] (8.46ns)   --->   "%mul85_3 = fmul i32 %A_4_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 272 'fmul' 'mul85_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln89" [gemm_no_taffoin2.c:89]   --->   Operation 273 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [2/2] (2.26ns)   --->   "%A_5_load = load i5 %A_5_addr" [gemm_no_taffoin2.c:89]   --->   Operation 274 'load' 'A_5_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_11 : Operation 275 [1/2] (13.1ns)   --->   "%tmp_17 = fadd i32 %tmp_16, i32 %z_17" [gemm_no_taffoin2.c:90]   --->   Operation 275 'fadd' 'tmp_17' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/2] (8.46ns)   --->   "%z_18 = fmul i32 %mul85_1_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 276 'fmul' 'z_18' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/2] (8.46ns)   --->   "%mul85_1_4 = fmul i32 %A_4_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 277 'fmul' 'mul85_1_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/2] (13.1ns)   --->   "%tmp_32 = fadd i32 %tmp_31, i32 %z_32" [gemm_no_taffoin2.c:90]   --->   Operation 278 'fadd' 'tmp_32' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [1/2] (8.46ns)   --->   "%z_33 = fmul i32 %mul85_2_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 279 'fmul' 'z_33' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/2] (8.46ns)   --->   "%mul85_2_4 = fmul i32 %A_4_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 280 'fmul' 'mul85_2_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/2] (13.1ns)   --->   "%tmp_47 = fadd i32 %tmp_46, i32 %z_46" [gemm_no_taffoin2.c:90]   --->   Operation 281 'fadd' 'tmp_47' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/2] (8.46ns)   --->   "%z_47 = fmul i32 %mul85_3_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 282 'fmul' 'z_47' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/2] (8.46ns)   --->   "%mul85_3_4 = fmul i32 %A_4_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 283 'fmul' 'mul85_3_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [1/2] (13.1ns)   --->   "%tmp_62 = fadd i32 %tmp_61, i32 %z_60" [gemm_no_taffoin2.c:90]   --->   Operation 284 'fadd' 'tmp_62' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/2] (8.46ns)   --->   "%z_61 = fmul i32 %mul85_4_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 285 'fmul' 'z_61' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/2] (13.1ns)   --->   "%tmp_77 = fadd i32 %tmp_76, i32 %z_72" [gemm_no_taffoin2.c:90]   --->   Operation 286 'fadd' 'tmp_77' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/2] (8.46ns)   --->   "%z_73 = fmul i32 %mul85_5_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 287 'fmul' 'z_73' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/2] (13.1ns)   --->   "%tmp_92 = fadd i32 %tmp_91, i32 %z_84" [gemm_no_taffoin2.c:90]   --->   Operation 288 'fadd' 'tmp_92' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/2] (8.46ns)   --->   "%z_85 = fmul i32 %mul85_6_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 289 'fmul' 'z_85' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/2] (13.1ns)   --->   "%tmp_107 = fadd i32 %tmp_106, i32 %z_96" [gemm_no_taffoin2.c:90]   --->   Operation 290 'fadd' 'tmp_107' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/2] (8.46ns)   --->   "%z_97 = fmul i32 %mul85_7_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 291 'fmul' 'z_97' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/2] (13.1ns)   --->   "%tmp_122 = fadd i32 %tmp_121, i32 %z_2" [gemm_no_taffoin2.c:90]   --->   Operation 292 'fadd' 'tmp_122' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/2] (8.46ns)   --->   "%z_108 = fmul i32 %mul85_8_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 293 'fmul' 'z_108' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/2] (13.1ns)   --->   "%tmp_137 = fadd i32 %tmp_136, i32 %z_17" [gemm_no_taffoin2.c:90]   --->   Operation 294 'fadd' 'tmp_137' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/2] (8.46ns)   --->   "%z_116 = fmul i32 %mul85_9_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 295 'fmul' 'z_116' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/2] (13.1ns)   --->   "%tmp_152 = fadd i32 %tmp_151, i32 %z_32" [gemm_no_taffoin2.c:90]   --->   Operation 296 'fadd' 'tmp_152' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/2] (8.46ns)   --->   "%z_124 = fmul i32 %mul85_10_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 297 'fmul' 'z_124' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/2] (13.1ns)   --->   "%tmp_167 = fadd i32 %tmp_166, i32 %z_46" [gemm_no_taffoin2.c:90]   --->   Operation 298 'fadd' 'tmp_167' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/2] (8.46ns)   --->   "%z_132 = fmul i32 %mul85_11_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 299 'fmul' 'z_132' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/2] (13.1ns)   --->   "%tmp_182 = fadd i32 %tmp_181, i32 %z_60" [gemm_no_taffoin2.c:90]   --->   Operation 300 'fadd' 'tmp_182' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/2] (8.46ns)   --->   "%z_140 = fmul i32 %mul85_12_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 301 'fmul' 'z_140' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/2] (13.1ns)   --->   "%tmp_197 = fadd i32 %tmp_196, i32 %z_72" [gemm_no_taffoin2.c:90]   --->   Operation 302 'fadd' 'tmp_197' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/2] (8.46ns)   --->   "%z_148 = fmul i32 %mul85_13_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 303 'fmul' 'z_148' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/2] (13.1ns)   --->   "%tmp_212 = fadd i32 %tmp_211, i32 %z_84" [gemm_no_taffoin2.c:90]   --->   Operation 304 'fadd' 'tmp_212' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [1/2] (8.46ns)   --->   "%z_156 = fmul i32 %mul85_14_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 305 'fmul' 'z_156' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/2] (13.1ns)   --->   "%tmp_227 = fadd i32 %tmp_226, i32 %z_96" [gemm_no_taffoin2.c:90]   --->   Operation 306 'fadd' 'tmp_227' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/2] (8.46ns)   --->   "%z_164 = fmul i32 %mul85_15_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 307 'fmul' 'z_164' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 13.1>
ST_12 : Operation 308 [2/2] (13.1ns)   --->   "%tmp_3 = fadd i32 %tmp_2, i32 %z_3" [gemm_no_taffoin2.c:90]   --->   Operation 308 'fadd' 'tmp_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [2/2] (8.46ns)   --->   "%z_4 = fmul i32 %mul85_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 309 'fmul' 'z_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/2] (2.26ns)   --->   "%A_5_load = load i5 %A_5_addr" [gemm_no_taffoin2.c:89]   --->   Operation 310 'load' 'A_5_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_12 : Operation 311 [2/2] (8.46ns)   --->   "%mul85_4 = fmul i32 %A_5_load, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 311 'fmul' 'mul85_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [2/2] (13.1ns)   --->   "%tmp_18 = fadd i32 %tmp_17, i32 %z_18" [gemm_no_taffoin2.c:90]   --->   Operation 312 'fadd' 'tmp_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [2/2] (8.46ns)   --->   "%z_19 = fmul i32 %mul85_1_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 313 'fmul' 'z_19' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [2/2] (8.46ns)   --->   "%mul85_1_5 = fmul i32 %A_5_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 314 'fmul' 'mul85_1_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [2/2] (13.1ns)   --->   "%tmp_33 = fadd i32 %tmp_32, i32 %z_33" [gemm_no_taffoin2.c:90]   --->   Operation 315 'fadd' 'tmp_33' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [2/2] (8.46ns)   --->   "%z_34 = fmul i32 %mul85_2_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 316 'fmul' 'z_34' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [2/2] (8.46ns)   --->   "%mul85_2_5 = fmul i32 %A_5_load, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 317 'fmul' 'mul85_2_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [2/2] (13.1ns)   --->   "%tmp_48 = fadd i32 %tmp_47, i32 %z_47" [gemm_no_taffoin2.c:90]   --->   Operation 318 'fadd' 'tmp_48' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [2/2] (8.46ns)   --->   "%z_48 = fmul i32 %mul85_3_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 319 'fmul' 'z_48' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [2/2] (8.46ns)   --->   "%mul85_3_5 = fmul i32 %A_5_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 320 'fmul' 'mul85_3_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [2/2] (13.1ns)   --->   "%tmp_63 = fadd i32 %tmp_62, i32 %z_61" [gemm_no_taffoin2.c:90]   --->   Operation 321 'fadd' 'tmp_63' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [2/2] (8.46ns)   --->   "%mul85_4_5 = fmul i32 %A_5_load, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 322 'fmul' 'mul85_4_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [2/2] (13.1ns)   --->   "%tmp_78 = fadd i32 %tmp_77, i32 %z_73" [gemm_no_taffoin2.c:90]   --->   Operation 323 'fadd' 'tmp_78' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [2/2] (8.46ns)   --->   "%mul85_5_5 = fmul i32 %A_5_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 324 'fmul' 'mul85_5_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [2/2] (13.1ns)   --->   "%tmp_93 = fadd i32 %tmp_92, i32 %z_85" [gemm_no_taffoin2.c:90]   --->   Operation 325 'fadd' 'tmp_93' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [2/2] (8.46ns)   --->   "%mul85_6_5 = fmul i32 %A_5_load, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 326 'fmul' 'mul85_6_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [2/2] (13.1ns)   --->   "%tmp_108 = fadd i32 %tmp_107, i32 %z_97" [gemm_no_taffoin2.c:90]   --->   Operation 327 'fadd' 'tmp_108' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [2/2] (8.46ns)   --->   "%mul85_7_5 = fmul i32 %A_5_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 328 'fmul' 'mul85_7_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [2/2] (13.1ns)   --->   "%tmp_123 = fadd i32 %tmp_122, i32 %z_108" [gemm_no_taffoin2.c:90]   --->   Operation 329 'fadd' 'tmp_123' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [2/2] (8.46ns)   --->   "%mul85_8_5 = fmul i32 %A_5_load, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 330 'fmul' 'mul85_8_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 331 [2/2] (13.1ns)   --->   "%tmp_138 = fadd i32 %tmp_137, i32 %z_116" [gemm_no_taffoin2.c:90]   --->   Operation 331 'fadd' 'tmp_138' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [2/2] (8.46ns)   --->   "%mul85_9_5 = fmul i32 %A_5_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 332 'fmul' 'mul85_9_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [2/2] (13.1ns)   --->   "%tmp_153 = fadd i32 %tmp_152, i32 %z_124" [gemm_no_taffoin2.c:90]   --->   Operation 333 'fadd' 'tmp_153' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [2/2] (8.46ns)   --->   "%mul85_10_5 = fmul i32 %A_5_load, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 334 'fmul' 'mul85_10_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [2/2] (13.1ns)   --->   "%tmp_168 = fadd i32 %tmp_167, i32 %z_132" [gemm_no_taffoin2.c:90]   --->   Operation 335 'fadd' 'tmp_168' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 336 [2/2] (8.46ns)   --->   "%mul85_11_5 = fmul i32 %A_5_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 336 'fmul' 'mul85_11_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [2/2] (13.1ns)   --->   "%tmp_183 = fadd i32 %tmp_182, i32 %z_140" [gemm_no_taffoin2.c:90]   --->   Operation 337 'fadd' 'tmp_183' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [2/2] (8.46ns)   --->   "%mul85_12_5 = fmul i32 %A_5_load, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 338 'fmul' 'mul85_12_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 339 [2/2] (13.1ns)   --->   "%tmp_198 = fadd i32 %tmp_197, i32 %z_148" [gemm_no_taffoin2.c:90]   --->   Operation 339 'fadd' 'tmp_198' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [2/2] (8.46ns)   --->   "%mul85_13_5 = fmul i32 %A_5_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 340 'fmul' 'mul85_13_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [2/2] (13.1ns)   --->   "%tmp_213 = fadd i32 %tmp_212, i32 %z_156" [gemm_no_taffoin2.c:90]   --->   Operation 341 'fadd' 'tmp_213' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [2/2] (8.46ns)   --->   "%mul85_14_5 = fmul i32 %A_5_load, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 342 'fmul' 'mul85_14_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 343 [2/2] (13.1ns)   --->   "%tmp_228 = fadd i32 %tmp_227, i32 %z_164" [gemm_no_taffoin2.c:90]   --->   Operation 343 'fadd' 'tmp_228' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [2/2] (8.46ns)   --->   "%mul85_15_5 = fmul i32 %A_5_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 344 'fmul' 'mul85_15_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 13.1>
ST_13 : Operation 345 [1/2] (13.1ns)   --->   "%tmp_3 = fadd i32 %tmp_2, i32 %z_3" [gemm_no_taffoin2.c:90]   --->   Operation 345 'fadd' 'tmp_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 346 [1/2] (8.46ns)   --->   "%z_4 = fmul i32 %mul85_3, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 346 'fmul' 'z_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 347 [1/2] (8.46ns)   --->   "%mul85_4 = fmul i32 %A_5_load, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 347 'fmul' 'mul85_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i32 %A_6, i64 0, i64 %zext_ln89" [gemm_no_taffoin2.c:89]   --->   Operation 348 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [2/2] (2.26ns)   --->   "%A_6_load = load i5 %A_6_addr" [gemm_no_taffoin2.c:89]   --->   Operation 349 'load' 'A_6_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i32 %A_7, i64 0, i64 %zext_ln89" [gemm_no_taffoin2.c:89]   --->   Operation 350 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [2/2] (2.26ns)   --->   "%A_7_load = load i5 %A_7_addr" [gemm_no_taffoin2.c:89]   --->   Operation 351 'load' 'A_7_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_13 : Operation 352 [1/2] (13.1ns)   --->   "%tmp_18 = fadd i32 %tmp_17, i32 %z_18" [gemm_no_taffoin2.c:90]   --->   Operation 352 'fadd' 'tmp_18' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [1/2] (8.46ns)   --->   "%z_19 = fmul i32 %mul85_1_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 353 'fmul' 'z_19' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [1/2] (8.46ns)   --->   "%mul85_1_5 = fmul i32 %A_5_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 354 'fmul' 'mul85_1_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 355 [1/2] (13.1ns)   --->   "%tmp_33 = fadd i32 %tmp_32, i32 %z_33" [gemm_no_taffoin2.c:90]   --->   Operation 355 'fadd' 'tmp_33' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 356 [1/2] (8.46ns)   --->   "%z_34 = fmul i32 %mul85_2_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 356 'fmul' 'z_34' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [1/2] (8.46ns)   --->   "%mul85_2_5 = fmul i32 %A_5_load, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 357 'fmul' 'mul85_2_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 358 [1/2] (13.1ns)   --->   "%tmp_48 = fadd i32 %tmp_47, i32 %z_47" [gemm_no_taffoin2.c:90]   --->   Operation 358 'fadd' 'tmp_48' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [1/2] (8.46ns)   --->   "%z_48 = fmul i32 %mul85_3_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 359 'fmul' 'z_48' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 360 [1/2] (8.46ns)   --->   "%mul85_3_5 = fmul i32 %A_5_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 360 'fmul' 'mul85_3_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 361 [1/2] (13.1ns)   --->   "%tmp_63 = fadd i32 %tmp_62, i32 %z_61" [gemm_no_taffoin2.c:90]   --->   Operation 361 'fadd' 'tmp_63' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 362 [1/2] (8.46ns)   --->   "%mul85_4_5 = fmul i32 %A_5_load, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 362 'fmul' 'mul85_4_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 363 [1/2] (13.1ns)   --->   "%tmp_78 = fadd i32 %tmp_77, i32 %z_73" [gemm_no_taffoin2.c:90]   --->   Operation 363 'fadd' 'tmp_78' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 364 [1/2] (8.46ns)   --->   "%mul85_5_5 = fmul i32 %A_5_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 364 'fmul' 'mul85_5_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 365 [1/2] (13.1ns)   --->   "%tmp_93 = fadd i32 %tmp_92, i32 %z_85" [gemm_no_taffoin2.c:90]   --->   Operation 365 'fadd' 'tmp_93' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 366 [1/2] (8.46ns)   --->   "%mul85_6_5 = fmul i32 %A_5_load, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 366 'fmul' 'mul85_6_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 367 [1/2] (13.1ns)   --->   "%tmp_108 = fadd i32 %tmp_107, i32 %z_97" [gemm_no_taffoin2.c:90]   --->   Operation 367 'fadd' 'tmp_108' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 368 [1/2] (8.46ns)   --->   "%mul85_7_5 = fmul i32 %A_5_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 368 'fmul' 'mul85_7_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 369 [1/2] (13.1ns)   --->   "%tmp_123 = fadd i32 %tmp_122, i32 %z_108" [gemm_no_taffoin2.c:90]   --->   Operation 369 'fadd' 'tmp_123' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [1/2] (8.46ns)   --->   "%mul85_8_5 = fmul i32 %A_5_load, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 370 'fmul' 'mul85_8_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/2] (13.1ns)   --->   "%tmp_138 = fadd i32 %tmp_137, i32 %z_116" [gemm_no_taffoin2.c:90]   --->   Operation 371 'fadd' 'tmp_138' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 372 [1/2] (8.46ns)   --->   "%mul85_9_5 = fmul i32 %A_5_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 372 'fmul' 'mul85_9_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 373 [1/2] (13.1ns)   --->   "%tmp_153 = fadd i32 %tmp_152, i32 %z_124" [gemm_no_taffoin2.c:90]   --->   Operation 373 'fadd' 'tmp_153' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 374 [1/2] (8.46ns)   --->   "%mul85_10_5 = fmul i32 %A_5_load, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 374 'fmul' 'mul85_10_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 375 [1/2] (13.1ns)   --->   "%tmp_168 = fadd i32 %tmp_167, i32 %z_132" [gemm_no_taffoin2.c:90]   --->   Operation 375 'fadd' 'tmp_168' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 376 [1/2] (8.46ns)   --->   "%mul85_11_5 = fmul i32 %A_5_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 376 'fmul' 'mul85_11_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 377 [1/2] (13.1ns)   --->   "%tmp_183 = fadd i32 %tmp_182, i32 %z_140" [gemm_no_taffoin2.c:90]   --->   Operation 377 'fadd' 'tmp_183' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 378 [1/2] (8.46ns)   --->   "%mul85_12_5 = fmul i32 %A_5_load, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 378 'fmul' 'mul85_12_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 379 [1/2] (13.1ns)   --->   "%tmp_198 = fadd i32 %tmp_197, i32 %z_148" [gemm_no_taffoin2.c:90]   --->   Operation 379 'fadd' 'tmp_198' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 380 [1/2] (8.46ns)   --->   "%mul85_13_5 = fmul i32 %A_5_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 380 'fmul' 'mul85_13_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 381 [1/2] (13.1ns)   --->   "%tmp_213 = fadd i32 %tmp_212, i32 %z_156" [gemm_no_taffoin2.c:90]   --->   Operation 381 'fadd' 'tmp_213' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [1/2] (8.46ns)   --->   "%mul85_14_5 = fmul i32 %A_5_load, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 382 'fmul' 'mul85_14_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 383 [1/2] (13.1ns)   --->   "%tmp_228 = fadd i32 %tmp_227, i32 %z_164" [gemm_no_taffoin2.c:90]   --->   Operation 383 'fadd' 'tmp_228' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 384 [1/2] (8.46ns)   --->   "%mul85_15_5 = fmul i32 %A_5_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 384 'fmul' 'mul85_15_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 13.1>
ST_14 : Operation 385 [2/2] (13.1ns)   --->   "%tmp_4 = fadd i32 %tmp_3, i32 %z_4" [gemm_no_taffoin2.c:90]   --->   Operation 385 'fadd' 'tmp_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [2/2] (8.46ns)   --->   "%z_5 = fmul i32 %mul85_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 386 'fmul' 'z_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 387 [1/2] (2.26ns)   --->   "%A_6_load = load i5 %A_6_addr" [gemm_no_taffoin2.c:89]   --->   Operation 387 'load' 'A_6_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_14 : Operation 388 [2/2] (8.46ns)   --->   "%mul85_5 = fmul i32 %A_6_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 388 'fmul' 'mul85_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 389 [1/2] (2.26ns)   --->   "%A_7_load = load i5 %A_7_addr" [gemm_no_taffoin2.c:89]   --->   Operation 389 'load' 'A_7_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_14 : Operation 390 [2/2] (13.1ns)   --->   "%tmp_19 = fadd i32 %tmp_18, i32 %z_19" [gemm_no_taffoin2.c:90]   --->   Operation 390 'fadd' 'tmp_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 391 [2/2] (8.46ns)   --->   "%z_20 = fmul i32 %mul85_1_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 391 'fmul' 'z_20' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 392 [2/2] (8.46ns)   --->   "%mul85_1_6 = fmul i32 %A_6_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 392 'fmul' 'mul85_1_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 393 [2/2] (13.1ns)   --->   "%tmp_34 = fadd i32 %tmp_33, i32 %z_34" [gemm_no_taffoin2.c:90]   --->   Operation 393 'fadd' 'tmp_34' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 394 [2/2] (8.46ns)   --->   "%z_35 = fmul i32 %mul85_2_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 394 'fmul' 'z_35' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 395 [2/2] (8.46ns)   --->   "%mul85_2_6 = fmul i32 %A_6_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 395 'fmul' 'mul85_2_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 396 [2/2] (13.1ns)   --->   "%tmp_49 = fadd i32 %tmp_48, i32 %z_48" [gemm_no_taffoin2.c:90]   --->   Operation 396 'fadd' 'tmp_49' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 397 [2/2] (8.46ns)   --->   "%z_49 = fmul i32 %mul85_3_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 397 'fmul' 'z_49' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 398 [2/2] (8.46ns)   --->   "%mul85_3_6 = fmul i32 %A_6_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 398 'fmul' 'mul85_3_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 399 [2/2] (13.1ns)   --->   "%tmp_64 = fadd i32 %tmp_63, i32 %z_4" [gemm_no_taffoin2.c:90]   --->   Operation 399 'fadd' 'tmp_64' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 400 [2/2] (8.46ns)   --->   "%z_62 = fmul i32 %mul85_4_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 400 'fmul' 'z_62' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 401 [2/2] (8.46ns)   --->   "%mul85_4_6 = fmul i32 %A_6_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 401 'fmul' 'mul85_4_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 402 [2/2] (13.1ns)   --->   "%tmp_79 = fadd i32 %tmp_78, i32 %z_19" [gemm_no_taffoin2.c:90]   --->   Operation 402 'fadd' 'tmp_79' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 403 [2/2] (8.46ns)   --->   "%z_74 = fmul i32 %mul85_5_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 403 'fmul' 'z_74' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 404 [2/2] (8.46ns)   --->   "%mul85_5_6 = fmul i32 %A_6_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 404 'fmul' 'mul85_5_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 405 [2/2] (13.1ns)   --->   "%tmp_94 = fadd i32 %tmp_93, i32 %z_34" [gemm_no_taffoin2.c:90]   --->   Operation 405 'fadd' 'tmp_94' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 406 [2/2] (8.46ns)   --->   "%z_86 = fmul i32 %mul85_6_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 406 'fmul' 'z_86' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 407 [2/2] (8.46ns)   --->   "%mul85_6_6 = fmul i32 %A_6_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 407 'fmul' 'mul85_6_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 408 [2/2] (13.1ns)   --->   "%tmp_109 = fadd i32 %tmp_108, i32 %z_48" [gemm_no_taffoin2.c:90]   --->   Operation 408 'fadd' 'tmp_109' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 409 [2/2] (8.46ns)   --->   "%z_98 = fmul i32 %mul85_7_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 409 'fmul' 'z_98' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 410 [2/2] (8.46ns)   --->   "%mul85_7_6 = fmul i32 %A_6_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 410 'fmul' 'mul85_7_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 411 [2/2] (13.1ns)   --->   "%tmp_124 = fadd i32 %tmp_123, i32 %z_4" [gemm_no_taffoin2.c:90]   --->   Operation 411 'fadd' 'tmp_124' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 412 [2/2] (8.46ns)   --->   "%z_109 = fmul i32 %mul85_8_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 412 'fmul' 'z_109' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 413 [2/2] (13.1ns)   --->   "%tmp_139 = fadd i32 %tmp_138, i32 %z_19" [gemm_no_taffoin2.c:90]   --->   Operation 413 'fadd' 'tmp_139' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 414 [2/2] (8.46ns)   --->   "%z_117 = fmul i32 %mul85_9_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 414 'fmul' 'z_117' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 415 [2/2] (13.1ns)   --->   "%tmp_154 = fadd i32 %tmp_153, i32 %z_34" [gemm_no_taffoin2.c:90]   --->   Operation 415 'fadd' 'tmp_154' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 416 [2/2] (8.46ns)   --->   "%z_125 = fmul i32 %mul85_10_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 416 'fmul' 'z_125' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 417 [2/2] (13.1ns)   --->   "%tmp_169 = fadd i32 %tmp_168, i32 %z_48" [gemm_no_taffoin2.c:90]   --->   Operation 417 'fadd' 'tmp_169' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 418 [2/2] (8.46ns)   --->   "%z_133 = fmul i32 %mul85_11_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 418 'fmul' 'z_133' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 419 [2/2] (13.1ns)   --->   "%tmp_184 = fadd i32 %tmp_183, i32 %z_4" [gemm_no_taffoin2.c:90]   --->   Operation 419 'fadd' 'tmp_184' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 420 [2/2] (8.46ns)   --->   "%z_141 = fmul i32 %mul85_12_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 420 'fmul' 'z_141' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 421 [2/2] (13.1ns)   --->   "%tmp_199 = fadd i32 %tmp_198, i32 %z_19" [gemm_no_taffoin2.c:90]   --->   Operation 421 'fadd' 'tmp_199' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 422 [2/2] (8.46ns)   --->   "%z_149 = fmul i32 %mul85_13_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 422 'fmul' 'z_149' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 423 [2/2] (13.1ns)   --->   "%tmp_214 = fadd i32 %tmp_213, i32 %z_34" [gemm_no_taffoin2.c:90]   --->   Operation 423 'fadd' 'tmp_214' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 424 [2/2] (8.46ns)   --->   "%z_157 = fmul i32 %mul85_14_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 424 'fmul' 'z_157' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [2/2] (13.1ns)   --->   "%tmp_229 = fadd i32 %tmp_228, i32 %z_48" [gemm_no_taffoin2.c:90]   --->   Operation 425 'fadd' 'tmp_229' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 426 [2/2] (8.46ns)   --->   "%z_165 = fmul i32 %mul85_15_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 426 'fmul' 'z_165' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 13.1>
ST_15 : Operation 427 [1/2] (13.1ns)   --->   "%tmp_4 = fadd i32 %tmp_3, i32 %z_4" [gemm_no_taffoin2.c:90]   --->   Operation 427 'fadd' 'tmp_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 428 [1/2] (8.46ns)   --->   "%z_5 = fmul i32 %mul85_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 428 'fmul' 'z_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 429 [1/2] (8.46ns)   --->   "%mul85_5 = fmul i32 %A_6_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 429 'fmul' 'mul85_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 430 [1/2] (13.1ns)   --->   "%tmp_19 = fadd i32 %tmp_18, i32 %z_19" [gemm_no_taffoin2.c:90]   --->   Operation 430 'fadd' 'tmp_19' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 431 [1/2] (8.46ns)   --->   "%z_20 = fmul i32 %mul85_1_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 431 'fmul' 'z_20' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 432 [1/2] (8.46ns)   --->   "%mul85_1_6 = fmul i32 %A_6_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 432 'fmul' 'mul85_1_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 433 [1/2] (13.1ns)   --->   "%tmp_34 = fadd i32 %tmp_33, i32 %z_34" [gemm_no_taffoin2.c:90]   --->   Operation 433 'fadd' 'tmp_34' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 434 [1/2] (8.46ns)   --->   "%z_35 = fmul i32 %mul85_2_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 434 'fmul' 'z_35' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 435 [1/2] (8.46ns)   --->   "%mul85_2_6 = fmul i32 %A_6_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 435 'fmul' 'mul85_2_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 436 [1/2] (13.1ns)   --->   "%tmp_49 = fadd i32 %tmp_48, i32 %z_48" [gemm_no_taffoin2.c:90]   --->   Operation 436 'fadd' 'tmp_49' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 437 [1/2] (8.46ns)   --->   "%z_49 = fmul i32 %mul85_3_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 437 'fmul' 'z_49' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 438 [1/2] (8.46ns)   --->   "%mul85_3_6 = fmul i32 %A_6_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 438 'fmul' 'mul85_3_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 439 [1/2] (13.1ns)   --->   "%tmp_64 = fadd i32 %tmp_63, i32 %z_4" [gemm_no_taffoin2.c:90]   --->   Operation 439 'fadd' 'tmp_64' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 440 [1/2] (8.46ns)   --->   "%z_62 = fmul i32 %mul85_4_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 440 'fmul' 'z_62' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 441 [1/2] (8.46ns)   --->   "%mul85_4_6 = fmul i32 %A_6_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 441 'fmul' 'mul85_4_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 442 [1/2] (13.1ns)   --->   "%tmp_79 = fadd i32 %tmp_78, i32 %z_19" [gemm_no_taffoin2.c:90]   --->   Operation 442 'fadd' 'tmp_79' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 443 [1/2] (8.46ns)   --->   "%z_74 = fmul i32 %mul85_5_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 443 'fmul' 'z_74' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 444 [1/2] (8.46ns)   --->   "%mul85_5_6 = fmul i32 %A_6_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 444 'fmul' 'mul85_5_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 445 [1/2] (13.1ns)   --->   "%tmp_94 = fadd i32 %tmp_93, i32 %z_34" [gemm_no_taffoin2.c:90]   --->   Operation 445 'fadd' 'tmp_94' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 446 [1/2] (8.46ns)   --->   "%z_86 = fmul i32 %mul85_6_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 446 'fmul' 'z_86' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 447 [1/2] (8.46ns)   --->   "%mul85_6_6 = fmul i32 %A_6_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 447 'fmul' 'mul85_6_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 448 [1/2] (13.1ns)   --->   "%tmp_109 = fadd i32 %tmp_108, i32 %z_48" [gemm_no_taffoin2.c:90]   --->   Operation 448 'fadd' 'tmp_109' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 449 [1/2] (8.46ns)   --->   "%z_98 = fmul i32 %mul85_7_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 449 'fmul' 'z_98' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 450 [1/2] (8.46ns)   --->   "%mul85_7_6 = fmul i32 %A_6_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 450 'fmul' 'mul85_7_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 451 [1/2] (13.1ns)   --->   "%tmp_124 = fadd i32 %tmp_123, i32 %z_4" [gemm_no_taffoin2.c:90]   --->   Operation 451 'fadd' 'tmp_124' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 452 [1/2] (8.46ns)   --->   "%z_109 = fmul i32 %mul85_8_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 452 'fmul' 'z_109' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 453 [1/2] (13.1ns)   --->   "%tmp_139 = fadd i32 %tmp_138, i32 %z_19" [gemm_no_taffoin2.c:90]   --->   Operation 453 'fadd' 'tmp_139' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 454 [1/2] (8.46ns)   --->   "%z_117 = fmul i32 %mul85_9_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 454 'fmul' 'z_117' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 455 [1/2] (13.1ns)   --->   "%tmp_154 = fadd i32 %tmp_153, i32 %z_34" [gemm_no_taffoin2.c:90]   --->   Operation 455 'fadd' 'tmp_154' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 456 [1/2] (8.46ns)   --->   "%z_125 = fmul i32 %mul85_10_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 456 'fmul' 'z_125' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 457 [1/2] (13.1ns)   --->   "%tmp_169 = fadd i32 %tmp_168, i32 %z_48" [gemm_no_taffoin2.c:90]   --->   Operation 457 'fadd' 'tmp_169' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 458 [1/2] (8.46ns)   --->   "%z_133 = fmul i32 %mul85_11_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 458 'fmul' 'z_133' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 459 [1/2] (13.1ns)   --->   "%tmp_184 = fadd i32 %tmp_183, i32 %z_4" [gemm_no_taffoin2.c:90]   --->   Operation 459 'fadd' 'tmp_184' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 460 [1/2] (8.46ns)   --->   "%z_141 = fmul i32 %mul85_12_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 460 'fmul' 'z_141' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 461 [1/2] (13.1ns)   --->   "%tmp_199 = fadd i32 %tmp_198, i32 %z_19" [gemm_no_taffoin2.c:90]   --->   Operation 461 'fadd' 'tmp_199' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 462 [1/2] (8.46ns)   --->   "%z_149 = fmul i32 %mul85_13_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 462 'fmul' 'z_149' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 463 [1/2] (13.1ns)   --->   "%tmp_214 = fadd i32 %tmp_213, i32 %z_34" [gemm_no_taffoin2.c:90]   --->   Operation 463 'fadd' 'tmp_214' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 464 [1/2] (8.46ns)   --->   "%z_157 = fmul i32 %mul85_14_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 464 'fmul' 'z_157' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 465 [1/2] (13.1ns)   --->   "%tmp_229 = fadd i32 %tmp_228, i32 %z_48" [gemm_no_taffoin2.c:90]   --->   Operation 465 'fadd' 'tmp_229' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 466 [1/2] (8.46ns)   --->   "%z_165 = fmul i32 %mul85_15_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 466 'fmul' 'z_165' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 13.1>
ST_16 : Operation 467 [2/2] (13.1ns)   --->   "%tmp_5 = fadd i32 %tmp_4, i32 %z_5" [gemm_no_taffoin2.c:90]   --->   Operation 467 'fadd' 'tmp_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 468 [2/2] (8.46ns)   --->   "%z_6 = fmul i32 %mul85_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 468 'fmul' 'z_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 469 [2/2] (8.46ns)   --->   "%mul85_6 = fmul i32 %A_7_load, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 469 'fmul' 'mul85_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 470 [2/2] (13.1ns)   --->   "%tmp_20 = fadd i32 %tmp_19, i32 %z_20" [gemm_no_taffoin2.c:90]   --->   Operation 470 'fadd' 'tmp_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 471 [2/2] (8.46ns)   --->   "%z_21 = fmul i32 %mul85_1_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 471 'fmul' 'z_21' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 472 [2/2] (8.46ns)   --->   "%mul85_1_7 = fmul i32 %A_7_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 472 'fmul' 'mul85_1_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 473 [2/2] (13.1ns)   --->   "%tmp_35 = fadd i32 %tmp_34, i32 %z_35" [gemm_no_taffoin2.c:90]   --->   Operation 473 'fadd' 'tmp_35' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 474 [2/2] (8.46ns)   --->   "%z_36 = fmul i32 %mul85_2_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 474 'fmul' 'z_36' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 475 [2/2] (8.46ns)   --->   "%mul85_2_7 = fmul i32 %A_7_load, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 475 'fmul' 'mul85_2_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 476 [2/2] (13.1ns)   --->   "%tmp_50 = fadd i32 %tmp_49, i32 %z_49" [gemm_no_taffoin2.c:90]   --->   Operation 476 'fadd' 'tmp_50' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 477 [2/2] (8.46ns)   --->   "%z_50 = fmul i32 %mul85_3_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 477 'fmul' 'z_50' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 478 [2/2] (8.46ns)   --->   "%mul85_3_7 = fmul i32 %A_7_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 478 'fmul' 'mul85_3_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 479 [2/2] (13.1ns)   --->   "%tmp_65 = fadd i32 %tmp_64, i32 %z_62" [gemm_no_taffoin2.c:90]   --->   Operation 479 'fadd' 'tmp_65' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 480 [2/2] (8.46ns)   --->   "%z_63 = fmul i32 %mul85_4_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 480 'fmul' 'z_63' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 481 [2/2] (8.46ns)   --->   "%mul85_4_7 = fmul i32 %A_7_load, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 481 'fmul' 'mul85_4_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 482 [2/2] (13.1ns)   --->   "%tmp_80 = fadd i32 %tmp_79, i32 %z_74" [gemm_no_taffoin2.c:90]   --->   Operation 482 'fadd' 'tmp_80' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 483 [2/2] (8.46ns)   --->   "%z_75 = fmul i32 %mul85_5_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 483 'fmul' 'z_75' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 484 [2/2] (8.46ns)   --->   "%mul85_5_7 = fmul i32 %A_7_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 484 'fmul' 'mul85_5_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 485 [2/2] (13.1ns)   --->   "%tmp_95 = fadd i32 %tmp_94, i32 %z_86" [gemm_no_taffoin2.c:90]   --->   Operation 485 'fadd' 'tmp_95' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 486 [2/2] (8.46ns)   --->   "%z_87 = fmul i32 %mul85_6_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 486 'fmul' 'z_87' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 487 [2/2] (8.46ns)   --->   "%mul85_6_7 = fmul i32 %A_7_load, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 487 'fmul' 'mul85_6_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 488 [2/2] (13.1ns)   --->   "%tmp_110 = fadd i32 %tmp_109, i32 %z_98" [gemm_no_taffoin2.c:90]   --->   Operation 488 'fadd' 'tmp_110' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 489 [2/2] (8.46ns)   --->   "%z_99 = fmul i32 %mul85_7_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 489 'fmul' 'z_99' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 490 [2/2] (8.46ns)   --->   "%mul85_7_7 = fmul i32 %A_7_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 490 'fmul' 'mul85_7_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 491 [2/2] (13.1ns)   --->   "%tmp_125 = fadd i32 %tmp_124, i32 %z_109" [gemm_no_taffoin2.c:90]   --->   Operation 491 'fadd' 'tmp_125' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 492 [2/2] (8.46ns)   --->   "%mul85_8_7 = fmul i32 %A_7_load, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 492 'fmul' 'mul85_8_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 493 [2/2] (13.1ns)   --->   "%tmp_140 = fadd i32 %tmp_139, i32 %z_117" [gemm_no_taffoin2.c:90]   --->   Operation 493 'fadd' 'tmp_140' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 494 [2/2] (8.46ns)   --->   "%mul85_9_7 = fmul i32 %A_7_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 494 'fmul' 'mul85_9_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 495 [2/2] (13.1ns)   --->   "%tmp_155 = fadd i32 %tmp_154, i32 %z_125" [gemm_no_taffoin2.c:90]   --->   Operation 495 'fadd' 'tmp_155' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 496 [2/2] (8.46ns)   --->   "%mul85_10_7 = fmul i32 %A_7_load, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 496 'fmul' 'mul85_10_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 497 [2/2] (13.1ns)   --->   "%tmp_170 = fadd i32 %tmp_169, i32 %z_133" [gemm_no_taffoin2.c:90]   --->   Operation 497 'fadd' 'tmp_170' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 498 [2/2] (8.46ns)   --->   "%mul85_11_7 = fmul i32 %A_7_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 498 'fmul' 'mul85_11_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 499 [2/2] (13.1ns)   --->   "%tmp_185 = fadd i32 %tmp_184, i32 %z_141" [gemm_no_taffoin2.c:90]   --->   Operation 499 'fadd' 'tmp_185' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 500 [2/2] (8.46ns)   --->   "%mul85_12_7 = fmul i32 %A_7_load, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 500 'fmul' 'mul85_12_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 501 [2/2] (13.1ns)   --->   "%tmp_200 = fadd i32 %tmp_199, i32 %z_149" [gemm_no_taffoin2.c:90]   --->   Operation 501 'fadd' 'tmp_200' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 502 [2/2] (8.46ns)   --->   "%mul85_13_7 = fmul i32 %A_7_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 502 'fmul' 'mul85_13_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 503 [2/2] (13.1ns)   --->   "%tmp_215 = fadd i32 %tmp_214, i32 %z_157" [gemm_no_taffoin2.c:90]   --->   Operation 503 'fadd' 'tmp_215' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 504 [2/2] (8.46ns)   --->   "%mul85_14_7 = fmul i32 %A_7_load, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 504 'fmul' 'mul85_14_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 505 [2/2] (13.1ns)   --->   "%tmp_230 = fadd i32 %tmp_229, i32 %z_165" [gemm_no_taffoin2.c:90]   --->   Operation 505 'fadd' 'tmp_230' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 506 [2/2] (8.46ns)   --->   "%mul85_15_7 = fmul i32 %A_7_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 506 'fmul' 'mul85_15_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 13.1>
ST_17 : Operation 507 [1/2] (13.1ns)   --->   "%tmp_5 = fadd i32 %tmp_4, i32 %z_5" [gemm_no_taffoin2.c:90]   --->   Operation 507 'fadd' 'tmp_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 508 [1/2] (8.46ns)   --->   "%z_6 = fmul i32 %mul85_5, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 508 'fmul' 'z_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 509 [1/2] (8.46ns)   --->   "%mul85_6 = fmul i32 %A_7_load, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 509 'fmul' 'mul85_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln89 = or i5 %shl_ln89, i5 1" [gemm_no_taffoin2.c:89]   --->   Operation 510 'or' 'or_ln89' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i5 %or_ln89" [gemm_no_taffoin2.c:89]   --->   Operation 511 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 512 [1/1] (0.00ns)   --->   "%A_0_addr_1 = getelementptr i32 %A_0, i64 0, i64 %zext_ln89_1" [gemm_no_taffoin2.c:89]   --->   Operation 512 'getelementptr' 'A_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 513 [2/2] (2.26ns)   --->   "%A_0_load_1 = load i5 %A_0_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 513 'load' 'A_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_17 : Operation 514 [1/2] (13.1ns)   --->   "%tmp_20 = fadd i32 %tmp_19, i32 %z_20" [gemm_no_taffoin2.c:90]   --->   Operation 514 'fadd' 'tmp_20' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 515 [1/2] (8.46ns)   --->   "%z_21 = fmul i32 %mul85_1_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 515 'fmul' 'z_21' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 516 [1/2] (8.46ns)   --->   "%mul85_1_7 = fmul i32 %A_7_load, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 516 'fmul' 'mul85_1_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 517 [1/2] (13.1ns)   --->   "%tmp_35 = fadd i32 %tmp_34, i32 %z_35" [gemm_no_taffoin2.c:90]   --->   Operation 517 'fadd' 'tmp_35' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 518 [1/2] (8.46ns)   --->   "%z_36 = fmul i32 %mul85_2_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 518 'fmul' 'z_36' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 519 [1/2] (8.46ns)   --->   "%mul85_2_7 = fmul i32 %A_7_load, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 519 'fmul' 'mul85_2_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 520 [1/2] (13.1ns)   --->   "%tmp_50 = fadd i32 %tmp_49, i32 %z_49" [gemm_no_taffoin2.c:90]   --->   Operation 520 'fadd' 'tmp_50' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 521 [1/2] (8.46ns)   --->   "%z_50 = fmul i32 %mul85_3_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 521 'fmul' 'z_50' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 522 [1/2] (8.46ns)   --->   "%mul85_3_7 = fmul i32 %A_7_load, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 522 'fmul' 'mul85_3_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 523 [1/2] (13.1ns)   --->   "%tmp_65 = fadd i32 %tmp_64, i32 %z_62" [gemm_no_taffoin2.c:90]   --->   Operation 523 'fadd' 'tmp_65' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 524 [1/2] (8.46ns)   --->   "%z_63 = fmul i32 %mul85_4_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 524 'fmul' 'z_63' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 525 [1/2] (8.46ns)   --->   "%mul85_4_7 = fmul i32 %A_7_load, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 525 'fmul' 'mul85_4_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 526 [1/2] (13.1ns)   --->   "%tmp_80 = fadd i32 %tmp_79, i32 %z_74" [gemm_no_taffoin2.c:90]   --->   Operation 526 'fadd' 'tmp_80' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 527 [1/2] (8.46ns)   --->   "%z_75 = fmul i32 %mul85_5_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 527 'fmul' 'z_75' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 528 [1/2] (8.46ns)   --->   "%mul85_5_7 = fmul i32 %A_7_load, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 528 'fmul' 'mul85_5_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 529 [1/2] (13.1ns)   --->   "%tmp_95 = fadd i32 %tmp_94, i32 %z_86" [gemm_no_taffoin2.c:90]   --->   Operation 529 'fadd' 'tmp_95' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 530 [1/2] (8.46ns)   --->   "%z_87 = fmul i32 %mul85_6_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 530 'fmul' 'z_87' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 531 [1/2] (8.46ns)   --->   "%mul85_6_7 = fmul i32 %A_7_load, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 531 'fmul' 'mul85_6_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 532 [1/2] (13.1ns)   --->   "%tmp_110 = fadd i32 %tmp_109, i32 %z_98" [gemm_no_taffoin2.c:90]   --->   Operation 532 'fadd' 'tmp_110' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 533 [1/2] (8.46ns)   --->   "%z_99 = fmul i32 %mul85_7_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 533 'fmul' 'z_99' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 534 [1/2] (8.46ns)   --->   "%mul85_7_7 = fmul i32 %A_7_load, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 534 'fmul' 'mul85_7_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 535 [1/2] (13.1ns)   --->   "%tmp_125 = fadd i32 %tmp_124, i32 %z_109" [gemm_no_taffoin2.c:90]   --->   Operation 535 'fadd' 'tmp_125' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 536 [1/2] (8.46ns)   --->   "%mul85_8_7 = fmul i32 %A_7_load, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 536 'fmul' 'mul85_8_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 537 [1/2] (13.1ns)   --->   "%tmp_140 = fadd i32 %tmp_139, i32 %z_117" [gemm_no_taffoin2.c:90]   --->   Operation 537 'fadd' 'tmp_140' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 538 [1/2] (8.46ns)   --->   "%mul85_9_7 = fmul i32 %A_7_load, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 538 'fmul' 'mul85_9_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 539 [1/2] (13.1ns)   --->   "%tmp_155 = fadd i32 %tmp_154, i32 %z_125" [gemm_no_taffoin2.c:90]   --->   Operation 539 'fadd' 'tmp_155' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 540 [1/2] (8.46ns)   --->   "%mul85_10_7 = fmul i32 %A_7_load, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 540 'fmul' 'mul85_10_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 541 [1/2] (13.1ns)   --->   "%tmp_170 = fadd i32 %tmp_169, i32 %z_133" [gemm_no_taffoin2.c:90]   --->   Operation 541 'fadd' 'tmp_170' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 542 [1/2] (8.46ns)   --->   "%mul85_11_7 = fmul i32 %A_7_load, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 542 'fmul' 'mul85_11_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 543 [1/2] (13.1ns)   --->   "%tmp_185 = fadd i32 %tmp_184, i32 %z_141" [gemm_no_taffoin2.c:90]   --->   Operation 543 'fadd' 'tmp_185' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 544 [1/2] (8.46ns)   --->   "%mul85_12_7 = fmul i32 %A_7_load, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 544 'fmul' 'mul85_12_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 545 [1/2] (13.1ns)   --->   "%tmp_200 = fadd i32 %tmp_199, i32 %z_149" [gemm_no_taffoin2.c:90]   --->   Operation 545 'fadd' 'tmp_200' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 546 [1/2] (8.46ns)   --->   "%mul85_13_7 = fmul i32 %A_7_load, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 546 'fmul' 'mul85_13_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 547 [1/2] (13.1ns)   --->   "%tmp_215 = fadd i32 %tmp_214, i32 %z_157" [gemm_no_taffoin2.c:90]   --->   Operation 547 'fadd' 'tmp_215' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 548 [1/2] (8.46ns)   --->   "%mul85_14_7 = fmul i32 %A_7_load, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 548 'fmul' 'mul85_14_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 549 [1/2] (13.1ns)   --->   "%tmp_230 = fadd i32 %tmp_229, i32 %z_165" [gemm_no_taffoin2.c:90]   --->   Operation 549 'fadd' 'tmp_230' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 550 [1/2] (8.46ns)   --->   "%mul85_15_7 = fmul i32 %A_7_load, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 550 'fmul' 'mul85_15_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 13.1>
ST_18 : Operation 551 [2/2] (13.1ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %z_6" [gemm_no_taffoin2.c:90]   --->   Operation 551 'fadd' 'tmp_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 552 [2/2] (8.46ns)   --->   "%z_7 = fmul i32 %mul85_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 552 'fmul' 'z_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 553 [1/2] (2.26ns)   --->   "%A_0_load_1 = load i5 %A_0_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 553 'load' 'A_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_18 : Operation 554 [2/2] (8.46ns)   --->   "%mul85_7 = fmul i32 %A_0_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 554 'fmul' 'mul85_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 555 [2/2] (13.1ns)   --->   "%tmp_21 = fadd i32 %tmp_20, i32 %z_21" [gemm_no_taffoin2.c:90]   --->   Operation 555 'fadd' 'tmp_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 556 [2/2] (8.46ns)   --->   "%z_22 = fmul i32 %mul85_1_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 556 'fmul' 'z_22' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 557 [2/2] (8.46ns)   --->   "%mul85_1_8 = fmul i32 %A_0_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 557 'fmul' 'mul85_1_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 558 [2/2] (13.1ns)   --->   "%tmp_36 = fadd i32 %tmp_35, i32 %z_36" [gemm_no_taffoin2.c:90]   --->   Operation 558 'fadd' 'tmp_36' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 559 [2/2] (8.46ns)   --->   "%z_37 = fmul i32 %mul85_2_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 559 'fmul' 'z_37' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 560 [2/2] (13.1ns)   --->   "%tmp_51 = fadd i32 %tmp_50, i32 %z_50" [gemm_no_taffoin2.c:90]   --->   Operation 560 'fadd' 'tmp_51' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 561 [2/2] (8.46ns)   --->   "%z_51 = fmul i32 %mul85_3_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 561 'fmul' 'z_51' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 562 [2/2] (13.1ns)   --->   "%tmp_66 = fadd i32 %tmp_65, i32 %z_63" [gemm_no_taffoin2.c:90]   --->   Operation 562 'fadd' 'tmp_66' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 563 [2/2] (8.46ns)   --->   "%z_64 = fmul i32 %mul85_4_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 563 'fmul' 'z_64' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 564 [2/2] (13.1ns)   --->   "%tmp_81 = fadd i32 %tmp_80, i32 %z_75" [gemm_no_taffoin2.c:90]   --->   Operation 564 'fadd' 'tmp_81' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 565 [2/2] (8.46ns)   --->   "%z_76 = fmul i32 %mul85_5_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 565 'fmul' 'z_76' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 566 [2/2] (13.1ns)   --->   "%tmp_96 = fadd i32 %tmp_95, i32 %z_87" [gemm_no_taffoin2.c:90]   --->   Operation 566 'fadd' 'tmp_96' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 567 [2/2] (8.46ns)   --->   "%z_88 = fmul i32 %mul85_6_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 567 'fmul' 'z_88' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 568 [2/2] (13.1ns)   --->   "%tmp_111 = fadd i32 %tmp_110, i32 %z_99" [gemm_no_taffoin2.c:90]   --->   Operation 568 'fadd' 'tmp_111' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 569 [2/2] (8.46ns)   --->   "%z_100 = fmul i32 %mul85_7_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 569 'fmul' 'z_100' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 570 [2/2] (13.1ns)   --->   "%tmp_126 = fadd i32 %tmp_125, i32 %z_6" [gemm_no_taffoin2.c:90]   --->   Operation 570 'fadd' 'tmp_126' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 571 [2/2] (8.46ns)   --->   "%z_110 = fmul i32 %mul85_8_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 571 'fmul' 'z_110' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 572 [2/2] (13.1ns)   --->   "%tmp_141 = fadd i32 %tmp_140, i32 %z_21" [gemm_no_taffoin2.c:90]   --->   Operation 572 'fadd' 'tmp_141' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 573 [2/2] (8.46ns)   --->   "%z_118 = fmul i32 %mul85_9_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 573 'fmul' 'z_118' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 574 [2/2] (13.1ns)   --->   "%tmp_156 = fadd i32 %tmp_155, i32 %z_36" [gemm_no_taffoin2.c:90]   --->   Operation 574 'fadd' 'tmp_156' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 575 [2/2] (8.46ns)   --->   "%z_126 = fmul i32 %mul85_10_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 575 'fmul' 'z_126' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 576 [2/2] (13.1ns)   --->   "%tmp_171 = fadd i32 %tmp_170, i32 %z_50" [gemm_no_taffoin2.c:90]   --->   Operation 576 'fadd' 'tmp_171' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 577 [2/2] (8.46ns)   --->   "%z_134 = fmul i32 %mul85_11_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 577 'fmul' 'z_134' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 578 [2/2] (13.1ns)   --->   "%tmp_186 = fadd i32 %tmp_185, i32 %z_63" [gemm_no_taffoin2.c:90]   --->   Operation 578 'fadd' 'tmp_186' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 579 [2/2] (8.46ns)   --->   "%z_142 = fmul i32 %mul85_12_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 579 'fmul' 'z_142' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 580 [2/2] (13.1ns)   --->   "%tmp_201 = fadd i32 %tmp_200, i32 %z_75" [gemm_no_taffoin2.c:90]   --->   Operation 580 'fadd' 'tmp_201' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 581 [2/2] (8.46ns)   --->   "%z_150 = fmul i32 %mul85_13_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 581 'fmul' 'z_150' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 582 [2/2] (13.1ns)   --->   "%tmp_216 = fadd i32 %tmp_215, i32 %z_87" [gemm_no_taffoin2.c:90]   --->   Operation 582 'fadd' 'tmp_216' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 583 [2/2] (8.46ns)   --->   "%z_158 = fmul i32 %mul85_14_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 583 'fmul' 'z_158' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 584 [2/2] (13.1ns)   --->   "%tmp_231 = fadd i32 %tmp_230, i32 %z_99" [gemm_no_taffoin2.c:90]   --->   Operation 584 'fadd' 'tmp_231' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 585 [2/2] (8.46ns)   --->   "%z_166 = fmul i32 %mul85_15_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 585 'fmul' 'z_166' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 13.1>
ST_19 : Operation 586 [1/2] (13.1ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %z_6" [gemm_no_taffoin2.c:90]   --->   Operation 586 'fadd' 'tmp_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 587 [1/2] (8.46ns)   --->   "%z_7 = fmul i32 %mul85_6, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 587 'fmul' 'z_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 588 [1/2] (8.46ns)   --->   "%mul85_7 = fmul i32 %A_0_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 588 'fmul' 'mul85_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 589 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr i32 %A_1, i64 0, i64 %zext_ln89_1" [gemm_no_taffoin2.c:89]   --->   Operation 589 'getelementptr' 'A_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 590 [2/2] (2.26ns)   --->   "%A_1_load_1 = load i5 %A_1_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 590 'load' 'A_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_19 : Operation 591 [1/2] (13.1ns)   --->   "%tmp_21 = fadd i32 %tmp_20, i32 %z_21" [gemm_no_taffoin2.c:90]   --->   Operation 591 'fadd' 'tmp_21' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 592 [1/2] (8.46ns)   --->   "%z_22 = fmul i32 %mul85_1_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 592 'fmul' 'z_22' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 593 [1/2] (8.46ns)   --->   "%mul85_1_8 = fmul i32 %A_0_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 593 'fmul' 'mul85_1_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 594 [1/2] (13.1ns)   --->   "%tmp_36 = fadd i32 %tmp_35, i32 %z_36" [gemm_no_taffoin2.c:90]   --->   Operation 594 'fadd' 'tmp_36' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 595 [1/2] (8.46ns)   --->   "%z_37 = fmul i32 %mul85_2_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 595 'fmul' 'z_37' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 596 [1/2] (13.1ns)   --->   "%tmp_51 = fadd i32 %tmp_50, i32 %z_50" [gemm_no_taffoin2.c:90]   --->   Operation 596 'fadd' 'tmp_51' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 597 [1/2] (8.46ns)   --->   "%z_51 = fmul i32 %mul85_3_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 597 'fmul' 'z_51' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 598 [1/2] (13.1ns)   --->   "%tmp_66 = fadd i32 %tmp_65, i32 %z_63" [gemm_no_taffoin2.c:90]   --->   Operation 598 'fadd' 'tmp_66' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 599 [1/2] (8.46ns)   --->   "%z_64 = fmul i32 %mul85_4_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 599 'fmul' 'z_64' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 600 [1/2] (13.1ns)   --->   "%tmp_81 = fadd i32 %tmp_80, i32 %z_75" [gemm_no_taffoin2.c:90]   --->   Operation 600 'fadd' 'tmp_81' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 601 [1/2] (8.46ns)   --->   "%z_76 = fmul i32 %mul85_5_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 601 'fmul' 'z_76' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 602 [1/2] (13.1ns)   --->   "%tmp_96 = fadd i32 %tmp_95, i32 %z_87" [gemm_no_taffoin2.c:90]   --->   Operation 602 'fadd' 'tmp_96' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 603 [1/2] (8.46ns)   --->   "%z_88 = fmul i32 %mul85_6_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 603 'fmul' 'z_88' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 604 [1/2] (13.1ns)   --->   "%tmp_111 = fadd i32 %tmp_110, i32 %z_99" [gemm_no_taffoin2.c:90]   --->   Operation 604 'fadd' 'tmp_111' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 605 [1/2] (8.46ns)   --->   "%z_100 = fmul i32 %mul85_7_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 605 'fmul' 'z_100' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 606 [1/2] (13.1ns)   --->   "%tmp_126 = fadd i32 %tmp_125, i32 %z_6" [gemm_no_taffoin2.c:90]   --->   Operation 606 'fadd' 'tmp_126' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 607 [1/2] (8.46ns)   --->   "%z_110 = fmul i32 %mul85_8_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 607 'fmul' 'z_110' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 608 [1/2] (13.1ns)   --->   "%tmp_141 = fadd i32 %tmp_140, i32 %z_21" [gemm_no_taffoin2.c:90]   --->   Operation 608 'fadd' 'tmp_141' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 609 [1/2] (8.46ns)   --->   "%z_118 = fmul i32 %mul85_9_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 609 'fmul' 'z_118' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 610 [1/2] (13.1ns)   --->   "%tmp_156 = fadd i32 %tmp_155, i32 %z_36" [gemm_no_taffoin2.c:90]   --->   Operation 610 'fadd' 'tmp_156' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 611 [1/2] (8.46ns)   --->   "%z_126 = fmul i32 %mul85_10_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 611 'fmul' 'z_126' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 612 [1/2] (13.1ns)   --->   "%tmp_171 = fadd i32 %tmp_170, i32 %z_50" [gemm_no_taffoin2.c:90]   --->   Operation 612 'fadd' 'tmp_171' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 613 [1/2] (8.46ns)   --->   "%z_134 = fmul i32 %mul85_11_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 613 'fmul' 'z_134' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 614 [1/2] (13.1ns)   --->   "%tmp_186 = fadd i32 %tmp_185, i32 %z_63" [gemm_no_taffoin2.c:90]   --->   Operation 614 'fadd' 'tmp_186' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 615 [1/2] (8.46ns)   --->   "%z_142 = fmul i32 %mul85_12_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 615 'fmul' 'z_142' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 616 [1/2] (13.1ns)   --->   "%tmp_201 = fadd i32 %tmp_200, i32 %z_75" [gemm_no_taffoin2.c:90]   --->   Operation 616 'fadd' 'tmp_201' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 617 [1/2] (8.46ns)   --->   "%z_150 = fmul i32 %mul85_13_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 617 'fmul' 'z_150' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 618 [1/2] (13.1ns)   --->   "%tmp_216 = fadd i32 %tmp_215, i32 %z_87" [gemm_no_taffoin2.c:90]   --->   Operation 618 'fadd' 'tmp_216' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 619 [1/2] (8.46ns)   --->   "%z_158 = fmul i32 %mul85_14_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 619 'fmul' 'z_158' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 620 [1/2] (13.1ns)   --->   "%tmp_231 = fadd i32 %tmp_230, i32 %z_99" [gemm_no_taffoin2.c:90]   --->   Operation 620 'fadd' 'tmp_231' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 621 [1/2] (8.46ns)   --->   "%z_166 = fmul i32 %mul85_15_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 621 'fmul' 'z_166' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 13.1>
ST_20 : Operation 622 [2/2] (13.1ns)   --->   "%tmp_7 = fadd i32 %tmp_6, i32 %z_7" [gemm_no_taffoin2.c:90]   --->   Operation 622 'fadd' 'tmp_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 623 [2/2] (8.46ns)   --->   "%z_8 = fmul i32 %mul85_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 623 'fmul' 'z_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 624 [1/2] (2.26ns)   --->   "%A_1_load_1 = load i5 %A_1_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 624 'load' 'A_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_20 : Operation 625 [2/2] (8.46ns)   --->   "%mul85_8 = fmul i32 %A_1_load_1, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 625 'fmul' 'mul85_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 626 [2/2] (13.1ns)   --->   "%tmp_22 = fadd i32 %tmp_21, i32 %z_22" [gemm_no_taffoin2.c:90]   --->   Operation 626 'fadd' 'tmp_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 627 [2/2] (8.46ns)   --->   "%z_23 = fmul i32 %mul85_1_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 627 'fmul' 'z_23' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 628 [2/2] (8.46ns)   --->   "%mul85_1_9 = fmul i32 %A_1_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 628 'fmul' 'mul85_1_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 629 [2/2] (13.1ns)   --->   "%tmp_37 = fadd i32 %tmp_36, i32 %z_37" [gemm_no_taffoin2.c:90]   --->   Operation 629 'fadd' 'tmp_37' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 630 [2/2] (8.46ns)   --->   "%mul85_2_9 = fmul i32 %A_1_load_1, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 630 'fmul' 'mul85_2_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 631 [2/2] (13.1ns)   --->   "%tmp_52 = fadd i32 %tmp_51, i32 %z_51" [gemm_no_taffoin2.c:90]   --->   Operation 631 'fadd' 'tmp_52' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 632 [2/2] (8.46ns)   --->   "%mul85_3_9 = fmul i32 %A_1_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 632 'fmul' 'mul85_3_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 633 [2/2] (13.1ns)   --->   "%tmp_67 = fadd i32 %tmp_66, i32 %z_64" [gemm_no_taffoin2.c:90]   --->   Operation 633 'fadd' 'tmp_67' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 634 [2/2] (8.46ns)   --->   "%mul85_4_9 = fmul i32 %A_1_load_1, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 634 'fmul' 'mul85_4_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 635 [2/2] (13.1ns)   --->   "%tmp_82 = fadd i32 %tmp_81, i32 %z_76" [gemm_no_taffoin2.c:90]   --->   Operation 635 'fadd' 'tmp_82' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 636 [2/2] (8.46ns)   --->   "%mul85_5_9 = fmul i32 %A_1_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 636 'fmul' 'mul85_5_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 637 [2/2] (13.1ns)   --->   "%tmp_97 = fadd i32 %tmp_96, i32 %z_88" [gemm_no_taffoin2.c:90]   --->   Operation 637 'fadd' 'tmp_97' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 638 [2/2] (8.46ns)   --->   "%mul85_6_9 = fmul i32 %A_1_load_1, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 638 'fmul' 'mul85_6_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 639 [2/2] (13.1ns)   --->   "%tmp_112 = fadd i32 %tmp_111, i32 %z_100" [gemm_no_taffoin2.c:90]   --->   Operation 639 'fadd' 'tmp_112' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 640 [2/2] (8.46ns)   --->   "%mul85_7_9 = fmul i32 %A_1_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 640 'fmul' 'mul85_7_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 641 [2/2] (13.1ns)   --->   "%tmp_127 = fadd i32 %tmp_126, i32 %z_110" [gemm_no_taffoin2.c:90]   --->   Operation 641 'fadd' 'tmp_127' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 642 [2/2] (8.46ns)   --->   "%mul85_8_9 = fmul i32 %A_1_load_1, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 642 'fmul' 'mul85_8_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 643 [2/2] (13.1ns)   --->   "%tmp_142 = fadd i32 %tmp_141, i32 %z_118" [gemm_no_taffoin2.c:90]   --->   Operation 643 'fadd' 'tmp_142' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 644 [2/2] (8.46ns)   --->   "%mul85_9_9 = fmul i32 %A_1_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 644 'fmul' 'mul85_9_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 645 [2/2] (13.1ns)   --->   "%tmp_157 = fadd i32 %tmp_156, i32 %z_126" [gemm_no_taffoin2.c:90]   --->   Operation 645 'fadd' 'tmp_157' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 646 [2/2] (8.46ns)   --->   "%mul85_10_9 = fmul i32 %A_1_load_1, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 646 'fmul' 'mul85_10_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 647 [2/2] (13.1ns)   --->   "%tmp_172 = fadd i32 %tmp_171, i32 %z_134" [gemm_no_taffoin2.c:90]   --->   Operation 647 'fadd' 'tmp_172' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 648 [2/2] (8.46ns)   --->   "%mul85_11_9 = fmul i32 %A_1_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 648 'fmul' 'mul85_11_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 649 [2/2] (13.1ns)   --->   "%tmp_187 = fadd i32 %tmp_186, i32 %z_142" [gemm_no_taffoin2.c:90]   --->   Operation 649 'fadd' 'tmp_187' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 650 [2/2] (8.46ns)   --->   "%mul85_12_9 = fmul i32 %A_1_load_1, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 650 'fmul' 'mul85_12_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 651 [2/2] (13.1ns)   --->   "%tmp_202 = fadd i32 %tmp_201, i32 %z_150" [gemm_no_taffoin2.c:90]   --->   Operation 651 'fadd' 'tmp_202' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 652 [2/2] (8.46ns)   --->   "%mul85_13_9 = fmul i32 %A_1_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 652 'fmul' 'mul85_13_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 653 [2/2] (13.1ns)   --->   "%tmp_217 = fadd i32 %tmp_216, i32 %z_158" [gemm_no_taffoin2.c:90]   --->   Operation 653 'fadd' 'tmp_217' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 654 [2/2] (8.46ns)   --->   "%mul85_14_9 = fmul i32 %A_1_load_1, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 654 'fmul' 'mul85_14_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 655 [2/2] (13.1ns)   --->   "%tmp_232 = fadd i32 %tmp_231, i32 %z_166" [gemm_no_taffoin2.c:90]   --->   Operation 655 'fadd' 'tmp_232' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 656 [2/2] (8.46ns)   --->   "%mul85_15_9 = fmul i32 %A_1_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 656 'fmul' 'mul85_15_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 13.1>
ST_21 : Operation 657 [1/2] (13.1ns)   --->   "%tmp_7 = fadd i32 %tmp_6, i32 %z_7" [gemm_no_taffoin2.c:90]   --->   Operation 657 'fadd' 'tmp_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 658 [1/2] (8.46ns)   --->   "%z_8 = fmul i32 %mul85_7, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 658 'fmul' 'z_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 659 [1/2] (8.46ns)   --->   "%mul85_8 = fmul i32 %A_1_load_1, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 659 'fmul' 'mul85_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 660 [1/1] (0.00ns)   --->   "%A_2_addr_1 = getelementptr i32 %A_2, i64 0, i64 %zext_ln89_1" [gemm_no_taffoin2.c:89]   --->   Operation 660 'getelementptr' 'A_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 661 [2/2] (2.26ns)   --->   "%A_2_load_1 = load i5 %A_2_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 661 'load' 'A_2_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_21 : Operation 662 [1/2] (13.1ns)   --->   "%tmp_22 = fadd i32 %tmp_21, i32 %z_22" [gemm_no_taffoin2.c:90]   --->   Operation 662 'fadd' 'tmp_22' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 663 [1/2] (8.46ns)   --->   "%z_23 = fmul i32 %mul85_1_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 663 'fmul' 'z_23' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 664 [1/2] (8.46ns)   --->   "%mul85_1_9 = fmul i32 %A_1_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 664 'fmul' 'mul85_1_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 665 [1/2] (13.1ns)   --->   "%tmp_37 = fadd i32 %tmp_36, i32 %z_37" [gemm_no_taffoin2.c:90]   --->   Operation 665 'fadd' 'tmp_37' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 666 [1/2] (8.46ns)   --->   "%mul85_2_9 = fmul i32 %A_1_load_1, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 666 'fmul' 'mul85_2_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 667 [1/2] (13.1ns)   --->   "%tmp_52 = fadd i32 %tmp_51, i32 %z_51" [gemm_no_taffoin2.c:90]   --->   Operation 667 'fadd' 'tmp_52' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 668 [1/2] (8.46ns)   --->   "%mul85_3_9 = fmul i32 %A_1_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 668 'fmul' 'mul85_3_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 669 [1/2] (13.1ns)   --->   "%tmp_67 = fadd i32 %tmp_66, i32 %z_64" [gemm_no_taffoin2.c:90]   --->   Operation 669 'fadd' 'tmp_67' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 670 [1/2] (8.46ns)   --->   "%mul85_4_9 = fmul i32 %A_1_load_1, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 670 'fmul' 'mul85_4_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 671 [1/2] (13.1ns)   --->   "%tmp_82 = fadd i32 %tmp_81, i32 %z_76" [gemm_no_taffoin2.c:90]   --->   Operation 671 'fadd' 'tmp_82' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 672 [1/2] (8.46ns)   --->   "%mul85_5_9 = fmul i32 %A_1_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 672 'fmul' 'mul85_5_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 673 [1/2] (13.1ns)   --->   "%tmp_97 = fadd i32 %tmp_96, i32 %z_88" [gemm_no_taffoin2.c:90]   --->   Operation 673 'fadd' 'tmp_97' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 674 [1/2] (8.46ns)   --->   "%mul85_6_9 = fmul i32 %A_1_load_1, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 674 'fmul' 'mul85_6_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 675 [1/2] (13.1ns)   --->   "%tmp_112 = fadd i32 %tmp_111, i32 %z_100" [gemm_no_taffoin2.c:90]   --->   Operation 675 'fadd' 'tmp_112' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 676 [1/2] (8.46ns)   --->   "%mul85_7_9 = fmul i32 %A_1_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 676 'fmul' 'mul85_7_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 677 [1/2] (13.1ns)   --->   "%tmp_127 = fadd i32 %tmp_126, i32 %z_110" [gemm_no_taffoin2.c:90]   --->   Operation 677 'fadd' 'tmp_127' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 678 [1/2] (8.46ns)   --->   "%mul85_8_9 = fmul i32 %A_1_load_1, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 678 'fmul' 'mul85_8_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 679 [1/2] (13.1ns)   --->   "%tmp_142 = fadd i32 %tmp_141, i32 %z_118" [gemm_no_taffoin2.c:90]   --->   Operation 679 'fadd' 'tmp_142' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 680 [1/2] (8.46ns)   --->   "%mul85_9_9 = fmul i32 %A_1_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 680 'fmul' 'mul85_9_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 681 [1/2] (13.1ns)   --->   "%tmp_157 = fadd i32 %tmp_156, i32 %z_126" [gemm_no_taffoin2.c:90]   --->   Operation 681 'fadd' 'tmp_157' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 682 [1/2] (8.46ns)   --->   "%mul85_10_9 = fmul i32 %A_1_load_1, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 682 'fmul' 'mul85_10_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 683 [1/2] (13.1ns)   --->   "%tmp_172 = fadd i32 %tmp_171, i32 %z_134" [gemm_no_taffoin2.c:90]   --->   Operation 683 'fadd' 'tmp_172' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 684 [1/2] (8.46ns)   --->   "%mul85_11_9 = fmul i32 %A_1_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 684 'fmul' 'mul85_11_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 685 [1/2] (13.1ns)   --->   "%tmp_187 = fadd i32 %tmp_186, i32 %z_142" [gemm_no_taffoin2.c:90]   --->   Operation 685 'fadd' 'tmp_187' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 686 [1/2] (8.46ns)   --->   "%mul85_12_9 = fmul i32 %A_1_load_1, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 686 'fmul' 'mul85_12_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 687 [1/2] (13.1ns)   --->   "%tmp_202 = fadd i32 %tmp_201, i32 %z_150" [gemm_no_taffoin2.c:90]   --->   Operation 687 'fadd' 'tmp_202' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 688 [1/2] (8.46ns)   --->   "%mul85_13_9 = fmul i32 %A_1_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 688 'fmul' 'mul85_13_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 689 [1/2] (13.1ns)   --->   "%tmp_217 = fadd i32 %tmp_216, i32 %z_158" [gemm_no_taffoin2.c:90]   --->   Operation 689 'fadd' 'tmp_217' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 690 [1/2] (8.46ns)   --->   "%mul85_14_9 = fmul i32 %A_1_load_1, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 690 'fmul' 'mul85_14_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 691 [1/2] (13.1ns)   --->   "%tmp_232 = fadd i32 %tmp_231, i32 %z_166" [gemm_no_taffoin2.c:90]   --->   Operation 691 'fadd' 'tmp_232' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 692 [1/2] (8.46ns)   --->   "%mul85_15_9 = fmul i32 %A_1_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 692 'fmul' 'mul85_15_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 13.1>
ST_22 : Operation 693 [2/2] (13.1ns)   --->   "%tmp_8 = fadd i32 %tmp_7, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 693 'fadd' 'tmp_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 694 [2/2] (8.46ns)   --->   "%z_9 = fmul i32 %mul85_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 694 'fmul' 'z_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 695 [1/2] (2.26ns)   --->   "%A_2_load_1 = load i5 %A_2_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 695 'load' 'A_2_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_22 : Operation 696 [2/2] (8.46ns)   --->   "%mul85_9 = fmul i32 %A_2_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 696 'fmul' 'mul85_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 697 [2/2] (13.1ns)   --->   "%tmp_23 = fadd i32 %tmp_22, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 697 'fadd' 'tmp_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 698 [2/2] (8.46ns)   --->   "%z_24 = fmul i32 %mul85_1_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 698 'fmul' 'z_24' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 699 [2/2] (8.46ns)   --->   "%mul85_1_s = fmul i32 %A_2_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 699 'fmul' 'mul85_1_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 700 [2/2] (13.1ns)   --->   "%tmp_38 = fadd i32 %tmp_37, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 700 'fadd' 'tmp_38' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 701 [2/2] (8.46ns)   --->   "%z_38 = fmul i32 %mul85_2_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 701 'fmul' 'z_38' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 702 [2/2] (8.46ns)   --->   "%mul85_2_s = fmul i32 %A_2_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 702 'fmul' 'mul85_2_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 703 [2/2] (13.1ns)   --->   "%tmp_53 = fadd i32 %tmp_52, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 703 'fadd' 'tmp_53' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 704 [2/2] (8.46ns)   --->   "%z_52 = fmul i32 %mul85_3_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 704 'fmul' 'z_52' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 705 [2/2] (8.46ns)   --->   "%mul85_3_s = fmul i32 %A_2_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 705 'fmul' 'mul85_3_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 706 [2/2] (13.1ns)   --->   "%tmp_68 = fadd i32 %tmp_67, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 706 'fadd' 'tmp_68' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 707 [2/2] (8.46ns)   --->   "%z_65 = fmul i32 %mul85_4_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 707 'fmul' 'z_65' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 708 [2/2] (8.46ns)   --->   "%mul85_4_s = fmul i32 %A_2_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 708 'fmul' 'mul85_4_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 709 [2/2] (13.1ns)   --->   "%tmp_83 = fadd i32 %tmp_82, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 709 'fadd' 'tmp_83' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 710 [2/2] (8.46ns)   --->   "%z_77 = fmul i32 %mul85_5_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 710 'fmul' 'z_77' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 711 [2/2] (8.46ns)   --->   "%mul85_5_s = fmul i32 %A_2_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 711 'fmul' 'mul85_5_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 712 [2/2] (13.1ns)   --->   "%tmp_98 = fadd i32 %tmp_97, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 712 'fadd' 'tmp_98' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 713 [2/2] (8.46ns)   --->   "%z_89 = fmul i32 %mul85_6_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 713 'fmul' 'z_89' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 714 [2/2] (8.46ns)   --->   "%mul85_6_s = fmul i32 %A_2_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 714 'fmul' 'mul85_6_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 715 [2/2] (13.1ns)   --->   "%tmp_113 = fadd i32 %tmp_112, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 715 'fadd' 'tmp_113' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 716 [2/2] (8.46ns)   --->   "%z_101 = fmul i32 %mul85_7_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 716 'fmul' 'z_101' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 717 [2/2] (8.46ns)   --->   "%mul85_7_s = fmul i32 %A_2_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 717 'fmul' 'mul85_7_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 718 [2/2] (13.1ns)   --->   "%tmp_128 = fadd i32 %tmp_127, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 718 'fadd' 'tmp_128' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 719 [2/2] (8.46ns)   --->   "%z_111 = fmul i32 %mul85_8_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 719 'fmul' 'z_111' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 720 [2/2] (13.1ns)   --->   "%tmp_143 = fadd i32 %tmp_142, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 720 'fadd' 'tmp_143' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 721 [2/2] (8.46ns)   --->   "%z_119 = fmul i32 %mul85_9_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 721 'fmul' 'z_119' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 722 [2/2] (13.1ns)   --->   "%tmp_158 = fadd i32 %tmp_157, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 722 'fadd' 'tmp_158' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 723 [2/2] (8.46ns)   --->   "%z_127 = fmul i32 %mul85_10_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 723 'fmul' 'z_127' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 724 [2/2] (13.1ns)   --->   "%tmp_173 = fadd i32 %tmp_172, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 724 'fadd' 'tmp_173' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 725 [2/2] (8.46ns)   --->   "%z_135 = fmul i32 %mul85_11_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 725 'fmul' 'z_135' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 726 [2/2] (13.1ns)   --->   "%tmp_188 = fadd i32 %tmp_187, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 726 'fadd' 'tmp_188' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 727 [2/2] (8.46ns)   --->   "%z_143 = fmul i32 %mul85_12_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 727 'fmul' 'z_143' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 728 [2/2] (13.1ns)   --->   "%tmp_203 = fadd i32 %tmp_202, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 728 'fadd' 'tmp_203' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 729 [2/2] (8.46ns)   --->   "%z_151 = fmul i32 %mul85_13_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 729 'fmul' 'z_151' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 730 [2/2] (13.1ns)   --->   "%tmp_218 = fadd i32 %tmp_217, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 730 'fadd' 'tmp_218' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 731 [2/2] (8.46ns)   --->   "%z_159 = fmul i32 %mul85_14_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 731 'fmul' 'z_159' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 732 [2/2] (13.1ns)   --->   "%tmp_233 = fadd i32 %tmp_232, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 732 'fadd' 'tmp_233' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 733 [2/2] (8.46ns)   --->   "%z_167 = fmul i32 %mul85_15_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 733 'fmul' 'z_167' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 13.1>
ST_23 : Operation 734 [1/2] (13.1ns)   --->   "%tmp_8 = fadd i32 %tmp_7, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 734 'fadd' 'tmp_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 735 [1/2] (8.46ns)   --->   "%z_9 = fmul i32 %mul85_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 735 'fmul' 'z_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 736 [1/2] (8.46ns)   --->   "%mul85_9 = fmul i32 %A_2_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 736 'fmul' 'mul85_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 737 [1/1] (0.00ns)   --->   "%A_3_addr_1 = getelementptr i32 %A_3, i64 0, i64 %zext_ln89_1" [gemm_no_taffoin2.c:89]   --->   Operation 737 'getelementptr' 'A_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 738 [2/2] (2.26ns)   --->   "%A_3_load_1 = load i5 %A_3_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 738 'load' 'A_3_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_23 : Operation 739 [1/2] (13.1ns)   --->   "%tmp_23 = fadd i32 %tmp_22, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 739 'fadd' 'tmp_23' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 740 [1/2] (8.46ns)   --->   "%z_24 = fmul i32 %mul85_1_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 740 'fmul' 'z_24' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 741 [1/2] (8.46ns)   --->   "%mul85_1_s = fmul i32 %A_2_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 741 'fmul' 'mul85_1_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 742 [1/2] (13.1ns)   --->   "%tmp_38 = fadd i32 %tmp_37, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 742 'fadd' 'tmp_38' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 743 [1/2] (8.46ns)   --->   "%z_38 = fmul i32 %mul85_2_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 743 'fmul' 'z_38' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 744 [1/2] (8.46ns)   --->   "%mul85_2_s = fmul i32 %A_2_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 744 'fmul' 'mul85_2_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 745 [1/2] (13.1ns)   --->   "%tmp_53 = fadd i32 %tmp_52, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 745 'fadd' 'tmp_53' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 746 [1/2] (8.46ns)   --->   "%z_52 = fmul i32 %mul85_3_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 746 'fmul' 'z_52' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 747 [1/2] (8.46ns)   --->   "%mul85_3_s = fmul i32 %A_2_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 747 'fmul' 'mul85_3_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 748 [1/2] (13.1ns)   --->   "%tmp_68 = fadd i32 %tmp_67, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 748 'fadd' 'tmp_68' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 749 [1/2] (8.46ns)   --->   "%z_65 = fmul i32 %mul85_4_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 749 'fmul' 'z_65' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 750 [1/2] (8.46ns)   --->   "%mul85_4_s = fmul i32 %A_2_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 750 'fmul' 'mul85_4_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 751 [1/2] (13.1ns)   --->   "%tmp_83 = fadd i32 %tmp_82, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 751 'fadd' 'tmp_83' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 752 [1/2] (8.46ns)   --->   "%z_77 = fmul i32 %mul85_5_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 752 'fmul' 'z_77' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 753 [1/2] (8.46ns)   --->   "%mul85_5_s = fmul i32 %A_2_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 753 'fmul' 'mul85_5_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 754 [1/2] (13.1ns)   --->   "%tmp_98 = fadd i32 %tmp_97, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 754 'fadd' 'tmp_98' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 755 [1/2] (8.46ns)   --->   "%z_89 = fmul i32 %mul85_6_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 755 'fmul' 'z_89' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 756 [1/2] (8.46ns)   --->   "%mul85_6_s = fmul i32 %A_2_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 756 'fmul' 'mul85_6_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 757 [1/2] (13.1ns)   --->   "%tmp_113 = fadd i32 %tmp_112, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 757 'fadd' 'tmp_113' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 758 [1/2] (8.46ns)   --->   "%z_101 = fmul i32 %mul85_7_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 758 'fmul' 'z_101' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 759 [1/2] (8.46ns)   --->   "%mul85_7_s = fmul i32 %A_2_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 759 'fmul' 'mul85_7_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 760 [1/2] (13.1ns)   --->   "%tmp_128 = fadd i32 %tmp_127, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 760 'fadd' 'tmp_128' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 761 [1/2] (8.46ns)   --->   "%z_111 = fmul i32 %mul85_8_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 761 'fmul' 'z_111' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 762 [1/2] (13.1ns)   --->   "%tmp_143 = fadd i32 %tmp_142, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 762 'fadd' 'tmp_143' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 763 [1/2] (8.46ns)   --->   "%z_119 = fmul i32 %mul85_9_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 763 'fmul' 'z_119' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 764 [1/2] (13.1ns)   --->   "%tmp_158 = fadd i32 %tmp_157, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 764 'fadd' 'tmp_158' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 765 [1/2] (8.46ns)   --->   "%z_127 = fmul i32 %mul85_10_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 765 'fmul' 'z_127' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 766 [1/2] (13.1ns)   --->   "%tmp_173 = fadd i32 %tmp_172, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 766 'fadd' 'tmp_173' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 767 [1/2] (8.46ns)   --->   "%z_135 = fmul i32 %mul85_11_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 767 'fmul' 'z_135' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 768 [1/2] (13.1ns)   --->   "%tmp_188 = fadd i32 %tmp_187, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 768 'fadd' 'tmp_188' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 769 [1/2] (8.46ns)   --->   "%z_143 = fmul i32 %mul85_12_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 769 'fmul' 'z_143' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 770 [1/2] (13.1ns)   --->   "%tmp_203 = fadd i32 %tmp_202, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 770 'fadd' 'tmp_203' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 771 [1/2] (8.46ns)   --->   "%z_151 = fmul i32 %mul85_13_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 771 'fmul' 'z_151' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 772 [1/2] (13.1ns)   --->   "%tmp_218 = fadd i32 %tmp_217, i32 %z_8" [gemm_no_taffoin2.c:90]   --->   Operation 772 'fadd' 'tmp_218' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 773 [1/2] (8.46ns)   --->   "%z_159 = fmul i32 %mul85_14_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 773 'fmul' 'z_159' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 774 [1/2] (13.1ns)   --->   "%tmp_233 = fadd i32 %tmp_232, i32 %z_23" [gemm_no_taffoin2.c:90]   --->   Operation 774 'fadd' 'tmp_233' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 775 [1/2] (8.46ns)   --->   "%z_167 = fmul i32 %mul85_15_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 775 'fmul' 'z_167' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 13.1>
ST_24 : Operation 776 [2/2] (13.1ns)   --->   "%tmp_9 = fadd i32 %tmp_8, i32 %z_9" [gemm_no_taffoin2.c:90]   --->   Operation 776 'fadd' 'tmp_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 777 [2/2] (8.46ns)   --->   "%z_10 = fmul i32 %mul85_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 777 'fmul' 'z_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 778 [1/2] (2.26ns)   --->   "%A_3_load_1 = load i5 %A_3_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 778 'load' 'A_3_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_24 : Operation 779 [2/2] (8.46ns)   --->   "%mul85_10 = fmul i32 %A_3_load_1, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 779 'fmul' 'mul85_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 780 [2/2] (13.1ns)   --->   "%tmp_24 = fadd i32 %tmp_23, i32 %z_24" [gemm_no_taffoin2.c:90]   --->   Operation 780 'fadd' 'tmp_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 781 [2/2] (8.46ns)   --->   "%z_25 = fmul i32 %mul85_1_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 781 'fmul' 'z_25' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 782 [2/2] (8.46ns)   --->   "%mul85_1_10 = fmul i32 %A_3_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 782 'fmul' 'mul85_1_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 783 [2/2] (13.1ns)   --->   "%tmp_39 = fadd i32 %tmp_38, i32 %z_38" [gemm_no_taffoin2.c:90]   --->   Operation 783 'fadd' 'tmp_39' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 784 [2/2] (8.46ns)   --->   "%z_39 = fmul i32 %mul85_2_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 784 'fmul' 'z_39' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 785 [2/2] (8.46ns)   --->   "%mul85_2_8 = fmul i32 %A_3_load_1, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 785 'fmul' 'mul85_2_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 786 [2/2] (13.1ns)   --->   "%tmp_54 = fadd i32 %tmp_53, i32 %z_52" [gemm_no_taffoin2.c:90]   --->   Operation 786 'fadd' 'tmp_54' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 787 [2/2] (8.46ns)   --->   "%z_53 = fmul i32 %mul85_3_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 787 'fmul' 'z_53' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 788 [2/2] (8.46ns)   --->   "%mul85_3_8 = fmul i32 %A_3_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 788 'fmul' 'mul85_3_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 789 [2/2] (13.1ns)   --->   "%tmp_69 = fadd i32 %tmp_68, i32 %z_65" [gemm_no_taffoin2.c:90]   --->   Operation 789 'fadd' 'tmp_69' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 790 [2/2] (8.46ns)   --->   "%z_66 = fmul i32 %mul85_4_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 790 'fmul' 'z_66' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 791 [2/2] (8.46ns)   --->   "%mul85_4_4 = fmul i32 %A_3_load_1, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 791 'fmul' 'mul85_4_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 792 [2/2] (13.1ns)   --->   "%tmp_84 = fadd i32 %tmp_83, i32 %z_77" [gemm_no_taffoin2.c:90]   --->   Operation 792 'fadd' 'tmp_84' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 793 [2/2] (8.46ns)   --->   "%z_78 = fmul i32 %mul85_5_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 793 'fmul' 'z_78' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 794 [2/2] (8.46ns)   --->   "%mul85_5_4 = fmul i32 %A_3_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 794 'fmul' 'mul85_5_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 795 [2/2] (13.1ns)   --->   "%tmp_99 = fadd i32 %tmp_98, i32 %z_89" [gemm_no_taffoin2.c:90]   --->   Operation 795 'fadd' 'tmp_99' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 796 [2/2] (8.46ns)   --->   "%z_90 = fmul i32 %mul85_6_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 796 'fmul' 'z_90' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 797 [2/2] (8.46ns)   --->   "%mul85_6_4 = fmul i32 %A_3_load_1, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 797 'fmul' 'mul85_6_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 798 [2/2] (13.1ns)   --->   "%tmp_114 = fadd i32 %tmp_113, i32 %z_101" [gemm_no_taffoin2.c:90]   --->   Operation 798 'fadd' 'tmp_114' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 799 [2/2] (8.46ns)   --->   "%z_102 = fmul i32 %mul85_7_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 799 'fmul' 'z_102' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 800 [2/2] (8.46ns)   --->   "%mul85_7_4 = fmul i32 %A_3_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 800 'fmul' 'mul85_7_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 801 [2/2] (13.1ns)   --->   "%tmp_129 = fadd i32 %tmp_128, i32 %z_111" [gemm_no_taffoin2.c:90]   --->   Operation 801 'fadd' 'tmp_129' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 802 [2/2] (8.46ns)   --->   "%mul85_8_s = fmul i32 %A_3_load_1, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 802 'fmul' 'mul85_8_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 803 [2/2] (13.1ns)   --->   "%tmp_144 = fadd i32 %tmp_143, i32 %z_119" [gemm_no_taffoin2.c:90]   --->   Operation 803 'fadd' 'tmp_144' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 804 [2/2] (8.46ns)   --->   "%mul85_9_s = fmul i32 %A_3_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 804 'fmul' 'mul85_9_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 805 [2/2] (13.1ns)   --->   "%tmp_159 = fadd i32 %tmp_158, i32 %z_127" [gemm_no_taffoin2.c:90]   --->   Operation 805 'fadd' 'tmp_159' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 806 [2/2] (8.46ns)   --->   "%mul85_10_s = fmul i32 %A_3_load_1, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 806 'fmul' 'mul85_10_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 807 [2/2] (13.1ns)   --->   "%tmp_174 = fadd i32 %tmp_173, i32 %z_135" [gemm_no_taffoin2.c:90]   --->   Operation 807 'fadd' 'tmp_174' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 808 [2/2] (8.46ns)   --->   "%mul85_11_s = fmul i32 %A_3_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 808 'fmul' 'mul85_11_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 809 [2/2] (13.1ns)   --->   "%tmp_189 = fadd i32 %tmp_188, i32 %z_143" [gemm_no_taffoin2.c:90]   --->   Operation 809 'fadd' 'tmp_189' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 810 [2/2] (8.46ns)   --->   "%mul85_12_s = fmul i32 %A_3_load_1, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 810 'fmul' 'mul85_12_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 811 [2/2] (13.1ns)   --->   "%tmp_204 = fadd i32 %tmp_203, i32 %z_151" [gemm_no_taffoin2.c:90]   --->   Operation 811 'fadd' 'tmp_204' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 812 [2/2] (8.46ns)   --->   "%mul85_13_s = fmul i32 %A_3_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 812 'fmul' 'mul85_13_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 813 [2/2] (13.1ns)   --->   "%tmp_219 = fadd i32 %tmp_218, i32 %z_159" [gemm_no_taffoin2.c:90]   --->   Operation 813 'fadd' 'tmp_219' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 814 [2/2] (8.46ns)   --->   "%mul85_14_s = fmul i32 %A_3_load_1, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 814 'fmul' 'mul85_14_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 815 [2/2] (13.1ns)   --->   "%tmp_234 = fadd i32 %tmp_233, i32 %z_167" [gemm_no_taffoin2.c:90]   --->   Operation 815 'fadd' 'tmp_234' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 816 [2/2] (8.46ns)   --->   "%mul85_15_s = fmul i32 %A_3_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 816 'fmul' 'mul85_15_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 13.1>
ST_25 : Operation 817 [1/2] (13.1ns)   --->   "%tmp_9 = fadd i32 %tmp_8, i32 %z_9" [gemm_no_taffoin2.c:90]   --->   Operation 817 'fadd' 'tmp_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 818 [1/2] (8.46ns)   --->   "%z_10 = fmul i32 %mul85_9, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 818 'fmul' 'z_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 819 [1/2] (8.46ns)   --->   "%mul85_10 = fmul i32 %A_3_load_1, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 819 'fmul' 'mul85_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 820 [1/1] (0.00ns)   --->   "%A_4_addr_1 = getelementptr i32 %A_4, i64 0, i64 %zext_ln89_1" [gemm_no_taffoin2.c:89]   --->   Operation 820 'getelementptr' 'A_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 821 [2/2] (2.26ns)   --->   "%A_4_load_1 = load i5 %A_4_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 821 'load' 'A_4_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_25 : Operation 822 [1/2] (13.1ns)   --->   "%tmp_24 = fadd i32 %tmp_23, i32 %z_24" [gemm_no_taffoin2.c:90]   --->   Operation 822 'fadd' 'tmp_24' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 823 [1/2] (8.46ns)   --->   "%z_25 = fmul i32 %mul85_1_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 823 'fmul' 'z_25' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 824 [1/2] (8.46ns)   --->   "%mul85_1_10 = fmul i32 %A_3_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 824 'fmul' 'mul85_1_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 825 [1/2] (13.1ns)   --->   "%tmp_39 = fadd i32 %tmp_38, i32 %z_38" [gemm_no_taffoin2.c:90]   --->   Operation 825 'fadd' 'tmp_39' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 826 [1/2] (8.46ns)   --->   "%z_39 = fmul i32 %mul85_2_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 826 'fmul' 'z_39' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 827 [1/2] (8.46ns)   --->   "%mul85_2_8 = fmul i32 %A_3_load_1, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 827 'fmul' 'mul85_2_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 828 [1/2] (13.1ns)   --->   "%tmp_54 = fadd i32 %tmp_53, i32 %z_52" [gemm_no_taffoin2.c:90]   --->   Operation 828 'fadd' 'tmp_54' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 829 [1/2] (8.46ns)   --->   "%z_53 = fmul i32 %mul85_3_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 829 'fmul' 'z_53' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 830 [1/2] (8.46ns)   --->   "%mul85_3_8 = fmul i32 %A_3_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 830 'fmul' 'mul85_3_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 831 [1/2] (13.1ns)   --->   "%tmp_69 = fadd i32 %tmp_68, i32 %z_65" [gemm_no_taffoin2.c:90]   --->   Operation 831 'fadd' 'tmp_69' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 832 [1/2] (8.46ns)   --->   "%z_66 = fmul i32 %mul85_4_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 832 'fmul' 'z_66' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 833 [1/2] (8.46ns)   --->   "%mul85_4_4 = fmul i32 %A_3_load_1, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 833 'fmul' 'mul85_4_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 834 [1/2] (13.1ns)   --->   "%tmp_84 = fadd i32 %tmp_83, i32 %z_77" [gemm_no_taffoin2.c:90]   --->   Operation 834 'fadd' 'tmp_84' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 835 [1/2] (8.46ns)   --->   "%z_78 = fmul i32 %mul85_5_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 835 'fmul' 'z_78' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 836 [1/2] (8.46ns)   --->   "%mul85_5_4 = fmul i32 %A_3_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 836 'fmul' 'mul85_5_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 837 [1/2] (13.1ns)   --->   "%tmp_99 = fadd i32 %tmp_98, i32 %z_89" [gemm_no_taffoin2.c:90]   --->   Operation 837 'fadd' 'tmp_99' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 838 [1/2] (8.46ns)   --->   "%z_90 = fmul i32 %mul85_6_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 838 'fmul' 'z_90' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 839 [1/2] (8.46ns)   --->   "%mul85_6_4 = fmul i32 %A_3_load_1, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 839 'fmul' 'mul85_6_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 840 [1/2] (13.1ns)   --->   "%tmp_114 = fadd i32 %tmp_113, i32 %z_101" [gemm_no_taffoin2.c:90]   --->   Operation 840 'fadd' 'tmp_114' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 841 [1/2] (8.46ns)   --->   "%z_102 = fmul i32 %mul85_7_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 841 'fmul' 'z_102' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 842 [1/2] (8.46ns)   --->   "%mul85_7_4 = fmul i32 %A_3_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 842 'fmul' 'mul85_7_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 843 [1/2] (13.1ns)   --->   "%tmp_129 = fadd i32 %tmp_128, i32 %z_111" [gemm_no_taffoin2.c:90]   --->   Operation 843 'fadd' 'tmp_129' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 844 [1/2] (8.46ns)   --->   "%mul85_8_s = fmul i32 %A_3_load_1, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 844 'fmul' 'mul85_8_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 845 [1/2] (13.1ns)   --->   "%tmp_144 = fadd i32 %tmp_143, i32 %z_119" [gemm_no_taffoin2.c:90]   --->   Operation 845 'fadd' 'tmp_144' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 846 [1/2] (8.46ns)   --->   "%mul85_9_s = fmul i32 %A_3_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 846 'fmul' 'mul85_9_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 847 [1/2] (13.1ns)   --->   "%tmp_159 = fadd i32 %tmp_158, i32 %z_127" [gemm_no_taffoin2.c:90]   --->   Operation 847 'fadd' 'tmp_159' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 848 [1/2] (8.46ns)   --->   "%mul85_10_s = fmul i32 %A_3_load_1, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 848 'fmul' 'mul85_10_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 849 [1/2] (13.1ns)   --->   "%tmp_174 = fadd i32 %tmp_173, i32 %z_135" [gemm_no_taffoin2.c:90]   --->   Operation 849 'fadd' 'tmp_174' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 850 [1/2] (8.46ns)   --->   "%mul85_11_s = fmul i32 %A_3_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 850 'fmul' 'mul85_11_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 851 [1/2] (13.1ns)   --->   "%tmp_189 = fadd i32 %tmp_188, i32 %z_143" [gemm_no_taffoin2.c:90]   --->   Operation 851 'fadd' 'tmp_189' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 852 [1/2] (8.46ns)   --->   "%mul85_12_s = fmul i32 %A_3_load_1, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 852 'fmul' 'mul85_12_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 853 [1/2] (13.1ns)   --->   "%tmp_204 = fadd i32 %tmp_203, i32 %z_151" [gemm_no_taffoin2.c:90]   --->   Operation 853 'fadd' 'tmp_204' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 854 [1/2] (8.46ns)   --->   "%mul85_13_s = fmul i32 %A_3_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 854 'fmul' 'mul85_13_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 855 [1/2] (13.1ns)   --->   "%tmp_219 = fadd i32 %tmp_218, i32 %z_159" [gemm_no_taffoin2.c:90]   --->   Operation 855 'fadd' 'tmp_219' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 856 [1/2] (8.46ns)   --->   "%mul85_14_s = fmul i32 %A_3_load_1, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 856 'fmul' 'mul85_14_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 857 [1/2] (13.1ns)   --->   "%tmp_234 = fadd i32 %tmp_233, i32 %z_167" [gemm_no_taffoin2.c:90]   --->   Operation 857 'fadd' 'tmp_234' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 858 [1/2] (8.46ns)   --->   "%mul85_15_s = fmul i32 %A_3_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 858 'fmul' 'mul85_15_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 13.1>
ST_26 : Operation 859 [2/2] (13.1ns)   --->   "%tmp_10 = fadd i32 %tmp_9, i32 %z_10" [gemm_no_taffoin2.c:90]   --->   Operation 859 'fadd' 'tmp_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 860 [2/2] (8.46ns)   --->   "%z_11 = fmul i32 %mul85_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 860 'fmul' 'z_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 861 [1/2] (2.26ns)   --->   "%A_4_load_1 = load i5 %A_4_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 861 'load' 'A_4_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_26 : Operation 862 [2/2] (8.46ns)   --->   "%mul85_11 = fmul i32 %A_4_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 862 'fmul' 'mul85_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 863 [2/2] (13.1ns)   --->   "%tmp_25 = fadd i32 %tmp_24, i32 %z_25" [gemm_no_taffoin2.c:90]   --->   Operation 863 'fadd' 'tmp_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 864 [2/2] (8.46ns)   --->   "%z_26 = fmul i32 %mul85_1_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 864 'fmul' 'z_26' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 865 [2/2] (8.46ns)   --->   "%mul85_1_11 = fmul i32 %A_4_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 865 'fmul' 'mul85_1_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 866 [2/2] (13.1ns)   --->   "%tmp_40 = fadd i32 %tmp_39, i32 %z_39" [gemm_no_taffoin2.c:90]   --->   Operation 866 'fadd' 'tmp_40' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 867 [2/2] (8.46ns)   --->   "%z_40 = fmul i32 %mul85_2_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 867 'fmul' 'z_40' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 868 [2/2] (8.46ns)   --->   "%mul85_2_10 = fmul i32 %A_4_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 868 'fmul' 'mul85_2_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 869 [2/2] (13.1ns)   --->   "%tmp_55 = fadd i32 %tmp_54, i32 %z_53" [gemm_no_taffoin2.c:90]   --->   Operation 869 'fadd' 'tmp_55' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 870 [2/2] (8.46ns)   --->   "%z_54 = fmul i32 %mul85_3_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 870 'fmul' 'z_54' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 871 [2/2] (8.46ns)   --->   "%mul85_3_10 = fmul i32 %A_4_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 871 'fmul' 'mul85_3_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 872 [2/2] (13.1ns)   --->   "%tmp_70 = fadd i32 %tmp_69, i32 %z_66" [gemm_no_taffoin2.c:90]   --->   Operation 872 'fadd' 'tmp_70' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 873 [2/2] (8.46ns)   --->   "%z_67 = fmul i32 %mul85_4_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 873 'fmul' 'z_67' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 874 [2/2] (13.1ns)   --->   "%tmp_85 = fadd i32 %tmp_84, i32 %z_78" [gemm_no_taffoin2.c:90]   --->   Operation 874 'fadd' 'tmp_85' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 875 [2/2] (8.46ns)   --->   "%z_79 = fmul i32 %mul85_5_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 875 'fmul' 'z_79' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 876 [2/2] (13.1ns)   --->   "%tmp_100 = fadd i32 %tmp_99, i32 %z_90" [gemm_no_taffoin2.c:90]   --->   Operation 876 'fadd' 'tmp_100' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 877 [2/2] (8.46ns)   --->   "%z_91 = fmul i32 %mul85_6_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 877 'fmul' 'z_91' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 878 [2/2] (13.1ns)   --->   "%tmp_115 = fadd i32 %tmp_114, i32 %z_102" [gemm_no_taffoin2.c:90]   --->   Operation 878 'fadd' 'tmp_115' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 879 [2/2] (8.46ns)   --->   "%z_103 = fmul i32 %mul85_7_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 879 'fmul' 'z_103' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 880 [2/2] (13.1ns)   --->   "%tmp_130 = fadd i32 %tmp_129, i32 %z_10" [gemm_no_taffoin2.c:90]   --->   Operation 880 'fadd' 'tmp_130' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 881 [2/2] (8.46ns)   --->   "%z_112 = fmul i32 %mul85_8_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 881 'fmul' 'z_112' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 882 [2/2] (13.1ns)   --->   "%tmp_145 = fadd i32 %tmp_144, i32 %z_25" [gemm_no_taffoin2.c:90]   --->   Operation 882 'fadd' 'tmp_145' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 883 [2/2] (8.46ns)   --->   "%z_120 = fmul i32 %mul85_9_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 883 'fmul' 'z_120' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 884 [2/2] (13.1ns)   --->   "%tmp_160 = fadd i32 %tmp_159, i32 %z_39" [gemm_no_taffoin2.c:90]   --->   Operation 884 'fadd' 'tmp_160' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 885 [2/2] (8.46ns)   --->   "%z_128 = fmul i32 %mul85_10_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 885 'fmul' 'z_128' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 886 [2/2] (13.1ns)   --->   "%tmp_175 = fadd i32 %tmp_174, i32 %z_53" [gemm_no_taffoin2.c:90]   --->   Operation 886 'fadd' 'tmp_175' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 887 [2/2] (8.46ns)   --->   "%z_136 = fmul i32 %mul85_11_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 887 'fmul' 'z_136' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 888 [2/2] (13.1ns)   --->   "%tmp_190 = fadd i32 %tmp_189, i32 %z_66" [gemm_no_taffoin2.c:90]   --->   Operation 888 'fadd' 'tmp_190' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 889 [2/2] (8.46ns)   --->   "%z_144 = fmul i32 %mul85_12_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 889 'fmul' 'z_144' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 890 [2/2] (13.1ns)   --->   "%tmp_205 = fadd i32 %tmp_204, i32 %z_78" [gemm_no_taffoin2.c:90]   --->   Operation 890 'fadd' 'tmp_205' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 891 [2/2] (8.46ns)   --->   "%z_152 = fmul i32 %mul85_13_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 891 'fmul' 'z_152' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 892 [2/2] (13.1ns)   --->   "%tmp_220 = fadd i32 %tmp_219, i32 %z_90" [gemm_no_taffoin2.c:90]   --->   Operation 892 'fadd' 'tmp_220' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 893 [2/2] (8.46ns)   --->   "%z_160 = fmul i32 %mul85_14_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 893 'fmul' 'z_160' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 894 [2/2] (13.1ns)   --->   "%tmp_235 = fadd i32 %tmp_234, i32 %z_102" [gemm_no_taffoin2.c:90]   --->   Operation 894 'fadd' 'tmp_235' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 895 [2/2] (8.46ns)   --->   "%z_168 = fmul i32 %mul85_15_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 895 'fmul' 'z_168' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 13.1>
ST_27 : Operation 896 [1/2] (13.1ns)   --->   "%tmp_10 = fadd i32 %tmp_9, i32 %z_10" [gemm_no_taffoin2.c:90]   --->   Operation 896 'fadd' 'tmp_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 897 [1/2] (8.46ns)   --->   "%z_11 = fmul i32 %mul85_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 897 'fmul' 'z_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 898 [1/2] (8.46ns)   --->   "%mul85_11 = fmul i32 %A_4_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 898 'fmul' 'mul85_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 899 [1/1] (0.00ns)   --->   "%A_5_addr_1 = getelementptr i32 %A_5, i64 0, i64 %zext_ln89_1" [gemm_no_taffoin2.c:89]   --->   Operation 899 'getelementptr' 'A_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 900 [2/2] (2.26ns)   --->   "%A_5_load_1 = load i5 %A_5_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 900 'load' 'A_5_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_27 : Operation 901 [1/2] (13.1ns)   --->   "%tmp_25 = fadd i32 %tmp_24, i32 %z_25" [gemm_no_taffoin2.c:90]   --->   Operation 901 'fadd' 'tmp_25' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 902 [1/2] (8.46ns)   --->   "%z_26 = fmul i32 %mul85_1_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 902 'fmul' 'z_26' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 903 [1/2] (8.46ns)   --->   "%mul85_1_11 = fmul i32 %A_4_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 903 'fmul' 'mul85_1_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 904 [1/2] (13.1ns)   --->   "%tmp_40 = fadd i32 %tmp_39, i32 %z_39" [gemm_no_taffoin2.c:90]   --->   Operation 904 'fadd' 'tmp_40' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 905 [1/2] (8.46ns)   --->   "%z_40 = fmul i32 %mul85_2_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 905 'fmul' 'z_40' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 906 [1/2] (8.46ns)   --->   "%mul85_2_10 = fmul i32 %A_4_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 906 'fmul' 'mul85_2_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 907 [1/2] (13.1ns)   --->   "%tmp_55 = fadd i32 %tmp_54, i32 %z_53" [gemm_no_taffoin2.c:90]   --->   Operation 907 'fadd' 'tmp_55' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 908 [1/2] (8.46ns)   --->   "%z_54 = fmul i32 %mul85_3_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 908 'fmul' 'z_54' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 909 [1/2] (8.46ns)   --->   "%mul85_3_10 = fmul i32 %A_4_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 909 'fmul' 'mul85_3_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 910 [1/2] (13.1ns)   --->   "%tmp_70 = fadd i32 %tmp_69, i32 %z_66" [gemm_no_taffoin2.c:90]   --->   Operation 910 'fadd' 'tmp_70' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 911 [1/2] (8.46ns)   --->   "%z_67 = fmul i32 %mul85_4_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 911 'fmul' 'z_67' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 912 [1/2] (13.1ns)   --->   "%tmp_85 = fadd i32 %tmp_84, i32 %z_78" [gemm_no_taffoin2.c:90]   --->   Operation 912 'fadd' 'tmp_85' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 913 [1/2] (8.46ns)   --->   "%z_79 = fmul i32 %mul85_5_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 913 'fmul' 'z_79' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 914 [1/2] (13.1ns)   --->   "%tmp_100 = fadd i32 %tmp_99, i32 %z_90" [gemm_no_taffoin2.c:90]   --->   Operation 914 'fadd' 'tmp_100' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 915 [1/2] (8.46ns)   --->   "%z_91 = fmul i32 %mul85_6_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 915 'fmul' 'z_91' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 916 [1/2] (13.1ns)   --->   "%tmp_115 = fadd i32 %tmp_114, i32 %z_102" [gemm_no_taffoin2.c:90]   --->   Operation 916 'fadd' 'tmp_115' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 917 [1/2] (8.46ns)   --->   "%z_103 = fmul i32 %mul85_7_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 917 'fmul' 'z_103' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 918 [1/2] (13.1ns)   --->   "%tmp_130 = fadd i32 %tmp_129, i32 %z_10" [gemm_no_taffoin2.c:90]   --->   Operation 918 'fadd' 'tmp_130' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 919 [1/2] (8.46ns)   --->   "%z_112 = fmul i32 %mul85_8_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 919 'fmul' 'z_112' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 920 [1/2] (13.1ns)   --->   "%tmp_145 = fadd i32 %tmp_144, i32 %z_25" [gemm_no_taffoin2.c:90]   --->   Operation 920 'fadd' 'tmp_145' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 921 [1/2] (8.46ns)   --->   "%z_120 = fmul i32 %mul85_9_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 921 'fmul' 'z_120' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 922 [1/2] (13.1ns)   --->   "%tmp_160 = fadd i32 %tmp_159, i32 %z_39" [gemm_no_taffoin2.c:90]   --->   Operation 922 'fadd' 'tmp_160' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 923 [1/2] (8.46ns)   --->   "%z_128 = fmul i32 %mul85_10_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 923 'fmul' 'z_128' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 924 [1/2] (13.1ns)   --->   "%tmp_175 = fadd i32 %tmp_174, i32 %z_53" [gemm_no_taffoin2.c:90]   --->   Operation 924 'fadd' 'tmp_175' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 925 [1/2] (8.46ns)   --->   "%z_136 = fmul i32 %mul85_11_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 925 'fmul' 'z_136' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 926 [1/2] (13.1ns)   --->   "%tmp_190 = fadd i32 %tmp_189, i32 %z_66" [gemm_no_taffoin2.c:90]   --->   Operation 926 'fadd' 'tmp_190' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 927 [1/2] (8.46ns)   --->   "%z_144 = fmul i32 %mul85_12_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 927 'fmul' 'z_144' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 928 [1/2] (13.1ns)   --->   "%tmp_205 = fadd i32 %tmp_204, i32 %z_78" [gemm_no_taffoin2.c:90]   --->   Operation 928 'fadd' 'tmp_205' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 929 [1/2] (8.46ns)   --->   "%z_152 = fmul i32 %mul85_13_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 929 'fmul' 'z_152' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 930 [1/2] (13.1ns)   --->   "%tmp_220 = fadd i32 %tmp_219, i32 %z_90" [gemm_no_taffoin2.c:90]   --->   Operation 930 'fadd' 'tmp_220' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 931 [1/2] (8.46ns)   --->   "%z_160 = fmul i32 %mul85_14_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 931 'fmul' 'z_160' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 932 [1/2] (13.1ns)   --->   "%tmp_235 = fadd i32 %tmp_234, i32 %z_102" [gemm_no_taffoin2.c:90]   --->   Operation 932 'fadd' 'tmp_235' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 933 [1/2] (8.46ns)   --->   "%z_168 = fmul i32 %mul85_15_s, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 933 'fmul' 'z_168' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 13.1>
ST_28 : Operation 934 [2/2] (13.1ns)   --->   "%tmp_11 = fadd i32 %tmp_10, i32 %z_11" [gemm_no_taffoin2.c:90]   --->   Operation 934 'fadd' 'tmp_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 935 [2/2] (8.46ns)   --->   "%z_12 = fmul i32 %mul85_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 935 'fmul' 'z_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 936 [1/2] (2.26ns)   --->   "%A_5_load_1 = load i5 %A_5_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 936 'load' 'A_5_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_28 : Operation 937 [2/2] (8.46ns)   --->   "%mul85_12 = fmul i32 %A_5_load_1, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 937 'fmul' 'mul85_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 938 [2/2] (13.1ns)   --->   "%tmp_26 = fadd i32 %tmp_25, i32 %z_26" [gemm_no_taffoin2.c:90]   --->   Operation 938 'fadd' 'tmp_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 939 [2/2] (8.46ns)   --->   "%z_27 = fmul i32 %mul85_1_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 939 'fmul' 'z_27' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 940 [2/2] (8.46ns)   --->   "%mul85_1_12 = fmul i32 %A_5_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 940 'fmul' 'mul85_1_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 941 [2/2] (13.1ns)   --->   "%tmp_41 = fadd i32 %tmp_40, i32 %z_40" [gemm_no_taffoin2.c:90]   --->   Operation 941 'fadd' 'tmp_41' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 942 [2/2] (8.46ns)   --->   "%z_41 = fmul i32 %mul85_2_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 942 'fmul' 'z_41' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 943 [2/2] (8.46ns)   --->   "%mul85_2_11 = fmul i32 %A_5_load_1, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 943 'fmul' 'mul85_2_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 944 [2/2] (13.1ns)   --->   "%tmp_56 = fadd i32 %tmp_55, i32 %z_54" [gemm_no_taffoin2.c:90]   --->   Operation 944 'fadd' 'tmp_56' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 945 [2/2] (8.46ns)   --->   "%z_55 = fmul i32 %mul85_3_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 945 'fmul' 'z_55' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 946 [2/2] (8.46ns)   --->   "%mul85_3_11 = fmul i32 %A_5_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 946 'fmul' 'mul85_3_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 947 [2/2] (13.1ns)   --->   "%tmp_71 = fadd i32 %tmp_70, i32 %z_67" [gemm_no_taffoin2.c:90]   --->   Operation 947 'fadd' 'tmp_71' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 948 [2/2] (8.46ns)   --->   "%mul85_4_8 = fmul i32 %A_5_load_1, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 948 'fmul' 'mul85_4_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 949 [2/2] (13.1ns)   --->   "%tmp_86 = fadd i32 %tmp_85, i32 %z_79" [gemm_no_taffoin2.c:90]   --->   Operation 949 'fadd' 'tmp_86' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 950 [2/2] (8.46ns)   --->   "%mul85_5_8 = fmul i32 %A_5_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 950 'fmul' 'mul85_5_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 951 [2/2] (13.1ns)   --->   "%tmp_101 = fadd i32 %tmp_100, i32 %z_91" [gemm_no_taffoin2.c:90]   --->   Operation 951 'fadd' 'tmp_101' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 952 [2/2] (8.46ns)   --->   "%mul85_6_8 = fmul i32 %A_5_load_1, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 952 'fmul' 'mul85_6_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 953 [2/2] (13.1ns)   --->   "%tmp_116 = fadd i32 %tmp_115, i32 %z_103" [gemm_no_taffoin2.c:90]   --->   Operation 953 'fadd' 'tmp_116' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 954 [2/2] (8.46ns)   --->   "%mul85_7_8 = fmul i32 %A_5_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 954 'fmul' 'mul85_7_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 955 [2/2] (13.1ns)   --->   "%tmp_131 = fadd i32 %tmp_130, i32 %z_112" [gemm_no_taffoin2.c:90]   --->   Operation 955 'fadd' 'tmp_131' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 956 [2/2] (8.46ns)   --->   "%mul85_8_2 = fmul i32 %A_5_load_1, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 956 'fmul' 'mul85_8_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 957 [2/2] (13.1ns)   --->   "%tmp_146 = fadd i32 %tmp_145, i32 %z_120" [gemm_no_taffoin2.c:90]   --->   Operation 957 'fadd' 'tmp_146' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 958 [2/2] (8.46ns)   --->   "%mul85_9_2 = fmul i32 %A_5_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 958 'fmul' 'mul85_9_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 959 [2/2] (13.1ns)   --->   "%tmp_161 = fadd i32 %tmp_160, i32 %z_128" [gemm_no_taffoin2.c:90]   --->   Operation 959 'fadd' 'tmp_161' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 960 [2/2] (8.46ns)   --->   "%mul85_10_2 = fmul i32 %A_5_load_1, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 960 'fmul' 'mul85_10_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 961 [2/2] (13.1ns)   --->   "%tmp_176 = fadd i32 %tmp_175, i32 %z_136" [gemm_no_taffoin2.c:90]   --->   Operation 961 'fadd' 'tmp_176' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 962 [2/2] (8.46ns)   --->   "%mul85_11_2 = fmul i32 %A_5_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 962 'fmul' 'mul85_11_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 963 [2/2] (13.1ns)   --->   "%tmp_191 = fadd i32 %tmp_190, i32 %z_144" [gemm_no_taffoin2.c:90]   --->   Operation 963 'fadd' 'tmp_191' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 964 [2/2] (8.46ns)   --->   "%mul85_12_2 = fmul i32 %A_5_load_1, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 964 'fmul' 'mul85_12_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 965 [2/2] (13.1ns)   --->   "%tmp_206 = fadd i32 %tmp_205, i32 %z_152" [gemm_no_taffoin2.c:90]   --->   Operation 965 'fadd' 'tmp_206' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 966 [2/2] (8.46ns)   --->   "%mul85_13_2 = fmul i32 %A_5_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 966 'fmul' 'mul85_13_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 967 [2/2] (13.1ns)   --->   "%tmp_221 = fadd i32 %tmp_220, i32 %z_160" [gemm_no_taffoin2.c:90]   --->   Operation 967 'fadd' 'tmp_221' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 968 [2/2] (8.46ns)   --->   "%mul85_14_2 = fmul i32 %A_5_load_1, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 968 'fmul' 'mul85_14_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 969 [2/2] (13.1ns)   --->   "%tmp_236 = fadd i32 %tmp_235, i32 %z_168" [gemm_no_taffoin2.c:90]   --->   Operation 969 'fadd' 'tmp_236' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 970 [2/2] (8.46ns)   --->   "%mul85_15_2 = fmul i32 %A_5_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 970 'fmul' 'mul85_15_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 13.1>
ST_29 : Operation 971 [1/2] (13.1ns)   --->   "%tmp_11 = fadd i32 %tmp_10, i32 %z_11" [gemm_no_taffoin2.c:90]   --->   Operation 971 'fadd' 'tmp_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 972 [1/2] (8.46ns)   --->   "%z_12 = fmul i32 %mul85_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 972 'fmul' 'z_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 973 [1/2] (8.46ns)   --->   "%mul85_12 = fmul i32 %A_5_load_1, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 973 'fmul' 'mul85_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 974 [1/1] (0.00ns)   --->   "%A_6_addr_1 = getelementptr i32 %A_6, i64 0, i64 %zext_ln89_1" [gemm_no_taffoin2.c:89]   --->   Operation 974 'getelementptr' 'A_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 975 [2/2] (2.26ns)   --->   "%A_6_load_1 = load i5 %A_6_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 975 'load' 'A_6_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_29 : Operation 976 [1/1] (0.00ns)   --->   "%A_7_addr_1 = getelementptr i32 %A_7, i64 0, i64 %zext_ln89_1" [gemm_no_taffoin2.c:89]   --->   Operation 976 'getelementptr' 'A_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 977 [2/2] (2.26ns)   --->   "%A_7_load_1 = load i5 %A_7_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 977 'load' 'A_7_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_29 : Operation 978 [1/2] (13.1ns)   --->   "%tmp_26 = fadd i32 %tmp_25, i32 %z_26" [gemm_no_taffoin2.c:90]   --->   Operation 978 'fadd' 'tmp_26' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 979 [1/2] (8.46ns)   --->   "%z_27 = fmul i32 %mul85_1_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 979 'fmul' 'z_27' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 980 [1/2] (8.46ns)   --->   "%mul85_1_12 = fmul i32 %A_5_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 980 'fmul' 'mul85_1_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 981 [1/2] (13.1ns)   --->   "%tmp_41 = fadd i32 %tmp_40, i32 %z_40" [gemm_no_taffoin2.c:90]   --->   Operation 981 'fadd' 'tmp_41' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 982 [1/2] (8.46ns)   --->   "%z_41 = fmul i32 %mul85_2_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 982 'fmul' 'z_41' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 983 [1/2] (8.46ns)   --->   "%mul85_2_11 = fmul i32 %A_5_load_1, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 983 'fmul' 'mul85_2_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 984 [1/2] (13.1ns)   --->   "%tmp_56 = fadd i32 %tmp_55, i32 %z_54" [gemm_no_taffoin2.c:90]   --->   Operation 984 'fadd' 'tmp_56' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 985 [1/2] (8.46ns)   --->   "%z_55 = fmul i32 %mul85_3_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 985 'fmul' 'z_55' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 986 [1/2] (8.46ns)   --->   "%mul85_3_11 = fmul i32 %A_5_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 986 'fmul' 'mul85_3_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 987 [1/2] (13.1ns)   --->   "%tmp_71 = fadd i32 %tmp_70, i32 %z_67" [gemm_no_taffoin2.c:90]   --->   Operation 987 'fadd' 'tmp_71' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 988 [1/2] (8.46ns)   --->   "%mul85_4_8 = fmul i32 %A_5_load_1, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 988 'fmul' 'mul85_4_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 989 [1/2] (13.1ns)   --->   "%tmp_86 = fadd i32 %tmp_85, i32 %z_79" [gemm_no_taffoin2.c:90]   --->   Operation 989 'fadd' 'tmp_86' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 990 [1/2] (8.46ns)   --->   "%mul85_5_8 = fmul i32 %A_5_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 990 'fmul' 'mul85_5_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 991 [1/2] (13.1ns)   --->   "%tmp_101 = fadd i32 %tmp_100, i32 %z_91" [gemm_no_taffoin2.c:90]   --->   Operation 991 'fadd' 'tmp_101' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 992 [1/2] (8.46ns)   --->   "%mul85_6_8 = fmul i32 %A_5_load_1, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 992 'fmul' 'mul85_6_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 993 [1/2] (13.1ns)   --->   "%tmp_116 = fadd i32 %tmp_115, i32 %z_103" [gemm_no_taffoin2.c:90]   --->   Operation 993 'fadd' 'tmp_116' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 994 [1/2] (8.46ns)   --->   "%mul85_7_8 = fmul i32 %A_5_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 994 'fmul' 'mul85_7_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 995 [1/2] (13.1ns)   --->   "%tmp_131 = fadd i32 %tmp_130, i32 %z_112" [gemm_no_taffoin2.c:90]   --->   Operation 995 'fadd' 'tmp_131' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 996 [1/2] (8.46ns)   --->   "%mul85_8_2 = fmul i32 %A_5_load_1, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 996 'fmul' 'mul85_8_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 997 [1/2] (13.1ns)   --->   "%tmp_146 = fadd i32 %tmp_145, i32 %z_120" [gemm_no_taffoin2.c:90]   --->   Operation 997 'fadd' 'tmp_146' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 998 [1/2] (8.46ns)   --->   "%mul85_9_2 = fmul i32 %A_5_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 998 'fmul' 'mul85_9_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 999 [1/2] (13.1ns)   --->   "%tmp_161 = fadd i32 %tmp_160, i32 %z_128" [gemm_no_taffoin2.c:90]   --->   Operation 999 'fadd' 'tmp_161' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1000 [1/2] (8.46ns)   --->   "%mul85_10_2 = fmul i32 %A_5_load_1, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 1000 'fmul' 'mul85_10_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1001 [1/2] (13.1ns)   --->   "%tmp_176 = fadd i32 %tmp_175, i32 %z_136" [gemm_no_taffoin2.c:90]   --->   Operation 1001 'fadd' 'tmp_176' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1002 [1/2] (8.46ns)   --->   "%mul85_11_2 = fmul i32 %A_5_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 1002 'fmul' 'mul85_11_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1003 [1/2] (13.1ns)   --->   "%tmp_191 = fadd i32 %tmp_190, i32 %z_144" [gemm_no_taffoin2.c:90]   --->   Operation 1003 'fadd' 'tmp_191' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1004 [1/2] (8.46ns)   --->   "%mul85_12_2 = fmul i32 %A_5_load_1, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 1004 'fmul' 'mul85_12_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1005 [1/2] (13.1ns)   --->   "%tmp_206 = fadd i32 %tmp_205, i32 %z_152" [gemm_no_taffoin2.c:90]   --->   Operation 1005 'fadd' 'tmp_206' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1006 [1/2] (8.46ns)   --->   "%mul85_13_2 = fmul i32 %A_5_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 1006 'fmul' 'mul85_13_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1007 [1/2] (13.1ns)   --->   "%tmp_221 = fadd i32 %tmp_220, i32 %z_160" [gemm_no_taffoin2.c:90]   --->   Operation 1007 'fadd' 'tmp_221' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1008 [1/2] (8.46ns)   --->   "%mul85_14_2 = fmul i32 %A_5_load_1, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 1008 'fmul' 'mul85_14_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1009 [1/2] (13.1ns)   --->   "%tmp_236 = fadd i32 %tmp_235, i32 %z_168" [gemm_no_taffoin2.c:90]   --->   Operation 1009 'fadd' 'tmp_236' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1010 [1/2] (8.46ns)   --->   "%mul85_15_2 = fmul i32 %A_5_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 1010 'fmul' 'mul85_15_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 13.1>
ST_30 : Operation 1011 [2/2] (13.1ns)   --->   "%tmp_12 = fadd i32 %tmp_11, i32 %z_12" [gemm_no_taffoin2.c:90]   --->   Operation 1011 'fadd' 'tmp_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1012 [2/2] (8.46ns)   --->   "%z_13 = fmul i32 %mul85_12, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1012 'fmul' 'z_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1013 [1/2] (2.26ns)   --->   "%A_6_load_1 = load i5 %A_6_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 1013 'load' 'A_6_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_30 : Operation 1014 [2/2] (8.46ns)   --->   "%mul85_13 = fmul i32 %A_6_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 1014 'fmul' 'mul85_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1015 [1/2] (2.26ns)   --->   "%A_7_load_1 = load i5 %A_7_addr_1" [gemm_no_taffoin2.c:89]   --->   Operation 1015 'load' 'A_7_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_30 : Operation 1016 [2/2] (13.1ns)   --->   "%tmp_27 = fadd i32 %tmp_26, i32 %z_27" [gemm_no_taffoin2.c:90]   --->   Operation 1016 'fadd' 'tmp_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1017 [2/2] (8.46ns)   --->   "%z_28 = fmul i32 %mul85_1_12, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1017 'fmul' 'z_28' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1018 [2/2] (8.46ns)   --->   "%mul85_1_13 = fmul i32 %A_6_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 1018 'fmul' 'mul85_1_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1019 [2/2] (13.1ns)   --->   "%tmp_42 = fadd i32 %tmp_41, i32 %z_41" [gemm_no_taffoin2.c:90]   --->   Operation 1019 'fadd' 'tmp_42' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1020 [2/2] (8.46ns)   --->   "%z_42 = fmul i32 %mul85_2_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1020 'fmul' 'z_42' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1021 [2/2] (8.46ns)   --->   "%mul85_2_12 = fmul i32 %A_6_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 1021 'fmul' 'mul85_2_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1022 [2/2] (13.1ns)   --->   "%tmp_57 = fadd i32 %tmp_56, i32 %z_55" [gemm_no_taffoin2.c:90]   --->   Operation 1022 'fadd' 'tmp_57' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1023 [2/2] (8.46ns)   --->   "%z_56 = fmul i32 %mul85_3_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1023 'fmul' 'z_56' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1024 [2/2] (8.46ns)   --->   "%mul85_3_12 = fmul i32 %A_6_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 1024 'fmul' 'mul85_3_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1025 [2/2] (13.1ns)   --->   "%tmp_72 = fadd i32 %tmp_71, i32 %z_12" [gemm_no_taffoin2.c:90]   --->   Operation 1025 'fadd' 'tmp_72' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1026 [2/2] (8.46ns)   --->   "%z_68 = fmul i32 %mul85_4_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1026 'fmul' 'z_68' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1027 [2/2] (8.46ns)   --->   "%mul85_4_10 = fmul i32 %A_6_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 1027 'fmul' 'mul85_4_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1028 [2/2] (13.1ns)   --->   "%tmp_87 = fadd i32 %tmp_86, i32 %z_27" [gemm_no_taffoin2.c:90]   --->   Operation 1028 'fadd' 'tmp_87' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1029 [2/2] (8.46ns)   --->   "%z_80 = fmul i32 %mul85_5_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1029 'fmul' 'z_80' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1030 [2/2] (8.46ns)   --->   "%mul85_5_10 = fmul i32 %A_6_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 1030 'fmul' 'mul85_5_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1031 [2/2] (13.1ns)   --->   "%tmp_102 = fadd i32 %tmp_101, i32 %z_41" [gemm_no_taffoin2.c:90]   --->   Operation 1031 'fadd' 'tmp_102' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1032 [2/2] (8.46ns)   --->   "%z_92 = fmul i32 %mul85_6_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1032 'fmul' 'z_92' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1033 [2/2] (8.46ns)   --->   "%mul85_6_10 = fmul i32 %A_6_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 1033 'fmul' 'mul85_6_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1034 [2/2] (13.1ns)   --->   "%tmp_117 = fadd i32 %tmp_116, i32 %z_55" [gemm_no_taffoin2.c:90]   --->   Operation 1034 'fadd' 'tmp_117' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1035 [2/2] (8.46ns)   --->   "%z_104 = fmul i32 %mul85_7_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1035 'fmul' 'z_104' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1036 [2/2] (8.46ns)   --->   "%mul85_7_10 = fmul i32 %A_6_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 1036 'fmul' 'mul85_7_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1037 [2/2] (13.1ns)   --->   "%tmp_132 = fadd i32 %tmp_131, i32 %z_12" [gemm_no_taffoin2.c:90]   --->   Operation 1037 'fadd' 'tmp_132' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1038 [2/2] (8.46ns)   --->   "%z_113 = fmul i32 %mul85_8_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1038 'fmul' 'z_113' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1039 [2/2] (13.1ns)   --->   "%tmp_147 = fadd i32 %tmp_146, i32 %z_27" [gemm_no_taffoin2.c:90]   --->   Operation 1039 'fadd' 'tmp_147' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1040 [2/2] (8.46ns)   --->   "%z_121 = fmul i32 %mul85_9_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1040 'fmul' 'z_121' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1041 [2/2] (13.1ns)   --->   "%tmp_162 = fadd i32 %tmp_161, i32 %z_41" [gemm_no_taffoin2.c:90]   --->   Operation 1041 'fadd' 'tmp_162' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1042 [2/2] (8.46ns)   --->   "%z_129 = fmul i32 %mul85_10_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1042 'fmul' 'z_129' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1043 [2/2] (13.1ns)   --->   "%tmp_177 = fadd i32 %tmp_176, i32 %z_55" [gemm_no_taffoin2.c:90]   --->   Operation 1043 'fadd' 'tmp_177' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1044 [2/2] (8.46ns)   --->   "%z_137 = fmul i32 %mul85_11_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1044 'fmul' 'z_137' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1045 [2/2] (13.1ns)   --->   "%tmp_192 = fadd i32 %tmp_191, i32 %z_12" [gemm_no_taffoin2.c:90]   --->   Operation 1045 'fadd' 'tmp_192' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1046 [2/2] (8.46ns)   --->   "%z_145 = fmul i32 %mul85_12_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1046 'fmul' 'z_145' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1047 [2/2] (13.1ns)   --->   "%tmp_207 = fadd i32 %tmp_206, i32 %z_27" [gemm_no_taffoin2.c:90]   --->   Operation 1047 'fadd' 'tmp_207' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1048 [2/2] (8.46ns)   --->   "%z_153 = fmul i32 %mul85_13_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1048 'fmul' 'z_153' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1049 [2/2] (13.1ns)   --->   "%tmp_222 = fadd i32 %tmp_221, i32 %z_41" [gemm_no_taffoin2.c:90]   --->   Operation 1049 'fadd' 'tmp_222' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1050 [2/2] (8.46ns)   --->   "%z_161 = fmul i32 %mul85_14_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1050 'fmul' 'z_161' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1051 [2/2] (13.1ns)   --->   "%tmp_237 = fadd i32 %tmp_236, i32 %z_55" [gemm_no_taffoin2.c:90]   --->   Operation 1051 'fadd' 'tmp_237' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1052 [2/2] (8.46ns)   --->   "%z_169 = fmul i32 %mul85_15_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1052 'fmul' 'z_169' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 13.1>
ST_31 : Operation 1053 [1/2] (13.1ns)   --->   "%tmp_12 = fadd i32 %tmp_11, i32 %z_12" [gemm_no_taffoin2.c:90]   --->   Operation 1053 'fadd' 'tmp_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1054 [1/2] (8.46ns)   --->   "%z_13 = fmul i32 %mul85_12, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1054 'fmul' 'z_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1055 [1/2] (8.46ns)   --->   "%mul85_13 = fmul i32 %A_6_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 1055 'fmul' 'mul85_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1056 [1/2] (13.1ns)   --->   "%tmp_27 = fadd i32 %tmp_26, i32 %z_27" [gemm_no_taffoin2.c:90]   --->   Operation 1056 'fadd' 'tmp_27' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1057 [1/2] (8.46ns)   --->   "%z_28 = fmul i32 %mul85_1_12, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1057 'fmul' 'z_28' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1058 [1/2] (8.46ns)   --->   "%mul85_1_13 = fmul i32 %A_6_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 1058 'fmul' 'mul85_1_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1059 [1/2] (13.1ns)   --->   "%tmp_42 = fadd i32 %tmp_41, i32 %z_41" [gemm_no_taffoin2.c:90]   --->   Operation 1059 'fadd' 'tmp_42' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1060 [1/2] (8.46ns)   --->   "%z_42 = fmul i32 %mul85_2_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1060 'fmul' 'z_42' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1061 [1/2] (8.46ns)   --->   "%mul85_2_12 = fmul i32 %A_6_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 1061 'fmul' 'mul85_2_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1062 [1/2] (13.1ns)   --->   "%tmp_57 = fadd i32 %tmp_56, i32 %z_55" [gemm_no_taffoin2.c:90]   --->   Operation 1062 'fadd' 'tmp_57' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1063 [1/2] (8.46ns)   --->   "%z_56 = fmul i32 %mul85_3_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1063 'fmul' 'z_56' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1064 [1/2] (8.46ns)   --->   "%mul85_3_12 = fmul i32 %A_6_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 1064 'fmul' 'mul85_3_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1065 [1/2] (13.1ns)   --->   "%tmp_72 = fadd i32 %tmp_71, i32 %z_12" [gemm_no_taffoin2.c:90]   --->   Operation 1065 'fadd' 'tmp_72' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1066 [1/2] (8.46ns)   --->   "%z_68 = fmul i32 %mul85_4_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1066 'fmul' 'z_68' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1067 [1/2] (8.46ns)   --->   "%mul85_4_10 = fmul i32 %A_6_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 1067 'fmul' 'mul85_4_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1068 [1/2] (13.1ns)   --->   "%tmp_87 = fadd i32 %tmp_86, i32 %z_27" [gemm_no_taffoin2.c:90]   --->   Operation 1068 'fadd' 'tmp_87' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1069 [1/2] (8.46ns)   --->   "%z_80 = fmul i32 %mul85_5_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1069 'fmul' 'z_80' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1070 [1/2] (8.46ns)   --->   "%mul85_5_10 = fmul i32 %A_6_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 1070 'fmul' 'mul85_5_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1071 [1/2] (13.1ns)   --->   "%tmp_102 = fadd i32 %tmp_101, i32 %z_41" [gemm_no_taffoin2.c:90]   --->   Operation 1071 'fadd' 'tmp_102' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1072 [1/2] (8.46ns)   --->   "%z_92 = fmul i32 %mul85_6_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1072 'fmul' 'z_92' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1073 [1/2] (8.46ns)   --->   "%mul85_6_10 = fmul i32 %A_6_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 1073 'fmul' 'mul85_6_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1074 [1/2] (13.1ns)   --->   "%tmp_117 = fadd i32 %tmp_116, i32 %z_55" [gemm_no_taffoin2.c:90]   --->   Operation 1074 'fadd' 'tmp_117' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1075 [1/2] (8.46ns)   --->   "%z_104 = fmul i32 %mul85_7_8, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1075 'fmul' 'z_104' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1076 [1/2] (8.46ns)   --->   "%mul85_7_10 = fmul i32 %A_6_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 1076 'fmul' 'mul85_7_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1077 [1/2] (13.1ns)   --->   "%tmp_132 = fadd i32 %tmp_131, i32 %z_12" [gemm_no_taffoin2.c:90]   --->   Operation 1077 'fadd' 'tmp_132' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1078 [1/2] (8.46ns)   --->   "%z_113 = fmul i32 %mul85_8_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1078 'fmul' 'z_113' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1079 [1/2] (13.1ns)   --->   "%tmp_147 = fadd i32 %tmp_146, i32 %z_27" [gemm_no_taffoin2.c:90]   --->   Operation 1079 'fadd' 'tmp_147' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1080 [1/2] (8.46ns)   --->   "%z_121 = fmul i32 %mul85_9_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1080 'fmul' 'z_121' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1081 [1/2] (13.1ns)   --->   "%tmp_162 = fadd i32 %tmp_161, i32 %z_41" [gemm_no_taffoin2.c:90]   --->   Operation 1081 'fadd' 'tmp_162' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1082 [1/2] (8.46ns)   --->   "%z_129 = fmul i32 %mul85_10_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1082 'fmul' 'z_129' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1083 [1/2] (13.1ns)   --->   "%tmp_177 = fadd i32 %tmp_176, i32 %z_55" [gemm_no_taffoin2.c:90]   --->   Operation 1083 'fadd' 'tmp_177' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1084 [1/2] (8.46ns)   --->   "%z_137 = fmul i32 %mul85_11_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1084 'fmul' 'z_137' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1085 [1/2] (13.1ns)   --->   "%tmp_192 = fadd i32 %tmp_191, i32 %z_12" [gemm_no_taffoin2.c:90]   --->   Operation 1085 'fadd' 'tmp_192' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1086 [1/2] (8.46ns)   --->   "%z_145 = fmul i32 %mul85_12_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1086 'fmul' 'z_145' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1087 [1/2] (13.1ns)   --->   "%tmp_207 = fadd i32 %tmp_206, i32 %z_27" [gemm_no_taffoin2.c:90]   --->   Operation 1087 'fadd' 'tmp_207' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1088 [1/2] (8.46ns)   --->   "%z_153 = fmul i32 %mul85_13_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1088 'fmul' 'z_153' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1089 [1/2] (13.1ns)   --->   "%tmp_222 = fadd i32 %tmp_221, i32 %z_41" [gemm_no_taffoin2.c:90]   --->   Operation 1089 'fadd' 'tmp_222' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1090 [1/2] (8.46ns)   --->   "%z_161 = fmul i32 %mul85_14_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1090 'fmul' 'z_161' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1091 [1/2] (13.1ns)   --->   "%tmp_237 = fadd i32 %tmp_236, i32 %z_55" [gemm_no_taffoin2.c:90]   --->   Operation 1091 'fadd' 'tmp_237' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1092 [1/2] (8.46ns)   --->   "%z_169 = fmul i32 %mul85_15_2, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1092 'fmul' 'z_169' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 13.1>
ST_32 : Operation 1093 [2/2] (13.1ns)   --->   "%tmp_13 = fadd i32 %tmp_12, i32 %z_13" [gemm_no_taffoin2.c:90]   --->   Operation 1093 'fadd' 'tmp_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1094 [2/2] (8.46ns)   --->   "%z_14 = fmul i32 %mul85_13, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1094 'fmul' 'z_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1095 [2/2] (8.46ns)   --->   "%mul85_14 = fmul i32 %A_7_load_1, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 1095 'fmul' 'mul85_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1096 [2/2] (13.1ns)   --->   "%tmp_28 = fadd i32 %tmp_27, i32 %z_28" [gemm_no_taffoin2.c:90]   --->   Operation 1096 'fadd' 'tmp_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1097 [2/2] (8.46ns)   --->   "%z_29 = fmul i32 %mul85_1_13, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1097 'fmul' 'z_29' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1098 [2/2] (8.46ns)   --->   "%mul85_1_14 = fmul i32 %A_7_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 1098 'fmul' 'mul85_1_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1099 [2/2] (13.1ns)   --->   "%tmp_43 = fadd i32 %tmp_42, i32 %z_42" [gemm_no_taffoin2.c:90]   --->   Operation 1099 'fadd' 'tmp_43' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1100 [2/2] (8.46ns)   --->   "%z_43 = fmul i32 %mul85_2_12, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1100 'fmul' 'z_43' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1101 [2/2] (8.46ns)   --->   "%mul85_2_13 = fmul i32 %A_7_load_1, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 1101 'fmul' 'mul85_2_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1102 [2/2] (13.1ns)   --->   "%tmp_58 = fadd i32 %tmp_57, i32 %z_56" [gemm_no_taffoin2.c:90]   --->   Operation 1102 'fadd' 'tmp_58' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1103 [2/2] (8.46ns)   --->   "%z_57 = fmul i32 %mul85_3_12, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1103 'fmul' 'z_57' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1104 [2/2] (8.46ns)   --->   "%mul85_3_13 = fmul i32 %A_7_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 1104 'fmul' 'mul85_3_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1105 [2/2] (13.1ns)   --->   "%tmp_73 = fadd i32 %tmp_72, i32 %z_68" [gemm_no_taffoin2.c:90]   --->   Operation 1105 'fadd' 'tmp_73' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1106 [2/2] (8.46ns)   --->   "%z_69 = fmul i32 %mul85_4_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1106 'fmul' 'z_69' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1107 [2/2] (8.46ns)   --->   "%mul85_4_11 = fmul i32 %A_7_load_1, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 1107 'fmul' 'mul85_4_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1108 [2/2] (13.1ns)   --->   "%tmp_88 = fadd i32 %tmp_87, i32 %z_80" [gemm_no_taffoin2.c:90]   --->   Operation 1108 'fadd' 'tmp_88' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1109 [2/2] (8.46ns)   --->   "%z_81 = fmul i32 %mul85_5_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1109 'fmul' 'z_81' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1110 [2/2] (8.46ns)   --->   "%mul85_5_11 = fmul i32 %A_7_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 1110 'fmul' 'mul85_5_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1111 [2/2] (13.1ns)   --->   "%tmp_103 = fadd i32 %tmp_102, i32 %z_92" [gemm_no_taffoin2.c:90]   --->   Operation 1111 'fadd' 'tmp_103' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1112 [2/2] (8.46ns)   --->   "%z_93 = fmul i32 %mul85_6_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1112 'fmul' 'z_93' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1113 [2/2] (8.46ns)   --->   "%mul85_6_11 = fmul i32 %A_7_load_1, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 1113 'fmul' 'mul85_6_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1114 [2/2] (13.1ns)   --->   "%tmp_118 = fadd i32 %tmp_117, i32 %z_104" [gemm_no_taffoin2.c:90]   --->   Operation 1114 'fadd' 'tmp_118' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1115 [2/2] (8.46ns)   --->   "%z_105 = fmul i32 %mul85_7_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1115 'fmul' 'z_105' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1116 [2/2] (8.46ns)   --->   "%mul85_7_11 = fmul i32 %A_7_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 1116 'fmul' 'mul85_7_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1117 [2/2] (13.1ns)   --->   "%tmp_133 = fadd i32 %tmp_132, i32 %z_113" [gemm_no_taffoin2.c:90]   --->   Operation 1117 'fadd' 'tmp_133' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1118 [2/2] (8.46ns)   --->   "%mul85_8_4 = fmul i32 %A_7_load_1, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 1118 'fmul' 'mul85_8_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1119 [2/2] (13.1ns)   --->   "%tmp_148 = fadd i32 %tmp_147, i32 %z_121" [gemm_no_taffoin2.c:90]   --->   Operation 1119 'fadd' 'tmp_148' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1120 [2/2] (8.46ns)   --->   "%mul85_9_4 = fmul i32 %A_7_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 1120 'fmul' 'mul85_9_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1121 [2/2] (13.1ns)   --->   "%tmp_163 = fadd i32 %tmp_162, i32 %z_129" [gemm_no_taffoin2.c:90]   --->   Operation 1121 'fadd' 'tmp_163' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1122 [2/2] (8.46ns)   --->   "%mul85_10_4 = fmul i32 %A_7_load_1, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 1122 'fmul' 'mul85_10_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1123 [2/2] (13.1ns)   --->   "%tmp_178 = fadd i32 %tmp_177, i32 %z_137" [gemm_no_taffoin2.c:90]   --->   Operation 1123 'fadd' 'tmp_178' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1124 [2/2] (8.46ns)   --->   "%mul85_11_4 = fmul i32 %A_7_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 1124 'fmul' 'mul85_11_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1125 [2/2] (13.1ns)   --->   "%tmp_193 = fadd i32 %tmp_192, i32 %z_145" [gemm_no_taffoin2.c:90]   --->   Operation 1125 'fadd' 'tmp_193' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1126 [2/2] (8.46ns)   --->   "%mul85_12_4 = fmul i32 %A_7_load_1, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 1126 'fmul' 'mul85_12_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1127 [2/2] (13.1ns)   --->   "%tmp_208 = fadd i32 %tmp_207, i32 %z_153" [gemm_no_taffoin2.c:90]   --->   Operation 1127 'fadd' 'tmp_208' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1128 [2/2] (8.46ns)   --->   "%mul85_13_4 = fmul i32 %A_7_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 1128 'fmul' 'mul85_13_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1129 [2/2] (13.1ns)   --->   "%tmp_223 = fadd i32 %tmp_222, i32 %z_161" [gemm_no_taffoin2.c:90]   --->   Operation 1129 'fadd' 'tmp_223' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1130 [2/2] (8.46ns)   --->   "%mul85_14_4 = fmul i32 %A_7_load_1, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 1130 'fmul' 'mul85_14_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1131 [2/2] (13.1ns)   --->   "%tmp_238 = fadd i32 %tmp_237, i32 %z_169" [gemm_no_taffoin2.c:90]   --->   Operation 1131 'fadd' 'tmp_238' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1132 [2/2] (8.46ns)   --->   "%mul85_15_4 = fmul i32 %A_7_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 1132 'fmul' 'mul85_15_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 13.1>
ST_33 : Operation 1133 [1/2] (13.1ns)   --->   "%tmp_13 = fadd i32 %tmp_12, i32 %z_13" [gemm_no_taffoin2.c:90]   --->   Operation 1133 'fadd' 'tmp_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1134 [1/2] (8.46ns)   --->   "%z_14 = fmul i32 %mul85_13, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1134 'fmul' 'z_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1135 [1/2] (8.46ns)   --->   "%mul85_14 = fmul i32 %A_7_load_1, i32 2.8125" [gemm_no_taffoin2.c:89]   --->   Operation 1135 'fmul' 'mul85_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1136 [1/2] (13.1ns)   --->   "%tmp_28 = fadd i32 %tmp_27, i32 %z_28" [gemm_no_taffoin2.c:90]   --->   Operation 1136 'fadd' 'tmp_28' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1137 [1/2] (8.46ns)   --->   "%z_29 = fmul i32 %mul85_1_13, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1137 'fmul' 'z_29' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1138 [1/2] (8.46ns)   --->   "%mul85_1_14 = fmul i32 %A_7_load_1, i32 2.625" [gemm_no_taffoin2.c:89]   --->   Operation 1138 'fmul' 'mul85_1_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1139 [1/2] (13.1ns)   --->   "%tmp_43 = fadd i32 %tmp_42, i32 %z_42" [gemm_no_taffoin2.c:90]   --->   Operation 1139 'fadd' 'tmp_43' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1140 [1/2] (8.46ns)   --->   "%z_43 = fmul i32 %mul85_2_12, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1140 'fmul' 'z_43' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1141 [1/2] (8.46ns)   --->   "%mul85_2_13 = fmul i32 %A_7_load_1, i32 2.4375" [gemm_no_taffoin2.c:89]   --->   Operation 1141 'fmul' 'mul85_2_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1142 [1/2] (13.1ns)   --->   "%tmp_58 = fadd i32 %tmp_57, i32 %z_56" [gemm_no_taffoin2.c:90]   --->   Operation 1142 'fadd' 'tmp_58' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1143 [1/2] (8.46ns)   --->   "%z_57 = fmul i32 %mul85_3_12, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1143 'fmul' 'z_57' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1144 [1/2] (8.46ns)   --->   "%mul85_3_13 = fmul i32 %A_7_load_1, i32 2.25" [gemm_no_taffoin2.c:89]   --->   Operation 1144 'fmul' 'mul85_3_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1145 [1/2] (13.1ns)   --->   "%tmp_73 = fadd i32 %tmp_72, i32 %z_68" [gemm_no_taffoin2.c:90]   --->   Operation 1145 'fadd' 'tmp_73' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1146 [1/2] (8.46ns)   --->   "%z_69 = fmul i32 %mul85_4_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1146 'fmul' 'z_69' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1147 [1/2] (8.46ns)   --->   "%mul85_4_11 = fmul i32 %A_7_load_1, i32 2.0625" [gemm_no_taffoin2.c:89]   --->   Operation 1147 'fmul' 'mul85_4_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1148 [1/2] (13.1ns)   --->   "%tmp_88 = fadd i32 %tmp_87, i32 %z_80" [gemm_no_taffoin2.c:90]   --->   Operation 1148 'fadd' 'tmp_88' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1149 [1/2] (8.46ns)   --->   "%z_81 = fmul i32 %mul85_5_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1149 'fmul' 'z_81' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1150 [1/2] (8.46ns)   --->   "%mul85_5_11 = fmul i32 %A_7_load_1, i32 1.875" [gemm_no_taffoin2.c:89]   --->   Operation 1150 'fmul' 'mul85_5_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1151 [1/2] (13.1ns)   --->   "%tmp_103 = fadd i32 %tmp_102, i32 %z_92" [gemm_no_taffoin2.c:90]   --->   Operation 1151 'fadd' 'tmp_103' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1152 [1/2] (8.46ns)   --->   "%z_93 = fmul i32 %mul85_6_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1152 'fmul' 'z_93' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1153 [1/2] (8.46ns)   --->   "%mul85_6_11 = fmul i32 %A_7_load_1, i32 1.6875" [gemm_no_taffoin2.c:89]   --->   Operation 1153 'fmul' 'mul85_6_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1154 [1/2] (13.1ns)   --->   "%tmp_118 = fadd i32 %tmp_117, i32 %z_104" [gemm_no_taffoin2.c:90]   --->   Operation 1154 'fadd' 'tmp_118' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1155 [1/2] (8.46ns)   --->   "%z_105 = fmul i32 %mul85_7_10, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1155 'fmul' 'z_105' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1156 [1/2] (8.46ns)   --->   "%mul85_7_11 = fmul i32 %A_7_load_1, i32 1.5" [gemm_no_taffoin2.c:89]   --->   Operation 1156 'fmul' 'mul85_7_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1157 [1/2] (13.1ns)   --->   "%tmp_133 = fadd i32 %tmp_132, i32 %z_113" [gemm_no_taffoin2.c:90]   --->   Operation 1157 'fadd' 'tmp_133' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1158 [1/2] (8.46ns)   --->   "%mul85_8_4 = fmul i32 %A_7_load_1, i32 1.3125" [gemm_no_taffoin2.c:89]   --->   Operation 1158 'fmul' 'mul85_8_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1159 [1/2] (13.1ns)   --->   "%tmp_148 = fadd i32 %tmp_147, i32 %z_121" [gemm_no_taffoin2.c:90]   --->   Operation 1159 'fadd' 'tmp_148' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1160 [1/2] (8.46ns)   --->   "%mul85_9_4 = fmul i32 %A_7_load_1, i32 1.125" [gemm_no_taffoin2.c:89]   --->   Operation 1160 'fmul' 'mul85_9_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1161 [1/2] (13.1ns)   --->   "%tmp_163 = fadd i32 %tmp_162, i32 %z_129" [gemm_no_taffoin2.c:90]   --->   Operation 1161 'fadd' 'tmp_163' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1162 [1/2] (8.46ns)   --->   "%mul85_10_4 = fmul i32 %A_7_load_1, i32 0.9375" [gemm_no_taffoin2.c:89]   --->   Operation 1162 'fmul' 'mul85_10_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1163 [1/2] (13.1ns)   --->   "%tmp_178 = fadd i32 %tmp_177, i32 %z_137" [gemm_no_taffoin2.c:90]   --->   Operation 1163 'fadd' 'tmp_178' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1164 [1/2] (8.46ns)   --->   "%mul85_11_4 = fmul i32 %A_7_load_1, i32 0.75" [gemm_no_taffoin2.c:89]   --->   Operation 1164 'fmul' 'mul85_11_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1165 [1/2] (13.1ns)   --->   "%tmp_193 = fadd i32 %tmp_192, i32 %z_145" [gemm_no_taffoin2.c:90]   --->   Operation 1165 'fadd' 'tmp_193' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1166 [1/2] (8.46ns)   --->   "%mul85_12_4 = fmul i32 %A_7_load_1, i32 0.5625" [gemm_no_taffoin2.c:89]   --->   Operation 1166 'fmul' 'mul85_12_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1167 [1/2] (13.1ns)   --->   "%tmp_208 = fadd i32 %tmp_207, i32 %z_153" [gemm_no_taffoin2.c:90]   --->   Operation 1167 'fadd' 'tmp_208' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1168 [1/2] (8.46ns)   --->   "%mul85_13_4 = fmul i32 %A_7_load_1, i32 0.375" [gemm_no_taffoin2.c:89]   --->   Operation 1168 'fmul' 'mul85_13_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1169 [1/2] (13.1ns)   --->   "%tmp_223 = fadd i32 %tmp_222, i32 %z_161" [gemm_no_taffoin2.c:90]   --->   Operation 1169 'fadd' 'tmp_223' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1170 [1/2] (8.46ns)   --->   "%mul85_14_4 = fmul i32 %A_7_load_1, i32 0.1875" [gemm_no_taffoin2.c:89]   --->   Operation 1170 'fmul' 'mul85_14_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1171 [1/2] (13.1ns)   --->   "%tmp_238 = fadd i32 %tmp_237, i32 %z_169" [gemm_no_taffoin2.c:90]   --->   Operation 1171 'fadd' 'tmp_238' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1172 [1/2] (8.46ns)   --->   "%mul85_15_4 = fmul i32 %A_7_load_1, i32 0" [gemm_no_taffoin2.c:89]   --->   Operation 1172 'fmul' 'mul85_15_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 13.1>
ST_34 : Operation 1173 [2/2] (13.1ns)   --->   "%tmp_14 = fadd i32 %tmp_13, i32 %z_14" [gemm_no_taffoin2.c:90]   --->   Operation 1173 'fadd' 'tmp_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1174 [2/2] (8.46ns)   --->   "%z_15 = fmul i32 %mul85_14, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1174 'fmul' 'z_15' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1175 [2/2] (13.1ns)   --->   "%tmp_29 = fadd i32 %tmp_28, i32 %z_29" [gemm_no_taffoin2.c:90]   --->   Operation 1175 'fadd' 'tmp_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1176 [2/2] (8.46ns)   --->   "%z_30 = fmul i32 %mul85_1_14, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1176 'fmul' 'z_30' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1177 [2/2] (13.1ns)   --->   "%tmp_44 = fadd i32 %tmp_43, i32 %z_43" [gemm_no_taffoin2.c:90]   --->   Operation 1177 'fadd' 'tmp_44' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1178 [2/2] (8.46ns)   --->   "%z_44 = fmul i32 %mul85_2_13, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1178 'fmul' 'z_44' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1179 [2/2] (13.1ns)   --->   "%tmp_59 = fadd i32 %tmp_58, i32 %z_57" [gemm_no_taffoin2.c:90]   --->   Operation 1179 'fadd' 'tmp_59' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1180 [2/2] (8.46ns)   --->   "%z_58 = fmul i32 %mul85_3_13, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1180 'fmul' 'z_58' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1181 [2/2] (13.1ns)   --->   "%tmp_74 = fadd i32 %tmp_73, i32 %z_69" [gemm_no_taffoin2.c:90]   --->   Operation 1181 'fadd' 'tmp_74' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1182 [2/2] (8.46ns)   --->   "%z_70 = fmul i32 %mul85_4_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1182 'fmul' 'z_70' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1183 [2/2] (13.1ns)   --->   "%tmp_89 = fadd i32 %tmp_88, i32 %z_81" [gemm_no_taffoin2.c:90]   --->   Operation 1183 'fadd' 'tmp_89' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1184 [2/2] (8.46ns)   --->   "%z_82 = fmul i32 %mul85_5_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1184 'fmul' 'z_82' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1185 [2/2] (13.1ns)   --->   "%tmp_104 = fadd i32 %tmp_103, i32 %z_93" [gemm_no_taffoin2.c:90]   --->   Operation 1185 'fadd' 'tmp_104' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1186 [2/2] (8.46ns)   --->   "%z_94 = fmul i32 %mul85_6_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1186 'fmul' 'z_94' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1187 [2/2] (13.1ns)   --->   "%tmp_119 = fadd i32 %tmp_118, i32 %z_105" [gemm_no_taffoin2.c:90]   --->   Operation 1187 'fadd' 'tmp_119' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1188 [2/2] (8.46ns)   --->   "%z_106 = fmul i32 %mul85_7_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1188 'fmul' 'z_106' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1189 [2/2] (13.1ns)   --->   "%tmp_134 = fadd i32 %tmp_133, i32 %z_14" [gemm_no_taffoin2.c:90]   --->   Operation 1189 'fadd' 'tmp_134' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1190 [2/2] (8.46ns)   --->   "%z_114 = fmul i32 %mul85_8_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1190 'fmul' 'z_114' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1191 [2/2] (13.1ns)   --->   "%tmp_149 = fadd i32 %tmp_148, i32 %z_29" [gemm_no_taffoin2.c:90]   --->   Operation 1191 'fadd' 'tmp_149' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1192 [2/2] (8.46ns)   --->   "%z_122 = fmul i32 %mul85_9_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1192 'fmul' 'z_122' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1193 [2/2] (13.1ns)   --->   "%tmp_164 = fadd i32 %tmp_163, i32 %z_43" [gemm_no_taffoin2.c:90]   --->   Operation 1193 'fadd' 'tmp_164' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1194 [2/2] (8.46ns)   --->   "%z_130 = fmul i32 %mul85_10_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1194 'fmul' 'z_130' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1195 [2/2] (13.1ns)   --->   "%tmp_179 = fadd i32 %tmp_178, i32 %z_57" [gemm_no_taffoin2.c:90]   --->   Operation 1195 'fadd' 'tmp_179' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1196 [2/2] (8.46ns)   --->   "%z_138 = fmul i32 %mul85_11_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1196 'fmul' 'z_138' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1197 [2/2] (13.1ns)   --->   "%tmp_194 = fadd i32 %tmp_193, i32 %z_69" [gemm_no_taffoin2.c:90]   --->   Operation 1197 'fadd' 'tmp_194' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1198 [2/2] (8.46ns)   --->   "%z_146 = fmul i32 %mul85_12_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1198 'fmul' 'z_146' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1199 [2/2] (13.1ns)   --->   "%tmp_209 = fadd i32 %tmp_208, i32 %z_81" [gemm_no_taffoin2.c:90]   --->   Operation 1199 'fadd' 'tmp_209' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1200 [2/2] (8.46ns)   --->   "%z_154 = fmul i32 %mul85_13_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1200 'fmul' 'z_154' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1201 [2/2] (13.1ns)   --->   "%tmp_224 = fadd i32 %tmp_223, i32 %z_93" [gemm_no_taffoin2.c:90]   --->   Operation 1201 'fadd' 'tmp_224' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1202 [2/2] (8.46ns)   --->   "%z_162 = fmul i32 %mul85_14_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1202 'fmul' 'z_162' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1203 [2/2] (13.1ns)   --->   "%tmp_239 = fadd i32 %tmp_238, i32 %z_105" [gemm_no_taffoin2.c:90]   --->   Operation 1203 'fadd' 'tmp_239' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1204 [2/2] (8.46ns)   --->   "%z_170 = fmul i32 %mul85_15_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1204 'fmul' 'z_170' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 13.1>
ST_35 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %ii_2" [gemm_no_taffoin2.c:81]   --->   Operation 1205 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1206 [1/2] (13.1ns)   --->   "%tmp_14 = fadd i32 %tmp_13, i32 %z_14" [gemm_no_taffoin2.c:90]   --->   Operation 1206 'fadd' 'tmp_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1207 [1/2] (8.46ns)   --->   "%z_15 = fmul i32 %mul85_14, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1207 'fmul' 'z_15' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1208 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1208 'getelementptr' 'D_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1209 [2/2] (1.14ns)   --->   "%D_load = load i4 %D_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1209 'load' 'D_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1210 [1/2] (13.1ns)   --->   "%tmp_29 = fadd i32 %tmp_28, i32 %z_29" [gemm_no_taffoin2.c:90]   --->   Operation 1210 'fadd' 'tmp_29' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1211 [1/2] (8.46ns)   --->   "%z_30 = fmul i32 %mul85_1_14, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1211 'fmul' 'z_30' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1212 [1/1] (0.00ns)   --->   "%D_1_addr = getelementptr i32 %D_1, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1212 'getelementptr' 'D_1_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1213 [2/2] (1.14ns)   --->   "%D_1_load = load i4 %D_1_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1213 'load' 'D_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1214 [1/2] (13.1ns)   --->   "%tmp_44 = fadd i32 %tmp_43, i32 %z_43" [gemm_no_taffoin2.c:90]   --->   Operation 1214 'fadd' 'tmp_44' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1215 [1/2] (8.46ns)   --->   "%z_44 = fmul i32 %mul85_2_13, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1215 'fmul' 'z_44' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1216 [1/1] (0.00ns)   --->   "%D_2_addr = getelementptr i32 %D_2, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1216 'getelementptr' 'D_2_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1217 [2/2] (1.14ns)   --->   "%D_2_load = load i4 %D_2_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1217 'load' 'D_2_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1218 [1/2] (13.1ns)   --->   "%tmp_59 = fadd i32 %tmp_58, i32 %z_57" [gemm_no_taffoin2.c:90]   --->   Operation 1218 'fadd' 'tmp_59' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1219 [1/2] (8.46ns)   --->   "%z_58 = fmul i32 %mul85_3_13, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1219 'fmul' 'z_58' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1220 [1/1] (0.00ns)   --->   "%D_3_addr = getelementptr i32 %D_3, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1220 'getelementptr' 'D_3_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1221 [2/2] (1.14ns)   --->   "%D_3_load = load i4 %D_3_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1221 'load' 'D_3_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1222 [1/2] (13.1ns)   --->   "%tmp_74 = fadd i32 %tmp_73, i32 %z_69" [gemm_no_taffoin2.c:90]   --->   Operation 1222 'fadd' 'tmp_74' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1223 [1/2] (8.46ns)   --->   "%z_70 = fmul i32 %mul85_4_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1223 'fmul' 'z_70' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1224 [1/1] (0.00ns)   --->   "%D_4_addr = getelementptr i32 %D_4, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1224 'getelementptr' 'D_4_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1225 [2/2] (1.14ns)   --->   "%D_4_load = load i4 %D_4_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1225 'load' 'D_4_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1226 [1/2] (13.1ns)   --->   "%tmp_89 = fadd i32 %tmp_88, i32 %z_81" [gemm_no_taffoin2.c:90]   --->   Operation 1226 'fadd' 'tmp_89' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1227 [1/2] (8.46ns)   --->   "%z_82 = fmul i32 %mul85_5_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1227 'fmul' 'z_82' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1228 [1/1] (0.00ns)   --->   "%D_5_addr = getelementptr i32 %D_5, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1228 'getelementptr' 'D_5_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1229 [2/2] (1.14ns)   --->   "%D_5_load = load i4 %D_5_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1229 'load' 'D_5_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1230 [1/2] (13.1ns)   --->   "%tmp_104 = fadd i32 %tmp_103, i32 %z_93" [gemm_no_taffoin2.c:90]   --->   Operation 1230 'fadd' 'tmp_104' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1231 [1/2] (8.46ns)   --->   "%z_94 = fmul i32 %mul85_6_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1231 'fmul' 'z_94' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1232 [1/1] (0.00ns)   --->   "%D_6_addr = getelementptr i32 %D_6, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1232 'getelementptr' 'D_6_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1233 [2/2] (1.14ns)   --->   "%D_6_load = load i4 %D_6_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1233 'load' 'D_6_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1234 [1/2] (13.1ns)   --->   "%tmp_119 = fadd i32 %tmp_118, i32 %z_105" [gemm_no_taffoin2.c:90]   --->   Operation 1234 'fadd' 'tmp_119' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1235 [1/2] (8.46ns)   --->   "%z_106 = fmul i32 %mul85_7_11, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1235 'fmul' 'z_106' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1236 [1/1] (0.00ns)   --->   "%D_7_addr = getelementptr i32 %D_7, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1236 'getelementptr' 'D_7_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1237 [2/2] (1.14ns)   --->   "%D_7_load = load i4 %D_7_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1237 'load' 'D_7_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1238 [1/2] (13.1ns)   --->   "%tmp_134 = fadd i32 %tmp_133, i32 %z_14" [gemm_no_taffoin2.c:90]   --->   Operation 1238 'fadd' 'tmp_134' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1239 [1/2] (8.46ns)   --->   "%z_114 = fmul i32 %mul85_8_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1239 'fmul' 'z_114' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1240 [1/1] (0.00ns)   --->   "%D_8_addr = getelementptr i32 %D_8, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1240 'getelementptr' 'D_8_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1241 [2/2] (1.14ns)   --->   "%D_8_load = load i4 %D_8_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1241 'load' 'D_8_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1242 [1/2] (13.1ns)   --->   "%tmp_149 = fadd i32 %tmp_148, i32 %z_29" [gemm_no_taffoin2.c:90]   --->   Operation 1242 'fadd' 'tmp_149' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1243 [1/2] (8.46ns)   --->   "%z_122 = fmul i32 %mul85_9_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1243 'fmul' 'z_122' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1244 [1/1] (0.00ns)   --->   "%D_9_addr = getelementptr i32 %D_9, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1244 'getelementptr' 'D_9_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1245 [2/2] (1.14ns)   --->   "%D_9_load = load i4 %D_9_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1245 'load' 'D_9_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1246 [1/2] (13.1ns)   --->   "%tmp_164 = fadd i32 %tmp_163, i32 %z_43" [gemm_no_taffoin2.c:90]   --->   Operation 1246 'fadd' 'tmp_164' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1247 [1/2] (8.46ns)   --->   "%z_130 = fmul i32 %mul85_10_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1247 'fmul' 'z_130' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1248 [1/1] (0.00ns)   --->   "%D_10_addr = getelementptr i32 %D_10, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1248 'getelementptr' 'D_10_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1249 [2/2] (1.14ns)   --->   "%D_10_load = load i4 %D_10_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1249 'load' 'D_10_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1250 [1/2] (13.1ns)   --->   "%tmp_179 = fadd i32 %tmp_178, i32 %z_57" [gemm_no_taffoin2.c:90]   --->   Operation 1250 'fadd' 'tmp_179' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1251 [1/2] (8.46ns)   --->   "%z_138 = fmul i32 %mul85_11_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1251 'fmul' 'z_138' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1252 [1/1] (0.00ns)   --->   "%D_11_addr = getelementptr i32 %D_11, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1252 'getelementptr' 'D_11_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1253 [2/2] (1.14ns)   --->   "%D_11_load = load i4 %D_11_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1253 'load' 'D_11_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1254 [1/2] (13.1ns)   --->   "%tmp_194 = fadd i32 %tmp_193, i32 %z_69" [gemm_no_taffoin2.c:90]   --->   Operation 1254 'fadd' 'tmp_194' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1255 [1/2] (8.46ns)   --->   "%z_146 = fmul i32 %mul85_12_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1255 'fmul' 'z_146' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1256 [1/1] (0.00ns)   --->   "%D_12_addr = getelementptr i32 %D_12, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1256 'getelementptr' 'D_12_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1257 [2/2] (1.14ns)   --->   "%D_12_load = load i4 %D_12_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1257 'load' 'D_12_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1258 [1/2] (13.1ns)   --->   "%tmp_209 = fadd i32 %tmp_208, i32 %z_81" [gemm_no_taffoin2.c:90]   --->   Operation 1258 'fadd' 'tmp_209' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1259 [1/2] (8.46ns)   --->   "%z_154 = fmul i32 %mul85_13_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1259 'fmul' 'z_154' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1260 [1/1] (0.00ns)   --->   "%D_13_addr = getelementptr i32 %D_13, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1260 'getelementptr' 'D_13_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1261 [2/2] (1.14ns)   --->   "%D_13_load = load i4 %D_13_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1261 'load' 'D_13_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1262 [1/2] (13.1ns)   --->   "%tmp_224 = fadd i32 %tmp_223, i32 %z_93" [gemm_no_taffoin2.c:90]   --->   Operation 1262 'fadd' 'tmp_224' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1263 [1/2] (8.46ns)   --->   "%z_162 = fmul i32 %mul85_14_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1263 'fmul' 'z_162' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1264 [1/1] (0.00ns)   --->   "%D_14_addr = getelementptr i32 %D_14, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1264 'getelementptr' 'D_14_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1265 [2/2] (1.14ns)   --->   "%D_14_load = load i4 %D_14_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1265 'load' 'D_14_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_35 : Operation 1266 [1/2] (13.1ns)   --->   "%tmp_239 = fadd i32 %tmp_238, i32 %z_105" [gemm_no_taffoin2.c:90]   --->   Operation 1266 'fadd' 'tmp_239' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1267 [1/2] (8.46ns)   --->   "%z_170 = fmul i32 %mul85_15_4, i32 1.2" [gemm_no_taffoin2.c:89]   --->   Operation 1267 'fmul' 'z_170' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1268 [1/1] (0.00ns)   --->   "%D_15_addr = getelementptr i32 %D_15, i64 0, i64 %zext_ln81" [gemm_no_taffoin2.c:92]   --->   Operation 1268 'getelementptr' 'D_15_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1269 [2/2] (1.14ns)   --->   "%D_15_load = load i4 %D_15_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1269 'load' 'D_15_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 36 <SV = 35> <Delay = 13.1>
ST_36 : Operation 1270 [2/2] (13.1ns)   --->   "%tmp_15 = fadd i32 %tmp_14, i32 %z_15" [gemm_no_taffoin2.c:90]   --->   Operation 1270 'fadd' 'tmp_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1271 [1/2] (1.14ns)   --->   "%D_load = load i4 %D_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1271 'load' 'D_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1272 [2/2] (8.46ns)   --->   "%mul2 = fmul i32 %D_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1272 'fmul' 'mul2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1273 [2/2] (13.1ns)   --->   "%tmp_30 = fadd i32 %tmp_29, i32 %z_30" [gemm_no_taffoin2.c:90]   --->   Operation 1273 'fadd' 'tmp_30' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1274 [1/2] (1.14ns)   --->   "%D_1_load = load i4 %D_1_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1274 'load' 'D_1_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1275 [2/2] (8.46ns)   --->   "%mul95_1 = fmul i32 %D_1_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1275 'fmul' 'mul95_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1276 [2/2] (13.1ns)   --->   "%tmp_45 = fadd i32 %tmp_44, i32 %z_44" [gemm_no_taffoin2.c:90]   --->   Operation 1276 'fadd' 'tmp_45' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1277 [1/2] (1.14ns)   --->   "%D_2_load = load i4 %D_2_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1277 'load' 'D_2_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1278 [2/2] (8.46ns)   --->   "%mul95_2 = fmul i32 %D_2_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1278 'fmul' 'mul95_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1279 [2/2] (13.1ns)   --->   "%tmp_60 = fadd i32 %tmp_59, i32 %z_58" [gemm_no_taffoin2.c:90]   --->   Operation 1279 'fadd' 'tmp_60' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1280 [1/2] (1.14ns)   --->   "%D_3_load = load i4 %D_3_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1280 'load' 'D_3_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1281 [2/2] (8.46ns)   --->   "%mul95_3 = fmul i32 %D_3_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1281 'fmul' 'mul95_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1282 [2/2] (13.1ns)   --->   "%tmp_75 = fadd i32 %tmp_74, i32 %z_70" [gemm_no_taffoin2.c:90]   --->   Operation 1282 'fadd' 'tmp_75' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1283 [1/2] (1.14ns)   --->   "%D_4_load = load i4 %D_4_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1283 'load' 'D_4_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1284 [2/2] (8.46ns)   --->   "%mul95_4 = fmul i32 %D_4_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1284 'fmul' 'mul95_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1285 [2/2] (13.1ns)   --->   "%tmp_90 = fadd i32 %tmp_89, i32 %z_82" [gemm_no_taffoin2.c:90]   --->   Operation 1285 'fadd' 'tmp_90' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1286 [1/2] (1.14ns)   --->   "%D_5_load = load i4 %D_5_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1286 'load' 'D_5_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1287 [2/2] (8.46ns)   --->   "%mul95_5 = fmul i32 %D_5_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1287 'fmul' 'mul95_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1288 [2/2] (13.1ns)   --->   "%tmp_105 = fadd i32 %tmp_104, i32 %z_94" [gemm_no_taffoin2.c:90]   --->   Operation 1288 'fadd' 'tmp_105' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1289 [1/2] (1.14ns)   --->   "%D_6_load = load i4 %D_6_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1289 'load' 'D_6_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1290 [2/2] (8.46ns)   --->   "%mul95_6 = fmul i32 %D_6_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1290 'fmul' 'mul95_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1291 [2/2] (13.1ns)   --->   "%tmp_120 = fadd i32 %tmp_119, i32 %z_106" [gemm_no_taffoin2.c:90]   --->   Operation 1291 'fadd' 'tmp_120' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1292 [1/2] (1.14ns)   --->   "%D_7_load = load i4 %D_7_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1292 'load' 'D_7_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1293 [2/2] (8.46ns)   --->   "%mul95_7 = fmul i32 %D_7_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1293 'fmul' 'mul95_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1294 [2/2] (13.1ns)   --->   "%tmp_135 = fadd i32 %tmp_134, i32 %z_114" [gemm_no_taffoin2.c:90]   --->   Operation 1294 'fadd' 'tmp_135' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1295 [1/2] (1.14ns)   --->   "%D_8_load = load i4 %D_8_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1295 'load' 'D_8_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1296 [2/2] (8.46ns)   --->   "%mul95_8 = fmul i32 %D_8_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1296 'fmul' 'mul95_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1297 [2/2] (13.1ns)   --->   "%tmp_150 = fadd i32 %tmp_149, i32 %z_122" [gemm_no_taffoin2.c:90]   --->   Operation 1297 'fadd' 'tmp_150' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1298 [1/2] (1.14ns)   --->   "%D_9_load = load i4 %D_9_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1298 'load' 'D_9_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1299 [2/2] (8.46ns)   --->   "%mul95_9 = fmul i32 %D_9_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1299 'fmul' 'mul95_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1300 [2/2] (13.1ns)   --->   "%tmp_165 = fadd i32 %tmp_164, i32 %z_130" [gemm_no_taffoin2.c:90]   --->   Operation 1300 'fadd' 'tmp_165' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1301 [1/2] (1.14ns)   --->   "%D_10_load = load i4 %D_10_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1301 'load' 'D_10_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1302 [2/2] (8.46ns)   --->   "%mul95_s = fmul i32 %D_10_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1302 'fmul' 'mul95_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1303 [2/2] (13.1ns)   --->   "%tmp_180 = fadd i32 %tmp_179, i32 %z_138" [gemm_no_taffoin2.c:90]   --->   Operation 1303 'fadd' 'tmp_180' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1304 [1/2] (1.14ns)   --->   "%D_11_load = load i4 %D_11_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1304 'load' 'D_11_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1305 [2/2] (8.46ns)   --->   "%mul95_10 = fmul i32 %D_11_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1305 'fmul' 'mul95_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1306 [2/2] (13.1ns)   --->   "%tmp_195 = fadd i32 %tmp_194, i32 %z_146" [gemm_no_taffoin2.c:90]   --->   Operation 1306 'fadd' 'tmp_195' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1307 [1/2] (1.14ns)   --->   "%D_12_load = load i4 %D_12_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1307 'load' 'D_12_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1308 [2/2] (8.46ns)   --->   "%mul95_11 = fmul i32 %D_12_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1308 'fmul' 'mul95_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1309 [2/2] (13.1ns)   --->   "%tmp_210 = fadd i32 %tmp_209, i32 %z_154" [gemm_no_taffoin2.c:90]   --->   Operation 1309 'fadd' 'tmp_210' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1310 [1/2] (1.14ns)   --->   "%D_13_load = load i4 %D_13_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1310 'load' 'D_13_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1311 [2/2] (8.46ns)   --->   "%mul95_12 = fmul i32 %D_13_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1311 'fmul' 'mul95_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1312 [2/2] (13.1ns)   --->   "%tmp_225 = fadd i32 %tmp_224, i32 %z_162" [gemm_no_taffoin2.c:90]   --->   Operation 1312 'fadd' 'tmp_225' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1313 [1/2] (1.14ns)   --->   "%D_14_load = load i4 %D_14_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1313 'load' 'D_14_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1314 [2/2] (8.46ns)   --->   "%mul95_13 = fmul i32 %D_14_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1314 'fmul' 'mul95_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1315 [2/2] (13.1ns)   --->   "%tmp_240 = fadd i32 %tmp_239, i32 %z_170" [gemm_no_taffoin2.c:90]   --->   Operation 1315 'fadd' 'tmp_240' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1316 [1/2] (1.14ns)   --->   "%D_15_load = load i4 %D_15_addr" [gemm_no_taffoin2.c:92]   --->   Operation 1316 'load' 'D_15_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_36 : Operation 1317 [2/2] (8.46ns)   --->   "%mul95_14 = fmul i32 %D_15_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1317 'fmul' 'mul95_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 13.1>
ST_37 : Operation 1318 [1/2] (13.1ns)   --->   "%tmp_15 = fadd i32 %tmp_14, i32 %z_15" [gemm_no_taffoin2.c:90]   --->   Operation 1318 'fadd' 'tmp_15' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1319 [1/2] (8.46ns)   --->   "%mul2 = fmul i32 %D_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1319 'fmul' 'mul2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1320 [1/2] (13.1ns)   --->   "%tmp_30 = fadd i32 %tmp_29, i32 %z_30" [gemm_no_taffoin2.c:90]   --->   Operation 1320 'fadd' 'tmp_30' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1321 [1/2] (8.46ns)   --->   "%mul95_1 = fmul i32 %D_1_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1321 'fmul' 'mul95_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1322 [1/2] (13.1ns)   --->   "%tmp_45 = fadd i32 %tmp_44, i32 %z_44" [gemm_no_taffoin2.c:90]   --->   Operation 1322 'fadd' 'tmp_45' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1323 [1/2] (8.46ns)   --->   "%mul95_2 = fmul i32 %D_2_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1323 'fmul' 'mul95_2' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1324 [1/2] (13.1ns)   --->   "%tmp_60 = fadd i32 %tmp_59, i32 %z_58" [gemm_no_taffoin2.c:90]   --->   Operation 1324 'fadd' 'tmp_60' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1325 [1/2] (8.46ns)   --->   "%mul95_3 = fmul i32 %D_3_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1325 'fmul' 'mul95_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1326 [1/2] (13.1ns)   --->   "%tmp_75 = fadd i32 %tmp_74, i32 %z_70" [gemm_no_taffoin2.c:90]   --->   Operation 1326 'fadd' 'tmp_75' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1327 [1/2] (8.46ns)   --->   "%mul95_4 = fmul i32 %D_4_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1327 'fmul' 'mul95_4' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1328 [1/2] (13.1ns)   --->   "%tmp_90 = fadd i32 %tmp_89, i32 %z_82" [gemm_no_taffoin2.c:90]   --->   Operation 1328 'fadd' 'tmp_90' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1329 [1/2] (8.46ns)   --->   "%mul95_5 = fmul i32 %D_5_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1329 'fmul' 'mul95_5' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1330 [1/2] (13.1ns)   --->   "%tmp_105 = fadd i32 %tmp_104, i32 %z_94" [gemm_no_taffoin2.c:90]   --->   Operation 1330 'fadd' 'tmp_105' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1331 [1/2] (8.46ns)   --->   "%mul95_6 = fmul i32 %D_6_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1331 'fmul' 'mul95_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1332 [1/2] (13.1ns)   --->   "%tmp_120 = fadd i32 %tmp_119, i32 %z_106" [gemm_no_taffoin2.c:90]   --->   Operation 1332 'fadd' 'tmp_120' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1333 [1/2] (8.46ns)   --->   "%mul95_7 = fmul i32 %D_7_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1333 'fmul' 'mul95_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1334 [1/2] (13.1ns)   --->   "%tmp_135 = fadd i32 %tmp_134, i32 %z_114" [gemm_no_taffoin2.c:90]   --->   Operation 1334 'fadd' 'tmp_135' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1335 [1/2] (8.46ns)   --->   "%mul95_8 = fmul i32 %D_8_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1335 'fmul' 'mul95_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1336 [1/2] (13.1ns)   --->   "%tmp_150 = fadd i32 %tmp_149, i32 %z_122" [gemm_no_taffoin2.c:90]   --->   Operation 1336 'fadd' 'tmp_150' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1337 [1/2] (8.46ns)   --->   "%mul95_9 = fmul i32 %D_9_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1337 'fmul' 'mul95_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1338 [1/2] (13.1ns)   --->   "%tmp_165 = fadd i32 %tmp_164, i32 %z_130" [gemm_no_taffoin2.c:90]   --->   Operation 1338 'fadd' 'tmp_165' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1339 [1/2] (8.46ns)   --->   "%mul95_s = fmul i32 %D_10_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1339 'fmul' 'mul95_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1340 [1/2] (13.1ns)   --->   "%tmp_180 = fadd i32 %tmp_179, i32 %z_138" [gemm_no_taffoin2.c:90]   --->   Operation 1340 'fadd' 'tmp_180' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1341 [1/2] (8.46ns)   --->   "%mul95_10 = fmul i32 %D_11_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1341 'fmul' 'mul95_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1342 [1/2] (13.1ns)   --->   "%tmp_195 = fadd i32 %tmp_194, i32 %z_146" [gemm_no_taffoin2.c:90]   --->   Operation 1342 'fadd' 'tmp_195' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1343 [1/2] (8.46ns)   --->   "%mul95_11 = fmul i32 %D_12_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1343 'fmul' 'mul95_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1344 [1/2] (13.1ns)   --->   "%tmp_210 = fadd i32 %tmp_209, i32 %z_154" [gemm_no_taffoin2.c:90]   --->   Operation 1344 'fadd' 'tmp_210' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1345 [1/2] (8.46ns)   --->   "%mul95_12 = fmul i32 %D_13_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1345 'fmul' 'mul95_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1346 [1/2] (13.1ns)   --->   "%tmp_225 = fadd i32 %tmp_224, i32 %z_162" [gemm_no_taffoin2.c:90]   --->   Operation 1346 'fadd' 'tmp_225' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1347 [1/2] (8.46ns)   --->   "%mul95_13 = fmul i32 %D_14_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1347 'fmul' 'mul95_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1348 [1/2] (13.1ns)   --->   "%tmp_240 = fadd i32 %tmp_239, i32 %z_170" [gemm_no_taffoin2.c:90]   --->   Operation 1348 'fadd' 'tmp_240' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1349 [1/2] (8.46ns)   --->   "%mul95_14 = fmul i32 %D_15_load, i32 1.5" [gemm_no_taffoin2.c:92]   --->   Operation 1349 'fmul' 'mul95_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 13.1>
ST_38 : Operation 1350 [2/2] (13.1ns)   --->   "%add = fadd i32 %mul2, i32 %tmp_15" [gemm_no_taffoin2.c:93]   --->   Operation 1350 'fadd' 'add' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1351 [2/2] (13.1ns)   --->   "%add104_1 = fadd i32 %mul95_1, i32 %tmp_30" [gemm_no_taffoin2.c:93]   --->   Operation 1351 'fadd' 'add104_1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1352 [2/2] (13.1ns)   --->   "%add104_2 = fadd i32 %mul95_2, i32 %tmp_45" [gemm_no_taffoin2.c:93]   --->   Operation 1352 'fadd' 'add104_2' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1353 [2/2] (13.1ns)   --->   "%add104_3 = fadd i32 %mul95_3, i32 %tmp_60" [gemm_no_taffoin2.c:93]   --->   Operation 1353 'fadd' 'add104_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1354 [2/2] (13.1ns)   --->   "%add104_4 = fadd i32 %mul95_4, i32 %tmp_75" [gemm_no_taffoin2.c:93]   --->   Operation 1354 'fadd' 'add104_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1355 [2/2] (13.1ns)   --->   "%add104_5 = fadd i32 %mul95_5, i32 %tmp_90" [gemm_no_taffoin2.c:93]   --->   Operation 1355 'fadd' 'add104_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1356 [2/2] (13.1ns)   --->   "%add104_6 = fadd i32 %mul95_6, i32 %tmp_105" [gemm_no_taffoin2.c:93]   --->   Operation 1356 'fadd' 'add104_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1357 [2/2] (13.1ns)   --->   "%add104_7 = fadd i32 %mul95_7, i32 %tmp_120" [gemm_no_taffoin2.c:93]   --->   Operation 1357 'fadd' 'add104_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1358 [2/2] (13.1ns)   --->   "%add104_8 = fadd i32 %mul95_8, i32 %tmp_135" [gemm_no_taffoin2.c:93]   --->   Operation 1358 'fadd' 'add104_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1359 [2/2] (13.1ns)   --->   "%add104_9 = fadd i32 %mul95_9, i32 %tmp_150" [gemm_no_taffoin2.c:93]   --->   Operation 1359 'fadd' 'add104_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1360 [2/2] (13.1ns)   --->   "%add104_s = fadd i32 %mul95_s, i32 %tmp_165" [gemm_no_taffoin2.c:93]   --->   Operation 1360 'fadd' 'add104_s' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1361 [2/2] (13.1ns)   --->   "%add104_10 = fadd i32 %mul95_10, i32 %tmp_180" [gemm_no_taffoin2.c:93]   --->   Operation 1361 'fadd' 'add104_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1362 [2/2] (13.1ns)   --->   "%add104_11 = fadd i32 %mul95_11, i32 %tmp_195" [gemm_no_taffoin2.c:93]   --->   Operation 1362 'fadd' 'add104_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1363 [2/2] (13.1ns)   --->   "%add104_12 = fadd i32 %mul95_12, i32 %tmp_210" [gemm_no_taffoin2.c:93]   --->   Operation 1363 'fadd' 'add104_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1364 [2/2] (13.1ns)   --->   "%add104_13 = fadd i32 %mul95_13, i32 %tmp_225" [gemm_no_taffoin2.c:93]   --->   Operation 1364 'fadd' 'add104_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1365 [2/2] (13.1ns)   --->   "%add104_14 = fadd i32 %mul95_14, i32 %tmp_240" [gemm_no_taffoin2.c:93]   --->   Operation 1365 'fadd' 'add104_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1401 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1401 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 14.2>
ST_39 : Operation 1366 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [gemm_no_taffoin2.c:82]   --->   Operation 1366 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1367 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [gemm_no_taffoin2.c:80]   --->   Operation 1367 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1368 [1/2] (13.1ns)   --->   "%add = fadd i32 %mul2, i32 %tmp_15" [gemm_no_taffoin2.c:93]   --->   Operation 1368 'fadd' 'add' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1369 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add, i4 %D_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1369 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1370 [1/2] (13.1ns)   --->   "%add104_1 = fadd i32 %mul95_1, i32 %tmp_30" [gemm_no_taffoin2.c:93]   --->   Operation 1370 'fadd' 'add104_1' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1371 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_1, i4 %D_1_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1371 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1372 [1/2] (13.1ns)   --->   "%add104_2 = fadd i32 %mul95_2, i32 %tmp_45" [gemm_no_taffoin2.c:93]   --->   Operation 1372 'fadd' 'add104_2' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1373 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_2, i4 %D_2_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1373 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1374 [1/2] (13.1ns)   --->   "%add104_3 = fadd i32 %mul95_3, i32 %tmp_60" [gemm_no_taffoin2.c:93]   --->   Operation 1374 'fadd' 'add104_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1375 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_3, i4 %D_3_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1375 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1376 [1/2] (13.1ns)   --->   "%add104_4 = fadd i32 %mul95_4, i32 %tmp_75" [gemm_no_taffoin2.c:93]   --->   Operation 1376 'fadd' 'add104_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1377 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_4, i4 %D_4_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1377 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1378 [1/2] (13.1ns)   --->   "%add104_5 = fadd i32 %mul95_5, i32 %tmp_90" [gemm_no_taffoin2.c:93]   --->   Operation 1378 'fadd' 'add104_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1379 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_5, i4 %D_5_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1379 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1380 [1/2] (13.1ns)   --->   "%add104_6 = fadd i32 %mul95_6, i32 %tmp_105" [gemm_no_taffoin2.c:93]   --->   Operation 1380 'fadd' 'add104_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1381 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_6, i4 %D_6_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1381 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1382 [1/2] (13.1ns)   --->   "%add104_7 = fadd i32 %mul95_7, i32 %tmp_120" [gemm_no_taffoin2.c:93]   --->   Operation 1382 'fadd' 'add104_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1383 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_7, i4 %D_7_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1383 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1384 [1/2] (13.1ns)   --->   "%add104_8 = fadd i32 %mul95_8, i32 %tmp_135" [gemm_no_taffoin2.c:93]   --->   Operation 1384 'fadd' 'add104_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1385 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_8, i4 %D_8_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1385 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1386 [1/2] (13.1ns)   --->   "%add104_9 = fadd i32 %mul95_9, i32 %tmp_150" [gemm_no_taffoin2.c:93]   --->   Operation 1386 'fadd' 'add104_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1387 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_9, i4 %D_9_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1387 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1388 [1/2] (13.1ns)   --->   "%add104_s = fadd i32 %mul95_s, i32 %tmp_165" [gemm_no_taffoin2.c:93]   --->   Operation 1388 'fadd' 'add104_s' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1389 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_s, i4 %D_10_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1389 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1390 [1/2] (13.1ns)   --->   "%add104_10 = fadd i32 %mul95_10, i32 %tmp_180" [gemm_no_taffoin2.c:93]   --->   Operation 1390 'fadd' 'add104_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1391 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_10, i4 %D_11_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1391 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1392 [1/2] (13.1ns)   --->   "%add104_11 = fadd i32 %mul95_11, i32 %tmp_195" [gemm_no_taffoin2.c:93]   --->   Operation 1392 'fadd' 'add104_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1393 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_11, i4 %D_12_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1393 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1394 [1/2] (13.1ns)   --->   "%add104_12 = fadd i32 %mul95_12, i32 %tmp_210" [gemm_no_taffoin2.c:93]   --->   Operation 1394 'fadd' 'add104_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1395 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_12, i4 %D_13_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1395 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1396 [1/2] (13.1ns)   --->   "%add104_13 = fadd i32 %mul95_13, i32 %tmp_225" [gemm_no_taffoin2.c:93]   --->   Operation 1396 'fadd' 'add104_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1397 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_13, i4 %D_14_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1397 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1398 [1/2] (13.1ns)   --->   "%add104_14 = fadd i32 %mul95_14, i32 %tmp_240" [gemm_no_taffoin2.c:93]   --->   Operation 1398 'fadd' 'add104_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1399 [1/1] (1.14ns)   --->   "%store_ln93 = store i32 %add104_14, i4 %D_15_addr" [gemm_no_taffoin2.c:93]   --->   Operation 1399 'store' 'store_ln93' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_39 : Operation 1400 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc88.15" [gemm_no_taffoin2.c:81]   --->   Operation 1400 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'alloca' operation ('ii') [25]  (0 ns)
	'load' operation ('ii', gemm_no_taffoin2.c:89) on local variable 'ii' [29]  (0 ns)
	'shl' operation ('shl_ln89', gemm_no_taffoin2.c:89) [38]  (0 ns)
	'getelementptr' operation ('A_0_addr', gemm_no_taffoin2.c:89) [40]  (0 ns)
	'load' operation ('A_0_load', gemm_no_taffoin2.c:89) on array 'A_0' [41]  (2.27 ns)

 <State 2>: 10.7ns
The critical path consists of the following:
	'load' operation ('A_0_load', gemm_no_taffoin2.c:89) on array 'A_0' [41]  (2.27 ns)
	'fmul' operation ('mul', gemm_no_taffoin2.c:89) [42]  (8.46 ns)

 <State 3>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('mul', gemm_no_taffoin2.c:89) [42]  (8.46 ns)

 <State 4>: 10.7ns
The critical path consists of the following:
	'load' operation ('A_1_load', gemm_no_taffoin2.c:89) on array 'A_1' [46]  (2.27 ns)
	'fmul' operation ('mul85_s', gemm_no_taffoin2.c:89) [47]  (8.46 ns)

 <State 5>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('z', gemm_no_taffoin2.c:89) [43]  (8.46 ns)

 <State 6>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [44]  (13.1 ns)

 <State 7>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [44]  (13.1 ns)

 <State 8>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [49]  (13.1 ns)

 <State 9>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [49]  (13.1 ns)

 <State 10>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [54]  (13.1 ns)

 <State 11>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [54]  (13.1 ns)

 <State 12>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [59]  (13.1 ns)

 <State 13>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [59]  (13.1 ns)

 <State 14>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [64]  (13.1 ns)

 <State 15>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [64]  (13.1 ns)

 <State 16>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [69]  (13.1 ns)

 <State 17>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [69]  (13.1 ns)

 <State 18>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [74]  (13.1 ns)

 <State 19>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [74]  (13.1 ns)

 <State 20>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [79]  (13.1 ns)

 <State 21>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [79]  (13.1 ns)

 <State 22>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [86]  (13.1 ns)

 <State 23>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [86]  (13.1 ns)

 <State 24>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [91]  (13.1 ns)

 <State 25>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [91]  (13.1 ns)

 <State 26>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [96]  (13.1 ns)

 <State 27>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [96]  (13.1 ns)

 <State 28>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [101]  (13.1 ns)

 <State 29>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [101]  (13.1 ns)

 <State 30>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [106]  (13.1 ns)

 <State 31>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [106]  (13.1 ns)

 <State 32>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [111]  (13.1 ns)

 <State 33>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [111]  (13.1 ns)

 <State 34>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [116]  (13.1 ns)

 <State 35>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [116]  (13.1 ns)

 <State 36>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [121]  (13.1 ns)

 <State 37>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('tmp', gemm_no_taffoin2.c:90) [121]  (13.1 ns)

 <State 38>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add', gemm_no_taffoin2.c:93) [125]  (13.1 ns)

 <State 39>: 14.3ns
The critical path consists of the following:
	'fadd' operation ('add', gemm_no_taffoin2.c:93) [125]  (13.1 ns)
	'store' operation ('store_ln93', gemm_no_taffoin2.c:93) of variable 'add', gemm_no_taffoin2.c:93 on array 'D' [126]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
