# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab3333.srcs/sources_1/ip/clk_wiz_0" \
"../../../../Lab3333.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Lab3333.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/ALU.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/a_comp.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/a_m_1.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/a_m_b.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/a_mul_b.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/a_p_1.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/b_comp.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/b_m_a.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/bin2bcd.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/comparator.v" \
"../../../../Lab3333.srcs/sources_1/new/counter_n.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/csa.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/dcd.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/full_adder.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/full_adder2.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/full_adder_newrca.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/half_adder2.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/half_adder_newrca.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/hex_decoder.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/mode2code.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/neg2pos.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/negate_a.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/negate_b.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/newrca.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/rca.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/test_neg.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/vga.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/new-20201102T023832Z-001/new/Combine.v" \
"//ad/eng/users/y/n/ynn1999/Desktop/Lab3/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/lab3_1/lab3_1.srcs/sources_1/new/counter.v" \
"../../../../Lab3333.srcs/sources_1/new/vga_222.v" \
"../../../../Lab3333.srcs/sim_1/new/vga_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
