INFO - directory:/home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/sim
INFO - directory:/home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/rtl
INFO - directory:/home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/c
INFO - copy /home/duludulu/Documents/vishare_tools/autonet/workspace/tutorial_example/sim/vector_add_output.bin to /home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/sim/vector_add_output.bin
INFO - directory:/home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/rtl/longtail_example
INFO - directory:/home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/rtl/longtail_example/hls
INFO - copy /home/duludulu/Documents/vishare_tools/autonet/workspace/tutorial_example/rtl/longtail_example/enum_func.info to /home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/rtl/longtail_example/enum_func.info
INFO - *** xmemparam:/home/duludulu/Documents/vishare_tools/autonet/workspace/tutorial_example/rtl/longtail_example/hls_long_tail_pkg.sv ***
INFO - +----------------+---------+----------+---------+--------------+
| name           |   width |   offset |   depth | alias name   |
+================+=========+==========+=========+==============+
| vec_s1_x       |      32 |       32 |       1 | vec_s1.x     |
+----------------+---------+----------+---------+--------------+
| vec_s1_y       |      32 |       36 |       1 | vec_s1.y     |
+----------------+---------+----------+---------+--------------+
| vec_s2_x       |      32 |       40 |       1 | vec_s2.x     |
+----------------+---------+----------+---------+--------------+
| vec_s2_y       |      32 |       44 |       1 | vec_s2.y     |
+----------------+---------+----------+---------+--------------+
| vec_d1_x       |      32 |       48 |       1 | vec_d1.x     |
+----------------+---------+----------+---------+--------------+
| vec_d1_y       |      32 |       52 |       1 | vec_d1.y     |
+----------------+---------+----------+---------+--------------+
| xor_val8       |       8 |        0 |       1 |              |
+----------------+---------+----------+---------+--------------+
| xor_val16      |      16 |        4 |       1 |              |
+----------------+---------+----------+---------+--------------+
| xor_val32      |      32 |        8 |       1 |              |
+----------------+---------+----------+---------+--------------+
| arr_complete   |      32 |       12 |       5 |              |
+----------------+---------+----------+---------+--------------+
| tc_arr         |      32 |       56 |       2 |              |
+----------------+---------+----------+---------+--------------+
| no_p_arr       |       8 |       64 |       2 |              |
+----------------+---------+----------+---------+--------------+
| no_q_arr       |       8 |       68 |       2 |              |
+----------------+---------+----------+---------+--------------+
| xxxxx_paddingA |       8 |       70 |    1976 |              |
+----------------+---------+----------+---------+--------------+
| filter_map     |       8 |     2048 |      64 |              |
+----------------+---------+----------+---------+--------------+
| pixel          |       8 |     2112 |    5041 |              |
+----------------+---------+----------+---------+--------------+
| sum            |      32 |     7156 |    4096 |              |
+----------------+---------+----------+---------+--------------+
| arr_s1         |      32 |    23540 |      10 |              |
+----------------+---------+----------+---------+--------------+
| arr_s2         |      32 |    23580 |      10 |              |
+----------------+---------+----------+---------+--------------+
| arr_d1         |      32 |    23620 |      10 |              |
+----------------+---------+----------+---------+--------------+
| big_array      |      32 |    23660 |   10000 |              |
+----------------+---------+----------+---------+--------------+
| pix_base       |       8 |    63660 | 2073600 |              |
+----------------+---------+----------+---------+--------------+
| generic_xmem32 |      32 |        0 |  534315 |              |
+----------------+---------+----------+---------+--------------+
CRITICAL - check xmem error: pixel,sum,big_array,pix_base,generic_xmem32 is > 4096 bytes
INFO - *** Module name:xor_diff_type ***
INFO - +------------------+---------------+--------------+----------------+------------+------+
| name             | prefixwidth   | sigtype      | postfixwidth   |   td_order | io   |
+==================+===============+==============+================+============+======+
| ap_start         | 1             | ap_ctrl      |                |            | in   |
+------------------+---------------+--------------+----------------+------------+------+
| ap_done          | 1             | ap_ctrl      |                |            | out  |
+------------------+---------------+--------------+----------------+------------+------+
| ap_idle          | 1             | ap_ctrl      |                |            | out  |
+------------------+---------------+--------------+----------------+------------+------+
| ap_ready         | 1             | ap_ctrl      |                |            | out  |
+------------------+---------------+--------------+----------------+------------+------+
| ap_core          | 7:0           | ap_ctrl      |                |            | in   |
+------------------+---------------+--------------+----------------+------------+------+
| ap_part          | 7:0           | ap_ctrl      |                |            | in   |
+------------------+---------------+--------------+----------------+------------+------+
| ap_parent        | 7:0           | ap_ctrl      |                |            | in   |
+------------------+---------------+--------------+----------------+------------+------+
| xor_val32        | 31:0          | xmem_out     |                |          0 | out  |
+------------------+---------------+--------------+----------------+------------+------+
| xor_val32_ap_vld | 1             | xmem_out_vld |                |            | out  |
+------------------+---------------+--------------+----------------+------------+------+
| xor_val16        | 15:0          | xmem_in      |                |          1 | in   |
+------------------+---------------+--------------+----------------+------------+------+
| xor_val8         | 7:0           | xmem_in      |                |          2 | in   |
+------------------+---------------+--------------+----------------+------------+------+
| ap_ce            | 1             | ap_ctrl      |                |            | in   |
+------------------+---------------+--------------+----------------+------------+------+
| ap_rst           | 1             | ap_ctrl      |                |            | in   |
+------------------+---------------+--------------+----------------+------------+------+
INFO - *** Module name:assign_array_complete ***
INFO - +-----------------------+---------------+--------------+----------------+------------+------+
| name                  | prefixwidth   | sigtype      | postfixwidth   |   td_order | io   |
+=======================+===============+==============+================+============+======+
| ap_clk                | 1             | ap_ctrl      |                |            | in   |
+-----------------------+---------------+--------------+----------------+------------+------+
| ap_rst                | 1             | ap_ctrl      |                |            | in   |
+-----------------------+---------------+--------------+----------------+------------+------+
| ap_start              | 1             | ap_ctrl      |                |            | in   |
+-----------------------+---------------+--------------+----------------+------------+------+
| ap_done               | 1             | ap_ctrl      |                |            | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| ap_idle               | 1             | ap_ctrl      |                |            | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| ap_ready              | 1             | ap_ctrl      |                |            | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| ap_ce                 | 1             | ap_ctrl      |                |            | in   |
+-----------------------+---------------+--------------+----------------+------------+------+
| ap_core               | 7:0           | ap_ctrl      |                |            | in   |
+-----------------------+---------------+--------------+----------------+------------+------+
| ap_part               | 7:0           | ap_ctrl      |                |            | in   |
+-----------------------+---------------+--------------+----------------+------------+------+
| ap_parent             | 7:0           | ap_ctrl      |                |            | in   |
+-----------------------+---------------+--------------+----------------+------------+------+
| arr_complete_0        | 31:0          | xmem_out     |                |          0 | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| arr_complete_0_ap_vld | 1             | xmem_out_vld |                |            | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| arr_complete_1        | 31:0          | xmem_out     |                |          0 | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| arr_complete_1_ap_vld | 1             | xmem_out_vld |                |            | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| arr_complete_2        | 31:0          | xmem_out     |                |          0 | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| arr_complete_2_ap_vld | 1             | xmem_out_vld |                |            | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| arr_complete_3        | 31:0          | xmem_out     |                |          0 | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| arr_complete_3_ap_vld | 1             | xmem_out_vld |                |            | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| arr_complete_4        | 31:0          | xmem_out     |                |          0 | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| arr_complete_4_ap_vld | 1             | xmem_out_vld |                |            | out  |
+-----------------------+---------------+--------------+----------------+------------+------+
| base_r                | 31:0          | in           |                |          1 | in   |
+-----------------------+---------------+--------------+----------------+------------+------+
INFO - *** Module name:array_xor ***
INFO - +-----------------+---------------+----------------+----------------+------------+------+
| name            | prefixwidth   | sigtype        | postfixwidth   |   td_order | io   |
+=================+===============+================+================+============+======+
| ap_clk          | 1             | ap_ctrl        |                |            | in   |
+-----------------+---------------+----------------+----------------+------------+------+
| ap_rst          | 1             | ap_ctrl        |                |            | in   |
+-----------------+---------------+----------------+----------------+------------+------+
| ap_start        | 1             | ap_ctrl        |                |            | in   |
+-----------------+---------------+----------------+----------------+------------+------+
| ap_done         | 1             | ap_ctrl        |                |            | out  |
+-----------------+---------------+----------------+----------------+------------+------+
| ap_idle         | 1             | ap_ctrl        |                |            | out  |
+-----------------+---------------+----------------+----------------+------------+------+
| ap_ready        | 1             | ap_ctrl        |                |            | out  |
+-----------------+---------------+----------------+----------------+------------+------+
| ap_ce           | 1             | ap_ctrl        |                |            | in   |
+-----------------+---------------+----------------+----------------+------------+------+
| ap_core         | 7:0           | ap_ctrl        |                |            | in   |
+-----------------+---------------+----------------+----------------+------------+------+
| ap_part         | 7:0           | ap_ctrl        |                |            | in   |
+-----------------+---------------+----------------+----------------+------------+------+
| ap_parent       | 7:0           | ap_ctrl        |                |            | in   |
+-----------------+---------------+----------------+----------------+------------+------+
| arr_d1_address0 | 3:0           | ap_memory_xmem |                |          0 | out  |
+-----------------+---------------+----------------+----------------+------------+------+
| arr_d1_ce0      | 1             | ap_memory_xmem |                |            | out  |
+-----------------+---------------+----------------+----------------+------------+------+
| arr_d1_we0      | 1             | ap_memory_xmem |                |            | out  |
+-----------------+---------------+----------------+----------------+------------+------+
| arr_d1_d0       | 31:0          | ap_memory_xmem |                |          0 | out  |
+-----------------+---------------+----------------+----------------+------------+------+
| arr_s1_address0 | 3:0           | ap_memory_xmem |                |          1 | out  |
+-----------------+---------------+----------------+----------------+------------+------+
| arr_s1_ce0      | 1             | ap_memory_xmem |                |            | out  |
+-----------------+---------------+----------------+----------------+------------+------+
| arr_s1_q0       | 31:0          | ap_memory_xmem |                |          1 | in   |
+-----------------+---------------+----------------+----------------+------------+------+
| arr_s2_address0 | 3:0           | ap_memory_xmem |                |          2 | out  |
+-----------------+---------------+----------------+----------------+------------+------+
| arr_s2_ce0      | 1             | ap_memory_xmem |                |            | out  |
+-----------------+---------------+----------------+----------------+------------+------+
| arr_s2_q0       | 31:0          | ap_memory_xmem |                |          2 | in   |
+-----------------+---------------+----------------+----------------+------------+------+
| count           | 31:0          | in             |                |          3 | in   |
+-----------------+---------------+----------------+----------------+------------+------+
INFO - *** Module name:vector_add ***
INFO - +-----------------+---------------+--------------+----------------+------------+------+
| name            | prefixwidth   | sigtype      | postfixwidth   |   td_order | io   |
+=================+===============+==============+================+============+======+
| ap_start        | 1             | ap_ctrl      |                |            | in   |
+-----------------+---------------+--------------+----------------+------------+------+
| ap_done         | 1             | ap_ctrl      |                |            | out  |
+-----------------+---------------+--------------+----------------+------------+------+
| ap_idle         | 1             | ap_ctrl      |                |            | out  |
+-----------------+---------------+--------------+----------------+------------+------+
| ap_ready        | 1             | ap_ctrl      |                |            | out  |
+-----------------+---------------+--------------+----------------+------------+------+
| ap_core         | 7:0           | ap_ctrl      |                |            | in   |
+-----------------+---------------+--------------+----------------+------------+------+
| ap_part         | 7:0           | ap_ctrl      |                |            | in   |
+-----------------+---------------+--------------+----------------+------------+------+
| ap_parent       | 7:0           | ap_ctrl      |                |            | in   |
+-----------------+---------------+--------------+----------------+------------+------+
| vec_d1_x        | 31:0          | xmem_out     |                |          0 | out  |
+-----------------+---------------+--------------+----------------+------------+------+
| vec_d1_x_ap_vld | 1             | xmem_out_vld |                |            | out  |
+-----------------+---------------+--------------+----------------+------------+------+
| vec_d1_y        | 31:0          | xmem_out     |                |          1 | out  |
+-----------------+---------------+--------------+----------------+------------+------+
| vec_d1_y_ap_vld | 1             | xmem_out_vld |                |            | out  |
+-----------------+---------------+--------------+----------------+------------+------+
| vec_s1_x        | 31:0          | xmem_in      |                |          2 | in   |
+-----------------+---------------+--------------+----------------+------------+------+
| vec_s1_y        | 31:0          | xmem_in      |                |          3 | in   |
+-----------------+---------------+--------------+----------------+------------+------+
| vec_s2_x        | 31:0          | xmem_in      |                |          4 | in   |
+-----------------+---------------+--------------+----------------+------------+------+
| vec_s2_y        | 31:0          | xmem_in      |                |          5 | in   |
+-----------------+---------------+--------------+----------------+------------+------+
| ap_ce           | 1             | ap_ctrl      |                |            | in   |
+-----------------+---------------+--------------+----------------+------------+------+
| ap_rst          | 1             | ap_ctrl      |                |            | in   |
+-----------------+---------------+--------------+----------------+------------+------+
INFO - *** Module name:fill_value ***
INFO - +--------------------+---------------+----------------+----------------+------------+------+
| name               | prefixwidth   | sigtype        | postfixwidth   |   td_order | io   |
+====================+===============+================+================+============+======+
| ap_clk             | 1             | ap_ctrl        |                |            | in   |
+--------------------+---------------+----------------+----------------+------------+------+
| ap_rst             | 1             | ap_ctrl        |                |            | in   |
+--------------------+---------------+----------------+----------------+------------+------+
| ap_start           | 1             | ap_ctrl        |                |            | in   |
+--------------------+---------------+----------------+----------------+------------+------+
| ap_done            | 1             | ap_ctrl        |                |            | out  |
+--------------------+---------------+----------------+----------------+------------+------+
| ap_idle            | 1             | ap_ctrl        |                |            | out  |
+--------------------+---------------+----------------+----------------+------------+------+
| ap_ready           | 1             | ap_ctrl        |                |            | out  |
+--------------------+---------------+----------------+----------------+------------+------+
| ap_core            | 7:0           | ap_ctrl        |                |            | in   |
+--------------------+---------------+----------------+----------------+------------+------+
| ap_part            | 7:0           | ap_ctrl        |                |            | in   |
+--------------------+---------------+----------------+----------------+------------+------+
| ap_parent          | 7:0           | ap_ctrl        |                |            | in   |
+--------------------+---------------+----------------+----------------+------------+------+
| value_r            | 31:0          | in             |                |          0 | in   |
+--------------------+---------------+----------------+----------------+------------+------+
| fillsize           | 31:0          | in             |                |          1 | in   |
+--------------------+---------------+----------------+----------------+------------+------+
| big_array_address0 | 13:0          | ap_memory_xmem |                |          2 | out  |
+--------------------+---------------+----------------+----------------+------------+------+
| big_array_ce0      | 1             | ap_memory_xmem |                |            | out  |
+--------------------+---------------+----------------+----------------+------------+------+
| big_array_we0      | 1             | ap_memory_xmem |                |            | out  |
+--------------------+---------------+----------------+----------------+------------+------+
| big_array_d0       | 31:0          | ap_memory_xmem |                |          2 | out  |
+--------------------+---------------+----------------+----------------+------------+------+
| ap_ce              | 1             | ap_ctrl        |                |            | in   |
+--------------------+---------------+----------------+----------------+------------+------+
INFO - *** Module name:hevc_loop_filter_chroma_8bit_hls ***
INFO - +-------------------+---------------+----------------+----------------+------------+------+
| name              | prefixwidth   | sigtype        | postfixwidth   |   td_order | io   |
+===================+===============+================+================+============+======+
| ap_clk            | 1             | ap_ctrl        |                |            | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| ap_rst            | 1             | ap_ctrl        |                |            | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| ap_start          | 1             | ap_ctrl        |                |            | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| ap_done           | 1             | ap_ctrl        |                |            | out  |
+-------------------+---------------+----------------+----------------+------------+------+
| ap_idle           | 1             | ap_ctrl        |                |            | out  |
+-------------------+---------------+----------------+----------------+------------+------+
| ap_ready          | 1             | ap_ctrl        |                |            | out  |
+-------------------+---------------+----------------+----------------+------------+------+
| ap_core           | 7:0           | ap_ctrl        |                |            | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| ap_part           | 7:0           | ap_ctrl        |                |            | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| ap_parent         | 7:0           | ap_ctrl        |                |            | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| pix_base_address0 | 20:0          | ap_memory_xmem |                |          0 | out  |
+-------------------+---------------+----------------+----------------+------------+------+
| pix_base_ce0      | 1             | ap_memory_xmem |                |            | out  |
+-------------------+---------------+----------------+----------------+------------+------+
| pix_base_we0      | 1             | ap_memory_xmem |                |            | out  |
+-------------------+---------------+----------------+----------------+------------+------+
| pix_base_d0       | 7:0           | ap_memory_xmem |                |          0 | out  |
+-------------------+---------------+----------------+----------------+------------+------+
| pix_base_q0       | 7:0           | ap_memory_xmem |                |          0 | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| pix_base_address1 | 20:0          | ap_memory_xmem |                |            | out  |
+-------------------+---------------+----------------+----------------+------------+------+
| pix_base_ce1      | 1             | ap_memory_xmem |                |            | out  |
+-------------------+---------------+----------------+----------------+------------+------+
| pix_base_q1       | 7:0           | ap_memory_xmem |                |            | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| frame_offset      | 31:0          | in             |                |          1 | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| xstride           | 31:0          | in             |                |          2 | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| ystride           | 31:0          | in             |                |          3 | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| tc_arr_0          | 31:0          | xmem_in        |                |          4 | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| tc_arr_1          | 31:0          | xmem_in        |                |          4 | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| no_p_arr_0        | 7:0           | xmem_in        |                |          5 | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| no_p_arr_1        | 7:0           | xmem_in        |                |          5 | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| no_q_arr_0        | 7:0           | xmem_in        |                |          6 | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| no_q_arr_1        | 7:0           | xmem_in        |                |          6 | in   |
+-------------------+---------------+----------------+----------------+------------+------+
| ap_ce             | 1             | ap_ctrl        |                |            | in   |
+-------------------+---------------+----------------+----------------+------------+------+
INFO - *** Module name:cnn_hls ***
INFO - +---------------------+---------------+----------------+----------------+------------+------+
| name                | prefixwidth   | sigtype        | postfixwidth   |   td_order | io   |
+=====================+===============+================+================+============+======+
| ap_clk              | 1             | ap_ctrl        |                |            | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| ap_rst              | 1             | ap_ctrl        |                |            | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| ap_start            | 1             | ap_ctrl        |                |            | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| ap_done             | 1             | ap_ctrl        |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| ap_idle             | 1             | ap_ctrl        |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| ap_ready            | 1             | ap_ctrl        |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| ap_core             | 7:0           | ap_ctrl        |                |            | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| ap_part             | 7:0           | ap_ctrl        |                |            | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| ap_parent           | 7:0           | ap_ctrl        |                |            | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| width               | 31:0          | in             |                |          0 | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| height              | 31:0          | in             |                |          1 | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| filter              | 31:0          | in             |                |          2 | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| pixel_address0      | 12:0          | ap_memory_xmem |                |          3 | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| pixel_ce0           | 1             | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| pixel_q0            | 7:0           | ap_memory_xmem |                |          3 | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| pixel_address1      | 12:0          | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| pixel_ce1           | 1             | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| pixel_we1           | 1             | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| pixel_d1            | 7:0           | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| filter_map_address0 | 5:0           | ap_memory_xmem |                |          4 | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| filter_map_ce0      | 1             | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| filter_map_q0       | 7:0           | ap_memory_xmem |                |          4 | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| sum_address0        | 11:0          | ap_memory_xmem |                |          5 | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| sum_ce0             | 1             | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| sum_we0             | 1             | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| sum_d0              | 31:0          | ap_memory_xmem |                |          5 | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| sum_q0              | 31:0          | ap_memory_xmem |                |          5 | in   |
+---------------------+---------------+----------------+----------------+------------+------+
| sum_address1        | 11:0          | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| sum_ce1             | 1             | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| sum_we1             | 1             | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| sum_d1              | 31:0          | ap_memory_xmem |                |            | out  |
+---------------------+---------------+----------------+----------------+------------+------+
| ap_ce               | 1             | ap_ctrl        |                |            | in   |
+---------------------+---------------+----------------+----------------+------------+------+
DEBUG - inst:inst_xor_diff_type
INFO - +---------------+------------+----------+-----------+-------+---------+---------+----------+
| func_name     |   is_array |   offset | varname   | dir   |   width |   depth | remark   |
+===============+============+==========+===========+=======+=========+=========+==========+
| xor_diff_type |          0 |        8 | xor_val32 | out   |      32 |       1 |          |
+---------------+------------+----------+-----------+-------+---------+---------+----------+
| xor_diff_type |          0 |        4 | xor_val16 | in    |      16 |       1 |          |
+---------------+------------+----------+-----------+-------+---------+---------+----------+
| xor_diff_type |          0 |        0 | xor_val8  | in    |       8 |       1 |          |
+---------------+------------+----------+-----------+-------+---------+---------+----------+
DEBUG - inst:inst_assign_array_complete
CRITICAL - signal does not exist in xmem base_r
INFO - +------------------------+------------+----------+----------------+-------+---------+---------+----------------------+
| func_name              |   is_array |   offset | varname        | dir   |   width |   depth | remark               |
+========================+============+==========+================+=======+=========+=========+======================+
| assign_array_complete  |          1 |       12 | arr_complete_0 | out   |      32 |       5 | (complete partition) |
+------------------------+------------+----------+----------------+-------+---------+---------+----------------------+
| assign_array_complete  |          1 |       16 | arr_complete_1 | out   |      32 |       5 | (complete partition) |
+------------------------+------------+----------+----------------+-------+---------+---------+----------------------+
| assign_array_complete  |          1 |       20 | arr_complete_2 | out   |      32 |       5 | (complete partition) |
+------------------------+------------+----------+----------------+-------+---------+---------+----------------------+
| assign_array_complete  |          1 |       24 | arr_complete_3 | out   |      32 |       5 | (complete partition) |
+------------------------+------------+----------+----------------+-------+---------+---------+----------------------+
| assign_array_complete  |          1 |       28 | arr_complete_4 | out   |      32 |       5 | (complete partition) |
+------------------------+------------+----------+----------------+-------+---------+---------+----------------------+
| #assign_array_complete |          0 |        0 | base_r         | in    |      32 |       1 | apcall_arg           |
+------------------------+------------+----------+----------------+-------+---------+---------+----------------------+
DEBUG - inst:inst_array_xor
CRITICAL - signal does not exist in xmem count
INFO - +-------------+------------+----------+-----------+-------+---------+---------+--------------+
| func_name   |   is_array |   offset | varname   | dir   |   width |   depth | remark       |
+=============+============+==========+===========+=======+=========+=========+==============+
| array_xor   |          1 |    23620 | arr_d1_d0 | out   |      32 |      10 | addr_width=4 |
+-------------+------------+----------+-----------+-------+---------+---------+--------------+
| array_xor   |          1 |    23540 | arr_s1_q0 | in    |      32 |      10 | addr_width=4 |
+-------------+------------+----------+-----------+-------+---------+---------+--------------+
| array_xor   |          1 |    23580 | arr_s2_q0 | in    |      32 |      10 | addr_width=4 |
+-------------+------------+----------+-----------+-------+---------+---------+--------------+
| #array_xor  |          0 |        0 | count     | in    |      32 |       1 | apcall_arg   |
+-------------+------------+----------+-----------+-------+---------+---------+--------------+
DEBUG - inst:inst_vector_add
INFO - +-------------+------------+----------+-----------+-------+---------+---------+----------+
| func_name   |   is_array |   offset | varname   | dir   |   width |   depth | remark   |
+=============+============+==========+===========+=======+=========+=========+==========+
| vector_add  |          0 |       48 | vec_d1_x  | out   |      32 |       1 |          |
+-------------+------------+----------+-----------+-------+---------+---------+----------+
| vector_add  |          0 |       52 | vec_d1_y  | out   |      32 |       1 |          |
+-------------+------------+----------+-----------+-------+---------+---------+----------+
| vector_add  |          0 |       32 | vec_s1_x  | in    |      32 |       1 |          |
+-------------+------------+----------+-----------+-------+---------+---------+----------+
| vector_add  |          0 |       36 | vec_s1_y  | in    |      32 |       1 |          |
+-------------+------------+----------+-----------+-------+---------+---------+----------+
| vector_add  |          0 |       40 | vec_s2_x  | in    |      32 |       1 |          |
+-------------+------------+----------+-----------+-------+---------+---------+----------+
| vector_add  |          0 |       44 | vec_s2_y  | in    |      32 |       1 |          |
+-------------+------------+----------+-----------+-------+---------+---------+----------+
DEBUG - inst:inst_fill_value
CRITICAL - signal does not exist in xmem value_r
CRITICAL - signal does not exist in xmem fillsize
INFO - +-------------+------------+----------+--------------+-------+---------+---------+---------------+
| func_name   |   is_array |   offset | varname      | dir   |   width |   depth | remark        |
+=============+============+==========+==============+=======+=========+=========+===============+
| #fill_value |          0 |        0 | value_r      | in    |      32 |       1 | apcall_arg    |
+-------------+------------+----------+--------------+-------+---------+---------+---------------+
| #fill_value |          0 |        0 | fillsize     | in    |      32 |       1 | apcall_arg    |
+-------------+------------+----------+--------------+-------+---------+---------+---------------+
| fill_value  |          1 |    23660 | big_array_d0 | out   |      32 |   10000 | addr_width=14 |
+-------------+------------+----------+--------------+-------+---------+---------+---------------+
DEBUG - inst:inst_hevc_loop_filter_chroma_8bit_hls
CRITICAL - signal does not exist in xmem frame_offset
CRITICAL - signal does not exist in xmem xstride
CRITICAL - signal does not exist in xmem ystride
INFO - +-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| func_name                         |   is_array |   offset | varname      | dir   |   width |   depth | remark               |
+===================================+============+==========+==============+=======+=========+=========+======================+
| hevc_loop_filter_chroma_8bit_hls  |          1 |    63660 | pix_base_d0  | out   |       8 | 2073600 | addr_width=21        |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| hevc_loop_filter_chroma_8bit_hls  |          1 |    63660 | pix_base_q0  | in    |       8 | 2073600 | addr_width=21        |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| hevc_loop_filter_chroma_8bit_hls  |          1 |    63660 | pix_base_q1  | in    |       8 | 2073600 | addr_width=21        |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| #hevc_loop_filter_chroma_8bit_hls |          0 |        0 | frame_offset | in    |      32 |       1 | apcall_arg           |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| #hevc_loop_filter_chroma_8bit_hls |          0 |        0 | xstride      | in    |      32 |       1 | apcall_arg           |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| #hevc_loop_filter_chroma_8bit_hls |          0 |        0 | ystride      | in    |      32 |       1 | apcall_arg           |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| hevc_loop_filter_chroma_8bit_hls  |          1 |       56 | tc_arr_0     | in    |      32 |       2 | (complete partition) |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| hevc_loop_filter_chroma_8bit_hls  |          1 |       60 | tc_arr_1     | in    |      32 |       2 | (complete partition) |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| hevc_loop_filter_chroma_8bit_hls  |          1 |       64 | no_p_arr_0   | in    |       8 |       2 | (complete partition) |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| hevc_loop_filter_chroma_8bit_hls  |          1 |       65 | no_p_arr_1   | in    |       8 |       2 | (complete partition) |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| hevc_loop_filter_chroma_8bit_hls  |          1 |       68 | no_q_arr_0   | in    |       8 |       2 | (complete partition) |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
| hevc_loop_filter_chroma_8bit_hls  |          1 |       69 | no_q_arr_1   | in    |       8 |       2 | (complete partition) |
+-----------------------------------+------------+----------+--------------+-------+---------+---------+----------------------+
DEBUG - inst:inst_cnn_hls
CRITICAL - signal does not exist in xmem width
CRITICAL - signal does not exist in xmem height
CRITICAL - signal does not exist in xmem filter
INFO - +-------------+------------+----------+---------------+-------+---------+---------+---------------+
| func_name   |   is_array |   offset | varname       | dir   |   width |   depth | remark        |
+=============+============+==========+===============+=======+=========+=========+===============+
| #cnn_hls    |          0 |        0 | width         | in    |      32 |       1 | apcall_arg    |
+-------------+------------+----------+---------------+-------+---------+---------+---------------+
| #cnn_hls    |          0 |        0 | height        | in    |      32 |       1 | apcall_arg    |
+-------------+------------+----------+---------------+-------+---------+---------+---------------+
| #cnn_hls    |          0 |        0 | filter        | in    |      32 |       1 | apcall_arg    |
+-------------+------------+----------+---------------+-------+---------+---------+---------------+
| cnn_hls     |          1 |     2112 | pixel_q0      | in    |       8 |    5041 | addr_width=13 |
+-------------+------------+----------+---------------+-------+---------+---------+---------------+
| cnn_hls     |          1 |     2112 | pixel_d1      | out   |       8 |    5041 | addr_width=13 |
+-------------+------------+----------+---------------+-------+---------+---------+---------------+
| cnn_hls     |          1 |     2048 | filter_map_q0 | in    |       8 |      64 | addr_width=6  |
+-------------+------------+----------+---------------+-------+---------+---------+---------------+
| cnn_hls     |          1 |     7156 | sum_d0        | out   |      32 |    4096 | addr_width=12 |
+-------------+------------+----------+---------------+-------+---------+---------+---------------+
| cnn_hls     |          1 |     7156 | sum_q0        | in    |      32 |    4096 | addr_width=12 |
+-------------+------------+----------+---------------+-------+---------+---------+---------------+
| cnn_hls     |          1 |     7156 | sum_d1        | out   |      32 |    4096 | addr_width=12 |
+-------------+------------+----------+---------------+-------+---------+---------+---------------+
INFO - generate the verilog code
INFO - create inst xor_diff_type inst_xor_diff_type
DEBUG - Initial check_signal begin
DEBUG - Initial check_signal end
DEBUG - logic xor_diff_type_ready
INFO - xmem_out_vld: Replace xor_val32_ap_vld to xor_diff_type_xor_val32_ap_vld
DEBUG - logic xor_diff_type_xor_val32_ap_vld
INFO - xmem_out: Replace xor_val32 to xor_diff_type_xor_val32
DEBUG - logic xor_diff_type_xor_val32
INFO - xmem_in: xor_val16
DEBUG - logic xor_diff_type_xor_val16
INFO - xmem_in: xor_val8
DEBUG - logic xor_diff_type_xor_val8
INFO - create inst assign_array_complete inst_assign_array_complete
DEBUG - Initial check_signal begin
DEBUG - Initial check_signal end
DEBUG - logic assign_array_complete_ready
INFO - xmem_out_vld: Replace arr_complete_0_ap_vld to assign_array_complete_arr_complete_0_ap_vld
DEBUG - logic assign_array_complete_arr_complete_0_ap_vld
INFO - xmem_out_vld: Replace arr_complete_1_ap_vld to assign_array_complete_arr_complete_1_ap_vld
DEBUG - logic assign_array_complete_arr_complete_1_ap_vld
INFO - xmem_out_vld: Replace arr_complete_2_ap_vld to assign_array_complete_arr_complete_2_ap_vld
DEBUG - logic assign_array_complete_arr_complete_2_ap_vld
INFO - xmem_out_vld: Replace arr_complete_3_ap_vld to assign_array_complete_arr_complete_3_ap_vld
DEBUG - logic assign_array_complete_arr_complete_3_ap_vld
INFO - xmem_out_vld: Replace arr_complete_4_ap_vld to assign_array_complete_arr_complete_4_ap_vld
DEBUG - logic assign_array_complete_arr_complete_4_ap_vld
INFO - xmem_out: Replace arr_complete_0 to assign_array_complete_arr_complete_0
DEBUG - logic assign_array_complete_arr_complete_0
INFO - xmem_out: Replace arr_complete_1 to assign_array_complete_arr_complete_1
DEBUG - logic assign_array_complete_arr_complete_1
INFO - xmem_out: Replace arr_complete_2 to assign_array_complete_arr_complete_2
DEBUG - logic assign_array_complete_arr_complete_2
INFO - xmem_out: Replace arr_complete_3 to assign_array_complete_arr_complete_3
DEBUG - logic assign_array_complete_arr_complete_3
INFO - xmem_out: Replace arr_complete_4 to assign_array_complete_arr_complete_4
DEBUG - logic assign_array_complete_arr_complete_4
INFO - ap_arg: base_r as ap_arg    [assign_array_complete][0]
INFO - create inst array_xor inst_array_xor
DEBUG - Initial check_signal begin
DEBUG - Initial check_signal end
DEBUG - logic array_xor_ready
INFO - ap_memory_xmem: Replace arr_d1_address0 to array_xor_arr_d1_address0
DEBUG - logic array_xor_arr_d1_address0
INFO - ap_memory_xmem: Replace arr_d1_ce0 to array_xor_arr_d1_ce0
DEBUG - logic array_xor_arr_d1_ce0
INFO - ap_memory_xmem: Replace arr_d1_we0 to array_xor_arr_d1_we0
DEBUG - logic array_xor_arr_d1_we0
INFO - ap_memory_xmem: Replace arr_d1_d0 to array_xor_arr_d1_d0
DEBUG - logic array_xor_arr_d1_d0
INFO - ap_memory_xmem: Replace arr_s1_address0 to array_xor_arr_s1_address0
DEBUG - logic array_xor_arr_s1_address0
INFO - ap_memory_xmem: Replace arr_s1_ce0 to array_xor_arr_s1_ce0
DEBUG - logic array_xor_arr_s1_ce0
INFO - ap_memory_xmem: Replace arr_s1_q0 to array_xor_arr_s1_q0
DEBUG - logic array_xor_arr_s1_q0
INFO - ap_memory_xmem: Replace arr_s2_address0 to array_xor_arr_s2_address0
DEBUG - logic array_xor_arr_s2_address0
INFO - ap_memory_xmem: Replace arr_s2_ce0 to array_xor_arr_s2_ce0
DEBUG - logic array_xor_arr_s2_ce0
INFO - ap_memory_xmem: Replace arr_s2_q0 to array_xor_arr_s2_q0
DEBUG - logic array_xor_arr_s2_q0
INFO - ap_arg: count as ap_arg    [array_xor][0]
INFO - create inst vector_add inst_vector_add
DEBUG - Initial check_signal begin
DEBUG - Initial check_signal end
DEBUG - logic vector_add_ready
INFO - xmem_out_vld: Replace vec_d1_x_ap_vld to vector_add_vec_d1_x_ap_vld
DEBUG - logic vector_add_vec_d1_x_ap_vld
INFO - xmem_out_vld: Replace vec_d1_y_ap_vld to vector_add_vec_d1_y_ap_vld
DEBUG - logic vector_add_vec_d1_y_ap_vld
INFO - xmem_out: Replace vec_d1_x to vector_add_vec_d1_x
DEBUG - logic vector_add_vec_d1_x
INFO - xmem_out: Replace vec_d1_y to vector_add_vec_d1_y
DEBUG - logic vector_add_vec_d1_y
INFO - xmem_in: vec_s1_x
DEBUG - logic vector_add_vec_s1_x
INFO - xmem_in: vec_s1_y
DEBUG - logic vector_add_vec_s1_y
INFO - xmem_in: vec_s2_x
DEBUG - logic vector_add_vec_s2_x
INFO - xmem_in: vec_s2_y
DEBUG - logic vector_add_vec_s2_y
INFO - create inst fill_value inst_fill_value
DEBUG - Initial check_signal begin
DEBUG - Initial check_signal end
DEBUG - logic fill_value_ready
INFO - ap_memory_xmem: Replace big_array_address0 to fill_value_big_array_address0
DEBUG - logic fill_value_big_array_address0
INFO - ap_memory_xmem: Replace big_array_ce0 to fill_value_big_array_ce0
DEBUG - logic fill_value_big_array_ce0
INFO - ap_memory_xmem: Replace big_array_we0 to fill_value_big_array_we0
DEBUG - logic fill_value_big_array_we0
INFO - ap_memory_xmem: Replace big_array_d0 to fill_value_big_array_d0
DEBUG - logic fill_value_big_array_d0
INFO - ap_arg: value_r as ap_arg    [fill_value][0]
INFO - ap_arg: fillsize as ap_arg    [fill_value][1]
INFO - create inst hevc_loop_filter_chroma_8bit_hls inst_hevc_loop_filter_chroma_8bit_hls
DEBUG - Initial check_signal begin
DEBUG - Initial check_signal end
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_ready
INFO - xmem_in: tc_arr
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_tc_arr_0
INFO - xmem_in: tc_arr
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_tc_arr_1
INFO - xmem_in: no_p_arr
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_no_p_arr_0
INFO - xmem_in: no_p_arr
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_no_p_arr_1
INFO - xmem_in: no_q_arr
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_no_q_arr_0
INFO - xmem_in: no_q_arr
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_no_q_arr_1
INFO - ap_memory_xmem: Replace pix_base_address0 to hevc_loop_filter_chroma_8bit_hls_pix_base_address0
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_pix_base_address0
INFO - ap_memory_xmem: Replace pix_base_ce0 to hevc_loop_filter_chroma_8bit_hls_pix_base_ce0
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_pix_base_ce0
INFO - ap_memory_xmem: Replace pix_base_we0 to hevc_loop_filter_chroma_8bit_hls_pix_base_we0
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_pix_base_we0
INFO - ap_memory_xmem: Replace pix_base_d0 to hevc_loop_filter_chroma_8bit_hls_pix_base_d0
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_pix_base_d0
INFO - ap_memory_xmem: Replace pix_base_q0 to hevc_loop_filter_chroma_8bit_hls_pix_base_q0
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_pix_base_q0
INFO - ap_memory_xmem: Replace pix_base_address1 to hevc_loop_filter_chroma_8bit_hls_pix_base_address1
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_pix_base_address1
INFO - ap_memory_xmem: Replace pix_base_ce1 to hevc_loop_filter_chroma_8bit_hls_pix_base_ce1
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_pix_base_ce1
INFO - ap_memory_xmem: Replace pix_base_q1 to hevc_loop_filter_chroma_8bit_hls_pix_base_q1
DEBUG - logic hevc_loop_filter_chroma_8bit_hls_pix_base_q1
INFO - ap_arg: frame_offset as ap_arg    [hevc_loop_filter_chroma_8bit_hls][0]
INFO - ap_arg: xstride as ap_arg    [hevc_loop_filter_chroma_8bit_hls][1]
INFO - ap_arg: ystride as ap_arg    [hevc_loop_filter_chroma_8bit_hls][2]
INFO - create inst cnn_hls inst_cnn_hls
DEBUG - Initial check_signal begin
DEBUG - Initial check_signal end
DEBUG - logic cnn_hls_ready
INFO - ap_memory_xmem: Replace pixel_address0 to cnn_hls_pixel_address0
DEBUG - logic cnn_hls_pixel_address0
INFO - ap_memory_xmem: Replace pixel_ce0 to cnn_hls_pixel_ce0
DEBUG - logic cnn_hls_pixel_ce0
INFO - ap_memory_xmem: Replace pixel_q0 to cnn_hls_pixel_q0
DEBUG - logic cnn_hls_pixel_q0
INFO - ap_memory_xmem: Replace pixel_address1 to cnn_hls_pixel_address1
DEBUG - logic cnn_hls_pixel_address1
INFO - ap_memory_xmem: Replace pixel_ce1 to cnn_hls_pixel_ce1
DEBUG - logic cnn_hls_pixel_ce1
INFO - ap_memory_xmem: Replace pixel_we1 to cnn_hls_pixel_we1
DEBUG - logic cnn_hls_pixel_we1
INFO - ap_memory_xmem: Replace pixel_d1 to cnn_hls_pixel_d1
DEBUG - logic cnn_hls_pixel_d1
INFO - ap_memory_xmem: Replace filter_map_address0 to cnn_hls_filter_map_address0
DEBUG - logic cnn_hls_filter_map_address0
INFO - ap_memory_xmem: Replace filter_map_ce0 to cnn_hls_filter_map_ce0
DEBUG - logic cnn_hls_filter_map_ce0
INFO - ap_memory_xmem: Replace filter_map_q0 to cnn_hls_filter_map_q0
DEBUG - logic cnn_hls_filter_map_q0
INFO - ap_memory_xmem: Replace sum_address0 to cnn_hls_sum_address0
DEBUG - logic cnn_hls_sum_address0
INFO - ap_memory_xmem: Replace sum_ce0 to cnn_hls_sum_ce0
DEBUG - logic cnn_hls_sum_ce0
INFO - ap_memory_xmem: Replace sum_we0 to cnn_hls_sum_we0
DEBUG - logic cnn_hls_sum_we0
INFO - ap_memory_xmem: Replace sum_d0 to cnn_hls_sum_d0
DEBUG - logic cnn_hls_sum_d0
INFO - ap_memory_xmem: Replace sum_q0 to cnn_hls_sum_q0
DEBUG - logic cnn_hls_sum_q0
INFO - ap_memory_xmem: Replace sum_address1 to cnn_hls_sum_address1
DEBUG - logic cnn_hls_sum_address1
INFO - ap_memory_xmem: Replace sum_ce1 to cnn_hls_sum_ce1
DEBUG - logic cnn_hls_sum_ce1
INFO - ap_memory_xmem: Replace sum_we1 to cnn_hls_sum_we1
DEBUG - logic cnn_hls_sum_we1
INFO - ap_memory_xmem: Replace sum_d1 to cnn_hls_sum_d1
DEBUG - logic cnn_hls_sum_d1
INFO - ap_arg: width as ap_arg    [cnn_hls][0]
INFO - ap_arg: height as ap_arg    [cnn_hls][1]
INFO - ap_arg: filter as ap_arg    [cnn_hls][2]
DEBUG - xmem info: name: xor_val32 mem_type:xmem_out_vld,xmem_out
signal:
xor_diff_type_xor_val32_ap_vld
xor_diff_type_xor_val32
param: {}
DEBUG - xmem info: name: xor_val16 mem_type:xmem_in
signal:
xor_val16
param: {}
DEBUG - xmem info: name: xor_val8 mem_type:xmem_in
signal:
xor_val8
param: {}
DEBUG - xmem info: name: arr_complete mem_type:xmem_out_vld,xmem_out
signal:
assign_array_complete_arr_complete_0_ap_vld
assign_array_complete_arr_complete_1_ap_vld
assign_array_complete_arr_complete_2_ap_vld
assign_array_complete_arr_complete_3_ap_vld
assign_array_complete_arr_complete_4_ap_vld
assign_array_complete_arr_complete_0
assign_array_complete_arr_complete_1
assign_array_complete_arr_complete_2
assign_array_complete_arr_complete_3
assign_array_complete_arr_complete_4
param: {'array_idx': [4], 'array_partition': [5]}
DEBUG - xmem info: name: arr_d1 mem_type:ap_memory_xmem
signal:
array_xor_arr_d1_address0
array_xor_arr_d1_ce0
array_xor_arr_d1_we0
array_xor_arr_d1_d0
param: {'d0': True, 'width': 32}
DEBUG - xmem info: name: arr_s1 mem_type:ap_memory_xmem
signal:
array_xor_arr_s1_address0
array_xor_arr_s1_ce0
array_xor_arr_s1_q0
param: {'q0': True, 'width': 32}
DEBUG - xmem info: name: arr_s2 mem_type:ap_memory_xmem
signal:
array_xor_arr_s2_address0
array_xor_arr_s2_ce0
array_xor_arr_s2_q0
param: {'q0': True, 'width': 32}
DEBUG - xmem info: name: vec_d1_x mem_type:xmem_out_vld,xmem_out
signal:
vector_add_vec_d1_x_ap_vld
vector_add_vec_d1_x
param: {}
DEBUG - xmem info: name: vec_d1_y mem_type:xmem_out_vld,xmem_out
signal:
vector_add_vec_d1_y_ap_vld
vector_add_vec_d1_y
param: {}
DEBUG - xmem info: name: vec_s1_x mem_type:xmem_in
signal:
vec_s1_x
param: {}
DEBUG - xmem info: name: vec_s1_y mem_type:xmem_in
signal:
vec_s1_y
param: {}
DEBUG - xmem info: name: vec_s2_x mem_type:xmem_in
signal:
vec_s2_x
param: {}
DEBUG - xmem info: name: vec_s2_y mem_type:xmem_in
signal:
vec_s2_y
param: {}
DEBUG - xmem info: name: big_array mem_type:ap_memory_xmem
signal:
fill_value_big_array_address0
fill_value_big_array_ce0
fill_value_big_array_we0
fill_value_big_array_d0
param: {'d0': True, 'width': 32}
DEBUG - xmem info: name: tc_arr mem_type:xmem_in
signal:
tc_arr
param: {'array_idx': [1], 'array_partition': [2]}
DEBUG - xmem info: name: no_p_arr mem_type:xmem_in
signal:
no_p_arr
param: {'array_idx': [1], 'array_partition': [2]}
DEBUG - xmem info: name: no_q_arr mem_type:xmem_in
signal:
no_q_arr
param: {'array_idx': [1], 'array_partition': [2]}
DEBUG - xmem info: name: pix_base mem_type:ap_memory_xmem
signal:
hevc_loop_filter_chroma_8bit_hls_pix_base_address0
hevc_loop_filter_chroma_8bit_hls_pix_base_ce0
hevc_loop_filter_chroma_8bit_hls_pix_base_we0
hevc_loop_filter_chroma_8bit_hls_pix_base_d0
hevc_loop_filter_chroma_8bit_hls_pix_base_q0
hevc_loop_filter_chroma_8bit_hls_pix_base_address1
hevc_loop_filter_chroma_8bit_hls_pix_base_ce1
hevc_loop_filter_chroma_8bit_hls_pix_base_q1
param: {'d0': True, 'q0': True, 'q1': True}
DEBUG - xmem info: name: pixel mem_type:ap_memory_xmem
signal:
cnn_hls_pixel_address0
cnn_hls_pixel_ce0
cnn_hls_pixel_q0
cnn_hls_pixel_address1
cnn_hls_pixel_ce1
cnn_hls_pixel_we1
cnn_hls_pixel_d1
param: {'q0': True, 'd1': True}
DEBUG - xmem info: name: filter_map mem_type:ap_memory_xmem
signal:
cnn_hls_filter_map_address0
cnn_hls_filter_map_ce0
cnn_hls_filter_map_q0
param: {'q0': True}
DEBUG - xmem info: name: sum mem_type:ap_memory_xmem
signal:
cnn_hls_sum_address0
cnn_hls_sum_ce0
cnn_hls_sum_we0
cnn_hls_sum_d0
cnn_hls_sum_q0
cnn_hls_sum_address1
cnn_hls_sum_ce1
cnn_hls_sum_we1
cnn_hls_sum_d1
param: {'d0': True, 'width': 32, 'q0': True, 'd1': True}
INFO - ap_return: inst_xor_diff_type assigned to 0
INFO - ap_return: inst_assign_array_complete assigned to 0
INFO - ap_return: inst_array_xor assigned to 0
INFO - ap_return: inst_vector_add assigned to 0
INFO - ap_return: inst_fill_value assigned to 0
INFO - ap_return: inst_hevc_loop_filter_chroma_8bit_hls assigned to 0
INFO - ap_return: inst_cnn_hls assigned to 0
INFO - export to /home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example//rtl/longtail_common_2//hls_long_tail_top_v1.sv
INFO - export to /home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/sim/top.do
INFO - export to /home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/sim/wave.do
INFO - export to /home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/tb/hls_test_task.vh
INFO - export to /home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/tb/tb_top.sv
INFO - load c: function xor_diff_type
INFO - load c: function assign_array_complete
INFO - load c: function array_xor
INFO - load c: function vector_add
INFO - load c: function fill_value
INFO - load c: function hevc_loop_filter_chroma_8bit_hls
INFO - load c: function cnn_hls
INFO - gen c: function xor_diff_type
INFO - gen c: function assign_array_complete
INFO - gen c: function array_xor
INFO - gen c: function vector_add
WARNING - gen c: vector_add.vec_d1 is not exist in xmem
WARNING - gen c: vector_add.vec_s1 is not exist in xmem
WARNING - gen c: vector_add.vec_s2 is not exist in xmem
INFO - gen c: function fill_value
INFO - gen c: function hevc_loop_filter_chroma_8bit_hls
INFO - gen c: function cnn_hls
INFO - export to /home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/c/hls_apcall.h
INFO - export to /home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/c/hls_apcall.cpp
INFO - copy /home/duludulu/Documents/vishare_tools/autonet/workspace/tutorial_example/rtl/longtail_example/xmem.info to /home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/rtl/longtail_example/xmem.info
INFO - copy /home/duludulu/Documents/vishare_tools/autonet/workspace/tutorial_example/c/hls.h to /home/duludulu/Documents/vishare_tools/autonet/export/tutorial_example/c/hls.h
