{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613663239461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613663239461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 21:17:19 2021 " "Processing started: Thu Feb 18 21:17:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613663239461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1613663239461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier --convert_bdf_to_verilog=E:/fpga/MatrixMultiplier/check_data_split.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixMultiplier -c MatrixMultiplier --convert_bdf_to_verilog=E:/fpga/MatrixMultiplier/check_data_split.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1613663239461 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1613663239771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_data_split.bdf 1 1 " "Found 1 design units, including 1 entities, in source file check_data_split.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 check_data_split " "Found entity 1: check_data_split" {  } { { "check_data_split.bdf" "" { Schematic "E:/fpga/MatrixMultiplier/check_data_split.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613663240021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1613663240021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1613663240061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 1  Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613663240212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 21:17:20 2021 " "Processing ended: Thu Feb 18 21:17:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613663240212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613663240212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613663240212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1613663240212 ""}
