


                              IC Compiler II (TM)

             Version P-2019.03-SP1 for linux64 - Apr 25, 2019 -SLE

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

##########################################################################################
# Tool: IC Compiler II
# Script: place_opt.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_pnr_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_pnr_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
source -echo ./rm_setup/icc2_common_setup.tcl 
puts "RM-info : Running script [info script]\n"
RM-info : Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

set TECH_HOME "/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech"
set DCRM_RESULTS_DIR "../dcrm/results"
##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME 		"CORTEXM0DS" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX		"" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY 		"${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY 		"${TECH_HOME}/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm"	;# Required; a list of reference libraries for the design library.
;#	for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#		- specify the list of physical source files to be used for library configuration during create_lib
;# 	for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;# 	for hierarchical designs using ETMs: include the ETM library in the list.
;# 		- If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#		  in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#		  absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
set VERILOG_NETLIST_FILES	"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.v"	;# Verilog netlist files;
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE 			""	;# A UPF file
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE	""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#	    If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.	
set TCL_PARASITIC_SETUP_FILE	""	;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
set TCL_MCMM_SETUP_FILE		"${DCRM_RESULTS_DIR}/ICC2_files/${DESIGN_NAME}.MCMM/top.tcl"	;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;# 	for DP: required
;# 	for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE 			"${TECH_HOME}/ece720/Nangate_15nm_OCL_Milkyway_v2014_06/FreePDK15.tf" 	;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB			""	;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE		"init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "   {M1 vertical 0.0}   {MINT1 horizontal 0.0}   {MINT2 vertical 0.0}   {MINT3 horizontal 0.0}   {MINT4 vertical 0.0}   {MINT5 horizontal 0.0}   {MSMG1 vertical 0.0}   {MSMG2 horizontal 0.0}   {MSMG3 vertical 0.0}   {MSMG4 horizontal 0.0}   {MSMG5 vertical 0.0}   {MG1 horizontal 0.0}   {MG2 vertical 0.0} "
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR	"1000"	;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE	""	;# A UPF file to resolve UPF supply sets
set DEF_FLOORPLAN_FILES		""	;# DEF files which contain the floorplan information;
;# 	for DP: not required
;# 	for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#		 initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;# 	         not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE		"${DCRM_RESULTS_DIR}/${DESIGN_NAME}.mapped.scandef"	;# A scan DEF file for scan chain information;
;# 	for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS		{}	;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}} 	
set SITE_DEFAULT		""	;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST	""		;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER		"M1"	;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER		"MINT5"	;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW	false	;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY		""	;# Specify .db files;
;# 	for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;# 	for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#	for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#      	- the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE		"flat"	;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: this should set to flat (default)
;#	for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL	"" 	;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
set RELEASE_DIR_DP		"" 	;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#	for DP: not used 
set RELEASE_LABEL_NAME_DP 	"for_pnr"	
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR		"" 	;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;	
;# 	for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;# 	for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH		"" 	;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_common_setup.tcl

########################################################################################## 
## Variables for init_design inputs (used by init_design.tcl)
##########################################################################################
set INIT_DESIGN_INPUT 		"ASCII"	;# Specify one of the 3 options: ASCII | DC_ASCII | DP_RM_NDM; default is ASCII.
;# 1.ASCII: assumes all design input files are ASCII and will read them in individually.
;# 2.DC_ASCII: for design transfer from DC using the write_icc2_files command;
;#   sources ${DCRM_RESULTS_DIR}/${DCRM_FINAL_DESIGN_ICC2}/${DESIGN_NAME}.icc2_script.tcl;
;#   you can change the default of DC_RESULTS_DIR and DCRM_FINAL_DESIGN_ICC2 below;
;#   commonly used in combination with SPG flow (set PLACE_OPT_SPG_FLOW true below)  
;# 3.DP_RM_NDM: if ICC2-DP-RM is completed, you can take its NDM outputs and skip the design creation steps;
;#   for PNR flat (DESIGN_STYLE set to flat), script copies the design library from ICC2-DP-RM release 
;#   area (specified by RELEASE_DIR_DP) and opens design;    
;#   for PNR hier flow (DESIGN_STYLE set to hier), script will either copy design library 
;#   from ICC2-DP-RM release area or in addition to that, copy design library of the child blocks from PNR
;#   release area (specified by RELEASE_DIR_PNR), and then open design.
#set DCRM_RESULTS_DIR  		"./results" ;# used by DC_ASCII to specify DC-RM output directory. Default is results.   
;# (Rhett Davis) Moved this variable to icc2_common_setup.tcl for use with DP flow
set DCRM_FINAL_DESIGN_ICC2 	"ICC2_files" ;# output directory name generated by DC-RM's write_icc2_files command;
;# only valid if you specify DC_ASCII for INIT_DESIGN_INPUT;
;# The directory contains verilog, floorplan, scenario settings, and constraints from DC
;# in a format that IC Compiler II can source.    
set POCV_CORNER_FILE_MAPPING_LIST 	"" ;# a list of corner and its associated POCV file in pairs, as POCV is corner dependant;
;# same corner can have multiple corresponding files;
;# example: set POCV_CORNER_FILE_MAPPING_LIST "{corner1 file1a} {corner1 file1b} {corner2 file2}";
;# in the example, file1a and file1b will be loaded for corner1, file2 will be loaded for corner2.
;# Note: POCV_CORNER_FILE_MAPPING_LIST will take precedence if AOCV_CORNER_TABLE_MAPPING_LIST is also specified
set AOCV_CORNER_TABLE_MAPPING_LIST 	"" ;# a list of corner and its associated AOCV table in pairs, as AOCV is corner dependant;
;# same corner can have multiple corresponding tables;
;# example: set AOCV_CORNER_TABLE_MAPPING_LIST "{corner1 table1a} {corner1 table1b} {corner2 table2}";
;# in the example, table1a and table1b will be loaded for corner1, table2 will be loaded for corner2.
set TCL_PAD_CONSTRAINTS_FILE		"" ;# a Tcl script for your pad constraint commands used by place_io of 
;# templates/init_design.flat_design_planning_example.tcl sourced by init_design.tcl
set TCL_MV_SETUP_FILE			"" ;# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, 
;# placement bound, power switch creation and level shifter insertion, etc;
;# refer to templates/init_design.power_switch_example.tcl for sample commands   
set TCL_PG_CREATION_FILE		"" ;# a Tcl script placeholder for your power ground network creation commands,
;# such as create_pg*, set_pg_strategy, compile_pg, etc;
set TCL_FLOORPLAN_FILE			"rm_setup/floorplan.tcl" ;# Tcl floorplan file written by the write_floorplan command; for example, floorplan/floorplan.tcl;
;# TCL_FLOORPLAN_FILE and DEF_FLOORPLAN_FILES are mutually exclusive; please specify only one of them;
;# Not effective if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
;# The write_floorplan command writes a floorplan.tcl Tcl script and a floorplan.def DEF file;
;# reading floorplan.tcl alone can restore the entire floorplan - refer to write_floorplan man for more details  
set TCL_ADDITIONAL_FLOORPLAN_FILE 	"" ;# a supplementary Tcl constraint file; sourced after DEF_FLOORPLAN_FILE or TCL_FLOORPLAN_FILE is read, 
;# or initialize_floorplan is done; can be used to cover additional floorplan constructs, 
;# such as bounds, pin guides, or route guides, etc; not valid if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM.
set TCL_USER_INIT_DESIGN_POST_SCRIPT ""	;# An optional Tcl file to be sourced at the very end of init_design.tcl before save_block.
########################################################################################## 
## Variables for constraints or settings that impact multiple steps (used across flow)
##########################################################################################
set TCL_PLACEMENT_SPACING_LABEL_RULE_FILE "" ;# A file to specify your placement spacing labels and rules.
;# Example : set_placement_spacing_label -name X -side both -lib_cells [get_lib_cells -of [get_cells]]
;# Example : set_placement_spacing_rule -labels {X SNPS_BOUNDARY} {0 1}
set SAIF_FILE				"" ;# Specify a SAIF file for accurate power computation for features such as
;# total power (opt.power.mode set to total) and enhanced low power placement (place.coarse.enhanced_low_power_effort).
;# sourced at the beginning of place_opt.tcl
set SAIF_FILE_POWER_SCENARIO		"" ;# SAIF_FILE related; specify a power scenario where the SAIF is to be applied
set SAIF_FILE_SOURCE_INSTANCE		"" ;# SAIF_FILE related; name of the instance of the current design as it appears in SAIF file.
set SAIF_FILE_TARGET_INSTANCE		"" ;# SAIF_FILE related; name of the target instance on which activity is to be annotated.
set OPTIMIZATION_FREEZE_PORT_LIST 	"" ;# List of cells (for ex, clock gen modules, or customized logics that should not be touched) to which freeze_clock_ports 
;# and freeze_data_ports attribute will be set to prevent optimization from modifying their port signature; 
;# especially useful if you do formal verification by modules. 
;# Sets opt.dft.hier_preservation to true and runs set_freeze_port -all on the specified cells.
set TCL_USER_CONNECT_PG_NET_SCRIPT ""	;# An optional Tcl file for customized connect_pg_net command and options, such as for bias pins of cells added by opto;
;# sourced by all the main scripts prior to the save_block command
# ---------------------------------
# Lib cell purpose restrictions
# ---------------------------------
set TCL_LIB_CELL_PURPOSE_FILE 		"set_lib_cell_purpose.tcl" ;# A Tcl file which applies lib cell purpose related restrictions;
;# You can specify it with your own customized script	
;# RM default is set_lib_cell_purpose.tcl which includes the following restrictions, each controlled by
;# an individual variable : dont use cells (TCL_LIB_CELL_DONT_USE_FILE), tie cells (TIE_LIB_CELL_PATTERN_LIST), 
;# hold fixing (HOLD_FIX_LIB_CELL_PATTERN_LIST), CTS (CTS_LIB_CELL_PATTERN_LIST) and CTS-exclusive cells (CTS_ONLY_LIB_CELL_PATTERN_LIST). 
## The following 5 *_LIB_CELL_* variables are only applicable if set_lib_cell_purpose.tcl is used for lib cell purpose restrictions.
#  If you do not plan to use set_lib_cell_purpose.tcl, specify TCL_LIB_CELL_PURPOSE_FILE with your own file and you don't have to specify the following variables.
set TCL_LIB_CELL_DONT_USE_FILE 		"" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands).
;# The file is to be sourced in set_lib_cell_purpose.tcl, which is the default script for handling lib cell 
;# purpose restrictions specified by the variable TCL_LIB_CELL_PURPOSE_FILE above.
;# It only takes effect if TCL_LIB_CELL_PURPOSE_FILE is set to the default value set_lib_cell_purpose.tcl
set TIE_LIB_CELL_PATTERN_LIST 		"" ;# A list of TIE lib cell patterns to be included for optimization;
;# Example : set TIE_LIB_CELL_PATTERN_LIST "*/TIE* */ttt*"
set HOLD_FIX_LIB_CELL_PATTERN_LIST 	"" ;# A list of hold time fixing lib cell patterns to be included only for hold
set CTS_LIB_CELL_PATTERN_LIST 		"" ;# List of CTS lib cell patterns to be used by CTS; 
;# please include repeaters, always-on repeaters (for MV-CTS), 
;# and gates (for sizing pre-existing gates)/always-on buffers;
;# Please also include flops as CCD can size flops to improve timing.
;# example : set CTS_LIB_CELL_PATTERN_LIST "*/NBUF* */AOBUF* */AOINV* */SDFF*"
set CTS_ONLY_LIB_CELL_PATTERN_LIST 	"" ;# List of CTS lib cell patterns to be used by CTS "exclusively", such as clock specific
;# buffers and inverters. Please be aware that these cells will be applied with only cts 
;# purpose and nothing else. If you want to use these lib cells for other purposes, 
;# such as optimization and hold, specify them in CTS_LIB_CELL_PATTERN_LIST instead
# ---------------------------------
# Clock NDR
# ---------------------------------
set TCL_CTS_NDR_RULE_FILE 		"cts_ndr.tcl" ;# Specify a script for clock NDR creation and association, to be sourced at place_opt
;# By default the variable is set to cts_ndr.tcl, which is an RM provided example.
;# Important: to use the example script, you must also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME,
;# or CTS_LEAF_NDR_RULE_NAME (see below for details), otherwise the script won't do anything.
## Note: the CTS_*NDR* variables below are only applicable if TCL_CTS_NDR_RULE_FILE is set to the RM provided example script. 
## If you specify your own script for TCL_CTS_NDR_RULE_FILE, variables below will not be used.
## For root clock nets
set CTS_NDR_RULE_NAME			"" ;# Specify a clock NDR rule for root nets;
;# required for the example script to work on the root and internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_NDR_SHIELDING_LAYER_WIDTH_LIST 	"" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_SHIELDING_LAYER_SPACING_LIST "" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_NDR_RULE_NAME.
set CTS_NDR_MIN_ROUTING_LAYER		"" ;# Min routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied. 
set CTS_NDR_MAX_ROUTING_LAYER		"" ;# Max routing layer for set_clock_routing_rules to which CTS_NDR_RULE_NAME is applied.
## For internal clock nets (by default same values as with the root clock nets)
set CTS_INTERNAL_NDR_RULE_NAME		"$CTS_NDR_RULE_NAME" ;# Specify a clock NDR rule for internal nets; default is same as CTS_NDR_RULE_NAME;
;# required for the example script to work on the internal nets.
;# Below are the 3 predefined rules supported:  
;# rm_2w2s : double width double spacing 
;# rm_2w2s_shield_default : double width double spacing + shielding with default width and spacing
;# rm_2w2s_shield_list : double width double spacing + shielding with customized per layer width and spacing
set CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST "$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST" ;# A list of layer_name shield_width ,for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST "$CTS_NDR_SHIELDING_LAYER_SPACING_LIST" ;# A list of layer_name shield_spacing, for ex, "M1 0.1 M2 0.1 M3 0.1";
;# required if you specify rm_2w2s_shield_list as CTS_INTERNAL_NDR_RULE_NAME.
set CTS_INTERNAL_NDR_MIN_ROUTING_LAYER "$CTS_NDR_MIN_ROUTING_LAYER" ;# Min routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied. 
set CTS_INTERNAL_NDR_MAX_ROUTING_LAYER "$CTS_NDR_MAX_ROUTING_LAYER" ;# Max routing layer for set_clock_routing_rules to which CTS_INTERNAL_NDR_RULE_NAME is applied.
## For leaf clock nets
set CTS_LEAF_NDR_RULE_NAME 		"" ;# Specify rm_leaf as the predefined rule for the example script to prepare a default rule for leaf nets
set CTS_LEAF_NDR_MIN_ROUTING_LAYER 	$CTS_NDR_MIN_ROUTING_LAYER ;# Min routing layer for set_clock_routing_rules to which rm_leaf is applied.
set CTS_LEAF_NDR_MAX_ROUTING_LAYER 	$CTS_NDR_MAX_ROUTING_LAYER ;# Max routing layer for set_clock_routing_rules to which rm_leaf is applied.
# ---------------------------------
# Preroute optimizations
# ---------------------------------
set PREROUTE_PLACEMENT_MAX_DENSITY	"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# If specified, sets place.coarse.max_density to limit local density to be less than the value.
;# if unspecified, place.coarse.max_density remains at tool default 0; 
;# now if $PREROUTE_PLACEMENT_AUTO_DENSITY is also true, tool will auto determine a appropriate value; 
;# while if $PREROUTE_PLACEMENT_AUTO_DENSITY is false, tool will try to spread cells evenly
set PREROUTE_PLACEMENT_MAX_UTIL		"" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;
;# sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested 
;# regions, in order to remove congestion in congested regions
;# if unspecified, place.coarse.congestion_driven_max_util remains at tool default 0.93
set PREROUTE_PLACEMENT_AUTO_DENSITY	true ;# true|false; tool default true; optional in RM to set it to false if you want to disable the feature; 
;# sets place.coarse.auto_density_control to control coarse placement automatic density control;
;# if you do not specify either of the above two settings (max density and max util) and keep the tool defaults, 
;# the automatic density control selects the value for max density and max util based on the design stage;
;# message PLACE-027 is issued to report the chosen settings
set PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY false ;# false|true, tool default false; optional in RM;
;# sets place.coarse.enhanced_auto_density_control;
;# automaticlly selects max density based on the design stage as well as design utilization;
;# automatically selects max util based on the design stage as well as design tchnology
set PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY "" ;# specify a float value between 0 and 1; tool default unspecified; optional in RM;	
;# sets place.coarse.target_routing_density to control target routing density for congestion-driven placement; 
;# if left unspecified, place.coarse.target_routing_density remains at tool default 0 
set PREROUTE_PLACEMENT_PIN_DENSITY_AWARE false ;# false|true; tool default false; optional in RM;
;# sets app option place.coarse.pin_density_aware to control maximum local pin density;
set PREROUTE_NDR_OPTIMIZATION 		false ;# false|true, tool default false; optional in RM;
;# sets place_opt/clock_opt.flow.optimize_ndrs to true enables NDR optimization
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# impacts place_opt trial CTS/optimize icgs and clock_opt build_clock phase; 
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
########################################################################################## 
## Variables for the place_opt step (used by place_opt.tcl and settings.place_opt.tcl)
##########################################################################################
set PLACE_OPT_ACTIVE_SCENARIO_LIST	"" ;# A subset of scenarios to be made active during place_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
;# include CTS scenarios if you are enabling CTS related features during place_opt,
;# such as PLACE_OPT_OPTIMIZE_ICGS, PLACE_OPT_TRIAL_CTS, or PLACE_OPT_MSCTS
set PLACE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by place_opt; default "" which means no user prefix
set TCL_USER_PLACE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced before place_opt.
set TCL_USER_PLACE_OPT_SCRIPT 		"" ;# An optional Tcl file for place_opt.tcl to replace pre-existing place_opt commands.
set TCL_USER_PLACE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for place_opt.tcl to be sourced after place_opt.
set PLACE_OPT_SPG_FLOW 			false ;# false|true; RM default false; set it to true to enable SPG input handling flow in place_opt.tcl;
;# which skips the first pass of the two-pass placement;
;# recommended to go with DC-ASCII inputs (set INIT_DESIGN_INPUT DC_ASCII)
set PLACE_OPT_TRIAL_CTS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis;
;# useful for low power placement and ICG optimization flow (PLACE_OPT_OPTIMIZE_ICGS). 
;# Propagated clocks will be used through-out place_opt flow.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, trial CTS will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_TRIAL_CTS. So you don't have to manually enable it.
set PLACE_OPT_OPTIMIZE_ICGS 		false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS, 
;# timing-aware ICG splitting and clock-aware placement for critical enable paths.
;# The aggressiveness of splitting can be controlled by the PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE. 
set PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE "" ;# specify a value between 0 and 1; default unspecified; 
;# sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75.
;# When set to X, only ICGs enable slack within {EN_WNS, EN_WNS*(1-X)} will be considered for splitting;
;# for example, 0.75 means only ICG with enable pin violations between 1*EN_WNS and 0.25*EN_WNS will be split,
;# while the ICG enable slack below 0.25*EN_WNS will be skipped. Larger value means more splitting. 
set PLACE_OPT_MERGE_ICGS		true ;# false|true; tool default true; optional in RM to set it to false;
;# sets place_opt.flow.merge_clock_gates to control whether the OBD ICG merging is enabled or not;
;# when set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
set PLACE_OPT_ICG_AUTO_BOUND		false ;# false|true; tool default false; optional in RM;
;# sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
set PLACE_OPT_CLOCK_AWARE_PLACEMENT	false ;# false|true; tool default false; optional in RM;
;# sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality; 
;# place_opt will try to improve ICG enable timing by placing the timing critical ICGs and their fanout cells 
;# at better locations for ICG enable paths.
;# Note: when PLACE_OPT_OPTIMIZE_ICGS is set to true, clock-aware placement will be automatically enabled, 
;# regardless of the setting of PLACE_OPT_CLOCK_AWARE_PLACEMENT. So you don't have to manually enable it.
set PLACE_OPT_MSCTS			false ;# false|true; enables MSCTS (regular) at place_opt step; requires TCL_REGULAR_MSCTS_FILE to be specified;
;# It runs in two parts: first part runs at place_opt step to source TCL_REGULAR_MSCTS_FILE;
;# second part runs at clock_opt_cts step, skips TCL_REGULAR_MSCTS_FILE, propagates clocks, and runs mesh simulation;
;# By default, the features runs in ideal clock mode. However if if PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS 
;# are also enabled, then propagated clocks will be used during the place_opt step;
;# If set to false (RM default), RM runs MSCTS only at clock_opt_cts step.
set PLACE_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for place_opt MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS. Only valid if PLACE_OPT_MSCTS is set to true
set TCL_USER_SPARE_CELL_PRE_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced before place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_USER_SPARE_CELL_POST_SCRIPT	"" ;# An optional Tcl file for spare cell insertion to be sourced after place_opt;
;# refer to templates/place_opt.spare_cell.tcl for an example
set TCL_NON_CLOCK_NDR_RULES_FILE 	"" ;# Specify a NDR rules file for signal nets (Clock NDR rules are specified by CTS_NDR_* variables above)
set PLACE_OPT_MULTIBIT_BANKING 		false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_banking to enable multibit banking during place_opt;
;# takes effect during place_opt initial_opto 
set PLACE_OPT_MULTIBIT_DEBANKING 	false ;# tool default false; optional in RM;
;# sets place_opt.flow.enable_multibit_debanking to enables multibit debanking during place_opt;
;# takes effect during place_opt final_opto
########################################################################################## 
## Variables for the clock_opt step 
## (used by settings.clock_opt_cts.tcl, clock_opt_cts.tcl, and clock_opt_opto.tcl)
##########################################################################################
set CLOCK_OPT_CTS_ACTIVE_SCENARIO_LIST  "" ;# A subset of scenarios to be made active during clock_opt_cts step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_CTS_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt build_clock; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_CTS_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_CTS_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_CTS_POST_SCRIPT 	"" ;# An optional Tcl file for clock_opt_cts.tcl to be sourced after clock_opt.
set CLOCK_OPT_OPTO_ACTIVE_SCENARIO_LIST "" ;# A subset of scenarios to be made active during clock_opt_opto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set CLOCK_OPT_OPTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by clock_opt final_opto; default "" which means no user prefix
set TCL_USER_CLOCK_OPT_OPTO_PRE_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced before clock_opt.
set TCL_USER_CLOCK_OPT_OPTO_SCRIPT 	"" ;# An optional Tcl file for clock_opt_opto.tcl to replace pre-existing clock_opt commands.
set TCL_USER_CLOCK_OPT_OPTO_POST_SCRIPT "" ;# An optional Tcl file for clock_opt_opto.tcl to be sourced after clock_opt.
set CLOCK_OPT_MSCTS_CRITICAL_SCENARIO	"" ;# Specify a scenario with worst RC and most visible sinks for MSCTS to base on;
;# script will record current scenario, switch to the specified scenario before MSCTS, and then
;# restore the original current scenario after MSCTS.
set TCL_REGULAR_MSCTS_FILE		"" ;# Specify a Tcl script for regular multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "place_opt" if PLACE_OPT_MSCTS is true in place_opt.tcl
;# and before "clock_opt -from build_clock -to route_clock" command in clock_opt_cts.tcl
;# RM provided script: mscts.regular.tcl
set TCL_STRUCTURAL_MSCTS_FILE		"" ;# Specify a Tcl script for structural multisource clock tree synthesis setup and creation,
;# which will be sourced prior to the "clock_opt -from build_clock -to route_clock" command
;# in clock_opt_cts.tcl;
;# RM provided script: mscts.structural.tcl
set PREROUTE_CTS_POWER_AWARE_PRUNING	false ;# false|true; tool default false; RM default false;
;# sets cts.common.power_aware_pruning to allow selection of repeater cells to also consider 
;# internal and leakage power in order to reduce dynamic and also leakage power of the clock trees 
set PREROUTE_CTS_LOW_POWER_TECHNIQUE	"" ;# gate_relocation|low_power_targets|all; RM default is unspecified;
;# gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
;#                  relocation (moves cells with low input clock toggling rates closer to their drivers)
;#		    at the end of gate by gate clock tree synthesis;
;# low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
;#                    internal constraints and build clock trees with less area and power;
;# all: sets cts.compile.power_opt_mode to all to enable both the above features
set CLOCK_OPT_OPTO_CTO 			false ;# Default false; enables post-route clock tree optimization in clock_opt_opto.tcl
set CLOCK_OPT_OPTO_CTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created by CTO; default "" which means no user prefix
########################################################################################## 
## Variables for route_auto and route_opt related settings 
## (Used by settings.route_auto.tcl, settings.route_opt.tcl, route_auto.tcl, and route_opt.tcl)
##########################################################################################
set ROUTE_AUTO_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_auto step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_AUTO_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created suring route_auto; default "" which means no user prefix
set TCL_USER_ROUTE_AUTO_PRE_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced before route_auto.
set TCL_USER_ROUTE_AUTO_SCRIPT 		"" ;# An optional Tcl file for route_auto.tcl to replace pre-existing routing commands.
set TCL_USER_ROUTE_AUTO_POST_SCRIPT 	"" ;# An optional Tcl file for route_auto.tcl to be sourced after route_auto.
set ROUTE_OPT_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during route_opt step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set ROUTE_OPT_USER_INSTANCE_NAME_PREFIX "" ;# Specify the prefix for new cells created during route_opt; default "" which means no user prefix
set TCL_USER_ROUTE_OPT_PRE_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced before route_opt.
set TCL_USER_ROUTE_OPT_SCRIPT 		"" ;# An optional Tcl file for route_opt.tcl to replace pre-existing route_opt commands.
set TCL_USER_ROUTE_OPT_POST_SCRIPT 	"" ;# An optional Tcl file for route_opt.tcl to be sourced after route_opt.
set CLOCK_OPT_GLOBAL_ROUTE_OPT		false ;# false|true; tool default false; optional in RM; 
;# enables Global Route Based Optimization by setting clock_opt.flow.enable_global_route_opt 
;# and route_opt.flow.enable_power to true, sources routing settings, and runs clock_opt -from global_route_opt;
;# this feature is added to route_auto.tcl; if enabled, it replaces route_global command;
set ROUTE_AUTO_USE_SINGLE_COMMAND	false ;# false|true; runs route_auto command instead of atomic commands (route_global+route_track+route_detail with update_timing in between)
set REDUNDANT_VIA_INSERTION		false ;# false|true; tool default false; optional in RM; enables redundant via insertion for post-route;
;# if you choose ESTABLISHED for TECHNOLOGY_NODE on RMgen download page,
;# RM is set up to run concurrent redundant via insertion during route_auto and route_opt
;# otherwise, RM is set up to reserve space and run standalone add_redundant_vias after route_auto and route_opt  
set TCL_USER_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC-II via mapping file required for redundant via insertion; 
;# the file should include add_via_mapping commands.   
set TCL_USER_ICC_REDUNDANT_VIA_MAPPING_FILE "" ;# ICC style via mapping file required for redundant via insertion; 
;# the file should include define_zrt_redundant_vias commands.
;# This variable is mutually exclusive with TCL_USER_REDUNDANT_VIA_MAPPING_FILE
set ROUTE_AUTO_ANTENNA_FIXING		false ;# false|true; tool default false; optional in RM;
;# set true to enable route.detail.hop_layers_to_fix_antenna and source TCL_ANTENNA_RULE_FILE in route_auto.tcl 
;# to fix Antenna violations.
set TCL_ANTENNA_RULE_FILE	""	;# Antenna rule file; required if ROUTE_AUTO_ANTENNA_FIXING is set to true.
set ROUTE_AUTO_CREATE_SHIELDS 		"none" ;# none|before_route_auto|after_route_auto; default is none; optional in RM;
;# choose to create shields before or after route_auto; all nets with shielding rules will be shielded	
set ROUTE_OPT_PT_DELAY_CALCULATION_WITH_PBA false ;# Default false; sets time.pba_optimization_mode to path to enable PBA during second route_opt;
set ROUTE_OPT_STARRC_CONFIG_FILE ""	;# Specify the configuration file for StarRC in-design extraction for the second route_opt in route_opt.tcl;
;# required; refer to templates/route_opt.starrc_config_example.txt as an example
set ROUTE_OPT_RESHIELD 			"after_route_opt" ;# none|after_route_opt|incremental; default is after_route_opt; 
;# set after_route_opt to reshield nets after route_opt is done with create_shield command; 
;# set incremental to trigger reshield during all route_opt eco route sessions with an app option; 
;# note that ROUTE_OPT_RESHIELD only works if ROUTE_AUTO_CREATE_SHIELDS is set to a value other than none
set ROUTE_OPT_CTO 			"auto" ;# auto|always_on|always_off; tool default auto; RM default auto;
;# sets route_opt.flow.enable_ccd_clock_drc_fixing to the specified value for clock DRC fixing in route_opt;
;# Note: this feature affects both CCD and non-CCD route_opt;
;# if CCD is enabled, with auto, route_opt will enable the feature; set it to always_off if you want it disabled.
;# if CCD is not enabled, with auto, this feature won't be enabled; set it to always_on to enable the feature.
## The following 6 ROUTE_OPT_ECO_OPT* variables are for ECO fusion (eco_opt command) in route_opt.tcl
#  Note that once ROUTE_OPT_ECO_OPT_PT_PATH is specified, ECO fusion is enabled and the third route_opt will be skipped.
set ROUTE_OPT_ECO_OPT_PT_PATH		"" ;# Required by eco_opt; specify the path to pt_shell; for example: /u/mgr/bin/pt_shell
;# if specified, eco_opt
set ROUTE_OPT_ECO_OPT_DB_PATH		"" ;# Optional; specify the paths to .db files of the reference libraries for PT (if not already in your search path)
;# For eco_opt, PT needs to read db. 
set ROUTE_OPT_ECO_OPT_TYPE		"" ;# Optional; eco_opt fixing type; timing|setup|hold|drc|leakage_power|dynamic_power|total_power|buffer_removal
;# if not specified, works on all types
set ROUTE_OPT_ECO_OPT_STARRC_CONFIG_FILE "" ;# Optional; specify the configuration file for StarRC in-design extraction
set ROUTE_OPT_ECO_OPT_WORK_DIR		"" ;# Optional; specify the working directory for eco_opt where PT files and logs are generated;
;# if not specified, tool will automatically generate one
set ROUTE_OPT_ECO_OPT_PRE_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed before linking in PrimeTime;
;# use PT commands that do not require the current design
set ROUTE_OPT_ECO_OPT_POST_LINK_SCRIPT	"" ;# Optional; specify the file that contains custom PT script, which is executed after linking in PrimeTime;
;# use PT commands that require the current design
########################################################################################## 
## Variables for chip finishing related settings (Used by chip_finish.tcl)
##########################################################################################
set CHIP_FINISH_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during chip_finish step.
;# once set, the list of active scenarios is saved and carried over to subsequent steps.
set TCL_USER_CHIP_FINISH_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before filler cell insertion.
set TCL_USER_CHIP_FINISH_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after metal fill insertion.
## Std cell filler and decap cells used by chip_finish step and post PT-ECO refill in pt_eco step
set CHIP_FINISH_METAL_FILLER_PREFIX 	"" ;# A string to specify the prefix for metal filler (decap) cells.
set CHIP_FINISH_NON_METAL_FILLER_PREFIX $CHIP_FINISH_METAL_FILLER_PREFIX ;# A string to specify the prefix for non-metal fillers.
set CHIP_FINISH_METAL_FILLER_LIB_CELL_LIST "" ;# A list of metal filler (decap) lib cells, including the library name, for ex, 
;# Example: "hvt/DCAP_HVT lvt/DCAP_LVT". Recommended to specify decaps from largest to smallest.
set CHIP_FINISH_NON_METAL_FILLER_LIB_CELL_LIST "" ;# A list of non-metal filler lib cells, including the library name, for ex,
;# Example: hvt/FILL_HVT lvt/FILL_LVT. Recommended to specify them from largest to smallest.
## Signal EM
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT "ITF" ;# Specify signal EM constraint format: ITF | ALF; string is uppercase and ITF is default
set CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FILE "" ;# A constraint file which contains signal electromigration constraints;
;# specify an ITF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ITF, and specify an
;# ALF file if CHIP_FINISH_SIGNAL_EM_CONSTRAINT_FORMAT is set to ALF;
;# required for signal EM analysis and fixing to be enabled
set CHIP_FINISH_SIGNAL_EM_SAIF 		"" ;# An optional SAIF file for the signal EM analysis.
set CHIP_FINISH_SIGNAL_EM_SCENARIO 	"" ;# Specify an active scenario which is enabled for setup and hold analysis;
;# Required for signal EM analysis and fixing to proceed.
set CHIP_FINISH_SIGNAL_EM_FIXING 	false ;# Enable signal EM fixing; false | true; false is default
########################################################################################## 
## Variables for ICV in-design related settings (used by icv_in_design.tcl)
##########################################################################################
set ICV_IN_DESIGN_ACTIVE_SCENARIO_LIST 	"" ;# A subset of scenarios to be made active during icv_in_design step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_ICV_IN_DESIGN_PRE_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced before signoff_check_drc.
set TCL_USER_ICV_IN_DESIGN_POST_SCRIPT 	"" ;# An optional Tcl file for chip_finish.tcl to be sourced after second signoff_check_drc.
## signoff_check_drc specific variables
set ICV_IN_DESIGN_DRC_CHECK_RUNSET 	"" ;# The foundry runset for ICV used by signoff_check_drc
set ICV_IN_DESIGN_DRC_CHECK_RUNDIR 	"z_check_drc" 
;# The working directory for the signoff_check_drc before signoff_fix_drc;
;# The directory that contains the initial DRC error database for signoff_fix_drc.
## singoff_fix_drc specific variables
set ICV_IN_DESIGN_ADR 			true ;# true|false; true enables signoff_fix_drc in addition to signoff_check_drc; default is true
set ICV_IN_DESIGN_ADR_RUNDIR 		"z_adr"	;# The working directory for signoff_fix_drc; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_POST_ADR_RUNDIR 	"z_post_adr" ;# The working directory for signoff_check_drc after signoff_fix_drc is done; 
;# only takes effect if ICV_IN_DESIGN_ADR is true 
set ICV_IN_DESIGN_ADR_DPT_RULES 	"" ;# Specify your DPT rules for signoff_fix_drc fixing; only takes effect if ICV_IN_DESIGN_ADR is true
set ICV_IN_DESIGN_ADR_DPT_RUNDIR	"z_adr_with_dpt" ;# The working directory for signoff_check_drc with DPT rule fixing;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
set ICV_IN_DESIGN_POST_ADR_DPT_RUNDIR	"z_post_adr_with_dpt" ;# The working directory for signoff_check_drc after DPT rule fixing is done;
;# only takes effect if ICV_IN_DESIGN_ADR_DPT_RULES (DPR rules) is specified
## Metal fill specific variables
set ICV_IN_DESIGN_METAL_FILL 		false ;# Default false; set it to true to enable the metal fill creation feature.
set ICV_IN_DESIGN_METAL_FILL_RUNDIR	"z_icvFill" ;# The working directory for signoff_create_metal_fill. Optional. Default is z_icvFill.
set ICV_IN_DESIGN_METAL_FILL_TIMING_DRIVEN_THRESHOLD "" 
;# Specify the threshold for timing-driven metal fill.
;# If not specified, timing-driven is not enabled.
;# If specified, "-timing_preserve_setup_slack_threshold" option is added.
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED "off" ;# off | <a technology node> | generic; used for -track_fill option of signoff_create_metal_fill
;# for non-track-based : specify off 
;# for track-based : specify either a node (refer to man page) or generic 
set ICV_IN_DESIGN_METAL_FILL_RUNSET	"" ;# Specify the foundry runset for signoff_create_metal_fill command;
;# required only by non track-based metal fill (ICV_IN_DESIGN_METAL_FILL_TRACK_BASED set to off).
set ICV_IN_DESIGN_POST_METAL_FILL_RUNDIR "z_MFILL_after" 
;# The working directory for the signoff_check_drc after signoff_create_metal_fill is completed;
;# only takes effect if ICV_IN_DESIGN_METAL_FILL is true
set ICV_IN_DESIGN_METAL_FILL_TRACK_BASED_PARAMETER_FILE "auto" ;# auto | <a parameter file>; default is auto;
;# this variable is only for track-based metal fill;
;# specify auto to use ICC-II auto generated track_fill_params.rh file or your own paramter file.
########################################################################################## 
## Variables for settings related to write data (used by write_data.tcl)
##########################################################################################
## write_gds related
set WRITE_GDS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and GDS layers
set WRITE_OASIS_LAYER_MAP_FILE 		"" ;# A layer map file which provides a mapping between the tool and OASIS layers
########################################################################################## 
## Variables for Functional ECO related settings (used by functional_eco.tcl)
##########################################################################################
set FUNCTIONAL_ECO_ACTIVE_SCENARIO_LIST	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_FUNCTIONAL_ECO_PRE_SCRIPT	"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_FUNCTIONAL_ECO_POST_SCRIPT	"" ;# An optional Tcl file to be sourced after route_eco.
set FUNCTIONAL_ECO_DISPLACEMENT_THRESHOLD "10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
set FUNCTIONAL_ECO_VERILOG_FILE		"" ;# Required; a verilog file to be 
set FUNCTIONAL_ECO_MODE			"default" ;# Specify the preferred flow; default|freeze_silicon
;# default: sources $FUNCTIONAL_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $FUNCTIONAL_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for PT ECO related settings (used by pt_eco.tcl/pt_eco_incremental.tcl)
##########################################################################################
## The following variables apply to both pt_eco.tcl (classic PT-ECO flow) and pt_eco_incremental.tcl (Galaxy incremental ECO flow)
set PT_ECO_ACTIVE_SCENARIO_LIST 	"" ;# Optional; a subset of scenarios to be made active during the step;
;# once set, the list of active scenarios is saved and carried over to subsequent steps;
set TCL_USER_PT_ECO_PRE_SCRIPT 		"" ;# An optional Tcl file to be sourced before ECO operations.
set TCL_USER_PT_ECO_POST_SCRIPT 	"" ;# An optional Tcl file to be sourced after route_eco.
set PT_ECO_DISPLACEMENT_THRESHOLD 	"10" ;# A float to specify the maximum displacement threshold value for 
;# place_eco_cells -eco_changed_cells -legalize_mode minimum_physical_impact -displacement_threshold;
## The following variables only apply to pt_eco.tcl (classic PT-ECO flow)
set PT_ECO_CHANGE_FILE 			"" ;# Required; an ECO guidance file generated by the PT-SI write_changes command,
;# as an input to the pt_eco.tcl
set PT_ECO_MODE				"default" ;# Specify the preferred flow for the PT-ECO run; default|freeze_silicon
;# default: sources $PT_ECO_CHANGE_FILE and place_eco_cells in MPI mode
;# freeze_silicon: add_spare_cells, place_eco_cells, sources $PT_ECO_CHANGE_FILE, and place_freeze_silicon
########################################################################################## 
## Variables for Redhawk in-design related settings 
## (used by redhawk_in_design_pnr.tcl; SNPS_INDESIGN_RH_RAIL license required)
##########################################################################################
set REDHAWK_DIR 			"" ;# Specify the path to REDHAWK executable; required 
set REDHAWK_PAD_FILE 			"" ;# Default is top level pins.
set REDHAWK_ANALYSIS_NETS 		"" ;# Required. Specify the list of power and ground nets in pairs and in separate lines for the analysis;
;# for example, "VDD1 VSS1 VDD2 VSS2 VDD3 VSS3", where VDD* are power nets and VSS* are ground nets.
set REDHAWK_TECH_FILE 			"" ;# Required. Apache Technology File
set REDHAWK_MACROS 			"" ;# Optional. List of Macro names and macro directories in pairs and in separate lines;
;# for example, "macro1_name macro1_directory 
;#		    macro2_name macro2_directory 
;#		    macro3_name macro3_directory"
set REDHAWK_SWITCH_MODEL_FILES 		"" ;# Optional. List of switch model files;
;# for example: "switch_model_file1 
;#               switch_model_file2 
;#		    switch_model_file3"
set REDHAWK_LIB_FILES 			"" ;# Required. List of .lib files in separate lines.
;# for example: "/home/lib_1.lib 
;#               /home/lib_2.lib
;#               /home/lib_3.lib"
set REDHAWK_APL_FILES			"" ;# Required for dynamic analysis.  List of apl files in separate lines.
;# for example: "x.cdev cdev
;#               x.current current
;#               y.cdev cdev
;#               y.current current"
set REDHAWK_EXTRA_GSR 			"" ;# Optional. Provide a file with custom Redhawk settings.
set REDHAWK_ANALYSIS 			"" ;# Required. Specify of the analyses below:
;# For Static analysis: "static"
;# For Vector-based Dynamic analysis: "dynamic_vcd"
;# For Vectorless Dynamic analysis: "dynamic_vectorless"
;# For Effective Resistance analysis: "effective_resistance"
;# For Minimum path resistance analysis: "min_path_resistance"
;# For Integrity Check: "check_missing_via"
set REDHAWK_OUTPUT_REPORT 		"" ;# Optional. Specify a file name to have the output report produced:
;# For Static or dynamic analysis: the effective voltage drop is reported
;# For Effective Resistance analysis: the effective resistance is reported
;# For Minimum path resistance analysis: the minimum path resistance is reported
;# For Integrity Check: the missing vias are reported
set REDHAWK_EM_ANALYSIS 	   	false ;# Optional. Set to true if EM analysis to be performed with static or dynamic analysis.
set REDHAWK_EM_REPORT 			"" ;# Optional. Specify a file name to have the EM output report produced.
set REDHAWK_SCRIPT_FILE 		"" ;# Optional. Specify a file name for using Redhawk standalone run tcl file.
set REDHAWK_SWITCHING_ACTIVITY_FILE 	"" ;# Required for vector-based dynamic analysis.  Format is as follows:
;# {file_format [file_name] [strip_path]}
set REDHAWK_FIX_MISSING_VIAS       	false ;# Optional. Set to true to enable inserting vias to missing via locations after the check_missing_via flow is run.
set REDHAWK_MISSING_VIA_POS_THRESHOLD	"" ;# Optional. Set to positive voltage between two overlapped layers for filtering purpose.  Default is no filtering.
set REDHAWK_RAIL_DATABASE               RAIL_DATABASE  ; #Optional. Set ICC2 Redhawk Fusion output directory.
set REDHAWK_PGA_POWER_NET               "" ; #Required.  Set one power net for PGA.
set REDHAWK_PGA_GROUND_NET              "" ; #Required.  Set one ground net for PGA
set REDHAWK_PGA_NODE                    "" ; #Required. Set the technology node such as tsmc16.
set REDHAWK_PGA_ICV_DIR                 "" ; #Required. Set the path to the ICV binary.  Example: /global/apps/icv_2018.06
##########################################################################################
## System Variables and Settings (there's no need to change them)
##########################################################################################
## Reporting 
set REPORT_QOR				true ;# true|false; RM default true; runs various reporting commands at end of each step;
;# reporting commands vary by stage; set it to false to skip reporting
set REPORT_QOR_REPORT_POWER		true ;# true|false; RM default true;
;# set it to false to skip report_power and report_clock_qor -type power during reporting
set REPORT_QOR_REPORT_CONGESTION	true ;# true|false; RM default reports congestion with "route_global -congestion_map_only true"
;# at the end of preroute steps; set it to false to skip.
set search_path [list ./rm_icc2_pnr_scripts ./rm_setup ./templates $REDHAWK_SEARCH_PATH]
lappend search_path .
if {$synopsys_program_name == "icc2_shell"} {
	set_host_options -max_cores 8

	## Enable on-disk operation for copy_block to save block to disk right away
	set_app_option -name design.on_disk_operation -value true ;# default false and global-scoped
}
set sh_continue_on_error true
## Label names (while $DESIGN_NAME is the block name)
set INIT_DESIGN_BLOCK_NAME 		"init_design" 			;# Label name to be used when saving a block in init_design.tcl
set PLACE_OPT_BLOCK_NAME 		"place_opt" 			;# Label name to be used when saving a block in place_opt.tcl
set CLOCK_OPT_CTS_BLOCK_NAME 		"clock_opt_cts" 		;# Label name to be used when saving a block in clock_opt_cts.tcl
set CLOCK_OPT_OPTO_BLOCK_NAME 		"clock_opt_opto" 		;# Label name to be used when saving a block in clock_opt_opto.tcl
set ROUTE_AUTO_BLOCK_NAME 		"route_auto" 			;# Label name to be used when saving a block in route_auto.tcl
set ROUTE_OPT_BLOCK_NAME 		"route_opt" 			;# Label name to be used when saving a block in route_opt.tcl
set CHIP_FINISH_BLOCK_NAME 		"chip_finish" 			;# Label name to be used when saving a block in chip_finish.tcl
set ICV_IN_DESIGN_BLOCK_NAME 		"icv_in_design" 		;# Label name to be used when saving a block in icv_in_design.tcl
set WRITE_DATA_FROM_BLOCK_NAME 		$ICV_IN_DESIGN_BLOCK_NAME 	;# Label name of the source block in write_data.tcl;
set WRITE_DATA_BLOCK_NAME 		"write_data" 			;# Label name to be used when saving a block in write_data.tcl
;# default is ICV_IN_DESIGN_BLOCK_NAME
set FUNCTIONAL_ECO_FROM_BLOCK_NAME	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in functional_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set FUNCTIONAL_ECO_BLOCK_NAME		"functional_eco"		;# Label name to be used when saving a block in functional_eco.tcl
set PT_ECO_FROM_BLOCK_NAME 		$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco.tcl;
;# default is ROUTE_OPT_BLOCK_NAME
set PT_ECO_BLOCK_NAME 			"pt_eco" 			;# Label name to be used when saving a block in pt_eco.tcl
set PT_ECO_INCREMENTAL_FROM_BLOCK_NAME 	$ROUTE_OPT_BLOCK_NAME 		;# Label name of the source block in pt_eco_incremental_1.tcl;
;# default is ROUTE_OPT_BLOCK_NAME; specify a different name if needed
set PT_ECO_INCREMENTAL_1_BLOCK_NAME 	"pt_eco_incremental_1" 		;# Label name to be used when saving a block in pt_eco_incremental_1.tcl
set PT_ECO_INCREMENTAL_2_BLOCK_NAME 	"pt_eco_incremental_2" 		;# Label name to be used when saving a block in pt_eco_incremental_2.tcl
set REDHAWK_IN_DESIGN_PNR_FROM_BLOCK_NAME $INIT_DESIGN_BLOCK_NAME	;# Label name of the starting block for redhawk_in_design_pnr.tcl;
;# default is INIT_DESIGN_BLOCK_NAME
## Directories
set OUTPUTS_DIR	"./outputs_icc2"	;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR	"./rpts_icc2"		;# Directory to write reports; mainly used by report_qor.tcl
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR} ;# do not change this line or directory may not be created properly
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR} ;# do not change this line or directory may not be created properly
##########################################################################################
## Hierarchical PNR Variables (used by hierarchical PNR implementation)
##########################################################################################
## For designs where the blocks are bound to abstracts
set SUB_BLOCK_REFS                   	[list ] ;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == flattened , specify design names of the immediate child blocks
;# If ABSTRACT_TYPE_FOR_MPH_BLOCKS == nested , specify design names of the physical blocks in all lower levels of physical hierarchy
;# Include the blocks that will be bound to abstracts
set USE_ABSTRACTS_FOR_BLOCKS        	[list ] ;# design names of the physical blocks in the next lower level that will be bound to abstracts
## By default, abstracts created after icv_in_design step of lower-level are used to implement the current level
## Update the following variables if you want to use abstracts created after any other step 
set BLOCK_ABSTRACT_FOR_PLACE_OPT 	"$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_PLACE_OPT label for place_opt
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_CTS label for clock_opt_cts
set BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO   "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CLOCK_OPT_OPTO label for clock_opt_opto
set BLOCK_ABSTRACT_FOR_ROUTE_AUTO       "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_AUTO label for route_auto
set BLOCK_ABSTRACT_FOR_ROUTE_OPT        "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ROUTE_OPT label for route_opt
set BLOCK_ABSTRACT_FOR_CHIP_FINISH      "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_CHIP_FINISH for chip_finish
set BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN    "$ICV_IN_DESIGN_BLOCK_NAME" ;# Use blocks with $BLOCK_ABSTRACT_FOR_ICV_IN_DESIGN label for icv_in_design
set USE_ABSTRACTS_FOR_POWER_ANALYSIS 	false ;# Default false; false|true;
;# sets app option abstract.annotate_power that annotates power information in the abstracts
;# set this to true to perform power analysis inside subblocks modeled as abstracts
set USE_ABSTRACTS_FOR_SIGNAL_EM_ANALYSIS false ;# Default false; false|true;
;# sets app option abstract.enable_signal_em_analysis 
;# set this to true to perform signal em analysis inside abstracts
set ABSTRACT_TYPE_FOR_MPH_BLOCKS "flattened" ; # "nested | flattened", Default nested. Specifies the type of abstract to be created for MPH blocks (blocks with more than 1 level of physical hierarchy)
;# Allowed values are nested and flattened. 
;# when this variable is set to nested (default), preserve_block_instances option of create_abstract command is set to true (default value)
;# when this variable is set to flattened , preserve_block_instances option of create_abstract command is set to false
set CHECK_HIER_TIMING_CONSTRAINTS_CONSISTENCY true ;# Determines whether the consistency of top and block timing constraints is checked during the check_design command
;# The variable in turn sets the application option abstract.check_constraints_consistency to true
########################################################################################## 
## Hierarchical PNR Variables for clock_opt_cts related settings (used by clock_opt_cts.tcl)
##########################################################################################
set PROMOTE_CLOCK_BALANCE_POINTS	false ;# Default false. When implementing intermediate and top levels of physical hierarchy,
;# set this variable to true to promote clock balance points from sub-blocks.
;# Leave this variable to its default value, if the needed clock balance points for the pins
;# inside sub-blocks are applied from the top-level itself.
########################################################################################## 
## Hierarchical PNR Variables for designs where some of the blocks are bound to ETMs
##########################################################################################
set WRITE_DATA_FOR_ETM_GENERATION       false ;# Default false. Set it to true, for writing out required design data for ETM Generation in PrimeTime 
set WRITE_DATA_FOR_ETM_BLOCK_NAME       $ICV_IN_DESIGN_BLOCK_NAME ;# Name of the starting block for the write_data_for_etm step
## ICC2-RM provides additional files (flavors) to override RM default settings for high connectivity, run time and area/power focused designs.
#  These files are under rm_icc2_pnr_scripts/ :  
#  flavor.high_connectivity_high_congestion_focused.tcl, flavor.area_power_focused.tcl and flavor.run_time_focused.tcl
#  You can use the ADDITIONAL_FLAVOR variable to control whether to use these flavors.
set ADDITIONAL_FLAVOR "" 	;# default unspecified; if unspecified, runs RM default flow that works/balances all PPA
;# set it to high_connectivity_high_congestion for high connectivity design styles with heavy congestions
;# set it to area_power for extra area and power optimizations
;# set it to run_time if run time is the primary concern
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_setup/icc2_pnr_setup.tcl

set REPORT_PREFIX $PLACE_OPT_BLOCK_NAME
place_opt
open_lib $DESIGN_LIBRARY
Information: Loading library file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/CORTEXM0DS' (FILE-007)
Information: Loading library file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/ece720/Nangate_15nm_OCL_ICC2_LibPrep_v2014_06/icc2_cell_lib/NanGate_15nm_OCL.ndm' (FILE-007)
{CORTEXM0DS}
copy_block -from ${DESIGN_NAME}/${INIT_DESIGN_BLOCK_NAME} -to ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}
Information: User units loaded from library 'NanGate_15nm_OCL' (LNK-040)
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/place_opt.design'
{CORTEXM0DS:CORTEXM0DS/place_opt.design}
current_block ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}
{CORTEXM0DS:CORTEXM0DS/place_opt.design}
link_block
Using libraries: CORTEXM0DS NanGate_15nm_OCL
Visiting block CORTEXM0DS:CORTEXM0DS/place_opt.design
Design 'CORTEXM0DS' was successfully linked.
1
## For top and intermediate level of hierarchical designs, check the editability of the sub-blocks;
## if the editability is true for any sub-block, set it to false
## In RM, we are setting the editability of all the sub-blocks to false in the init_design.tcl script
## The following check is implemented to ensure that the editability of the sub-blocks is set to false in flows not running the init_design.tcl script
if {$USE_ABSTRACTS_FOR_BLOCKS != ""} {
      	foreach_in_collection c [get_blocks -hierarchical] {
	  	if {[get_editability -blocks ${c}] == true } {
			set_editability -blocks ${c} -value false
   	  	}
      	}
	report_editability -blocks [get_blocks -hierarchical]
}
## Set active scenarios for the step (please include CTS and hold scenarios for CCD) 
if {$PLACE_OPT_ACTIVE_SCENARIO_LIST != ""} {
	set_scenario_status -active false [get_scenarios -filter active]
	set_scenario_status -active true $PLACE_OPT_ACTIVE_SCENARIO_LIST
}
if {[sizeof_collection [get_scenarios -filter "hold && active"]] == 0} {
	puts "RM-warning: No active hold scenario is found. Recommended to enable hold scenarios here such that CCD skewing can consider them." 
	puts "RM-info: Please activate hold scenarios for place_opt if they are available." 
}
source -echo settings.place_opt.tcl ;# common settings before place_opt, including clock NDR
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: settings.place_opt.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Set QoR Strategy
##########################################################################################
## set_qor_strategy is a commmand which folds various settings of placement, optimization, timing, CTS, and routing, etc.
## - To query the target metric being set, use the "get_attribute [current_design] metric_target" command
## - Refer to templates/place_opt.set_qor_strategy.tcl if you plan to override settings applied by set_qor_strategy, which is 
##   a template that lists all settings to be set, then uncomment any setting you want to override, and uncomment the line below :
#	source -echo templates/place_opt.set_qor_strategy.tcl
set_qor_strategy -stage pnr -metric {area timing total_power congestion} -report_only

Metric(s) : area, timing, total_power, congestion
+----------------------------------------------------+---------------+------------+------------+------------+
|           Option Name                              | Metric Group  |  Tool      |  Current   |  Target    |
|                                                    |               |  Default   |  Setting   |  Setting   |
+----------------------------------------------------+---------------+------------+------------+------------+
| time.enable_io_path_groups                         | *All metrics* | false      | false      | true       |
| time.enable_clock_to_data_analysis                 | *All metrics* | false      | false      | true       |
| opt.port.eliminate_verilog_assign                  | *All metrics* | false      | false      | true       |
| route.global.timing_driven                         | *All metrics* | false      | false      | true       |
| time.remove_clock_reconvergence_pessimism          | *All metrics* | false      | false      | true       |
| design.on_disk_operation                           | *All metrics* | false      | true       | true       |
| route.track.timing_driven                          | *All metrics* | false      | false      | true       |
| route.detail.timing_driven                         | *All metrics* | false      | false      | true       |
| route.track.crosstalk_driven                       | *All metrics* | false      | false      | true       |
| time.si_enable_analysis                            | *All metrics* | false      | false      | true       |
| route.detail.eco_max_number_of_iterations          | *All metrics* | -1         | -1         | 10         |
| ccd.post_route_buffer_removal                      | Area          | false      | false      | true       |
| opt.area.effort                                    | Area          | low        | low        | high       |
| opt.common.buffer_area_effort                      | Area          | low        | low        | ultra      |
| opt.common.use_route_aware_estimation              | Area          | false      | false      | true       |
| opt.timing.effort                                  | Timing        | low        | low        | high       |
| opt.power.mode                                     | Total_power   | none       | none       | total      |
| opt.power.effort                                   | Total_power   | low        | low        | high       |
| route_opt.flow.enable_power                        | Total_power   | false      | false      | true       |
| place_opt.initial_drc.global_route_based           | Congestion    | false      | false      | 1          |
| place_opt.final_place.effort                       | Congestion    | medium     | medium     | high       |
| place_opt.congestion.effort                        | Congestion    | medium     | medium     | high       |
+----------------------------------------------------+---------------+------------+------------+------------+
set_qor_strategy -stage pnr -metric {area timing total_power congestion}
Warning: app_option design.on_disk_operation is not block scoped, value 'true' may not be persistent.
Warning: app_option route_opt.flow.enable_power is not block scoped, value 'true' may not be persistent.
## Prefix
if {$PLACE_OPT_USER_INSTANCE_NAME_PREFIX != ""} {
	set_app_options -name opt.common.user_instance_name_prefix -value $PLACE_OPT_USER_INSTANCE_NAME_PREFIX
	set_app_options -name cts.common.user_instance_name_prefix -value ${PLACE_OPT_USER_INSTANCE_NAME_PREFIX}_cts
}
##########################################################################################
## RM default settings
##########################################################################################
## Logic resturcturing (RM default on; requires Digital-AF license)
## Uses synthesis engine to improve area, power, and timing either standalone or in combinations
## RM default is area_timing for area and TNS. Tool default is none. Runs in place_opt and clock_opt final_opto.
## 	specify area for leakage-aware area improvement where leakage is a secondary costing factor;
## 	specify timing for timing improvement;
## 	specify power for both total power and area improvement; 
## 	specify timing_power for timing, total power, and area improvement
## Optionally set opt.common.advanced_logic_restructuring_wirelength_costing to medium or none if design is not routing challenging,
## to allow more flexibility in wirelength increase for more logic restructuring  
if {[check_license -quiet "Digital-AF"]} {
	puts "RM-info: Setting opt.common.advanced_logic_restructuring_mode to area_timing (tool default none)"
	set_app_options -name opt.common.advanced_logic_restructuring_mode -value area_timing ;# tool default none
}
RM-info: Setting opt.common.advanced_logic_restructuring_mode to area_timing (tool default none)
##########################################################################################
## Optimization settings 
##########################################################################################
## Layer optimization in preroute flows (optional)
## - Enables automatic layer optimization that assigns long timing-critical nets to 
##   upper metal layers to improve timing; supported in place_opt final_opt stage rebuffering.
##   place_opt.flow.optimize_layers and clock_opt.flow.optimize_layers are both false by default
##	set_app_options -name place_opt.flow.optimize_layers -value true ;# tool default false
##	set_app_options -name clock_opt.flow.optimize_layers -value true ;# tool default false
## - Overlap bins: when the switch is enabled, layer bins can be overlapped;
##   This might help improve QoR when routing resouces is unbalanced.
##	set_app_options -name place_opt.flow.optimize_layers_overlap_bins -value true ;# tool default false
##	set_app_options -name clock_opt.flow.optimize_layers_overlap_bins -value true ;# tool default false
## CCD WNS effort level - controls CCD engine effort on setup WNS optimization (optional)
## Higher effort may sacrify TNS and power to achieve better WNS result. Applies to clock_opt final_opto and route_opt.
#	set_app_options -name ccd.fmax_optimization_effort -value low(default)|medium|high
## CCD timing effort - controls CCD engine effort on overall setup timing optimization (optional)
## Higher effort improves setup timing more at possible cost of power. Applies to clock_opt final_opto and route_opt.
#	set_app_options -name ccd.timing_effort -value low|medium(default)|high
## CCD hold control effort for hold critical designs (optional)
## Higher effort improves hold timing more but can reduce the improvement on setup timing
#	set_app_options -name ccd.hold_control_effort -value low(default)|medium|high|ultra
## ICG merging (RM default is true; optional to set it to false)
## When set to true, ICG merging (merge_clock_gates) runs internally inside place_opt as a first step in initial_place stage;
## In case of SPG flow, ICG merging happens as a first step in initial_opto phase
puts "RM-info: Setting place_opt.flow.merge_clock_gates to $PLACE_OPT_MERGE_ICGS (tool default true)"
RM-info: Setting place_opt.flow.merge_clock_gates to true (tool default true)
set_app_options -name place_opt.flow.merge_clock_gates -value $PLACE_OPT_MERGE_ICGS
## NDR optimization in preroute (optional)
## Assigns long timing critical nets to NDR to improve timing 
puts "RM-info: Setting place_opt.flow.optimize_ndr to $PREROUTE_NDR_OPTIMIZATION (tool default false)"
RM-info: Setting place_opt.flow.optimize_ndr to false (tool default false)
set_app_options -name place_opt.flow.optimize_ndr -value $PREROUTE_NDR_OPTIMIZATION ;# tool default false 
puts "RM-info: Setting clock_opt.flow.optimize_ndr to $PREROUTE_NDR_OPTIMIZATION (tool default false)"
RM-info: Setting clock_opt.flow.optimize_ndr to false (tool default false)
set_app_options -name clock_opt.flow.optimize_ndr -value $PREROUTE_NDR_OPTIMIZATION ;# tool default false
## Fanout constraint for data path optimization (optional)
## Optimization will try to ensure that data path cells do not drive cells more than the specified limit.
#	set_app_options -name opt.common.max_fanout -value 32 ;# tool default 40
## Repeatability settings
## Here are the recommeded settings to produce repeatable results with respect to multicore runs
## Refer to SolvNet #2724517 for complete details
## place_opt repeatability
#	set_app_options -name place_opt.flow.repeatability -value true ;# tool default true
## clock_opt repeatability (note: run time impact expected)
#	set_app_options -name clock_opt.flow.repeatability -value true ;# tool default false
## route_global repeatability
#	set_app_options -name route.global.deterministic -value on ;# tool default off
## DFT related : to disable DFT optimization step at each placement call (optional)
#	set_app_options -name opt.dft.optimize_scan_chain -value false ;# tool default true
## DFT related : enable the clock aware reorder/repartition engines to help the hold violations in the scan paths
## The recommendation is to use them during clock_opt or post CTS with hold scenarios enabled.
## May degrade scan chain wire length due to giving higher priority to the clock drive crossing reduction. 
## opt.dft.clock_aware_scan_reorder : if the reconnections are only expected within each scan chain  
## opt.dft.clock_aware_scan_repartition_reorder : if the reconnections are expected to be across scan chains; this is super set of the above  
#	set_app_options -name opt.dft.clock_aware_scan_reorder -value true ;# tool default false; for within each scan chain
#	set_app_options -name opt.dft.clock_aware_scan_repartition_reorder -value true ;# tool default false; for across scan chains
## DFT related : to prevent optimization from modifying the ports  (optional)
## Specify a list of cells, such as clock gen or customized logics, where existing ports should be preserved or new ports should not be punched.
## Useful if you do formal verification by modules.
if {$OPTIMIZATION_FREEZE_PORT_LIST != ""} {
	puts "RM-info: Setting opt.dft.hier_preservation to true (tool default false)"
	set_app_options -name opt.dft.hier_preservation -value true ;# honors hierarchy port preservation during dft optimization
	set_freeze_port -all [get_cells $OPTIMIZATION_FREEZE_PORT_LIST] ;# sets freeze_clock_ports and freeze_data_ports attributes on the specified cells
}
## Non-Clock NDR
if {[file exists [which $TCL_NON_CLOCK_NDR_RULES_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_NON_CLOCK_NDR_RULES_FILE]"
	source $TCL_NON_CLOCK_NDR_RULES_FILE
} elseif {$TCL_NON_CLOCK_NDR_RULES_FILE != ""} {
	puts "RM-error: TCL_NON_CLOCK_NDR_RULES_FILE($TCL_NON_CLOCK_NDR_RULES_FILE) is invalid. Please correct it."
}
##########################################################################################
## Power related settings
##########################################################################################
## Multibit banking and debanking (optional)
## Banking (single bit and multibit to multibit sequential cells) takes effect during place_opt initial_opto.
## Debanking (multibit to lower width multibit and/or single bit sequential cells) takes effect during place_opt final_opto for TNS.
puts "RM-info: Setting place_opt.flow.enable_multibit_banking to $PLACE_OPT_MULTIBIT_BANKING (tool default false)" 
RM-info: Setting place_opt.flow.enable_multibit_banking to false (tool default false)
set_app_options -name place_opt.flow.enable_multibit_banking -value $PLACE_OPT_MULTIBIT_BANKING 
puts "RM-info: Setting place_opt.flow.enable_multibit_debanking to $PLACE_OPT_MULTIBIT_DEBANKING (tool default false)" 
RM-info: Setting place_opt.flow.enable_multibit_debanking to false (tool default false)
set_app_options -name place_opt.flow.enable_multibit_debanking -value $PLACE_OPT_MULTIBIT_DEBANKING
## Set your threshold_voltage_group attributes. For example:
## 	define_user_attribute -type string -class lib_cell threshold_voltage_group
## 	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
## 	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
## 	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined in settings.non_persistent.tcl.*
## Listed here for your reference:
## 	set_threshold_voltage_group_type -type low_vt LVt
## 	set_threshold_voltage_group_type -type normal_vt RVt
## 	set_threshold_voltage_group_type -type high_vt HVt
## CTS power aware pruning (optional)
## Allows selection of repeater cells to also consider internal and leakage power in order to reduce dynamic 
## and also leakage power of the clock trees
puts "RM-info: Setting cts.common.power_aware_pruning to $PREROUTE_CTS_POWER_AWARE_PRUNING (tool default false)"
RM-info: Setting cts.common.power_aware_pruning to false (tool default false)
set_app_options -name cts.common.power_aware_pruning -value $PREROUTE_CTS_POWER_AWARE_PRUNING
## CTS low power techniques (optional)
## gate_relocation: sets cts.compile.power_opt_mode to gate_relocation to enable activity aware gate 
##                  relocation (moves cells with low input clock toggling rates closer to their drivers)
##      	    at the end of gate by gate clock tree synthesis;
## low_power_targets: sets cts.compile.power_opt_mode to low_power_targets for CTS to relax certain
##                    internal constraints and build clock trees with less area and power;
## all: sets cts.compile.power_opt_mode to all to enable both the above features 
if {$PREROUTE_CTS_LOW_POWER_TECHNIQUE != ""} {
	puts "RM-info: Setting cts.compile.power_opt_mode to $PREROUTE_CTS_LOW_POWER_TECHNIQUE (tool default none)"
	set_app_options -name cts.compile.power_opt_mode -value $PREROUTE_CTS_LOW_POWER_TECHNIQUE
}
##########################################################################################
## Placement and Congestion related settings: max density, max util, and automatic control
##########################################################################################
## You can explicitly control the placement max density and max utilization by following (optional)
## 1. Max density
##    - When this value is set, coarse placer attempts to limit local cell density to be less than the value
if {$PREROUTE_PLACEMENT_MAX_DENSITY != ""} {	
	puts "RM-info: Setting place.coarse.max_density to $PREROUTE_PLACEMENT_MAX_DENSITY"
	set_app_options -name place.coarse.max_density -value $PREROUTE_PLACEMENT_MAX_DENSITY
}
## 2. Max utilization
##    - Specifies the max design utilization after congestion driven padding (during congestion driven placement) is done
if {$PREROUTE_PLACEMENT_MAX_UTIL != ""} {
	puts "RM-info: Setting place.coarse.congestion_driven_max_util to $PREROUTE_PLACEMENT_MAX_UTIL" 
	set_app_options -name place.coarse.congestion_driven_max_util -value $PREROUTE_PLACEMENT_MAX_UTIL
}
## Automatic density control (tool default)
## - If you do not specify either of the above two settings and keep the tool defaults, the automatic density control,
##   which is enabled by tool default, selects the value for max density and max util based on the design stage
## - Message PLACE-027 is issued to report the chosen settings
puts "RM-info: Setting place.coarse.auto_density_control to $PREROUTE_PLACEMENT_AUTO_DENSITY (tool default true)"
RM-info: Setting place.coarse.auto_density_control to true (tool default true)
set_app_options -name place.coarse.auto_density_control -value $PREROUTE_PLACEMENT_AUTO_DENSITY
## Enhanced automatic density control (optional)
## - Requires place.coarse.auto_density_control to be true otherwise no-op
## - Selects max density based on the design stage as well as design utilization
## - Selects max util based on the design stage as well as design tchnology
## - Potentially benefits design TNS
puts "RM-info: Setting place.coarse.enhanced_auto_density_control to $PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY (tool default false)"
RM-info: Setting place.coarse.enhanced_auto_density_control to false (tool default false)
set_app_options -name place.coarse.enhanced_auto_density_control -value $PREROUTE_PLACEMENT_ENHANCED_AUTO_DENSITY
##########################################################################################
## Placement and Congestion related settings: other settigs
##########################################################################################
## DFT related: to continue the placement without SCANDEF (optional)
#	set_app_options -name place.coarse.continue_on_missing_scandef -value true
if {[get_scan_chains] == 0} {
	puts "RM-warning: No SCANDEF is found. If there are scan elements in the netlist, placement QoR may be degraded due to influence of the connections with scan elements."
        puts "RM-info: By default coarse placement will not proceed. If you wish to proceed knowing the consequences, set place.coarse.continue_on_missing_scandef to true."
}
## Target routing density for congestion-driven placement (optional)
## Tool default is 0 which allows the placer to make the decision.
if {$PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY != ""} {
	puts "RM-info: Setting place.coarse.target_routing_density to $PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY"
	set_app_options -name place.coarse.target_routing_density -value $PREROUTE_PLACEMENT_TARGET_ROUTING_DENSITY
}
## Pin density aware placement for preroute flows (optional)
## For designs with pin access and local density hot spot issues. 
puts "RM-info: Setting place.coarse.pin_density_aware to $PREROUTE_PLACEMENT_PIN_DENSITY_AWARE (tool default false)" 
RM-info: Setting place.coarse.pin_density_aware to false (tool default false)
set_app_options -name place.coarse.pin_density_aware -value $PREROUTE_PLACEMENT_PIN_DENSITY_AWARE
## Enable keep going legalizer to improve legalizer turn-around time (optional)
#	set_app_options -name place.legalize.limit_legality_checks -value true ;# tool default false
## Soft blockage enhancement : to prevent incremental coarse placer from moving cells out of soft blockages
#	set_app_options -name place.coarse.enable_enhanced_soft_blockages -value true
## Create soft bounds with effort level
## Tool default effort is ultra, which is useful for small groups of instances or around MV regions.
## For modules or large groups of cells, consider using medium effort.
##	create_bound -name abc -type soft -effort medium ...
##	set_attribute [get_bounds {abc} ] effort medium
## Uncomment below for designs with fishbone PG structure, to support PDC checking with EoL rule
##  and VIA enclosure for pin access point, uncomment to apply the following
#	set_app_options -name place.legalize.use_eol_spacing_for_access_check -value true ;# tool default false
## Specify congestion driven cell expansion direction to both (optional)
## When there is low-layer horizontal congestion associated with high pin-density, wide non-register cells in your design, 
## set this to both to improve congestion. A cell is consider wide when the aspect ratio of width to height is greater than 2:1.
#	set_app_option -name place.coarse.congestion_expansion_direction -value both ;# tool default horizonrtal
## Repeater path spreading (optional)
## For fragmented floorplans, in channels, enables coarse placement to perform cell spreading in areas dominated by long wires
## of repeaters around macro & blockage boundaries and corners, minimizing clumping and hugging on those areas.
#	 set_app_options -name place.coarse.spread_repeater_paths -value true ;# tool default false
## Congestion modeling : enable placer support for GR soft congestion map
## Placer uses GR congestion map to perform cell expansion to make room for more routing resources.
## By supporting soft congestion during cell expansion can help additional demaind during DR.
## Soft congestion can be contributed by external or internal soft routing rules.
## External is from create_routing_rule command. Internal is from GR modeling automatically.
#	set_app_options -name route.global.export_soft_congestion_maps -value true ;# tool default false
## ICG related: auto bound for ICG placement (optional)
## Can be enabled along with PLACE_OPT_OPTIMIZE_ICGS
puts "RM-info: Setting place.coarse.icg_auto_bound to $PLACE_OPT_ICG_AUTO_BOUND (tool default false)"
RM-info: Setting place.coarse.icg_auto_bound to false (tool default false)
set_app_options -name place.coarse.icg_auto_bound -value $PLACE_OPT_ICG_AUTO_BOUND
## ICG related: clock-aware placement (optional)
## Redundant if PLACE_OPT_OPTIMIZE_ICGS is enabled since tool will enable this feature automatically.
puts "RM-info: Setting place_opt.flow.clock_aware_placement to $PLACE_OPT_CLOCK_AWARE_PLACEMENT (tool default false)"
RM-info: Setting place_opt.flow.clock_aware_placement to false (tool default false)
set_app_options -name place_opt.flow.clock_aware_placement -value $PLACE_OPT_CLOCK_AWARE_PLACEMENT
##########################################################################################
## CTS settings
##########################################################################################
## CTS max transition and capacitance 
## Here are the examples :
##	foreach_in_collection m [get_modes] {
##	}
foreach_in_collection m [get_modes] {
  set_max_transition -clock_path 10 [get_clocks -mode $m] -scenarios [get_scenarios -mode $m]
}
## CTS target skew and latency 
## By default CTS targets best skew and latency. These options can be used in case user wants to relax the target.
##	Example : set_clock_tree_options -clocks [get_clocks clk -mode Mode1] -corner Corner1WC -target_latency 1 -target_skew 0.3
## CTS balance points 
## To modify the clock tree balancing requirements (for the current scenario)
##	Example: set_clock_balance_points -delay 2.0 -balance_point gck/CP ;# -clock option is not mandatory
## Correspondingly, you should also set clock latency accordingly for place_opt and compile (for the current scenario)
##	Example: set_clock_latency -2.0 gck/CP
## CTS skew groups 
## Create user-defined skew groups which usually are to improve timing
##	Example: 
##	foreach_in_collection m [get_modes] {
##		create_clock_skew_group -name [get_object_name ${m}]_grp1 -mode $m -objects "reg1/clk reg2/clk"
##	}
## CTS ICDB (Inter-clock delay balancing) constraints
## ICDB is performed automatically in build_clock phase of clock_opt
## Use create_clock_balance_group to control it. For ex,
##	foreach_in_collection m [get_modes] {
##		current_mode $m
##		create_clock_balance_group -objects {clk1 clk2} -name group1 -offset_latencies {0.0 -0.5}
##	}
## CTS Latency adjustments for compute_clock_latency
## For clock_opt non-CCD flow, compute_clock_latency is performed automatically in route_clock phase of clock_opt
## For clock_opt CCD flow, compute_clock_latency is performed automatically during both build_clock and route_clock phases.
## For place_opt with trial_clock or optimize_icgs enabled, compute_clock_latency is performed automatically during place_opt.
## However you have to use set_latency_adjustment_options to control it. For ex, to associate virtual clocks to real clocks :
##	foreach_in_collection m [get_modes] {
##		current_mode $m
##		set_latency_adjustment_options -reference_clock <real_clock> -clocks_to_update <virtual_clock>
##	}
## derive_clock_cell_references
## Check non-repeater cells on clock trees and suggest logically equivalent cells for CTS to use
##	derive_clock_cell_references -output refs.tcl
## Edit refs.tcl and source it
## CTS cell spacing 
## Apply placement based cell to cell spacing rule to avoid EM problem on P/G rails.
## This rule will be applied to the clock buffers/inverters, the clock gating cells only.
##	Example : set_clock_cell_spacing -x_spacing 0.9 -y_spacing 0.4 -lib_cells mylib/BUFFD2BWP
## CTS hierarchy preservation 
## To prevent CTS from punching new logical ports for logical hierarchies
##	Example : set_freeze_ports -clocks [get_cells {block1}]
## Apply root NDR on internal nets based on transitive fanout limit 
## This feature benefits if you have differnt NDR for root and internal nets while root NDR has better RC. 
## Specify a limit, for each internal net, if its downstream transitive fanout is
## - equal or greater than the limit, root NDR is applied
## - smaller than the limit, internal NDR is still applied
##	set_clock_tree_options -root_ndr_fanout_limit <integer> 
##########################################################################################
## Create clock NDR
##########################################################################################
## Specify TCL_CTS_NDR_RULE_FILE with your script to create and associate your clock NDR rules
## By default it is set to cts_ndr.tcl which is an RM provided example. 
## You can replace it with yours, or use it as a base to build yours.
## cts_ndr.tcl :
## 1. Can be used to create and associate clock NDR rules for root, internal, and leaf nets
## 2. Prerequisite: you need to also specify CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME,
##    otherwise cts_ndr.tcl will be skipped.
##	- CTS_NDR_RULE_NAME: for root nets
##        CTS_INTERNAL_NDR_RULE_NAME: for internal nets
##		- Valid selections for both of them are:
##			- rm_2w2s: double width double spacing
##			- rm_2w2s_shield_default: double width double spacing with shield
##			- rm_2w2s_shield_list: double width double spacing with shield customized width and spacing
##	- CTS_LEAF_NDR_RULE_NAME: for leaf nets
##		- Valid selection is rm_leaf: default width and spacing
## 3. You can specify either or all of them, and the rule(s) will be created and associated.
##    If same rule is specified for both CTS_NDR_RULE_NAME and CTS_INTERNAL_NDR_RULE_NAME, rule creation for CTS_INTERNAL_NDR_RULE_NAME
##    will be skipped if already created. (rule association still happen for both root and internal nets)
if {[file exists [which $TCL_CTS_NDR_RULE_FILE]]} {
	source -echo $TCL_CTS_NDR_RULE_FILE
} elseif {$TCL_CTS_NDR_RULE_FILE != ""} {
	puts "RM-error: TCL_CTS_NDR_RULE_FILE($TCL_CTS_NDR_RULE_FILE) is invalid. Please correct it!"
}
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: cts_ndr.tcl 
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
if {$CTS_NDR_RULE_NAME == "" && $CTS_INTERNAL_NDR_RULE_NAME == "" && $CTS_LEAF_NDR_RULE_NAME == ""} {
	puts "RM-info: [info script] is skipped. None of CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME is specified."
} else {

##########################################################################################
# NDR for root nets (CTS_NDR_RULE_NAME)
##########################################################################################
## - specify rm_2w2s to create a double width and double spacing rule
## - specify rm_2w2s_shield_default to create a double width and spacing + shielding with default width and spacing rule
## - specify rm_2w2s_shield_list to create a double width and spacing + shielding with customized width and spacing rule

## Rule creation (create_routing_rule) for root nets ##
if {$CTS_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_NDR_RULE_NAME == "rm_2w2s"} {
			create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2
		} elseif {$CTS_NDR_RULE_NAME == "rm_2w2s_shield_default"} {
			create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2 -shield
		} elseif {$CTS_NDR_RULE_NAME == "rm_2w2s_shield_list"} {
			if {$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST != "" || $CTS_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {
				set create_routing_rule_cmd "create_routing_rule $CTS_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2"
				if {$CTS_NDR_SHIELDING_LAYER_WIDTH_LIST != ""} {lappend create_routing_rule_cmd -shield_widths $CTS_NDR_SHIELDING_LAYER_WIDTH_LIST} 
				if {$CTS_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {lappend create_routing_rule_cmd -shield_spacings $CTS_NDR_SHIELDING_LAYER_SPACING_LIST}
				puts "RM-info: $create_routing_rule_cmd"
        	                eval {			eval ${create_routing_rule_cmd}}
			} else {
				puts "RM-error : CTS_NDR_SHIELDING_LAYER_WIDTH_LIST or CTS_NDR_SHIELDING_LAYER_SPACING_LIST not specified which is required by $CTS_NDR_RULE_NAME"
			}
		} else {
			puts "RM-error : $CTS_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_NDR_RULE_NAME($CTS_NDR_RULE_NAME) already exists. Rule creation skipped."
	}
}

## Rule association (set_clock_routing_rules) for root nets ##
if {$CTS_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		# set_clock_routing_rules on root nets
		set set_clock_routing_rules_cmd_root "set_clock_routing_rules -net_type root -rule $CTS_NDR_RULE_NAME"
		if {$CTS_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_root -min_routing_layer $CTS_NDR_MIN_ROUTING_LAYER}
		if {$CTS_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_root -max_routing_layer $CTS_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_root"
		eval {			eval ${set_clock_routing_rules_cmd_root}}
	} else {
		puts "RM-error: CTS_NDR_RULE_NAME($CTS_NDR_RULE_NAME) hasn't been created yet. Can not associate it with root nets!"
	}
}

##########################################################################################
# NDR for internal nets (CTS_INTERNAL_NDR_RULE_NAME)
##########################################################################################
## - specify rm_2w2s to create a double width and double spacing rule
## - specify rm_2w2s_shield_default to create a double width and spacing + shielding with default width and spacing rule
## - specify rm_2w2s_shield_list to create a double width and spacing + shielding with customized width and spacing rule

## Rule creation (create_routing_rule) for internal nets ##
if {$CTS_INTERNAL_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_INTERNAL_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s"} {
			create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2
		} elseif {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s_shield_default"} {
			create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2 -shield
		} elseif {$CTS_INTERNAL_NDR_RULE_NAME == "rm_2w2s_shield_list"} {
			if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST != "" || $CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {
				set create_routing_rule_cmd "create_routing_rule $CTS_INTERNAL_NDR_RULE_NAME -default_reference_rule -multiplier_width 2 -multiplier_spacing 2"
				if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST != ""} {lappend create_routing_rule_cmd -shield_widths $CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST} 
				if {$CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST != ""} {lappend create_routing_rule_cmd -shield_spacings $CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST}
				puts "RM-info: $create_routing_rule_cmd"
        	                eval {			eval ${create_routing_rule_cmd}}
			} else {
				puts "RM-error : CTS_INTERNAL_NDR_SHIELDING_LAYER_WIDTH_LIST or CTS_INTERNAL_NDR_SHIELDING_LAYER_SPACING_LIST not specified which is required by $CTS_INTERNAL_NDR_RULE_NAME"
			}
		} else {
			puts "RM-error : $CTS_INTERNAL_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_INTERNAL_NDR_RULE_NAME($CTS_INTERNAL_NDR_RULE_NAME) already exists. Rule creation skipped."
	}
}

## Rule association (set_clock_routing_rules) for internal nets ##
if {$CTS_INTERNAL_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_INTERNAL_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		# set_clock_routing_rules on internal nets
		set set_clock_routing_rules_cmd_internal "set_clock_routing_rules -net_type internal -rule $CTS_INTERNAL_NDR_RULE_NAME"
		if {$CTS_INTERNAL_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_internal -min_routing_layer $CTS_INTERNAL_NDR_MIN_ROUTING_LAYER}
		if {$CTS_INTERNAL_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_internal -max_routing_layer $CTS_INTERNAL_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_internal"
		eval {			eval ${set_clock_routing_rules_cmd_internal}}
	} else {
		puts "RM-error: CTS_INTERNAL_NDR_RULE_NAME($CTS_INTERNAL_NDR_RULE_NAME) hasn't been created yet. Can not associate it with internal nets!"
	}
}

##########################################################################################
# NDR for leaf (sink) nets (CTS_LEAF_NDR_RULE_NAME)
##########################################################################################
## - specify rm_leaf to create a default reference rule for leaf nets

## Rule creation (create_routing_rule) for leaf nets ##
if {$CTS_LEAF_NDR_RULE_NAME != ""} {
	redirect -var x {report_routing_rules $CTS_LEAF_NDR_RULE_NAME}
	if {[regexp "Error" $x]} {
		## Create the NDR if it is not present
		if {$CTS_LEAF_NDR_RULE_NAME == "rm_leaf"} {
			create_routing_rule $CTS_LEAF_NDR_RULE_NAME -default_reference_rule
		} else {
			puts "RM-error : $CTS_LEAF_NDR_RULE_NAME is not a supported rule name. Rule is not created. Please double check"
		}
	} else {
		puts "RM-info: CTS_LEAF_NDR_RULE_NAME($CTS_LEAF_NDR_RULE_NAME) already exists. Rule creation skipped"
	}
}

## Rule association (set_clock_routing_rules) for leaf nets ##
if {$CTS_LEAF_NDR_RULE_NAME != ""} {
	# Check if the rule has been created properly
	redirect -var x {report_routing_rules $CTS_LEAF_NDR_RULE_NAME}
	if {![regexp "Error" $x]} {
		set set_clock_routing_rules_cmd_leaf "set_clock_routing_rules -net_type sink -rule $CTS_LEAF_NDR_RULE_NAME"
		if {$CTS_LEAF_NDR_MIN_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_leaf -min_routing_layer $CTS_LEAF_NDR_MIN_ROUTING_LAYER}
		if {$CTS_LEAF_NDR_MAX_ROUTING_LAYER != ""} {lappend set_clock_routing_rules_cmd_leaf -max_routing_layer $CTS_LEAF_NDR_MAX_ROUTING_LAYER}
		puts "RM-info: $set_clock_routing_rules_cmd_leaf"
		eval $set_clock_routing_rules_cmd_leaf
	} else {
		puts "RM-error: CTS_LEAF_NDR_RULE_NAME($CTS_LEAF_NDR_RULE_NAME) hasn't been created yet. Can not associate it with leaf nets!"
	}
}

}
RM-info: /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl is skipped. None of CTS_NDR_RULE_NAME, CTS_INTERNAL_NDR_RULE_NAME, or CTS_LEAF_NDR_RULE_NAME is specified.
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/cts_ndr.tcl

##########################################################################################
## Reports
##########################################################################################
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_routing_rules {report_routing_rules -verbose}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_routing_rules {report_clock_routing_rules}
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_settings {report_clock_settings}
##########################################################################################
## Routing Settings
##########################################################################################
## Set max routing layer
if {$MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
## Set min routing layer
if {$MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
##########################################################################################
## Extraction Settings
##########################################################################################
## For better end of the flow correlation with StarRC, apply the following settings
## The ICC-II timing and run time may be impacted
#	set_extraction_options -include_pin_resistance
#	set_app_options -name extract.cut_loop -value false ;# tool default true
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl

source -echo settings.non_persistent.tcl ;# non-persistent settings to be re-applied in each session
puts "RM-info: Running script [info script]\n"
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
# Script: settings.non_persistent.tcl
# Description : Settings that need to be re-applied in each new ICC-II session are incldued below.
# Version: P-2019.03-SP2
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
####################################
## Timer 
####################################
## set_app_options -name time.enable_preset_clear_arcs -value true ;# tool default false, global-scoped
####################################
## Keepout margin (lib cell based) 
####################################
## Lib cell based keepout margin is not persistent in the current release and must be re-applied in new ICC-II seccions.
#  Example : create_keepout_margin -outer {5 5 5 5} [get_lib_cells */lib_cell_name]
####################################
## set_threshold_voltage_group_type 
####################################
## Set your threshold_voltage_group attributes. These are persistent and can be simply defined in settings.place_opt.tcl. 
#  Listed here for your reference. For example:
#  	define_user_attribute -type string -class lib_cell threshold_voltage_group
#  	set_attribute -quiet [get_lib_cells -quiet */*LVT] threshold_voltage_group LVt
#  	set_attribute -quiet [get_lib_cells -quiet */*RVT] threshold_voltage_group RVt
#  	set_attribute -quiet [get_lib_cells -quiet */*HVT] threshold_voltage_group HVt
## set_threshold_voltage_group_type is not persistent and should be defined here:
#  	set_threshold_voltage_group_type -type low_vt LVt
#  	set_threshold_voltage_group_type -type normal_vt RVt
#  	set_threshold_voltage_group_type -type high_vt HVt
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.non_persistent.tcl

##########################################################################################
## Additional flavors (optional)
##########################################################################################
## ICC2-RM provides additional files (flavors) to override a small set of RM default settings for high connectivity, run time,
## and area/power focused designs. This is controlled by ADDITIONAL_FLAVOR, which is by default unspecified; 
## if unspecified, runs RM default flow that works/balances all PPA.
if {$ADDITIONAL_FLAVOR == "run_time"} {
	puts "RM-info: Sourcing [which flavor.run_time_focused.tcl]"
	source -echo flavor.run_time_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "area_power"} {
	puts "RM-info: Sourcing [which flavor.area_power_focused.tcl]"
	source -echo flavor.area_power_focused.tcl
} elseif {$ADDITIONAL_FLAVOR == "high_connectivity_high_congestion"} {
	puts "RM-info: Sourcing [which flavor.high_connectivity_high_congestion_focused.tcl]"
	source -echo flavor.high_connectivity_high_congestion_focused.tcl
}
##########################################################################################
## Additional setup
##########################################################################################
## Lib cell usage restrictions (set_lib_cell_purpose)
## By default, RM sources set_lib_cell_purpose.tcl for dont use, tie cell, hold fixing, CTS and CTS-exclusive cell restrictions. 
## You can replace it with your own script by specifying the TCL_LIB_CELL_PURPOSE_FILE variable.  
if {[file exists [which $TCL_LIB_CELL_PURPOSE_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_LIB_CELL_PURPOSE_FILE]"
	source $TCL_LIB_CELL_PURPOSE_FILE
} elseif {$TCL_LIB_CELL_PURPOSE_FILE != ""} {
	puts "RM-error: TCL_LIB_CELL_PURPOSE_FILE($TCL_LIB_CELL_PURPOSE_FILE) is invalid. Please correct it."
}
RM-info: Sourcing /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl

RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/set_lib_cell_purpose.tcl

## Placement spacing labels and rules 
if {[file exists [which $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE]]} {
	puts "RM-info: Sourcing [which $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE]"
	source $TCL_PLACEMENT_SPACING_LABEL_RULE_FILE
} elseif {$TCL_PLACEMENT_SPACING_LABEL_RULE_FILE != ""} {
	puts "RM-error: TCL_PLACEMENT_SPACING_LABEL_RULE_FILE($TCL_PLACEMENT_SPACING_LABEL_RULE_FILE) is invalid. Please correct it."
}
## read_saif 
if {[file exists [which $SAIF_FILE]]} {
	if {$SAIF_FILE_POWER_SCENARIO != ""} {
		set read_saif_cmd "read_saif $SAIF_FILE -scenarios \"$SAIF_FILE_POWER_SCENARIO\""
	} else {
		set read_saif_cmd "read_saif $SAIF_FILE"
	}
	if {$SAIF_FILE_SOURCE_INSTANCE != ""} {lappend read_saif_cmd -strip_path $SAIF_FILE_SOURCE_INSTANCE}
	if {$SAIF_FILE_TARGET_INSTANCE != ""} {lappend read_saif_cmd -path $SAIF_FILE_TARGET_INSTANCE}
	puts "RM-info: Running $read_saif_cmd"
        eval ${read_saif_cmd}
} elseif {$SAIF_FILE != ""} {
	puts "RM-error: SAIF_FILE($SAIF_FILE) is invalid. Please correct it."	
}
## Spare cell insertion before place_opt (Example: templates/place_opt.spare_cell.tcl)
if {[file exists [which $TCL_USER_SPARE_CELL_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_SPARE_CELL_PRE_SCRIPT]"
	source $TCL_USER_SPARE_CELL_PRE_SCRIPT
} elseif {$TCL_USER_SPARE_CELL_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_SPARE_CELL_PRE_SCRIPT($TCL_USER_SPARE_CELL_PRE_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## Pre-place_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_PRE_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_PRE_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_PRE_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_PRE_SCRIPT != ""} {
	puts "RM-error: TCL_USER_PLACE_OPT_PRE_SCRIPT($TCL_USER_PLACE_OPT_PRE_SCRIPT) is invalid. Please correct it."
}
redirect -tee -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_app_options.start {report_app_options -non_default *}
****************************************
Report : app_option
           -non_default
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:25:58 2019
****************************************
Name                                         Type       Value       User-default System-default Scope      Status     Source
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------
ccd.post_route_buffer_removal                bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
design.on_disk_operation                     bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.area.effort                              enum       high        {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.common.advanced_logic_restructuring_mode enum       area_timing {}           none           block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:42
opt.common.buffer_area_effort                enum       ultra       {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.common.use_route_aware_estimation        enum       true        {}           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.port.eliminate_verilog_assign            bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.power.effort                             enum       high        {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.power.mode                               enum       total       {}           none           block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
opt.timing.effort                            enum       high        {}           low            block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.final_place.effort                 enum       high        {}           medium         block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.initial_drc.global_route_based     enum       1           {}           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
place_opt.place.congestion_effort            enum       high        {}           medium         block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.detail.eco_max_number_of_iterations    integer    10          --           -1             block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.detail.timing_driven                   bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.global.timing_driven                   bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.track.crosstalk_driven                 bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route.track.timing_driven                    bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
route_opt.flow.enable_power                  bool       true        true         false          global     normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.enable_clock_to_data_analysis           bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.enable_io_path_groups                   bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.remove_clock_reconvergence_pessimism    bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
time.si_enable_analysis                      bool       true        --           false          block      normal     /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/settings.place_opt.tcl:19
-------------------------------------------- ---------- ----------- ------------ -------------- ---------- ---------- ----------------------------------------------------------------------------------------------------

There are additional internal differences with no available TBC source.
1
redirect -file ${REPORTS_DIR}/${REPORT_PREFIX}.report_lib_cell_purpose {report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}}
## The following only applies to designs with physical hierarchy
## Ignore the sub-blocks (bound to abstracts) internal timing paths
if {$DESIGN_STYLE == "hier" && $PHYSICAL_HIERARCHY_LEVEL != "bottom"} {
	set_timing_paths_disabled_blocks -all_sub_blocks
}
##########################################################################################
## Clock NDR modeling at place_opt
##########################################################################################
## Clock NDRs are created in settings.place_opt.tcl. 
## mark_clock_trees makes place_opt recognize them to model the congestion impact
puts "RM-info: Running mark_clock_trees -routing_rules to model clock NDR impact during place_opt"
RM-info: Running mark_clock_trees -routing_rules to model clock NDR impact during place_opt
mark_clock_trees -routing_rules
Mark clock trees...
Information: Mark Clock Trees will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: Mark Clock Trees will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false

Marking routing rule and layers lists on clock nets

Warning: No clock routing rule is specified. (CTS-038)

1
##########################################################################################
## place_opt flow
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_SCRIPT != ""} {
	puts "RM-error:TCL_USER_PLACE_OPT_SCRIPT($TCL_USER_PLACE_OPT_SCRIPT) is invalid. Please correct it."
} else {

	##########################################################################
	## Regular MSCTS at place_opt 
	##########################################################################
	if {$PLACE_OPT_MSCTS} {
		## Define MSCTS critical scenario as current_scenario as this will be the scenario considered for tap assignment
		if {$PLACE_OPT_MSCTS_CRITICAL_SCENARIO != ""} {
			set cur_scenario [get_object_name [current_scenario]]
			current_scenario $PLACE_OPT_MSCTS_CRITICAL_SCENARIO
		}

		if {[file exists [which $TCL_REGULAR_MSCTS_FILE]]} {
			set_app_options -name place_opt.flow.enable_multisource_clock_trees -value true
		        puts "RM-info: Sourcing [which $TCL_REGULAR_MSCTS_FILE]"
        		source $TCL_REGULAR_MSCTS_FILE
			save_block -as ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}_MSCTS

		} elseif {$TCL_REGULAR_MSCTS_FILE != ""} {
        		puts "RM-error: TCL_REGULAR_MSCTS_FILE($TCL_REGULAR_MSCTS_FILE) is invalid. Please correct it."
		}

		if {$PLACE_OPT_MSCTS_CRITICAL_SCENARIO != ""} {current_scenario $cur_scenario}
	}

	##########################################################################
	## Two pass place_opt: first pass
	##########################################################################
	## Flow with non-SPG inputs ($PLACE_OPT_SPG_FLOW set to false)
	if {!$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running place_opt -from initial_place -to initial_place" ;# initial_place phase is buffering-aware with CDR
		place_opt -from initial_place -to initial_place
		puts "RM-info: Running place_opt -from initial_drc -to initial_drc"
		place_opt -from initial_drc -to initial_drc
		puts "RM-info: Running update_timing -full"
		update_timing -full
	} 

	## Flow with SPG inputs ($PLACE_OPT_SPG_FLOW set to true)
	if {$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: For designs starting with SPG input, seed placement comes from SPG, so the first pass is not needed."
	}

	##########################################################################
	## Two pass place_opt: second pass
	##########################################################################
	## Trial CTS (optional; this feature is not needed if PLACE_OPT_OPTIMIZE_ICGS is enabled)
	if {$PLACE_OPT_TRIAL_CTS} {
		set_app_options -name place_opt.flow.trial_clock_tree -value true ;# default false
	}

	## ICG optimization  (optional)
	## Automatic ICG optimization that performs trial CTS (starting in initial_drc phase), 
	## timing-driven ICG splitting (initial_opto phase), and clock-aware placement (final_place phase)
	if {$PLACE_OPT_OPTIMIZE_ICGS} {
		set_app_options -name place_opt.flow.optimize_icgs -value true ;# default false
		if {$PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE != ""} {
			set_app_options -name place_opt.flow.optimize_icgs_critical_range -value $PLACE_OPT_OPTIMIZE_ICGS_CRITICAL_RANGE ;# default 0.75
		}
	}

	## Flow with non-SPG inputs ($PLACE_OPT_SPG_FLOW set to false)
	if {!$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running create_placement -incremental -timing_driven -congestion"
		# Note: to increase the congestion alleviation effort, add -congestion_effort high
		create_placement -incremental -timing_driven -congestion
		save_block -as ${DESIGN_NAME}/${PLACE_OPT_BLOCK_NAME}_two_pass_placement

		puts "RM-info: Running place_opt -from initial_drc"
		place_opt -from initial_drc
	} 

	## Flow with SPG inputs ($PLACE_OPT_SPG_FLOW set to true)
	if {$PLACE_OPT_SPG_FLOW} {
		puts "RM-info: Running place_opt with place_opt.flow.do_spg true"
		set_app_options -name place_opt.flow.do_spg -value true 
		place_opt
	}
}
RM-info: Running place_opt -from initial_place -to initial_place
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.099104 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092763 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   mode_norm.slow.RCmax	(Mode: mode_norm.slow.RCmax; Corner: mode_norm.slow.RCmax)
   mode_norm.worst_low.RCmax	(Mode: mode_norm.worst_low.RCmax; Corner: mode_norm.worst_low.RCmax)
   mode_norm.fast.RCmin_bc	(Mode: mode_norm.fast.RCmin_bc; Corner: mode_norm.fast.RCmin_bc)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.power_aware_pruning = false

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)

Information: Total 36 ICGs are unique in the design. (CTS-126)
Information: u_logic_clk_gate_Ydw2z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_B1a3z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_T7d3z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Ll73z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Cc63z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_T253z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Kt33z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Bk23z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Sa13z4_reg/latch: reason - unique (CTS-127)
Information: u_logic_clk_gate_Yd03z4_reg/latch: reason - unique (CTS-127)
Note - message 'CTS-127' limit (10) exceeded. Remainder will be suppressed.

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       36
    Merged                    0
    Survived                  0
    Removed                   0
    Skipped                   36
      Unique                  36
    ICG at the end            36

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/place_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/place_opt.design (time 0s)
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7401, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7401, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
Warning: turning e-eLpp off because no active dynamic power scenarios were found

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Restructuring in 37 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'mode_norm.worst_low.RCmax' for buffer aware analysis.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Selected 2 sequential cells for slack balancing.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 7.11e+07
START_CMD: optimize_dft        CPU:     56 s ( 0.02 hr) ELAPSE:     20 s ( 0.01 hr) MEM-PEAK:   397 Mb Thu Sep 26 23:26:11 2019
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  11698.324000
DFT: post-opt wirelength: 2460.780000
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
END_CMD: optimize_dft          CPU:     56 s ( 0.02 hr) ELAPSE:     20 s ( 0.01 hr) MEM-PEAK:   397 Mb Thu Sep 26 23:26:11 2019
----------------------------------------------------------------

Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098553 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092527 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7401, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7401, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: Running auto PG connection. (NDM-099)
RM-info: Running place_opt -from initial_drc -to initial_drc
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098553 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092527 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running initial HFS and DRC step.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.50170', effective utilization is '0.50173'. (OPT-055)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7401, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7401, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 245.274597, TNS = 38620.349586, NVP = 274
    Scenario mode_norm.worst_low.RCmax  WNS = 296.906799, TNS = 42730.255216, NVP = 313

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:21   296.907 42730.254  2907.783   421.848     0.000        49      1293         0     0.000       413 3.642e+07 

APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario mode_norm.slow.RCmax  WNS = 245.274597, TNS = 38620.349586, NVP = 274
    Scenario mode_norm.worst_low.RCmax  WNS = 296.906799, TNS = 42730.255216, NVP = 313

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:22   296.907 42730.254  2907.783   421.848     0.000        49      1293         0     0.000       413 3.642e+07 


    Scenario mode_norm.slow.RCmax  WNS = 245.274597, TNS = 38620.349586, NVP = 274
    Scenario mode_norm.worst_low.RCmax  WNS = 296.906799, TNS = 42730.255216, NVP = 313
    Scenario mode_norm.fast.RCmin_bc  WNHS = 53.211479, TNHS = 664.564906, NHVP = 112

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE   MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:22   296.907 42730.254  2907.783   421.848     0.000        49      1293         0     0.000       413 3.642e+07   -53.211

ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 109 buffer-tree drivers
Core Area = 20 X 21 ()

Roi-HfsDrc SN: 3403505 (88.398003)

Processing Buffer Trees  (ROI) ... 

Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098553 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092527 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Zbuf-MEM : build 452 GrOptoHierNets
Turning on OPTO and Buffer Aware modes.
Deterministic global route multithread mode is set.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1858 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 ultra               
global.force_full_effort                                :	 true                
global.macro_boundary_track_utilization                 :	 65                  
global.macro_corner_track_utilization                   :	 65                  
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  144  Proc  127 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 1986 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  149  Alloctr  150  Proc 1986 
Net statistics:
Total number of nets     = 7976
Number of nets to route  = 7478
46 nets are fully connected,
 of which 46 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    4  Proc    3 
[End of Build All Nets] Total (MB): Used  152  Alloctr  154  Proc 1989 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.54	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    3 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 1993 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    7 
[End of Build Data] Total (MB): Used  154  Alloctr  156  Proc 1993 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   34 
[End of Blocked Pin Detection] Total (MB): Used  186  Alloctr  188  Proc 2028 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    3 
[End of Initial Routing] Total (MB): Used  192  Alloctr  194  Proc 2031 
Initial. Routing result:
Initial. Both Dirs: Overflow =   259 Max = 4 GRCs =   422 (2.09%)
Initial. H routing: Overflow =   169 Max = 4 (GRCs =  1) GRCs =   261 (2.58%)
Initial. V routing: Overflow =    90 Max = 2 (GRCs = 17) GRCs =   161 (1.59%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
Initial. MINT1      Overflow =   169 Max = 4 (GRCs =  1) GRCs =   261 (2.58%)
Initial. MINT2      Overflow =    88 Max = 2 (GRCs = 17) GRCs =   159 (1.57%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 65975.50
Initial. Layer M1 wire length = 149.15
Initial. Layer MINT1 wire length = 29697.78
Initial. Layer MINT2 wire length = 27973.44
Initial. Layer MINT3 wire length = 5822.82
Initial. Layer MINT4 wire length = 2330.32
Initial. Layer MINT5 wire length = 1.98
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 49309
Initial. Via V1_0 count = 26158
Initial. Via VINT1_0 count = 21398
Initial. Via VINT2_0 count = 1432
Initial. Via VINT3_0 count = 319
Initial. Via VINT4_0 count = 2
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc   45 
[End of Whole Chip Routing] Total (MB): Used  192  Alloctr  194  Proc 2031 

Congestion utilization per direction:
Average vertical track utilization   = 19.92 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 21.00 %
Peak    horizontal track utilization = 60.61 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  192  Proc 2031 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  185  Alloctr  187  Proc  173 
[GR: Done] Total (MB): Used  190  Alloctr  192  Proc 2031 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc  173 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2031 
Wrote topologies for 452 nets.
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is CTO for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7401, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7401, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
    [11]  10% ...
    [22]  20% ...
    [33]  30% ...
    [44]  40% ...
    [55]  50% ...
    [66]  60% ...
    [77]  70% ...
    [88]  80% ...
    [99]  90% ...
    [109] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           45          311
  Inverters:          177          212
------------ ------------ ------------
      Total:          222          523
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 11.61 sec ELAPSE 0 hr : 0 min : 5.96 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 631700 K / inuse 484972 K
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098098 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092440 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 50.822884, TNS = 371.693611, NVP = 12

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:28    50.823   371.694  3003.236     0.000     0.000       315      1328         0     0.000       616 3.850e+07 


    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 50.822884, TNS = 371.693611, NVP = 12

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:28    50.823   371.694  3003.236     0.000     0.000       315      1328         0     0.000       616 3.850e+07 


INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: Running auto PG connection. (NDM-099)
RM-info: Running update_timing -full
Information: Corner mode_norm.slow.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.fast.RCmin: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.worst_low.RCmax_bc: no PVT mismatches. (PVT-032)
Information: Corner mode_norm.slow.RCmax_bc: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098098 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092440 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 enabled
Timing Window Analysis:                    enabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
RM-info: Running create_placement -incremental -timing_driven -congestion
--------------
running create_placement

Create Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   true                
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Start transferring placement data.
Completed transferring placement data.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Snapped 7112 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1911 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc    0 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 1911 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  148  Alloctr  150  Proc 1911 
Net statistics:
Total number of nets     = 7704
Number of nets to route  = 7598
106 nets are fully connected,
 of which 106 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  151  Alloctr  153  Proc 1911 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  153  Alloctr  155  Proc 1911 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  153  Alloctr  155  Proc 1911 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  185  Alloctr  187  Proc 1911 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  191  Alloctr  193  Proc 1911 
Initial. Routing result:
Initial. Both Dirs: Overflow =   408 Max = 4 GRCs =   509 (2.52%)
Initial. H routing: Overflow =   216 Max = 4 (GRCs =  1) GRCs =   313 (3.10%)
Initial. V routing: Overflow =   191 Max = 2 (GRCs = 17) GRCs =   196 (1.94%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT1      Overflow =   216 Max = 4 (GRCs =  1) GRCs =   313 (3.10%)
Initial. MINT2      Overflow =   190 Max = 2 (GRCs = 17) GRCs =   195 (1.93%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69097.88
Initial. Layer M1 wire length = 149.42
Initial. Layer MINT1 wire length = 28075.01
Initial. Layer MINT2 wire length = 30456.52
Initial. Layer MINT3 wire length = 7330.99
Initial. Layer MINT4 wire length = 3085.95
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 53855
Initial. Via V1_0 count = 26162
Initial. Via VINT1_0 count = 25194
Initial. Via VINT2_0 count = 1963
Initial. Via VINT3_0 count = 536
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  191  Alloctr  193  Proc 1911 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69185.56
phase1. Layer M1 wire length = 149.42
phase1. Layer MINT1 wire length = 27791.31
phase1. Layer MINT2 wire length = 30031.54
phase1. Layer MINT3 wire length = 7696.98
phase1. Layer MINT4 wire length = 3516.31
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 54212
phase1. Via V1_0 count = 26160
phase1. Via VINT1_0 count = 25184
phase1. Via VINT2_0 count = 2175
phase1. Via VINT3_0 count = 693
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   43  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  191  Alloctr  193  Proc 1911 

Congestion utilization per direction:
Average vertical track utilization   = 22.14 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization = 19.82 %
Peak    horizontal track utilization = 58.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 1911 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  184  Alloctr  185  Proc    0 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 1911 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1911 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 5.98% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 5.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.52 to 0.52. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 7.09031e+07
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.098098 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.092440 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 6.34664e+07
Start DFT optimization
START_CMD: optimize_dft        CPU:    109 s ( 0.03 hr) ELAPSE:     38 s ( 0.01 hr) MEM-PEAK:   616 Mb Thu Sep 26 23:26:28 2019
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.096157 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.090920 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
APS-CHARZ: Performing leakage analysis
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 11062, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 11062, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  3402.105000
DFT: post-opt wirelength: 2426.185000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
END_CMD: optimize_dft          CPU:    115 s ( 0.03 hr) ELAPSE:     40 s ( 0.01 hr) MEM-PEAK:   616 Mb Thu Sep 26 23:26:30 2019
End DFT optimization
Start TieCellOpt
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 15.36
INFO: Available logic one lib cells: 
INFO: Available logic zero lib cells: 
Warning: No tie cell is available for constant fixing. (OPT-200)
End TieCellOpt
Information: Saving 'CORTEXM0DS:CORTEXM0DS/place_opt.design' to 'CORTEXM0DS:CORTEXM0DS/place_opt_two_pass_placement.design'. (DES-028)
RM-info: Running place_opt -from initial_drc
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Information: Configuring Design Fusion Restructuring for area ...
Information: Configuring Design Fusion Restructuring for timing ...
Design has RDE and GRLB - so GRLB will be disabled internally. Please run preroute optimization completely with either GRLB or with RDE
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.095894 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.090107 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running initial HFS and DRC step.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.51820', effective utilization is '0.51820'. (OPT-055)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 14.485478, TNS = 50.299108, NVP = 7

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:41    14.485    50.299  3003.236     0.000     0.000       315      1328         0     0.000       616 3.850e+07 

APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 14.485478, TNS = 50.299108, NVP = 7

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:42    14.485    50.299  3003.236     0.000     0.000       315      1328         0     0.000       616 3.850e+07 


    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 14.485478, TNS = 50.299108, NVP = 7
    Scenario mode_norm.fast.RCmin_bc  WNHS = 23.876123, TNHS = 308.016441, NHVP = 61

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE   MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:42    14.485    50.299  3003.236     0.000     0.000       315      1328         0     0.000       616 3.850e+07   -23.876

ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 21 buffer-tree drivers
Core Area = 20 X 21 ()

Roi-HfsDrc SN: 3403505 (88.398003)

Processing Buffer Trees  (ROI) ... 

Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.095894 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845245 ohm/um, via_r = 3.722333 ohm/cut, c = 0.090107 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Zbuf-MEM : build 184 GrOptoHierNets
Turning on OPTO and Buffer Aware modes.
Deterministic global route multithread mode is set.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1999 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 ultra               
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 true                
global.macro_boundary_track_utilization                 :	 65                  
global.macro_corner_track_utilization                   :	 65                  
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc   32 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2031 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  149  Alloctr  150  Proc 2031 
Net statistics:
Total number of nets     = 7799
Number of nets to route  = 7609
6 nets are fully connected,
 of which 6 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    3  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used  152  Alloctr  154  Proc 2031 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.54	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 2031 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  156  Proc 2031 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  186  Alloctr  188  Proc 2047 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  191  Alloctr  193  Proc 2047 
Initial. Routing result:
Initial. Both Dirs: Overflow =   290 Max = 4 GRCs =   435 (2.15%)
Initial. H routing: Overflow =   160 Max = 3 (GRCs =  7) GRCs =   265 (2.62%)
Initial. V routing: Overflow =   129 Max = 4 (GRCs =  1) GRCs =   170 (1.68%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
Initial. MINT1      Overflow =   160 Max = 3 (GRCs =  7) GRCs =   265 (2.62%)
Initial. MINT2      Overflow =   127 Max = 4 (GRCs =  1) GRCs =   168 (1.66%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 59620.65
Initial. Layer M1 wire length = 4.63
Initial. Layer MINT1 wire length = 25851.67
Initial. Layer MINT2 wire length = 25345.27
Initial. Layer MINT3 wire length = 6009.88
Initial. Layer MINT4 wire length = 2360.19
Initial. Layer MINT5 wire length = 49.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 49934
Initial. Via V1_0 count = 26657
Initial. Via VINT1_0 count = 21206
Initial. Via VINT2_0 count = 1692
Initial. Via VINT3_0 count = 375
Initial. Via VINT4_0 count = 4
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  191  Alloctr  193  Proc 2047 

Congestion utilization per direction:
Average vertical track utilization   = 18.55 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 19.76 %
Peak    horizontal track utilization = 69.44 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  192  Proc 2047 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used  184  Alloctr  186  Proc   48 
[GR: Done] Total (MB): Used  190  Alloctr  192  Proc 2047 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   48 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2047 
Wrote topologies for 184 nets.
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is CTO for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7702, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7702, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
    [3]  10% ...
    [6]  20% ...
    [9]  30% ...
    [12]  40% ...
    [15]  50% ...
    [18]  60% ...
    [21]  70% ...
    [21] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:          112           84
  Inverters:          140          110
------------ ------------ ------------
      Total:          252          194
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 9.27 sec ELAPSE 0 hr : 0 min : 5.31 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 648092 K / inuse 498836 K
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.096095 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.090786 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7644, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7644, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 28.180241, TNS = 161.476791, NVP = 9

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:47    28.180   161.477  2987.704     0.000     0.000       287      1298         0     0.000       632 3.826e+07 


    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 28.180241, TNS = 161.476791, NVP = 9

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:47    28.180   161.477  2987.704     0.000     0.000       287      1298         0     0.000       632 3.826e+07 


Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.096095 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845234 ohm/um, via_r = 3.722333 ohm/cut, c = 0.090786 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.51550', effective utilization is '0.51552'. (OPT-055)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7644, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7644, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario mode_norm.slow.RCmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax  WNS = 27.779697, TNS = 161.216915, NVP = 9

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     LEAKAGE 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY     POWER  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:48    27.780   161.217  2987.704     0.000     0.000       287      1298         0     0.000       632 3.826e+07 

Running initial optimization step.
npo-place-opt command begin                   CPU:   125 s (  0.03 hr )  ELAPSE:    48 s (  0.01 hr )  MEM-PEAK:   632 MB

npo-place-opt timing update complete          CPU:   125 s (  0.03 hr )  ELAPSE:    48 s (  0.01 hr )  MEM-PEAK:   632 MB

npo-place-opt initial QoR
_________________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7  25.7699    44.7696        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10  27.7797   116.4473        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 38264500.0
    2   *        -          -        -      -        -          -      -        -          -        - 38264500.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *  27.7797   161.2169  44.7696      9        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *  27.7797   161.2169  44.7696      9   0.0000     0.0000      0        0     0.0000        0 38264500.0      2987.70       7578        287       1298
--------------------------------------------------------------------------------------------------------------------

npo-place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt initial QoR Summary   27.7797   161.2169  44.7696      9   0.0000     0.0000      0        0        0 38264500.0      2987.70       7578
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
npo-place-opt initialization complete         CPU:   125 s (  0.03 hr )  ELAPSE:    49 s (  0.01 hr )  MEM-PEAK:   632 MB
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

npo-place-opt optimization Phase 2 Iter  1        161.22       44.77      0.00         0       0.003  38264500.00           0.014       632

npo-place-opt optimization Phase 3 Iter  1        161.22       44.77      0.00         0       0.003  38264500.00           0.014       632

npo-place-opt optimization Phase 4 Iter  1        161.22       44.77      0.00         0       0.003  38264500.00           0.014       632
Number of feedthrough buffers added 0

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 5 Iter  1        161.22       44.77      0.00         0       0.003  38264500.00           0.014       632

npo-place-opt optimization Phase 6 Iter  1        161.22       44.77      0.00         0       0.003  38224352.00           0.014       632

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (100/4)
Convert timing mode ...
npo-place-opt optimization Phase 7 Iter  1         95.60       24.06      0.00         0       0.003  37343372.00           0.014       632
npo-place-opt optimization Phase 7 Iter  2         65.13       15.68      0.00         0       0.003  37401860.00           0.014       632
npo-place-opt optimization Phase 7 Iter  3         25.39        8.01      0.00         0       0.003  37418672.00           0.014       632
npo-place-opt optimization Phase 7 Iter  4         23.50        8.01      0.00         0       0.003  37431728.00           0.014       632
npo-place-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         0       0.003  37689868.00           0.015       632

npo-place-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       0.003  37689868.00           0.015       632

npo-place-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0       0.003  37689868.00           0.015       632

npo-place-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0       0.003  37689868.00           0.015       632
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.50930', effective utilization is '0.50932'. (OPT-055)
chip utilization before DTDP: 0.51
Start Timing-driven placement

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Completed transferring placement data.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Snapped 7214 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2023 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 false               
global.macro_boundary_track_utilization                 :	 100                 
global.macro_corner_track_utilization                   :	 100                 
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc   32 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2055 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  148  Alloctr  150  Proc 2055 
Net statistics:
Total number of nets     = 7519
Number of nets to route  = 7474
45 nets are fully connected,
 of which 45 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  151  Alloctr  153  Proc 2055 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.50	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  153  Alloctr  155  Proc 2055 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  153  Alloctr  155  Proc 2055 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  185  Alloctr  187  Proc 2055 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 
Initial. Routing result:
Initial. Both Dirs: Overflow =   411 Max = 3 GRCs =   503 (2.49%)
Initial. H routing: Overflow =   185 Max = 3 (GRCs =  3) GRCs =   296 (2.93%)
Initial. V routing: Overflow =   226 Max = 3 (GRCs =  2) GRCs =   207 (2.05%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =   185 Max = 3 (GRCs =  3) GRCs =   296 (2.93%)
Initial. MINT2      Overflow =   226 Max = 3 (GRCs =  2) GRCs =   207 (2.05%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 61100.25
Initial. Layer M1 wire length = 0.59
Initial. Layer MINT1 wire length = 24395.76
Initial. Layer MINT2 wire length = 27196.82
Initial. Layer MINT3 wire length = 6333.42
Initial. Layer MINT4 wire length = 3173.66
Initial. Layer MINT5 wire length = 0.00
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 54116
Initial. Via V1_0 count = 26240
Initial. Via VINT1_0 count = 25264
Initial. Via VINT2_0 count = 2033
Initial. Via VINT3_0 count = 579
Initial. Via VINT4_0 count = 0
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 61168.47
phase1. Layer M1 wire length = 0.59
phase1. Layer MINT1 wire length = 24057.26
phase1. Layer MINT2 wire length = 26682.25
phase1. Layer MINT3 wire length = 6747.85
phase1. Layer MINT4 wire length = 3680.52
phase1. Layer MINT5 wire length = 0.00
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 54501
phase1. Via V1_0 count = 26239
phase1. Via VINT1_0 count = 25242
phase1. Via VINT2_0 count = 2271
phase1. Via VINT3_0 count = 749
phase1. Via VINT4_0 count = 0
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   43  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 

Congestion utilization per direction:
Average vertical track utilization   = 20.41 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization = 18.14 %
Peak    horizontal track utilization = 58.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 2055 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  184  Alloctr  185  Proc   32 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 2055 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2055 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 5.94% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 9.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.51 to 0.52. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 6.29336e+07
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 42% done.
coarse place 50% done.
coarse place 58% done.
coarse place 67% done.
coarse place 75% done.
coarse place 83% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.6104e+07
Completed Timing-driven placement, Elapsed time =   0: 0: 7 
Moved 7450 out of 7451 cells, ratio = 0.999866
Total displacement = 37705.808594(um)
Max displacement = 29.228001(um), HFSINV_1797_192 (33.409000, 44.050999, 0) => (57.754002, 49.189999, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      1.69(um)
  0 ~  20% cells displacement <=      2.54(um)
  0 ~  30% cells displacement <=      3.28(um)
  0 ~  40% cells displacement <=      4.02(um)
  0 ~  50% cells displacement <=      4.86(um)
  0 ~  60% cells displacement <=      5.54(um)
  0 ~  70% cells displacement <=      6.32(um)
  0 ~  80% cells displacement <=      7.26(um)
  0 ~  90% cells displacement <=      8.70(um)
  0 ~ 100% cells displacement <=     29.23(um)
----------------------------------------------------------------
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093816 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.088404 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10877, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10877, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  3158.642000
DFT: post-opt wirelength: 2129.482000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
Fixing logic constant
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.50930', effective utilization is '0.50932'. (OPT-055)
chip utilization before DTDP: 0.51
Start Timing-driven placement

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             high                

Printing options for 'place.coarse.*' (non-default only)
place.coarse.auto_density_control                       :	 true                
place.coarse.continue_on_missing_scandef                :	 false               
place.coarse.enhanced_auto_density_control              :	 false               
place.coarse.icg_auto_bound                             :	 false               
place.coarse.pin_density_aware                          :	 false               

Start transferring placement data.
Completed transferring placement data.
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Snapped 7450 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2023 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 false               
global.macro_boundary_track_utilization                 :	 100                 
global.macro_corner_track_utilization                   :	 100                 
global.timing_driven                                    :	 false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc   32 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2055 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  148  Alloctr  150  Proc 2055 
Net statistics:
Total number of nets     = 7519
Number of nets to route  = 7488
31 nets are fully connected,
 of which 31 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  151  Alloctr  153  Proc 2055 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.50	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  153  Alloctr  155  Proc 2055 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  153  Alloctr  155  Proc 2055 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  185  Alloctr  187  Proc 2055 
Information: Using 8 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 
Initial. Routing result:
Initial. Both Dirs: Overflow =   418 Max = 3 GRCs =   522 (2.58%)
Initial. H routing: Overflow =   207 Max = 3 (GRCs =  6) GRCs =   317 (3.14%)
Initial. V routing: Overflow =   211 Max = 3 (GRCs =  2) GRCs =   205 (2.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =   207 Max = 3 (GRCs =  6) GRCs =   317 (3.14%)
Initial. MINT2      Overflow =   211 Max = 3 (GRCs =  2) GRCs =   205 (2.03%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 54634.73
Initial. Layer M1 wire length = 4.34
Initial. Layer MINT1 wire length = 20785.20
Initial. Layer MINT2 wire length = 24199.88
Initial. Layer MINT3 wire length = 6234.80
Initial. Layer MINT4 wire length = 3399.51
Initial. Layer MINT5 wire length = 10.99
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 52881
Initial. Via V1_0 count = 25768
Initial. Via VINT1_0 count = 24282
Initial. Via VINT2_0 count = 2167
Initial. Via VINT3_0 count = 660
Initial. Via VINT4_0 count = 4
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 54731.73
phase1. Layer M1 wire length = 4.34
phase1. Layer MINT1 wire length = 20608.54
phase1. Layer MINT2 wire length = 23775.97
phase1. Layer MINT3 wire length = 6510.61
phase1. Layer MINT4 wire length = 3821.27
phase1. Layer MINT5 wire length = 10.99
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 53236
phase1. Via V1_0 count = 25763
phase1. Via VINT1_0 count = 24256
phase1. Via VINT2_0 count = 2384
phase1. Via VINT3_0 count = 829
phase1. Via VINT4_0 count = 4
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   42  Alloctr   43  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  191  Alloctr  193  Proc 2055 

Congestion utilization per direction:
Average vertical track utilization   = 18.83 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 16.61 %
Peak    horizontal track utilization = 58.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 2055 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used  184  Alloctr  185  Proc   32 
[GR: Done] Total (MB): Used  189  Alloctr  191  Proc 2055 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2055 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 5.10% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 9.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.51 to 0.52. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 5.61041e+07
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario mode_norm.worst_low.RCmax timingCorner mode_norm.worst_low.RCmax
INFO: Using corner mode_norm.fast.RCmin for worst leakage corner
ORB: Nominal = 0.005783  Design MT = inf  Target = 0.046265 (8.000 nominal)  MaxRC = 0.020135
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=mode_norm.worst_low.RCmax
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 75% done.
coarse place 83% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.64492e+07
Completed Timing-driven placement, Elapsed time =   0: 0: 4 
Moved 7449 out of 7451 cells, ratio = 0.999732
Total displacement = 4008.355957(um)
Max displacement = 4.113000(um), U11312 (60.097000, 53.119999, 0) => (63.637001, 53.693001, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.14(um)
  0 ~  20% cells displacement <=      0.22(um)
  0 ~  30% cells displacement <=      0.29(um)
  0 ~  40% cells displacement <=      0.37(um)
  0 ~  50% cells displacement <=      0.45(um)
  0 ~  60% cells displacement <=      0.54(um)
  0 ~  70% cells displacement <=      0.65(um)
  0 ~  80% cells displacement <=      0.79(um)
  0 ~  90% cells displacement <=      1.06(um)
  0 ~ 100% cells displacement <=      4.11(um)
----------------------------------------------------------------
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093816 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.088404 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 10877, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10877, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running DFT optimization using 8 thread(s)
DFT: pre-opt wirelength:  2169.195000
DFT: post-opt wirelength: 2124.981000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 1
DFT: number of failed scan chains : 0
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 100 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 4161 vias out of 17081 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 41 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         7451        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7451
number of references:                41
number of site rows:                 99
number of locations attempted:   197859
number of locations failed:       28812  (14.6%)

Legality of references at locations:
21 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      15238      5273 ( 34.6%)       9081      4422 ( 48.7%)  SDFFSNQ_X1
  1177      18512      1809 (  9.8%)      10272      1556 ( 15.1%)  NAND2_X1
   251       5106      1319 ( 25.8%)       3268      1163 ( 35.6%)  NAND3_X1
   677      11490      1150 ( 10.0%)       5853       971 ( 16.6%)  NOR2_X1
   247       5054      1185 ( 23.4%)       3247       915 ( 28.2%)  NAND4_X1
   137       2725      1164 ( 42.7%)       1927       874 ( 45.4%)  SDFFRNQ_X1
   465       8105       873 ( 10.8%)       4658       649 ( 13.9%)  AOI21_X1
   556       9299       800 (  8.6%)       5070       599 ( 11.8%)  OAI21_X1
   107       2200       455 ( 20.7%)       1216       424 ( 34.9%)  XOR2_X1
    78       1595       412 ( 25.8%)        988       359 ( 36.3%)  NOR3_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    16        408       155 ( 38.0%)        216       141 ( 65.3%)  XNOR2_X1
   137       2725      1164 ( 42.7%)       1927       874 ( 45.4%)  SDFFRNQ_X1
   704      15238      5273 ( 34.6%)       9081      4422 ( 48.7%)  SDFFSNQ_X1
     4         96        31 ( 32.3%)         72        35 ( 48.6%)  FA_X1
    78       1595       412 ( 25.8%)        988       359 ( 36.3%)  NOR3_X1
   251       5106      1319 ( 25.8%)       3268      1163 ( 35.6%)  NAND3_X1
   107       2200       455 ( 20.7%)       1216       424 ( 34.9%)  XOR2_X1
    26        544       113 ( 20.8%)        288        98 ( 34.0%)  NAND2_X2
   247       5054      1185 ( 23.4%)       3247       915 ( 28.2%)  NAND4_X1
    41        840       177 ( 21.1%)        520       152 ( 29.2%)  BUF_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7451 (60053 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.236 um ( 0.31 row height)
rms weighted cell displacement:   0.236 um ( 0.31 row height)
max cell displacement:            0.677 um ( 0.88 row height)
avg cell displacement:            0.208 um ( 0.27 row height)
avg weighted cell displacement:   0.208 um ( 0.27 row height)
number of cells moved:             7450
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U6282 (INV_X1)
  Input location: (58.234,8.026)
  Legal location: (58.816,7.68)
  Displacement:   0.677 um ( 0.88 row height)
Cell: U11342 (INV_X1)
  Input location: (31.933,71.043)
  Legal location: (32.448,70.656)
  Displacement:   0.644 um ( 0.84 row height)
Cell: U5110 (INV_X1)
  Input location: (64.049,48.75)
  Legal location: (63.552,48.384)
  Displacement:   0.617 um ( 0.80 row height)
Cell: U5941 (NOR2_X1)
  Input location: (33.644,22.077)
  Legal location: (33.792,21.504)
  Displacement:   0.592 um ( 0.77 row height)
Cell: U6710 (INV_X1)
  Input location: (57.365,8.027)
  Legal location: (57.024,8.448)
  Displacement:   0.542 um ( 0.71 row height)
Cell: U5825 (INV_X1)
  Input location: (17.408,30.383)
  Legal location: (17.728,29.952)
  Displacement:   0.537 um ( 0.70 row height)
Cell: U11295 (INV_X1)
  Input location: (69.864,59.425)
  Legal location: (69.632,59.904)
  Displacement:   0.532 um ( 0.69 row height)
Cell: U5677 (INV_X1)
  Input location: (23.265,19.706)
  Legal location: (23.104,19.2)
  Displacement:   0.531 um ( 0.69 row height)
Cell: U9035 (NAND3_X1)
  Input location: (36.887,54.959)
  Legal location: (36.48,55.296)
  Displacement:   0.528 um ( 0.69 row height)
Cell: U11266 (INV_X1)
  Input location: (66.114,59.618)
  Legal location: (65.92,59.136)
  Displacement:   0.520 um ( 0.68 row height)

Completed Legalization, Elapsed time =   0: 0: 2 
Moved 7450 out of 7451 cells, ratio = 0.999866
Total displacement = 1713.291016(um)
Max displacement = 0.928000(um), U6282 (58.234001, 8.026000, 0) => (58.816002, 8.448000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.06(um)
  0 ~  20% cells displacement <=      0.10(um)
  0 ~  30% cells displacement <=      0.15(um)
  0 ~  40% cells displacement <=      0.19(um)
  0 ~  50% cells displacement <=      0.22(um)
  0 ~  60% cells displacement <=      0.26(um)
  0 ~  70% cells displacement <=      0.30(um)
  0 ~  80% cells displacement <=      0.35(um)
  0 ~  90% cells displacement <=      0.39(um)
  0 ~ 100% cells displacement <=      0.93(um)
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093816 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.088404 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-place-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       0.003  37689868.00           0.020       632
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093816 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.088404 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The RC mode used is VR for design 'CORTEXM0DS'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

npo-place-opt optimization Phase 12 Iter  1        25.98       15.58      0.00         0       0.003  37689868.00           0.021       632
Running GR for RDE Capture
Generating Timing information  
Design  Scenario mode_norm.worst_low.RCmax (Mode mode_norm.worst_low.RCmax Corner mode_norm.worst_low.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1991 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.effort_level                                     :	 medium              
global.export_soft_congestion_maps                      :	 false               
global.force_full_effort                                :	 false               
global.macro_boundary_track_utilization                 :	 100                 
global.macro_corner_track_utilization                   :	 100                 
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc    0 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 1991 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  150  Alloctr  151  Proc 1991 
Net statistics:
Total number of nets     = 7519
Number of nets to route  = 7519
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  153  Alloctr  155  Proc 1991 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  155  Alloctr  156  Proc 1991 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  155  Alloctr  157  Proc 1991 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  187  Alloctr  189  Proc 1991 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  192  Alloctr  194  Proc 1991 
Initial. Routing result:
Initial. Both Dirs: Overflow =   315 Max = 3 GRCs =   323 (1.60%)
Initial. H routing: Overflow =   101 Max = 3 (GRCs =  3) GRCs =   137 (1.36%)
Initial. V routing: Overflow =   214 Max = 3 (GRCs =  4) GRCs =   186 (1.84%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =   101 Max = 3 (GRCs =  3) GRCs =   137 (1.36%)
Initial. MINT2      Overflow =   213 Max = 3 (GRCs =  4) GRCs =   185 (1.83%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 4.88 4.28 8.23 7.06 18.6 11.9 6.63 6.13 1.73 1.43 0.11 0.13 0.02
MINT2    26.6 5.56 6.59 8.14 7.34 14.8 7.11 8.11 6.11 2.19 6.00 0.42 0.74 0.17
MINT3    58.2 16.3 12.3 7.09 3.63 2.08 0.20 0.06 0.01 0.00 0.00 0.00 0.00 0.00
MINT4    65.9 14.6 9.78 4.21 2.12 2.13 0.47 0.48 0.17 0.00 0.09 0.01 0.00 0.00
MINT5    95.3 4.35 0.29 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    99.9 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.3 3.59 2.60 2.16 1.58 2.95 1.54 1.20 0.97 0.31 0.59 0.04 0.07 0.01


Initial. Total Wire Length = 55605.39
Initial. Layer M1 wire length = 0.63
Initial. Layer MINT1 wire length = 16452.53
Initial. Layer MINT2 wire length = 21250.85
Initial. Layer MINT3 wire length = 9482.32
Initial. Layer MINT4 wire length = 6496.67
Initial. Layer MINT5 wire length = 1921.62
Initial. Layer MSMG1 wire length = 0.77
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 56537
Initial. Via V1_0 count = 25802
Initial. Via VINT1_0 count = 24061
Initial. Via VINT2_0 count = 4038
Initial. Via VINT3_0 count = 2000
Initial. Via VINT4_0 count = 634
Initial. Via VINT5_0 count = 2
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  192  Alloctr  194  Proc 1991 
phase1. Routing result:
phase1. Both Dirs: Overflow =    18 Max = 2 GRCs =    23 (0.11%)
phase1. H routing: Overflow =    18 Max = 2 (GRCs =  8) GRCs =    23 (0.23%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =    18 Max = 2 (GRCs =  8) GRCs =    23 (0.23%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 5.06 4.43 8.75 7.19 18.4 11.9 6.51 6.60 1.66 0.47 0.05 0.03 0.00
MINT2    26.7 5.44 6.85 8.12 7.13 15.3 7.47 8.65 5.89 2.33 5.99 0.00 0.00 0.00
MINT3    57.3 16.1 12.1 7.75 4.00 2.18 0.29 0.03 0.04 0.00 0.00 0.00 0.00 0.00
MINT4    63.6 14.5 10.6 4.65 2.11 2.80 0.54 0.54 0.34 0.04 0.13 0.00 0.00 0.00
MINT5    93.9 5.32 0.75 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    99.9 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.0 3.64 2.73 2.29 1.60 3.03 1.59 1.23 1.01 0.32 0.52 0.00 0.00 0.00


phase1. Total Wire Length = 55741.58
phase1. Layer M1 wire length = 0.63
phase1. Layer MINT1 wire length = 15958.22
phase1. Layer MINT2 wire length = 20747.84
phase1. Layer MINT3 wire length = 9716.83
phase1. Layer MINT4 wire length = 7031.20
phase1. Layer MINT5 wire length = 2286.08
phase1. Layer MSMG1 wire length = 0.77
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 57529
phase1. Via V1_0 count = 25797
phase1. Via VINT1_0 count = 24076
phase1. Via VINT2_0 count = 4456
phase1. Via VINT3_0 count = 2341
phase1. Via VINT4_0 count = 857
phase1. Via VINT5_0 count = 2
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  192  Alloctr  194  Proc 1991 

Congestion utilization per direction:
Average vertical track utilization   = 19.76 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 18.44 %
Peak    horizontal track utilization = 63.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  193  Proc 1991 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  185  Alloctr  187  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  193  Proc 1991 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1991 
time.estimate_sized_nets true
Doing RDE Capture
Information: Freeing timing information from routing. (ZRT-574)
Information: Design CORTEXM0DS has 7519 nets, 7517 global routed, 0 detail routed. (NEX-024)
NEX: gr/dr coup map average coverRate for layer#1: 0.262745
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Begin building search trees for block CORTEXM0DS:CORTEXM0DS/place_opt.design
Done building search trees for block CORTEXM0DS:CORTEXM0DS/place_opt.design (time 0s)

npo-place-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0       0.003  37689868.00           0.021       632
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Information: RDE mode is turned on. (TIM-124)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093816 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722334 ohm/cut, c = 0.088404 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7517, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       0.003  37689868.00           0.022       632
npo-place-opt optimization Phase 15 Iter  2         0.00        0.00      0.00         0       0.003  37689868.00           0.022       632

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (100/4)
Convert timing mode ...
npo-place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       0.003  37689868.00           0.022       632
Info: place_opt CCD Max prepone offset set to 100.000000 (user unit), Max postpone offset set to 66.666664 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.010747, TNS = -0.029722, NVP = 6
    Design (hold) WNHS = -0.024193, TNHS = -0.211151, NHVP = 49

    Scenario mode_norm.slow.RCmax (setup) WNS = 50.6123, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = -10.7471, TNS = -29.7222, NVP = 6
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -211.151, NHVP = 49
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 50.612331, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 71.144135, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = -10.747075, TNS = -15.789509, NVP = 4
       Path Group HCLK  WNS = -8.749247, TNS = -13.932705, NVP = 2
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -211.150631, NHVP = 49
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = -0.010747, TNS = -0.029722, NVP = 6
    Design (hold) WNHS = -0.024193, TNHS = -0.211151, NHVP = 49

    Scenario mode_norm.slow.RCmax (setup) WNS = 50.6123, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = -10.7471, TNS = -29.7222, NVP = 6
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -211.151, NHVP = 49
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 50.612331, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 71.144135, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = -10.747075, TNS = -15.789509, NVP = 4
       Path Group HCLK  WNS = -8.749247, TNS = -13.932705, NVP = 2
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -211.150631, NHVP = 49
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:08.45u 00:00:00.20s 00:00:02.69e: 
npo-place-opt optimization Phase 16 Iter  2         0.00        0.00      0.00         0       0.003  37689868.00           0.023       648
npo-place-opt optimization Phase 16 Iter  3         0.00        0.00      0.00         0       0.003  37707272.00           0.023       648
npo-place-opt optimization Phase 16 Iter  4         0.00        0.00      0.00         0       0.003  37707272.00           0.023       648
npo-place-opt optimization Phase 16 Iter  5         0.00        0.00      0.00         0       0.003  37707272.00           0.023       648
Info: place_opt CCD Max prepone offset set to 200.000000 (user unit), Max postpone offset set to 133.333328 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.002070, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.024193, TNHS = -0.212208, NHVP = 50

    Scenario mode_norm.slow.RCmax (setup) WNS = 55.1709, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 2.07031, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -212.208, NHVP = 50
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 55.170895, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 75.702698, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = 2.070308, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 4.525900, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -212.208035, NHVP = 50
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.002070, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.024193, TNHS = -0.212208, NHVP = 50

    Scenario mode_norm.slow.RCmax (setup) WNS = 55.1709, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 2.07031, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -212.208, NHVP = 50
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 55.170895, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 75.702698, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = 2.070308, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 4.525900, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -212.208035, NHVP = 50
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:14.71u 00:00:00.16s 00:00:03.59e: 
npo-place-opt optimization Phase 16 Iter  6         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter  7         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter  8         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter  9         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter 10         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter 11         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter 12         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
npo-place-opt optimization Phase 16 Iter 13         0.00        0.00      0.00         0       0.003  37707272.00           0.024       649
Info: place_opt CCD Max prepone offset set to 300.000000 (user unit), Max postpone offset set to 200.000000 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.002070, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.024193, TNHS = -0.212208, NHVP = 50

    Scenario mode_norm.slow.RCmax (setup) WNS = 55.1709, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 2.07031, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -212.208, NHVP = 50
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 55.170895, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 75.702698, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = 2.070308, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 4.525900, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -212.208035, NHVP = 50
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
Information: 'mode_norm.worst_low.RCmax' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.002070, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.024193, TNHS = -0.212208, NHVP = 50

    Scenario mode_norm.slow.RCmax (setup) WNS = 55.1709, TNS = 0, NVP = 0
    Scenario mode_norm.worst_low.RCmax (setup) WNS = 2.07031, TNS = 0, NVP = 0
    Scenario mode_norm.fast.RCmin_bc (hold) WNHS = -24.1929, TNHS = -212.208, NHVP = 50
    Scenario mode_norm.slow.RCmax
       Path Group REGOUT  WNS = 55.170895, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 75.702698, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 198.631470, TNS = 0.000000, NVP = 0
    Scenario mode_norm.worst_low.RCmax
       Path Group REGOUT  WNS = 2.070308, TNS = 0.000000, NVP = 0
       Path Group HCLK  WNS = 4.525900, TNS = 0.000000, NVP = 0
       Path Group REGIN  WNS = 180.998947, TNS = 0.000000, NVP = 0
    Scenario mode_norm.fast.RCmin_bc
       Path Group HCLK  WNHS = -24.192936, TNHS = -212.208035, NHVP = 50
       Path Group REGIN  WNHS = 53.608089, TNHS = 0.000000, NHVP = 0
       Path Group REGOUT  WNHS = 134.114380, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:19.54u 00:00:00.34s 00:00:04.40e: 
npo-place-opt optimization Phase 16 Iter 14         0.00        0.00      0.00         0       0.003  37707272.00           0.025       649

npo-place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       0.003  37707272.00           0.025       649

npo-place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       0.003  37613524.00           0.026       649

npo-place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       0.003  37613524.00           0.026       649

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       0.003  37613524.00           0.026       649

npo-place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       0.003  37321480.00           0.026       649

npo-place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       0.003  37063728.00           0.026       649
Information: Design Fusion Restructuring targeted 6264 cells out of which 7 are not optimizable. (OPT-800)
Information: Restored 0 timer status, 225 app options, 5 tcl gvars, 0 env vars

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       0.003  36903180.00           0.027       649
npo-place-opt optimization Phase 23 Iter  2         0.00        0.00      0.00         0       0.003  36903180.00           0.027       649

npo-place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       0.003  36903180.00           0.027       649

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       0.003  36903180.00           0.027       649

npo-place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       0.003  36880560.00           0.027       649

npo-place-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649
npo-place-opt optimization Phase 27 Iter  2         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649

npo-place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649

npo-place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649
Warning: No tie cell is available for constant fixing. (OPT-200)

npo-place-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649
Number of feedthrough buffers added 0

npo-place-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0       0.003  36869432.00           0.027       649
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 100 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 4161 vias out of 17081 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 45 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         7313        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7313
number of references:                45
number of site rows:                 99
number of locations attempted:   169670
number of locations failed:       19441  (11.5%)

Legality of references at locations:
24 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      11678      3622 ( 31.0%)       5697      2341 ( 41.1%)  SDFFSNQ_X1
  1147      16563      1549 (  9.4%)       8522      1128 ( 13.2%)  NAND2_X1
   246       4323       996 ( 23.0%)       2637       819 ( 31.1%)  NAND3_X1
   247       4398       936 ( 21.3%)       2639       669 ( 25.4%)  NAND4_X1
   683      10226       862 (  8.4%)       5118       624 ( 12.2%)  NOR2_X1
   137       2253       883 ( 39.2%)       1439       515 ( 35.8%)  SDFFRNQ_X1
   565       8946       711 (  7.9%)       4717       413 (  8.8%)  OAI21_X1
   456       7215       636 (  8.8%)       4017       395 (  9.8%)  AOI21_X1
    87       1488       310 ( 20.8%)        904       237 ( 26.2%)  NOR4_X1
   105       1816       231 ( 12.7%)        840       187 ( 22.3%)  XOR2_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   137       2253       883 ( 39.2%)       1439       515 ( 35.8%)  SDFFRNQ_X1
   704      11678      3622 ( 31.0%)       5697      2341 ( 41.1%)  SDFFSNQ_X1
     4         64        18 ( 28.1%)         48        17 ( 35.4%)  FA_X1
    11        183        45 ( 24.6%)         71        24 ( 33.8%)  CLKBUF_X1
   246       4323       996 ( 23.0%)       2637       819 ( 31.1%)  NAND3_X1
    18        360        66 ( 18.3%)         64        44 ( 68.8%)  XNOR2_X1
    87       1488       310 ( 20.8%)        904       237 ( 26.2%)  NOR4_X1
   247       4398       936 ( 21.3%)       2639       669 ( 25.4%)  NAND4_X1
     2         48         7 ( 14.6%)          8         5 ( 62.5%)  OR3_X2
    76       1276       253 ( 19.8%)        701       146 ( 20.8%)  NOR3_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7313 (59321 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.077 um ( 0.10 row height)
rms weighted cell displacement:   0.077 um ( 0.10 row height)
max cell displacement:            0.960 um ( 1.25 row height)
avg cell displacement:            0.013 um ( 0.02 row height)
avg weighted cell displacement:   0.013 um ( 0.02 row height)
number of cells moved:              479
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: SGI120_11238 (NAND2_X1)
  Input location: (51.136,46.848)
  Legal location: (50.176,46.848)
  Displacement:   0.960 um ( 1.25 row height)
Cell: SGI135_11284 (NAND2_X1)
  Input location: (67.008,45.312)
  Legal location: (66.432,44.544)
  Displacement:   0.960 um ( 1.25 row height)
Cell: U8840 (AOI22_X1)
  Input location: (42.816,36.096)
  Legal location: (41.92,36.096)
  Displacement:   0.896 um ( 1.17 row height)
Cell: SGI126_11483 (NAND2_X1)
  Input location: (32.832,36.096)
  Legal location: (31.936,36.096)
  Displacement:   0.896 um ( 1.17 row height)
Cell: U9395 (NAND4_X1)
  Input location: (25.28,65.28)
  Legal location: (24.384,65.28)
  Displacement:   0.896 um ( 1.17 row height)
Cell: SGI66_11413 (INV_X1)
  Input location: (38.464,45.312)
  Legal location: (38.016,44.544)
  Displacement:   0.889 um ( 1.16 row height)
Cell: SGI136_11285 (NAND2_X1)
  Input location: (67.008,45.312)
  Legal location: (66.688,44.544)
  Displacement:   0.832 um ( 1.08 row height)
Cell: U11577 (NOR4_X1)
  Input location: (23.232,65.28)
  Legal location: (22.4,65.28)
  Displacement:   0.832 um ( 1.08 row height)
Cell: SGI169_11328 (NAND2_X1)
  Input location: (32.064,56.064)
  Legal location: (31.232,56.064)
  Displacement:   0.832 um ( 1.08 row height)
Cell: SGI64_11411 (NAND2_X1)
  Input location: (38.464,45.312)
  Legal location: (38.208,44.544)
  Displacement:   0.810 um ( 1.05 row height)

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7379, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

npo-place-opt optimization Phase 32 Iter  1         1.40        1.24      0.00         0       0.003  36869432.00           0.028       649

CCL: Total Usage Adjustment : 1
INFO: Derive row count 25 from GR congestion map (101/4)
INFO: Derive col count 25 from GR congestion map (100/4)
Convert timing mode ...
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 33 Iter  1         1.40        1.24      0.00         0       0.003  36869432.00           0.028       649
npo-place-opt optimization Phase 33 Iter  2         1.40        1.24      0.00         0       0.003  36869432.00           0.028       649
npo-place-opt optimization Phase 33 Iter  3         1.40        1.24      0.00         0       0.003  36869432.00           0.028       649
npo-place-opt optimization Phase 33 Iter  4         1.40        1.24      0.00         0       0.003  36869432.00           0.028       649
npo-place-opt optimization Phase 33 Iter  5         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649

Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-place-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649
npo-place-opt optimization Phase 34 Iter  2         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649

npo-place-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649
npo-place-opt optimization Phase 35 Iter  2         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649

npo-place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 100 total shapes.
Layer MINT1: cached 0 shapes out of 0 total shapes.
Layer MINT2: cached 0 shapes out of 0 total shapes.
Cached 4161 vias out of 17081 total vias.

Legalizing Top Level Design CORTEXM0DS ... 
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
=====> Processed 45 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5795.46         7313        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7313
number of references:                45
number of site rows:                 99
number of locations attempted:   165254
number of locations failed:       18502  (11.2%)

Legality of references at locations:
25 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   704      11550      3551 ( 30.7%)       5561      2268 ( 40.8%)  SDFFSNQ_X1
  1147      15883      1472 (  9.3%)       8346      1033 ( 12.4%)  NAND2_X1
   246       4083       928 ( 22.7%)       2501       749 ( 29.9%)  NAND3_X1
   683       9970       851 (  8.5%)       5030       597 ( 11.9%)  NOR2_X1
   247       4110       831 ( 20.2%)       2503       577 ( 23.1%)  NAND4_X1
   137       2253       857 ( 38.0%)       1415       525 ( 37.1%)  SDFFRNQ_X1
   565       8522       665 (  7.8%)       4605       367 (  8.0%)  OAI21_X1
   456       7063       632 (  8.9%)       3985       386 (  9.7%)  AOI21_X1
    87       1440       288 ( 20.0%)        872       220 ( 25.2%)  NOR4_X1
   105       1776       229 ( 12.9%)        824       187 ( 22.7%)  XOR2_X1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   137       2253       857 ( 38.0%)       1415       525 ( 37.1%)  SDFFRNQ_X1
   704      11550      3551 ( 30.7%)       5561      2268 ( 40.8%)  SDFFSNQ_X1
     4         64        18 ( 28.1%)         48        17 ( 35.4%)  FA_X1
     2         32         7 ( 21.9%)          8         5 ( 62.5%)  OR3_X2
    18        320        66 ( 20.6%)         64        44 ( 68.8%)  XNOR2_X1
     9        143        33 ( 23.1%)         47        20 ( 42.6%)  CLKBUF_X1
   246       4083       928 ( 22.7%)       2501       749 ( 29.9%)  NAND3_X1
    87       1440       288 ( 20.0%)        872       220 ( 25.2%)  NOR4_X1
   247       4110       831 ( 20.2%)       2503       577 ( 23.1%)  NAND4_X1
    76       1212       236 ( 19.5%)        677       135 ( 19.9%)  NOR3_X1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        7313 (59341 total sites)
avg row height over cells:        0.768 um
rms cell displacement:            0.009 um ( 0.01 row height)
rms weighted cell displacement:   0.009 um ( 0.01 row height)
max cell displacement:            0.384 um ( 0.50 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                9
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U6155 (NAND2_X1)
  Input location: (53.824,29.184)
  Legal location: (54.208,29.184)
  Displacement:   0.384 um ( 0.50 row height)
Cell: U10581 (NOR2_X1)
  Input location: (17.664,66.816)
  Legal location: (17.344,66.816)
  Displacement:   0.320 um ( 0.42 row height)
Cell: U6702 (NAND3_X1)
  Input location: (54.144,29.184)
  Legal location: (54.464,29.184)
  Displacement:   0.320 um ( 0.42 row height)
Cell: SGI83_11334 (AOI22_X2)
  Input location: (18.176,66.816)
  Legal location: (17.856,66.816)
  Displacement:   0.320 um ( 0.42 row height)
Cell: U10546 (INV_X1)
  Input location: (17.472,66.816)
  Legal location: (17.152,66.816)
  Displacement:   0.320 um ( 0.42 row height)
Cell: SGI84_11335 (NOR2_X1)
  Input location: (17.92,66.816)
  Legal location: (17.6,66.816)
  Displacement:   0.320 um ( 0.42 row height)
Cell: U6701 (NAND2_X1)
  Input location: (54.656,29.184)
  Legal location: (54.848,29.184)
  Displacement:   0.192 um ( 0.25 row height)
Cell: HFSBUF_179_201 (CLKBUF_X12)
  Input location: (53.12,29.184)
  Legal location: (52.928,29.184)
  Displacement:   0.192 um ( 0.25 row height)
Cell: U6700 (NAND2_X1)
  Input location: (54.976,29.184)
  Legal location: (55.104,29.184)
  Displacement:   0.128 um ( 0.17 row height)
Cell: U8800 (AND2_X1)
  Input location: (50.304,67.584)
  Legal location: (50.304,67.584)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7379, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649

npo-place-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         0       0.003  36879192.00           0.029       649
Number of feedthrough buffers added 0
Enable dominated scenarios

npo-place-opt optimization complete                 0.00        0.00      0.00         0       0.003  36879192.00           0.029       649
Co-efficient Ratio Summary:
4.193423372025  6.578044294322  2.479633653125  7.744187440401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  6.920020800933  9.863627279286  6.078870764085  2.744226041123  8.318234404907
9.699227793953  2.464639071656  1.382374697174  9.387184929619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  3.789184141094  2.700336113216  3.840107864440  3.750224753169  7.663577642299
6.212203834820  7.759684594559  7.862247422665  0.402387877150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  6.150886408244  5.867897401057  7.173541185364  9.669837699761  7.591506147087
7.632108060136  7.679084184918  9.831318654588  1.878805717928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  4.090168589655  4.570934323498  5.624525608820  7.826875953678  4.759252218263
5.409029693247  2.609839773426  0.626146904522  6.381676552919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  0.208476022107  9.584750055450  2.041474187119  3.921188567338  0.650507482345
9.472450987001  3.368483843436  4.897113944598  6.860149044452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  7.331420465224  8.244656553438  3.504510905451  1.682727712888  7.173552918510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  3.307208009371  1.017226115023  5.811254766269  5.826746883342  4.349402092435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  5.562009277518  1.265595124710  0.417405413533  1.833888465081  6.448676537188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  4.219075789997  2.300793374135  0.754320130179  1.961437411696  2.781422141418
3.355375093604  9.437901380292  9.136703190897  9.020209608464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  6.067896998619  7.452983378613  1.902562024529  5.623413259547  7.269482808696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  2.945153574418  7.540696110015  0.000098417956  5.833790556721  4.754606089445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  3.989102738718  4.029804486752  9.406304196875  2.789970661318  0.723313214657
8.793225751333  8.918114181334  5.103697389543  4.141094870014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  6.714693840238  7.977345175794  5.095532159611  1.512387470128  7.396911520513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  7.958357387880  5.817113559408  2.343274222627  0.037332705045  0.494809040392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  5.299926038167  6.652103810810  4.022130151365  6.796637502757  0.618681411981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  4.200372086014  9.244646102183  4.051336009534  5.907695219704  1.709631891590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  5.398904516996  9.532991354067  6.656907409097  9.409701558072  6.136012913139
7.763510075336  9.625254754750  7.417690067198  2.209371201703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  9.414242082351  9.141811246969  1.286321302201  9.569283060313  2.585963902480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  7.820597221230  5.316802600833  7.270840830810  7.178451360747  1.109004251474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  5.232853902020  9.208655699105  1.495848646745  7.734046117127  4.721546081592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  9.746784694424  6.976841225214  5.921718380218  9.647381189440  1.463957553161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  7.900775080093  3.986534652243  1.607543296408  5.274429634112  3.831936660490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  9.674329414109  4.270205338516  1.384776306444  0.375029005316  9.766469784229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  0.919386840824  4.586951447647  2.717010738536  4.966980399976  1.759262634708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  3.703314058965  5.457265139881  3.562118180882  0.782684125367  8.475037241826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  9.324547382210  7.958647710450  6.204803038711  9.392115486733  8.065162768234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  6.046652526522  4.824637843931  7.350118370545  1.168270001288  8.717467271851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  3.640875420937  1.101994678836  3.581882266626  9.582672488334  2.434052229243
5.021621714534  7.961214371084  7.731115791913  4.082351114162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  4.866355547751  8.126721579705  0.041407331353  3.183386646508  1.644979673718
8.484837434957  8.293680234335  3.867149535125  5.421230731661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  3.731052198999  7.230241394747  5.075199803017  9.196141541169  6.278254234141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  4.917800219861  9.745460492486  3.190913092452  9.562349125954  7.726050200869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  6.505636977441  8.754231776626  5.000766631795  6.583377855672  1.475572628944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  0.609031893871  8.402152503290  2.940397209687  5.278995866131  8.072443341465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  7.982580904023  8.797906672194  4.509210005961  1.151236547012  8.739703172051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  4.005772218788  0.581983404176  7.234084212262  7.003731070504  5.049592924039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  7.830776663816  7.665482563640  7.402970805136  5.679661550275  7.061970161198

npo-place-opt final QoR
_______________________
Scenario Mapping Table
1: mode_norm.fast.RCmin
2: mode_norm.fast.RCmin_bc
3: mode_norm.slow.RCmax
4: mode_norm.worst_low.RCmax

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: HCLK
8: FEEDTHROUGH
9: REGIN
10: REGOUT

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.0000     0.0000        -          -      -
    3  10   0.0000     0.0000        -          -      -
    4   1   0.0000     0.0000        -          -      -
    4   2   0.0000     0.0000        -          -      -
    4   3   0.0000     0.0000        -          -      -
    4   4   0.0000     0.0000        -          -      -
    4   5   0.0000     0.0000        -          -      -
    4   6   0.0000     0.0000        -          -      -
    4   7   0.0000     0.0000        -          -      -
    4   8   0.0000     0.0000        -          -      -
    4   9   0.0000     0.0000        -          -      -
    4  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        -          -        - 36879192.0
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        - 36879192.0
    3   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
    4   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 36879192.0      2916.73       7313         94       1249
--------------------------------------------------------------------------------------------------------------------

npo-place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 36879192.0      2916.73       7313

npo-place-opt command complete                CPU:   297 s (  0.08 hr )  ELAPSE:   106 s (  0.03 hr )  MEM-PEAK:   649 MB
npo-place-opt command statistics  CPU=172 sec (0.05 hr) ELAPSED=58 sec (0.02 hr) MEM-PEAK=0.634 GB
Information: The net parasitics of block CORTEXM0DS are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'CORTEXM0DS:CORTEXM0DS/place_opt.design'. (TIM-125)
Information: The RC mode used is RDE for design 'CORTEXM0DS'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design CORTEXM0DS  (NEX-011)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.093795 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 44.845238 ohm/um, via_r = 3.722333 ohm/cut, c = 0.088397 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 7379, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7379, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Running auto PG connection. (NDM-099)
##########################################################################################
## Post-place_opt customizations
##########################################################################################
if {[file exists [which $TCL_USER_PLACE_OPT_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_PLACE_OPT_POST_SCRIPT]"
	source -echo $TCL_USER_PLACE_OPT_POST_SCRIPT
} elseif {$TCL_USER_PLACE_OPT_POST_SCRIPT != ""} {
	puts "RM-error:TCL_USER_PLACE_OPT_POST_SCRIPT($TCL_USER_PLACE_OPT_POST_SCRIPT) is invalid. Please correct it."
}
## Spare cell insertion after place_opt (Example: templates/place_opt.spare_cell.tcl)
if {[file exists [which $TCL_USER_SPARE_CELL_POST_SCRIPT]]} {
	puts "RM-info: Sourcing [which $TCL_USER_SPARE_CELL_POST_SCRIPT]"
	source $TCL_USER_SPARE_CELL_POST_SCRIPT
} elseif {$TCL_USER_SPARE_CELL_POST_SCRIPT != ""} {
	puts "RM-error: TCL_USER_SPARE_CELL_POST_SCRIPT($TCL_USER_SPARE_CELL_POST_SCRIPT) is invalid. Please correct it."
}
##########################################################################################
## connect_pg_net
##########################################################################################
if {$TCL_USER_CONNECT_PG_NET_SCRIPT != ""} {
	if {[file exists [which $TCL_USER_CONNECT_PG_NET_SCRIPT]]} {
		puts "RM-info: Sourcing [which $TCL_USER_CONNECT_PG_NET_SCRIPT]"
  		source $TCL_USER_CONNECT_PG_NET_SCRIPT
	} else {
		puts "RM-error: TCL_USER_CONNECT_PG_NET_SCRIPT($TCL_USER_CONNECT_PG_NET_SCRIPT) is invalid. Please correct it."
	}
} else {
	connect_pg_net
}
****************************************
Report : Power/Ground Connection Summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:37 2019
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 7313/7313
Unconnected nwell pins        7313
Ground net VSS                7313/7313
Unconnected pwell pins        7313
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
## Save block
save_block
Information: Saving block 'CORTEXM0DS:CORTEXM0DS/place_opt.design'
1
##########################################################################################
## Create abstract and frame
##########################################################################################
## Enabled for hierarchical designs; for bottom and intermediate levels of physical hierarchy
if {$DESIGN_STYLE == "hier"} {
	if {$USE_ABSTRACTS_FOR_POWER_ANALYSIS == "true"} {
		set_app_options -name abstract.annotate_power -value true
	}
	if { $PHYSICAL_HIERARCHY_LEVEL == "bottom" } {
	   	create_abstract -read_only
                create_frame -block_all true
	} elseif { $PHYSICAL_HIERARCHY_LEVEL == "intermediate"} {
            if { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "nested"} { 
                ## Create nested abstract for the intermediate level of physical hierarchy
	   	create_abstract -read_only
                create_frame -block_all true
            } elseif { $ABSTRACT_TYPE_FOR_MPH_BLOCKS == "flattened"} {
                ## Create flattened abstract for the intermediate level of physical hierarchy
                create_abstract -read_only -preserve_block_instances false
                create_frame -block_all true
            }
	}
}
##########################################################################################
## Report and output
##########################################################################################
if {$REPORT_QOR} {source report_qor.tcl}
RM-info: Running script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

RM-info: Reporting clock tree information and QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario mode_norm.fast.RCmin has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:38 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

========================================== Summary Table for Corner mode_norm.fast.RCmin ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
HCLK                                    M,D       841      2        0      0.00     30.08      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841      2        0      0.00     30.08      0.00      0.00         0         0


Warning: The scenario mode_norm.fast.RCmin_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario mode_norm.fast.RCmin_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==============================================================
==== Summary Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

========================================= Summary Table for Corner mode_norm.fast.RCmin_bc =========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
HCLK                                    M,D       841      2        0      0.00     30.08      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841      2        0      0.00     30.08      0.00      0.00         0         0


===========================================================
==== Summary Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

========================================== Summary Table for Corner mode_norm.slow.RCmax ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
HCLK                                    M,D       841      2        0      0.00     30.08      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841      2        0      0.00     30.08      0.00      0.00         0         0


================================================================
==== Summary Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

======================================== Summary Table for Corner mode_norm.worst_low.RCmax ========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
HCLK                                    M,D       841      2        0      0.00     30.08      0.00      0.00         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        841      2        0      0.00     30.08      0.00      0.00         0         0


1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency
Dispatching command : 'report_clock_qor -type area -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators
Dispatching command : 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.latency'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.cell_area'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.structure'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_qor.drc_violators'

Completed 'report_clock_timing -type summary -nosplit -scenarios [get_scenarios]' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_clock_timing'

RM-info: Running report_clock_qor -type power ...

RM-info: Reporting timing constraints ...

Dispatching command : 'report_mode -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_mode
Dispatching command : 'report_pvt -nosplit' > ${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_mode -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_mode'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${REPORTS_DIR}/${REPORT_PREFIX}.report_pvt'

RM-info: Reporting timing and QoR ...

****************************************
Report : qor
        -summary
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
mode_norm.slow.RCmax (Setup)          48.97           0.00              0
mode_norm.worst_low.RCmax (Setup)           0.08           0.00              0
Design             (Setup)             0.08           0.00              0

mode_norm.fast.RCmin_bc (Hold)         -24.19        -213.66             48
Design             (Hold)            -24.19        -213.66             48
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           2916.73
Cell Area (netlist and physical only):         2916.73
Nets with DRC Violations:        0
1
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************

No setup violations found.


Hold violations
--------------------------------------------------------------
          Total   reg->reg    in->reg   reg->out    in->out
--------------------------------------------------------------
WNS      -24.19     -24.19       0.00       0.00       0.00
TNS     -213.66    -213.66       0.00       0.00       0.00
NUM          48         48          0          0          0
--------------------------------------------------------------

1
RM-info: Analyzing design violations ...


****************************************
Report : Violation analysis
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************

START_CMD: analyze_design_violations CPU:    320 s ( 0.09 hr) ELAPSE:    117 s ( 0.03 hr) MEM-PEAK:   649 Mb Thu Sep 26 23:27:48 2019
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (256 768) (76480 76800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell NanGate_15nm_OCL:ANTENNA.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell NanGate_15nm_OCL:FILLTIE.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Design utilization is 0.503278

  Start analyzing SETUP violations.

    No setup violation was found. 

END_CMD: analyze_design_violations CPU:    320 s ( 0.09 hr) ELAPSE:    117 s ( 0.03 hr) MEM-PEAK:   649 Mb Thu Sep 26 23:27:48 2019
****************************************
Report : check_mv_design
        -erc_mode
        -voltage_threshold 0
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
        -power_connectivity
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- PG net rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Power connectivity rule ----------
Warning: PG pin 'u_logic_J6i2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_J6i2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Zei2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Gji2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tki2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Idk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Wbk2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Tdp2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_K3l2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_Hzj2z4_reg/VNW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VPW' is unconnected. (MV-005)
Warning: PG pin 'u_logic_A4t2z4_reg/VNW' is unconnected. (MV-005)
Information: Message 'MV-005' limit (20) exceeded. Remainder will be suppressed. The limit can be changed with '-max_message_count' option. (MV-079)
Information: Total 14626 MV-005 violations. (MV-080)

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 14626 warning(s) from check_mv_design. (MV-082)
1
****************************************
Report : check_mv_design
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:48 2019
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
Loading cell instances...
Number of Standard Cells: 7313
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 88
Number of VDD Vias: 8664
Number of VDD Terminals: 76
Number of VSS Wires: 88
Number of VSS Vias: 8417
Number of VSS Terminals: 76
**************Verify net VDD connectivity*****************
  Number of floating wires: 13
  Number of floating vias: 0
  Number of floating std cells: 1937
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 14
  Number of floating vias: 0
  Number of floating std cells: 2029
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_3_2 PATH_3_9 PATH_3_10 PATH_3_12 PATH_3_15 PATH_3_22 PATH_3_23 PATH_3_25 PATH_3_28 PATH_3_35 PATH_3_36 PATH_3_38 PATH_3_41 PATH_3_48 PATH_3_49 PATH_3_51 PATH_3_54 PATH_3_62 PATH_3_64 PATH_3_67 PATH_3_75 PATH_3_77 PATH_3_80 PATH_3_88 PATH_3_90 PATH_3_93 PATH_3_95}
RM-info: Running report_power ...

RM-info: Reporting design information ...

****************************************
Report : report_utilization
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:50 2019
****************************************
Utilization Ratio:			0.5033
Utilization options:
 - Area calculation based on:		site_row of block CORTEXM0DS/place_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				5795.4632
Total Capacity Area:			5795.4632
Total Area of cells:			2916.7288
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5033

0.5033
RM-info: Checking design issues ...

=====> Processed 45 ref cells (0 fillers) from library
RM-info: Reporting units ...

RM-info: Reporting non-default app option settings ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario mode_norm.slow.RCmax (Mode mode_norm.slow.RCmax Corner mode_norm.slow.RCmax)
Estimated unitRes/unitCap :
Layer M1 : Res  46.4286 ohm/um Cap  0.148637 ff/um
Layer MINT1 : Res  46.4286 ohm/um Cap  0.154683 ff/um
Layer MINT2 : Res  46.4286 ohm/um Cap  0.154827 ff/um
Layer MINT3 : Res  46.4286 ohm/um Cap  0.154839 ff/um
Layer MINT4 : Res  46.4286 ohm/um Cap  0.154828 ff/um
Layer MINT5 : Res  46.4286 ohm/um Cap  0.154674 ff/um
Layer MSMG1 : Res  8.03571 ohm/um Cap  0.196653 ff/um
Layer MSMG2 : Res  8.03571 ohm/um Cap  0.184306 ff/um
Layer MSMG3 : Res  8.03571 ohm/um Cap  0.18422 ff/um
Layer MSMG4 : Res  8.03571 ohm/um Cap  0.184207 ff/um
Layer MSMG5 : Res  8.03571 ohm/um Cap  0.184091 ff/um
Layer MG1 : Res  0.892857 ohm/um Cap  0.194736 ff/um
Layer MG2 : Res  0.892857 ohm/um Cap  0.177243 ff/um
Generating Timing information  ... Done
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2008 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.export_soft_congestion_maps                      :	 false               
global.timing_driven                                    :	 true                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MINT5
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  143  Alloctr  143  Proc    0 
[End of Read DB] Total (MB): Used  148  Alloctr  149  Proc 2008 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,76.74,77.57)
Number of routing layers = 13
layer M1, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT1, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT2, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT3, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT4, dir Ver, min width = 0.028, min space = 0.036 pitch = 0.064
layer MINT5, dir Hor, min width = 0.028, min space = 0.036 pitch = 0.064
layer MSMG1, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG2, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG3, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG4, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.112
layer MSMG5, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.112
layer MG1, dir Hor, min width = 0.112, min space = 0.112 pitch = 0.224
layer MG2, dir Ver, min width = 0.112, min space = 0.112 pitch = 0.224
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  150  Alloctr  151  Proc 2008 
Net statistics:
Total number of nets     = 7381
Number of nets to route  = 7381
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    3  Proc    0 
[End of Build All Nets] Total (MB): Used  153  Alloctr  155  Proc 2008 
Average gCell capacity  0.16	 on layer (1)	 M1
Average gCell capacity  10.51	 on layer (2)	 MINT1
Average gCell capacity  9.78	 on layer (3)	 MINT2
Average gCell capacity  11.76	 on layer (4)	 MINT3
Average gCell capacity  9.78	 on layer (5)	 MINT4
Average gCell capacity  11.76	 on layer (6)	 MINT5
Average gCell capacity  5.38	 on layer (7)	 MSMG1
Average gCell capacity  0.00	 on layer (8)	 MSMG2
Average gCell capacity  0.00	 on layer (9)	 MSMG3
Average gCell capacity  0.00	 on layer (10)	 MSMG4
Average gCell capacity  0.00	 on layer (11)	 MSMG5
Average gCell capacity  0.00	 on layer (12)	 MG1
Average gCell capacity  0.00	 on layer (13)	 MG2
Average number of tracks per gCell 12.00	 on layer (1)	 M1
Average number of tracks per gCell 12.01	 on layer (2)	 MINT1
Average number of tracks per gCell 12.00	 on layer (3)	 MINT2
Average number of tracks per gCell 12.01	 on layer (4)	 MINT3
Average number of tracks per gCell 12.00	 on layer (5)	 MINT4
Average number of tracks per gCell 12.01	 on layer (6)	 MINT5
Average number of tracks per gCell 6.86	 on layer (7)	 MSMG1
Average number of tracks per gCell 6.86	 on layer (8)	 MSMG2
Average number of tracks per gCell 6.86	 on layer (9)	 MSMG3
Average number of tracks per gCell 6.86	 on layer (10)	 MSMG4
Average number of tracks per gCell 6.86	 on layer (11)	 MSMG5
Average number of tracks per gCell 3.44	 on layer (12)	 MG1
Average number of tracks per gCell 3.43	 on layer (13)	 MG2
Number of gCells = 131300
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  154  Alloctr  156  Proc 2008 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used  155  Alloctr  157  Proc 2008 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  187  Alloctr  189  Proc 2040 
Information: Using 8 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Initial Routing] Total (MB): Used  192  Alloctr  194  Proc 2040 
Initial. Routing result:
Initial. Both Dirs: Overflow =   408 Max = 3 GRCs =   410 (2.03%)
Initial. H routing: Overflow =   112 Max = 3 (GRCs =  4) GRCs =   169 (1.67%)
Initial. V routing: Overflow =   295 Max = 3 (GRCs = 10) GRCs =   241 (2.39%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT1      Overflow =   112 Max = 3 (GRCs =  4) GRCs =   169 (1.67%)
Initial. MINT2      Overflow =   295 Max = 3 (GRCs = 10) GRCs =   241 (2.39%)
Initial. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.7 4.86 3.92 8.47 6.66 17.9 12.5 6.44 6.44 2.06 1.70 0.11 0.11 0.03
MINT2    26.8 5.15 6.59 7.82 6.96 15.1 7.39 8.04 6.00 2.12 6.18 0.48 0.93 0.30
MINT3    58.4 15.0 12.0 7.90 3.83 2.32 0.30 0.03 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    67.8 14.1 9.25 3.98 1.64 2.27 0.48 0.35 0.06 0.00 0.03 0.00 0.00 0.00
MINT5    96.7 3.09 0.21 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.6 3.31 2.51 2.20 1.49 2.95 1.62 1.16 0.98 0.33 0.62 0.05 0.08 0.03


Initial. Total Wire Length = 55921.12
Initial. Layer M1 wire length = 0.63
Initial. Layer MINT1 wire length = 16945.68
Initial. Layer MINT2 wire length = 21726.01
Initial. Layer MINT3 wire length = 9773.71
Initial. Layer MINT4 wire length = 6127.79
Initial. Layer MINT5 wire length = 1347.31
Initial. Layer MSMG1 wire length = 0.00
Initial. Layer MSMG2 wire length = 0.00
Initial. Layer MSMG3 wire length = 0.00
Initial. Layer MSMG4 wire length = 0.00
Initial. Layer MSMG5 wire length = 0.00
Initial. Layer MG1 wire length = 0.00
Initial. Layer MG2 wire length = 0.00
Initial. Total Number of Contacts = 55680
Initial. Via V1_0 count = 25539
Initial. Via VINT1_0 count = 23916
Initial. Via VINT2_0 count = 3868
Initial. Via VINT3_0 count = 1837
Initial. Via VINT4_0 count = 520
Initial. Via VINT5_0 count = 0
Initial. Via VSMG1_0 count = 0
Initial. Via VSMG2_0 count = 0
Initial. Via VSMG3_0 count = 0
Initial. Via VSMG4_0 count = 0
Initial. Via VSMG5_0 count = 0
Initial. Via VG1_0 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  192  Alloctr  194  Proc 2040 
phase1. Routing result:
phase1. Both Dirs: Overflow =    22 Max = 2 GRCs =    27 (0.13%)
phase1. H routing: Overflow =    22 Max = 2 (GRCs =  8) GRCs =    27 (0.27%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT1      Overflow =    22 Max = 2 (GRCs =  8) GRCs =    27 (0.27%)
phase1. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 5.05 4.16 8.91 6.68 18.0 12.2 6.54 6.67 2.31 0.45 0.04 0.04 0.00
MINT2    26.7 5.18 7.02 7.96 6.79 15.7 7.24 8.68 6.26 2.34 5.96 0.00 0.00 0.00
MINT3    57.3 15.7 11.4 7.63 4.55 2.90 0.35 0.06 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    64.7 14.0 10.2 4.85 2.09 2.50 0.69 0.56 0.18 0.01 0.01 0.00 0.00 0.00
MINT5    94.0 5.36 0.58 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 3.54 2.61 2.29 1.57 3.06 1.60 1.24 1.02 0.36 0.50 0.00 0.00 0.00


phase1. Total Wire Length = 56086.66
phase1. Layer M1 wire length = 2.34
phase1. Layer MINT1 wire length = 16369.23
phase1. Layer MINT2 wire length = 21024.98
phase1. Layer MINT3 wire length = 9984.48
phase1. Layer MINT4 wire length = 6820.77
phase1. Layer MINT5 wire length = 1884.86
phase1. Layer MSMG1 wire length = 0.00
phase1. Layer MSMG2 wire length = 0.00
phase1. Layer MSMG3 wire length = 0.00
phase1. Layer MSMG4 wire length = 0.00
phase1. Layer MSMG5 wire length = 0.00
phase1. Layer MG1 wire length = 0.00
phase1. Layer MG2 wire length = 0.00
phase1. Total Number of Contacts = 56809
phase1. Via V1_0 count = 25525
phase1. Via VINT1_0 count = 23922
phase1. Via VINT2_0 count = 4352
phase1. Via VINT3_0 count = 2238
phase1. Via VINT4_0 count = 772
phase1. Via VINT5_0 count = 0
phase1. Via VSMG1_0 count = 0
phase1. Via VSMG2_0 count = 0
phase1. Via VSMG3_0 count = 0
phase1. Via VSMG4_0 count = 0
phase1. Via VSMG5_0 count = 0
phase1. Via VG1_0 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  192  Alloctr  194  Proc 2040 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 2 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT1      Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase2. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 5.47 4.63 10.1 8.21 21.2 11.7 5.19 3.89 0.60 0.08 0.00 0.01 0.00
MINT2    26.7 5.15 7.02 7.84 6.79 15.4 7.25 8.64 6.32 2.33 6.51 0.00 0.00 0.00
MINT3    57.1 15.8 11.4 7.65 4.56 2.91 0.35 0.06 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    64.7 14.0 10.2 4.88 2.08 2.53 0.68 0.56 0.19 0.01 0.01 0.00 0.00 0.00
MINT5    94.0 5.39 0.58 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 3.58 2.65 2.38 1.69 3.28 1.56 1.13 0.81 0.23 0.52 0.00 0.00 0.00


phase2. Total Wire Length = 56086.66
phase2. Layer M1 wire length = 2.34
phase2. Layer MINT1 wire length = 16369.23
phase2. Layer MINT2 wire length = 21024.98
phase2. Layer MINT3 wire length = 9984.48
phase2. Layer MINT4 wire length = 6820.77
phase2. Layer MINT5 wire length = 1884.86
phase2. Layer MSMG1 wire length = 0.00
phase2. Layer MSMG2 wire length = 0.00
phase2. Layer MSMG3 wire length = 0.00
phase2. Layer MSMG4 wire length = 0.00
phase2. Layer MSMG5 wire length = 0.00
phase2. Layer MG1 wire length = 0.00
phase2. Layer MG2 wire length = 0.00
phase2. Total Number of Contacts = 56809
phase2. Via V1_0 count = 25525
phase2. Via VINT1_0 count = 23922
phase2. Via VINT2_0 count = 4352
phase2. Via VINT3_0 count = 2238
phase2. Via VINT4_0 count = 772
phase2. Via VINT5_0 count = 0
phase2. Via VSMG1_0 count = 0
phase2. Via VSMG2_0 count = 0
phase2. Via VSMG3_0 count = 0
phase2. Via VSMG4_0 count = 0
phase2. Via VSMG5_0 count = 0
phase2. Via VG1_0 count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  192  Alloctr  194  Proc 2040 
phase3. Routing result:
phase3. Both Dirs: Overflow =     1 Max = 2 GRCs =     1 (0.00%)
phase3. H routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT1      Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase3. MINT2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MINT5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG1      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG2      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG3      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG4      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MSMG5      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MG2        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.00 0.00 0.03 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MINT1    28.8 5.47 4.63 10.1 8.21 21.2 11.7 5.19 3.89 0.60 0.08 0.00 0.01 0.00
MINT2    26.7 5.15 7.02 7.84 6.79 15.4 7.25 8.64 6.32 2.33 6.51 0.00 0.00 0.00
MINT3    57.1 15.8 11.4 7.65 4.56 2.91 0.35 0.06 0.00 0.00 0.00 0.00 0.00 0.00
MINT4    64.7 14.0 10.2 4.88 2.08 2.53 0.68 0.56 0.19 0.01 0.01 0.00 0.00 0.00
MINT5    94.0 5.39 0.58 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG1    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG2    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG3    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG4    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MSMG5    100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG1      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MG2      100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    82.1 3.58 2.65 2.38 1.69 3.28 1.56 1.13 0.81 0.23 0.52 0.00 0.00 0.00


phase3. Total Wire Length = 56086.66
phase3. Layer M1 wire length = 2.34
phase3. Layer MINT1 wire length = 16369.23
phase3. Layer MINT2 wire length = 21024.98
phase3. Layer MINT3 wire length = 9984.48
phase3. Layer MINT4 wire length = 6820.77
phase3. Layer MINT5 wire length = 1884.86
phase3. Layer MSMG1 wire length = 0.00
phase3. Layer MSMG2 wire length = 0.00
phase3. Layer MSMG3 wire length = 0.00
phase3. Layer MSMG4 wire length = 0.00
phase3. Layer MSMG5 wire length = 0.00
phase3. Layer MG1 wire length = 0.00
phase3. Layer MG2 wire length = 0.00
phase3. Total Number of Contacts = 56809
phase3. Via V1_0 count = 25525
phase3. Via VINT1_0 count = 23922
phase3. Via VINT2_0 count = 4352
phase3. Via VINT3_0 count = 2238
phase3. Via VINT4_0 count = 772
phase3. Via VINT5_0 count = 0
phase3. Via VSMG1_0 count = 0
phase3. Via VSMG2_0 count = 0
phase3. Via VSMG3_0 count = 0
phase3. Via VSMG4_0 count = 0
phase3. Via VSMG5_0 count = 0
phase3. Via VG1_0 count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   43  Alloctr   44  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  192  Alloctr  194  Proc 2040 

Congestion utilization per direction:
Average vertical track utilization   = 19.63 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization = 17.50 %
Peak    horizontal track utilization = 60.61 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  193  Proc 2040 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  185  Alloctr  187  Proc   32 
[GR: Done] Total (MB): Used  190  Alloctr  193  Proc 2040 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -150  Alloctr -151  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 2040 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2040 

****************************************
Report : congestion
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:54 2019
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.00%) |       0
MINT1     |       2 |     2 |       1  ( 0.01%) |       1
MINT2     |       0 |     0 |       0  ( 0.00%) |       0
MINT3     |       0 |     0 |       0  ( 0.00%) |       0
MINT4     |       0 |     0 |       0  ( 0.00%) |       0
MINT5     |       0 |     0 |       0  ( 0.00%) |       0
MSMG1     |       0 |     0 |       0  ( 0.00%) |       0
MSMG2     |       0 |     0 |       0  ( 0.00%) |       0
MSMG3     |       0 |     0 |       0  ( 0.00%) |       0
MSMG4     |       0 |     0 |       0  ( 0.00%) |       0
MSMG5     |       0 |     0 |       0  ( 0.00%) |       0
MG1       |       0 |     0 |       0  ( 0.00%) |       0
MG2       |       0 |     0 |       0  ( 0.00%) |       0
---------------------------------------------------------------
Both Dirs |       2 |     2 |       1  ( 0.00%) |       1
H routing |       2 |     2 |       1  ( 0.01%) |       1
V routing |       0 |     0 |       0  ( 0.00%) |       0

1
To restart the GUI, type 'gui_start'.
RM-info: Completed script /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/hw03/icc2rm/rm_icc2_pnr_scripts/report_qor.tcl

print_message_info -ids * -summary

Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CTS-038         Warning             0              4            0
CTS-101     Information             0              6            0
CTS-103     Information             0              6            0
CTS-107     Information             0              6            0
CTS-124     Information             0              1            0
CTS-126     Information             0              1            0
CTS-127     Information             0             10           26
DES-028     Information             0              1            0
EMS-040         Warning             0              1            0
FILE-007    Information             0              2            0
LGL-050         Warning             0             54            0
LNK-040     Information             0              1            0
MV-005          Warning             0             20            0
MV-079      Information             0              1            0
MV-080      Information             0              1            0
MV-082      Information             0              3            0
NDM-099     Information             0              3            0
NEX-011     Information             0             20            0
NEX-017     Information             0             40            0
NEX-022     Information             0             26            0
NEX-024     Information             0              1            0
OPT-055     Information             0              5            0
OPT-200         Warning             0              2            0
OPT-215         Warning             0              3            0
OPT-800     Information             0              1            0
PLACE-027   Information             0              7            0
PLACE-030   Information             0              3            0
POW-005     Information            10              1            0
POW-009         Warning            10              4            0
POW-024     Information            10              2            0
POW-052     Information            10              2            0
PVT-032     Information             0             12            0
SEC-51            Error             0              2            0
TIM-050     Information             0              4            0
TIM-111     Information             0             26            0
TIM-112     Information             0             26            0
TIM-114     Information             0              6            0
TIM-119     Information             0              1            0
TIM-120     Information             0              1            0
TIM-123     Information             0             13            0
TIM-124     Information             0              1            0
TIM-125     Information             0             28            0
TIM-126     Information             0              1            0
TIM-127     Information             0              1            0
UIC-058         Warning             0              4            0
ZRT-444     Information             0              7            0
ZRT-574     Information             0              1            0
ZRT-613     Information             0              2            0

Diagnostics summary: 2 errors, 88 warnings, 280 informationals
echo [date] > place_opt 
exit
Maximum memory usage for this session: 681.93 MB
CPU usage for this session:    315 seconds (  0.09 hours)
Elapsed time for this session:    127 seconds (  0.04 hours)
Thank you for using IC Compiler II.
