"sep=|"
NUM_CU | 60
NUM_CU_CLUSTERS | 1
NUM_CU_PER_CLUSTER | 60
NUM_SE_PER_CLUSTER | 4
TPU_EN | 0
CHIPLET_MODE_EN | 0
FP16_DL_MACS_PER_CU | 128
FP32_DL_MACS_PER_CU | 64
FP64_DL_MACS_PER_CU | 0
DL_INSTR_LARGE_BLOCK | 1x1x1x1
DL_INSTR_SMALL_BLOCK | 192x48x8x1
DL_OTHER_INSTR_BLOCK | 192x48x8x1
ALU_SPEEDUP_PER_CU | 4 | 4x speedup per CU from tensor ALUs compared to vega64
CU_SPEEDUP | 2 | 2x speedup from more CUs
LEGACY_FP16_MACS_PER_CU | 64
LEGACY_FP32_MACS_PER_CU | 64
ARCH_VGPR_SIZE_PER_CU | 262144 | bytes
ACCUM_VGPR_SIZE_PER_CU | 0 | bytes
TOTAL_VGPR_SIZE_PER_CU | 262144 | bytes
ARCH_VGPR_RD_PORTS_PER_CU | 16
ARCH_VGPR_RD_BW_PER_CU | 64 | bytes/cc
ARCH_VGPR_WR_PORTS_PER_CU | 16
ARCH_VGPR_WR_BW_PER_CU | 64 | bytes/cc
VGPR_RD_BW | 1024 | bytes/cc
VGPR_WR_BW | 1024 | bytes/cc
LDS_BW | 64 | bytes/cc
LDS_SIZE | 65536 | bytes
L1_BW | 64 | bytes/cc
L1_SIZE | 16384 | bytes
L1_CACHE_LINE_SIZE | 64 | bytes
L2_READ_BUSES_PER_SE | 4
L2_READ_BUS_WIDTH | 64 | bytes/cc
L2_WRITE_BUSES_PER_SE | 4
L2_WRITE_BUS_WIDTH | 64 | bytes/cc
L2_SIZE | 4194304 | bytes
L2_CACHE_LINE_SIZE | 64 | bytes
L2_HIT_LATENCY | 220 | cycles
L2_MISS_LATENCY | 430
L2_DF_BW | 1024 | bytes/cc
STACKED_MEM_BW | 0 | bytes/cc
HBM_FREQ | 1.754 | GHz
HBM_BUS_WIDTH | 4096 | bits
HBM_EFFICIENCY | 0.8
GPU_FREQ | 1.386 | GHz
L3_SIZE | 0 | bytes
L3_BW | 0 | bytes/cc
L3_OPTIMIZATION_ENABLE | 0
NUM_GMI_LINKS | 0
GMI_LINK_BW | 0 | GB/s
GMI_EFFICIENCY_CU | 0
GMI_EFFICIENCY_SDMA | 0
INST_FETCH_BUBBLE | 3000 | cycles
