Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Aug  6 20:20:29 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/adpcm_main_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (72)
6. checking no_output_delay (113)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (72)
-------------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (113)
---------------------------------
 There are 113 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.769        0.000                      0                 8319        0.068        0.000                      0                 8319        3.458        0.000                       0                  2840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.769        0.000                      0                 8319        0.068        0.000                      0                 8319        3.458        0.000                       0                  2840  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 3.650ns (70.436%)  route 1.532ns (29.564%))
  Logic Levels:           23  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=4, unplaced)         0.180     0.517    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/trunc_ln345_2_reg_2107[9]
                         LUT2 (Prop_LUT2_I0_O)        0.052     0.569 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_71/O
                         net (fo=1, unplaced)         0.023     0.592    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_71_n_20
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.789 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_36__1/CO[7]
                         net (fo=1, unplaced)         0.005     0.794    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_36__1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.850 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_16s_15ns_31_1_1_U116/tmp_product_i_34__1/O[0]
                         net (fo=2, unplaced)         0.185     1.035    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/sext_ln570_fu_998_p1[16]
                         LUT3 (Prop_LUT3_I2_O)        0.070     1.105 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_16__6/O
                         net (fo=4, unplaced)         0.227     1.332    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.151     1.483 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     1.483    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.073     1.556 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     1.556    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_V[43])
                                                      0.609     2.165 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     2.165    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     2.211 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     2.211    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     2.782 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.782    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.904 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.918    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.464 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, unplaced)         0.000     3.464    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<7>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.109     3.573 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[7]
                         net (fo=2, unplaced)         0.208     3.781    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2_n_118
                         LUT2 (Prop_LUT2_I0_O)        0.053     3.834 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_i_8__4/O
                         net (fo=1, unplaced)         0.020     3.854    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_i_8__4_n_20
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     4.053 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     4.058    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.080 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     4.085    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.107 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, unplaced)         0.005     4.112    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.134 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, unplaced)         0.005     4.139    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.255 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, unplaced)        0.200     4.455    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/O[0]
                         LUT4 (Prop_LUT4_I1_O)        0.038     4.493 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[7]_i_2/O
                         net (fo=6, unplaced)         0.207     4.700    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[7]_i_2_n_20
                         LUT2 (Prop_LUT2_I1_O)        0.038     4.738 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_25/O
                         net (fo=1, unplaced)         0.185     4.923    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_25_n_20
                         LUT6 (Prop_LUT6_I0_O)        0.037     4.960 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_13/O
                         net (fo=1, unplaced)         0.028     4.988    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_13_n_20
                         CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.168     5.156 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[15]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.161    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[15]_i_1_n_20
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     5.217 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.025     5.242    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_fu_1540_p2[16]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[16]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
                         FDRE (Setup_FDRE_C_D)        0.025     8.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[16]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.242    
  -------------------------------------------------------------------
                         slack                                  2.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/reg_525_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln304_reg_2308_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.069ns (57.025%)  route 0.052ns (42.975%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/reg_525_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/reg_525_reg[9]/Q
                         net (fo=2, unplaced)         0.046     0.097    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_430/trunc_ln304_reg_2308_reg[30][9]
                         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.031     0.128 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_filtez_fu_430/trunc_ln285_reg_2264_reg[15]_i_1/O[2]
                         net (fo=4, unplaced)         0.006     0.134    bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln285_fu_927_p1[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln304_reg_2308_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln304_reg_2308_reg[10]/C
                         clock pessimism              0.000     0.019    
                         FDRE (Hold_FDRE_C_D)         0.047     0.066    bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln304_reg_2308_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431                bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458                bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458                bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK



