[15:01:35.998] <TB2>     INFO: *** Welcome to pxar ***
[15:01:35.998] <TB2>     INFO: *** Today: 2016/08/22
[15:01:36.005] <TB2>     INFO: *** Version: b2a7-dirty
[15:01:36.005] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C15.dat
[15:01:36.006] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:01:36.006] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//defaultMaskFile.dat
[15:01:36.006] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters_C15.dat
[15:01:36.084] <TB2>     INFO:         clk: 4
[15:01:36.084] <TB2>     INFO:         ctr: 4
[15:01:36.084] <TB2>     INFO:         sda: 19
[15:01:36.084] <TB2>     INFO:         tin: 9
[15:01:36.084] <TB2>     INFO:         level: 15
[15:01:36.084] <TB2>     INFO:         triggerdelay: 0
[15:01:36.085] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:01:36.085] <TB2>     INFO: Log level: DEBUG
[15:01:36.095] <TB2>     INFO: Found DTB DTB_WWXLHF
[15:01:36.107] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[15:01:36.111] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[15:01:36.113] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[15:01:37.670] <TB2>     INFO: DUT info: 
[15:01:37.670] <TB2>     INFO: The DUT currently contains the following objects:
[15:01:37.670] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:01:37.670] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[15:01:37.670] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[15:01:37.670] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:01:37.670] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:37.671] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:01:37.671] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:37.671] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:37.672] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:01:37.673] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:01:37.674] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:01:37.675] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:01:37.675] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:01:37.675] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:01:37.675] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:01:37.675] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:01:37.675] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:01:37.675] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:01:37.675] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:01:37.686] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32985088
[15:01:37.686] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xc443e0
[15:01:37.686] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xbb6770
[15:01:37.686] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7199d94010
[15:01:37.686] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f719ffff510
[15:01:37.686] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33050624 fPxarMemory = 0x7f7199d94010
[15:01:37.687] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[15:01:37.688] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 455.8mA
[15:01:37.688] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[15:01:37.688] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:01:38.089] <TB2>     INFO: enter 'restricted' command line mode
[15:01:38.089] <TB2>     INFO: enter test to run
[15:01:38.089] <TB2>     INFO:   test: FPIXTest no parameter change
[15:01:38.089] <TB2>     INFO:   running: fpixtest
[15:01:38.089] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:01:38.092] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:01:38.092] <TB2>     INFO: ######################################################################
[15:01:38.092] <TB2>     INFO: PixTestFPIXTest::doTest()
[15:01:38.092] <TB2>     INFO: ######################################################################
[15:01:38.095] <TB2>     INFO: ######################################################################
[15:01:38.095] <TB2>     INFO: PixTestPretest::doTest()
[15:01:38.095] <TB2>     INFO: ######################################################################
[15:01:38.098] <TB2>     INFO:    ----------------------------------------------------------------------
[15:01:38.098] <TB2>     INFO:    PixTestPretest::programROC() 
[15:01:38.098] <TB2>     INFO:    ----------------------------------------------------------------------
[15:01:56.115] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:01:56.115] <TB2>     INFO: IA differences per ROC:  19.3 18.5 17.7 16.9 18.5 16.9 18.5 19.3 20.9 16.9 19.3 16.9 18.5 20.1 20.9 18.5
[15:01:56.193] <TB2>     INFO:    ----------------------------------------------------------------------
[15:01:56.193] <TB2>     INFO:    PixTestPretest::checkIdig() 
[15:01:56.193] <TB2>     INFO:    ----------------------------------------------------------------------
[15:01:56.869] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[15:01:57.372] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[15:01:57.873] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[15:01:58.379] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[15:01:58.881] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[15:01:59.383] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[15:01:59.884] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[15:02:00.386] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 3.2 mA
[15:02:00.888] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[15:02:01.389] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[15:02:01.891] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[15:02:02.392] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[15:02:02.894] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 3.2 mA
[15:02:03.396] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[15:02:03.898] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[15:02:04.399] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[15:02:04.653] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 2.4 1.6 1.6 2.4 3.2 1.6 1.6 2.4 1.6 3.2 2.4 1.6 1.6 
[15:02:04.653] <TB2>     INFO: Test took 8463 ms.
[15:02:04.653] <TB2>     INFO: PixTestPretest::checkIdig() done.
[15:02:04.683] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:04.684] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:02:04.684] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:04.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.0312 mA
[15:02:04.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.7687 mA
[15:02:04.989] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  74 Ia 23.9688 mA
[15:02:05.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.1688 mA
[15:02:05.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  83 Ia 24.7687 mA
[15:02:05.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  79 Ia 23.9688 mA
[15:02:05.393] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.3687 mA
[15:02:05.493] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  88 Ia 24.7687 mA
[15:02:05.594] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  84 Ia 23.9688 mA
[15:02:05.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.5687 mA
[15:02:05.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  93 Ia 24.7687 mA
[15:02:05.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  89 Ia 24.7687 mA
[15:02:05.997] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  85 Ia 23.9688 mA
[15:02:06.099] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.1688 mA
[15:02:06.199] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  83 Ia 24.7687 mA
[15:02:06.300] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  79 Ia 23.1688 mA
[15:02:06.402] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  84 Ia 23.9688 mA
[15:02:06.503] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.3687 mA
[15:02:06.604] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 23.9688 mA
[15:02:06.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.1688 mA
[15:02:06.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  83 Ia 24.7687 mA
[15:02:06.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  79 Ia 23.1688 mA
[15:02:07.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  84 Ia 24.7687 mA
[15:02:07.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  80 Ia 23.9688 mA
[15:02:07.213] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.9688 mA
[15:02:07.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 25.5688 mA
[15:02:07.415] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  70 Ia 23.1688 mA
[15:02:07.516] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  75 Ia 24.7687 mA
[15:02:07.617] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  71 Ia 23.9688 mA
[15:02:07.719] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.5687 mA
[15:02:07.819] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  93 Ia 24.7687 mA
[15:02:07.920] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  89 Ia 23.9688 mA
[15:02:08.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.9688 mA
[15:02:08.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.5687 mA
[15:02:08.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  93 Ia 24.7687 mA
[15:02:08.327] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  89 Ia 23.9688 mA
[15:02:08.430] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.9688 mA
[15:02:08.532] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.7687 mA
[15:02:08.633] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  74 Ia 23.9688 mA
[15:02:08.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.7687 mA
[15:02:08.835] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  74 Ia 23.9688 mA
[15:02:08.937] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.1688 mA
[15:02:09.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.7687 mA
[15:02:09.138] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  79 Ia 23.1688 mA
[15:02:09.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  84 Ia 24.7687 mA
[15:02:09.339] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  80 Ia 23.9688 mA
[15:02:09.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  74
[15:02:09.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  79
[15:02:09.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  84
[15:02:09.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  85
[15:02:09.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  84
[15:02:09.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  88
[15:02:09.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[15:02:09.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[15:02:09.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  71
[15:02:09.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  89
[15:02:09.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[15:02:09.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  89
[15:02:09.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[15:02:09.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  74
[15:02:09.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  74
[15:02:09.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[15:02:11.194] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[15:02:11.194] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  20.1  20.9  20.1  20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.1  20.1
[15:02:11.229] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:11.229] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[15:02:11.229] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:11.365] <TB2>     INFO: Expecting 231680 events.
[15:02:19.556] <TB2>     INFO: 231680 events read in total (7474ms).
[15:02:19.712] <TB2>     INFO: Test took 8480ms.
[15:02:19.913] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 99 and Delta(CalDel) = 64
[15:02:19.917] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 96 and Delta(CalDel) = 62
[15:02:19.920] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 77 and Delta(CalDel) = 64
[15:02:19.923] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 59
[15:02:19.927] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 103 and Delta(CalDel) = 60
[15:02:19.933] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 85 and Delta(CalDel) = 60
[15:02:19.937] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 96 and Delta(CalDel) = 62
[15:02:19.941] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 105 and Delta(CalDel) = 58
[15:02:19.944] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 60
[15:02:19.948] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 60
[15:02:19.951] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 105 and Delta(CalDel) = 64
[15:02:19.955] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 108 and Delta(CalDel) = 58
[15:02:19.958] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 60
[15:02:19.962] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 62
[15:02:19.965] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 82 and Delta(CalDel) = 66
[15:02:19.969] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 107 and Delta(CalDel) = 63
[15:02:20.010] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:02:20.050] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:20.050] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:02:20.050] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:20.188] <TB2>     INFO: Expecting 231680 events.
[15:02:28.351] <TB2>     INFO: 231680 events read in total (7448ms).
[15:02:28.357] <TB2>     INFO: Test took 8301ms.
[15:02:28.382] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[15:02:28.692] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[15:02:28.696] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[15:02:28.699] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[15:02:28.703] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[15:02:28.707] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[15:02:28.710] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[15:02:28.715] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[15:02:28.718] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[15:02:28.722] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[15:02:28.726] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[15:02:28.729] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29.5
[15:02:28.733] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[15:02:28.737] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[15:02:28.741] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 173 +/- 33.5
[15:02:28.748] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 32
[15:02:28.783] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:02:28.783] <TB2>     INFO: CalDel:      144   140   131   114   127   123   134   125   127   125   146   109   130   140   173   136
[15:02:28.783] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    52    51    51    51    51
[15:02:28.787] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C0.dat
[15:02:28.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C1.dat
[15:02:28.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C2.dat
[15:02:28.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C3.dat
[15:02:28.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C4.dat
[15:02:28.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C5.dat
[15:02:28.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C6.dat
[15:02:28.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C7.dat
[15:02:28.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C8.dat
[15:02:28.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C9.dat
[15:02:28.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C10.dat
[15:02:28.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C11.dat
[15:02:28.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C12.dat
[15:02:28.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C13.dat
[15:02:28.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C14.dat
[15:02:28.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C15.dat
[15:02:28.790] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:02:28.790] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:02:28.790] <TB2>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[15:02:28.790] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:02:28.884] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:02:28.884] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:02:28.884] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:02:28.884] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:02:28.886] <TB2>     INFO: ######################################################################
[15:02:28.887] <TB2>     INFO: PixTestTiming::doTest()
[15:02:28.887] <TB2>     INFO: ######################################################################
[15:02:28.887] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:28.887] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[15:02:28.887] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:28.887] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:02:30.784] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:02:33.057] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:02:35.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:02:37.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:02:39.877] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:02:42.151] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:02:44.425] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:02:46.697] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:02:48.971] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:02:51.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:02:53.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:02:55.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:02:58.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:03:00.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:03:02.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:03:04.887] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:03:06.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:03:07.930] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:03:09.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:03:10.975] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:03:12.494] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:03:14.014] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:03:15.534] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:03:17.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:03:18.579] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:03:20.100] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:03:21.620] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:03:23.140] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:03:24.660] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:03:26.180] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:03:27.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:03:29.220] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:03:30.741] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:03:32.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:03:33.783] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:03:35.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:03:37.388] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:03:38.909] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:03:40.430] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:03:41.951] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:03:44.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:03:45.743] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:03:48.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:04:00.538] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:04:05.736] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:04:08.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:04:21.272] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:04:23.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:04:25.818] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:04:28.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:04:30.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:04:32.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:04:38.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:04:40.956] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:04:43.229] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:04:45.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:04:47.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:04:50.050] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:04:52.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:04:54.596] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:04:58.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:05:00.835] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:05:03.113] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:05:05.389] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:05:07.664] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:05:09.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:05:12.210] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:05:14.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:05:16.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:05:19.031] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:05:21.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:05:23.578] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:05:25.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:05:28.126] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:05:30.399] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:05:32.676] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:05:34.950] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:05:37.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:05:39.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:05:41.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:05:44.797] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:05:46.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:05:47.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:05:49.356] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:05:50.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:05:52.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:05:53.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:05:55.435] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:05:56.955] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:05:59.604] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:06:02.439] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:06:05.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:06:08.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:06:11.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:06:13.786] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:06:16.433] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:06:17.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:06:19.479] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:06:20.001] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:06:22.524] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:06:24.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:06:25.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:06:27.274] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:06:28.796] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:06:31.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:06:33.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:06:34.864] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:06:36.388] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:06:38.847] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:06:50.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:06:52.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:06:54.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:06:56.549] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:06:58.823] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:07:01.096] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:07:03.372] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:07:05.080] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:07:07.353] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:07:09.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:07:11.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:07:14.173] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:07:16.449] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:07:18.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:07:20.995] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:07:22.516] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:07:24.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:07:27.062] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:07:29.719] <TB2>     INFO: TBM Phase Settings: 224
[15:07:29.719] <TB2>     INFO: 400MHz Phase: 0
[15:07:29.719] <TB2>     INFO: 160MHz Phase: 7
[15:07:29.719] <TB2>     INFO: Functional Phase Area: 4
[15:07:29.723] <TB2>     INFO: Test took 300836 ms.
[15:07:29.724] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:07:29.724] <TB2>     INFO:    ----------------------------------------------------------------------
[15:07:29.724] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[15:07:29.724] <TB2>     INFO:    ----------------------------------------------------------------------
[15:07:29.724] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:07:32.369] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:07:35.394] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:07:39.170] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:07:42.946] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:07:46.723] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:07:50.498] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:07:54.274] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:08:00.306] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:08:03.330] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:08:06.354] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:08:07.874] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:08:09.394] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:08:10.915] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:08:12.436] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:08:13.955] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:08:17.732] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:08:20.756] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:08:23.781] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:08:26.054] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:08:28.327] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:08:30.601] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:08:32.874] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:08:35.147] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:08:38.922] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:08:41.946] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:08:44.970] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:08:47.246] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:08:49.520] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:08:51.793] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:08:54.066] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:08:56.339] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:09:00.115] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:09:03.139] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:09:06.162] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:09:08.440] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:09:10.714] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:09:12.988] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:09:15.261] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:09:17.537] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:09:21.314] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:09:24.338] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:09:27.362] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:09:29.636] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:09:31.912] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:09:34.190] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:09:36.464] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:09:38.737] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:09:42.515] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:09:45.538] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:09:48.562] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:09:50.837] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:09:53.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:09:55.384] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:09:57.657] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:09:59.934] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:10:03.711] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:10:06.735] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:10:09.759] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:10:11.280] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:10:12.799] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:10:14.319] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:10:15.842] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:10:17.363] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:10:21.521] <TB2>     INFO: ROC Delay Settings: 228
[15:10:21.522] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[15:10:21.522] <TB2>     INFO: ROC Port 0 Delay: 4
[15:10:21.522] <TB2>     INFO: ROC Port 1 Delay: 4
[15:10:21.522] <TB2>     INFO: Functional ROC Area: 5
[15:10:21.524] <TB2>     INFO: Test took 171800 ms.
[15:10:21.524] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[15:10:21.525] <TB2>     INFO:    ----------------------------------------------------------------------
[15:10:21.525] <TB2>     INFO:    PixTestTiming::TimingTest()
[15:10:21.525] <TB2>     INFO:    ----------------------------------------------------------------------
[15:10:22.665] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4188 4188 4188 4188 4188 4189 4188 4188 e062 c000 a101 8040 4188 4188 4188 4188 4188 4189 4188 4189 e062 c000 
[15:10:22.665] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4189 4189 4189 4189 4189 4188 4189 4189 e022 c000 a102 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[15:10:22.665] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 418b 418b 418b 418b 4188 4188 418b 418b e022 c000 a103 80c0 4188 4188 4188 4188 4188 4188 4189 4188 e022 c000 
[15:10:22.665] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:10:36.857] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:36.857] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:10:50.997] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:50.997] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:11:05.131] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:05.131] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:11:19.296] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:19.296] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:11:33.482] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:33.482] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:11:47.624] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:47.624] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:12:01.780] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:01.780] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:12:15.956] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:15.956] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:12:30.094] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:30.094] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:12:44.298] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:44.679] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:44.692] <TB2>     INFO: Decoding statistics:
[15:12:44.692] <TB2>     INFO:   General information:
[15:12:44.692] <TB2>     INFO: 	 16bit words read:         240000000
[15:12:44.692] <TB2>     INFO: 	 valid events total:       20000000
[15:12:44.692] <TB2>     INFO: 	 empty events:             20000000
[15:12:44.692] <TB2>     INFO: 	 valid events with pixels: 0
[15:12:44.692] <TB2>     INFO: 	 valid pixel hits:         0
[15:12:44.692] <TB2>     INFO:   Event errors: 	           3
[15:12:44.692] <TB2>     INFO: 	 start marker:             0
[15:12:44.692] <TB2>     INFO: 	 stop marker:              0
[15:12:44.692] <TB2>     INFO: 	 overflow:                 0
[15:12:44.692] <TB2>     INFO: 	 invalid 5bit words:       3
[15:12:44.692] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[15:12:44.692] <TB2>     INFO:   TBM errors: 		           0
[15:12:44.692] <TB2>     INFO: 	 flawed TBM headers:       0
[15:12:44.692] <TB2>     INFO: 	 flawed TBM trailers:      0
[15:12:44.692] <TB2>     INFO: 	 event ID mismatches:      0
[15:12:44.692] <TB2>     INFO:   ROC errors: 		           0
[15:12:44.692] <TB2>     INFO: 	 missing ROC header(s):    0
[15:12:44.692] <TB2>     INFO: 	 misplaced readback start: 0
[15:12:44.692] <TB2>     INFO:   Pixel decoding errors:	   0
[15:12:44.692] <TB2>     INFO: 	 pixel data incomplete:    0
[15:12:44.692] <TB2>     INFO: 	 pixel address:            0
[15:12:44.692] <TB2>     INFO: 	 pulse height fill bit:    0
[15:12:44.692] <TB2>     INFO: 	 buffer corruption:        0
[15:12:44.692] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:44.692] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:12:44.692] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:44.692] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:44.692] <TB2>     INFO:    Read back bit status: 1
[15:12:44.692] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:44.692] <TB2>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[15:12:44.692] <TB2>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[15:12:44.692] <TB2>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[15:12:44.692] <TB2>     INFO: Test took 143167 ms.
[15:12:44.692] <TB2>     INFO: PixTestTiming::TimingTest() done.
[15:12:44.693] <TB2>     INFO: Problem with TimingTest! Timings not saved!
[15:12:44.693] <TB2>     INFO: PixTestTiming::doTest took 615809 ms.
[15:12:44.693] <TB2>     INFO: PixTestTiming::doTest() done
[15:12:44.693] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:12:44.693] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[15:12:44.693] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[15:12:44.693] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[15:12:44.693] <TB2>     INFO: Write out ROCDelayScan3_V0
[15:12:44.694] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:12:44.694] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:12:45.047] <TB2>     INFO: ######################################################################
[15:12:45.047] <TB2>     INFO: PixTestAlive::doTest()
[15:12:45.047] <TB2>     INFO: ######################################################################
[15:12:45.051] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:45.051] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:12:45.051] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:45.053] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:12:45.398] <TB2>     INFO: Expecting 41600 events.
[15:12:49.488] <TB2>     INFO: 41600 events read in total (3375ms).
[15:12:49.489] <TB2>     INFO: Test took 4436ms.
[15:12:49.497] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:49.497] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:12:49.497] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:12:49.869] <TB2>     INFO: PixTestAlive::aliveTest() done
[15:12:49.869] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
[15:12:49.869] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
[15:12:49.871] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:49.871] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:12:49.872] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:49.873] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:12:50.223] <TB2>     INFO: Expecting 41600 events.
[15:12:53.194] <TB2>     INFO: 41600 events read in total (2256ms).
[15:12:53.194] <TB2>     INFO: Test took 3321ms.
[15:12:53.195] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:53.195] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:12:53.195] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:12:53.195] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:12:53.599] <TB2>     INFO: PixTestAlive::maskTest() done
[15:12:53.599] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:12:53.603] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:53.604] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:12:53.604] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:53.605] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:12:53.948] <TB2>     INFO: Expecting 41600 events.
[15:12:58.010] <TB2>     INFO: 41600 events read in total (3347ms).
[15:12:58.011] <TB2>     INFO: Test took 4406ms.
[15:12:58.019] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:58.019] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:12:58.019] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:12:58.393] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[15:12:58.393] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:12:58.393] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:12:58.393] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:12:58.403] <TB2>     INFO: ######################################################################
[15:12:58.404] <TB2>     INFO: PixTestTrim::doTest()
[15:12:58.404] <TB2>     INFO: ######################################################################
[15:12:58.406] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:58.406] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:12:58.406] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:58.489] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:12:58.489] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:12:58.503] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:12:58.503] <TB2>     INFO:     run 1 of 1
[15:12:58.503] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:58.847] <TB2>     INFO: Expecting 5025280 events.
[15:13:44.517] <TB2>     INFO: 1423920 events read in total (44956ms).
[15:14:29.232] <TB2>     INFO: 2833184 events read in total (89672ms).
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (2) != Token Chain Length (8)
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (0) != Token Chain Length (8)
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a185 8000 4389 495 2aa4 4388 495 2a6e 4389 4389 4389 495 2a86 4389 495 2a86 438b 495 2aac 4389 e022 c000 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a17f 80b1 4188 495 2aa4 4188 495 2a6d 4188 4188 4188 495 2a86 4188 4189 495 2aac 4188 e022 c000 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a180 80c0 4188 4188 495 2a6c 4188 4188 4188 495 2a86 4188 4189 495 2aac 4188 e022 c000 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a181 8000 4188 495 2aa3 4188 495 2a6e 4188 4188 4188 495 2a87 4188 495 2a87 4188 495 2aac 4188 e022 c000 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a182 8040 4188 495 3aa6 4388 495 2ac0 aa8 4389 4388 495 2a86 4388 495 2a86 4389 495 2aac 4388 e022 c000 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a183 80b1 4388 495 2aa4 4389 495 2a6c 4388 4389 4388 495 2a85 4388 495 2a87 4388 495 2aac 4388 e022 c000 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a184 80c0 4389 495 2aa6 4389 495 2a6c 4389 4388 4389 495 2a86 4389 4389 495 2aac 4389 e022 c000 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a085 80b1 4388 495 2a6f 4388 495 2a6d 4388 4388 4388 4389 4388 495 2aa0 4388 e022 c000 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a080 8040 418b 495 2a6f 418b 418b 418b 4188 4188 418b 418b 495 2aa2 e022 c000 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a081 80b1 4188 495 2a80 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a082 80c0 4188 4388 1495 2a6d 4388 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03f c00b 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a083 8000 4388 495 2a80 4388 495 2a6e 4389 4389 495 2a82 4388 4388 4389 495 2aa2 4389 e022 c000 
[15:14:51.868] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a084 8040 4388 495 2a80 4389 495 2a6d 4388 4389 495 2a81 4388 4389 4388 4389 495 2aa2 e022 c000 
[15:15:13.700] <TB2> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 8 triggers! Aborting data processing!
[15:15:13.718] <TB2>     INFO: 2833184 events read in total (134158ms).
[15:15:38.135] <TB2>     INFO: 3604592 events read in total (158575ms).
[15:15:38.138] <TB2> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 177586 Events.
[15:15:38.148] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[15:15:38.491] <TB2>     INFO: Expecting 5025280 events.
[15:16:22.856] <TB2>     INFO: 1423816 events read in total (43650ms).
[15:17:07.207] <TB2>     INFO: 2832992 events read in total (88001ms).
[15:17:51.815] <TB2>     INFO: 4254104 events read in total (132610ms).
[15:18:16.017] <TB2>     INFO: 5025280 events read in total (156811ms).
[15:18:16.057] <TB2>     INFO: Test took 157909ms.
[15:18:16.112] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:16.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:17.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:18.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:20.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:21.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:23.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:24.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:25.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:27.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:28.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:29.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:31.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:32.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:33.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:35.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:36.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:38.017] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 208842752
[15:18:38.022] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5459 minThrLimit = 97.5383 minThrNLimit = 118.77 -> result = 97.5459 -> 97
[15:18:38.023] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7321 minThrLimit = 97.6468 minThrNLimit = 118.685 -> result = 97.7321 -> 97
[15:18:38.023] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.272 minThrLimit = 101.217 minThrNLimit = 121.506 -> result = 101.272 -> 101
[15:18:38.024] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0282 minThrLimit = 97.0147 minThrNLimit = 117.692 -> result = 97.0282 -> 97
[15:18:38.024] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.948 minThrLimit = 106.94 minThrNLimit = 132.814 -> result = 106.948 -> 106
[15:18:38.025] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.668 minThrLimit = 102.662 minThrNLimit = 126.262 -> result = 102.668 -> 102
[15:18:38.025] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2618 minThrLimit = 96.2588 minThrNLimit = 118.552 -> result = 96.2618 -> 96
[15:18:38.026] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.587 minThrLimit = 101.582 minThrNLimit = 123.128 -> result = 101.587 -> 101
[15:18:38.026] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1762 minThrLimit = 90.1192 minThrNLimit = 110.902 -> result = 90.1762 -> 90
[15:18:38.027] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6325 minThrLimit = 90.6298 minThrNLimit = 109.581 -> result = 90.6325 -> 90
[15:18:38.027] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0651 minThrLimit = 98.0248 minThrNLimit = 116.619 -> result = 98.0651 -> 98
[15:18:38.027] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.072 minThrLimit = 101.997 minThrNLimit = 124.801 -> result = 102.072 -> 102
[15:18:38.028] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7209 minThrLimit = 93.7125 minThrNLimit = 114.197 -> result = 93.7209 -> 93
[15:18:38.028] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.702 minThrLimit = 100.678 minThrNLimit = 123.512 -> result = 100.702 -> 100
[15:18:38.029] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1532 minThrLimit = 90.0614 minThrNLimit = 111.516 -> result = 90.1532 -> 90
[15:18:38.029] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.65 minThrLimit = 101.643 minThrNLimit = 126.18 -> result = 101.65 -> 101
[15:18:38.029] <TB2>     INFO: ROC 0 VthrComp = 97
[15:18:38.029] <TB2>     INFO: ROC 1 VthrComp = 97
[15:18:38.030] <TB2>     INFO: ROC 2 VthrComp = 101
[15:18:38.030] <TB2>     INFO: ROC 3 VthrComp = 97
[15:18:38.030] <TB2>     INFO: ROC 4 VthrComp = 106
[15:18:38.030] <TB2>     INFO: ROC 5 VthrComp = 102
[15:18:38.030] <TB2>     INFO: ROC 6 VthrComp = 96
[15:18:38.030] <TB2>     INFO: ROC 7 VthrComp = 101
[15:18:38.030] <TB2>     INFO: ROC 8 VthrComp = 90
[15:18:38.030] <TB2>     INFO: ROC 9 VthrComp = 90
[15:18:38.031] <TB2>     INFO: ROC 10 VthrComp = 98
[15:18:38.031] <TB2>     INFO: ROC 11 VthrComp = 102
[15:18:38.031] <TB2>     INFO: ROC 12 VthrComp = 93
[15:18:38.031] <TB2>     INFO: ROC 13 VthrComp = 100
[15:18:38.031] <TB2>     INFO: ROC 14 VthrComp = 90
[15:18:38.031] <TB2>     INFO: ROC 15 VthrComp = 101
[15:18:38.031] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:18:38.031] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:18:38.045] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:18:38.045] <TB2>     INFO:     run 1 of 1
[15:18:38.045] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:38.387] <TB2>     INFO: Expecting 5025280 events.
[15:19:14.279] <TB2>     INFO: 888872 events read in total (35177ms).
[15:19:50.347] <TB2>     INFO: 1775552 events read in total (71245ms).
[15:20:25.683] <TB2>     INFO: 2662248 events read in total (106581ms).
[15:21:01.031] <TB2>     INFO: 3539144 events read in total (141929ms).
[15:21:36.399] <TB2>     INFO: 4411048 events read in total (177297ms).
[15:22:01.266] <TB2>     INFO: 5025280 events read in total (202164ms).
[15:22:01.338] <TB2>     INFO: Test took 203294ms.
[15:22:01.516] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:01.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:22:03.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:22:05.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:22:06.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:22:08.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:22:10.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:22:11.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:22:13.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:22:15.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:22:16.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:22:18.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:22:20.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:22:21.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:22:23.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:22:25.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:22:26.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:22:28.643] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242040832
[15:22:28.648] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 62.3621 for pixel 3/2 mean/min/max = 47.0151/31.6623/62.3678
[15:22:28.648] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.5496 for pixel 25/2 mean/min/max = 46.4374/32.2664/60.6084
[15:22:28.649] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.1366 for pixel 0/78 mean/min/max = 45.1095/32.0765/58.1425
[15:22:28.649] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.9129 for pixel 12/76 mean/min/max = 43.9661/31.8406/56.0915
[15:22:28.650] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.7254 for pixel 1/7 mean/min/max = 47.7103/34.6223/60.7984
[15:22:28.650] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.6674 for pixel 5/0 mean/min/max = 45.0135/32.2683/57.7587
[15:22:28.650] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.3563 for pixel 0/62 mean/min/max = 44.1226/32.5371/55.7081
[15:22:28.651] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.6821 for pixel 30/72 mean/min/max = 45.3544/31.9576/58.7512
[15:22:28.651] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.0383 for pixel 11/5 mean/min/max = 45.9838/33.8841/58.0835
[15:22:28.653] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.3115 for pixel 46/7 mean/min/max = 46.1614/33.9194/58.4033
[15:22:28.653] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 61.5796 for pixel 23/5 mean/min/max = 46.4387/31.0404/61.8371
[15:22:28.653] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.6836 for pixel 20/16 mean/min/max = 45.7915/31.8666/59.7165
[15:22:28.654] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.5112 for pixel 17/11 mean/min/max = 45.7475/32.9074/58.5876
[15:22:28.654] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.7425 for pixel 6/1 mean/min/max = 45.5821/32.3648/58.7993
[15:22:28.655] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.2179 for pixel 11/19 mean/min/max = 45.8141/33.2429/58.3853
[15:22:28.655] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.0875 for pixel 16/13 mean/min/max = 46.2683/32.3855/60.1512
[15:22:28.655] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:28.790] <TB2>     INFO: Expecting 411648 events.
[15:22:36.455] <TB2>     INFO: 411648 events read in total (6950ms).
[15:22:36.461] <TB2>     INFO: Expecting 411648 events.
[15:22:44.059] <TB2>     INFO: 411648 events read in total (6934ms).
[15:22:44.067] <TB2>     INFO: Expecting 411648 events.
[15:22:51.604] <TB2>     INFO: 411648 events read in total (6874ms).
[15:22:51.614] <TB2>     INFO: Expecting 411648 events.
[15:22:59.188] <TB2>     INFO: 411648 events read in total (6904ms).
[15:22:59.204] <TB2>     INFO: Expecting 411648 events.
[15:23:06.780] <TB2>     INFO: 411648 events read in total (6918ms).
[15:23:06.796] <TB2>     INFO: Expecting 411648 events.
[15:23:14.410] <TB2>     INFO: 411648 events read in total (6959ms).
[15:23:14.428] <TB2>     INFO: Expecting 411648 events.
[15:23:21.002] <TB2>     INFO: 411648 events read in total (6921ms).
[15:23:22.024] <TB2>     INFO: Expecting 411648 events.
[15:23:29.559] <TB2>     INFO: 411648 events read in total (6885ms).
[15:23:29.582] <TB2>     INFO: Expecting 411648 events.
[15:23:37.171] <TB2>     INFO: 411648 events read in total (6938ms).
[15:23:37.195] <TB2>     INFO: Expecting 411648 events.
[15:23:44.794] <TB2>     INFO: 411648 events read in total (6949ms).
[15:23:44.821] <TB2>     INFO: Expecting 411648 events.
[15:23:52.462] <TB2>     INFO: 411648 events read in total (6994ms).
[15:23:52.491] <TB2>     INFO: Expecting 411648 events.
[15:24:00.065] <TB2>     INFO: 411648 events read in total (6934ms).
[15:24:00.097] <TB2>     INFO: Expecting 411648 events.
[15:24:07.634] <TB2>     INFO: 411648 events read in total (6900ms).
[15:24:07.669] <TB2>     INFO: Expecting 411648 events.
[15:24:15.282] <TB2>     INFO: 411648 events read in total (6973ms).
[15:24:15.319] <TB2>     INFO: Expecting 411648 events.
[15:24:22.893] <TB2>     INFO: 411648 events read in total (6944ms).
[15:24:22.933] <TB2>     INFO: Expecting 411648 events.
[15:24:30.500] <TB2>     INFO: 411648 events read in total (6936ms).
[15:24:30.543] <TB2>     INFO: Test took 121888ms.
[15:24:31.040] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3763 < 35 for itrim = 118; old thr = 34.406 ... break
[15:24:31.078] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8805 < 35 for itrim+1 = 108; old thr = 34.6083 ... break
[15:24:31.103] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.787 < 35 for itrim = 93; old thr = 33.6641 ... break
[15:24:31.141] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6648 < 35 for itrim+1 = 100; old thr = 34.4708 ... break
[15:24:31.179] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9435 < 35 for itrim+1 = 114; old thr = 34.1588 ... break
[15:24:31.224] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1508 < 35 for itrim+1 = 103; old thr = 34.6218 ... break
[15:24:31.259] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3631 < 35 for itrim+1 = 105; old thr = 34.9401 ... break
[15:24:31.290] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6519 < 35 for itrim+1 = 89; old thr = 34.4442 ... break
[15:24:31.319] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4442 < 35 for itrim = 101; old thr = 33.5114 ... break
[15:24:31.353] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5735 < 35 for itrim+1 = 91; old thr = 34.5142 ... break
[15:24:31.388] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4734 < 35 for itrim = 121; old thr = 33.9736 ... break
[15:24:31.422] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4761 < 35 for itrim+1 = 113; old thr = 34.9329 ... break
[15:24:31.453] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5374 < 35 for itrim+1 = 92; old thr = 34.9428 ... break
[15:24:31.487] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.058 < 35 for itrim = 100; old thr = 34.8443 ... break
[15:24:31.519] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3922 < 35 for itrim = 102; old thr = 33.9642 ... break
[15:24:31.556] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5062 < 35 for itrim+1 = 113; old thr = 34.993 ... break
[15:24:31.632] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:24:31.642] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:24:31.642] <TB2>     INFO:     run 1 of 1
[15:24:31.642] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:24:31.987] <TB2>     INFO: Expecting 5025280 events.
[15:25:07.713] <TB2>     INFO: 870904 events read in total (35011ms).
[15:25:44.912] <TB2>     INFO: 1739952 events read in total (72210ms).
[15:26:19.724] <TB2>     INFO: 2609176 events read in total (107022ms).
[15:26:54.706] <TB2>     INFO: 3467824 events read in total (142004ms).
[15:27:29.120] <TB2>     INFO: 4321584 events read in total (176418ms).
[15:27:57.747] <TB2>     INFO: 5025280 events read in total (205045ms).
[15:27:57.826] <TB2>     INFO: Test took 206184ms.
[15:27:58.004] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:27:58.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:28:00.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:28:01.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:28:03.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:28:04.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:28:06.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:28:08.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:28:09.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:28:11.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:28:12.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:28:14.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:28:16.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:28:17.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:28:19.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:28:20.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:28:22.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:28:23.962] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258048000
[15:28:23.964] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.589922 .. 52.495748
[15:28:24.038] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 62 (-1/-1) hits flags = 528 (plus default)
[15:28:24.048] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:28:24.049] <TB2>     INFO:     run 1 of 1
[15:28:24.049] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:28:24.391] <TB2>     INFO: Expecting 1830400 events.
[15:29:04.287] <TB2>     INFO: 1086680 events read in total (39181ms).
[15:29:31.523] <TB2>     INFO: 1830400 events read in total (66417ms).
[15:29:31.549] <TB2>     INFO: Test took 67500ms.
[15:29:31.595] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:31.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:32.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:33.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:35.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:36.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:37.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:38.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:39.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:40.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:41.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:42.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:43.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:44.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:45.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:46.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:48.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:49.073] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233422848
[15:29:49.154] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.506262 .. 46.653276
[15:29:49.229] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[15:29:49.239] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:29:49.239] <TB2>     INFO:     run 1 of 1
[15:29:49.240] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:49.584] <TB2>     INFO: Expecting 1697280 events.
[15:30:31.212] <TB2>     INFO: 1146832 events read in total (40913ms).
[15:30:50.903] <TB2>     INFO: 1697280 events read in total (60604ms).
[15:30:50.920] <TB2>     INFO: Test took 61680ms.
[15:30:50.963] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:51.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:30:52.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:30:53.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:30:54.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:30:55.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:30:56.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:30:57.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:30:58.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:30:59.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:31:00.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:31:01.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:31:02.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:31:03.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:31:04.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:31:05.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:31:06.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:31:07.489] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262721536
[15:31:07.570] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.605826 .. 44.071530
[15:31:07.645] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:31:07.655] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:31:07.655] <TB2>     INFO:     run 1 of 1
[15:31:07.655] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:31:07.998] <TB2>     INFO: Expecting 1464320 events.
[15:31:49.667] <TB2>     INFO: 1127848 events read in total (40954ms).
[15:32:01.975] <TB2>     INFO: 1464320 events read in total (53262ms).
[15:32:01.987] <TB2>     INFO: Test took 54332ms.
[15:32:02.022] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:02.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:03.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:04.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:05.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:05.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:06.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:07.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:08.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:09.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:32:10.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:32:11.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:32:12.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:32:13.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:32:14.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:32:15.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:32:16.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:32:17.560] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251609088
[15:32:17.644] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.971818 .. 43.765922
[15:32:17.718] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[15:32:17.729] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:32:17.729] <TB2>     INFO:     run 1 of 1
[15:32:17.729] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:32:18.071] <TB2>     INFO: Expecting 1364480 events.
[15:32:59.011] <TB2>     INFO: 1122744 events read in total (40225ms).
[15:33:07.667] <TB2>     INFO: 1364480 events read in total (48881ms).
[15:33:07.680] <TB2>     INFO: Test took 49951ms.
[15:33:07.712] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:07.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:08.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:09.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:10.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:33:11.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:33:12.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:33:13.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:33:14.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:33:15.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:16.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:17.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:18.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:19.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:20.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:21.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:22.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:33:23.030] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312328192
[15:33:23.113] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:33:23.113] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:33:23.125] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:33:23.125] <TB2>     INFO:     run 1 of 1
[15:33:23.125] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:33:23.476] <TB2>     INFO: Expecting 1364480 events.
[15:34:03.420] <TB2>     INFO: 1075936 events read in total (39229ms).
[15:34:14.572] <TB2>     INFO: 1364480 events read in total (50381ms).
[15:34:14.587] <TB2>     INFO: Test took 51462ms.
[15:34:14.620] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:14.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:15.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:16.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:17.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:18.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:19.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:20.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:21.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:22.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:23.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:24.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:25.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:26.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:27.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:28.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:29.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:30.234] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359936000
[15:34:30.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C0.dat
[15:34:30.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C1.dat
[15:34:30.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C2.dat
[15:34:30.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C3.dat
[15:34:30.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C4.dat
[15:34:30.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C5.dat
[15:34:30.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C6.dat
[15:34:30.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C7.dat
[15:34:30.267] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C8.dat
[15:34:30.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C9.dat
[15:34:30.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C10.dat
[15:34:30.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C11.dat
[15:34:30.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C12.dat
[15:34:30.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C13.dat
[15:34:30.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C14.dat
[15:34:30.268] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C15.dat
[15:34:30.268] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C0.dat
[15:34:30.275] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C1.dat
[15:34:30.282] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C2.dat
[15:34:30.289] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C3.dat
[15:34:30.296] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C4.dat
[15:34:30.302] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C5.dat
[15:34:30.309] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C6.dat
[15:34:30.316] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C7.dat
[15:34:30.323] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C8.dat
[15:34:30.330] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C9.dat
[15:34:30.337] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C10.dat
[15:34:30.343] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C11.dat
[15:34:30.350] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C12.dat
[15:34:30.357] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C13.dat
[15:34:30.364] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C14.dat
[15:34:30.371] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C15.dat
[15:34:30.378] <TB2>     INFO: PixTestTrim::trimTest() done
[15:34:30.378] <TB2>     INFO: vtrim:     118 108  93 100 114 103 105  89 101  91 121 113  92 100 102 113 
[15:34:30.378] <TB2>     INFO: vthrcomp:   97  97 101  97 106 102  96 101  90  90  98 102  93 100  90 101 
[15:34:30.378] <TB2>     INFO: vcal mean:  34.96  35.00  34.96  34.99  35.01  35.00  34.96  34.95  35.01  34.95  34.93  34.99  34.98  34.96  35.05  34.95 
[15:34:30.378] <TB2>     INFO: vcal RMS:    0.87   0.89   0.91   0.88   0.85   0.86   0.82   0.87   0.83   0.83   0.92   0.89   0.84   0.85   0.82   1.01 
[15:34:30.378] <TB2>     INFO: bits mean:   9.30   9.46   9.20  10.14   8.76   9.74   9.78   9.66   9.43   9.04   9.56   9.89   9.41   9.41   9.52   9.32 
[15:34:30.378] <TB2>     INFO: bits RMS:    2.76   2.66   2.86   2.54   2.48   2.59   2.58   2.65   2.52   2.61   2.72   2.58   2.62   2.78   2.53   2.72 
[15:34:30.387] <TB2>     INFO:    ----------------------------------------------------------------------
[15:34:30.387] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:34:30.387] <TB2>     INFO:    ----------------------------------------------------------------------
[15:34:30.393] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:34:30.393] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:34:30.405] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:34:30.405] <TB2>     INFO:     run 1 of 1
[15:34:30.405] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:30.749] <TB2>     INFO: Expecting 4160000 events.
[15:35:16.641] <TB2>     INFO: 1182780 events read in total (45177ms).
[15:36:03.137] <TB2>     INFO: 2352235 events read in total (91673ms).
[15:36:49.394] <TB2>     INFO: 3507865 events read in total (137930ms).
[15:37:15.271] <TB2>     INFO: 4160000 events read in total (163807ms).
[15:37:15.339] <TB2>     INFO: Test took 164934ms.
[15:37:15.457] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:15.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:37:17.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:37:19.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:37:21.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:37:24.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:37:26.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:28.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:30.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:32.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:35.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:37.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:39.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:41.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:43.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:45.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:37:46.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:37:48.791] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367583232
[15:37:48.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:37:48.866] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:37:48.866] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[15:37:48.876] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:37:48.876] <TB2>     INFO:     run 1 of 1
[15:37:48.877] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:37:49.220] <TB2>     INFO: Expecting 3556800 events.
[15:38:38.051] <TB2>     INFO: 1236325 events read in total (48116ms).
[15:39:25.842] <TB2>     INFO: 2451330 events read in total (95907ms).
[15:40:08.938] <TB2>     INFO: 3556800 events read in total (139004ms).
[15:40:08.978] <TB2>     INFO: Test took 140101ms.
[15:40:09.063] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:09.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:40:10.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:40:12.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:40:14.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:40:16.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:40:17.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:40:19.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:40:21.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:40:22.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:40:24.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:40:26.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:40:28.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:40:29.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:40:31.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:40:33.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:40:34.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:40:36.669] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367583232
[15:40:36.670] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:40:36.744] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:40:36.744] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[15:40:36.754] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:40:36.754] <TB2>     INFO:     run 1 of 1
[15:40:36.754] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:40:37.098] <TB2>     INFO: Expecting 3286400 events.
[15:41:28.635] <TB2>     INFO: 1303275 events read in total (50823ms).
[15:42:18.047] <TB2>     INFO: 2575735 events read in total (100235ms).
[15:42:45.919] <TB2>     INFO: 3286400 events read in total (128108ms).
[15:42:45.958] <TB2>     INFO: Test took 129204ms.
[15:42:46.028] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:42:46.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:42:47.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:42:49.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:42:50.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:42:52.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:42:54.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:42:55.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:42:57.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:42:58.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:43:00.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:43:02.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:43:03.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:43:05.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:43:06.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:43:08.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:43:10.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:43:11.823] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308371456
[15:43:11.823] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:43:11.900] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:43:11.900] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[15:43:11.911] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:43:11.911] <TB2>     INFO:     run 1 of 1
[15:43:11.911] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:43:12.263] <TB2>     INFO: Expecting 3307200 events.
[15:44:02.642] <TB2>     INFO: 1296485 events read in total (49664ms).
[15:44:51.647] <TB2>     INFO: 2563355 events read in total (98669ms).
[15:45:20.298] <TB2>     INFO: 3307200 events read in total (127320ms).
[15:45:20.335] <TB2>     INFO: Test took 128424ms.
[15:45:20.408] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:45:20.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:45:22.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:45:23.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:45:25.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:45:27.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:45:28.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:45:30.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:45:32.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:45:33.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:45:35.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:45:37.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:45:38.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:45:40.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:45:42.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:45:44.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:45:45.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:45:47.446] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308371456
[15:45:47.447] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:45:47.522] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:45:47.522] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[15:45:47.533] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:45:47.533] <TB2>     INFO:     run 1 of 1
[15:45:47.534] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:45:47.878] <TB2>     INFO: Expecting 3328000 events.
[15:46:38.253] <TB2>     INFO: 1289585 events read in total (49660ms).
[15:47:27.283] <TB2>     INFO: 2550725 events read in total (98690ms).
[15:47:57.860] <TB2>     INFO: 3328000 events read in total (129267ms).
[15:47:57.893] <TB2>     INFO: Test took 130359ms.
[15:47:57.965] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:47:58.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:47:59.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:48:01.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:48:03.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:48:04.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:48:06.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:48:08.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:48:09.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:48:11.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:48:13.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:48:14.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:48:16.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:48:18.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:48:19.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:48:21.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:48:23.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:48:24.983] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352952320
[15:48:24.984] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.42136, thr difference RMS: 1.37477
[15:48:24.985] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.1954, thr difference RMS: 1.51907
[15:48:24.985] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.1631, thr difference RMS: 1.28828
[15:48:24.985] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.96221, thr difference RMS: 1.69006
[15:48:24.986] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.0866, thr difference RMS: 1.2661
[15:48:24.986] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.0818, thr difference RMS: 1.26473
[15:48:24.986] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.82895, thr difference RMS: 1.59151
[15:48:24.986] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 12.1285, thr difference RMS: 1.33466
[15:48:24.986] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.713, thr difference RMS: 1.66052
[15:48:24.987] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.89044, thr difference RMS: 1.6153
[15:48:24.987] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.95291, thr difference RMS: 1.45064
[15:48:24.987] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.4866, thr difference RMS: 1.21942
[15:48:24.987] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.1821, thr difference RMS: 1.78357
[15:48:24.987] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.0639, thr difference RMS: 1.45829
[15:48:24.988] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.06277, thr difference RMS: 1.51234
[15:48:24.988] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.69582, thr difference RMS: 1.4779
[15:48:24.988] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.32402, thr difference RMS: 1.35878
[15:48:24.988] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.1832, thr difference RMS: 1.5315
[15:48:24.989] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.1974, thr difference RMS: 1.26897
[15:48:24.989] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.88606, thr difference RMS: 1.6589
[15:48:24.989] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.2197, thr difference RMS: 1.25698
[15:48:24.989] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.0461, thr difference RMS: 1.26037
[15:48:24.989] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.71952, thr difference RMS: 1.57577
[15:48:24.990] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 12.2733, thr difference RMS: 1.31785
[15:48:24.990] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.6335, thr difference RMS: 1.67716
[15:48:24.990] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.0088, thr difference RMS: 1.59926
[15:48:24.990] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.78848, thr difference RMS: 1.42311
[15:48:24.990] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.3906, thr difference RMS: 1.21492
[15:48:24.991] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.2924, thr difference RMS: 1.78078
[15:48:24.991] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.1739, thr difference RMS: 1.4439
[15:48:24.991] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.03654, thr difference RMS: 1.5195
[15:48:24.991] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.62661, thr difference RMS: 1.47744
[15:48:24.991] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.31773, thr difference RMS: 1.36727
[15:48:24.992] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.2241, thr difference RMS: 1.53898
[15:48:24.992] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.3749, thr difference RMS: 1.26194
[15:48:24.992] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.8968, thr difference RMS: 1.65745
[15:48:24.992] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.3629, thr difference RMS: 1.22879
[15:48:24.993] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.154, thr difference RMS: 1.25268
[15:48:24.993] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.61511, thr difference RMS: 1.55119
[15:48:24.993] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 12.5491, thr difference RMS: 1.31598
[15:48:24.993] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.7769, thr difference RMS: 1.67608
[15:48:24.993] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.17112, thr difference RMS: 1.59571
[15:48:24.994] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.79877, thr difference RMS: 1.41258
[15:48:24.994] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.4649, thr difference RMS: 1.21626
[15:48:24.994] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.4439, thr difference RMS: 1.77439
[15:48:24.994] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.3952, thr difference RMS: 1.43949
[15:48:24.994] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.14158, thr difference RMS: 1.49179
[15:48:24.995] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.5408, thr difference RMS: 1.47628
[15:48:24.995] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.30196, thr difference RMS: 1.37663
[15:48:24.995] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.2987, thr difference RMS: 1.54566
[15:48:24.995] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.5431, thr difference RMS: 1.26914
[15:48:24.996] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.87854, thr difference RMS: 1.66958
[15:48:24.996] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.556, thr difference RMS: 1.22089
[15:48:24.996] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.2217, thr difference RMS: 1.24014
[15:48:24.996] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.59248, thr difference RMS: 1.56385
[15:48:24.996] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 12.8727, thr difference RMS: 1.32583
[15:48:24.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.9998, thr difference RMS: 1.62838
[15:48:24.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.34829, thr difference RMS: 1.57568
[15:48:24.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.76478, thr difference RMS: 1.42575
[15:48:24.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.5504, thr difference RMS: 1.19239
[15:48:24.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.6085, thr difference RMS: 1.76643
[15:48:24.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.5125, thr difference RMS: 1.43454
[15:48:24.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.25109, thr difference RMS: 1.46575
[15:48:24.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.64827, thr difference RMS: 1.49201
[15:48:25.116] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:48:25.120] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2126 seconds
[15:48:25.120] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:48:25.861] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:48:25.861] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:48:25.867] <TB2>     INFO: ######################################################################
[15:48:25.867] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:48:25.867] <TB2>     INFO: ######################################################################
[15:48:25.867] <TB2>     INFO:    ----------------------------------------------------------------------
[15:48:25.867] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:48:25.867] <TB2>     INFO:    ----------------------------------------------------------------------
[15:48:25.867] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:48:25.881] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:48:25.881] <TB2>     INFO:     run 1 of 1
[15:48:25.881] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:48:26.236] <TB2>     INFO: Expecting 59072000 events.
[15:48:55.093] <TB2>     INFO: 1072800 events read in total (28142ms).
[15:49:23.959] <TB2>     INFO: 2141000 events read in total (57008ms).
[15:49:52.341] <TB2>     INFO: 3210000 events read in total (85390ms).
[15:50:21.079] <TB2>     INFO: 4282600 events read in total (114128ms).
[15:50:49.872] <TB2>     INFO: 5351400 events read in total (142921ms).
[15:51:18.345] <TB2>     INFO: 6421400 events read in total (171394ms).
[15:51:46.972] <TB2>     INFO: 7491800 events read in total (200021ms).
[15:52:15.774] <TB2>     INFO: 8560400 events read in total (228823ms).
[15:52:44.635] <TB2>     INFO: 9630400 events read in total (257684ms).
[15:53:13.510] <TB2>     INFO: 10701600 events read in total (286559ms).
[15:53:42.438] <TB2>     INFO: 11770200 events read in total (315487ms).
[15:54:11.303] <TB2>     INFO: 12840600 events read in total (344352ms).
[15:54:40.103] <TB2>     INFO: 13910800 events read in total (373152ms).
[15:55:09.119] <TB2>     INFO: 14979600 events read in total (402168ms).
[15:55:38.051] <TB2>     INFO: 16051600 events read in total (431100ms).
[15:56:07.011] <TB2>     INFO: 17121200 events read in total (460060ms).
[15:56:36.054] <TB2>     INFO: 18189200 events read in total (489103ms).
[15:57:05.047] <TB2>     INFO: 19259600 events read in total (518096ms).
[15:57:34.082] <TB2>     INFO: 20330000 events read in total (547131ms).
[15:58:03.056] <TB2>     INFO: 21398800 events read in total (576105ms).
[15:58:32.245] <TB2>     INFO: 22471400 events read in total (605294ms).
[15:59:01.143] <TB2>     INFO: 23540000 events read in total (634192ms).
[15:59:30.358] <TB2>     INFO: 24608400 events read in total (663407ms).
[15:59:59.410] <TB2>     INFO: 25681200 events read in total (692459ms).
[16:00:28.469] <TB2>     INFO: 26749600 events read in total (721518ms).
[16:00:57.456] <TB2>     INFO: 27817800 events read in total (750505ms).
[16:01:26.435] <TB2>     INFO: 28889400 events read in total (779484ms).
[16:01:55.470] <TB2>     INFO: 29958600 events read in total (808519ms).
[16:02:24.461] <TB2>     INFO: 31027000 events read in total (837510ms).
[16:02:53.501] <TB2>     INFO: 32099000 events read in total (866550ms).
[16:03:22.514] <TB2>     INFO: 33167000 events read in total (895563ms).
[16:03:51.491] <TB2>     INFO: 34235200 events read in total (924540ms).
[16:04:20.427] <TB2>     INFO: 35305600 events read in total (953476ms).
[16:04:49.359] <TB2>     INFO: 36375600 events read in total (982408ms).
[16:05:18.350] <TB2>     INFO: 37443800 events read in total (1011399ms).
[16:05:47.268] <TB2>     INFO: 38513600 events read in total (1040317ms).
[16:06:16.320] <TB2>     INFO: 39583800 events read in total (1069369ms).
[16:06:45.292] <TB2>     INFO: 40652200 events read in total (1098341ms).
[16:07:14.153] <TB2>     INFO: 41721400 events read in total (1127202ms).
[16:07:43.208] <TB2>     INFO: 42792400 events read in total (1156257ms).
[16:08:12.125] <TB2>     INFO: 43860400 events read in total (1185174ms).
[16:08:40.956] <TB2>     INFO: 44928400 events read in total (1214005ms).
[16:09:09.885] <TB2>     INFO: 45998800 events read in total (1242934ms).
[16:09:38.959] <TB2>     INFO: 47068000 events read in total (1272008ms).
[16:10:07.838] <TB2>     INFO: 48136000 events read in total (1300887ms).
[16:10:36.708] <TB2>     INFO: 49205400 events read in total (1329757ms).
[16:11:05.588] <TB2>     INFO: 50275800 events read in total (1358637ms).
[16:11:34.585] <TB2>     INFO: 51344000 events read in total (1387634ms).
[16:12:03.484] <TB2>     INFO: 52411000 events read in total (1416533ms).
[16:12:32.767] <TB2>     INFO: 53480800 events read in total (1445816ms).
[16:13:01.504] <TB2>     INFO: 54551400 events read in total (1474553ms).
[16:13:30.060] <TB2>     INFO: 55620000 events read in total (1503109ms).
[16:13:58.570] <TB2>     INFO: 56689800 events read in total (1531619ms).
[16:14:27.275] <TB2>     INFO: 57760000 events read in total (1560324ms).
[16:14:55.761] <TB2>     INFO: 58828200 events read in total (1588810ms).
[16:15:02.587] <TB2>     INFO: 59072000 events read in total (1595636ms).
[16:15:02.609] <TB2>     INFO: Test took 1596727ms.
[16:15:02.672] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:02.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:15:02.801] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:03.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:15:03.976] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:05.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:15:05.137] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:06.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:15:06.311] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:07.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:15:07.472] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:08.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:15:08.643] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:09.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:15:09.784] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:10.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:15:10.969] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:12.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:15:12.142] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:13.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:15:13.324] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:14.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:15:14.499] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:15.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:15:15.674] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:16.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:15:16.843] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:18.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:15:18.016] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:19.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:15:19.180] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:20.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:15:20.365] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:15:21.523] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 449961984
[16:15:21.559] <TB2>     INFO: PixTestScurves::scurves() done 
[16:15:21.559] <TB2>     INFO: Vcal mean:  35.08  35.08  35.08  35.08  35.15  35.10  34.99  35.05  35.11  35.09  35.07  35.14  35.05  35.08  35.09  35.16 
[16:15:21.560] <TB2>     INFO: Vcal RMS:    0.76   0.76   0.77   0.75   0.72   0.71   0.69   0.73   0.70   0.70   0.80   0.75   0.70   0.70   0.69   0.91 
[16:15:21.560] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:15:21.634] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:15:21.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:15:21.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:15:21.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:15:21.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:15:21.634] <TB2>     INFO: ######################################################################
[16:15:21.634] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:15:21.634] <TB2>     INFO: ######################################################################
[16:15:21.639] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:15:21.985] <TB2>     INFO: Expecting 41600 events.
[16:15:26.054] <TB2>     INFO: 41600 events read in total (3349ms).
[16:15:26.054] <TB2>     INFO: Test took 4415ms.
[16:15:26.062] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:26.062] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:15:26.062] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:15:26.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 14, 78] has eff 0/10
[16:15:26.068] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 14, 78]
[16:15:26.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[16:15:26.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:15:26.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:15:26.071] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:15:26.410] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:15:26.753] <TB2>     INFO: Expecting 41600 events.
[16:15:30.885] <TB2>     INFO: 41600 events read in total (3416ms).
[16:15:30.886] <TB2>     INFO: Test took 4475ms.
[16:15:30.894] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:30.894] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:15:30.894] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:15:30.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.445
[16:15:30.898] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 178
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.109
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,34] phvalue 174
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.75
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 192
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.101
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 186
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.185
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.014
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.057
[16:15:30.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.98
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 192
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.852
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 188
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.864
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.136
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.458
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.175
[16:15:30.900] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 192
[16:15:30.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.657
[16:15:30.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[16:15:30.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.508
[16:15:30.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 198
[16:15:30.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.91
[16:15:30.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[16:15:30.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:15:30.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:15:30.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:15:30.985] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:15:31.336] <TB2>     INFO: Expecting 41600 events.
[16:15:35.480] <TB2>     INFO: 41600 events read in total (3429ms).
[16:15:35.481] <TB2>     INFO: Test took 4496ms.
[16:15:35.489] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:35.489] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:15:35.489] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:15:35.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:15:35.493] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 4
[16:15:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6358
[16:15:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 73
[16:15:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0672
[16:15:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 72
[16:15:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4602
[16:15:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,6] phvalue 81
[16:15:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9493
[16:15:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 81
[16:15:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.5638
[16:15:35.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 61
[16:15:35.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7262
[16:15:35.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 69
[16:15:35.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.2198
[16:15:35.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 82
[16:15:35.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.6285
[16:15:35.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 92
[16:15:35.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.7967
[16:15:35.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 87
[16:15:35.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1779
[16:15:35.495] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 70
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5189
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 75
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.3793
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 72
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8708
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 77
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8502
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 81
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 103.714
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 104
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9872
[16:15:35.496] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[16:15:35.501] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[16:15:35.901] <TB2>     INFO: Expecting 2560 events.
[16:15:36.858] <TB2>     INFO: 2560 events read in total (242ms).
[16:15:36.859] <TB2>     INFO: Test took 1358ms.
[16:15:36.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:36.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 1 1
[16:15:37.367] <TB2>     INFO: Expecting 2560 events.
[16:15:38.325] <TB2>     INFO: 2560 events read in total (243ms).
[16:15:38.326] <TB2>     INFO: Test took 1464ms.
[16:15:38.326] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:38.326] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 6, 2 2
[16:15:38.835] <TB2>     INFO: Expecting 2560 events.
[16:15:39.793] <TB2>     INFO: 2560 events read in total (244ms).
[16:15:39.793] <TB2>     INFO: Test took 1467ms.
[16:15:39.794] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:39.794] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 3 3
[16:15:40.301] <TB2>     INFO: Expecting 2560 events.
[16:15:41.259] <TB2>     INFO: 2560 events read in total (243ms).
[16:15:41.260] <TB2>     INFO: Test took 1466ms.
[16:15:41.260] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:41.260] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 4 4
[16:15:41.767] <TB2>     INFO: Expecting 2560 events.
[16:15:42.724] <TB2>     INFO: 2560 events read in total (242ms).
[16:15:42.724] <TB2>     INFO: Test took 1464ms.
[16:15:42.724] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:42.724] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 5 5
[16:15:43.232] <TB2>     INFO: Expecting 2560 events.
[16:15:44.189] <TB2>     INFO: 2560 events read in total (242ms).
[16:15:44.189] <TB2>     INFO: Test took 1465ms.
[16:15:44.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:44.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 6 6
[16:15:44.697] <TB2>     INFO: Expecting 2560 events.
[16:15:45.654] <TB2>     INFO: 2560 events read in total (242ms).
[16:15:45.654] <TB2>     INFO: Test took 1465ms.
[16:15:45.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:45.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[16:15:46.162] <TB2>     INFO: Expecting 2560 events.
[16:15:47.119] <TB2>     INFO: 2560 events read in total (242ms).
[16:15:47.120] <TB2>     INFO: Test took 1465ms.
[16:15:47.120] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:47.120] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[16:15:47.627] <TB2>     INFO: Expecting 2560 events.
[16:15:48.585] <TB2>     INFO: 2560 events read in total (243ms).
[16:15:48.585] <TB2>     INFO: Test took 1465ms.
[16:15:48.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:48.586] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 9 9
[16:15:49.093] <TB2>     INFO: Expecting 2560 events.
[16:15:50.050] <TB2>     INFO: 2560 events read in total (242ms).
[16:15:50.051] <TB2>     INFO: Test took 1465ms.
[16:15:50.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:50.051] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 10 10
[16:15:50.558] <TB2>     INFO: Expecting 2560 events.
[16:15:51.516] <TB2>     INFO: 2560 events read in total (243ms).
[16:15:51.517] <TB2>     INFO: Test took 1466ms.
[16:15:51.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:51.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 11 11
[16:15:52.025] <TB2>     INFO: Expecting 2560 events.
[16:15:52.983] <TB2>     INFO: 2560 events read in total (243ms).
[16:15:52.983] <TB2>     INFO: Test took 1465ms.
[16:15:52.984] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:52.984] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 12 12
[16:15:53.491] <TB2>     INFO: Expecting 2560 events.
[16:15:54.450] <TB2>     INFO: 2560 events read in total (244ms).
[16:15:54.451] <TB2>     INFO: Test took 1467ms.
[16:15:54.451] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:54.451] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 13 13
[16:15:54.958] <TB2>     INFO: Expecting 2560 events.
[16:15:55.918] <TB2>     INFO: 2560 events read in total (245ms).
[16:15:55.918] <TB2>     INFO: Test took 1467ms.
[16:15:55.918] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:55.918] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[16:15:56.426] <TB2>     INFO: Expecting 2560 events.
[16:15:57.384] <TB2>     INFO: 2560 events read in total (243ms).
[16:15:57.384] <TB2>     INFO: Test took 1465ms.
[16:15:57.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:57.384] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[16:15:57.891] <TB2>     INFO: Expecting 2560 events.
[16:15:58.849] <TB2>     INFO: 2560 events read in total (243ms).
[16:15:58.849] <TB2>     INFO: Test took 1465ms.
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:15:58.850] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:15:58.855] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:15:59.359] <TB2>     INFO: Expecting 655360 events.
[16:16:11.230] <TB2>     INFO: 655360 events read in total (11156ms).
[16:16:11.241] <TB2>     INFO: Expecting 655360 events.
[16:16:22.922] <TB2>     INFO: 655360 events read in total (11120ms).
[16:16:22.942] <TB2>     INFO: Expecting 655360 events.
[16:16:34.599] <TB2>     INFO: 655360 events read in total (11105ms).
[16:16:34.619] <TB2>     INFO: Expecting 655360 events.
[16:16:46.238] <TB2>     INFO: 655360 events read in total (11065ms).
[16:16:46.262] <TB2>     INFO: Expecting 655360 events.
[16:16:57.869] <TB2>     INFO: 655360 events read in total (11063ms).
[16:16:57.899] <TB2>     INFO: Expecting 655360 events.
[16:17:09.596] <TB2>     INFO: 655360 events read in total (11153ms).
[16:17:09.629] <TB2>     INFO: Expecting 655360 events.
[16:17:21.332] <TB2>     INFO: 655360 events read in total (11163ms).
[16:17:21.370] <TB2>     INFO: Expecting 655360 events.
[16:17:33.018] <TB2>     INFO: 655360 events read in total (11120ms).
[16:17:33.059] <TB2>     INFO: Expecting 655360 events.
[16:17:44.682] <TB2>     INFO: 655360 events read in total (11090ms).
[16:17:44.728] <TB2>     INFO: Expecting 655360 events.
[16:17:56.357] <TB2>     INFO: 655360 events read in total (11102ms).
[16:17:56.406] <TB2>     INFO: Expecting 655360 events.
[16:18:08.092] <TB2>     INFO: 655360 events read in total (11159ms).
[16:18:08.146] <TB2>     INFO: Expecting 655360 events.
[16:18:19.857] <TB2>     INFO: 655360 events read in total (11184ms).
[16:18:19.915] <TB2>     INFO: Expecting 655360 events.
[16:18:31.641] <TB2>     INFO: 655360 events read in total (11199ms).
[16:18:31.703] <TB2>     INFO: Expecting 655360 events.
[16:18:43.377] <TB2>     INFO: 655360 events read in total (11148ms).
[16:18:43.442] <TB2>     INFO: Expecting 655360 events.
[16:18:55.049] <TB2>     INFO: 655360 events read in total (11081ms).
[16:18:55.121] <TB2>     INFO: Expecting 655360 events.
[16:19:06.817] <TB2>     INFO: 655360 events read in total (11170ms).
[16:19:06.894] <TB2>     INFO: Test took 188039ms.
[16:19:06.992] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:19:07.299] <TB2>     INFO: Expecting 655360 events.
[16:19:18.986] <TB2>     INFO: 655360 events read in total (10972ms).
[16:19:18.997] <TB2>     INFO: Expecting 655360 events.
[16:19:30.556] <TB2>     INFO: 655360 events read in total (10995ms).
[16:19:30.571] <TB2>     INFO: Expecting 655360 events.
[16:19:42.212] <TB2>     INFO: 655360 events read in total (11079ms).
[16:19:42.231] <TB2>     INFO: Expecting 655360 events.
[16:19:53.917] <TB2>     INFO: 655360 events read in total (11131ms).
[16:19:53.942] <TB2>     INFO: Expecting 655360 events.
[16:20:05.569] <TB2>     INFO: 655360 events read in total (11081ms).
[16:20:05.599] <TB2>     INFO: Expecting 655360 events.
[16:20:17.259] <TB2>     INFO: 655360 events read in total (11123ms).
[16:20:17.291] <TB2>     INFO: Expecting 655360 events.
[16:20:28.934] <TB2>     INFO: 655360 events read in total (11103ms).
[16:20:28.972] <TB2>     INFO: Expecting 655360 events.
[16:20:40.588] <TB2>     INFO: 655360 events read in total (11086ms).
[16:20:40.631] <TB2>     INFO: Expecting 655360 events.
[16:20:52.328] <TB2>     INFO: 655360 events read in total (11165ms).
[16:20:52.374] <TB2>     INFO: Expecting 655360 events.
[16:21:03.998] <TB2>     INFO: 655360 events read in total (11097ms).
[16:21:04.048] <TB2>     INFO: Expecting 655360 events.
[16:21:15.816] <TB2>     INFO: 655360 events read in total (11242ms).
[16:21:15.871] <TB2>     INFO: Expecting 655360 events.
[16:21:27.528] <TB2>     INFO: 655360 events read in total (11131ms).
[16:21:27.585] <TB2>     INFO: Expecting 655360 events.
[16:21:39.268] <TB2>     INFO: 655360 events read in total (11157ms).
[16:21:39.331] <TB2>     INFO: Expecting 655360 events.
[16:21:51.006] <TB2>     INFO: 655360 events read in total (11149ms).
[16:21:51.076] <TB2>     INFO: Expecting 655360 events.
[16:22:02.750] <TB2>     INFO: 655360 events read in total (11147ms).
[16:22:02.825] <TB2>     INFO: Expecting 655360 events.
[16:22:14.614] <TB2>     INFO: 655360 events read in total (11263ms).
[16:22:14.691] <TB2>     INFO: Test took 187699ms.
[16:22:14.869] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:22:14.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:22:14.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:22:14.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:22:14.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:22:14.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:22:14.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:22:14.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:22:14.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.873] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:22:14.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:22:14.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:22:14.874] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:22:14.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:22:14.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:22:14.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:22:14.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:22:14.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:22:14.877] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.885] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.894] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.902] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.910] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.917] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.925] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.932] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.939] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.947] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.954] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.962] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.969] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.977] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.984] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.992] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:22:14.999] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:22:15.029] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C0.dat
[16:22:15.030] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C1.dat
[16:22:15.030] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C2.dat
[16:22:15.030] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C3.dat
[16:22:15.030] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C4.dat
[16:22:15.030] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C5.dat
[16:22:15.030] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C6.dat
[16:22:15.030] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C7.dat
[16:22:15.031] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C8.dat
[16:22:15.031] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C9.dat
[16:22:15.031] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C10.dat
[16:22:15.031] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C11.dat
[16:22:15.031] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C12.dat
[16:22:15.031] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C13.dat
[16:22:15.031] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C14.dat
[16:22:15.031] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C15.dat
[16:22:15.380] <TB2>     INFO: Expecting 41600 events.
[16:22:19.212] <TB2>     INFO: 41600 events read in total (3117ms).
[16:22:19.213] <TB2>     INFO: Test took 4176ms.
[16:22:19.865] <TB2>     INFO: Expecting 41600 events.
[16:22:23.699] <TB2>     INFO: 41600 events read in total (3119ms).
[16:22:23.700] <TB2>     INFO: Test took 4185ms.
[16:22:24.355] <TB2>     INFO: Expecting 41600 events.
[16:22:28.205] <TB2>     INFO: 41600 events read in total (3134ms).
[16:22:28.206] <TB2>     INFO: Test took 4202ms.
[16:22:28.507] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:28.638] <TB2>     INFO: Expecting 2560 events.
[16:22:29.597] <TB2>     INFO: 2560 events read in total (244ms).
[16:22:29.597] <TB2>     INFO: Test took 1090ms.
[16:22:29.601] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:30.106] <TB2>     INFO: Expecting 2560 events.
[16:22:31.065] <TB2>     INFO: 2560 events read in total (244ms).
[16:22:31.066] <TB2>     INFO: Test took 1465ms.
[16:22:31.068] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:31.574] <TB2>     INFO: Expecting 2560 events.
[16:22:32.533] <TB2>     INFO: 2560 events read in total (244ms).
[16:22:32.533] <TB2>     INFO: Test took 1465ms.
[16:22:32.538] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:33.042] <TB2>     INFO: Expecting 2560 events.
[16:22:33.998] <TB2>     INFO: 2560 events read in total (242ms).
[16:22:33.999] <TB2>     INFO: Test took 1462ms.
[16:22:33.001] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:34.507] <TB2>     INFO: Expecting 2560 events.
[16:22:35.467] <TB2>     INFO: 2560 events read in total (245ms).
[16:22:35.468] <TB2>     INFO: Test took 1467ms.
[16:22:35.470] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:35.976] <TB2>     INFO: Expecting 2560 events.
[16:22:36.934] <TB2>     INFO: 2560 events read in total (244ms).
[16:22:36.934] <TB2>     INFO: Test took 1464ms.
[16:22:36.936] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:37.442] <TB2>     INFO: Expecting 2560 events.
[16:22:38.402] <TB2>     INFO: 2560 events read in total (245ms).
[16:22:38.403] <TB2>     INFO: Test took 1467ms.
[16:22:38.407] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:38.911] <TB2>     INFO: Expecting 2560 events.
[16:22:39.870] <TB2>     INFO: 2560 events read in total (244ms).
[16:22:39.870] <TB2>     INFO: Test took 1463ms.
[16:22:39.874] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:40.379] <TB2>     INFO: Expecting 2560 events.
[16:22:41.337] <TB2>     INFO: 2560 events read in total (243ms).
[16:22:41.337] <TB2>     INFO: Test took 1463ms.
[16:22:41.341] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:41.845] <TB2>     INFO: Expecting 2560 events.
[16:22:42.803] <TB2>     INFO: 2560 events read in total (243ms).
[16:22:42.804] <TB2>     INFO: Test took 1463ms.
[16:22:42.806] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:43.312] <TB2>     INFO: Expecting 2560 events.
[16:22:44.270] <TB2>     INFO: 2560 events read in total (243ms).
[16:22:44.270] <TB2>     INFO: Test took 1464ms.
[16:22:44.274] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:44.779] <TB2>     INFO: Expecting 2560 events.
[16:22:45.737] <TB2>     INFO: 2560 events read in total (244ms).
[16:22:45.738] <TB2>     INFO: Test took 1464ms.
[16:22:45.740] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:46.246] <TB2>     INFO: Expecting 2560 events.
[16:22:47.205] <TB2>     INFO: 2560 events read in total (244ms).
[16:22:47.206] <TB2>     INFO: Test took 1466ms.
[16:22:47.207] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:47.714] <TB2>     INFO: Expecting 2560 events.
[16:22:48.672] <TB2>     INFO: 2560 events read in total (243ms).
[16:22:48.673] <TB2>     INFO: Test took 1466ms.
[16:22:48.677] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:49.181] <TB2>     INFO: Expecting 2560 events.
[16:22:50.139] <TB2>     INFO: 2560 events read in total (243ms).
[16:22:50.140] <TB2>     INFO: Test took 1463ms.
[16:22:50.142] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:50.653] <TB2>     INFO: Expecting 2560 events.
[16:22:51.612] <TB2>     INFO: 2560 events read in total (245ms).
[16:22:51.613] <TB2>     INFO: Test took 1471ms.
[16:22:51.616] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:52.122] <TB2>     INFO: Expecting 2560 events.
[16:22:53.079] <TB2>     INFO: 2560 events read in total (242ms).
[16:22:53.080] <TB2>     INFO: Test took 1464ms.
[16:22:53.082] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:53.588] <TB2>     INFO: Expecting 2560 events.
[16:22:54.547] <TB2>     INFO: 2560 events read in total (244ms).
[16:22:54.548] <TB2>     INFO: Test took 1466ms.
[16:22:54.550] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:55.056] <TB2>     INFO: Expecting 2560 events.
[16:22:56.020] <TB2>     INFO: 2560 events read in total (249ms).
[16:22:56.020] <TB2>     INFO: Test took 1470ms.
[16:22:56.022] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:56.528] <TB2>     INFO: Expecting 2560 events.
[16:22:57.485] <TB2>     INFO: 2560 events read in total (242ms).
[16:22:57.485] <TB2>     INFO: Test took 1463ms.
[16:22:57.487] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:57.994] <TB2>     INFO: Expecting 2560 events.
[16:22:58.950] <TB2>     INFO: 2560 events read in total (242ms).
[16:22:58.950] <TB2>     INFO: Test took 1463ms.
[16:22:58.952] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:22:59.461] <TB2>     INFO: Expecting 2560 events.
[16:23:00.420] <TB2>     INFO: 2560 events read in total (244ms).
[16:23:00.420] <TB2>     INFO: Test took 1468ms.
[16:23:00.422] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:00.929] <TB2>     INFO: Expecting 2560 events.
[16:23:01.889] <TB2>     INFO: 2560 events read in total (245ms).
[16:23:01.889] <TB2>     INFO: Test took 1467ms.
[16:23:01.891] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:02.399] <TB2>     INFO: Expecting 2560 events.
[16:23:03.356] <TB2>     INFO: 2560 events read in total (242ms).
[16:23:03.356] <TB2>     INFO: Test took 1465ms.
[16:23:03.360] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:03.864] <TB2>     INFO: Expecting 2560 events.
[16:23:04.822] <TB2>     INFO: 2560 events read in total (243ms).
[16:23:04.822] <TB2>     INFO: Test took 1462ms.
[16:23:04.824] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:05.333] <TB2>     INFO: Expecting 2560 events.
[16:23:06.290] <TB2>     INFO: 2560 events read in total (242ms).
[16:23:06.291] <TB2>     INFO: Test took 1468ms.
[16:23:06.293] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:06.802] <TB2>     INFO: Expecting 2560 events.
[16:23:07.758] <TB2>     INFO: 2560 events read in total (241ms).
[16:23:07.759] <TB2>     INFO: Test took 1467ms.
[16:23:07.763] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:08.268] <TB2>     INFO: Expecting 2560 events.
[16:23:09.224] <TB2>     INFO: 2560 events read in total (242ms).
[16:23:09.224] <TB2>     INFO: Test took 1461ms.
[16:23:09.226] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:09.733] <TB2>     INFO: Expecting 2560 events.
[16:23:10.692] <TB2>     INFO: 2560 events read in total (244ms).
[16:23:10.692] <TB2>     INFO: Test took 1466ms.
[16:23:10.694] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:11.200] <TB2>     INFO: Expecting 2560 events.
[16:23:12.158] <TB2>     INFO: 2560 events read in total (242ms).
[16:23:12.159] <TB2>     INFO: Test took 1465ms.
[16:23:12.163] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:12.667] <TB2>     INFO: Expecting 2560 events.
[16:23:13.625] <TB2>     INFO: 2560 events read in total (243ms).
[16:23:13.626] <TB2>     INFO: Test took 1464ms.
[16:23:13.628] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:23:14.134] <TB2>     INFO: Expecting 2560 events.
[16:23:15.093] <TB2>     INFO: 2560 events read in total (243ms).
[16:23:15.093] <TB2>     INFO: Test took 1465ms.
[16:23:16.117] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[16:23:16.117] <TB2>     INFO: PH scale (per ROC):    70  72  78  75  75  75  77  69  76  69  67  68  83  71  76  75
[16:23:16.117] <TB2>     INFO: PH offset (per ROC):  178 178 170 171 187 178 170 163 163 181 177 179 171 173 154 181
[16:23:16.297] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:23:16.300] <TB2>     INFO: ######################################################################
[16:23:16.300] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:23:16.300] <TB2>     INFO: ######################################################################
[16:23:16.300] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:23:16.315] <TB2>     INFO: scanning low vcal = 10
[16:23:16.662] <TB2>     INFO: Expecting 41600 events.
[16:23:20.376] <TB2>     INFO: 41600 events read in total (2999ms).
[16:23:20.376] <TB2>     INFO: Test took 4061ms.
[16:23:20.378] <TB2>     INFO: scanning low vcal = 20
[16:23:20.884] <TB2>     INFO: Expecting 41600 events.
[16:23:24.614] <TB2>     INFO: 41600 events read in total (3015ms).
[16:23:24.614] <TB2>     INFO: Test took 4236ms.
[16:23:24.616] <TB2>     INFO: scanning low vcal = 30
[16:23:25.123] <TB2>     INFO: Expecting 41600 events.
[16:23:28.850] <TB2>     INFO: 41600 events read in total (3012ms).
[16:23:28.851] <TB2>     INFO: Test took 4233ms.
[16:23:28.861] <TB2>     INFO: scanning low vcal = 40
[16:23:29.355] <TB2>     INFO: Expecting 41600 events.
[16:23:33.611] <TB2>     INFO: 41600 events read in total (3541ms).
[16:23:33.612] <TB2>     INFO: Test took 4751ms.
[16:23:33.616] <TB2>     INFO: scanning low vcal = 50
[16:23:34.029] <TB2>     INFO: Expecting 41600 events.
[16:23:38.281] <TB2>     INFO: 41600 events read in total (3537ms).
[16:23:38.282] <TB2>     INFO: Test took 4666ms.
[16:23:38.286] <TB2>     INFO: scanning low vcal = 60
[16:23:38.703] <TB2>     INFO: Expecting 41600 events.
[16:23:42.965] <TB2>     INFO: 41600 events read in total (3547ms).
[16:23:42.966] <TB2>     INFO: Test took 4680ms.
[16:23:42.970] <TB2>     INFO: scanning low vcal = 70
[16:23:43.386] <TB2>     INFO: Expecting 41600 events.
[16:23:47.624] <TB2>     INFO: 41600 events read in total (3524ms).
[16:23:47.624] <TB2>     INFO: Test took 4654ms.
[16:23:47.627] <TB2>     INFO: scanning low vcal = 80
[16:23:48.044] <TB2>     INFO: Expecting 41600 events.
[16:23:52.322] <TB2>     INFO: 41600 events read in total (3563ms).
[16:23:52.323] <TB2>     INFO: Test took 4696ms.
[16:23:52.326] <TB2>     INFO: scanning low vcal = 90
[16:23:52.744] <TB2>     INFO: Expecting 41600 events.
[16:23:56.004] <TB2>     INFO: 41600 events read in total (3545ms).
[16:23:57.005] <TB2>     INFO: Test took 4679ms.
[16:23:57.009] <TB2>     INFO: scanning low vcal = 100
[16:23:57.421] <TB2>     INFO: Expecting 41600 events.
[16:24:01.821] <TB2>     INFO: 41600 events read in total (3685ms).
[16:24:01.822] <TB2>     INFO: Test took 4813ms.
[16:24:01.825] <TB2>     INFO: scanning low vcal = 110
[16:24:02.243] <TB2>     INFO: Expecting 41600 events.
[16:24:06.501] <TB2>     INFO: 41600 events read in total (3543ms).
[16:24:06.501] <TB2>     INFO: Test took 4676ms.
[16:24:06.505] <TB2>     INFO: scanning low vcal = 120
[16:24:06.924] <TB2>     INFO: Expecting 41600 events.
[16:24:11.204] <TB2>     INFO: 41600 events read in total (3565ms).
[16:24:11.205] <TB2>     INFO: Test took 4700ms.
[16:24:11.212] <TB2>     INFO: scanning low vcal = 130
[16:24:11.624] <TB2>     INFO: Expecting 41600 events.
[16:24:15.892] <TB2>     INFO: 41600 events read in total (3553ms).
[16:24:15.892] <TB2>     INFO: Test took 4680ms.
[16:24:15.896] <TB2>     INFO: scanning low vcal = 140
[16:24:16.311] <TB2>     INFO: Expecting 41600 events.
[16:24:20.585] <TB2>     INFO: 41600 events read in total (3559ms).
[16:24:20.585] <TB2>     INFO: Test took 4689ms.
[16:24:20.588] <TB2>     INFO: scanning low vcal = 150
[16:24:21.008] <TB2>     INFO: Expecting 41600 events.
[16:24:25.287] <TB2>     INFO: 41600 events read in total (3564ms).
[16:24:25.287] <TB2>     INFO: Test took 4699ms.
[16:24:25.292] <TB2>     INFO: scanning low vcal = 160
[16:24:25.705] <TB2>     INFO: Expecting 41600 events.
[16:24:29.988] <TB2>     INFO: 41600 events read in total (3568ms).
[16:24:29.989] <TB2>     INFO: Test took 4697ms.
[16:24:29.992] <TB2>     INFO: scanning low vcal = 170
[16:24:30.411] <TB2>     INFO: Expecting 41600 events.
[16:24:34.668] <TB2>     INFO: 41600 events read in total (3541ms).
[16:24:34.669] <TB2>     INFO: Test took 4677ms.
[16:24:34.674] <TB2>     INFO: scanning low vcal = 180
[16:24:35.090] <TB2>     INFO: Expecting 41600 events.
[16:24:39.360] <TB2>     INFO: 41600 events read in total (3555ms).
[16:24:39.360] <TB2>     INFO: Test took 4686ms.
[16:24:39.363] <TB2>     INFO: scanning low vcal = 190
[16:24:39.780] <TB2>     INFO: Expecting 41600 events.
[16:24:44.036] <TB2>     INFO: 41600 events read in total (3542ms).
[16:24:44.037] <TB2>     INFO: Test took 4674ms.
[16:24:44.041] <TB2>     INFO: scanning low vcal = 200
[16:24:44.458] <TB2>     INFO: Expecting 41600 events.
[16:24:48.725] <TB2>     INFO: 41600 events read in total (3552ms).
[16:24:48.726] <TB2>     INFO: Test took 4685ms.
[16:24:48.729] <TB2>     INFO: scanning low vcal = 210
[16:24:49.143] <TB2>     INFO: Expecting 41600 events.
[16:24:53.405] <TB2>     INFO: 41600 events read in total (3548ms).
[16:24:53.406] <TB2>     INFO: Test took 4677ms.
[16:24:53.409] <TB2>     INFO: scanning low vcal = 220
[16:24:53.829] <TB2>     INFO: Expecting 41600 events.
[16:24:58.080] <TB2>     INFO: 41600 events read in total (3537ms).
[16:24:58.081] <TB2>     INFO: Test took 4672ms.
[16:24:58.084] <TB2>     INFO: scanning low vcal = 230
[16:24:58.501] <TB2>     INFO: Expecting 41600 events.
[16:25:02.811] <TB2>     INFO: 41600 events read in total (3595ms).
[16:25:02.811] <TB2>     INFO: Test took 4727ms.
[16:25:02.814] <TB2>     INFO: scanning low vcal = 240
[16:25:03.233] <TB2>     INFO: Expecting 41600 events.
[16:25:07.480] <TB2>     INFO: 41600 events read in total (3533ms).
[16:25:07.481] <TB2>     INFO: Test took 4667ms.
[16:25:07.485] <TB2>     INFO: scanning low vcal = 250
[16:25:07.904] <TB2>     INFO: Expecting 41600 events.
[16:25:12.215] <TB2>     INFO: 41600 events read in total (3596ms).
[16:25:12.216] <TB2>     INFO: Test took 4729ms.
[16:25:12.222] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:25:12.638] <TB2>     INFO: Expecting 41600 events.
[16:25:16.898] <TB2>     INFO: 41600 events read in total (3545ms).
[16:25:16.899] <TB2>     INFO: Test took 4676ms.
[16:25:16.903] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:25:17.320] <TB2>     INFO: Expecting 41600 events.
[16:25:21.590] <TB2>     INFO: 41600 events read in total (3555ms).
[16:25:21.591] <TB2>     INFO: Test took 4688ms.
[16:25:21.596] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:25:22.009] <TB2>     INFO: Expecting 41600 events.
[16:25:26.298] <TB2>     INFO: 41600 events read in total (3573ms).
[16:25:26.299] <TB2>     INFO: Test took 4702ms.
[16:25:26.302] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:25:26.720] <TB2>     INFO: Expecting 41600 events.
[16:25:30.975] <TB2>     INFO: 41600 events read in total (3540ms).
[16:25:30.976] <TB2>     INFO: Test took 4674ms.
[16:25:30.979] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:25:31.397] <TB2>     INFO: Expecting 41600 events.
[16:25:35.687] <TB2>     INFO: 41600 events read in total (3575ms).
[16:25:35.688] <TB2>     INFO: Test took 4708ms.
[16:25:36.248] <TB2>     INFO: PixTestGainPedestal::measure() done 
[16:25:36.252] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:25:36.252] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:25:36.252] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:25:36.253] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:25:36.253] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:25:36.253] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:25:36.253] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:25:36.253] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:25:36.254] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:25:36.254] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:25:36.254] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:25:36.254] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:25:36.254] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:25:36.255] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:25:36.255] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:25:36.255] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:26:14.997] <TB2>     INFO: PixTestGainPedestal::fit() done
[16:26:14.997] <TB2>     INFO: non-linearity mean:  0.957 0.955 0.962 0.954 0.954 0.954 0.952 0.954 0.958 0.954 0.955 0.957 0.956 0.958 0.960 0.962
[16:26:14.997] <TB2>     INFO: non-linearity RMS:   0.006 0.007 0.007 0.007 0.007 0.006 0.008 0.007 0.006 0.007 0.007 0.006 0.006 0.005 0.005 0.005
[16:26:14.997] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:26:15.021] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:26:15.044] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:26:15.067] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:26:15.089] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:26:15.111] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:26:15.133] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:26:15.156] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:26:15.178] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:26:15.200] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:26:15.222] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:26:15.244] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:26:15.266] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:26:15.289] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:26:15.311] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:26:15.333] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-07_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:26:15.355] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[16:26:15.355] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:26:15.362] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:26:15.362] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:26:15.365] <TB2>     INFO: ######################################################################
[16:26:15.365] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:26:15.365] <TB2>     INFO: ######################################################################
[16:26:15.367] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:26:15.378] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:26:15.378] <TB2>     INFO:     run 1 of 1
[16:26:15.378] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:26:15.721] <TB2>     INFO: Expecting 3120000 events.
[16:27:05.912] <TB2>     INFO: 1276465 events read in total (49477ms).
[16:27:55.265] <TB2>     INFO: 2550045 events read in total (98830ms).
[16:28:17.486] <TB2>     INFO: 3120000 events read in total (121052ms).
[16:28:17.528] <TB2>     INFO: Test took 122151ms.
[16:28:17.605] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:17.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:28:19.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:28:20.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:28:22.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:28:23.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:28:25.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:28:26.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:28:28.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:28:29.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:28:30.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:28:32.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:28:33.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:28:35.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:28:36.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:28:38.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:28:39.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:28:40.923] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398503936
[16:28:40.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:28:40.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7765, RMS = 1.26293
[16:28:40.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:28:40.955] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:28:40.955] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7701, RMS = 1.16928
[16:28:40.955] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:28:40.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:28:40.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5617, RMS = 1.25727
[16:28:40.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:28:40.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:28:40.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7291, RMS = 1.26466
[16:28:40.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:28:40.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:28:40.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.723, RMS = 1.14246
[16:28:40.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:28:40.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:28:40.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3311, RMS = 1.00752
[16:28:40.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:28:40.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:28:40.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8751, RMS = 1.18763
[16:28:40.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:28:40.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:28:40.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3775, RMS = 1.20304
[16:28:40.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:28:40.960] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:28:40.960] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1, RMS = 1.79865
[16:28:40.960] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:28:40.960] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:28:40.960] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5001, RMS = 1.66941
[16:28:40.960] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:28:40.961] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:28:40.961] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4021, RMS = 2.0041
[16:28:40.961] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:28:40.961] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:28:40.961] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9752, RMS = 2.3907
[16:28:40.961] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:28:40.962] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:28:40.962] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5503, RMS = 1.1196
[16:28:40.962] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:28:40.962] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:28:40.962] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4377, RMS = 1.19633
[16:28:40.962] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:28:40.963] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:28:40.964] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2769, RMS = 1.2542
[16:28:40.964] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:28:40.964] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:28:40.964] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0597, RMS = 1.28701
[16:28:40.964] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:28:40.965] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:28:40.965] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0883, RMS = 1.02783
[16:28:40.965] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:28:40.965] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:28:40.965] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3982, RMS = 1.48692
[16:28:40.965] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:28:40.966] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:28:40.966] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4631, RMS = 1.12136
[16:28:40.966] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:28:40.966] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:28:40.966] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.587, RMS = 1.62691
[16:28:40.966] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:28:40.967] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:28:40.967] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6924, RMS = 1.6313
[16:28:40.967] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:28:40.967] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:28:40.967] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7103, RMS = 1.23088
[16:28:40.967] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:28:40.968] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:28:40.969] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.6432, RMS = 1.60522
[16:28:40.969] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:28:40.969] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:28:40.969] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1393, RMS = 1.89225
[16:28:40.969] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:28:40.970] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:28:40.970] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3959, RMS = 1.12354
[16:28:40.970] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:28:40.970] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:28:40.970] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2757, RMS = 1.18076
[16:28:40.970] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:28:40.971] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:28:40.971] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4448, RMS = 1.70971
[16:28:40.971] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:28:40.971] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:28:40.971] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5382, RMS = 1.47527
[16:28:40.971] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:28:40.972] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:28:40.972] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6306, RMS = 1.61829
[16:28:40.972] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:28:40.972] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:28:40.972] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.7035, RMS = 2.26224
[16:28:40.972] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:28:40.973] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:28:40.974] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6038, RMS = 1.63946
[16:28:40.974] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:28:40.974] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:28:40.974] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0864, RMS = 1.19023
[16:28:40.974] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[16:28:40.978] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[16:28:40.978] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:28:40.978] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:28:41.075] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:28:41.075] <TB2>     INFO: enter test to run
[16:28:41.075] <TB2>     INFO:   test:  no parameter change
[16:28:41.076] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[16:28:41.076] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[16:28:41.076] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[16:28:41.076] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:28:41.477] <TB2>    QUIET: Connection to board 141 closed.
[16:28:41.479] <TB2>     INFO: pXar: this is the end, my friend
[16:28:41.479] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
