$date
	Sun Oct 23 06:21:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#710678
b10110 &
b10110 %
1$
b10110 !
1"
#710679
0"
#710682
b1011 &
b1011 %
#710686
b100010 &
b100010 %
#710690
b10001 &
b10001 %
#710694
b110100 &
b110100 %
#710698
b11010 &
b11010 %
#710702
b1101 &
b1101 %
#710706
b101000 &
b101000 %
#710710
b10100 &
b10100 %
#710714
b1010 &
b1010 %
#710718
b101 &
b101 %
#710722
b10000 &
b10000 %
#710726
b1000 &
b1000 %
#710730
b100 &
b100 %
#710734
b10 &
b10 %
#710738
b1 &
b1 %
1#
#710742
b0 &
0#
b0 %
0$
#1633787
b10 !
1"
#1633790
b10 &
b10 %
1$
#1633791
0"
#1633794
b1 &
b1 %
1#
#1633798
b0 &
0#
b0 %
0$
#2705111
b1011 !
1"
#2705114
b1011 &
b1011 %
1$
#2705115
0"
#2705118
b100010 &
b100010 %
#2705122
b10001 &
b10001 %
#2705126
b110100 &
b110100 %
#2705130
b11010 &
b11010 %
#2705134
b1101 &
b1101 %
#2705138
b101000 &
b101000 %
#2705142
b10100 &
b10100 %
#2705146
b1010 &
b1010 %
#2705150
b101 &
b101 %
#2705154
b10000 &
b10000 %
#2705158
b1000 &
b1000 %
#2705162
b100 &
b100 %
#2705166
b10 &
b10 %
#2705170
b1 &
b1 %
1#
#2705174
b0 &
0#
b0 %
0$
#4500012
