<?xml version="1.0"?>

<!--
    Analyze instruction fetch and ITLB behavior using event-based profiling
    Version: 1.0
    Processor: AMD family 17h, model 30h-3Fh
    Copyright (c) 2019 Advanced Micro Devices, Inc. All rights reserved.
 -->

<dc_configuration>

  <ebp name="Investigate Instruction Access" mux_period="1">

    <event select="76" mask="00" os="T" user="T" count="250000"></event>
    <event select="C0" mask="00" os="T" user="T" count="250000"></event>
    <event select="84" mask="00" os="T" user="T" count="100000"></event>
    <event select="85" mask="07" os="T" user="T" count="100000"></event>

    <tool_tip>Analyze fetch and ITLB behavior</tool_tip>

    <description>Use this configuration to find instruction fetches with poor L1 instruction cache locality and poor ITLB behavior.</description>

  </ebp>

</dc_configuration>
