#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Mar  9 17:07:38 2022
# Process ID: 26642
# Current directory: /home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.runs/synth_1
# Command line: vivado -log cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl
# Log file: /home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.runs/synth_1/cpu.vds
# Journal file: /home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.runs/synth_1/vivado.jou
# Running On: khyber, OS: Linux, CPU Frequency: 2099.871 MHz, CPU Physical cores: 32, Host memory: 540770 MB
#-----------------------------------------------------------
source cpu.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2860.281 ; gain = 10.926 ; free physical = 6636 ; free virtual = 370755
Command: synth_design -top cpu -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27474
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.242 ; gain = 0.004 ; free physical = 5866 ; free virtual = 369986
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/cpu.vhd:64]
INFO: [Synth 8-3491] module 'con1' declared at '/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/con1.vhd:38' bound to instance 'control' of component 'con1' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/cpu.vhd:89]
INFO: [Synth 8-638] synthesizing module 'con1_rtl' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/con1.vhd:99]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/con1.vhd:491]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/con1.vhd:521]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/con1.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'con1_rtl' (1#1) [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/con1.vhd:99]
	Parameter pc_preset_value bound to: 16'b0000000000000000 
	Parameter sp_preset_value bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'dp' declared at '/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:39' bound to instance 'datapath' of component 'dp' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/cpu.vhd:147]
INFO: [Synth 8-638] synthesizing module 'dp' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:96]
	Parameter pc_preset_value bound to: 16'b0000000000000000 
	Parameter sp_preset_value bound to: 16'b0000000000000000 
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:172]
INFO: [Synth 8-3491] module 'regfile' declared at '/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/regfile.vhd:40' bound to instance 'u1' of component 'regfile' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:185]
INFO: [Synth 8-638] synthesizing module 'regfile' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/regfile.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'regfile' (2#1) [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/regfile.vhd:52]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:245]
INFO: [Synth 8-3491] module 'alu' declared at '/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/alu.vhd:46' bound to instance 'u2' of component 'alu' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:286]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/alu.vhd:58]
INFO: [Synth 8-3491] module 'arith' declared at '/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/arith_arch_neutral.vhd:38' bound to instance 'u1' of component 'arith' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/alu.vhd:87]
INFO: [Synth 8-638] synthesizing module 'arith' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/arith_arch_neutral.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'arith' (3#1) [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/arith_arch_neutral.vhd:56]
INFO: [Synth 8-3491] module 'log' declared at '/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/log.vhd:38' bound to instance 'u2' of component 'log' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/alu.vhd:99]
INFO: [Synth 8-638] synthesizing module 'log' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/log.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'log' (4#1) [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/log.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/alu.vhd:58]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:307]
INFO: [Synth 8-3491] module 'shifter' declared at '/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:50' bound to instance 'u3' of component 'shifter' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:317]
INFO: [Synth 8-638] synthesizing module 'shifter' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:63]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:69]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:92]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:119]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:142]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:165]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:188]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:211]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:233]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'shifter' (6#1) [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/shifter.vhd:63]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:341]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:382]
INFO: [Synth 8-3491] module 'flags' declared at '/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/flags.vhd:37' bound to instance 'u4' of component 'flags' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:399]
INFO: [Synth 8-638] synthesizing module 'flags' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/flags.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'flags' (7#1) [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/flags.vhd:60]
INFO: [Synth 8-3491] module 'fcmp' declared at '/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/fcmp.vhd:38' bound to instance 'u5' of component 'fcmp' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:451]
INFO: [Synth 8-638] synthesizing module 'fcmp' [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/fcmp.vhd:45]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/fcmp.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'fcmp' (8#1) [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/fcmp.vhd:45]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:550]
INFO: [Synth 8-256] done synthesizing module 'dp' (9#1) [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/dp.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'cpu' (10#1) [/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.srcs/sources_1/imports/vhdl/cpu.vhd:64]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 5251 ; free virtual = 369367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 5230 ; free virtual = 369347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.246 ; gain = 8.008 ; free physical = 5229 ; free virtual = 369345
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'con1_rtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 000000000000000000000000000000000000000000001 |                           000000
                  fetch0 | 000000000000000000000000000000000000000000010 |                           000001
                  fetch1 | 000000000000000000000000000000000000000000100 |                           000010
                  fetch2 | 000000000000000000000000000000000000000001000 |                           000011
                   exec0 | 000000000000000000000000000000000000000010000 |                           000100
                   exec1 | 000000000000000000000000000000000000000100000 |                           000101
                   exec2 | 000000000000000000000000000000000000001000000 |                           000110
                   exec3 | 000000000000000000000000000000000000010000000 |                           000111
                   exec4 | 000000000000000000000000000000000000100000000 |                           001000
                   exec5 | 000000000000000000000000000000000001000000000 |                           001001
                 int_chk | 000000000000000000000000000000000010000000000 |                           001010
                 stkerr0 | 000000000000000000000000000000000100000000000 |                           010101
                 stkerr1 | 000000000000000000000000000000001000000000000 |                           010110
                 stkerr2 | 000000000000000000000000000000010000000000000 |                           010111
                 stkerr3 | 000000000000000000000000000000100000000000000 |                           011000
                 stkerr4 | 000000000000000000000000000001000000000000000 |                           011001
                 stkerr5 | 000000000000000000000000000010000000000000000 |                           011010
                 stkerr6 | 000000000000000000000000000100000000000000000 |                           011011
                 stkerr7 | 000000000000000000000000001000000000000000000 |                           011100
                  halted | 000000000000000000000000010000000000000000000 |                           101100
                    int0 | 000000000000000000000000100000000000000000000 |                           001011
                    int1 | 000000000000000000000001000000000000000000000 |                           001100
                    int2 | 000000000000000000000010000000000000000000000 |                           001101
                    int3 | 000000000000000000000100000000000000000000000 |                           001110
                    int4 | 000000000000000000001000000000000000000000000 |                           001111
                invalid0 | 000000000000000000010000000000000000000000000 |                           011101
                invalid1 | 000000000000000000100000000000000000000000000 |                           011110
                invalid2 | 000000000000000001000000000000000000000000000 |                           011111
                invalid3 | 000000000000000010000000000000000000000000000 |                           100000
                invalid4 | 000000000000000100000000000000000000000000000 |                           100001
                  align0 | 000000000000001000000000000000000000000000000 |                           010000
                  align1 | 000000000000010000000000000000000000000000000 |                           010001
                  align2 | 000000000000100000000000000000000000000000000 |                           010010
                  align3 | 000000000001000000000000000000000000000000000 |                           010011
                  align4 | 000000000010000000000000000000000000000000000 |                           010100
                     df0 | 000000000100000000000000000000000000000000000 |                           100010
                     df1 | 000000001000000000000000000000000000000000000 |                           100011
                     df2 | 000000010000000000000000000000000000000000000 |                           100100
                     df3 | 000000100000000000000000000000000000000000000 |                           100101
                     df4 | 000001000000000000000000000000000000000000000 |                           100110
                     df5 | 000010000000000000000000000000000000000000000 |                           100111
                     df6 | 000100000000000000000000000000000000000000000 |                           101000
                     df7 | 001000000000000000000000000000000000000000000 |                           101001
                     df8 | 010000000000000000000000000000000000000000000 |                           101010
                     df9 | 100000000000000000000000000000000000000000000 |                           101011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'con1_rtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 5905 ; free virtual = 370024
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 10    
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	  45 Input   45 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 70    
	  36 Input   45 Bit        Muxes := 1     
	   7 Input   45 Bit        Muxes := 1     
	   8 Input   45 Bit        Muxes := 2     
	  27 Input   45 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 14    
	   6 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 1     
	  11 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	  20 Input    6 Bit        Muxes := 1     
	  36 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  45 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  36 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 5     
	   8 Input    3 Bit        Muxes := 3     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	  27 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	  45 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 3     
	  27 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 2     
	  36 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 3     
	  45 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 14    
	   6 Input    1 Bit        Muxes := 2     
	  27 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 12    
	  36 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 2     
	  45 Input    1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6283 ; free virtual = 370392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------------------+-----------+----------------------+----------------+
|cpu         | datapath/u1/regfile_data_reg | Implied   | 16 x 16              | RAM16X1D x 16  | 
+------------+------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6282 ; free virtual = 370392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------------------+-----------+----------------------+----------------+
|cpu         | datapath/u1/regfile_data_reg | Implied   | 16 x 16              | RAM16X1D x 16  | 
+------------+------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6235 ; free virtual = 370361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6322 ; free virtual = 370434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6322 ; free virtual = 370434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6324 ; free virtual = 370434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6324 ; free virtual = 370434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6325 ; free virtual = 370434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6324 ; free virtual = 370433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     5|
|3     |LUT1     |     1|
|4     |LUT2     |   109|
|5     |LUT3     |   157|
|6     |LUT4     |    68|
|7     |LUT5     |   123|
|8     |LUT6     |   438|
|9     |MUXF7    |     9|
|10    |RAM16X1D |    16|
|11    |FDCE     |    86|
|12    |FDPE     |     1|
|13    |FDRE     |   146|
|14    |IBUF     |     4|
|15    |IOBUF    |    16|
|16    |OBUF     |    25|
+------+---------+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |  1205|
|2     |  control  |con1_rtl |   159|
|3     |  datapath |dp       |  1000|
|4     |    u1     |regfile  |    65|
|5     |    u2     |alu      |     9|
|6     |    u4     |flags    |   640|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6324 ; free virtual = 370433
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6326 ; free virtual = 370435
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 6326 ; free virtual = 370435
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2897.258 ; gain = 0.000 ; free physical = 6401 ; free virtual = 370512
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.273 ; gain = 0.000 ; free physical = 6308 ; free virtual = 370420
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 16 instances

Synth Design complete, checksum: 61c08843
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2953.273 ; gain = 92.992 ; free physical = 6515 ; free virtual = 370627
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/hpc-16/project_1/project_1.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 17:09:05 2022...
