

================================================================
== Vitis HLS Report for 'fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266'
================================================================
* Date:           Thu Jan 27 12:47:45 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.612 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_3276_1_VITIS_LOOP_3277_2  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       91|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      196|    -|
|Register             |        -|     -|       19|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       19|      287|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln3276_1_fu_334_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln3276_fu_288_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln3277_fu_315_p2              |         +|   0|  0|  10|           3|           1|
    |ap_condition_220                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_255                  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_predicate_op41_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |io_acc_block_signal_op41          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op45          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op49          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op53          |       and|   0|  0|   2|           1|           1|
    |icmp_ln3276_fu_282_p2             |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln3277_fu_297_p2             |      icmp|   0|  0|   9|           3|           4|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln3276_1_fu_340_p3         |    select|   0|  0|   3|           1|           3|
    |select_ln3276_fu_303_p3           |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  91|          40|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_mux_p_04_0_0_0_i2_0_phi_fu_233_p8  |  26|          5|   32|        160|
    |ap_phi_mux_p_15_0_0_0_i1_0_phi_fu_250_p8  |  26|          5|   32|        160|
    |ap_sig_allocacmp_i_load                   |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load      |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                   |   9|          2|    3|          6|
    |fftOutStrm_V_M_imag_V_0_blk_n             |   9|          2|    1|          2|
    |fftOutStrm_V_M_imag_V_1_blk_n             |   9|          2|    1|          2|
    |fftOutStrm_V_M_imag_V_2_blk_n             |   9|          2|    1|          2|
    |fftOutStrm_V_M_imag_V_3_blk_n             |   9|          2|    1|          2|
    |fftOutStrm_V_M_real_V_0_blk_n             |   9|          2|    1|          2|
    |fftOutStrm_V_M_real_V_1_blk_n             |   9|          2|    1|          2|
    |fftOutStrm_V_M_real_V_2_blk_n             |   9|          2|    1|          2|
    |fftOutStrm_V_M_real_V_3_blk_n             |   9|          2|    1|          2|
    |i_fu_86                                   |   9|          2|    3|          6|
    |indvar_flatten_fu_90                      |   9|          2|    5|         10|
    |j_fu_82                                   |   9|          2|    3|          6|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 196|         42|   96|        384|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  1|   0|    1|          0|
    |ap_done_reg                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |  1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_86                     |  3|   0|    3|          0|
    |icmp_ln3276_reg_425         |  1|   0|    1|          0|
    |icmp_ln3277_reg_429         |  1|   0|    1|          0|
    |indvar_flatten_fu_90        |  5|   0|    5|          0|
    |j_fu_82                     |  3|   0|    3|          0|
    |trunc_ln145_reg_434         |  2|   0|    2|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 19|   0|   19|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266|  return value|
|ap_ext_blocking_n                   |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266|  return value|
|ap_str_blocking_n                   |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266|  return value|
|ap_int_blocking_n                   |  out|    1|  ap_ctrl_hs|  fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266|  return value|
|fftOutStrm_V_M_real_V_2_dout        |   in|   32|     ap_fifo|                                fftOutStrm_V_M_real_V_2|       pointer|
|fftOutStrm_V_M_real_V_2_empty_n     |   in|    1|     ap_fifo|                                fftOutStrm_V_M_real_V_2|       pointer|
|fftOutStrm_V_M_real_V_2_read        |  out|    1|     ap_fifo|                                fftOutStrm_V_M_real_V_2|       pointer|
|fftOutStrm_V_M_imag_V_2_dout        |   in|   32|     ap_fifo|                                fftOutStrm_V_M_imag_V_2|       pointer|
|fftOutStrm_V_M_imag_V_2_empty_n     |   in|    1|     ap_fifo|                                fftOutStrm_V_M_imag_V_2|       pointer|
|fftOutStrm_V_M_imag_V_2_read        |  out|    1|     ap_fifo|                                fftOutStrm_V_M_imag_V_2|       pointer|
|fftOutStrm_V_M_real_V_1_dout        |   in|   32|     ap_fifo|                                fftOutStrm_V_M_real_V_1|       pointer|
|fftOutStrm_V_M_real_V_1_empty_n     |   in|    1|     ap_fifo|                                fftOutStrm_V_M_real_V_1|       pointer|
|fftOutStrm_V_M_real_V_1_read        |  out|    1|     ap_fifo|                                fftOutStrm_V_M_real_V_1|       pointer|
|fftOutStrm_V_M_imag_V_1_dout        |   in|   32|     ap_fifo|                                fftOutStrm_V_M_imag_V_1|       pointer|
|fftOutStrm_V_M_imag_V_1_empty_n     |   in|    1|     ap_fifo|                                fftOutStrm_V_M_imag_V_1|       pointer|
|fftOutStrm_V_M_imag_V_1_read        |  out|    1|     ap_fifo|                                fftOutStrm_V_M_imag_V_1|       pointer|
|fftOutStrm_V_M_real_V_0_dout        |   in|   32|     ap_fifo|                                fftOutStrm_V_M_real_V_0|       pointer|
|fftOutStrm_V_M_real_V_0_empty_n     |   in|    1|     ap_fifo|                                fftOutStrm_V_M_real_V_0|       pointer|
|fftOutStrm_V_M_real_V_0_read        |  out|    1|     ap_fifo|                                fftOutStrm_V_M_real_V_0|       pointer|
|fftOutStrm_V_M_imag_V_0_dout        |   in|   32|     ap_fifo|                                fftOutStrm_V_M_imag_V_0|       pointer|
|fftOutStrm_V_M_imag_V_0_empty_n     |   in|    1|     ap_fifo|                                fftOutStrm_V_M_imag_V_0|       pointer|
|fftOutStrm_V_M_imag_V_0_read        |  out|    1|     ap_fifo|                                fftOutStrm_V_M_imag_V_0|       pointer|
|fftOutStrm_V_M_real_V_3_dout        |   in|   32|     ap_fifo|                                fftOutStrm_V_M_real_V_3|       pointer|
|fftOutStrm_V_M_real_V_3_empty_n     |   in|    1|     ap_fifo|                                fftOutStrm_V_M_real_V_3|       pointer|
|fftOutStrm_V_M_real_V_3_read        |  out|    1|     ap_fifo|                                fftOutStrm_V_M_real_V_3|       pointer|
|fftOutStrm_V_M_imag_V_3_dout        |   in|   32|     ap_fifo|                                fftOutStrm_V_M_imag_V_3|       pointer|
|fftOutStrm_V_M_imag_V_3_empty_n     |   in|    1|     ap_fifo|                                fftOutStrm_V_M_imag_V_3|       pointer|
|fftOutStrm_V_M_imag_V_3_read        |  out|    1|     ap_fifo|                                fftOutStrm_V_M_imag_V_3|       pointer|
|p_outDataArray_M_real_V_0_address0  |  out|    2|   ap_memory|                              p_outDataArray_M_real_V_0|         array|
|p_outDataArray_M_real_V_0_ce0       |  out|    1|   ap_memory|                              p_outDataArray_M_real_V_0|         array|
|p_outDataArray_M_real_V_0_we0       |  out|    1|   ap_memory|                              p_outDataArray_M_real_V_0|         array|
|p_outDataArray_M_real_V_0_d0        |  out|   32|   ap_memory|                              p_outDataArray_M_real_V_0|         array|
|p_outDataArray_M_real_V_1_address0  |  out|    2|   ap_memory|                              p_outDataArray_M_real_V_1|         array|
|p_outDataArray_M_real_V_1_ce0       |  out|    1|   ap_memory|                              p_outDataArray_M_real_V_1|         array|
|p_outDataArray_M_real_V_1_we0       |  out|    1|   ap_memory|                              p_outDataArray_M_real_V_1|         array|
|p_outDataArray_M_real_V_1_d0        |  out|   32|   ap_memory|                              p_outDataArray_M_real_V_1|         array|
|p_outDataArray_M_real_V_2_address0  |  out|    2|   ap_memory|                              p_outDataArray_M_real_V_2|         array|
|p_outDataArray_M_real_V_2_ce0       |  out|    1|   ap_memory|                              p_outDataArray_M_real_V_2|         array|
|p_outDataArray_M_real_V_2_we0       |  out|    1|   ap_memory|                              p_outDataArray_M_real_V_2|         array|
|p_outDataArray_M_real_V_2_d0        |  out|   32|   ap_memory|                              p_outDataArray_M_real_V_2|         array|
|p_outDataArray_M_real_V_3_address0  |  out|    2|   ap_memory|                              p_outDataArray_M_real_V_3|         array|
|p_outDataArray_M_real_V_3_ce0       |  out|    1|   ap_memory|                              p_outDataArray_M_real_V_3|         array|
|p_outDataArray_M_real_V_3_we0       |  out|    1|   ap_memory|                              p_outDataArray_M_real_V_3|         array|
|p_outDataArray_M_real_V_3_d0        |  out|   32|   ap_memory|                              p_outDataArray_M_real_V_3|         array|
|p_outDataArray_M_imag_V_0_address0  |  out|    2|   ap_memory|                              p_outDataArray_M_imag_V_0|         array|
|p_outDataArray_M_imag_V_0_ce0       |  out|    1|   ap_memory|                              p_outDataArray_M_imag_V_0|         array|
|p_outDataArray_M_imag_V_0_we0       |  out|    1|   ap_memory|                              p_outDataArray_M_imag_V_0|         array|
|p_outDataArray_M_imag_V_0_d0        |  out|   32|   ap_memory|                              p_outDataArray_M_imag_V_0|         array|
|p_outDataArray_M_imag_V_1_address0  |  out|    2|   ap_memory|                              p_outDataArray_M_imag_V_1|         array|
|p_outDataArray_M_imag_V_1_ce0       |  out|    1|   ap_memory|                              p_outDataArray_M_imag_V_1|         array|
|p_outDataArray_M_imag_V_1_we0       |  out|    1|   ap_memory|                              p_outDataArray_M_imag_V_1|         array|
|p_outDataArray_M_imag_V_1_d0        |  out|   32|   ap_memory|                              p_outDataArray_M_imag_V_1|         array|
|p_outDataArray_M_imag_V_2_address0  |  out|    2|   ap_memory|                              p_outDataArray_M_imag_V_2|         array|
|p_outDataArray_M_imag_V_2_ce0       |  out|    1|   ap_memory|                              p_outDataArray_M_imag_V_2|         array|
|p_outDataArray_M_imag_V_2_we0       |  out|    1|   ap_memory|                              p_outDataArray_M_imag_V_2|         array|
|p_outDataArray_M_imag_V_2_d0        |  out|   32|   ap_memory|                              p_outDataArray_M_imag_V_2|         array|
|p_outDataArray_M_imag_V_3_address0  |  out|    2|   ap_memory|                              p_outDataArray_M_imag_V_3|         array|
|p_outDataArray_M_imag_V_3_ce0       |  out|    1|   ap_memory|                              p_outDataArray_M_imag_V_3|         array|
|p_outDataArray_M_imag_V_3_we0       |  out|    1|   ap_memory|                              p_outDataArray_M_imag_V_3|         array|
|p_outDataArray_M_imag_V_3_d0        |  out|   32|   ap_memory|                              p_outDataArray_M_imag_V_3|         array|
+------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

