;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CLK_3
CLK_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
CLK_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
CLK_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
CLK_3__CFG2_SRC_SEL_MASK EQU 0x07
CLK_3__INDEX EQU 0x03
CLK_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_3__PM_ACT_MSK EQU 0x08
CLK_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_3__PM_STBY_MSK EQU 0x08

; Clock
Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x01
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x02
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x02
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x05
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x20
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x20

; Comp_1
Comp_1_ctComp__CLK EQU CYREG_CMP1_CLK
Comp_1_ctComp__CMP_MASK EQU 0x02
Comp_1_ctComp__CMP_NUMBER EQU 1
Comp_1_ctComp__CR EQU CYREG_CMP1_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT1_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x02
Comp_1_ctComp__LUT__MSK_SHIFT EQU 1
Comp_1_ctComp__LUT__MX EQU CYREG_LUT1_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x02
Comp_1_ctComp__LUT__SR_SHIFT EQU 1
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x02
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x02
Comp_1_ctComp__SW0 EQU CYREG_CMP1_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP1_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP1_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP1_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP1_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP1_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP1_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x02
Comp_1_ctComp__WRK_SHIFT EQU 1

; Composite_Pin
Composite_Pin__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Composite_Pin__0__MASK EQU 0x01
Composite_Pin__0__PC EQU CYREG_PRT3_PC0
Composite_Pin__0__PORT EQU 3
Composite_Pin__0__SHIFT EQU 0
Composite_Pin__AG EQU CYREG_PRT3_AG
Composite_Pin__AMUX EQU CYREG_PRT3_AMUX
Composite_Pin__BIE EQU CYREG_PRT3_BIE
Composite_Pin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Composite_Pin__BYP EQU CYREG_PRT3_BYP
Composite_Pin__CTL EQU CYREG_PRT3_CTL
Composite_Pin__DM0 EQU CYREG_PRT3_DM0
Composite_Pin__DM1 EQU CYREG_PRT3_DM1
Composite_Pin__DM2 EQU CYREG_PRT3_DM2
Composite_Pin__DR EQU CYREG_PRT3_DR
Composite_Pin__INP_DIS EQU CYREG_PRT3_INP_DIS
Composite_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Composite_Pin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Composite_Pin__LCD_EN EQU CYREG_PRT3_LCD_EN
Composite_Pin__MASK EQU 0x01
Composite_Pin__PORT EQU 3
Composite_Pin__PRT EQU CYREG_PRT3_PRT
Composite_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Composite_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Composite_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Composite_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Composite_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Composite_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Composite_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Composite_Pin__PS EQU CYREG_PRT3_PS
Composite_Pin__SHIFT EQU 0
Composite_Pin__SLW EQU CYREG_PRT3_SLW

; DMA
DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA__DRQ_NUMBER EQU 0
DMA__NUMBEROF_TDS EQU 0
DMA__PRIORITY EQU 2
DMA__TERMIN_EN EQU 0
DMA__TERMIN_SEL EQU 0
DMA__TERMOUT0_EN EQU 1
DMA__TERMOUT0_SEL EQU 0
DMA__TERMOUT1_EN EQU 0
DMA__TERMOUT1_SEL EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003

; LCD_0
LCD_0__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
LCD_0__0__MASK EQU 0x10
LCD_0__0__PC EQU CYREG_PRT12_PC4
LCD_0__0__PORT EQU 12
LCD_0__0__SHIFT EQU 4
LCD_0__AG EQU CYREG_PRT12_AG
LCD_0__BIE EQU CYREG_PRT12_BIE
LCD_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LCD_0__BYP EQU CYREG_PRT12_BYP
LCD_0__DM0 EQU CYREG_PRT12_DM0
LCD_0__DM1 EQU CYREG_PRT12_DM1
LCD_0__DM2 EQU CYREG_PRT12_DM2
LCD_0__DR EQU CYREG_PRT12_DR
LCD_0__INP_DIS EQU CYREG_PRT12_INP_DIS
LCD_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LCD_0__MASK EQU 0x10
LCD_0__PORT EQU 12
LCD_0__PRT EQU CYREG_PRT12_PRT
LCD_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LCD_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LCD_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LCD_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LCD_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LCD_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LCD_0__PS EQU CYREG_PRT12_PS
LCD_0__SHIFT EQU 4
LCD_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LCD_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LCD_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LCD_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LCD_0__SLW EQU CYREG_PRT12_SLW

; LCD_1
LCD_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
LCD_1__0__MASK EQU 0x20
LCD_1__0__PC EQU CYREG_PRT12_PC5
LCD_1__0__PORT EQU 12
LCD_1__0__SHIFT EQU 5
LCD_1__AG EQU CYREG_PRT12_AG
LCD_1__BIE EQU CYREG_PRT12_BIE
LCD_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LCD_1__BYP EQU CYREG_PRT12_BYP
LCD_1__DM0 EQU CYREG_PRT12_DM0
LCD_1__DM1 EQU CYREG_PRT12_DM1
LCD_1__DM2 EQU CYREG_PRT12_DM2
LCD_1__DR EQU CYREG_PRT12_DR
LCD_1__INP_DIS EQU CYREG_PRT12_INP_DIS
LCD_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LCD_1__MASK EQU 0x20
LCD_1__PORT EQU 12
LCD_1__PRT EQU CYREG_PRT12_PRT
LCD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LCD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LCD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LCD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LCD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LCD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LCD_1__PS EQU CYREG_PRT12_PS
LCD_1__SHIFT EQU 5
LCD_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LCD_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LCD_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LCD_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LCD_1__SLW EQU CYREG_PRT12_SLW

; LCD_2
LCD_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_2__0__MASK EQU 0x04
LCD_2__0__PC EQU CYREG_PRT2_PC2
LCD_2__0__PORT EQU 2
LCD_2__0__SHIFT EQU 2
LCD_2__AG EQU CYREG_PRT2_AG
LCD_2__AMUX EQU CYREG_PRT2_AMUX
LCD_2__BIE EQU CYREG_PRT2_BIE
LCD_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_2__BYP EQU CYREG_PRT2_BYP
LCD_2__CTL EQU CYREG_PRT2_CTL
LCD_2__DM0 EQU CYREG_PRT2_DM0
LCD_2__DM1 EQU CYREG_PRT2_DM1
LCD_2__DM2 EQU CYREG_PRT2_DM2
LCD_2__DR EQU CYREG_PRT2_DR
LCD_2__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_2__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_2__MASK EQU 0x04
LCD_2__PORT EQU 2
LCD_2__PRT EQU CYREG_PRT2_PRT
LCD_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_2__PS EQU CYREG_PRT2_PS
LCD_2__SHIFT EQU 2
LCD_2__SLW EQU CYREG_PRT2_SLW

; LCD_3
LCD_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_3__0__MASK EQU 0x08
LCD_3__0__PC EQU CYREG_PRT2_PC3
LCD_3__0__PORT EQU 2
LCD_3__0__SHIFT EQU 3
LCD_3__AG EQU CYREG_PRT2_AG
LCD_3__AMUX EQU CYREG_PRT2_AMUX
LCD_3__BIE EQU CYREG_PRT2_BIE
LCD_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_3__BYP EQU CYREG_PRT2_BYP
LCD_3__CTL EQU CYREG_PRT2_CTL
LCD_3__DM0 EQU CYREG_PRT2_DM0
LCD_3__DM1 EQU CYREG_PRT2_DM1
LCD_3__DM2 EQU CYREG_PRT2_DM2
LCD_3__DR EQU CYREG_PRT2_DR
LCD_3__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_3__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_3__MASK EQU 0x08
LCD_3__PORT EQU 2
LCD_3__PRT EQU CYREG_PRT2_PRT
LCD_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_3__PS EQU CYREG_PRT2_PS
LCD_3__SHIFT EQU 3
LCD_3__SLW EQU CYREG_PRT2_SLW

; LCD_4
LCD_4__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_4__0__MASK EQU 0x10
LCD_4__0__PC EQU CYREG_PRT2_PC4
LCD_4__0__PORT EQU 2
LCD_4__0__SHIFT EQU 4
LCD_4__AG EQU CYREG_PRT2_AG
LCD_4__AMUX EQU CYREG_PRT2_AMUX
LCD_4__BIE EQU CYREG_PRT2_BIE
LCD_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_4__BYP EQU CYREG_PRT2_BYP
LCD_4__CTL EQU CYREG_PRT2_CTL
LCD_4__DM0 EQU CYREG_PRT2_DM0
LCD_4__DM1 EQU CYREG_PRT2_DM1
LCD_4__DM2 EQU CYREG_PRT2_DM2
LCD_4__DR EQU CYREG_PRT2_DR
LCD_4__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_4__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_4__MASK EQU 0x10
LCD_4__PORT EQU 2
LCD_4__PRT EQU CYREG_PRT2_PRT
LCD_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_4__PS EQU CYREG_PRT2_PS
LCD_4__SHIFT EQU 4
LCD_4__SLW EQU CYREG_PRT2_SLW

; LCD_5
LCD_5__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_5__0__MASK EQU 0x20
LCD_5__0__PC EQU CYREG_PRT2_PC5
LCD_5__0__PORT EQU 2
LCD_5__0__SHIFT EQU 5
LCD_5__AG EQU CYREG_PRT2_AG
LCD_5__AMUX EQU CYREG_PRT2_AMUX
LCD_5__BIE EQU CYREG_PRT2_BIE
LCD_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_5__BYP EQU CYREG_PRT2_BYP
LCD_5__CTL EQU CYREG_PRT2_CTL
LCD_5__DM0 EQU CYREG_PRT2_DM0
LCD_5__DM1 EQU CYREG_PRT2_DM1
LCD_5__DM2 EQU CYREG_PRT2_DM2
LCD_5__DR EQU CYREG_PRT2_DR
LCD_5__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_5__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_5__MASK EQU 0x20
LCD_5__PORT EQU 2
LCD_5__PRT EQU CYREG_PRT2_PRT
LCD_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_5__PS EQU CYREG_PRT2_PS
LCD_5__SHIFT EQU 5
LCD_5__SLW EQU CYREG_PRT2_SLW

; LCD_6
LCD_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_6__0__MASK EQU 0x40
LCD_6__0__PC EQU CYREG_PRT2_PC6
LCD_6__0__PORT EQU 2
LCD_6__0__SHIFT EQU 6
LCD_6__AG EQU CYREG_PRT2_AG
LCD_6__AMUX EQU CYREG_PRT2_AMUX
LCD_6__BIE EQU CYREG_PRT2_BIE
LCD_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_6__BYP EQU CYREG_PRT2_BYP
LCD_6__CTL EQU CYREG_PRT2_CTL
LCD_6__DM0 EQU CYREG_PRT2_DM0
LCD_6__DM1 EQU CYREG_PRT2_DM1
LCD_6__DM2 EQU CYREG_PRT2_DM2
LCD_6__DR EQU CYREG_PRT2_DR
LCD_6__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_6__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_6__MASK EQU 0x40
LCD_6__PORT EQU 2
LCD_6__PRT EQU CYREG_PRT2_PRT
LCD_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_6__PS EQU CYREG_PRT2_PS
LCD_6__SHIFT EQU 6
LCD_6__SLW EQU CYREG_PRT2_SLW

; LCD_7
LCD_7__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
LCD_7__0__MASK EQU 0x80
LCD_7__0__PC EQU CYREG_PRT2_PC7
LCD_7__0__PORT EQU 2
LCD_7__0__SHIFT EQU 7
LCD_7__AG EQU CYREG_PRT2_AG
LCD_7__AMUX EQU CYREG_PRT2_AMUX
LCD_7__BIE EQU CYREG_PRT2_BIE
LCD_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_7__BYP EQU CYREG_PRT2_BYP
LCD_7__CTL EQU CYREG_PRT2_CTL
LCD_7__DM0 EQU CYREG_PRT2_DM0
LCD_7__DM1 EQU CYREG_PRT2_DM1
LCD_7__DM2 EQU CYREG_PRT2_DM2
LCD_7__DR EQU CYREG_PRT2_DR
LCD_7__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_7__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_7__MASK EQU 0x80
LCD_7__PORT EQU 2
LCD_7__PRT EQU CYREG_PRT2_PRT
LCD_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_7__PS EQU CYREG_PRT2_PS
LCD_7__SHIFT EQU 7
LCD_7__SLW EQU CYREG_PRT2_SLW

; LCD_CS
LCD_CS__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
LCD_CS__0__MASK EQU 0x04
LCD_CS__0__PC EQU CYREG_PRT6_PC2
LCD_CS__0__PORT EQU 6
LCD_CS__0__SHIFT EQU 2
LCD_CS__AG EQU CYREG_PRT6_AG
LCD_CS__AMUX EQU CYREG_PRT6_AMUX
LCD_CS__BIE EQU CYREG_PRT6_BIE
LCD_CS__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LCD_CS__BYP EQU CYREG_PRT6_BYP
LCD_CS__CTL EQU CYREG_PRT6_CTL
LCD_CS__DM0 EQU CYREG_PRT6_DM0
LCD_CS__DM1 EQU CYREG_PRT6_DM1
LCD_CS__DM2 EQU CYREG_PRT6_DM2
LCD_CS__DR EQU CYREG_PRT6_DR
LCD_CS__INP_DIS EQU CYREG_PRT6_INP_DIS
LCD_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LCD_CS__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LCD_CS__LCD_EN EQU CYREG_PRT6_LCD_EN
LCD_CS__MASK EQU 0x04
LCD_CS__PORT EQU 6
LCD_CS__PRT EQU CYREG_PRT6_PRT
LCD_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LCD_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LCD_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LCD_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LCD_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LCD_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LCD_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LCD_CS__PS EQU CYREG_PRT6_PS
LCD_CS__SHIFT EQU 2
LCD_CS__SLW EQU CYREG_PRT6_SLW

; LCD_Data_Reg
LCD_Data_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
LCD_Data_Reg_Sync_ctrl_reg__0__POS EQU 0
LCD_Data_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
LCD_Data_Reg_Sync_ctrl_reg__1__POS EQU 1
LCD_Data_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
LCD_Data_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LCD_Data_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LCD_Data_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
LCD_Data_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
LCD_Data_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LCD_Data_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LCD_Data_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
LCD_Data_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
LCD_Data_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
LCD_Data_Reg_Sync_ctrl_reg__2__POS EQU 2
LCD_Data_Reg_Sync_ctrl_reg__3__MASK EQU 0x08
LCD_Data_Reg_Sync_ctrl_reg__3__POS EQU 3
LCD_Data_Reg_Sync_ctrl_reg__4__MASK EQU 0x10
LCD_Data_Reg_Sync_ctrl_reg__4__POS EQU 4
LCD_Data_Reg_Sync_ctrl_reg__5__MASK EQU 0x20
LCD_Data_Reg_Sync_ctrl_reg__5__POS EQU 5
LCD_Data_Reg_Sync_ctrl_reg__6__MASK EQU 0x40
LCD_Data_Reg_Sync_ctrl_reg__6__POS EQU 6
LCD_Data_Reg_Sync_ctrl_reg__7__MASK EQU 0x80
LCD_Data_Reg_Sync_ctrl_reg__7__POS EQU 7
LCD_Data_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
LCD_Data_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
LCD_Data_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LCD_Data_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
LCD_Data_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
LCD_Data_Reg_Sync_ctrl_reg__MASK EQU 0xFF
LCD_Data_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LCD_Data_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
LCD_Data_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; LCD_RD
LCD_RD__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
LCD_RD__0__MASK EQU 0x20
LCD_RD__0__PC EQU CYREG_IO_PC_PRT15_PC5
LCD_RD__0__PORT EQU 15
LCD_RD__0__SHIFT EQU 5
LCD_RD__AG EQU CYREG_PRT15_AG
LCD_RD__AMUX EQU CYREG_PRT15_AMUX
LCD_RD__BIE EQU CYREG_PRT15_BIE
LCD_RD__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LCD_RD__BYP EQU CYREG_PRT15_BYP
LCD_RD__CTL EQU CYREG_PRT15_CTL
LCD_RD__DM0 EQU CYREG_PRT15_DM0
LCD_RD__DM1 EQU CYREG_PRT15_DM1
LCD_RD__DM2 EQU CYREG_PRT15_DM2
LCD_RD__DR EQU CYREG_PRT15_DR
LCD_RD__INP_DIS EQU CYREG_PRT15_INP_DIS
LCD_RD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LCD_RD__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LCD_RD__LCD_EN EQU CYREG_PRT15_LCD_EN
LCD_RD__MASK EQU 0x20
LCD_RD__PORT EQU 15
LCD_RD__PRT EQU CYREG_PRT15_PRT
LCD_RD__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LCD_RD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LCD_RD__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LCD_RD__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LCD_RD__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LCD_RD__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LCD_RD__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LCD_RD__PS EQU CYREG_PRT15_PS
LCD_RD__SHIFT EQU 5
LCD_RD__SLW EQU CYREG_PRT15_SLW

; LCD_RS
LCD_RS__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
LCD_RS__0__MASK EQU 0x08
LCD_RS__0__PC EQU CYREG_PRT6_PC3
LCD_RS__0__PORT EQU 6
LCD_RS__0__SHIFT EQU 3
LCD_RS__AG EQU CYREG_PRT6_AG
LCD_RS__AMUX EQU CYREG_PRT6_AMUX
LCD_RS__BIE EQU CYREG_PRT6_BIE
LCD_RS__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LCD_RS__BYP EQU CYREG_PRT6_BYP
LCD_RS__CTL EQU CYREG_PRT6_CTL
LCD_RS__DM0 EQU CYREG_PRT6_DM0
LCD_RS__DM1 EQU CYREG_PRT6_DM1
LCD_RS__DM2 EQU CYREG_PRT6_DM2
LCD_RS__DR EQU CYREG_PRT6_DR
LCD_RS__INP_DIS EQU CYREG_PRT6_INP_DIS
LCD_RS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LCD_RS__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LCD_RS__LCD_EN EQU CYREG_PRT6_LCD_EN
LCD_RS__MASK EQU 0x08
LCD_RS__PORT EQU 6
LCD_RS__PRT EQU CYREG_PRT6_PRT
LCD_RS__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LCD_RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LCD_RS__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LCD_RS__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LCD_RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LCD_RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LCD_RS__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LCD_RS__PS EQU CYREG_PRT6_PS
LCD_RS__SHIFT EQU 3
LCD_RS__SLW EQU CYREG_PRT6_SLW
LCD_RST__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
LCD_RST__0__MASK EQU 0x02
LCD_RST__0__PC EQU CYREG_PRT6_PC1
LCD_RST__0__PORT EQU 6
LCD_RST__0__SHIFT EQU 1
LCD_RST__AG EQU CYREG_PRT6_AG
LCD_RST__AMUX EQU CYREG_PRT6_AMUX
LCD_RST__BIE EQU CYREG_PRT6_BIE
LCD_RST__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LCD_RST__BYP EQU CYREG_PRT6_BYP
LCD_RST__CTL EQU CYREG_PRT6_CTL
LCD_RST__DM0 EQU CYREG_PRT6_DM0
LCD_RST__DM1 EQU CYREG_PRT6_DM1
LCD_RST__DM2 EQU CYREG_PRT6_DM2
LCD_RST__DR EQU CYREG_PRT6_DR
LCD_RST__INP_DIS EQU CYREG_PRT6_INP_DIS
LCD_RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LCD_RST__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LCD_RST__LCD_EN EQU CYREG_PRT6_LCD_EN
LCD_RST__MASK EQU 0x02
LCD_RST__PORT EQU 6
LCD_RST__PRT EQU CYREG_PRT6_PRT
LCD_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LCD_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LCD_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LCD_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LCD_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LCD_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LCD_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LCD_RST__PS EQU CYREG_PRT6_PS
LCD_RST__SHIFT EQU 1
LCD_RST__SLW EQU CYREG_PRT6_SLW

; LCD_WR
LCD_WR__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
LCD_WR__0__MASK EQU 0x10
LCD_WR__0__PC EQU CYREG_IO_PC_PRT15_PC4
LCD_WR__0__PORT EQU 15
LCD_WR__0__SHIFT EQU 4
LCD_WR__AG EQU CYREG_PRT15_AG
LCD_WR__AMUX EQU CYREG_PRT15_AMUX
LCD_WR__BIE EQU CYREG_PRT15_BIE
LCD_WR__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LCD_WR__BYP EQU CYREG_PRT15_BYP
LCD_WR__CTL EQU CYREG_PRT15_CTL
LCD_WR__DM0 EQU CYREG_PRT15_DM0
LCD_WR__DM1 EQU CYREG_PRT15_DM1
LCD_WR__DM2 EQU CYREG_PRT15_DM2
LCD_WR__DR EQU CYREG_PRT15_DR
LCD_WR__INP_DIS EQU CYREG_PRT15_INP_DIS
LCD_WR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LCD_WR__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LCD_WR__LCD_EN EQU CYREG_PRT15_LCD_EN
LCD_WR__MASK EQU 0x10
LCD_WR__PORT EQU 15
LCD_WR__PRT EQU CYREG_PRT15_PRT
LCD_WR__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LCD_WR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LCD_WR__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LCD_WR__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LCD_WR__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LCD_WR__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LCD_WR__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LCD_WR__PS EQU CYREG_PRT15_PS
LCD_WR__SHIFT EQU 4
LCD_WR__SLW EQU CYREG_PRT15_SLW
LCD_WR_REG_Sync_ctrl_reg__0__MASK EQU 0x01
LCD_WR_REG_Sync_ctrl_reg__0__POS EQU 0
LCD_WR_REG_Sync_ctrl_reg__1__MASK EQU 0x02
LCD_WR_REG_Sync_ctrl_reg__1__POS EQU 1
LCD_WR_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LCD_WR_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
LCD_WR_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
LCD_WR_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
LCD_WR_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
LCD_WR_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
LCD_WR_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
LCD_WR_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
LCD_WR_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
LCD_WR_REG_Sync_ctrl_reg__2__MASK EQU 0x04
LCD_WR_REG_Sync_ctrl_reg__2__POS EQU 2
LCD_WR_REG_Sync_ctrl_reg__3__MASK EQU 0x08
LCD_WR_REG_Sync_ctrl_reg__3__POS EQU 3
LCD_WR_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LCD_WR_REG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
LCD_WR_REG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
LCD_WR_REG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
LCD_WR_REG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
LCD_WR_REG_Sync_ctrl_reg__MASK EQU 0x0F
LCD_WR_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LCD_WR_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LCD_WR_REG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

; PIXEL_CLK
PIXEL_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
PIXEL_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
PIXEL_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
PIXEL_CLK__CFG2_SRC_SEL_MASK EQU 0x07
PIXEL_CLK__INDEX EQU 0x00
PIXEL_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PIXEL_CLK__PM_ACT_MSK EQU 0x01
PIXEL_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PIXEL_CLK__PM_STBY_MSK EQU 0x01

; PWM_1
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT5_PC0
Pin_1__0__PORT EQU 5
Pin_1__0__SHIFT EQU 0
Pin_1__AG EQU CYREG_PRT5_AG
Pin_1__AMUX EQU CYREG_PRT5_AMUX
Pin_1__BIE EQU CYREG_PRT5_BIE
Pin_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_1__BYP EQU CYREG_PRT5_BYP
Pin_1__CTL EQU CYREG_PRT5_CTL
Pin_1__DM0 EQU CYREG_PRT5_DM0
Pin_1__DM1 EQU CYREG_PRT5_DM1
Pin_1__DM2 EQU CYREG_PRT5_DM2
Pin_1__DR EQU CYREG_PRT5_DR
Pin_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_1__MASK EQU 0x01
Pin_1__PORT EQU 5
Pin_1__PRT EQU CYREG_PRT5_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_1__PS EQU CYREG_PRT5_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT5_SLW
Pin_10__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_10__0__MASK EQU 0x08
Pin_10__0__PC EQU CYREG_PRT3_PC3
Pin_10__0__PORT EQU 3
Pin_10__0__SHIFT EQU 3
Pin_10__AG EQU CYREG_PRT3_AG
Pin_10__AMUX EQU CYREG_PRT3_AMUX
Pin_10__BIE EQU CYREG_PRT3_BIE
Pin_10__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_10__BYP EQU CYREG_PRT3_BYP
Pin_10__CTL EQU CYREG_PRT3_CTL
Pin_10__DM0 EQU CYREG_PRT3_DM0
Pin_10__DM1 EQU CYREG_PRT3_DM1
Pin_10__DM2 EQU CYREG_PRT3_DM2
Pin_10__DR EQU CYREG_PRT3_DR
Pin_10__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_10__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_10__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_10__MASK EQU 0x08
Pin_10__PORT EQU 3
Pin_10__PRT EQU CYREG_PRT3_PRT
Pin_10__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_10__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_10__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_10__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_10__PS EQU CYREG_PRT3_PS
Pin_10__SHIFT EQU 3
Pin_10__SLW EQU CYREG_PRT3_SLW
Pin_11__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_11__0__MASK EQU 0x10
Pin_11__0__PC EQU CYREG_PRT3_PC4
Pin_11__0__PORT EQU 3
Pin_11__0__SHIFT EQU 4
Pin_11__AG EQU CYREG_PRT3_AG
Pin_11__AMUX EQU CYREG_PRT3_AMUX
Pin_11__BIE EQU CYREG_PRT3_BIE
Pin_11__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_11__BYP EQU CYREG_PRT3_BYP
Pin_11__CTL EQU CYREG_PRT3_CTL
Pin_11__DM0 EQU CYREG_PRT3_DM0
Pin_11__DM1 EQU CYREG_PRT3_DM1
Pin_11__DM2 EQU CYREG_PRT3_DM2
Pin_11__DR EQU CYREG_PRT3_DR
Pin_11__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_11__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_11__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_11__MASK EQU 0x10
Pin_11__PORT EQU 3
Pin_11__PRT EQU CYREG_PRT3_PRT
Pin_11__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_11__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_11__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_11__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_11__PS EQU CYREG_PRT3_PS
Pin_11__SHIFT EQU 4
Pin_11__SLW EQU CYREG_PRT3_SLW
Pin_12__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_12__0__MASK EQU 0x20
Pin_12__0__PC EQU CYREG_PRT3_PC5
Pin_12__0__PORT EQU 3
Pin_12__0__SHIFT EQU 5
Pin_12__AG EQU CYREG_PRT3_AG
Pin_12__AMUX EQU CYREG_PRT3_AMUX
Pin_12__BIE EQU CYREG_PRT3_BIE
Pin_12__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_12__BYP EQU CYREG_PRT3_BYP
Pin_12__CTL EQU CYREG_PRT3_CTL
Pin_12__DM0 EQU CYREG_PRT3_DM0
Pin_12__DM1 EQU CYREG_PRT3_DM1
Pin_12__DM2 EQU CYREG_PRT3_DM2
Pin_12__DR EQU CYREG_PRT3_DR
Pin_12__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_12__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_12__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_12__MASK EQU 0x20
Pin_12__PORT EQU 3
Pin_12__PRT EQU CYREG_PRT3_PRT
Pin_12__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_12__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_12__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_12__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_12__PS EQU CYREG_PRT3_PS
Pin_12__SHIFT EQU 5
Pin_12__SLW EQU CYREG_PRT3_SLW
Pin_13__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_13__0__MASK EQU 0x40
Pin_13__0__PC EQU CYREG_PRT3_PC6
Pin_13__0__PORT EQU 3
Pin_13__0__SHIFT EQU 6
Pin_13__AG EQU CYREG_PRT3_AG
Pin_13__AMUX EQU CYREG_PRT3_AMUX
Pin_13__BIE EQU CYREG_PRT3_BIE
Pin_13__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_13__BYP EQU CYREG_PRT3_BYP
Pin_13__CTL EQU CYREG_PRT3_CTL
Pin_13__DM0 EQU CYREG_PRT3_DM0
Pin_13__DM1 EQU CYREG_PRT3_DM1
Pin_13__DM2 EQU CYREG_PRT3_DM2
Pin_13__DR EQU CYREG_PRT3_DR
Pin_13__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_13__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_13__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_13__MASK EQU 0x40
Pin_13__PORT EQU 3
Pin_13__PRT EQU CYREG_PRT3_PRT
Pin_13__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_13__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_13__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_13__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_13__PS EQU CYREG_PRT3_PS
Pin_13__SHIFT EQU 6
Pin_13__SLW EQU CYREG_PRT3_SLW
Pin_14__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_14__0__MASK EQU 0x80
Pin_14__0__PC EQU CYREG_PRT3_PC7
Pin_14__0__PORT EQU 3
Pin_14__0__SHIFT EQU 7
Pin_14__AG EQU CYREG_PRT3_AG
Pin_14__AMUX EQU CYREG_PRT3_AMUX
Pin_14__BIE EQU CYREG_PRT3_BIE
Pin_14__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_14__BYP EQU CYREG_PRT3_BYP
Pin_14__CTL EQU CYREG_PRT3_CTL
Pin_14__DM0 EQU CYREG_PRT3_DM0
Pin_14__DM1 EQU CYREG_PRT3_DM1
Pin_14__DM2 EQU CYREG_PRT3_DM2
Pin_14__DR EQU CYREG_PRT3_DR
Pin_14__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_14__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_14__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_14__MASK EQU 0x80
Pin_14__PORT EQU 3
Pin_14__PRT EQU CYREG_PRT3_PRT
Pin_14__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_14__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_14__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_14__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_14__PS EQU CYREG_PRT3_PS
Pin_14__SHIFT EQU 7
Pin_14__SLW EQU CYREG_PRT3_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT5_PC1
Pin_2__0__PORT EQU 5
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT5_AG
Pin_2__AMUX EQU CYREG_PRT5_AMUX
Pin_2__BIE EQU CYREG_PRT5_BIE
Pin_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_2__BYP EQU CYREG_PRT5_BYP
Pin_2__CTL EQU CYREG_PRT5_CTL
Pin_2__DM0 EQU CYREG_PRT5_DM0
Pin_2__DM1 EQU CYREG_PRT5_DM1
Pin_2__DM2 EQU CYREG_PRT5_DM2
Pin_2__DR EQU CYREG_PRT5_DR
Pin_2__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 5
Pin_2__PRT EQU CYREG_PRT5_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_2__PS EQU CYREG_PRT5_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT5_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Pin_3__0__MASK EQU 0x04
Pin_3__0__PC EQU CYREG_PRT5_PC2
Pin_3__0__PORT EQU 5
Pin_3__0__SHIFT EQU 2
Pin_3__AG EQU CYREG_PRT5_AG
Pin_3__AMUX EQU CYREG_PRT5_AMUX
Pin_3__BIE EQU CYREG_PRT5_BIE
Pin_3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_3__BYP EQU CYREG_PRT5_BYP
Pin_3__CTL EQU CYREG_PRT5_CTL
Pin_3__DM0 EQU CYREG_PRT5_DM0
Pin_3__DM1 EQU CYREG_PRT5_DM1
Pin_3__DM2 EQU CYREG_PRT5_DM2
Pin_3__DR EQU CYREG_PRT5_DR
Pin_3__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_3__MASK EQU 0x04
Pin_3__PORT EQU 5
Pin_3__PRT EQU CYREG_PRT5_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_3__PS EQU CYREG_PRT5_PS
Pin_3__SHIFT EQU 2
Pin_3__SLW EQU CYREG_PRT5_SLW

; Pin_4
Pin_4__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
Pin_4__0__MASK EQU 0x08
Pin_4__0__PC EQU CYREG_PRT5_PC3
Pin_4__0__PORT EQU 5
Pin_4__0__SHIFT EQU 3
Pin_4__AG EQU CYREG_PRT5_AG
Pin_4__AMUX EQU CYREG_PRT5_AMUX
Pin_4__BIE EQU CYREG_PRT5_BIE
Pin_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_4__BYP EQU CYREG_PRT5_BYP
Pin_4__CTL EQU CYREG_PRT5_CTL
Pin_4__DM0 EQU CYREG_PRT5_DM0
Pin_4__DM1 EQU CYREG_PRT5_DM1
Pin_4__DM2 EQU CYREG_PRT5_DM2
Pin_4__DR EQU CYREG_PRT5_DR
Pin_4__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_4__MASK EQU 0x08
Pin_4__PORT EQU 5
Pin_4__PRT EQU CYREG_PRT5_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_4__PS EQU CYREG_PRT5_PS
Pin_4__SHIFT EQU 3
Pin_4__SLW EQU CYREG_PRT5_SLW

; Pin_5
Pin_5__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Pin_5__0__MASK EQU 0x10
Pin_5__0__PC EQU CYREG_PRT5_PC4
Pin_5__0__PORT EQU 5
Pin_5__0__SHIFT EQU 4
Pin_5__AG EQU CYREG_PRT5_AG
Pin_5__AMUX EQU CYREG_PRT5_AMUX
Pin_5__BIE EQU CYREG_PRT5_BIE
Pin_5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_5__BYP EQU CYREG_PRT5_BYP
Pin_5__CTL EQU CYREG_PRT5_CTL
Pin_5__DM0 EQU CYREG_PRT5_DM0
Pin_5__DM1 EQU CYREG_PRT5_DM1
Pin_5__DM2 EQU CYREG_PRT5_DM2
Pin_5__DR EQU CYREG_PRT5_DR
Pin_5__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_5__MASK EQU 0x10
Pin_5__PORT EQU 5
Pin_5__PRT EQU CYREG_PRT5_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_5__PS EQU CYREG_PRT5_PS
Pin_5__SHIFT EQU 4
Pin_5__SLW EQU CYREG_PRT5_SLW

; Pin_6
Pin_6__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Pin_6__0__MASK EQU 0x20
Pin_6__0__PC EQU CYREG_PRT5_PC5
Pin_6__0__PORT EQU 5
Pin_6__0__SHIFT EQU 5
Pin_6__AG EQU CYREG_PRT5_AG
Pin_6__AMUX EQU CYREG_PRT5_AMUX
Pin_6__BIE EQU CYREG_PRT5_BIE
Pin_6__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_6__BYP EQU CYREG_PRT5_BYP
Pin_6__CTL EQU CYREG_PRT5_CTL
Pin_6__DM0 EQU CYREG_PRT5_DM0
Pin_6__DM1 EQU CYREG_PRT5_DM1
Pin_6__DM2 EQU CYREG_PRT5_DM2
Pin_6__DR EQU CYREG_PRT5_DR
Pin_6__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_6__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_6__MASK EQU 0x20
Pin_6__PORT EQU 5
Pin_6__PRT EQU CYREG_PRT5_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_6__PS EQU CYREG_PRT5_PS
Pin_6__SHIFT EQU 5
Pin_6__SLW EQU CYREG_PRT5_SLW

; Pin_7
Pin_7__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
Pin_7__0__MASK EQU 0x40
Pin_7__0__PC EQU CYREG_PRT5_PC6
Pin_7__0__PORT EQU 5
Pin_7__0__SHIFT EQU 6
Pin_7__AG EQU CYREG_PRT5_AG
Pin_7__AMUX EQU CYREG_PRT5_AMUX
Pin_7__BIE EQU CYREG_PRT5_BIE
Pin_7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_7__BYP EQU CYREG_PRT5_BYP
Pin_7__CTL EQU CYREG_PRT5_CTL
Pin_7__DM0 EQU CYREG_PRT5_DM0
Pin_7__DM1 EQU CYREG_PRT5_DM1
Pin_7__DM2 EQU CYREG_PRT5_DM2
Pin_7__DR EQU CYREG_PRT5_DR
Pin_7__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_7__MASK EQU 0x40
Pin_7__PORT EQU 5
Pin_7__PRT EQU CYREG_PRT5_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_7__PS EQU CYREG_PRT5_PS
Pin_7__SHIFT EQU 6
Pin_7__SLW EQU CYREG_PRT5_SLW

; Pin_8
Pin_8__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_8__0__MASK EQU 0x02
Pin_8__0__PC EQU CYREG_PRT3_PC1
Pin_8__0__PORT EQU 3
Pin_8__0__SHIFT EQU 1
Pin_8__AG EQU CYREG_PRT3_AG
Pin_8__AMUX EQU CYREG_PRT3_AMUX
Pin_8__BIE EQU CYREG_PRT3_BIE
Pin_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_8__BYP EQU CYREG_PRT3_BYP
Pin_8__CTL EQU CYREG_PRT3_CTL
Pin_8__DM0 EQU CYREG_PRT3_DM0
Pin_8__DM1 EQU CYREG_PRT3_DM1
Pin_8__DM2 EQU CYREG_PRT3_DM2
Pin_8__DR EQU CYREG_PRT3_DR
Pin_8__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_8__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_8__MASK EQU 0x02
Pin_8__PORT EQU 3
Pin_8__PRT EQU CYREG_PRT3_PRT
Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_8__PS EQU CYREG_PRT3_PS
Pin_8__SHIFT EQU 1
Pin_8__SLW EQU CYREG_PRT3_SLW

; Pin_9
Pin_9__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_9__0__MASK EQU 0x04
Pin_9__0__PC EQU CYREG_PRT3_PC2
Pin_9__0__PORT EQU 3
Pin_9__0__SHIFT EQU 2
Pin_9__AG EQU CYREG_PRT3_AG
Pin_9__AMUX EQU CYREG_PRT3_AMUX
Pin_9__BIE EQU CYREG_PRT3_BIE
Pin_9__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_9__BYP EQU CYREG_PRT3_BYP
Pin_9__CTL EQU CYREG_PRT3_CTL
Pin_9__DM0 EQU CYREG_PRT3_DM0
Pin_9__DM1 EQU CYREG_PRT3_DM1
Pin_9__DM2 EQU CYREG_PRT3_DM2
Pin_9__DR EQU CYREG_PRT3_DR
Pin_9__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_9__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_9__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_9__MASK EQU 0x04
Pin_9__PORT EQU 3
Pin_9__PRT EQU CYREG_PRT3_PRT
Pin_9__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_9__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_9__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_9__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_9__PS EQU CYREG_PRT3_PS
Pin_9__SHIFT EQU 2
Pin_9__SLW EQU CYREG_PRT3_SLW

; Pixel_ISR
Pixel_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Pixel_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Pixel_ISR__INTC_MASK EQU 0x01
Pixel_ISR__INTC_NUMBER EQU 0
Pixel_ISR__INTC_PRIOR_NUM EQU 7
Pixel_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Pixel_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Pixel_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pixel_ShiftReg_1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB10_A0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB10_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB10_D0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB10_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB10_F0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB10_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B0_UDB11_A0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B0_UDB11_A1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B0_UDB11_D0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B0_UDB11_D1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B0_UDB11_F0
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B0_UDB11_F1
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Pixel_ShiftReg_1_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Pixel_ShiftReg_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Pixel_ShiftReg_1_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Pixel_ShiftReg_1_bSR_StsReg__3__MASK EQU 0x08
Pixel_ShiftReg_1_bSR_StsReg__3__POS EQU 3
Pixel_ShiftReg_1_bSR_StsReg__4__MASK EQU 0x10
Pixel_ShiftReg_1_bSR_StsReg__4__POS EQU 4
Pixel_ShiftReg_1_bSR_StsReg__5__MASK EQU 0x20
Pixel_ShiftReg_1_bSR_StsReg__5__POS EQU 5
Pixel_ShiftReg_1_bSR_StsReg__6__MASK EQU 0x40
Pixel_ShiftReg_1_bSR_StsReg__6__POS EQU 6
Pixel_ShiftReg_1_bSR_StsReg__MASK EQU 0x78
Pixel_ShiftReg_1_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
Pixel_ShiftReg_1_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Pixel_ShiftReg_1_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__0__POS EQU 0
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Pixel_ShiftReg_1_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; Pixel_ShiftReg_bSR
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB13_A0
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB13_A1
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB13_D0
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB13_D1
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB13_F0
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB13_F1
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Pixel_ShiftReg_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Pixel_ShiftReg_bSR_StsReg__1__MASK EQU 0x02
Pixel_ShiftReg_bSR_StsReg__1__POS EQU 1
Pixel_ShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Pixel_ShiftReg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Pixel_ShiftReg_bSR_StsReg__3__MASK EQU 0x08
Pixel_ShiftReg_bSR_StsReg__3__POS EQU 3
Pixel_ShiftReg_bSR_StsReg__4__MASK EQU 0x10
Pixel_ShiftReg_bSR_StsReg__4__POS EQU 4
Pixel_ShiftReg_bSR_StsReg__5__MASK EQU 0x20
Pixel_ShiftReg_bSR_StsReg__5__POS EQU 5
Pixel_ShiftReg_bSR_StsReg__6__MASK EQU 0x40
Pixel_ShiftReg_bSR_StsReg__6__POS EQU 6
Pixel_ShiftReg_bSR_StsReg__MASK EQU 0x7A
Pixel_ShiftReg_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
Pixel_ShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Pixel_ShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Pixel_ShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Pixel_ShiftReg_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Pixel_ShiftReg_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Pixel_ShiftReg_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Pixel_ShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT2_PC0
Rx_1__0__PORT EQU 2
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT2_AG
Rx_1__AMUX EQU CYREG_PRT2_AMUX
Rx_1__BIE EQU CYREG_PRT2_BIE
Rx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_1__BYP EQU CYREG_PRT2_BYP
Rx_1__CTL EQU CYREG_PRT2_CTL
Rx_1__DM0 EQU CYREG_PRT2_DM0
Rx_1__DM1 EQU CYREG_PRT2_DM1
Rx_1__DM2 EQU CYREG_PRT2_DM2
Rx_1__DR EQU CYREG_PRT2_DR
Rx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 2
Rx_1__PRT EQU CYREG_PRT2_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_1__PS EQU CYREG_PRT2_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT2_SLW

; ShiftReg_1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB10_A0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB10_A1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB10_D0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB10_D1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB10_F0
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB10_F1
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_1_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_1_bSR_StsReg__0__MASK EQU 0x01
ShiftReg_1_bSR_StsReg__0__POS EQU 0
ShiftReg_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
ShiftReg_1_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
ShiftReg_1_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_1_bSR_StsReg__3__POS EQU 3
ShiftReg_1_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_1_bSR_StsReg__4__POS EQU 4
ShiftReg_1_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_1_bSR_StsReg__5__POS EQU 5
ShiftReg_1_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_1_bSR_StsReg__6__POS EQU 6
ShiftReg_1_bSR_StsReg__MASK EQU 0x79
ShiftReg_1_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
ShiftReg_1_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_1_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_1_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
ShiftReg_1_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
ShiftReg_1_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
ShiftReg_1_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
ShiftReg_1_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_1_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB10_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

; ShiftReg_DMA
ShiftReg_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ShiftReg_DMA__DRQ_NUMBER EQU 1
ShiftReg_DMA__NUMBEROF_TDS EQU 0
ShiftReg_DMA__PRIORITY EQU 2
ShiftReg_DMA__TERMIN_EN EQU 0
ShiftReg_DMA__TERMIN_SEL EQU 0
ShiftReg_DMA__TERMOUT0_EN EQU 0
ShiftReg_DMA__TERMOUT0_SEL EQU 0
ShiftReg_DMA__TERMOUT1_EN EQU 0
ShiftReg_DMA__TERMOUT1_SEL EQU 0

; Trigger_Comp
Trigger_Comp_ctComp__CLK EQU CYREG_CMP3_CLK
Trigger_Comp_ctComp__CMP_MASK EQU 0x08
Trigger_Comp_ctComp__CMP_NUMBER EQU 3
Trigger_Comp_ctComp__CR EQU CYREG_CMP3_CR
Trigger_Comp_ctComp__LUT__CR EQU CYREG_LUT3_CR
Trigger_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Trigger_Comp_ctComp__LUT__MSK_MASK EQU 0x08
Trigger_Comp_ctComp__LUT__MSK_SHIFT EQU 3
Trigger_Comp_ctComp__LUT__MX EQU CYREG_LUT3_MX
Trigger_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
Trigger_Comp_ctComp__LUT__SR_MASK EQU 0x08
Trigger_Comp_ctComp__LUT__SR_SHIFT EQU 3
Trigger_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Trigger_Comp_ctComp__PM_ACT_MSK EQU 0x08
Trigger_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Trigger_Comp_ctComp__PM_STBY_MSK EQU 0x08
Trigger_Comp_ctComp__SW0 EQU CYREG_CMP3_SW0
Trigger_Comp_ctComp__SW2 EQU CYREG_CMP3_SW2
Trigger_Comp_ctComp__SW3 EQU CYREG_CMP3_SW3
Trigger_Comp_ctComp__SW4 EQU CYREG_CMP3_SW4
Trigger_Comp_ctComp__SW6 EQU CYREG_CMP3_SW6
Trigger_Comp_ctComp__TR0 EQU CYREG_CMP3_TR0
Trigger_Comp_ctComp__TR1 EQU CYREG_CMP3_TR1
Trigger_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Trigger_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Trigger_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Trigger_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Trigger_Comp_ctComp__WRK EQU CYREG_CMP_WRK
Trigger_Comp_ctComp__WRK_MASK EQU 0x08
Trigger_Comp_ctComp__WRK_SHIFT EQU 3

; Trigger_Reference
Trigger_Reference_viDAC8__CR0 EQU CYREG_DAC3_CR0
Trigger_Reference_viDAC8__CR1 EQU CYREG_DAC3_CR1
Trigger_Reference_viDAC8__D EQU CYREG_DAC3_D
Trigger_Reference_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Trigger_Reference_viDAC8__PM_ACT_MSK EQU 0x08
Trigger_Reference_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Trigger_Reference_viDAC8__PM_STBY_MSK EQU 0x08
Trigger_Reference_viDAC8__STROBE EQU CYREG_DAC3_STROBE
Trigger_Reference_viDAC8__SW0 EQU CYREG_DAC3_SW0
Trigger_Reference_viDAC8__SW2 EQU CYREG_DAC3_SW2
Trigger_Reference_viDAC8__SW3 EQU CYREG_DAC3_SW3
Trigger_Reference_viDAC8__SW4 EQU CYREG_DAC3_SW4
Trigger_Reference_viDAC8__TR EQU CYREG_DAC3_TR
Trigger_Reference_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
Trigger_Reference_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
Trigger_Reference_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
Trigger_Reference_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
Trigger_Reference_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
Trigger_Reference_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
Trigger_Reference_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
Trigger_Reference_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
Trigger_Reference_viDAC8__TST EQU CYREG_DAC3_TST

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT2_PC1
Tx_1__0__PORT EQU 2
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT2_AG
Tx_1__AMUX EQU CYREG_PRT2_AMUX
Tx_1__BIE EQU CYREG_PRT2_BIE
Tx_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_1__BYP EQU CYREG_PRT2_BYP
Tx_1__CTL EQU CYREG_PRT2_CTL
Tx_1__DM0 EQU CYREG_PRT2_DM0
Tx_1__DM1 EQU CYREG_PRT2_DM1
Tx_1__DM2 EQU CYREG_PRT2_DM2
Tx_1__DR EQU CYREG_PRT2_DR
Tx_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 2
Tx_1__PRT EQU CYREG_PRT2_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_1__PS EQU CYREG_PRT2_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT2_SLW

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x04
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x10
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x10

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC1_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC1_TST

; VSync_ISR
VSync_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
VSync_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
VSync_ISR__INTC_MASK EQU 0x02
VSync_ISR__INTC_NUMBER EQU 1
VSync_ISR__INTC_PRIOR_NUM EQU 7
VSync_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
VSync_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
VSync_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock_2
timer_clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock_2__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_2__INDEX EQU 0x02
timer_clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_2__PM_ACT_MSK EQU 0x04
timer_clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_2__PM_STBY_MSK EQU 0x04

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 61500000
BCLK__BUS_CLK__KHZ EQU 61500
BCLK__BUS_CLK__MHZ EQU 61
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
