
---------- Begin Simulation Statistics ----------
final_tick                               1234273924500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 485370                       # Simulator instruction rate (inst/s)
host_mem_usage                                4510752                       # Number of bytes of host memory used
host_op_rate                                   753555                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3090.43                       # Real time elapsed on the host
host_tick_rate                               53297814                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2328807785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164713                       # Number of seconds simulated
sim_ticks                                164713055500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       422423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        844779                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      8719570                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       406248                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9146773                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2325412                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      8719570                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      6394158                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9602937                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          214644                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       324083                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          52763890                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         35659328                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       454567                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8833774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      46484033                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     15062660                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      767694187                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    326919853                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.348264                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.973857                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    156290091     47.81%     47.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     38263668     11.70%     59.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     13095917      4.01%     63.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     17408679      5.33%     68.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     23550112      7.20%     76.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13697237      4.19%     80.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10457065      3.20%     83.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7673051      2.35%     85.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     46484033     14.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    326919853                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts          698559296                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       198704                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         237825453                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             134565501                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           21      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    235954012     30.74%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     84772741     11.04%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu     24802932      3.23%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       754186      0.10%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    117779714     15.34%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      5624045      0.73%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2786974      0.36%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    120554459     15.70%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       148336      0.02%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4983029      0.65%     77.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1595594      0.21%     78.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    129582472     16.88%     95.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     38355671      5.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    767694186                       # Class of committed instruction
system.switch_cpus.commit.refs              174516766                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             767694186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.658852                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.658852                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     158312335                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      788735342                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         53650937                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         109379569                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         472896                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       7258742                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           136148551                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   926                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            40303838                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  5740                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9602937                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          49201373                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             275451864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        101819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       414822                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              514299337                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        90032                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       617557                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          945792                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               3145                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.029151                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     52024229                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2540056                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.561198                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    329074545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.406917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.460752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        208405209     63.33%     63.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          7753358      2.36%     65.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6890522      2.09%     67.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          5108917      1.55%     69.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3588814      1.09%     70.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5823474      1.77%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5892967      1.79%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          8526663      2.59%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         77084621     23.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    329074545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads        1179149521                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        659155813                       # number of floating regfile writes
system.switch_cpus.idleCycles                  351566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       535591                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          9078003                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.582315                       # Inst execution rate
system.switch_cpus.iew.exec_refs            250391704                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           40303838                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       128208295                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     136632992                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        30379                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        17643                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     40589334                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    782756762                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     210087866                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1178167                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     850681980                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1026588                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         472896                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2787866                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3435534                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     14198721                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        12962                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        21482                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2067487                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       638069                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        21482                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       471673                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        63918                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         932415611                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             776022692                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596420                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         556111221                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.355681                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              776296283                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        558787994                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        61889394                       # number of integer regfile writes
system.switch_cpus.ipc                       1.517791                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.517791                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       170459      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     240984907     28.29%     28.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     28.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     28.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     85743230     10.07%     38.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     38.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     38.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     38.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     38.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     38.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     38.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     38.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     38.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     38.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu     25259962      2.97%     41.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       766884      0.09%     41.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    118443139     13.90%     55.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      5695064      0.67%     56.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2786974      0.33%     56.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    121105371     14.22%     70.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       148336      0.02%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     16522274      1.94%     72.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1699489      0.20%     72.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    193877907     22.76%     95.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     38656153      4.54%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      851860149                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       785504140                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads   1553614530                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    704032980                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    720438929                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            26075502                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.030610                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          249481      0.96%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         366941      1.41%      2.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      2.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      2.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             1      0.00%      2.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      2.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      2.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      2.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      2.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      2.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      2.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        32881      0.13%      2.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      2.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      2.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        15725      0.06%      2.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv       132744      0.51%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       520566      2.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8356144     32.05%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4787      0.02%     37.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     16331127     62.63%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        65105      0.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       92261052                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    505478360                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     71989712                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     77400477                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          782726383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         851860149                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        30379                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     15062492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       222547                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        30379                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     17185064                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    329074545                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.588654                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.606051                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    130435668     39.64%     39.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     17864422      5.43%     45.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     25316490      7.69%     52.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     27123441      8.24%     61.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     41641717     12.65%     73.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     30763754      9.35%     83.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     24702282      7.51%     90.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     16421074      4.99%     95.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     14805697      4.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    329074545                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.585891                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            49250754                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 49397                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     10925775                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       993570                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    136632992                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     40589334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       284782187                       # number of misc regfile reads
system.switch_cpus.numCycles                329426111                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       141669068                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     748425762                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       12515326                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         56315228                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3235288                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           201                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    1877869754                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      786478801                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    766694085                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         113471328                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles         472896                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      16948639                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         18268237                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups   1194570907                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    415676364                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       197320                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        32249                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          39640858                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        39334                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1063192667                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1567670081                       # The number of ROB writes
system.switch_cpus.timesIdled                   59853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3559102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7118018                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1442                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              55876                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       366580                       # Transaction distribution
system.membus.trans_dist::CleanEvict            55843                       # Transaction distribution
system.membus.trans_dist::ReadExReq            366480                       # Transaction distribution
system.membus.trans_dist::ReadExResp           366480                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55876                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1267135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1267135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1267135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50491904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50491904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50491904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            422356                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  422356    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              422356                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2438126039                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2354111916                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1234273924500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            611175                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3345133                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       120920                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          514752                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2945765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2945765                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120920                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       490255                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       362760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10308060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10670820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     15477760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    410532672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              426010432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          423865                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23461120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3982781                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000362                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019024                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3981339     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1442      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3982781                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6660546862                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5154030998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         181381497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst       120054                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      3014530                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3134584                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       120054                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      3014530                       # number of overall hits
system.l2.overall_hits::total                 3134584                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          866                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       421490                       # number of demand (read+write) misses
system.l2.demand_misses::total                 422356                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          866                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       421490                       # number of overall misses
system.l2.overall_misses::total                422356                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     79148480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  40307187481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40386335961                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     79148480                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  40307187481                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40386335961                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       120920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3436020                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3556940                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       120920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3436020                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3556940                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.007162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.122668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118741                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.007162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.122668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118741                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 91395.473441                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95630.234361                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95621.551395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 91395.473441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95630.234361                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95621.551395                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           72325014                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    422356                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     171.241829                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              366580                       # number of writebacks
system.l2.writebacks::total                    366580                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       421490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            422356                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       421490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           422356                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     70488480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  36092287481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36162775961                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     70488480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  36092287481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36162775961                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.007162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.122668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.118741                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.007162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.122668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118741                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81395.473441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85630.234361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85621.551395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81395.473441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85630.234361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85621.551395                       # average overall mshr miss latency
system.l2.replacements                         423865                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2978553                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2978553                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2978553                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2978553                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       120920                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           120920                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       120920                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       120920                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data      2579285                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2579285                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       366480                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              366480                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  35240229499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35240229499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      2945765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2945765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.124409                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.124409                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 96158.670320                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96158.670320                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       366480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         366480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  31575429499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31575429499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.124409                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.124409                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 86158.670320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86158.670320                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       120054                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             120054                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     79148480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     79148480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       120920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         120920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.007162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 91395.473441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91395.473441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     70488480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70488480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.007162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81395.473441                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81395.473441                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       435245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            435245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        55010                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55010                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5066957982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5066957982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       490255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        490255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.112207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.112207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92109.761534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92109.761534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        55010                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55010                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4516857982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4516857982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.112207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.112207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82109.761534                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82109.761534                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     6764756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    423865                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.959695                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.902183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        32.161504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       130.376186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    31.329746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7940.230382                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.015915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.969266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 114245945                       # Number of tag accesses
system.l2.tags.data_accesses                114245945                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        55424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     26975360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27030784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        55424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23461120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23461120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       421490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              422356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       366580                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             366580                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       336488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    163771839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             164108327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       336488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           336488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      142436311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            142436311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      142436311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       336488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    163771839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            306544638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    366580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    421490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090463750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22793                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22793                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1230891                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             343987                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      422356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     366580                       # Number of write requests accepted
system.mem_ctrls.readBursts                    422356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   366580                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             26356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22888                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10768598084                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2111780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18687773084                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25496.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44246.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  190271                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                422356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               366580                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  422356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       598137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.412180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.232164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    44.069128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       472906     79.06%     79.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       119168     19.92%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5925      0.99%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           46      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       598137                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.529417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.465199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.395672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2                 1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3                 7      0.03%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4                 3      0.01%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5                 3      0.01%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6                 1      0.00%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7                12      0.05%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8                35      0.15%      0.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9                 5      0.02%      0.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10                3      0.01%      0.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11                4      0.02%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12                4      0.02%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13                6      0.03%      0.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14               24      0.11%      0.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15               28      0.12%      0.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16             1657      7.27%      7.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17             2378     10.43%     18.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18             3566     15.65%     33.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19            13155     57.72%     91.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20              691      3.03%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21              885      3.88%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22              121      0.53%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23              152      0.67%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24               25      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25               22      0.10%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26                3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28                1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30                1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22793                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.081736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.076453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.431146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21968     96.38%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.01%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              614      2.69%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              201      0.88%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22793                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               27030784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23459264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27030784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23461120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       164.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       142.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    164.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    142.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  164707672500                       # Total gap between requests
system.mem_ctrls.avgGap                     208771.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        55424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     26975360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23459264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 336488.202661020972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 163771838.960269898176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 142425042.925634980202                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       421490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       366580                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     34297083                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  18653476001                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4116148551000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39604.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     44256.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11228513.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    24.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2134731480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1134636690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1507396800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          956533680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13002094560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53141886030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18498464160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90375743400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.685975                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47598932497                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5500040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 111614083003                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2135966700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1135293225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1508225040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          956862540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13002094560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      53141799960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18498281280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90378523305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.702852                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47599087748                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5500040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 111613927752                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1069560869000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   164713055500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1577814287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     49079385                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1626893672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1577814287                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49079385                       # number of overall hits
system.cpu.icache.overall_hits::total      1626893672                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       200724                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       120920                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         321644                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       200724                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       120920                       # number of overall misses
system.cpu.icache.overall_misses::total        321644                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1797860851                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1797860851                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1797860851                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1797860851                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1578015011                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     49200305                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1627215316                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1578015011                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     49200305                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1627215316                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002458                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002458                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000198                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14868.184345                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5589.598597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14868.184345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5589.598597                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      3353733                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs            120920                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.735139                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       321132                       # number of writebacks
system.cpu.icache.writebacks::total            321132                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       120920                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       120920                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       120920                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       120920                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1676940851                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1676940851                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1676940851                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1676940851                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002458                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002458                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13868.184345                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13868.184345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13868.184345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13868.184345                       # average overall mshr miss latency
system.cpu.icache.replacements                 321132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1577814287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49079385                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1626893672                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       200724                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       120920                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        321644                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1797860851                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1797860851                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1578015011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     49200305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1627215316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14868.184345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5589.598597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       120920                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       120920                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1676940851                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1676940851                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13868.184345                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13868.184345                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991965                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           514095292                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            321132                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1600.884658                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.317432                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.674533                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.953745                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.046239                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6509182908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6509182908                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    351409817                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    158296102                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        509705919                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    351414878                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    158296102                       # number of overall hits
system.cpu.dcache.overall_hits::total       509710980                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6780379                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3436020                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10216399                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6780680                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3436020                       # number of overall misses
system.cpu.dcache.overall_misses::total      10216700                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  82319068082                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  82319068082                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  82319068082                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  82319068082                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    358190196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    161732122                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519922318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    358195558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    161732122                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519927680                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021245                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019650                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021245                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019650                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23957.680130                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8057.542396                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23957.680130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8057.305009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    157466778                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3436020                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.828248                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8854499                       # number of writebacks
system.cpu.dcache.writebacks::total           8854499                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3436020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3436020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3436020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3436020                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  78883048082                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78883048082                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  78883048082                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78883048082                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021245                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021245                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22957.680130                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22957.680130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22957.680130                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22957.680130                       # average overall mshr miss latency
system.cpu.dcache.replacements               10216188                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    274024604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    121290602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       395315206                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1074422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       490255                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1564677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11176239000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11176239000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    275099026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    121780857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    396879883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 22796.787386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7142.840983                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       490255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       490255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  10685984000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10685984000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21796.787386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21796.787386                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     77385213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     37005500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      114390713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5705957                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2945765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8651722                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  71142829082                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  71142829082                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     83091170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     39951265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    123042435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.068671                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.073734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24150.884094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8222.967530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2945765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2945765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  68197064082                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  68197064082                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.073734                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023941                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23150.884094                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23150.884094                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5061                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5061                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.056136                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.056136                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1234273924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.983547                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           519575549                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10216188                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.858065                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   443.895170                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    68.088377                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.866983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.132985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2089927420                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2089927420                       # Number of data accesses

---------- End Simulation Statistics   ----------
