/// Auto-generated register definitions for OTG_FS_PWRCLK
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::otg_fs_pwrclk {

// ============================================================================
// OTG_FS_PWRCLK - USB on the go full speed
// Base Address: 0x50000E00
// ============================================================================

/// OTG_FS_PWRCLK Register Structure
struct OTG_FS_PWRCLK_Registers {

    /// OTG_FS power and clock gating control register (OTG_FS_PCGCCTL)
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTG_FS_PCGCCTL;
};

static_assert(sizeof(OTG_FS_PWRCLK_Registers) >= 4, "OTG_FS_PWRCLK_Registers size mismatch");

/// OTG_FS_PWRCLK peripheral instance
inline OTG_FS_PWRCLK_Registers* OTG_FS_PWRCLK() {
    return reinterpret_cast<OTG_FS_PWRCLK_Registers*>(0x50000E00);
}

}  // namespace alloy::hal::st::stm32f7::otg_fs_pwrclk
