// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dft_HH_
#define _dft_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sin_or_cos_double_s.h"
#include "dft_faddfsub_32nsibs.h"
#include "dft_fmul_32ns_32njbC.h"
#include "dft_sitofp_32ns_3kbM.h"
#include "dft_fptrunc_64ns_lbW.h"
#include "dft_fpext_32ns_64mb6.h"
#include "dft_dmul_64ns_64nncg.h"
#include "dft_sitodp_32ns_6ocq.h"
#include "dft_temp_real.h"

namespace ap_rtl {

struct dft : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > sample_real_address0;
    sc_out< sc_logic > sample_real_ce0;
    sc_out< sc_logic > sample_real_we0;
    sc_out< sc_lv<32> > sample_real_d0;
    sc_in< sc_lv<32> > sample_real_q0;
    sc_out< sc_lv<8> > sample_imag_address0;
    sc_out< sc_logic > sample_imag_ce0;
    sc_out< sc_logic > sample_imag_we0;
    sc_out< sc_lv<32> > sample_imag_d0;
    sc_in< sc_lv<32> > sample_imag_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    dft(sc_module_name name);
    SC_HAS_PROCESS(dft);

    ~dft();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dft_temp_real* temp_real_U;
    dft_temp_real* temp_imag_U;
    sin_or_cos_double_s* grp_sin_or_cos_double_s_fu_219;
    dft_faddfsub_32nsibs<1,5,32,32,32>* dft_faddfsub_32nsibs_U17;
    dft_fmul_32ns_32njbC<1,4,32,32,32>* dft_fmul_32ns_32njbC_U18;
    dft_sitofp_32ns_3kbM<1,4,32,32>* dft_sitofp_32ns_3kbM_U19;
    dft_fptrunc_64ns_lbW<1,2,64,32>* dft_fptrunc_64ns_lbW_U20;
    dft_fpext_32ns_64mb6<1,2,32,64>* dft_fpext_32ns_64mb6_U21;
    dft_dmul_64ns_64nncg<1,6,64,64,64>* dft_dmul_64ns_64nncg_U22;
    dft_sitodp_32ns_6ocq<1,5,32,64>* dft_sitodp_32ns_6ocq_U23;
    sc_signal< sc_lv<22> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > empty_41_reg_172;
    sc_signal< sc_lv<32> > empty_42_reg_184;
    sc_signal< sc_lv<9> > j_0_reg_196;
    sc_signal< sc_lv<9> > j_0_reg_196_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > j_0_reg_196_pp0_iter2_reg;
    sc_signal< sc_lv<9> > j_0_reg_196_pp0_iter3_reg;
    sc_signal< sc_lv<9> > i_2_fu_273_p2;
    sc_signal< sc_lv<9> > i_2_reg_348;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln18_fu_267_p2;
    sc_signal< sc_lv<64> > grp_fu_264_p1;
    sc_signal< sc_lv<64> > tmp_reg_358;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > grp_fu_259_p2;
    sc_signal< sc_lv<64> > tmp_2_reg_363;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<8> > temp_real_addr_reg_368;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<8> > temp_imag_addr_reg_373;
    sc_signal< sc_lv<32> > grp_fu_252_p1;
    sc_signal< sc_lv<32> > w_reg_378;
    sc_signal< sc_lv<1> > icmp_ln27_fu_290_p2;
    sc_signal< sc_lv<1> > icmp_ln27_reg_383;
    sc_signal< sc_lv<1> > icmp_ln27_reg_383_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_383_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_383_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_383_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_383_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_383_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_383_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln27_reg_383_pp0_iter8_reg;
    sc_signal< sc_lv<9> > j_fu_296_p2;
    sc_signal< sc_lv<9> > j_reg_387;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > grp_fu_249_p1;
    sc_signal< sc_lv<32> > tmp_3_reg_397;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state18_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state28_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state33_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state38_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state43_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state48_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state53_pp0_stage3_iter7;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_fu_245_p2;
    sc_signal< sc_lv<32> > tmp_4_reg_402;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state22_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state27_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state32_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state37_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state42_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state47_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state52_pp0_stage2_iter7;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<64> > grp_fu_255_p1;
    sc_signal< sc_lv<64> > x_assign_reg_407;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state19_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state24_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state29_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state34_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state39_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state44_pp0_stage4_iter5;
    sc_signal< bool > ap_block_state49_pp0_stage4_iter6;
    sc_signal< bool > ap_block_state54_pp0_stage4_iter7;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<64> > grp_sin_or_cos_double_s_fu_219_ap_return;
    sc_signal< sc_lv<64> > tmp_i_i_reg_412;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<64> > tmp_i_i9_reg_417;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > c_reg_432;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state26_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state31_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state36_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state41_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state46_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state51_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state56_pp0_stage1_iter8;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<64> > bitcast_ln30_1_fu_322_p1;
    sc_signal< sc_lv<32> > sample_real_load_reg_442;
    sc_signal< sc_lv<32> > sample_imag_load_reg_447;
    sc_signal< sc_lv<32> > s_reg_452;
    sc_signal< sc_lv<32> > tmp_9_reg_457;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_s_reg_462;
    sc_signal< sc_lv<32> > tmp_5_reg_467;
    sc_signal< sc_lv<32> > tmp_10_reg_472;
    sc_signal< sc_lv<32> > grp_fu_239_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_477;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > tmp_11_reg_482;
    sc_signal< sc_lv<32> > tmp_8_reg_487;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<32> > tmp_12_reg_493;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<9> > i_fu_333_p2;
    sc_signal< sc_lv<9> > i_reg_502;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_lv<64> > zext_ln41_fu_339_p1;
    sc_signal< sc_lv<64> > zext_ln41_reg_507;
    sc_signal< sc_lv<1> > icmp_ln40_fu_327_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state15;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<8> > temp_real_address0;
    sc_signal< sc_logic > temp_real_ce0;
    sc_signal< sc_logic > temp_real_we0;
    sc_signal< sc_lv<32> > temp_real_d0;
    sc_signal< sc_lv<32> > temp_real_q0;
    sc_signal< sc_lv<8> > temp_imag_address0;
    sc_signal< sc_logic > temp_imag_ce0;
    sc_signal< sc_logic > temp_imag_we0;
    sc_signal< sc_lv<32> > temp_imag_d0;
    sc_signal< sc_lv<32> > temp_imag_q0;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_219_ap_start;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_219_ap_done;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_219_ap_idle;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_219_ap_ready;
    sc_signal< sc_lv<64> > grp_sin_or_cos_double_s_fu_219_t_in;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_219_do_cos;
    sc_signal< sc_lv<9> > i_0_reg_160;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_41_phi_fu_176_p4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > ap_phi_mux_empty_42_phi_fu_188_p4;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<9> > ap_phi_mux_j_0_phi_fu_200_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > i_1_reg_208;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_logic > grp_sin_or_cos_double_s_fu_219_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln19_fu_284_p1;
    sc_signal< sc_lv<64> > zext_ln34_fu_307_p1;
    sc_signal< sc_lv<32> > grp_fu_239_p0;
    sc_signal< sc_lv<32> > grp_fu_239_p1;
    sc_signal< sc_lv<32> > grp_fu_245_p0;
    sc_signal< sc_lv<32> > grp_fu_245_p1;
    sc_signal< sc_lv<32> > grp_fu_249_p0;
    sc_signal< sc_lv<64> > grp_fu_252_p0;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > grp_fu_264_p0;
    sc_signal< sc_lv<64> > bitcast_ln30_fu_313_p1;
    sc_signal< sc_lv<64> > xor_ln30_fu_316_p2;
    sc_signal< sc_lv<2> > grp_fu_239_opcode;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< sc_lv<22> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_445;
    sc_signal< bool > ap_condition_449;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<22> ap_ST_fsm_state1;
    static const sc_lv<22> ap_ST_fsm_state2;
    static const sc_lv<22> ap_ST_fsm_state3;
    static const sc_lv<22> ap_ST_fsm_state4;
    static const sc_lv<22> ap_ST_fsm_state5;
    static const sc_lv<22> ap_ST_fsm_state6;
    static const sc_lv<22> ap_ST_fsm_state7;
    static const sc_lv<22> ap_ST_fsm_state8;
    static const sc_lv<22> ap_ST_fsm_state9;
    static const sc_lv<22> ap_ST_fsm_state10;
    static const sc_lv<22> ap_ST_fsm_state11;
    static const sc_lv<22> ap_ST_fsm_state12;
    static const sc_lv<22> ap_ST_fsm_state13;
    static const sc_lv<22> ap_ST_fsm_state14;
    static const sc_lv<22> ap_ST_fsm_pp0_stage0;
    static const sc_lv<22> ap_ST_fsm_pp0_stage1;
    static const sc_lv<22> ap_ST_fsm_pp0_stage2;
    static const sc_lv<22> ap_ST_fsm_pp0_stage3;
    static const sc_lv<22> ap_ST_fsm_pp0_stage4;
    static const sc_lv<22> ap_ST_fsm_state57;
    static const sc_lv<22> ap_ST_fsm_state58;
    static const sc_lv<22> ap_ST_fsm_state59;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_E;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<64> ap_const_lv64_3F9921FB5444261E;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<64> ap_const_lv64_8000000000000000;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state15_pp0_stage0_iter0();
    void thread_ap_block_state16_pp0_stage1_iter0();
    void thread_ap_block_state17_pp0_stage2_iter0();
    void thread_ap_block_state18_pp0_stage3_iter0();
    void thread_ap_block_state19_pp0_stage4_iter0();
    void thread_ap_block_state20_pp0_stage0_iter1();
    void thread_ap_block_state21_pp0_stage1_iter1();
    void thread_ap_block_state22_pp0_stage2_iter1();
    void thread_ap_block_state23_pp0_stage3_iter1();
    void thread_ap_block_state24_pp0_stage4_iter1();
    void thread_ap_block_state25_pp0_stage0_iter2();
    void thread_ap_block_state26_pp0_stage1_iter2();
    void thread_ap_block_state27_pp0_stage2_iter2();
    void thread_ap_block_state28_pp0_stage3_iter2();
    void thread_ap_block_state29_pp0_stage4_iter2();
    void thread_ap_block_state30_pp0_stage0_iter3();
    void thread_ap_block_state31_pp0_stage1_iter3();
    void thread_ap_block_state32_pp0_stage2_iter3();
    void thread_ap_block_state33_pp0_stage3_iter3();
    void thread_ap_block_state34_pp0_stage4_iter3();
    void thread_ap_block_state35_pp0_stage0_iter4();
    void thread_ap_block_state36_pp0_stage1_iter4();
    void thread_ap_block_state37_pp0_stage2_iter4();
    void thread_ap_block_state38_pp0_stage3_iter4();
    void thread_ap_block_state39_pp0_stage4_iter4();
    void thread_ap_block_state40_pp0_stage0_iter5();
    void thread_ap_block_state41_pp0_stage1_iter5();
    void thread_ap_block_state42_pp0_stage2_iter5();
    void thread_ap_block_state43_pp0_stage3_iter5();
    void thread_ap_block_state44_pp0_stage4_iter5();
    void thread_ap_block_state45_pp0_stage0_iter6();
    void thread_ap_block_state46_pp0_stage1_iter6();
    void thread_ap_block_state47_pp0_stage2_iter6();
    void thread_ap_block_state48_pp0_stage3_iter6();
    void thread_ap_block_state49_pp0_stage4_iter6();
    void thread_ap_block_state50_pp0_stage0_iter7();
    void thread_ap_block_state51_pp0_stage1_iter7();
    void thread_ap_block_state52_pp0_stage2_iter7();
    void thread_ap_block_state53_pp0_stage3_iter7();
    void thread_ap_block_state54_pp0_stage4_iter7();
    void thread_ap_block_state55_pp0_stage0_iter8();
    void thread_ap_block_state56_pp0_stage1_iter8();
    void thread_ap_condition_445();
    void thread_ap_condition_449();
    void thread_ap_condition_pp0_exit_iter0_state15();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_empty_41_phi_fu_176_p4();
    void thread_ap_phi_mux_empty_42_phi_fu_188_p4();
    void thread_ap_phi_mux_j_0_phi_fu_200_p4();
    void thread_ap_ready();
    void thread_bitcast_ln30_1_fu_322_p1();
    void thread_bitcast_ln30_fu_313_p1();
    void thread_grp_fu_239_opcode();
    void thread_grp_fu_239_p0();
    void thread_grp_fu_239_p1();
    void thread_grp_fu_245_p0();
    void thread_grp_fu_245_p1();
    void thread_grp_fu_249_p0();
    void thread_grp_fu_252_p0();
    void thread_grp_fu_264_p0();
    void thread_grp_sin_or_cos_double_s_fu_219_ap_start();
    void thread_grp_sin_or_cos_double_s_fu_219_do_cos();
    void thread_grp_sin_or_cos_double_s_fu_219_t_in();
    void thread_i_2_fu_273_p2();
    void thread_i_fu_333_p2();
    void thread_icmp_ln18_fu_267_p2();
    void thread_icmp_ln27_fu_290_p2();
    void thread_icmp_ln40_fu_327_p2();
    void thread_j_fu_296_p2();
    void thread_sample_imag_address0();
    void thread_sample_imag_ce0();
    void thread_sample_imag_d0();
    void thread_sample_imag_we0();
    void thread_sample_real_address0();
    void thread_sample_real_ce0();
    void thread_sample_real_d0();
    void thread_sample_real_we0();
    void thread_temp_imag_address0();
    void thread_temp_imag_ce0();
    void thread_temp_imag_d0();
    void thread_temp_imag_we0();
    void thread_temp_real_address0();
    void thread_temp_real_ce0();
    void thread_temp_real_d0();
    void thread_temp_real_we0();
    void thread_xor_ln30_fu_316_p2();
    void thread_zext_ln19_fu_284_p1();
    void thread_zext_ln34_fu_307_p1();
    void thread_zext_ln41_fu_339_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
