# 12. Design Flow

<details>
  <summary> LAB Structure: 12. Design Flow </summary>

<p align="center" >
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/12_Design-Flow.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/12_Design-Flow_2.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/12_Design-Flow_3.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/12_Design-Flow_4.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/12_Design-Flow_5.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/12_Design-Flow_6.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/12_Design-Flow_7.png" width="90%" > 
</p>   

</details>

## Resource

-   [LAB-Structure-DesignFlow-Quiz+Solution.pdf](https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/LAB-Structure-DesignFlow-Quiz%2BSolution.pdf)


---

[Previous](./11_Definition.md) | [Next](./13_Exercises.md)