CO project December 2015
our problem
how to make program counter output to zero in mips single cycle implementation in verilog at the start of simulation


ignore firstworking version (marco) wrong but keep it saved