C:/Users/madan/OneDrive/Desktop/verilog/rtl/router_top.v {1 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/rtl/router_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module router_top

Top level modules:
	router_top

} {} {}} C:/Users/madan/OneDrive/Desktop/verilog/rtl/router_fifo.v {2 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/rtl/router_fifo.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module router_fifo
** Warning: C:/Users/madan/OneDrive/Desktop/verilog/rtl/router_fifo.v(95): (vlog-2576) [BSOB] - Bit-select into 'rd_pt' is out of bounds.

Top level modules:
	router_fifo

} {} {}} C:/Users/madan/OneDrive/Desktop/verilog/tb/router_top_tb.v {1 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/tb/router_top_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module router_top_tb

Top level modules:
	router_top_tb

} {} {}} C:/Users/madan/OneDrive/Desktop/verilog/rtl/router_sync.v {1 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/rtl/router_sync.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module router_sync

Top level modules:
	router_sync

} {} {}} C:/Users/madan/OneDrive/Desktop/verilog/rtl/router_fsm.v {1 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/rtl/router_fsm.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module router_fsm

Top level modules:
	router_fsm

} {} {}} C:/Users/madan/OneDrive/Desktop/verilog/rtl/router_reg.v {1 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/rtl/router_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module router_reg

Top level modules:
	router_reg

} {} {}}
