Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Mon Nov 21 18:54:48 2016
| Host         : fpga-iMac running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_methodology -file top_methodology_drc_routed.rpt -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 19
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 19         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CE relative to clock(s) CLK 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Din[0] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Din[1] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Din[2] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Din[3] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Mu[0] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Mu[1] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on PBen relative to clock(s) CLK 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on PBrst relative to clock(s) CLK 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on Cout[0] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on Cout[1] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on Dout[0] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Dout[1] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Dout[2] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Dout[3] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on OUT[0] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on OUT[1] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on OUT[2] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on OUT[3] relative to clock(s) CLK 
Related violations: <none>


