Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/arify/Programs_4_user/Xlinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t15_dds_v2_behav xil_defaultlib.tb_t15_dds_v2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 100000000 is out of target constraint range 1 to 50000000 [C:/Users/arify/OneDrive/Belgeler/Xlinx_vhdl/project_13/project_13.srcs/sources_1/new/t15_accum.vhd:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pck_log
Compiling architecture bhvl_accum of entity xil_defaultlib.t15_accum [\t15_accum(ram_width_bitsize=32,...]
Compiling architecture rom_bhvrl of entity xil_defaultlib.ROM_file [\ROM_file(ram_width=32,ram_depth...]
Compiling architecture bhvral_top of entity xil_defaultlib.t15_dds_v2 [t15_dds_v2_default]
Compiling architecture bhvrl_tb_top of entity xil_defaultlib.tb_t15_dds_v2
Built simulation snapshot tb_t15_dds_v2_behav
