{
    "CMSSW_5_3_X_2014-08-20-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-08-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-16-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-08-19-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-15-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-08-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-18-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-08-18-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-08-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-22-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-17-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-08-21-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-08-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-21-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-17-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-22-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-08-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-21-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-15-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-20-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-08-19-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-19-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-19-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-08-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-17-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-21-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-18-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-21-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-17-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-08-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-20-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-16-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-08-20-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-18-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-08-18-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-20-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-08-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-18-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-19-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-19-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-18-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-08-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-17-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-17-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-21-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-08-21-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-20-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-22-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-08-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-19-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-21-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-17-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-21-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-19-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-08-22-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-22-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-17-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-16-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-08-16-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-15-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-19-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-16-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-08-20-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-08-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-19-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-08-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-20-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-19-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-15-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-08-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-16-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-08-20-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-16-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-18-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-16-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-08-18-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-08-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-21-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-08-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-08-20-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-18-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-17-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-20-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-15-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-08-20-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-08-16-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-19-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-21-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-08-15-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-08-15-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-08-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-08-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-08-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-08-21-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-08-18-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-08-16-0200": "slc6_amd64_gcc481"
}