module logic_gates(
    input a, b,
    output y1, y2, y3, y4, y5, y6, y7,y8
);
    assign y1 = a & b; 
    assign y2 = a | b;  
    assign y3 = a ^ b;  
    assign y4 = ~(a & b); 
    assign y5 = ~(a | b); 
    assign y6 = a;    
    assign y7 = ~a;     
    assign y8 = ~(a ^ b);
endmodule
