<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>1.860</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>1.860</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>1.860</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>8.140</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>8.140</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>8.140</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>8.140</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>3</DSP>
    <FF>145</FF>
    <LATCH>0</LATCH>
    <LUT>274</LUT>
    <SRL>2</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>288</BRAM>
    <CLB>0</CLB>
    <DSP>1248</DSP>
    <FF>234240</FF>
    <LUT>117120</LUT>
    <URAM>64</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="fir" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="4">fir_io_s_axi_U grp_fir_Pipeline_loop_fu_80 mac_muladd_16s_10s_31s_31_4_1_U8 shift_reg_U</SubModules>
    <Resources DSP="3" FF="145" LUT="274" LUTRAM="96" LogicLUT="176" SRL="2"/>
    <LocalResources DSP="1" FF="23"/>
  </RtlModule>
  <RtlModule CELL="inst/fir_io_s_axi_U" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_fir_io_s_axi">
    <Resources FF="70" LUT="59" LogicLUT="59"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_fir_Pipeline_loop">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_37s_37_4_1_U1</SubModules>
    <Resources DSP="1" FF="20" LUT="71" LogicLUT="69" SRL="2"/>
    <LocalResources FF="18" LUT="12" LogicLUT="10" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="fir_fir_Pipeline_loop.v" ORIG_REF_NAME="fir_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="58" LogicLUT="58"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1" DEPTH="2" FILE_NAME="fir_fir_Pipeline_loop.v" ORIG_REF_NAME="fir_mac_muladd_16s_16s_37s_37_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_16s_10s_31s_31_4_1_U8" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mac_muladd_16s_10s_31s_31_4_1">
    <Resources DSP="1" FF="16"/>
  </RtlModule>
  <RtlModule CELL="inst/shift_reg_U" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_shift_reg_RAM_AUTO_1R1W">
    <Resources FF="16" LUT="144" LUTRAM="96" LogicLUT="48"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="1.804" DATAPATH_LOGIC_DELAY="1.804" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[10]" LOGIC_LEVELS="4" MAX_FANOUT="1" SLACK="8.140" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="1.804" DATAPATH_LOGIC_DELAY="1.804" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[11]" LOGIC_LEVELS="4" MAX_FANOUT="1" SLACK="8.140" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="1.804" DATAPATH_LOGIC_DELAY="1.804" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[12]" LOGIC_LEVELS="4" MAX_FANOUT="1" SLACK="8.140" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="1.804" DATAPATH_LOGIC_DELAY="1.804" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[13]" LOGIC_LEVELS="4" MAX_FANOUT="1" SLACK="8.140" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="1.804" DATAPATH_LOGIC_DELAY="1.804" DATAPATH_NET_DELAY="0.000" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST/ALU_OUT[14]" LOGIC_LEVELS="4" MAX_FANOUT="1" SLACK="8.140" STARTPOINT_PIN="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/mul_ln44_reg_132_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/fir_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/fir_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/fir_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/fir_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/fir_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/fir_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fir_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
