Loading plugins phase: Elapsed time ==> 0s.262ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -d CY8C4245AXI-483 -s C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.348ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.106ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BeoM_display.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 BeoM_display.v -verilog
======================================================================

======================================================================
Compiling:  BeoM_display.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 BeoM_display.v -verilog
======================================================================

======================================================================
Compiling:  BeoM_display.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 -verilog BeoM_display.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 06 17:05:34 2021


======================================================================
Compiling:  BeoM_display.v
Program  :   vpp
Options  :    -yv2 -q10 BeoM_display.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 06 17:05:34 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BeoM_display.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BeoM_display.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 -verilog BeoM_display.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 06 17:05:34 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\codegentemp\BeoM_display.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\codegentemp\BeoM_display.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  BeoM_display.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 -verilog BeoM_display.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 06 17:05:36 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\codegentemp\BeoM_display.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\codegentemp\BeoM_display.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C_M:Net_1257\
	\I2C_M:uncfg_rx_irq\
	\I2C_M:Net_1099\
	\I2C_M:Net_1258\
	Net_1153
	Net_1695
	Net_1696
	Net_1697
	Net_1698
	Net_1166
	Net_1167
	Net_1970
	Net_1170
	Net_1173
	\SPIS:Net_1257\
	\SPIS:uncfg_rx_irq\
	\SPIS:Net_1099\
	\SPIS:Net_1258\
	Net_1924
	Net_1933
	Net_1934
	Net_1935
	Net_1936
	Net_1937
	Net_1938
	Net_2087
	Net_1941
	Net_1944
	\Periodic_Timer:TimerUDB:ctrl_ten\
	\Periodic_Timer:TimerUDB:ctrl_cmode_0\
	\Periodic_Timer:TimerUDB:ctrl_tmode_1\
	\Periodic_Timer:TimerUDB:ctrl_tmode_0\
	\Periodic_Timer:TimerUDB:ctrl_ic_1\
	\Periodic_Timer:TimerUDB:ctrl_ic_0\
	Net_1633
	\Periodic_Timer:TimerUDB:zeros_3\
	\Periodic_Timer:TimerUDB:zeros_2\
	\ADC_SAR:Net_3125\
	\ADC_SAR:Net_3126\
	Net_1807
	Net_1808


Deleted 41 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C_M:rx_wire\ to \I2C_M:select_s_wire\
Aliasing \I2C_M:sclk_s_wire\ to \I2C_M:select_s_wire\
Aliasing \I2C_M:mosi_s_wire\ to \I2C_M:select_s_wire\
Aliasing \I2C_M:miso_m_wire\ to \I2C_M:select_s_wire\
Aliasing zero to \I2C_M:select_s_wire\
Aliasing one to \I2C_M:tmpOE__sda_net_0\
Aliasing \I2C_M:tmpOE__scl_net_0\ to \I2C_M:tmpOE__sda_net_0\
Aliasing \I2C_M:cts_wire\ to \I2C_M:select_s_wire\
Aliasing \SPIS:tmpOE__ss_s_net_0\ to \I2C_M:tmpOE__sda_net_0\
Aliasing \SPIS:rx_wire\ to \I2C_M:select_s_wire\
Aliasing \SPIS:miso_m_wire\ to \I2C_M:select_s_wire\
Aliasing \SPIS:tmpOE__miso_s_net_0\ to \I2C_M:tmpOE__sda_net_0\
Aliasing \SPIS:tmpOE__sclk_s_net_0\ to \I2C_M:tmpOE__sda_net_0\
Aliasing \SPIS:tmpOE__mosi_s_net_0\ to \I2C_M:tmpOE__sda_net_0\
Aliasing \SPIS:cts_wire\ to \I2C_M:select_s_wire\
Aliasing \Periodic_Timer:TimerUDB:ctrl_cmode_1\ to \I2C_M:select_s_wire\
Aliasing \Periodic_Timer:TimerUDB:trigger_enable\ to \I2C_M:tmpOE__sda_net_0\
Aliasing \Periodic_Timer:TimerUDB:status_6\ to \I2C_M:select_s_wire\
Aliasing \Periodic_Timer:TimerUDB:status_5\ to \I2C_M:select_s_wire\
Aliasing \Periodic_Timer:TimerUDB:status_4\ to \I2C_M:select_s_wire\
Aliasing \Periodic_Timer:TimerUDB:status_0\ to \Periodic_Timer:TimerUDB:tc_i\
Aliasing \ADC_SAR:Net_3107\ to \I2C_M:select_s_wire\
Aliasing \ADC_SAR:Net_3106\ to \I2C_M:select_s_wire\
Aliasing \ADC_SAR:Net_3105\ to \I2C_M:select_s_wire\
Aliasing \ADC_SAR:Net_3104\ to \I2C_M:select_s_wire\
Aliasing \ADC_SAR:Net_3103\ to \I2C_M:select_s_wire\
Aliasing \ADC_SAR:Net_3207_1\ to \I2C_M:select_s_wire\
Aliasing \ADC_SAR:Net_3207_0\ to \I2C_M:select_s_wire\
Aliasing \ADC_SAR:Net_3235\ to \I2C_M:select_s_wire\
Aliasing tmpOE__OP_amp_in_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing \Display_DATA:clk\ to \I2C_M:select_s_wire\
Aliasing \Display_DATA:rst\ to \I2C_M:select_s_wire\
Aliasing tmpOE__DISP_D0_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_D1_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_D2_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_D3_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_D4_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_D5_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_D6_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_D7_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing \Display_ADR:clk\ to \I2C_M:select_s_wire\
Aliasing \Display_ADR:rst\ to \I2C_M:select_s_wire\
Aliasing tmpOE__DISP_A0_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_A1_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_A2_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_A3_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_A4_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_AFL_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_CE1_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_CE2_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_CE3_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_WR_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_RD_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_RST_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__LED_OE_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__RTC_RST_CS_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__RTC_CLK_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__RTC_DATA_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DCF_DATA_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DCF_PDN_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__DISP_CLK_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing \DCF_Timer:Net_75\ to \I2C_M:select_s_wire\
Aliasing \DCF_Timer:Net_69\ to \I2C_M:tmpOE__sda_net_0\
Aliasing \DCF_Timer:Net_66\ to \I2C_M:select_s_wire\
Aliasing \DCF_Timer:Net_82\ to \I2C_M:select_s_wire\
Aliasing \DCF_Timer:Net_72\ to \I2C_M:select_s_wire\
Aliasing tmpOE__P0_4_UNUSED_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing tmpOE__P0_5_UNUSED_net_0 to \I2C_M:tmpOE__sda_net_0\
Aliasing \Periodic_Timer:TimerUDB:capture_last\\D\ to \I2C_M:select_s_wire\
Aliasing \Periodic_Timer:TimerUDB:capture_out_reg_i\\D\ to \Periodic_Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \I2C_M:rx_wire\[3] = \I2C_M:select_s_wire\[2]
Removing Lhs of wire \I2C_M:Net_1170\[6] = \I2C_M:Net_847\[1]
Removing Lhs of wire \I2C_M:sclk_s_wire\[7] = \I2C_M:select_s_wire\[2]
Removing Lhs of wire \I2C_M:mosi_s_wire\[8] = \I2C_M:select_s_wire\[2]
Removing Lhs of wire \I2C_M:miso_m_wire\[9] = \I2C_M:select_s_wire\[2]
Removing Rhs of wire zero[12] = \I2C_M:select_s_wire\[2]
Removing Rhs of wire one[16] = \I2C_M:tmpOE__sda_net_0\[11]
Removing Lhs of wire \I2C_M:tmpOE__scl_net_0\[19] = one[16]
Removing Lhs of wire \I2C_M:cts_wire\[28] = zero[12]
Removing Lhs of wire \SPIS:tmpOE__ss_s_net_0\[57] = one[16]
Removing Lhs of wire \SPIS:select_s_wire\[62] = \SPIS:Net_1297\[58]
Removing Lhs of wire \SPIS:rx_wire\[63] = zero[12]
Removing Lhs of wire \SPIS:Net_1170\[66] = \SPIS:Net_847\[55]
Removing Rhs of wire \SPIS:sclk_s_wire\[67] = \SPIS:Net_1320\[68]
Removing Rhs of wire \SPIS:mosi_s_wire\[69] = \SPIS:Net_252\[70]
Removing Lhs of wire \SPIS:miso_m_wire\[71] = zero[12]
Removing Lhs of wire \SPIS:tmpOE__miso_s_net_0\[73] = one[16]
Removing Lhs of wire \SPIS:tmpOE__sclk_s_net_0\[84] = one[16]
Removing Lhs of wire \SPIS:tmpOE__mosi_s_net_0\[89] = one[16]
Removing Lhs of wire \SPIS:cts_wire\[93] = zero[12]
Removing Lhs of wire \Periodic_Timer:TimerUDB:ctrl_enable\[133] = \Periodic_Timer:TimerUDB:control_7\[125]
Removing Lhs of wire \Periodic_Timer:TimerUDB:ctrl_cmode_1\[135] = zero[12]
Removing Rhs of wire \Periodic_Timer:TimerUDB:timer_enable\[144] = \Periodic_Timer:TimerUDB:runmode_enable\[157]
Removing Rhs of wire \Periodic_Timer:TimerUDB:run_mode\[145] = \Periodic_Timer:TimerUDB:hwEnable_reg\[146]
Removing Lhs of wire \Periodic_Timer:TimerUDB:trigger_enable\[148] = one[16]
Removing Lhs of wire \Periodic_Timer:TimerUDB:tc_i\[150] = \Periodic_Timer:TimerUDB:status_tc\[147]
Removing Lhs of wire \Periodic_Timer:TimerUDB:hwEnable\[152] = \Periodic_Timer:TimerUDB:control_7\[125]
Removing Rhs of wire Net_1658[153] = \Periodic_Timer:TimerUDB:tc_reg_i\[151]
Removing Lhs of wire \Periodic_Timer:TimerUDB:capt_fifo_load_int\[156] = \Periodic_Timer:TimerUDB:capt_fifo_load\[143]
Removing Rhs of wire Net_1638[158] = cydff_3[254]
Removing Lhs of wire \Periodic_Timer:TimerUDB:status_6\[161] = zero[12]
Removing Lhs of wire \Periodic_Timer:TimerUDB:status_5\[162] = zero[12]
Removing Lhs of wire \Periodic_Timer:TimerUDB:status_4\[163] = zero[12]
Removing Lhs of wire \Periodic_Timer:TimerUDB:status_0\[164] = \Periodic_Timer:TimerUDB:status_tc\[147]
Removing Lhs of wire \Periodic_Timer:TimerUDB:status_1\[165] = \Periodic_Timer:TimerUDB:capt_fifo_load\[143]
Removing Rhs of wire \Periodic_Timer:TimerUDB:status_2\[166] = \Periodic_Timer:TimerUDB:fifo_full\[167]
Removing Rhs of wire \Periodic_Timer:TimerUDB:status_3\[168] = \Periodic_Timer:TimerUDB:fifo_nempty\[169]
Removing Lhs of wire \Periodic_Timer:TimerUDB:cs_addr_2\[171] = Net_1638[158]
Removing Lhs of wire \Periodic_Timer:TimerUDB:cs_addr_1\[172] = \Periodic_Timer:TimerUDB:trig_reg\[160]
Removing Lhs of wire \Periodic_Timer:TimerUDB:cs_addr_0\[173] = \Periodic_Timer:TimerUDB:per_zero\[149]
Removing Lhs of wire \ADC_SAR:Net_3107\[326] = zero[12]
Removing Lhs of wire \ADC_SAR:Net_3106\[327] = zero[12]
Removing Lhs of wire \ADC_SAR:Net_3105\[328] = zero[12]
Removing Lhs of wire \ADC_SAR:Net_3104\[329] = zero[12]
Removing Lhs of wire \ADC_SAR:Net_3103\[330] = zero[12]
Removing Lhs of wire \ADC_SAR:Net_17\[372] = \ADC_SAR:Net_1845\[257]
Removing Lhs of wire \ADC_SAR:Net_3207_1\[394] = zero[12]
Removing Lhs of wire \ADC_SAR:Net_3207_0\[395] = zero[12]
Removing Lhs of wire \ADC_SAR:Net_3235\[396] = zero[12]
Removing Lhs of wire tmpOE__OP_amp_in_net_0[476] = one[16]
Removing Lhs of wire \Display_DATA:clk\[481] = zero[12]
Removing Lhs of wire \Display_DATA:rst\[482] = zero[12]
Removing Rhs of wire Net_1783[483] = \Display_DATA:control_out_0\[484]
Removing Rhs of wire Net_1783[483] = \Display_DATA:control_0\[507]
Removing Rhs of wire Net_1788[485] = \Display_DATA:control_out_1\[486]
Removing Rhs of wire Net_1788[485] = \Display_DATA:control_1\[506]
Removing Rhs of wire Net_1790[487] = \Display_DATA:control_out_2\[488]
Removing Rhs of wire Net_1790[487] = \Display_DATA:control_2\[505]
Removing Rhs of wire Net_1792[489] = \Display_DATA:control_out_3\[490]
Removing Rhs of wire Net_1792[489] = \Display_DATA:control_3\[504]
Removing Rhs of wire Net_1794[491] = \Display_DATA:control_out_4\[492]
Removing Rhs of wire Net_1794[491] = \Display_DATA:control_4\[503]
Removing Rhs of wire Net_1796[493] = \Display_DATA:control_out_5\[494]
Removing Rhs of wire Net_1796[493] = \Display_DATA:control_5\[502]
Removing Rhs of wire Net_1798[495] = \Display_DATA:control_out_6\[496]
Removing Rhs of wire Net_1798[495] = \Display_DATA:control_6\[501]
Removing Rhs of wire Net_1800[497] = \Display_DATA:control_out_7\[498]
Removing Rhs of wire Net_1800[497] = \Display_DATA:control_7\[500]
Removing Lhs of wire tmpOE__DISP_D0_net_0[509] = one[16]
Removing Lhs of wire tmpOE__DISP_D1_net_0[516] = one[16]
Removing Lhs of wire tmpOE__DISP_D2_net_0[523] = one[16]
Removing Lhs of wire tmpOE__DISP_D3_net_0[530] = one[16]
Removing Lhs of wire tmpOE__DISP_D4_net_0[537] = one[16]
Removing Lhs of wire tmpOE__DISP_D5_net_0[544] = one[16]
Removing Lhs of wire tmpOE__DISP_D6_net_0[551] = one[16]
Removing Lhs of wire tmpOE__DISP_D7_net_0[558] = one[16]
Removing Lhs of wire \Display_ADR:clk\[564] = zero[12]
Removing Lhs of wire \Display_ADR:rst\[565] = zero[12]
Removing Rhs of wire Net_1813[566] = \Display_ADR:control_out_0\[567]
Removing Rhs of wire Net_1813[566] = \Display_ADR:control_0\[590]
Removing Rhs of wire Net_1815[568] = \Display_ADR:control_out_1\[569]
Removing Rhs of wire Net_1815[568] = \Display_ADR:control_1\[589]
Removing Rhs of wire Net_1817[570] = \Display_ADR:control_out_2\[571]
Removing Rhs of wire Net_1817[570] = \Display_ADR:control_2\[588]
Removing Rhs of wire Net_1819[572] = \Display_ADR:control_out_3\[573]
Removing Rhs of wire Net_1819[572] = \Display_ADR:control_3\[587]
Removing Rhs of wire Net_1821[574] = \Display_ADR:control_out_4\[575]
Removing Rhs of wire Net_1821[574] = \Display_ADR:control_4\[586]
Removing Rhs of wire Net_1823[576] = \Display_ADR:control_out_5\[577]
Removing Rhs of wire Net_1823[576] = \Display_ADR:control_5\[585]
Removing Lhs of wire tmpOE__DISP_A0_net_0[592] = one[16]
Removing Lhs of wire tmpOE__DISP_A1_net_0[599] = one[16]
Removing Lhs of wire tmpOE__DISP_A2_net_0[606] = one[16]
Removing Lhs of wire tmpOE__DISP_A3_net_0[613] = one[16]
Removing Lhs of wire tmpOE__DISP_A4_net_0[620] = one[16]
Removing Lhs of wire tmpOE__DISP_AFL_net_0[627] = one[16]
Removing Lhs of wire tmpOE__DISP_CE1_net_0[634] = one[16]
Removing Lhs of wire tmpOE__DISP_CE2_net_0[641] = one[16]
Removing Lhs of wire tmpOE__DISP_CE3_net_0[648] = one[16]
Removing Lhs of wire tmpOE__DISP_WR_net_0[655] = one[16]
Removing Lhs of wire tmpOE__DISP_RD_net_0[662] = one[16]
Removing Lhs of wire tmpOE__DISP_RST_net_0[669] = one[16]
Removing Lhs of wire tmpOE__LED_OE_net_0[676] = one[16]
Removing Lhs of wire tmpOE__RTC_RST_CS_net_0[683] = one[16]
Removing Lhs of wire tmpOE__RTC_CLK_net_0[690] = one[16]
Removing Lhs of wire tmpOE__RTC_DATA_net_0[697] = one[16]
Removing Lhs of wire tmpOE__DCF_DATA_net_0[704] = one[16]
Removing Lhs of wire tmpOE__DCF_PDN_net_0[711] = one[16]
Removing Lhs of wire tmpOE__DISP_CLK_net_0[718] = one[16]
Removing Lhs of wire \DCF_Timer:Net_81\[725] = Net_2023[737]
Removing Lhs of wire \DCF_Timer:Net_75\[726] = zero[12]
Removing Lhs of wire \DCF_Timer:Net_69\[727] = one[16]
Removing Lhs of wire \DCF_Timer:Net_66\[728] = zero[12]
Removing Lhs of wire \DCF_Timer:Net_82\[729] = zero[12]
Removing Lhs of wire \DCF_Timer:Net_72\[730] = zero[12]
Removing Lhs of wire tmpOE__P0_4_UNUSED_net_0[742] = one[16]
Removing Lhs of wire tmpOE__P0_5_UNUSED_net_0[748] = one[16]
Removing Lhs of wire \Periodic_Timer:TimerUDB:capture_last\\D\[753] = zero[12]
Removing Lhs of wire \Periodic_Timer:TimerUDB:hwEnable_reg\\D\[754] = \Periodic_Timer:TimerUDB:control_7\[125]
Removing Lhs of wire \Periodic_Timer:TimerUDB:tc_reg_i\\D\[755] = \Periodic_Timer:TimerUDB:status_tc\[147]
Removing Lhs of wire \Periodic_Timer:TimerUDB:capture_out_reg_i\\D\[756] = \Periodic_Timer:TimerUDB:capt_fifo_load\[143]
Removing Lhs of wire cydff_3D[759] = Net_1658[153]

------------------------------------------------------
Aliased 0 equations, 122 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Periodic_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Periodic_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Periodic_Timer:TimerUDB:status_tc\' (cost = 3):
\Periodic_Timer:TimerUDB:status_tc\ <= ((\Periodic_Timer:TimerUDB:run_mode\ and \Periodic_Timer:TimerUDB:per_zero\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Periodic_Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Periodic_Timer:TimerUDB:capt_fifo_load\[143] = zero[12]
Removing Lhs of wire \Periodic_Timer:TimerUDB:trig_reg\[160] = \Periodic_Timer:TimerUDB:timer_enable\[144]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 BeoM_display.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.980ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Thursday, 06 May 2021 17:05:37
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -d CY8C4245AXI-483 BeoM_display.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Periodic_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Periodic_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'SPIS_SCBCLK'. Signal=\SPIS:Net_847_ff2\
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_SAR_intClock'. Signal=\ADC_SAR:Net_1845_ff7\
    Fixed Function Clock 3: Automatic-assigning  clock 'I2C_M_SCBCLK'. Signal=\I2C_M:Net_847_ff3\
    Fixed Function Clock 8: Automatic-assigning  clock 'DCF_Timer_Clock'. Signal=Net_2023_ff8
    Digital Clock 0: Automatic-assigning  clock 'SwClock'. Fanout=3, Signal=Net_1656_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Periodic_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Periodic_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \I2C_M:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_M:sda(0)\__PA ,
            fb => Net_1172 ,
            pad => \I2C_M:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_M:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_M:scl(0)\__PA ,
            fb => Net_1171 ,
            pad => \I2C_M:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPIS:ss_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:ss_s(0)\__PA ,
            fb => \SPIS:Net_1297\ ,
            pad => \SPIS:ss_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPIS:miso_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:miso_s(0)\__PA ,
            pin_input => \SPIS:miso_s_wire\ ,
            pad => \SPIS:miso_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPIS:sclk_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:sclk_s(0)\__PA ,
            fb => \SPIS:sclk_s_wire\ ,
            pad => \SPIS:sclk_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPIS:mosi_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:mosi_s(0)\__PA ,
            fb => \SPIS:mosi_s_wire\ ,
            pad => \SPIS:mosi_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = OP_amp_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => OP_amp_in(0)__PA ,
            analog_term => Net_1876 ,
            pad => OP_amp_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_D0(0)__PA ,
            pin_input => Net_1783 ,
            pad => DISP_D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_D1(0)__PA ,
            pin_input => Net_1788 ,
            pad => DISP_D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_D2(0)__PA ,
            pin_input => Net_1790 ,
            pad => DISP_D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_D3(0)__PA ,
            pin_input => Net_1792 ,
            pad => DISP_D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_D4(0)__PA ,
            pin_input => Net_1794 ,
            pad => DISP_D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_D5(0)__PA ,
            pin_input => Net_1796 ,
            pad => DISP_D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_D6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_D6(0)__PA ,
            pin_input => Net_1798 ,
            pad => DISP_D6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_D7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_D7(0)__PA ,
            pin_input => Net_1800 ,
            pad => DISP_D7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_A0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_A0(0)__PA ,
            pin_input => Net_1813 ,
            pad => DISP_A0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_A1(0)__PA ,
            pin_input => Net_1815 ,
            pad => DISP_A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_A2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_A2(0)__PA ,
            pin_input => Net_1817 ,
            pad => DISP_A2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_A3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_A3(0)__PA ,
            pin_input => Net_1819 ,
            pad => DISP_A3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_A4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_A4(0)__PA ,
            pin_input => Net_1821 ,
            pad => DISP_A4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_AFL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_AFL(0)__PA ,
            pin_input => Net_1823 ,
            pad => DISP_AFL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_CE1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_CE1(0)__PA ,
            pad => DISP_CE1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_CE2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_CE2(0)__PA ,
            pad => DISP_CE2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_CE3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_CE3(0)__PA ,
            pad => DISP_CE3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_WR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_WR(0)__PA ,
            pad => DISP_WR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_RD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_RD(0)__PA ,
            pad => DISP_RD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_RST(0)__PA ,
            pad => DISP_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_OE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_OE(0)__PA ,
            pad => LED_OE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTC_RST_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC_RST_CS(0)__PA ,
            pad => RTC_RST_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTC_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC_CLK(0)__PA ,
            pad => RTC_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RTC_DATA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RTC_DATA(0)__PA ,
            pad => RTC_DATA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DCF_DATA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DCF_DATA(0)__PA ,
            pad => DCF_DATA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DCF_PDN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DCF_PDN(0)__PA ,
            pad => DCF_PDN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_CLK(0)__PA ,
            pad => DISP_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0_4_UNUSED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_4_UNUSED(0)__PA ,
            pad => P0_4_UNUSED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0_5_UNUSED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_5_UNUSED(0)__PA ,
            pad => P0_5_UNUSED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Periodic_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Periodic_Timer:TimerUDB:run_mode\ * 
              \Periodic_Timer:TimerUDB:per_zero\
        );
        Output = \Periodic_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Periodic_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Periodic_Timer:TimerUDB:control_7\
        );
        Output = \Periodic_Timer:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_1658, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Periodic_Timer:TimerUDB:run_mode\ * 
              \Periodic_Timer:TimerUDB:per_zero\
        );
        Output = Net_1658 (fanout=1)

    MacroCell: Name=\Periodic_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Periodic_Timer:TimerUDB:control_7\ * 
              !\Periodic_Timer:TimerUDB:timer_enable\ * !Net_1638 * 
              !\Periodic_Timer:TimerUDB:trig_disable\
            + \Periodic_Timer:TimerUDB:control_7\ * 
              !\Periodic_Timer:TimerUDB:run_mode\ * !Net_1638 * 
              !\Periodic_Timer:TimerUDB:trig_disable\
            + \Periodic_Timer:TimerUDB:control_7\ * 
              !\Periodic_Timer:TimerUDB:per_zero\ * !Net_1638 * 
              !\Periodic_Timer:TimerUDB:trig_disable\
        );
        Output = \Periodic_Timer:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\Periodic_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Periodic_Timer:TimerUDB:timer_enable\ * 
              \Periodic_Timer:TimerUDB:run_mode\ * 
              \Periodic_Timer:TimerUDB:per_zero\ * !Net_1638
            + !Net_1638 * \Periodic_Timer:TimerUDB:trig_disable\
        );
        Output = \Periodic_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=Net_1638, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1658
        );
        Output = Net_1638 (fanout=5)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Periodic_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1656_digital ,
            cs_addr_2 => Net_1638 ,
            cs_addr_1 => \Periodic_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Periodic_Timer:TimerUDB:per_zero\ ,
            chain_out => \Periodic_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Periodic_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Periodic_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1656_digital ,
            cs_addr_2 => Net_1638 ,
            cs_addr_1 => \Periodic_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Periodic_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Periodic_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Periodic_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Periodic_Timer:TimerUDB:status_2\ ,
            chain_in => \Periodic_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Periodic_Timer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Periodic_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1638 ,
            clock => Net_1656_digital ,
            status_3 => \Periodic_Timer:TimerUDB:status_3\ ,
            status_2 => \Periodic_Timer:TimerUDB:status_2\ ,
            status_0 => \Periodic_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1644 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Periodic_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1656_digital ,
            control_7 => \Periodic_Timer:TimerUDB:control_7\ ,
            control_6 => \Periodic_Timer:TimerUDB:control_6\ ,
            control_5 => \Periodic_Timer:TimerUDB:control_5\ ,
            control_4 => \Periodic_Timer:TimerUDB:control_4\ ,
            control_3 => \Periodic_Timer:TimerUDB:control_3\ ,
            control_2 => \Periodic_Timer:TimerUDB:control_2\ ,
            control_1 => \Periodic_Timer:TimerUDB:control_1\ ,
            control_0 => \Periodic_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Display_DATA:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_1800 ,
            control_6 => Net_1798 ,
            control_5 => Net_1796 ,
            control_4 => Net_1794 ,
            control_3 => Net_1792 ,
            control_2 => Net_1790 ,
            control_1 => Net_1788 ,
            control_0 => Net_1783 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Display_ADR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Display_ADR:control_7\ ,
            control_6 => \Display_ADR:control_6\ ,
            control_5 => Net_1823 ,
            control_4 => Net_1821 ,
            control_3 => Net_1819 ,
            control_2 => Net_1817 ,
            control_1 => Net_1815 ,
            control_0 => Net_1813 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_M:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1154 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPIS:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1925 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Timer_INT
        PORT MAP (
            interrupt => Net_1644 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DCF_PIN_INTR
        PORT MAP (
            interrupt => Net_2010 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DCF_TIMER_INTR
        PORT MAP (
            interrupt => Net_2017 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   36 :    0 :   36 : 100.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    6 :   26 :   32 : 18.75 %
  Unique P-terms              :    8 :   56 :   64 : 12.50 %
  Total P-terms               :    9 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    3 :    1 :    4 : 75.00 %
    Control Registers         :    3 :      :      :        
Comparator/Opamp              :    1 :    1 :    2 : 50.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.381ms
Tech Mapping phase: Elapsed time ==> 0s.401ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\I2C_M:sda(0)\                      : [IOP=(4)][IoId=(1)]                
\I2C_M:scl(0)\                      : [IOP=(4)][IoId=(0)]                
\SPIS:ss_s(0)\                      : [IOP=(3)][IoId=(3)]                
\SPIS:miso_s(0)\                    : [IOP=(3)][IoId=(1)]                
\SPIS:sclk_s(0)\                    : [IOP=(3)][IoId=(2)]                
\SPIS:mosi_s(0)\                    : [IOP=(3)][IoId=(0)]                
OP_amp_in(0)                        : [IOP=(1)][IoId=(0)]                
DISP_D0(0)                          : [IOP=(2)][IoId=(7)]                
DISP_D1(0)                          : [IOP=(1)][IoId=(1)]                
DISP_D2(0)                          : [IOP=(1)][IoId=(2)]                
DISP_D3(0)                          : [IOP=(1)][IoId=(3)]                
DISP_D4(0)                          : [IOP=(1)][IoId=(4)]                
DISP_D5(0)                          : [IOP=(1)][IoId=(5)]                
DISP_D6(0)                          : [IOP=(1)][IoId=(6)]                
DISP_D7(0)                          : [IOP=(1)][IoId=(7)]                
DISP_A0(0)                          : [IOP=(2)][IoId=(4)]                
DISP_A1(0)                          : [IOP=(2)][IoId=(3)]                
DISP_A2(0)                          : [IOP=(2)][IoId=(2)]                
DISP_A3(0)                          : [IOP=(2)][IoId=(1)]                
DISP_A4(0)                          : [IOP=(2)][IoId=(0)]                
DISP_AFL(0)                         : [IOP=(2)][IoId=(5)]                
DISP_CE1(0)                         : [IOP=(0)][IoId=(0)]                
DISP_CE2(0)                         : [IOP=(0)][IoId=(1)]                
DISP_CE3(0)                         : [IOP=(0)][IoId=(2)]                
DISP_WR(0)                          : [IOP=(2)][IoId=(6)]                
DISP_RD(0)                          : [IOP=(0)][IoId=(7)]                
DISP_RST(0)                         : [IOP=(4)][IoId=(2)]                
LED_OE(0)                           : [IOP=(0)][IoId=(3)]                
RTC_RST_CS(0)                       : [IOP=(0)][IoId=(6)]                
RTC_CLK(0)                          : [IOP=(3)][IoId=(5)]                
RTC_DATA(0)                         : [IOP=(3)][IoId=(4)]                
DCF_DATA(0)                         : [IOP=(3)][IoId=(6)]                
DCF_PDN(0)                          : [IOP=(4)][IoId=(3)]                
DISP_CLK(0)                         : [IOP=(3)][IoId=(7)]                
P0_4_UNUSED(0)                      : [IOP=(0)][IoId=(4)]                
P0_5_UNUSED(0)                      : [IOP=(0)][IoId=(5)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\I2C_M:SCB\                         : SCB_[FFB(SCB,0)]                   
\SPIS:SCB\                          : SCB_[FFB(SCB,1)]                   
\ADC_SAR:cy_psoc4_sar\              : SARADC_[FFB(SARADC,0)]             
\Opamp:cy_psoc4_abuf\               : OA_CTB0.OA0                        
\DCF_Timer:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,0)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1607370s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.630ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0063969 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1876 {
    p1_0
    CTB0_A20
    CTB0_oa0_vplus
  }
  Net: Net_2170 {
    CTB0_oa0_vout1
    CTB0_A81
    CTB0_oa0_vminus
    CTB0_D51
    sarbus0
    SARMUX0_sw22
    sarmux_vplus
  }
  Net: \ADC_SAR:Net_3113\ {
  }
  Net: \ADC_SAR:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p1_0                                             -> Net_1876
  CTB0_A20                                         -> Net_1876
  CTB0_oa0_vplus                                   -> Net_1876
  CTB0_oa0_vout1                                   -> Net_2170
  CTB0_A81                                         -> Net_2170
  CTB0_oa0_vminus                                  -> Net_2170
  CTB0_D51                                         -> Net_2170
  sarbus0                                          -> Net_2170
  SARMUX0_sw22                                     -> Net_2170
  sarmux_vplus                                     -> Net_2170
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :    6 :    8 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.00
                   Pterms :            4.50
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       2.33 :       2.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1638, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1658
        );
        Output = Net_1638 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Periodic_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Periodic_Timer:TimerUDB:control_7\ * 
              !\Periodic_Timer:TimerUDB:timer_enable\ * !Net_1638 * 
              !\Periodic_Timer:TimerUDB:trig_disable\
            + \Periodic_Timer:TimerUDB:control_7\ * 
              !\Periodic_Timer:TimerUDB:run_mode\ * !Net_1638 * 
              !\Periodic_Timer:TimerUDB:trig_disable\
            + \Periodic_Timer:TimerUDB:control_7\ * 
              !\Periodic_Timer:TimerUDB:per_zero\ * !Net_1638 * 
              !\Periodic_Timer:TimerUDB:trig_disable\
        );
        Output = \Periodic_Timer:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Periodic_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Periodic_Timer:TimerUDB:timer_enable\ * 
              \Periodic_Timer:TimerUDB:run_mode\ * 
              \Periodic_Timer:TimerUDB:per_zero\ * !Net_1638
            + !Net_1638 * \Periodic_Timer:TimerUDB:trig_disable\
        );
        Output = \Periodic_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1658, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Periodic_Timer:TimerUDB:run_mode\ * 
              \Periodic_Timer:TimerUDB:per_zero\
        );
        Output = Net_1658 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Periodic_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Periodic_Timer:TimerUDB:control_7\
        );
        Output = \Periodic_Timer:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Periodic_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Periodic_Timer:TimerUDB:run_mode\ * 
              \Periodic_Timer:TimerUDB:per_zero\
        );
        Output = \Periodic_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Periodic_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1656_digital ,
        cs_addr_2 => Net_1638 ,
        cs_addr_1 => \Periodic_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Periodic_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Periodic_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Periodic_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Periodic_Timer:TimerUDB:status_2\ ,
        chain_in => \Periodic_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Periodic_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Periodic_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1638 ,
        clock => Net_1656_digital ,
        status_3 => \Periodic_Timer:TimerUDB:status_3\ ,
        status_2 => \Periodic_Timer:TimerUDB:status_2\ ,
        status_0 => \Periodic_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1644 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Periodic_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1656_digital ,
        control_7 => \Periodic_Timer:TimerUDB:control_7\ ,
        control_6 => \Periodic_Timer:TimerUDB:control_6\ ,
        control_5 => \Periodic_Timer:TimerUDB:control_5\ ,
        control_4 => \Periodic_Timer:TimerUDB:control_4\ ,
        control_3 => \Periodic_Timer:TimerUDB:control_3\ ,
        control_2 => \Periodic_Timer:TimerUDB:control_2\ ,
        control_1 => \Periodic_Timer:TimerUDB:control_1\ ,
        control_0 => \Periodic_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
controlcell: Name =\Display_ADR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Display_ADR:control_7\ ,
        control_6 => \Display_ADR:control_6\ ,
        control_5 => Net_1823 ,
        control_4 => Net_1821 ,
        control_3 => Net_1819 ,
        control_2 => Net_1817 ,
        control_1 => Net_1815 ,
        control_0 => Net_1813 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
datapathcell: Name =\Periodic_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1656_digital ,
        cs_addr_2 => Net_1638 ,
        cs_addr_1 => \Periodic_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Periodic_Timer:TimerUDB:per_zero\ ,
        chain_out => \Periodic_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Periodic_Timer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Display_DATA:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_1800 ,
        control_6 => Net_1798 ,
        control_5 => Net_1796 ,
        control_4 => Net_1794 ,
        control_3 => Net_1792 ,
        control_2 => Net_1790 ,
        control_1 => Net_1788 ,
        control_0 => Net_1783 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Timer_INT
        PORT MAP (
            interrupt => Net_1644 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =DCF_PIN_INTR
        PORT MAP (
            interrupt => Net_2010 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\I2C_M:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1154 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\SPIS:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1925 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_SAR:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =DCF_TIMER_INTR
        PORT MAP (
            interrupt => Net_2017 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = DISP_CE1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_CE1(0)__PA ,
        pad => DISP_CE1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DISP_CE2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_CE2(0)__PA ,
        pad => DISP_CE2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DISP_CE3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_CE3(0)__PA ,
        pad => DISP_CE3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_OE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_OE(0)__PA ,
        pad => LED_OE(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P0_4_UNUSED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_4_UNUSED(0)__PA ,
        pad => P0_4_UNUSED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P0_5_UNUSED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_5_UNUSED(0)__PA ,
        pad => P0_5_UNUSED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RTC_RST_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC_RST_CS(0)__PA ,
        pad => RTC_RST_CS(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DISP_RD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_RD(0)__PA ,
        pad => DISP_RD(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = OP_amp_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => OP_amp_in(0)__PA ,
        analog_term => Net_1876 ,
        pad => OP_amp_in(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DISP_D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_D1(0)__PA ,
        pin_input => Net_1788 ,
        pad => DISP_D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DISP_D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_D2(0)__PA ,
        pin_input => Net_1790 ,
        pad => DISP_D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DISP_D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_D3(0)__PA ,
        pin_input => Net_1792 ,
        pad => DISP_D3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DISP_D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_D4(0)__PA ,
        pin_input => Net_1794 ,
        pad => DISP_D4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DISP_D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_D5(0)__PA ,
        pin_input => Net_1796 ,
        pad => DISP_D5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DISP_D6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_D6(0)__PA ,
        pin_input => Net_1798 ,
        pad => DISP_D6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DISP_D7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_D7(0)__PA ,
        pin_input => Net_1800 ,
        pad => DISP_D7(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = DISP_A4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_A4(0)__PA ,
        pin_input => Net_1821 ,
        pad => DISP_A4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DISP_A3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_A3(0)__PA ,
        pin_input => Net_1819 ,
        pad => DISP_A3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DISP_A2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_A2(0)__PA ,
        pin_input => Net_1817 ,
        pad => DISP_A2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DISP_A1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_A1(0)__PA ,
        pin_input => Net_1815 ,
        pad => DISP_A1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DISP_A0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_A0(0)__PA ,
        pin_input => Net_1813 ,
        pad => DISP_A0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DISP_AFL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_AFL(0)__PA ,
        pin_input => Net_1823 ,
        pad => DISP_AFL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DISP_WR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_WR(0)__PA ,
        pad => DISP_WR(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DISP_D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_D0(0)__PA ,
        pin_input => Net_1783 ,
        pad => DISP_D0(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =DCF_DATA
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_2010 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "22ef8075-9fc3-4368-b106-d008b7f34967"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "1"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPIS:mosi_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:mosi_s(0)\__PA ,
        fb => \SPIS:mosi_s_wire\ ,
        pad => \SPIS:mosi_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SPIS:miso_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:miso_s(0)\__PA ,
        pin_input => \SPIS:miso_s_wire\ ,
        pad => \SPIS:miso_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SPIS:sclk_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:sclk_s(0)\__PA ,
        fb => \SPIS:sclk_s_wire\ ,
        pad => \SPIS:sclk_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SPIS:ss_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:ss_s(0)\__PA ,
        fb => \SPIS:Net_1297\ ,
        pad => \SPIS:ss_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RTC_DATA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC_DATA(0)__PA ,
        pad => RTC_DATA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RTC_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RTC_CLK(0)__PA ,
        pad => RTC_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DCF_DATA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DCF_DATA(0)__PA ,
        pad => DCF_DATA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DISP_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_CLK(0)__PA ,
        pad => DISP_CLK(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_M:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_M:scl(0)\__PA ,
        fb => Net_1171 ,
        pad => \I2C_M:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C_M:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_M:sda(0)\__PA ,
        fb => Net_1172 ,
        pad => \I2C_M:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DISP_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_RST(0)__PA ,
        pad => DISP_RST(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DCF_PDN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DCF_PDN(0)__PA ,
        pad => DCF_PDN(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \SPIS:Net_847_ff2\ ,
            ff_div_7 => \ADC_SAR:Net_1845_ff7\ ,
            ff_div_3 => \I2C_M:Net_847_ff3\ ,
            ff_div_8 => Net_2023_ff8 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2C_M:SCB\
        PORT MAP (
            clock => \I2C_M:Net_847_ff3\ ,
            interrupt => Net_1154 ,
            uart_tx => \I2C_M:tx_wire\ ,
            uart_rts => \I2C_M:rts_wire\ ,
            mosi_m => \I2C_M:mosi_m_wire\ ,
            select_m_3 => \I2C_M:select_m_wire_3\ ,
            select_m_2 => \I2C_M:select_m_wire_2\ ,
            select_m_1 => \I2C_M:select_m_wire_1\ ,
            select_m_0 => \I2C_M:select_m_wire_0\ ,
            sclk_m => \I2C_M:sclk_m_wire\ ,
            miso_s => \I2C_M:miso_s_wire\ ,
            i2c_scl => Net_1171 ,
            i2c_sda => Net_1172 ,
            tr_tx_req => Net_1157 ,
            tr_rx_req => Net_1156 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SPIS:SCB\
        PORT MAP (
            clock => \SPIS:Net_847_ff2\ ,
            interrupt => Net_1925 ,
            uart_tx => \SPIS:tx_wire\ ,
            uart_rts => \SPIS:rts_wire\ ,
            mosi_m => \SPIS:mosi_m_wire\ ,
            select_m_3 => \SPIS:select_m_wire_3\ ,
            select_m_2 => \SPIS:select_m_wire_2\ ,
            select_m_1 => \SPIS:select_m_wire_1\ ,
            select_m_0 => \SPIS:select_m_wire_0\ ,
            sclk_m => \SPIS:sclk_m_wire\ ,
            mosi_s => \SPIS:mosi_s_wire\ ,
            miso_s => \SPIS:miso_s_wire\ ,
            select_s => \SPIS:Net_1297\ ,
            sclk_s => \SPIS:sclk_s_wire\ ,
            tr_tx_req => Net_1928 ,
            tr_rx_req => Net_1927 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\DCF_Timer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2023_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2097 ,
            tr_overflow => Net_2096 ,
            tr_compare_match => Net_2098 ,
            line => Net_2099 ,
            line_compl => Net_2100 ,
            interrupt => Net_2017 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: 
    Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\Opamp:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1876 ,
            vminus => Net_2170 ,
            vout1 => Net_2170 ,
            vout10 => \Opamp:Net_19\ ,
            ctb_dsi_comp => \Opamp:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_SAR:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_2170 ,
            vminus => \ADC_SAR:mux_bus_minus_0\ ,
            vref => \ADC_SAR:Net_3113\ ,
            ext_vref => \ADC_SAR:Net_3225\ ,
            clock => \ADC_SAR:Net_1845_ff7\ ,
            sample_done => Net_2160 ,
            chan_id_valid => \ADC_SAR:Net_3108\ ,
            chan_id_3 => \ADC_SAR:Net_3109_3\ ,
            chan_id_2 => \ADC_SAR:Net_3109_2\ ,
            chan_id_1 => \ADC_SAR:Net_3109_1\ ,
            chan_id_0 => \ADC_SAR:Net_3109_0\ ,
            data_valid => \ADC_SAR:Net_3110\ ,
            data_11 => \ADC_SAR:Net_3111_11\ ,
            data_10 => \ADC_SAR:Net_3111_10\ ,
            data_9 => \ADC_SAR:Net_3111_9\ ,
            data_8 => \ADC_SAR:Net_3111_8\ ,
            data_7 => \ADC_SAR:Net_3111_7\ ,
            data_6 => \ADC_SAR:Net_3111_6\ ,
            data_5 => \ADC_SAR:Net_3111_5\ ,
            data_4 => \ADC_SAR:Net_3111_4\ ,
            data_3 => \ADC_SAR:Net_3111_3\ ,
            data_2 => \ADC_SAR:Net_3111_2\ ,
            data_1 => \ADC_SAR:Net_3111_1\ ,
            data_0 => \ADC_SAR:Net_3111_0\ ,
            eos_intr => Net_2161 ,
            irq => \ADC_SAR:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_1656_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      DISP_CE1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      DISP_CE2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |      DISP_CE3(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        LED_OE(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |   P0_4_UNUSED(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |   P0_5_UNUSED(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    RTC_RST_CS(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |       DISP_RD(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |     OP_amp_in(0) | Analog(Net_1876)
     |   1 |     * |      NONE |         CMOS_OUT |       DISP_D1(0) | In(Net_1788)
     |   2 |     * |      NONE |         CMOS_OUT |       DISP_D2(0) | In(Net_1790)
     |   3 |     * |      NONE |         CMOS_OUT |       DISP_D3(0) | In(Net_1792)
     |   4 |     * |      NONE |         CMOS_OUT |       DISP_D4(0) | In(Net_1794)
     |   5 |     * |      NONE |         CMOS_OUT |       DISP_D5(0) | In(Net_1796)
     |   6 |     * |      NONE |         CMOS_OUT |       DISP_D6(0) | In(Net_1798)
     |   7 |     * |      NONE |         CMOS_OUT |       DISP_D7(0) | In(Net_1800)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |       DISP_A4(0) | In(Net_1821)
     |   1 |     * |      NONE |         CMOS_OUT |       DISP_A3(0) | In(Net_1819)
     |   2 |     * |      NONE |         CMOS_OUT |       DISP_A2(0) | In(Net_1817)
     |   3 |     * |      NONE |         CMOS_OUT |       DISP_A1(0) | In(Net_1815)
     |   4 |     * |      NONE |         CMOS_OUT |       DISP_A0(0) | In(Net_1813)
     |   5 |     * |      NONE |         CMOS_OUT |      DISP_AFL(0) | In(Net_1823)
     |   6 |     * |      NONE |         CMOS_OUT |       DISP_WR(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |       DISP_D0(0) | In(Net_1783)
-----+-----+-------+-----------+------------------+------------------+-----------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL | \SPIS:mosi_s(0)\ | FB(\SPIS:mosi_s_wire\)
     |   1 |     * |      NONE |         CMOS_OUT | \SPIS:miso_s(0)\ | In(\SPIS:miso_s_wire\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL | \SPIS:sclk_s(0)\ | FB(\SPIS:sclk_s_wire\)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |   \SPIS:ss_s(0)\ | FB(\SPIS:Net_1297\)
     |   4 |     * |      NONE | RES_PULL_UP_DOWN |      RTC_DATA(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |       RTC_CLK(0) | 
     |   6 |     * | ON_CHANGE |     HI_Z_DIGITAL |      DCF_DATA(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      DISP_CLK(0) | 
-----+-----+-------+-----------+------------------+------------------+-----------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |   \I2C_M:scl(0)\ | FB(Net_1171)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |   \I2C_M:sda(0)\ | FB(Net_1172)
     |   2 |     * |      NONE |         CMOS_OUT |      DISP_RST(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       DCF_PDN(0) | 
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.247ms
Digital Placement phase: Elapsed time ==> 1s.406ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "BeoM_display_r.vh2" --pcf-path "BeoM_display.pco" --des-name "BeoM_display" --dsf-path "BeoM_display.dsf" --sdc-path "BeoM_display.sdc" --lib-path "BeoM_display_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.261ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.320ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BeoM_display_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.645ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.360ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.160ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.160ms
API generation phase: Elapsed time ==> 4s.205ms
Dependency generation phase: Elapsed time ==> 0s.014ms
Cleanup phase: Elapsed time ==> 0s.000ms
