// Seed: 3504193680
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  output id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_3 = id_4;
  reg id_7;
  always begin
    id_7 = id_3;
    @(posedge id_7 or posedge id_5);
    id_7 <= {1, 1, id_3};
  end
endmodule
