{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606534873204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606534873209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 19:41:13 2020 " "Processing started: Fri Nov 27 19:41:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606534873209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606534873209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606534873209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606534874103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606534874104 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finalproject.v 1 1 " "Using design file finalproject.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "finalproject.v" "" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/finalproject.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606534882156 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606534882156 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "FinalProject " "Found the following files while searching for definition of entity \"FinalProject\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "FinalProject.bdf " "File: FinalProject.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1606534882156 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1606534882156 "|FinalProject"}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606534882157 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiftregister.v 1 1 " "Using design file shiftregister.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "shiftregister.v" "" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/shiftregister.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606534882188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606534882188 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "shiftregister " "Found the following files while searching for definition of entity \"shiftregister\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "shiftregister.bdf " "File: shiftregister.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1606534882189 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1606534882189 "|FinalProject|shiftregister:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister shiftregister:b2v_inst " "Elaborating entity \"shiftregister\" for hierarchy \"shiftregister:b2v_inst\"" {  } { { "finalproject.v" "b2v_inst" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/finalproject.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606534882189 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.sv 1 1 " "Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606534882220 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606534882220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:b2v_inst2 " "Elaborating entity \"counter\" for hierarchy \"counter:b2v_inst2\"" {  } { { "finalproject.v" "b2v_inst2" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/finalproject.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606534882220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 counter.sv(5) " "Verilog HDL assignment warning at counter.sv(5): truncated value with size 32 to match size of target (18)" {  } { { "counter.sv" "" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/counter.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606534882221 "|FinalProject|counter:b2v_inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "sync.sv 1 1 " "Using design file sync.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.sv" "" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606534882252 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606534882252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:b2v_inst4 " "Elaborating entity \"sync\" for hierarchy \"sync:b2v_inst4\"" {  } { { "finalproject.v" "b2v_inst4" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/finalproject.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606534882253 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datadecoder.sv 1 1 " "Using design file datadecoder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 datadecoder " "Found entity 1: datadecoder" {  } { { "datadecoder.sv" "" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/datadecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606534882286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606534882286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datadecoder datadecoder:b2v_inst6 " "Elaborating entity \"datadecoder\" for hierarchy \"datadecoder:b2v_inst6\"" {  } { { "finalproject.v" "b2v_inst6" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/finalproject.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606534882287 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compl.sv 1 1 " "Using design file compl.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 compL " "Found entity 1: compL" {  } { { "compl.sv" "" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/compl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606534882327 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606534882327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compL compL:b2v_inst7 " "Elaborating entity \"compL\" for hierarchy \"compL:b2v_inst7\"" {  } { { "finalproject.v" "b2v_inst7" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/finalproject.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606534882328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "error_check.v 1 1 " "Using design file error_check.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 error_check " "Found entity 1: error_check" {  } { { "error_check.v" "" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/error_check.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606534882363 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606534882363 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "error_check " "Found the following files while searching for definition of entity \"error_check\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "error_check.bdf " "File: error_check.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1606534882363 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1606534882363 "|FinalProject|error_check:b2v_inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_check error_check:b2v_inst9 " "Elaborating entity \"error_check\" for hierarchy \"error_check:b2v_inst9\"" {  } { { "finalproject.v" "b2v_inst9" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/finalproject.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606534882364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter error_check:b2v_inst9\|counter:b2v_inst " "Elaborating entity \"counter\" for hierarchy \"error_check:b2v_inst9\|counter:b2v_inst\"" {  } { { "error_check.v" "b2v_inst" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/error_check.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606534882377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(5) " "Verilog HDL assignment warning at counter.sv(5): truncated value with size 32 to match size of target (4)" {  } { { "counter.sv" "" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/counter.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606534882378 "|FinalProject|error_check:b2v_inst9|counter:b2v_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.sv 1 1 " "Using design file comparator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606534882410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606534882410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator error_check:b2v_inst9\|comparator:b2v_inst2 " "Elaborating entity \"comparator\" for hierarchy \"error_check:b2v_inst9\|comparator:b2v_inst2\"" {  } { { "error_check.v" "b2v_inst2" { Text "C:/Users/irifu/Documents/GitHub/ece-271-design-project/error_check.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606534882410 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606534882950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606534883110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606534883515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606534883515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606534883662 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606534883662 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606534883662 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606534883662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606534883709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 19:41:23 2020 " "Processing ended: Fri Nov 27 19:41:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606534883709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606534883709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606534883709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606534883709 ""}
