<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_4e84c0bf98bc79dde7275d76b9e5311b.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64MCTargetDesc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64MCTargetDesc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AArch64MCTargetDesc.h - AArch64 Target Descriptions -----*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file provides AArch64 specific target descriptions.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64MCTARGETDESC_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64MCTARGETDESC_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2DataTypes_8h.html">llvm/Support/DataTypes.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">class </span>formatted_raw_ostream;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>MCAsmBackend;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MCCodeEmitter;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>MCContext;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>MCInst;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>MCInstrInfo;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MCInstPrinter;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>MCRegisterInfo;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>MCObjectTargetWriter;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>MCStreamer;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>MCSubtargetInfo;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>MCTargetOptions;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>MCTargetStreamer;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">Target</a>;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>Triple;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;MCCodeEmitter *<a class="code" href="namespacellvm.html#afdc408ebd30965b70994f34e29df7043">createAArch64MCCodeEmitter</a>(<span class="keyword">const</span> MCInstrInfo &amp;MCII,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                          MCContext &amp;Ctx);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;MCAsmBackend *<a class="code" href="namespacellvm.html#a676b531bfbeddd2a9614c12d21ad4c88">createAArch64leAsmBackend</a>(<span class="keyword">const</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">Target</a> &amp;<a class="code" href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                        <span class="keyword">const</span> MCSubtargetInfo &amp;STI,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                                        <span class="keyword">const</span> MCRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                                        <span class="keyword">const</span> MCTargetOptions &amp;<a class="code" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>);</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;MCAsmBackend *<a class="code" href="namespacellvm.html#ad838b75c8aa824335f1f1642d5d78545">createAArch64beAsmBackend</a>(<span class="keyword">const</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">Target</a> &amp;<a class="code" href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                                        <span class="keyword">const</span> MCSubtargetInfo &amp;STI,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                        <span class="keyword">const</span> MCRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                        <span class="keyword">const</span> MCTargetOptions &amp;<a class="code" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>);</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;std::unique_ptr&lt;MCObjectTargetWriter&gt;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<a class="code" href="namespacellvm.html#ae663f2cce581110ca665b3d3fdaa4baf">createAArch64ELFObjectWriter</a>(uint8_t OSABI, <span class="keywordtype">bool</span> IsILP32);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;std::unique_ptr&lt;MCObjectTargetWriter&gt;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<a class="code" href="namespacellvm.html#acc40b81be773102b1e6cf2af7d5300ea">createAArch64MachObjectWriter</a>(<a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1MachO.html#af2acbc063e449084ba33f738a700ce47">CPUType</a>, <a class="code" href="classuint32__t.html">uint32_t</a> CPUSubtype,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                              <span class="keywordtype">bool</span> IsILP32);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;std::unique_ptr&lt;MCObjectTargetWriter&gt;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<a class="code" href="namespacellvm.html#a2ad3d0f7e395395c734b484f4773ac31">createAArch64WinCOFFObjectWriter</a>(<span class="keyword">const</span> Triple &amp;TheTriple);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;MCTargetStreamer *<a class="code" href="namespacellvm.html#a9fb0afe80397c6c931a1352c03e502a8">createAArch64AsmTargetStreamer</a>(MCStreamer &amp;<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                                 formatted_raw_ostream &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                                 MCInstPrinter *InstPrint,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                                 <span class="keywordtype">bool</span> isVerboseAsm);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64__MC.html">   64</a></span>&#160;<span class="keyword">namespace </span>AArch64_MC {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AArch64__MC.html#a7cbac6ccc31cf1c6b0a5aca90d273c3b">initLLVMToCVRegMapping</a>(<a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AArch64__MC.html#a982052fe86f23ea001b0fc4a544dd983">isQForm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *MCII);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AArch64__MC.html#af892036fbdaa04251900fde0102dfd54">isFpOrNEON</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *MCII);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">namespace </span>AArch64 {</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a73afc64152ca3d9853d9d3cb54ec3cbf">   71</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AArch64.html#a73afc64152ca3d9853d9d3cb54ec3cbf">OperandType</a> {</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a73afc64152ca3d9853d9d3cb54ec3cbfa813501aefa80ea75f8bf2d1c887b233d">   72</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a73afc64152ca3d9853d9d3cb54ec3cbfa813501aefa80ea75f8bf2d1c887b233d">OPERAND_IMPLICIT_IMM_0</a> = <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da6619d4370b1a40e206553ecf49e168e0">MCOI::OPERAND_FIRST_TARGET</a>,</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;};</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;} <span class="comment">// namespace AArch64</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;} <span class="comment">// End llvm namespace</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// Defines symbolic names for AArch64 registers.  This defines a mapping from</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// register name to register number.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="AArch64MCTargetDesc_8h.html#a08a185753458ada847ed2d41b47ac1d1">   81</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_ENUM</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &quot;AArch64GenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// Defines symbolic names for the AArch64 instructions.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="AArch64MCTargetDesc_8h.html#a2433e9e503264e8ca019761dad9d06d1">   86</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_ENUM</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="AArch64MCTargetDesc_8h.html#a30d75935b44738c70f8b1cff3165755a">   87</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_MC_HELPER_DECLS</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="AArch64MCTargetDesc_8h.html#ae8e5d5d8b20c7c3550c60ac4a04e3c64">   90</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_ENUM</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#include &quot;AArch64GenSubtargetInfo.inc&quot;</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aMCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__MC_html_a982052fe86f23ea001b0fc4a544dd983"><div class="ttname"><a href="namespacellvm_1_1AArch64__MC.html#a982052fe86f23ea001b0fc4a544dd983">llvm::AArch64_MC::isQForm</a></div><div class="ttdeci">bool isQForm(const MCInst &amp;MI, const MCInstrInfo *MCII)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MCTargetDesc_8cpp_source.html#l00303">AArch64MCTargetDesc.cpp:303</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a73afc64152ca3d9853d9d3cb54ec3cbfa813501aefa80ea75f8bf2d1c887b233d"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a73afc64152ca3d9853d9d3cb54ec3cbfa813501aefa80ea75f8bf2d1c887b233d">llvm::AArch64::OPERAND_IMPLICIT_IMM_0</a></div><div class="ttdeci">@ OPERAND_IMPLICIT_IMM_0</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MCTargetDesc_8h_source.html#l00072">AArch64MCTargetDesc.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MachO_html_af2acbc063e449084ba33f738a700ce47"><div class="ttname"><a href="namespacellvm_1_1MachO.html#af2acbc063e449084ba33f738a700ce47">llvm::MachO::CPUType</a></div><div class="ttdeci">CPUType</div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2MachO_8h_source.html#l01560">MachO.h:1560</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998">llvm::AMDGPU::Exp::Target</a></div><div class="ttdeci">Target</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00868">SIDefines.h:868</a></div></div>
<div class="ttc" id="aMips16ISelLowering_8cpp_html_a0acb682b8260ab1c60b918599864e2e5"><div class="ttname"><a href="Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a></div><div class="ttdeci">#define T</div><div class="ttdef"><b>Definition:</b> <a href="Mips16ISelLowering_8cpp_source.html#l00341">Mips16ISelLowering.cpp:341</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9fb0afe80397c6c931a1352c03e502a8"><div class="ttname"><a href="namespacellvm.html#a9fb0afe80397c6c931a1352c03e502a8">llvm::createAArch64AsmTargetStreamer</a></div><div class="ttdeci">MCTargetStreamer * createAArch64AsmTargetStreamer(MCStreamer &amp;S, formatted_raw_ostream &amp;OS, MCInstPrinter *InstPrint, bool isVerboseAsm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ELFStreamer_8cpp_source.html#l00302">AArch64ELFStreamer.cpp:302</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a73afc64152ca3d9853d9d3cb54ec3cbf"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a73afc64152ca3d9853d9d3cb54ec3cbf">llvm::AArch64::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MCTargetDesc_8h_source.html#l00071">AArch64MCTargetDesc.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae663f2cce581110ca665b3d3fdaa4baf"><div class="ttname"><a href="namespacellvm.html#ae663f2cce581110ca665b3d3fdaa4baf">llvm::createAArch64ELFObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createAArch64ELFObjectWriter(uint8_t OSABI, bool IsILP32)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ELFObjectWriter_8cpp_source.html#l00465">AArch64ELFObjectWriter.cpp:465</a></div></div>
<div class="ttc" id="anamespacellvm_html_acc40b81be773102b1e6cf2af7d5300ea"><div class="ttname"><a href="namespacellvm.html#acc40b81be773102b1e6cf2af7d5300ea">llvm::createAArch64MachObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createAArch64MachObjectWriter(uint32_t CPUType, uint32_t CPUSubtype, bool IsILP32)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachObjectWriter_8cpp_source.html#l00411">AArch64MachObjectWriter.cpp:411</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_a47c521bf7ba0bb2147b96d068af30d04"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a></div><div class="ttdeci">const char LLVMTargetMachineRef LLVMPassBuilderOptionsRef Options</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00048">PassBuilderBindings.cpp:48</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2ad3d0f7e395395c734b484f4773ac31"><div class="ttname"><a href="namespacellvm.html#a2ad3d0f7e395395c734b484f4773ac31">llvm::createAArch64WinCOFFObjectWriter</a></div><div class="ttdeci">std::unique_ptr&lt; MCObjectTargetWriter &gt; createAArch64WinCOFFObjectWriter(const Triple &amp;TheTriple)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64WinCOFFObjectWriter_8cpp_source.html#l00165">AArch64WinCOFFObjectWriter.cpp:165</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad838b75c8aa824335f1f1642d5d78545"><div class="ttname"><a href="namespacellvm.html#ad838b75c8aa824335f1f1642d5d78545">llvm::createAArch64beAsmBackend</a></div><div class="ttdeci">MCAsmBackend * createAArch64beAsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AsmBackend_8cpp_source.html#l00774">AArch64AsmBackend.cpp:774</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__MC_html_af892036fbdaa04251900fde0102dfd54"><div class="ttname"><a href="namespacellvm_1_1AArch64__MC.html#af892036fbdaa04251900fde0102dfd54">llvm::AArch64_MC::isFpOrNEON</a></div><div class="ttdeci">bool isFpOrNEON(const MCInst &amp;MI, const MCInstrInfo *MCII)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MCTargetDesc_8cpp_source.html#l00310">AArch64MCTargetDesc.cpp:310</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00210">README.txt:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="aSampleProfWriter_8cpp_html_ac5f3689931c7238da06ba00cf1002c62"><div class="ttname"><a href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a></div><div class="ttdeci">raw_pwrite_stream &amp; OS</div><div class="ttdef"><b>Definition:</b> <a href="SampleProfWriter_8cpp_source.html#l00053">SampleProfWriter.cpp:53</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64__MC_html_a7cbac6ccc31cf1c6b0a5aca90d273c3b"><div class="ttname"><a href="namespacellvm_1_1AArch64__MC.html#a7cbac6ccc31cf1c6b0a5aca90d273c3b">llvm::AArch64_MC::initLLVMToCVRegMapping</a></div><div class="ttdeci">void initLLVMToCVRegMapping(MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MCTargetDesc_8cpp_source.html#l00066">AArch64MCTargetDesc.cpp:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da6619d4370b1a40e206553ecf49e168e0"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da6619d4370b1a40e206553ecf49e168e0">llvm::MCOI::OPERAND_FIRST_TARGET</a></div><div class="ttdeci">@ OPERAND_FIRST_TARGET</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00078">MCInstrDesc.h:78</a></div></div>
<div class="ttc" id="aSupport_2DataTypes_8h_html"><div class="ttname"><a href="Support_2DataTypes_8h.html">DataTypes.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_a676b531bfbeddd2a9614c12d21ad4c88"><div class="ttname"><a href="namespacellvm.html#a676b531bfbeddd2a9614c12d21ad4c88">llvm::createAArch64leAsmBackend</a></div><div class="ttdeci">MCAsmBackend * createAArch64leAsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI, const MCRegisterInfo &amp;MRI, const MCTargetOptions &amp;Options)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AsmBackend_8cpp_source.html#l00754">AArch64AsmBackend.cpp:754</a></div></div>
<div class="ttc" id="anamespacellvm_html_afdc408ebd30965b70994f34e29df7043"><div class="ttname"><a href="namespacellvm.html#afdc408ebd30965b70994f34e29df7043">llvm::createAArch64MCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createAArch64MCCodeEmitter(const MCInstrInfo &amp;MCII, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MCCodeEmitter_8cpp_source.html#l00720">AArch64MCCodeEmitter.cpp:720</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:09:01 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
