

================================================================
== Vivado HLS Report for 'state_table'
================================================================
* Date:           Mon Mar  1 13:03:41 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.010|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i45P(i45* @rxIbh2stateTable_upd_1, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 5 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%tmp157 = call i45 @_ssdm_op_Read.ap_fifo.volatile.i45P(i45* @rxIbh2stateTable_upd_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:69]   --->   Operation 7 'read' 'tmp157' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i45 %tmp157 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:61->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:69]   --->   Operation 8 'trunc' 'p_Val2_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_epsn_V_load_new_s = call i24 @_ssdm_op_PartSelect.i24.i45.i32.i32(i45 %tmp157, i32 16, i32 39) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:61->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:69]   --->   Operation 9 'partselect' 'tmp_epsn_V_load_new_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_retryCounter_V_l = call i3 @_ssdm_op_PartSelect.i3.i45.i32.i32(i45 %tmp157, i32 40, i32 42) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:61->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:69]   --->   Operation 10 'partselect' 'tmp_retryCounter_V_l' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %tmp157, i32 43)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:61->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:69]   --->   Operation 11 'bitselect' 'tmp_11' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %tmp157, i32 44)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:61->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:69]   --->   Operation 12 'bitselect' 'tmp_12' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %1, label %5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:70]   --->   Operation 13 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %6, label %7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:86]   --->   Operation 14 'br' <Predicate = (tmp & !tmp_12)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %2, label %3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:72]   --->   Operation 15 'br' <Predicate = (tmp & tmp_12)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i41P(i41* @txIbh2stateTable_upd_1, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:98]   --->   Operation 16 'nbreadreq' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %11, label %15" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:98]   --->   Operation 17 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.83ns)   --->   "%tmp_3 = call i41 @_ssdm_op_Read.ap_fifo.volatile.i41P(i41* @txIbh2stateTable_upd_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:100]   --->   Operation 18 'read' 'tmp_3' <Predicate = (!tmp & tmp_9)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i41 %tmp_3 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:95->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:100]   --->   Operation 19 'trunc' 'trunc_ln321' <Predicate = (!tmp & tmp_9)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_psn_V_load_new_i = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %tmp_3, i32 16, i32 39) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:95->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:100]   --->   Operation 20 'partselect' 'tmp_psn_V_load_new_i' <Predicate = (!tmp & tmp_9)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %tmp_3, i32 40)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:95->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:100]   --->   Operation 21 'bitselect' 'tmp_13' <Predicate = (!tmp & tmp_9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %12, label %13" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:101]   --->   Operation 22 'br' <Predicate = (!tmp & tmp_9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i68P(i68* @qpi2stateTable_upd_r_1, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:110]   --->   Operation 23 'nbreadreq' 'tmp_14' <Predicate = (!tmp & !tmp_9)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %16, label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:110]   --->   Operation 24 'br' <Predicate = (!tmp & !tmp_9)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.83ns)   --->   "%tmp_5 = call i68 @_ssdm_op_Read.ap_fifo.volatile.i68P(i68* @qpi2stateTable_upd_r_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:113]   --->   Operation 25 'read' 'tmp_5' <Predicate = (!tmp & !tmp_9 & tmp_14)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_7 = trunc i68 %tmp_5 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:47->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:113]   --->   Operation 26 'trunc' 'p_Val2_7' <Predicate = (!tmp & !tmp_9 & tmp_14)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_remote_psn_V_loa = call i24 @_ssdm_op_PartSelect.i24.i68.i32.i32(i68 %tmp_5, i32 19, i32 42) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:47->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:113]   --->   Operation 27 'partselect' 'tmp_remote_psn_V_loa' <Predicate = (!tmp & !tmp_9 & tmp_14)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_local_psn_V_load = call i24 @_ssdm_op_PartSelect.i24.i68.i32.i32(i68 %tmp_5, i32 43, i32 66) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:47->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:113]   --->   Operation 28 'partselect' 'tmp_local_psn_V_load' <Predicate = (!tmp & !tmp_9 & tmp_14)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i68.i32(i68 %tmp_5, i32 67)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:47->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:113]   --->   Operation 29 'bitselect' 'tmp_15' <Predicate = (!tmp & !tmp_9 & tmp_14)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i16 %p_Val2_7 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:121]   --->   Operation 30 'zext' 'zext_ln544_2' <Predicate = (!tmp & !tmp_9 & tmp_14)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%state_table_resp_eps_4 = getelementptr [500 x i24]* @state_table_resp_eps, i64 0, i64 %zext_ln544_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:121]   --->   Operation 31 'getelementptr' 'state_table_resp_eps_4' <Predicate = (!tmp & !tmp_9 & tmp_14)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %17, label %18" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:114]   --->   Operation 32 'br' <Predicate = (!tmp & !tmp_9 & tmp_14)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.23ns)   --->   "%tmp_resp_epsn_V_1 = load i24* %state_table_resp_eps_4, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 33 'load' 'tmp_resp_epsn_V_1' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%state_table_resp_old_4 = getelementptr [500 x i24]* @state_table_resp_old, i64 0, i64 %zext_ln544_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 34 'getelementptr' 'state_table_resp_old_4' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.23ns)   --->   "%tmp_resp_old_outstan_1 = load i24* %state_table_resp_old_4, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 35 'load' 'tmp_resp_old_outstan_1' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%state_table_req_next_5 = getelementptr [500 x i24]* @state_table_req_next, i64 0, i64 %zext_ln544_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 36 'getelementptr' 'state_table_req_next_5' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.23ns)   --->   "%tmp_req_next_psn_V_1 = load i24* %state_table_req_next_5, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 37 'load' 'tmp_req_next_psn_V_1' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%state_table_req_old_9 = getelementptr [500 x i24]* @state_table_req_old_1, i64 0, i64 %zext_ln544_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 38 'getelementptr' 'state_table_req_old_9' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.23ns)   --->   "%tmp_req_old_unack_V_1 = load i24* %state_table_req_old_9, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 39 'load' 'tmp_req_old_unack_V_1' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%state_table_req_old_10 = getelementptr [500 x i24]* @state_table_req_old_s, i64 0, i64 %zext_ln544_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 40 'getelementptr' 'state_table_req_old_10' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.23ns)   --->   "%tmp_req_old_valid_V_1 = load i24* %state_table_req_old_10, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 41 'load' 'tmp_req_old_valid_V_1' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%state_table_retryCou_5 = getelementptr [500 x i3]* @state_table_retryCou, i64 0, i64 %zext_ln544_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 42 'getelementptr' 'state_table_retryCou_5' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.23ns)   --->   "%tmp_retryCounter_V_2 = load i3* %state_table_retryCou_5, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 43 'load' 'tmp_retryCounter_V_2' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 44 [1/1] (1.23ns)   --->   "store i24 %tmp_local_psn_V_load, i24* %state_table_resp_eps_4, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:121]   --->   Operation 44 'store' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%state_table_resp_old_3 = getelementptr [500 x i24]* @state_table_resp_old, i64 0, i64 %zext_ln544_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:122]   --->   Operation 45 'getelementptr' 'state_table_resp_old_3' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.23ns)   --->   "store i24 %tmp_local_psn_V_load, i24* %state_table_resp_old_3, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:122]   --->   Operation 46 'store' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%state_table_req_next_4 = getelementptr [500 x i24]* @state_table_req_next, i64 0, i64 %zext_ln544_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:125]   --->   Operation 47 'getelementptr' 'state_table_req_next_4' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "store i24 %tmp_remote_psn_V_loa, i24* %state_table_req_next_4, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:125]   --->   Operation 48 'store' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%state_table_req_old_7 = getelementptr [500 x i24]* @state_table_req_old_1, i64 0, i64 %zext_ln544_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:126]   --->   Operation 49 'getelementptr' 'state_table_req_old_7' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "store i24 %tmp_remote_psn_V_loa, i24* %state_table_req_old_7, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:126]   --->   Operation 50 'store' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%state_table_req_old_8 = getelementptr [500 x i24]* @state_table_req_old_s, i64 0, i64 %zext_ln544_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:127]   --->   Operation 51 'getelementptr' 'state_table_req_old_8' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.23ns)   --->   "store i24 %tmp_remote_psn_V_loa, i24* %state_table_req_old_8, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:127]   --->   Operation 52 'store' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%state_table_retryCou_4 = getelementptr [500 x i3]* @state_table_retryCou, i64 0, i64 %zext_ln544_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:128]   --->   Operation 53 'getelementptr' 'state_table_retryCou_4' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.23ns)   --->   "store i3 -1, i3* %state_table_retryCou_4, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:128]   --->   Operation 54 'store' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i16 %trunc_ln321 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:103]   --->   Operation 55 'zext' 'zext_ln544_1' <Predicate = (!tmp & tmp_9)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%state_table_resp_eps_3 = getelementptr [500 x i24]* @state_table_resp_eps, i64 0, i64 %zext_ln544_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 56 'getelementptr' 'state_table_resp_eps_3' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (1.23ns)   --->   "%tmp_resp_epsn_V = load i24* %state_table_resp_eps_3, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 57 'load' 'tmp_resp_epsn_V' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%state_table_resp_old_2 = getelementptr [500 x i24]* @state_table_resp_old, i64 0, i64 %zext_ln544_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 58 'getelementptr' 'state_table_resp_old_2' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.23ns)   --->   "%tmp_resp_old_outstan = load i24* %state_table_resp_old_2, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 59 'load' 'tmp_resp_old_outstan' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%state_table_req_next_3 = getelementptr [500 x i24]* @state_table_req_next, i64 0, i64 %zext_ln544_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 60 'getelementptr' 'state_table_req_next_3' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (1.23ns)   --->   "%tmp_req_next_psn_V = load i24* %state_table_req_next_3, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 61 'load' 'tmp_req_next_psn_V' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%state_table_req_old_5 = getelementptr [500 x i24]* @state_table_req_old_1, i64 0, i64 %zext_ln544_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 62 'getelementptr' 'state_table_req_old_5' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.23ns)   --->   "%tmp_req_old_unack_V = load i24* %state_table_req_old_5, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 63 'load' 'tmp_req_old_unack_V' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%state_table_req_old_6 = getelementptr [500 x i24]* @state_table_req_old_s, i64 0, i64 %zext_ln544_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 64 'getelementptr' 'state_table_req_old_6' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (1.23ns)   --->   "%tmp_req_old_valid_V = load i24* %state_table_req_old_6, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 65 'load' 'tmp_req_old_valid_V' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%state_table_retryCou_3 = getelementptr [500 x i3]* @state_table_retryCou, i64 0, i64 %zext_ln544_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 66 'getelementptr' 'state_table_retryCou_3' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (1.23ns)   --->   "%tmp_retryCounter_V_1 = load i3* %state_table_retryCou_3, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 67 'load' 'tmp_retryCounter_V_1' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%state_table_req_next_2 = getelementptr [500 x i24]* @state_table_req_next, i64 0, i64 %zext_ln544_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:103]   --->   Operation 68 'getelementptr' 'state_table_req_next_2' <Predicate = (!tmp & tmp_9 & tmp_13)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.23ns)   --->   "store i24 %tmp_psn_V_load_new_i, i24* %state_table_req_next_2, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:103]   --->   Operation 69 'store' <Predicate = (!tmp & tmp_9 & tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i16 %p_Val2_s to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:74]   --->   Operation 70 'zext' 'zext_ln544' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%state_table_resp_eps_2 = getelementptr [500 x i24]* @state_table_resp_eps, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 71 'getelementptr' 'state_table_resp_eps_2' <Predicate = (tmp & !tmp_12)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (1.23ns)   --->   "%entry_resp_epsn_V = load i24* %state_table_resp_eps_2, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 72 'load' 'entry_resp_epsn_V' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%state_table_resp_old_1 = getelementptr [500 x i24]* @state_table_resp_old, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 73 'getelementptr' 'state_table_resp_old_1' <Predicate = (tmp & !tmp_12)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (1.23ns)   --->   "%entry_resp_old_outst = load i24* %state_table_resp_old_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 74 'load' 'entry_resp_old_outst' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%state_table_req_next_1 = getelementptr [500 x i24]* @state_table_req_next, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 75 'getelementptr' 'state_table_req_next_1' <Predicate = (tmp & !tmp_12)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (1.23ns)   --->   "%entry_req_next_psn_V = load i24* %state_table_req_next_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 76 'load' 'entry_req_next_psn_V' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%state_table_req_old_3 = getelementptr [500 x i24]* @state_table_req_old_1, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 77 'getelementptr' 'state_table_req_old_3' <Predicate = (tmp & !tmp_12)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (1.23ns)   --->   "%entry_req_old_unack_s = load i24* %state_table_req_old_3, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 78 'load' 'entry_req_old_unack_s' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%state_table_req_old_4 = getelementptr [500 x i24]* @state_table_req_old_s, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 79 'getelementptr' 'state_table_req_old_4' <Predicate = (tmp & !tmp_12)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.23ns)   --->   "%entry_req_old_valid_s = load i24* %state_table_req_old_4, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 80 'load' 'entry_req_old_valid_s' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%state_table_retryCou_2 = getelementptr [500 x i3]* @state_table_retryCou, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 81 'getelementptr' 'state_table_retryCou_2' <Predicate = (tmp & !tmp_12)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.23ns)   --->   "%entry_retryCounter_V = load i3* %state_table_retryCou_2, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 82 'load' 'entry_retryCounter_V' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%state_table_resp_eps_1 = getelementptr [500 x i24]* @state_table_resp_eps, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:78]   --->   Operation 83 'getelementptr' 'state_table_resp_eps_1' <Predicate = (tmp & tmp_12 & !tmp_11)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.23ns)   --->   "store i24 %tmp_epsn_V_load_new_s, i24* %state_table_resp_eps_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:78]   --->   Operation 84 'store' <Predicate = (tmp & tmp_12 & !tmp_11)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%state_table_retryCou_1 = getelementptr [500 x i3]* @state_table_retryCou, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:79]   --->   Operation 85 'getelementptr' 'state_table_retryCou_1' <Predicate = (tmp & tmp_12 & !tmp_11)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.23ns)   --->   "store i3 %tmp_retryCounter_V_l, i3* %state_table_retryCou_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:79]   --->   Operation 86 'store' <Predicate = (tmp & tmp_12 & !tmp_11)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%state_table_req_old_2 = getelementptr [500 x i24]* @state_table_req_old_1, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:74]   --->   Operation 87 'getelementptr' 'state_table_req_old_2' <Predicate = (tmp & tmp_12 & tmp_11)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.23ns)   --->   "store i24 %tmp_epsn_V_load_new_s, i24* %state_table_req_old_2, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:74]   --->   Operation 88 'store' <Predicate = (tmp & tmp_12 & tmp_11)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>

State 4 <SV = 3> <Delay = 4.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i68* @qpi2stateTable_upd_r_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i45* @rxIbh2stateTable_upd_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i123* @stateTable2qpi_rsp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i75* @stateTable2rxIbh_rsp_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i123* @stateTable2txIbh_rsp_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i41* @txIbh2stateTable_upd_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str52) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:57]   --->   Operation 95 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([500 x i24]* @state_table_resp_eps, [500 x i24]* @state_table_resp_old, [500 x i24]* @state_table_req_next, [500 x i24]* @state_table_req_old_1, [500 x i24]* @state_table_req_old_s, [500 x i3]* @state_table_retryCou, [1 x i8]* @p_str52, [12 x i8]* @p_str253, [1 x i8]* @p_str52, i32 -1, [1 x i8]* @p_str52, [1 x i8]* @p_str52, [1 x i8]* @p_str52, [1 x i8]* @p_str52, [1 x i8]* @p_str52) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:61]   --->   Operation 96 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (1.23ns)   --->   "%tmp_resp_epsn_V_1 = load i24* %state_table_resp_eps_4, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 97 'load' 'tmp_resp_epsn_V_1' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 98 [1/2] (1.23ns)   --->   "%tmp_resp_old_outstan_1 = load i24* %state_table_resp_old_4, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 98 'load' 'tmp_resp_old_outstan_1' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 99 [1/2] (1.23ns)   --->   "%tmp_req_next_psn_V_1 = load i24* %state_table_req_next_5, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 99 'load' 'tmp_req_next_psn_V_1' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 100 [1/2] (1.23ns)   --->   "%tmp_req_old_unack_V_1 = load i24* %state_table_req_old_9, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 100 'load' 'tmp_req_old_unack_V_1' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 101 [1/2] (1.23ns)   --->   "%tmp_req_old_valid_V_1 = load i24* %state_table_req_old_10, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 101 'load' 'tmp_req_old_valid_V_1' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 102 [1/2] (1.23ns)   --->   "%tmp_retryCounter_V_2 = load i3* %state_table_retryCou_5, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 102 'load' 'tmp_retryCounter_V_2' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_6 = call i123 @_ssdm_op_BitConcatenate.i123.i3.i24.i24.i24.i24.i24(i3 %tmp_retryCounter_V_2, i24 %tmp_req_old_valid_V_1, i24 %tmp_req_old_unack_V_1, i24 %tmp_req_next_psn_V_1, i24 %tmp_resp_old_outstan_1, i24 %tmp_resp_epsn_V_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 103 'bitconcatenate' 'tmp_6' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i123P(i123* @stateTable2qpi_rsp_V, i123 %tmp_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:137]   --->   Operation 104 'write' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %19"   --->   Operation 105 'br' <Predicate = (!tmp & !tmp_9 & tmp_14 & !tmp_15)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "br label %19" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:133]   --->   Operation 106 'br' <Predicate = (!tmp & !tmp_9 & tmp_14 & tmp_15)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:139]   --->   Operation 107 'br' <Predicate = (!tmp & !tmp_9 & tmp_14)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "br label %20"   --->   Operation 108 'br' <Predicate = (!tmp & !tmp_9)> <Delay = 0.00>
ST_4 : Operation 109 [1/2] (1.23ns)   --->   "%tmp_resp_epsn_V = load i24* %state_table_resp_eps_3, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 109 'load' 'tmp_resp_epsn_V' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 110 [1/2] (1.23ns)   --->   "%tmp_resp_old_outstan = load i24* %state_table_resp_old_2, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 110 'load' 'tmp_resp_old_outstan' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 111 [1/2] (1.23ns)   --->   "%tmp_req_next_psn_V = load i24* %state_table_req_next_3, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 111 'load' 'tmp_req_next_psn_V' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 112 [1/2] (1.23ns)   --->   "%tmp_req_old_unack_V = load i24* %state_table_req_old_5, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 112 'load' 'tmp_req_old_unack_V' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 113 [1/2] (1.23ns)   --->   "%tmp_req_old_valid_V = load i24* %state_table_req_old_6, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 113 'load' 'tmp_req_old_valid_V' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 114 [1/2] (1.23ns)   --->   "%tmp_retryCounter_V_1 = load i3* %state_table_retryCou_3, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 114 'load' 'tmp_retryCounter_V_1' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_4 = call i123 @_ssdm_op_BitConcatenate.i123.i3.i24.i24.i24.i24.i24(i3 %tmp_retryCounter_V_1, i24 %tmp_req_old_valid_V, i24 %tmp_req_old_unack_V, i24 %tmp_req_next_psn_V, i24 %tmp_resp_old_outstan, i24 %tmp_resp_epsn_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 115 'bitconcatenate' 'tmp_4' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i123P(i123* @stateTable2txIbh_rsp_1, i123 %tmp_4) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:107]   --->   Operation 116 'write' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 117 'br' <Predicate = (!tmp & tmp_9 & !tmp_13)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "br label %14" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:104]   --->   Operation 118 'br' <Predicate = (!tmp & tmp_9 & tmp_13)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br label %20" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:109]   --->   Operation 119 'br' <Predicate = (!tmp & tmp_9)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "br label %state_table.exit"   --->   Operation 120 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 121 [1/2] (1.23ns)   --->   "%entry_resp_epsn_V = load i24* %state_table_resp_eps_2, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 121 'load' 'entry_resp_epsn_V' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 122 [1/2] (1.23ns)   --->   "%entry_resp_old_outst = load i24* %state_table_resp_old_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 122 'load' 'entry_resp_old_outst' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 123 [1/2] (1.23ns)   --->   "%entry_req_next_psn_V = load i24* %state_table_req_next_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 123 'load' 'entry_req_next_psn_V' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 124 [1/2] (1.23ns)   --->   "%entry_req_old_unack_s = load i24* %state_table_req_old_3, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 124 'load' 'entry_req_old_unack_s' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 125 [1/2] (1.23ns)   --->   "%entry_req_old_valid_s = load i24* %state_table_req_old_4, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 125 'load' 'entry_req_old_valid_s' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 126 [1/2] (1.23ns)   --->   "%entry_retryCounter_V = load i3* %state_table_retryCou_2, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85]   --->   Operation 126 'load' 'entry_retryCounter_V' <Predicate = (tmp & !tmp_12)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_2 = call i75 @_ssdm_op_BitConcatenate.i75.i3.i24.i24.i24(i3 %entry_retryCounter_V, i24 %entry_resp_epsn_V, i24 %entry_resp_old_outst, i24 %entry_resp_epsn_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:94]   --->   Operation 127 'bitconcatenate' 'tmp_2' <Predicate = (tmp & !tmp_12 & !tmp_11)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i75P(i75* @stateTable2rxIbh_rsp_1, i75 %tmp_2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:94]   --->   Operation 128 'write' <Predicate = (tmp & !tmp_12 & !tmp_11)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 129 'br' <Predicate = (tmp & !tmp_12 & !tmp_11)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.93ns)   --->   "%tmp_max_forward_V = add i24 %entry_req_next_psn_V, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:88]   --->   Operation 130 'add' 'tmp_max_forward_V' <Predicate = (tmp & !tmp_12 & tmp_11)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_1 = call i75 @_ssdm_op_BitConcatenate.i75.i3.i24.i24.i24(i3 0, i24 %tmp_max_forward_V, i24 %entry_req_old_valid_s, i24 %entry_req_old_unack_s) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:88]   --->   Operation 131 'bitconcatenate' 'tmp_1' <Predicate = (tmp & !tmp_12 & tmp_11)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i75P(i75* @stateTable2rxIbh_rsp_1, i75 %tmp_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:88]   --->   Operation 132 'write' <Predicate = (tmp & !tmp_12 & tmp_11)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "br label %8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:89]   --->   Operation 133 'br' <Predicate = (tmp & !tmp_12 & tmp_11)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 134 'br' <Predicate = (tmp & !tmp_12)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 135 'br' <Predicate = (tmp & tmp_12 & !tmp_11)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:75]   --->   Operation 136 'br' <Predicate = (tmp & tmp_12 & tmp_11)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "br label %9" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:82]   --->   Operation 137 'br' <Predicate = (tmp & tmp_12)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "br label %state_table.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:97]   --->   Operation 138 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 139 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'rxIbh2stateTable_upd_1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:69) [102]  (1.84 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo read on port 'txIbh2stateTable_upd_1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:100) [71]  (1.84 ns)

 <State 3>: 3.08ns
The critical path consists of the following:
	fifo read on port 'qpi2stateTable_upd_r_1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:113) [30]  (1.84 ns)
	'store' operation ('store_ln121', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:121) of variable 'tmp_local_psn_V_load', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.hpp:47->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:113 on array 'state_table_resp_eps' [54]  (1.24 ns)

 <State 4>: 4.01ns
The critical path consists of the following:
	'load' operation ('entry.req_next_psn.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:85) on array 'state_table_req_next' [116]  (1.24 ns)
	'add' operation ('tmp.max_forward.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:88) [129]  (0.934 ns)
	fifo write on port 'stateTable2rxIbh_rsp_1' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/state_table.cpp:88) [131]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
