Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun May 01 14:20:09 2016
| Host         : TOM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_bcdCounter_timing_summary_routed.rpt -rpx top_bcdCounter_timing_summary_routed.rpx
| Design       : top_bcdCounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u1/clk_1_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.400        0.000                      0                   29        0.316        0.000                      0                   29        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.400        0.000                      0                   29        0.316        0.000                      0                   29        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 2.158ns (47.564%)  route 2.379ns (52.436%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 13.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.624     4.082    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     4.538 f  u1/count_reg[22]/Q
                         net (fo=2, routed)           0.836     5.374    u1/count_reg[22]
    SLICE_X1Y7           LUT6 (Prop_lut6_I4_O)        0.124     5.498 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.543     7.041    u1/clk_1_i_4_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.124     7.165 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.165    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    u1/count_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.619 r  u1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.619    u1/count_reg[24]_i_1_n_6
    SLICE_X0Y7           FDCE                                         r  u1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.256    13.644    u1/O
    SLICE_X0Y7           FDCE                                         r  u1/count_reg[25]/C
                         clock pessimism              0.348    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X0Y7           FDCE (Setup_fdce_C_D)        0.062    14.019    u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 2.137ns (47.320%)  route 2.379ns (52.680%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 13.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.624     4.082    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     4.538 f  u1/count_reg[22]/Q
                         net (fo=2, routed)           0.836     5.374    u1/count_reg[22]
    SLICE_X1Y7           LUT6 (Prop_lut6_I4_O)        0.124     5.498 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.543     7.041    u1/clk_1_i_4_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.124     7.165 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.165    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    u1/count_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.598 r  u1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.598    u1/count_reg[24]_i_1_n_4
    SLICE_X0Y7           FDCE                                         r  u1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.256    13.644    u1/O
    SLICE_X0Y7           FDCE                                         r  u1/count_reg[27]/C
                         clock pessimism              0.348    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X0Y7           FDCE (Setup_fdce_C_D)        0.062    14.019    u1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 2.063ns (46.442%)  route 2.379ns (53.558%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 13.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.624     4.082    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     4.538 f  u1/count_reg[22]/Q
                         net (fo=2, routed)           0.836     5.374    u1/count_reg[22]
    SLICE_X1Y7           LUT6 (Prop_lut6_I4_O)        0.124     5.498 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.543     7.041    u1/clk_1_i_4_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.124     7.165 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.165    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    u1/count_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.524 r  u1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.524    u1/count_reg[24]_i_1_n_5
    SLICE_X0Y7           FDCE                                         r  u1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.256    13.644    u1/O
    SLICE_X0Y7           FDCE                                         r  u1/count_reg[26]/C
                         clock pessimism              0.348    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X0Y7           FDCE (Setup_fdce_C_D)        0.062    14.019    u1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 2.047ns (46.249%)  route 2.379ns (53.751%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 13.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.624     4.082    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     4.538 f  u1/count_reg[22]/Q
                         net (fo=2, routed)           0.836     5.374    u1/count_reg[22]
    SLICE_X1Y7           LUT6 (Prop_lut6_I4_O)        0.124     5.498 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.543     7.041    u1/clk_1_i_4_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.124     7.165 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.165    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.285    u1/count_reg[20]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.508 r  u1/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.508    u1/count_reg[24]_i_1_n_7
    SLICE_X0Y7           FDCE                                         r  u1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.256    13.644    u1/O
    SLICE_X0Y7           FDCE                                         r  u1/count_reg[24]/C
                         clock pessimism              0.348    13.993    
                         clock uncertainty           -0.035    13.957    
    SLICE_X0Y7           FDCE (Setup_fdce_C_D)        0.062    14.019    u1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 u1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 2.044ns (48.334%)  route 2.185ns (51.666%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 13.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.196ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.738     4.196    u1/O
    SLICE_X0Y3           FDCE                                         r  u1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456     4.652 r  u1/count_reg[9]/Q
                         net (fo=2, routed)           0.959     5.611    u1/count_reg[9]
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     5.735 f  u1/clk_1_i_5/O
                         net (fo=30, routed)          1.226     6.961    u1/clk_1_i_5_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.124     7.085 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.085    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.635 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.091    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.425 r  u1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.425    u1/count_reg[20]_i_1_n_6
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.256    13.644    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[21]/C
                         clock pessimism              0.348    13.992    
                         clock uncertainty           -0.035    13.957    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.062    14.019    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 u1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 2.023ns (48.077%)  route 2.185ns (51.923%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 13.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.196ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.738     4.196    u1/O
    SLICE_X0Y3           FDCE                                         r  u1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456     4.652 r  u1/count_reg[9]/Q
                         net (fo=2, routed)           0.959     5.611    u1/count_reg[9]
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     5.735 f  u1/clk_1_i_5/O
                         net (fo=30, routed)          1.226     6.961    u1/clk_1_i_5_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.124     7.085 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.085    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.635 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.091    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.404 r  u1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.404    u1/count_reg[20]_i_1_n_4
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.256    13.644    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[23]/C
                         clock pessimism              0.348    13.992    
                         clock uncertainty           -0.035    13.957    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.062    14.019    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.930ns (44.789%)  route 2.379ns (55.211%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 13.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.624     4.082    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     4.538 f  u1/count_reg[22]/Q
                         net (fo=2, routed)           0.836     5.374    u1/count_reg[22]
    SLICE_X1Y7           LUT6 (Prop_lut6_I4_O)        0.124     5.498 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.543     7.041    u1/clk_1_i_4_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.124     7.165 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.165    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.391 r  u1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.391    u1/count_reg[16]_i_1_n_6
    SLICE_X0Y5           FDCE                                         r  u1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.286    13.674    u1/O
    SLICE_X0Y5           FDCE                                         r  u1/count_reg[17]/C
                         clock pessimism              0.319    13.994    
                         clock uncertainty           -0.035    13.958    
    SLICE_X0Y5           FDCE (Setup_fdce_C_D)        0.062    14.020    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.909ns (44.519%)  route 2.379ns (55.481%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 13.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.624     4.082    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     4.538 f  u1/count_reg[22]/Q
                         net (fo=2, routed)           0.836     5.374    u1/count_reg[22]
    SLICE_X1Y7           LUT6 (Prop_lut6_I4_O)        0.124     5.498 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.543     7.041    u1/clk_1_i_4_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I3_O)        0.124     7.165 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.165    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.715    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.370 r  u1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.370    u1/count_reg[16]_i_1_n_4
    SLICE_X0Y5           FDCE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.286    13.674    u1/O
    SLICE_X0Y5           FDCE                                         r  u1/count_reg[19]/C
                         clock pessimism              0.319    13.994    
                         clock uncertainty           -0.035    13.958    
    SLICE_X0Y5           FDCE (Setup_fdce_C_D)        0.062    14.020    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 u1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.949ns (47.147%)  route 2.185ns (52.853%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 13.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.196ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.738     4.196    u1/O
    SLICE_X0Y3           FDCE                                         r  u1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456     4.652 r  u1/count_reg[9]/Q
                         net (fo=2, routed)           0.959     5.611    u1/count_reg[9]
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     5.735 f  u1/clk_1_i_5/O
                         net (fo=30, routed)          1.226     6.961    u1/clk_1_i_5_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.124     7.085 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.085    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.635 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.091    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.330 r  u1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.330    u1/count_reg[20]_i_1_n_5
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.256    13.644    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[22]/C
                         clock pessimism              0.348    13.992    
                         clock uncertainty           -0.035    13.957    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.062    14.019    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 u1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.933ns (46.942%)  route 2.185ns (53.058%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 13.644 - 10.000 ) 
    Source Clock Delay      (SCD):    4.196ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.738     4.196    u1/O
    SLICE_X0Y3           FDCE                                         r  u1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456     4.652 r  u1/count_reg[9]/Q
                         net (fo=2, routed)           0.959     5.611    u1/count_reg[9]
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     5.735 f  u1/clk_1_i_5/O
                         net (fo=30, routed)          1.226     6.961    u1/clk_1_i_5_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I4_O)        0.124     7.085 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.085    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.635 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.091    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.314 r  u1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.314    u1/count_reg[20]_i_1_n_7
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.256    13.644    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[20]/C
                         clock pessimism              0.348    13.992    
                         clock uncertainty           -0.035    13.957    
    SLICE_X0Y6           FDCE (Setup_fdce_C_D)        0.062    14.019    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  5.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u1/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.167     1.394    u1/O
    SLICE_X0Y7           FDCE                                         r  u1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.141     1.535 r  u1/count_reg[27]/Q
                         net (fo=2, routed)           0.172     1.707    u1/count_reg[27]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.045     1.752 r  u1/count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.752    u1/count[24]_i_2_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.815 r  u1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    u1/count_reg[24]_i_1_n_4
    SLICE_X0Y7           FDCE                                         r  u1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.341     1.755    u1/O
    SLICE_X0Y7           FDCE                                         r  u1/count_reg[27]/C
                         clock pessimism             -0.362     1.394    
    SLICE_X0Y7           FDCE (Hold_fdce_C_D)         0.105     1.499    u1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.212     1.438    u1/O
    SLICE_X0Y3           FDCE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.579 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.173     1.753    u1/count_reg[11]
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  u1/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.798    u1/count[8]_i_2_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.861 r  u1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    u1/count_reg[8]_i_1_n_4
    SLICE_X0Y3           FDCE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.389     1.803    u1/O
    SLICE_X0Y3           FDCE                                         r  u1/count_reg[11]/C
                         clock pessimism             -0.365     1.438    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.105     1.543    u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.171     1.397    u1/O
    SLICE_X0Y4           FDCE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     1.538 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.173     1.711    u1/count_reg[15]
    SLICE_X0Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  u1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.756    u1/count[12]_i_2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.819 r  u1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    u1/count_reg[12]_i_1_n_4
    SLICE_X0Y4           FDCE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.348     1.762    u1/O
    SLICE_X0Y4           FDCE                                         r  u1/count_reg[15]/C
                         clock pessimism             -0.365     1.397    
    SLICE_X0Y4           FDCE (Hold_fdce_C_D)         0.105     1.502    u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.181     1.408    u1/O
    SLICE_X0Y5           FDCE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.549 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.173     1.722    u1/count_reg[19]
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  u1/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.767    u1/count[16]_i_2_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.830 r  u1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    u1/count_reg[16]_i_1_n_4
    SLICE_X0Y5           FDCE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.357     1.771    u1/O
    SLICE_X0Y5           FDCE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.364     1.408    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.105     1.513    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.171     1.397    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.141     1.538 r  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.173     1.711    u1/count_reg[23]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  u1/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.756    u1/count[20]_i_2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.819 r  u1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    u1/count_reg[20]_i_1_n_4
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.345     1.759    u1/O
    SLICE_X0Y6           FDCE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.362     1.397    
    SLICE_X0Y6           FDCE (Hold_fdce_C_D)         0.105     1.502    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.469%)  route 0.171ns (40.531%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.198     1.425    u1/O
    SLICE_X0Y1           FDCE                                         r  u1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.566 r  u1/count_reg[1]/Q
                         net (fo=2, routed)           0.171     1.737    u1/count_reg[1]
    SLICE_X0Y1           LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.782    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.847 r  u1/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.847    u1/count_reg[0]_i_1_n_6
    SLICE_X0Y1           FDCE                                         r  u1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.381     1.795    u1/O
    SLICE_X0Y1           FDCE                                         r  u1/count_reg[1]/C
                         clock pessimism             -0.371     1.425    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.105     1.530    u1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.182     1.408    u1/O
    SLICE_X0Y2           FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.549 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.173     1.722    u1/count_reg[7]
    SLICE_X0Y2           LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  u1/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.767    u1/count[4]_i_2_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.830 r  u1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    u1/count_reg[4]_i_1_n_4
    SLICE_X0Y2           FDCE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.359     1.773    u1/O
    SLICE_X0Y2           FDCE                                         r  u1/count_reg[7]/C
                         clock pessimism             -0.365     1.408    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.105     1.513    u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 u1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.315%)  route 0.172ns (40.685%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.212     1.438    u1/O
    SLICE_X0Y3           FDCE                                         r  u1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.579 r  u1/count_reg[9]/Q
                         net (fo=2, routed)           0.172     1.752    u1/count_reg[9]
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  u1/count[8]_i_4/O
                         net (fo=1, routed)           0.000     1.797    u1/count[8]_i_4_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.862 r  u1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.862    u1/count_reg[8]_i_1_n_6
    SLICE_X0Y3           FDCE                                         r  u1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.389     1.803    u1/O
    SLICE_X0Y3           FDCE                                         r  u1/count_reg[9]/C
                         clock pessimism             -0.365     1.438    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.105     1.543    u1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.297ns (53.519%)  route 0.258ns (46.481%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.198     1.425    u1/O
    SLICE_X0Y1           FDCE                                         r  u1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.566 f  u1/count_reg[2]/Q
                         net (fo=2, routed)           0.064     1.630    u1/count_reg[2]
    SLICE_X1Y1           LUT4 (Prop_lut4_I3_O)        0.045     1.675 f  u1/clk_1_i_6/O
                         net (fo=30, routed)          0.194     1.869    u1/clk_1_i_6_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.914 r  u1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     1.914    u1/count[4]_i_3_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.980 r  u1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.980    u1/count_reg[4]_i_1_n_5
    SLICE_X0Y2           FDCE                                         r  u1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.359     1.773    u1/O
    SLICE_X0Y2           FDCE                                         r  u1/count_reg[6]/C
                         clock pessimism             -0.219     1.554    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.105     1.659    u1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.395ns (69.779%)  route 0.171ns (30.221%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.198     1.425    u1/O
    SLICE_X0Y1           FDCE                                         r  u1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.566 r  u1/count_reg[1]/Q
                         net (fo=2, routed)           0.171     1.737    u1/count_reg[1]
    SLICE_X0Y1           LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.782    u1/count[0]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.937 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.937    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.991 r  u1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.991    u1/count_reg[4]_i_1_n_7
    SLICE_X0Y2           FDCE                                         r  u1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.359     1.773    u1/O
    SLICE_X0Y2           FDCE                                         r  u1/count_reg[4]/C
                         clock pessimism             -0.219     1.554    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.105     1.659    u1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3  u1/clk_1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1  u1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3  u1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3  u1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4  u1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4  u1/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4  u1/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4  u1/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5  u1/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5  u1/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5  u1/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5  u1/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5  u1/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5  u1/count_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1  u1/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1  u1/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7  u1/count_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7  u1/count_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7  u1/count_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7  u1/count_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1  u1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4  u1/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4  u1/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4  u1/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4  u1/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1  u1/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1  u1/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1  u1/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2  u1/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2  u1/count_reg[5]/C



