Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 11 14:11:03 2020
| Host         : LAPTOP-8D7LEK0E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: go (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: CLK/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U0/clk_5KHz_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cudp/cu/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cudp/cu/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cudp/cu/FSM_onehot_cs_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.998        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.998        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 2.521ns (49.910%)  route 2.530ns (50.090%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           1.015     6.614    U0/count2[23]
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.766 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.575     7.340    U0/count20_carry_i_8_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.326     7.666 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.940     8.606    U0/count20_carry_i_4_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.730 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.730    U0/count2_0[4]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.106 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.106    U0/count20_carry_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.223 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    U0/count20_carry__0_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.340 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    U0/count20_carry__1_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.457    U0/count20_carry__2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    U0/count20_carry__3_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.691    U0/count20_carry__4_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  U0/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.808    U0/count20_carry__5_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.131 r  U0/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.131    U0/p_0_in[30]
    SLICE_X50Y21         FDRE                                         r  U0/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    14.781    U0/CLK
    SLICE_X50Y21         FDRE                                         r  U0/count2_reg[30]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X50Y21         FDRE (Setup_fdre_C_D)        0.109    15.129    U0/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 2.437ns (49.063%)  route 2.530ns (50.937%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           1.015     6.614    U0/count2[23]
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.766 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.575     7.340    U0/count20_carry_i_8_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.326     7.666 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.940     8.606    U0/count20_carry_i_4_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.730 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.730    U0/count2_0[4]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.106 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.106    U0/count20_carry_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.223 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    U0/count20_carry__0_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.340 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    U0/count20_carry__1_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.457    U0/count20_carry__2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    U0/count20_carry__3_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.691    U0/count20_carry__4_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  U0/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.808    U0/count20_carry__5_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.047 r  U0/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.047    U0/p_0_in[31]
    SLICE_X50Y21         FDRE                                         r  U0/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    14.781    U0/CLK
    SLICE_X50Y21         FDRE                                         r  U0/count2_reg[31]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X50Y21         FDRE (Setup_fdre_C_D)        0.109    15.129    U0/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 2.417ns (48.857%)  route 2.530ns (51.143%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           1.015     6.614    U0/count2[23]
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.766 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.575     7.340    U0/count20_carry_i_8_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.326     7.666 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.940     8.606    U0/count20_carry_i_4_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.730 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.730    U0/count2_0[4]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.106 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.106    U0/count20_carry_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.223 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    U0/count20_carry__0_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.340 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    U0/count20_carry__1_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.457    U0/count20_carry__2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    U0/count20_carry__3_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.691    U0/count20_carry__4_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  U0/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.808    U0/count20_carry__5_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.027 r  U0/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.027    U0/p_0_in[29]
    SLICE_X50Y21         FDRE                                         r  U0/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    14.781    U0/CLK
    SLICE_X50Y21         FDRE                                         r  U0/count2_reg[29]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X50Y21         FDRE (Setup_fdre_C_D)        0.109    15.129    U0/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 2.404ns (48.722%)  route 2.530ns (51.278%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           1.015     6.614    U0/count2[23]
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.766 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.575     7.340    U0/count20_carry_i_8_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.326     7.666 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.940     8.606    U0/count20_carry_i_4_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.730 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.730    U0/count2_0[4]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.106 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.106    U0/count20_carry_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.223 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    U0/count20_carry__0_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.340 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    U0/count20_carry__1_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.457    U0/count20_carry__2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    U0/count20_carry__3_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.691    U0/count20_carry__4_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  U0/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.014    U0/p_0_in[26]
    SLICE_X50Y20         FDRE                                         r  U0/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.441    14.782    U0/CLK
    SLICE_X50Y20         FDRE                                         r  U0/count2_reg[26]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)        0.109    15.130    U0/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 2.396ns (48.639%)  route 2.530ns (51.361%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           1.015     6.614    U0/count2[23]
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.766 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.575     7.340    U0/count20_carry_i_8_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.326     7.666 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.940     8.606    U0/count20_carry_i_4_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.730 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.730    U0/count2_0[4]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.106 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.106    U0/count20_carry_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.223 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    U0/count20_carry__0_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.340 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    U0/count20_carry__1_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.457    U0/count20_carry__2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    U0/count20_carry__3_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.691    U0/count20_carry__4_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.006 r  U0/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.006    U0/p_0_in[28]
    SLICE_X50Y20         FDRE                                         r  U0/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.441    14.782    U0/CLK
    SLICE_X50Y20         FDRE                                         r  U0/count2_reg[28]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)        0.109    15.130    U0/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 2.320ns (47.834%)  route 2.530ns (52.166%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           1.015     6.614    U0/count2[23]
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.766 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.575     7.340    U0/count20_carry_i_8_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.326     7.666 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.940     8.606    U0/count20_carry_i_4_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.730 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.730    U0/count2_0[4]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.106 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.106    U0/count20_carry_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.223 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    U0/count20_carry__0_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.340 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    U0/count20_carry__1_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.457    U0/count20_carry__2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    U0/count20_carry__3_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.691    U0/count20_carry__4_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.930 r  U0/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.930    U0/p_0_in[27]
    SLICE_X50Y20         FDRE                                         r  U0/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.441    14.782    U0/CLK
    SLICE_X50Y20         FDRE                                         r  U0/count2_reg[27]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)        0.109    15.130    U0/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 2.300ns (47.618%)  route 2.530ns (52.382%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           1.015     6.614    U0/count2[23]
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.766 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.575     7.340    U0/count20_carry_i_8_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.326     7.666 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.940     8.606    U0/count20_carry_i_4_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.730 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.730    U0/count2_0[4]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.106 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.106    U0/count20_carry_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.223 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    U0/count20_carry__0_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.340 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    U0/count20_carry__1_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.457    U0/count20_carry__2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    U0/count20_carry__3_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.691    U0/count20_carry__4_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.910 r  U0/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.910    U0/p_0_in[25]
    SLICE_X50Y20         FDRE                                         r  U0/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.441    14.782    U0/CLK
    SLICE_X50Y20         FDRE                                         r  U0/count2_reg[25]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)        0.109    15.130    U0/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 2.287ns (47.477%)  route 2.530ns (52.523%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           1.015     6.614    U0/count2[23]
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.766 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.575     7.340    U0/count20_carry_i_8_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.326     7.666 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.940     8.606    U0/count20_carry_i_4_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.730 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.730    U0/count2_0[4]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.106 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.106    U0/count20_carry_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.223 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    U0/count20_carry__0_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.340 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    U0/count20_carry__1_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.457    U0/count20_carry__2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    U0/count20_carry__3_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.897 r  U0/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.897    U0/p_0_in[22]
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.441    14.782    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[22]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    15.154    U0/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 2.279ns (47.390%)  route 2.530ns (52.610%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           1.015     6.614    U0/count2[23]
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.766 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.575     7.340    U0/count20_carry_i_8_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.326     7.666 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.940     8.606    U0/count20_carry_i_4_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.730 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.730    U0/count2_0[4]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.106 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.106    U0/count20_carry_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.223 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    U0/count20_carry__0_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.340 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    U0/count20_carry__1_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.457    U0/count20_carry__2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    U0/count20_carry__3_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.889 r  U0/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.889    U0/p_0_in[24]
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.441    14.782    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[24]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    15.154    U0/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 2.203ns (46.545%)  route 2.530ns (53.455%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.559     5.080    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           1.015     6.614    U0/count2[23]
    SLICE_X51Y18         LUT4 (Prop_lut4_I0_O)        0.152     6.766 r  U0/count20_carry_i_8/O
                         net (fo=1, routed)           0.575     7.340    U0/count20_carry_i_8_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.326     7.666 f  U0/count20_carry_i_4/O
                         net (fo=6, routed)           0.940     8.606    U0/count20_carry_i_4_n_0
    SLICE_X50Y14         LUT5 (Prop_lut5_I3_O)        0.124     8.730 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.730    U0/count2_0[4]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.106 r  U0/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.106    U0/count20_carry_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.223 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    U0/count20_carry__0_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.340 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.340    U0/count20_carry__1_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.457 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.457    U0/count20_carry__2_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    U0/count20_carry__3_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.813 r  U0/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.813    U0/p_0_in[23]
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.441    14.782    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)        0.109    15.154    U0/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  5.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    U0/CLK
    SLICE_X51Y18         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  U0/count2_reg[0]/Q
                         net (fo=3, routed)           0.168     1.751    U0/count2[0]
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.796 r  U0/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    U0/p_0_in[0]
    SLICE_X51Y18         FDRE                                         r  U0/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    U0/CLK
    SLICE_X51Y18         FDRE                                         r  U0/count2_reg[0]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.091     1.533    U0/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    U0/CLK
    SLICE_X50Y18         FDRE                                         r  U0/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  U0/count2_reg[19]/Q
                         net (fo=2, routed)           0.127     1.733    U0/count2[19]
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  U0/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.843    U0/p_0_in[19]
    SLICE_X50Y18         FDRE                                         r  U0/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    U0/CLK
    SLICE_X50Y18         FDRE                                         r  U0/count2_reg[19]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.134     1.576    U0/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.732    U0/count2[23]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  U0/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.842    U0/p_0_in[23]
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    U0/CLK
    SLICE_X50Y19         FDRE                                         r  U0/count2_reg[23]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.134     1.575    U0/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    U0/CLK
    SLICE_X50Y20         FDRE                                         r  U0/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  U0/count2_reg[27]/Q
                         net (fo=2, routed)           0.127     1.731    U0/count2[27]
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  U0/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.841    U0/p_0_in[27]
    SLICE_X50Y20         FDRE                                         r  U0/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    U0/CLK
    SLICE_X50Y20         FDRE                                         r  U0/count2_reg[27]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    U0/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    U0/CLK
    SLICE_X50Y15         FDRE                                         r  U0/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  U0/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.736    U0/count2[7]
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  U0/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.846    U0/p_0_in[7]
    SLICE_X50Y15         FDRE                                         r  U0/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    U0/CLK
    SLICE_X50Y15         FDRE                                         r  U0/count2_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.134     1.579    U0/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    U0/CLK
    SLICE_X50Y14         FDRE                                         r  U0/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  U0/count2_reg[3]/Q
                         net (fo=2, routed)           0.127     1.736    U0/count2[3]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  U0/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.846    U0/p_0_in[3]
    SLICE_X50Y14         FDRE                                         r  U0/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    U0/CLK
    SLICE_X50Y14         FDRE                                         r  U0/count2_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    U0/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    U0/CLK
    SLICE_X50Y16         FDRE                                         r  U0/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  U0/count2_reg[11]/Q
                         net (fo=2, routed)           0.127     1.735    U0/count2[11]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  U0/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.845    U0/p_0_in[11]
    SLICE_X50Y16         FDRE                                         r  U0/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    U0/CLK
    SLICE_X50Y16         FDRE                                         r  U0/count2_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    U0/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U0/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    U0/CLK
    SLICE_X50Y21         FDRE                                         r  U0/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  U0/count2_reg[31]/Q
                         net (fo=2, routed)           0.129     1.732    U0/count2[31]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  U0/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.842    U0/p_0_in[31]
    SLICE_X50Y21         FDRE                                         r  U0/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    U0/CLK
    SLICE_X50Y21         FDRE                                         r  U0/count2_reg[31]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    U0/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U0/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.574%)  route 0.182ns (49.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    U0/CLK
    SLICE_X51Y17         FDRE                                         r  U0/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  U0/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.182     1.766    U0/clk_5KHz_reg_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.811 r  U0/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.811    U0/clk_5KHz_i_1_n_0
    SLICE_X51Y17         FDRE                                         r  U0/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.956    U0/CLK
    SLICE_X51Y17         FDRE                                         r  U0/clk_5KHz_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X51Y17         FDRE (Hold_fdre_C_D)         0.091     1.534    U0/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U0/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    U0/CLK
    SLICE_X50Y14         FDRE                                         r  U0/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  U0/count2_reg[4]/Q
                         net (fo=2, routed)           0.149     1.758    U0/count2[4]
    SLICE_X50Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.803 r  U0/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.803    U0/count2_0[4]
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.867 r  U0/count20_carry/O[3]
                         net (fo=1, routed)           0.000     1.867    U0/p_0_in[4]
    SLICE_X50Y14         FDRE                                         r  U0/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    U0/CLK
    SLICE_X50Y14         FDRE                                         r  U0/count2_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    U0/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y17   U0/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y18   U0/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   U0/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   U0/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y16   U0/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   U0/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   U0/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   U0/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   U0/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U0/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U0/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U0/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U0/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   U0/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   U0/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   U0/count2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   U0/count2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   U0/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y16   U0/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   U0/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   U0/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   U0/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   U0/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   U0/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   U0/count2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   U0/count2_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   U0/count2_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   U0/count2_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   U0/count2_reg[25]/C



