{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597736940880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597736940902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 18 10:49:00 2020 " "Processing started: Tue Aug 18 10:49:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597736940902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736940902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SV2Lab -c SV2Lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off SV2Lab -c SV2Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736940903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597736941786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597736941786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/aux_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/aux_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aux_timer " "Found entity 1: aux_timer" {  } { { "rtl/aux_timer.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/aux_timer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597736958311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736958311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/onetens_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/onetens_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 onetens_sec_counter " "Found entity 1: onetens_sec_counter" {  } { { "rtl/onetens_sec_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/onetens_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597736958315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736958315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "rtl/hexss.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/hexss.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597736958318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736958318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bomb_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bomb_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bomb_fsm " "Found entity 1: bomb_fsm" {  } { { "rtl/bomb_fsm.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/bomb_fsm.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597736958322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736958322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/topbomb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/topbomb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topBomb " "Found entity 1: topBomb" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597736958326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736958326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ramzor_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ramzor_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramzor_fsm " "Found entity 1: ramzor_fsm" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597736958329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736958329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ramzor.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ramzor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramzor " "Found entity 1: ramzor" {  } { { "rtl/ramzor.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/ramzor.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597736958334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736958334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "rtl/one_sec_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/one_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597736958337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736958337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/decimal_down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/decimal_down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_down_counter " "Found entity 1: decimal_down_counter" {  } { { "rtl/decimal_down_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/decimal_down_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597736958341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736958341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/decimal_2_digits_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/decimal_2_digits_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_2_digits_counter " "Found entity 1: decimal_2_digits_counter" {  } { { "rtl/decimal_2_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/decimal_2_digits_counter.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597736958344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736958344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datain.v 1 1 " "Found 1 design units, including 1 entities, in source file datain.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataIn " "Found entity 1: DataIn" {  } { { "DataIn.v" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/DataIn.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597736958348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736958348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topBomb " "Elaborating entity \"topBomb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597736958412 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "countEnable " "Pin \"countEnable\" is missing source" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 600 984 1169 616 "countEnable             " "" } { 592 864 984 609 "countEnable" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1597736958414 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "countLoadN " "Pin \"countLoadN\" is missing source" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 632 984 1164 648 "countLoadN            " "" } { 624 864 984 641 "countLoadN" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1597736958414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter one_sec_counter:inst5 " "Elaborating entity \"one_sec_counter\" for hierarchy \"one_sec_counter:inst5\"" {  } { { "rtl/topBomb.bdf" "inst5" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 448 616 776 560 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597736958415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_2_digits_counter decimal_2_digits_counter:inst6 " "Elaborating entity \"decimal_2_digits_counter\" for hierarchy \"decimal_2_digits_counter:inst6\"" {  } { { "rtl/topBomb.bdf" "inst6" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 224 528 744 368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597736958418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_down_counter decimal_2_digits_counter:inst6\|decimal_down_counter:ones_counter " "Elaborating entity \"decimal_down_counter\" for hierarchy \"decimal_2_digits_counter:inst6\|decimal_down_counter:ones_counter\"" {  } { { "rtl/decimal_2_digits_counter.sv" "ones_counter" { Text "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/decimal_2_digits_counter.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597736958420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bomb_fsm bomb_fsm:inst " "Elaborating entity \"bomb_fsm\" for hierarchy \"bomb_fsm:inst\"" {  } { { "rtl/topBomb.bdf" "inst" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 40 544 736 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597736958423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst8 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst8\"" {  } { { "rtl/topBomb.bdf" "inst8" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 216 80 192 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597736958481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst8 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst8\"" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 216 80 192 264 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597736958483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst8 " "Instantiated megafunction \"LPM_CONSTANT:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 7 " "Parameter \"LPM_CVALUE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597736958483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597736958483 ""}  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 216 80 192 264 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597736958483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst9 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst9\"" {  } { { "rtl/topBomb.bdf" "inst9" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 312 88 200 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597736958490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst9 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst9\"" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 312 88 200 360 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597736958491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst9 " "Instantiated megafunction \"LPM_CONSTANT:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597736958491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597736958491 ""}  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 312 88 200 360 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597736958491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss hexss:inst3 " "Elaborating entity \"hexss\" for hierarchy \"hexss:inst3\"" {  } { { "rtl/topBomb.bdf" "inst3" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 88 1016 1192 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597736958491 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "countEnable GND " "Pin \"countEnable\" is stuck at GND" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 600 984 1169 616 "countEnable             " "" } { 592 864 984 609 "countEnable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597736959271 "|topBomb|countEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "countLoadN GND " "Pin \"countLoadN\" is stuck at GND" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 632 984 1164 648 "countLoadN            " "" } { 624 864 984 641 "countLoadN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597736959271 "|topBomb|countLoadN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[3\] GND " "Pin \"ones\[3\]\" is stuck at GND" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 456 968 1144 472 "ones\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597736959271 "|topBomb|ones[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[2\] GND " "Pin \"ones\[2\]\" is stuck at GND" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 456 968 1144 472 "ones\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597736959271 "|topBomb|ones[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[1\] GND " "Pin \"ones\[1\]\" is stuck at GND" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 456 968 1144 472 "ones\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597736959271 "|topBomb|ones[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[0\] GND " "Pin \"ones\[0\]\" is stuck at GND" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 456 968 1144 472 "ones\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597736959271 "|topBomb|ones[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[3\] GND " "Pin \"tens\[3\]\" is stuck at GND" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 496 968 1144 512 "tens\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597736959271 "|topBomb|tens[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[2\] GND " "Pin \"tens\[2\]\" is stuck at GND" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 496 968 1144 512 "tens\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597736959271 "|topBomb|tens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[1\] GND " "Pin \"tens\[1\]\" is stuck at GND" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 496 968 1144 512 "tens\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597736959271 "|topBomb|tens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[0\] GND " "Pin \"tens\[0\]\" is stuck at GND" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { { 496 968 1144 512 "tens\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597736959271 "|topBomb|tens[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1597736959271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597736959395 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1597736959794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597736960239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597736960239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597736960335 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597736960335 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597736960335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597736960335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597736960389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 18 10:49:20 2020 " "Processing ended: Tue Aug 18 10:49:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597736960389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597736960389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597736960389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597736960389 ""}
