
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F9)
	S12= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F10)
	S13= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F11)
	S14= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F13)
	S16= FU.Halt_IF=>CU_IF.Halt                                 Premise(F14)
	S17= ICache.Hit=>CU_IF.ICacheHit                            Premise(F15)
	S18= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S21= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F19)
	S22= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F20)
	S23= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F21)
	S24= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F22)
	S25= ICache.Hit=>FU.ICacheHit                               Premise(F23)
	S26= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F24)
	S27= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F25)
	S28= IR_EX.Out=>FU.IR_EX                                    Premise(F26)
	S29= IR_WB.Out=>FU.IR_WB                                    Premise(F27)
	S30= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F28)
	S31= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F29)
	S32= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F30)
	S33= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F31)
	S34= ALU.Out=>FU.InEX                                       Premise(F32)
	S35= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F33)
	S36= ALUOut_WB.Out=>FU.InWB                                 Premise(F34)
	S37= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F35)
	S38= ALUOut_WB.Out=>GPR.WData                               Premise(F36)
	S39= IR_WB.Out15_11=>GPR.WReg                               Premise(F37)
	S40= IMMU.Addr=>IAddrReg.In                                 Premise(F38)
	S41= PC.Out=>ICache.IEA                                     Premise(F39)
	S42= ICache.IEA=addr                                        Path(S5,S41)
	S43= ICache.Hit=ICacheHit(addr)                             ICache-Search(S42)
	S44= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S42,S3)
	S45= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S43,S17)
	S46= FU.ICacheHit=ICacheHit(addr)                           Path(S43,S25)
	S47= ICache.Out=>ICacheReg.In                               Premise(F40)
	S48= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S44,S47)
	S49= PC.Out=>IMMU.IEA                                       Premise(F41)
	S50= IMMU.IEA=addr                                          Path(S5,S49)
	S51= CP0.ASID=>IMMU.PID                                     Premise(F42)
	S52= IMMU.PID=pid                                           Path(S4,S51)
	S53= IMMU.Addr={pid,addr}                                   IMMU-Search(S52,S50)
	S54= IAddrReg.In={pid,addr}                                 Path(S53,S40)
	S55= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S52,S50)
	S56= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S55,S18)
	S57= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F43)
	S58= ICache.Out=>IR_ID.In                                   Premise(F44)
	S59= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S44,S58)
	S60= ICache.Out=>IR_IMMU.In                                 Premise(F45)
	S61= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S44,S60)
	S62= IR_EX.Out=>IR_MEM.In                                   Premise(F46)
	S63= IR_DMMU2.Out=>IR_WB.In                                 Premise(F47)
	S64= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F48)
	S65= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F49)
	S66= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F50)
	S67= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F51)
	S68= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F52)
	S69= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F53)
	S70= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F54)
	S71= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F55)
	S72= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F56)
	S73= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F57)
	S74= IR_EX.Out31_26=>CU_EX.Op                               Premise(F58)
	S75= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F59)
	S76= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F60)
	S77= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F61)
	S78= IR_ID.Out31_26=>CU_ID.Op                               Premise(F62)
	S79= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F63)
	S80= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F64)
	S81= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F65)
	S82= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F66)
	S83= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F67)
	S84= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F68)
	S85= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F69)
	S86= IR_WB.Out31_26=>CU_WB.Op                               Premise(F70)
	S87= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F71)
	S88= CtrlA_EX=0                                             Premise(F72)
	S89= CtrlB_EX=0                                             Premise(F73)
	S90= CtrlALUOut_MEM=0                                       Premise(F74)
	S91= CtrlALUOut_DMMU1=0                                     Premise(F75)
	S92= CtrlALUOut_DMMU2=0                                     Premise(F76)
	S93= CtrlALUOut_WB=0                                        Premise(F77)
	S94= CtrlA_MEM=0                                            Premise(F78)
	S95= CtrlA_WB=0                                             Premise(F79)
	S96= CtrlB_MEM=0                                            Premise(F80)
	S97= CtrlB_WB=0                                             Premise(F81)
	S98= CtrlICache=0                                           Premise(F82)
	S99= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S98)
	S100= CtrlIMMU=0                                            Premise(F83)
	S101= CtrlIR_DMMU1=0                                        Premise(F84)
	S102= CtrlIR_DMMU2=0                                        Premise(F85)
	S103= CtrlIR_EX=0                                           Premise(F86)
	S104= CtrlIR_ID=1                                           Premise(F87)
	S105= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S59,S104)
	S106= CtrlIR_IMMU=0                                         Premise(F88)
	S107= CtrlIR_MEM=0                                          Premise(F89)
	S108= CtrlIR_WB=0                                           Premise(F90)
	S109= CtrlGPR=0                                             Premise(F91)
	S110= CtrlIAddrReg=0                                        Premise(F92)
	S111= CtrlPC=0                                              Premise(F93)
	S112= CtrlPCInc=1                                           Premise(F94)
	S113= PC[Out]=addr+4                                        PC-Inc(S1,S111,S112)
	S114= PC[CIA]=addr                                          PC-Inc(S1,S111,S112)
	S115= CtrlIMem=0                                            Premise(F95)
	S116= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S115)
	S117= CtrlICacheReg=0                                       Premise(F96)
	S118= CtrlASIDIn=0                                          Premise(F97)
	S119= CtrlCP0=0                                             Premise(F98)
	S120= CP0[ASID]=pid                                         CP0-Hold(S0,S119)
	S121= CtrlEPCIn=0                                           Premise(F99)
	S122= CtrlExCodeIn=0                                        Premise(F100)
	S123= CtrlIRMux=0                                           Premise(F101)
	S124= GPR[rS]=a                                             Premise(F102)
	S125= GPR[rT]=b                                             Premise(F103)

ID	S126= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S105)
	S127= IR_ID.Out31_26=0                                      IR-Out(S105)
	S128= IR_ID.Out25_21=rS                                     IR-Out(S105)
	S129= IR_ID.Out20_16=rT                                     IR-Out(S105)
	S130= IR_ID.Out15_11=rD                                     IR-Out(S105)
	S131= IR_ID.Out10_6=0                                       IR-Out(S105)
	S132= IR_ID.Out5_0=37                                       IR-Out(S105)
	S133= PC.Out=addr+4                                         PC-Out(S113)
	S134= PC.CIA=addr                                           PC-Out(S114)
	S135= PC.CIA31_28=addr[31:28]                               PC-Out(S114)
	S136= CP0.ASID=pid                                          CP0-Read-ASID(S120)
	S137= A_EX.Out=>ALU.A                                       Premise(F202)
	S138= B_EX.Out=>ALU.B                                       Premise(F203)
	S139= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F204)
	S140= ALU.Out=>ALUOut_MEM.In                                Premise(F205)
	S141= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F206)
	S142= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F207)
	S143= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F208)
	S144= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F209)
	S145= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F210)
	S146= FU.Bub_IF=>CU_IF.Bub                                  Premise(F211)
	S147= FU.Halt_IF=>CU_IF.Halt                                Premise(F212)
	S148= ICache.Hit=>CU_IF.ICacheHit                           Premise(F213)
	S149= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F214)
	S150= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F215)
	S151= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F216)
	S152= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F217)
	S153= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F218)
	S154= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F219)
	S155= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F220)
	S156= ICache.Hit=>FU.ICacheHit                              Premise(F221)
	S157= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F222)
	S158= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F223)
	S159= IR_EX.Out=>FU.IR_EX                                   Premise(F224)
	S160= IR_WB.Out=>FU.IR_WB                                   Premise(F225)
	S161= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F226)
	S162= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F227)
	S163= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F228)
	S164= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F229)
	S165= ALU.Out=>FU.InEX                                      Premise(F230)
	S166= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F231)
	S167= ALUOut_WB.Out=>FU.InWB                                Premise(F232)
	S168= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F233)
	S169= ALUOut_WB.Out=>GPR.WData                              Premise(F234)
	S170= IR_WB.Out15_11=>GPR.WReg                              Premise(F235)
	S171= IMMU.Addr=>IAddrReg.In                                Premise(F236)
	S172= PC.Out=>ICache.IEA                                    Premise(F237)
	S173= ICache.IEA=addr+4                                     Path(S133,S172)
	S174= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S173)
	S175= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S174,S148)
	S176= FU.ICacheHit=ICacheHit(addr+4)                        Path(S174,S156)
	S177= ICache.Out=>ICacheReg.In                              Premise(F238)
	S178= PC.Out=>IMMU.IEA                                      Premise(F239)
	S179= IMMU.IEA=addr+4                                       Path(S133,S178)
	S180= CP0.ASID=>IMMU.PID                                    Premise(F240)
	S181= IMMU.PID=pid                                          Path(S136,S180)
	S182= IMMU.Addr={pid,addr+4}                                IMMU-Search(S181,S179)
	S183= IAddrReg.In={pid,addr+4}                              Path(S182,S171)
	S184= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S181,S179)
	S185= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S184,S149)
	S186= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F241)
	S187= ICache.Out=>IR_ID.In                                  Premise(F242)
	S188= ICache.Out=>IR_IMMU.In                                Premise(F243)
	S189= IR_EX.Out=>IR_MEM.In                                  Premise(F244)
	S190= IR_DMMU2.Out=>IR_WB.In                                Premise(F245)
	S191= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F246)
	S192= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F247)
	S193= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F248)
	S194= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F249)
	S195= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F250)
	S196= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F251)
	S197= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F252)
	S198= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F253)
	S199= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F254)
	S200= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F255)
	S201= IR_EX.Out31_26=>CU_EX.Op                              Premise(F256)
	S202= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F257)
	S203= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F258)
	S204= CU_ID.IRFunc1=rT                                      Path(S129,S203)
	S205= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F259)
	S206= CU_ID.IRFunc2=rS                                      Path(S128,S205)
	S207= IR_ID.Out31_26=>CU_ID.Op                              Premise(F260)
	S208= CU_ID.Op=0                                            Path(S127,S207)
	S209= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F261)
	S210= CU_ID.IRFunc=37                                       Path(S132,S209)
	S211= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F262)
	S212= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F263)
	S213= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F264)
	S214= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F265)
	S215= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F266)
	S216= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F267)
	S217= IR_WB.Out31_26=>CU_WB.Op                              Premise(F268)
	S218= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F269)
	S219= CtrlA_EX=1                                            Premise(F270)
	S220= CtrlB_EX=1                                            Premise(F271)
	S221= CtrlALUOut_MEM=0                                      Premise(F272)
	S222= CtrlALUOut_DMMU1=0                                    Premise(F273)
	S223= CtrlALUOut_DMMU2=0                                    Premise(F274)
	S224= CtrlALUOut_WB=0                                       Premise(F275)
	S225= CtrlA_MEM=0                                           Premise(F276)
	S226= CtrlA_WB=0                                            Premise(F277)
	S227= CtrlB_MEM=0                                           Premise(F278)
	S228= CtrlB_WB=0                                            Premise(F279)
	S229= CtrlICache=0                                          Premise(F280)
	S230= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S99,S229)
	S231= CtrlIMMU=0                                            Premise(F281)
	S232= CtrlIR_DMMU1=0                                        Premise(F282)
	S233= CtrlIR_DMMU2=0                                        Premise(F283)
	S234= CtrlIR_EX=1                                           Premise(F284)
	S235= CtrlIR_ID=0                                           Premise(F285)
	S236= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S105,S235)
	S237= CtrlIR_IMMU=0                                         Premise(F286)
	S238= CtrlIR_MEM=0                                          Premise(F287)
	S239= CtrlIR_WB=0                                           Premise(F288)
	S240= CtrlGPR=0                                             Premise(F289)
	S241= GPR[rS]=a                                             GPR-Hold(S124,S240)
	S242= GPR[rT]=b                                             GPR-Hold(S125,S240)
	S243= CtrlIAddrReg=0                                        Premise(F290)
	S244= CtrlPC=0                                              Premise(F291)
	S245= CtrlPCInc=0                                           Premise(F292)
	S246= PC[CIA]=addr                                          PC-Hold(S114,S245)
	S247= PC[Out]=addr+4                                        PC-Hold(S113,S244,S245)
	S248= CtrlIMem=0                                            Premise(F293)
	S249= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S116,S248)
	S250= CtrlICacheReg=0                                       Premise(F294)
	S251= CtrlASIDIn=0                                          Premise(F295)
	S252= CtrlCP0=0                                             Premise(F296)
	S253= CP0[ASID]=pid                                         CP0-Hold(S120,S252)
	S254= CtrlEPCIn=0                                           Premise(F297)
	S255= CtrlExCodeIn=0                                        Premise(F298)
	S256= CtrlIRMux=0                                           Premise(F299)

EX	S257= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S236)
	S258= IR_ID.Out31_26=0                                      IR-Out(S236)
	S259= IR_ID.Out25_21=rS                                     IR-Out(S236)
	S260= IR_ID.Out20_16=rT                                     IR-Out(S236)
	S261= IR_ID.Out15_11=rD                                     IR-Out(S236)
	S262= IR_ID.Out10_6=0                                       IR-Out(S236)
	S263= IR_ID.Out5_0=37                                       IR-Out(S236)
	S264= PC.CIA=addr                                           PC-Out(S246)
	S265= PC.CIA31_28=addr[31:28]                               PC-Out(S246)
	S266= PC.Out=addr+4                                         PC-Out(S247)
	S267= CP0.ASID=pid                                          CP0-Read-ASID(S253)
	S268= A_EX.Out=>ALU.A                                       Premise(F300)
	S269= B_EX.Out=>ALU.B                                       Premise(F301)
	S270= ALU.Func=6'b000001                                    Premise(F302)
	S271= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F303)
	S272= ALU.Out=>ALUOut_MEM.In                                Premise(F304)
	S273= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F305)
	S274= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F306)
	S275= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F307)
	S276= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F308)
	S277= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F309)
	S278= FU.Bub_IF=>CU_IF.Bub                                  Premise(F310)
	S279= FU.Halt_IF=>CU_IF.Halt                                Premise(F311)
	S280= ICache.Hit=>CU_IF.ICacheHit                           Premise(F312)
	S281= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F313)
	S282= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F314)
	S283= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F315)
	S284= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F316)
	S285= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F317)
	S286= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F318)
	S287= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F319)
	S288= ICache.Hit=>FU.ICacheHit                              Premise(F320)
	S289= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F321)
	S290= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F322)
	S291= IR_EX.Out=>FU.IR_EX                                   Premise(F323)
	S292= IR_WB.Out=>FU.IR_WB                                   Premise(F324)
	S293= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F325)
	S294= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F326)
	S295= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F327)
	S296= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F328)
	S297= ALU.Out=>FU.InEX                                      Premise(F329)
	S298= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F330)
	S299= ALUOut_WB.Out=>FU.InWB                                Premise(F331)
	S300= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F332)
	S301= ALUOut_WB.Out=>GPR.WData                              Premise(F333)
	S302= IR_WB.Out15_11=>GPR.WReg                              Premise(F334)
	S303= IMMU.Addr=>IAddrReg.In                                Premise(F335)
	S304= PC.Out=>ICache.IEA                                    Premise(F336)
	S305= ICache.IEA=addr+4                                     Path(S266,S304)
	S306= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S305)
	S307= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S306,S280)
	S308= FU.ICacheHit=ICacheHit(addr+4)                        Path(S306,S288)
	S309= ICache.Out=>ICacheReg.In                              Premise(F337)
	S310= PC.Out=>IMMU.IEA                                      Premise(F338)
	S311= IMMU.IEA=addr+4                                       Path(S266,S310)
	S312= CP0.ASID=>IMMU.PID                                    Premise(F339)
	S313= IMMU.PID=pid                                          Path(S267,S312)
	S314= IMMU.Addr={pid,addr+4}                                IMMU-Search(S313,S311)
	S315= IAddrReg.In={pid,addr+4}                              Path(S314,S303)
	S316= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S313,S311)
	S317= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S316,S281)
	S318= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F340)
	S319= ICache.Out=>IR_ID.In                                  Premise(F341)
	S320= ICache.Out=>IR_IMMU.In                                Premise(F342)
	S321= IR_EX.Out=>IR_MEM.In                                  Premise(F343)
	S322= IR_DMMU2.Out=>IR_WB.In                                Premise(F344)
	S323= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F345)
	S324= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F346)
	S325= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F347)
	S326= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F348)
	S327= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F349)
	S328= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F350)
	S329= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F351)
	S330= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F352)
	S331= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F353)
	S332= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F354)
	S333= IR_EX.Out31_26=>CU_EX.Op                              Premise(F355)
	S334= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F356)
	S335= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F357)
	S336= CU_ID.IRFunc1=rT                                      Path(S260,S335)
	S337= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F358)
	S338= CU_ID.IRFunc2=rS                                      Path(S259,S337)
	S339= IR_ID.Out31_26=>CU_ID.Op                              Premise(F359)
	S340= CU_ID.Op=0                                            Path(S258,S339)
	S341= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F360)
	S342= CU_ID.IRFunc=37                                       Path(S263,S341)
	S343= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F361)
	S344= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F362)
	S345= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F363)
	S346= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F364)
	S347= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F365)
	S348= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F366)
	S349= IR_WB.Out31_26=>CU_WB.Op                              Premise(F367)
	S350= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F368)
	S351= CtrlA_EX=0                                            Premise(F369)
	S352= CtrlB_EX=0                                            Premise(F370)
	S353= CtrlALUOut_MEM=1                                      Premise(F371)
	S354= CtrlALUOut_DMMU1=0                                    Premise(F372)
	S355= CtrlALUOut_DMMU2=0                                    Premise(F373)
	S356= CtrlALUOut_WB=0                                       Premise(F374)
	S357= CtrlA_MEM=0                                           Premise(F375)
	S358= CtrlA_WB=0                                            Premise(F376)
	S359= CtrlB_MEM=0                                           Premise(F377)
	S360= CtrlB_WB=0                                            Premise(F378)
	S361= CtrlICache=0                                          Premise(F379)
	S362= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S230,S361)
	S363= CtrlIMMU=0                                            Premise(F380)
	S364= CtrlIR_DMMU1=0                                        Premise(F381)
	S365= CtrlIR_DMMU2=0                                        Premise(F382)
	S366= CtrlIR_EX=0                                           Premise(F383)
	S367= CtrlIR_ID=0                                           Premise(F384)
	S368= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S236,S367)
	S369= CtrlIR_IMMU=0                                         Premise(F385)
	S370= CtrlIR_MEM=1                                          Premise(F386)
	S371= CtrlIR_WB=0                                           Premise(F387)
	S372= CtrlGPR=0                                             Premise(F388)
	S373= GPR[rS]=a                                             GPR-Hold(S241,S372)
	S374= GPR[rT]=b                                             GPR-Hold(S242,S372)
	S375= CtrlIAddrReg=0                                        Premise(F389)
	S376= CtrlPC=0                                              Premise(F390)
	S377= CtrlPCInc=0                                           Premise(F391)
	S378= PC[CIA]=addr                                          PC-Hold(S246,S377)
	S379= PC[Out]=addr+4                                        PC-Hold(S247,S376,S377)
	S380= CtrlIMem=0                                            Premise(F392)
	S381= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S249,S380)
	S382= CtrlICacheReg=0                                       Premise(F393)
	S383= CtrlASIDIn=0                                          Premise(F394)
	S384= CtrlCP0=0                                             Premise(F395)
	S385= CP0[ASID]=pid                                         CP0-Hold(S253,S384)
	S386= CtrlEPCIn=0                                           Premise(F396)
	S387= CtrlExCodeIn=0                                        Premise(F397)
	S388= CtrlIRMux=0                                           Premise(F398)

MEM	S389= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S368)
	S390= IR_ID.Out31_26=0                                      IR-Out(S368)
	S391= IR_ID.Out25_21=rS                                     IR-Out(S368)
	S392= IR_ID.Out20_16=rT                                     IR-Out(S368)
	S393= IR_ID.Out15_11=rD                                     IR-Out(S368)
	S394= IR_ID.Out10_6=0                                       IR-Out(S368)
	S395= IR_ID.Out5_0=37                                       IR-Out(S368)
	S396= PC.CIA=addr                                           PC-Out(S378)
	S397= PC.CIA31_28=addr[31:28]                               PC-Out(S378)
	S398= PC.Out=addr+4                                         PC-Out(S379)
	S399= CP0.ASID=pid                                          CP0-Read-ASID(S385)
	S400= A_EX.Out=>ALU.A                                       Premise(F399)
	S401= B_EX.Out=>ALU.B                                       Premise(F400)
	S402= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F401)
	S403= ALU.Out=>ALUOut_MEM.In                                Premise(F402)
	S404= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F403)
	S405= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F404)
	S406= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F405)
	S407= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F406)
	S408= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F407)
	S409= FU.Bub_IF=>CU_IF.Bub                                  Premise(F408)
	S410= FU.Halt_IF=>CU_IF.Halt                                Premise(F409)
	S411= ICache.Hit=>CU_IF.ICacheHit                           Premise(F410)
	S412= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F411)
	S413= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F412)
	S414= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F413)
	S415= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F414)
	S416= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F415)
	S417= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F416)
	S418= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F417)
	S419= ICache.Hit=>FU.ICacheHit                              Premise(F418)
	S420= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F419)
	S421= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F420)
	S422= IR_EX.Out=>FU.IR_EX                                   Premise(F421)
	S423= IR_WB.Out=>FU.IR_WB                                   Premise(F422)
	S424= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F423)
	S425= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F424)
	S426= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F425)
	S427= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F426)
	S428= ALU.Out=>FU.InEX                                      Premise(F427)
	S429= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F428)
	S430= ALUOut_WB.Out=>FU.InWB                                Premise(F429)
	S431= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F430)
	S432= ALUOut_WB.Out=>GPR.WData                              Premise(F431)
	S433= IR_WB.Out15_11=>GPR.WReg                              Premise(F432)
	S434= IMMU.Addr=>IAddrReg.In                                Premise(F433)
	S435= PC.Out=>ICache.IEA                                    Premise(F434)
	S436= ICache.IEA=addr+4                                     Path(S398,S435)
	S437= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S436)
	S438= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S437,S411)
	S439= FU.ICacheHit=ICacheHit(addr+4)                        Path(S437,S419)
	S440= ICache.Out=>ICacheReg.In                              Premise(F435)
	S441= PC.Out=>IMMU.IEA                                      Premise(F436)
	S442= IMMU.IEA=addr+4                                       Path(S398,S441)
	S443= CP0.ASID=>IMMU.PID                                    Premise(F437)
	S444= IMMU.PID=pid                                          Path(S399,S443)
	S445= IMMU.Addr={pid,addr+4}                                IMMU-Search(S444,S442)
	S446= IAddrReg.In={pid,addr+4}                              Path(S445,S434)
	S447= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S444,S442)
	S448= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S447,S412)
	S449= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F438)
	S450= ICache.Out=>IR_ID.In                                  Premise(F439)
	S451= ICache.Out=>IR_IMMU.In                                Premise(F440)
	S452= IR_EX.Out=>IR_MEM.In                                  Premise(F441)
	S453= IR_DMMU2.Out=>IR_WB.In                                Premise(F442)
	S454= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F443)
	S455= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F444)
	S456= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F445)
	S457= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F446)
	S458= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F447)
	S459= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F448)
	S460= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F449)
	S461= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F450)
	S462= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F451)
	S463= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F452)
	S464= IR_EX.Out31_26=>CU_EX.Op                              Premise(F453)
	S465= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F454)
	S466= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F455)
	S467= CU_ID.IRFunc1=rT                                      Path(S392,S466)
	S468= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F456)
	S469= CU_ID.IRFunc2=rS                                      Path(S391,S468)
	S470= IR_ID.Out31_26=>CU_ID.Op                              Premise(F457)
	S471= CU_ID.Op=0                                            Path(S390,S470)
	S472= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F458)
	S473= CU_ID.IRFunc=37                                       Path(S395,S472)
	S474= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F459)
	S475= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F460)
	S476= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F461)
	S477= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F462)
	S478= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F463)
	S479= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F464)
	S480= IR_WB.Out31_26=>CU_WB.Op                              Premise(F465)
	S481= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F466)
	S482= CtrlA_EX=0                                            Premise(F467)
	S483= CtrlB_EX=0                                            Premise(F468)
	S484= CtrlALUOut_MEM=0                                      Premise(F469)
	S485= CtrlALUOut_DMMU1=1                                    Premise(F470)
	S486= CtrlALUOut_DMMU2=0                                    Premise(F471)
	S487= CtrlALUOut_WB=1                                       Premise(F472)
	S488= CtrlA_MEM=0                                           Premise(F473)
	S489= CtrlA_WB=1                                            Premise(F474)
	S490= CtrlB_MEM=0                                           Premise(F475)
	S491= CtrlB_WB=1                                            Premise(F476)
	S492= CtrlICache=0                                          Premise(F477)
	S493= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S362,S492)
	S494= CtrlIMMU=0                                            Premise(F478)
	S495= CtrlIR_DMMU1=1                                        Premise(F479)
	S496= CtrlIR_DMMU2=0                                        Premise(F480)
	S497= CtrlIR_EX=0                                           Premise(F481)
	S498= CtrlIR_ID=0                                           Premise(F482)
	S499= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S368,S498)
	S500= CtrlIR_IMMU=0                                         Premise(F483)
	S501= CtrlIR_MEM=0                                          Premise(F484)
	S502= CtrlIR_WB=1                                           Premise(F485)
	S503= CtrlGPR=0                                             Premise(F486)
	S504= GPR[rS]=a                                             GPR-Hold(S373,S503)
	S505= GPR[rT]=b                                             GPR-Hold(S374,S503)
	S506= CtrlIAddrReg=0                                        Premise(F487)
	S507= CtrlPC=0                                              Premise(F488)
	S508= CtrlPCInc=0                                           Premise(F489)
	S509= PC[CIA]=addr                                          PC-Hold(S378,S508)
	S510= PC[Out]=addr+4                                        PC-Hold(S379,S507,S508)
	S511= CtrlIMem=0                                            Premise(F490)
	S512= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S381,S511)
	S513= CtrlICacheReg=0                                       Premise(F491)
	S514= CtrlASIDIn=0                                          Premise(F492)
	S515= CtrlCP0=0                                             Premise(F493)
	S516= CP0[ASID]=pid                                         CP0-Hold(S385,S515)
	S517= CtrlEPCIn=0                                           Premise(F494)
	S518= CtrlExCodeIn=0                                        Premise(F495)
	S519= CtrlIRMux=0                                           Premise(F496)

WB	S520= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S499)
	S521= IR_ID.Out31_26=0                                      IR-Out(S499)
	S522= IR_ID.Out25_21=rS                                     IR-Out(S499)
	S523= IR_ID.Out20_16=rT                                     IR-Out(S499)
	S524= IR_ID.Out15_11=rD                                     IR-Out(S499)
	S525= IR_ID.Out10_6=0                                       IR-Out(S499)
	S526= IR_ID.Out5_0=37                                       IR-Out(S499)
	S527= PC.CIA=addr                                           PC-Out(S509)
	S528= PC.CIA31_28=addr[31:28]                               PC-Out(S509)
	S529= PC.Out=addr+4                                         PC-Out(S510)
	S530= CP0.ASID=pid                                          CP0-Read-ASID(S516)
	S531= A_EX.Out=>ALU.A                                       Premise(F693)
	S532= B_EX.Out=>ALU.B                                       Premise(F694)
	S533= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F695)
	S534= ALU.Out=>ALUOut_MEM.In                                Premise(F696)
	S535= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F697)
	S536= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F698)
	S537= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F699)
	S538= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F700)
	S539= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F701)
	S540= FU.Bub_IF=>CU_IF.Bub                                  Premise(F702)
	S541= FU.Halt_IF=>CU_IF.Halt                                Premise(F703)
	S542= ICache.Hit=>CU_IF.ICacheHit                           Premise(F704)
	S543= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F705)
	S544= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F706)
	S545= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F707)
	S546= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F708)
	S547= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F709)
	S548= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F710)
	S549= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F711)
	S550= ICache.Hit=>FU.ICacheHit                              Premise(F712)
	S551= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F713)
	S552= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F714)
	S553= IR_EX.Out=>FU.IR_EX                                   Premise(F715)
	S554= IR_WB.Out=>FU.IR_WB                                   Premise(F716)
	S555= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F717)
	S556= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F718)
	S557= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F719)
	S558= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F720)
	S559= ALU.Out=>FU.InEX                                      Premise(F721)
	S560= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F722)
	S561= ALUOut_WB.Out=>FU.InWB                                Premise(F723)
	S562= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F724)
	S563= ALUOut_WB.Out=>GPR.WData                              Premise(F725)
	S564= IR_WB.Out15_11=>GPR.WReg                              Premise(F726)
	S565= IMMU.Addr=>IAddrReg.In                                Premise(F727)
	S566= PC.Out=>ICache.IEA                                    Premise(F728)
	S567= ICache.IEA=addr+4                                     Path(S529,S566)
	S568= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S567)
	S569= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S568,S542)
	S570= FU.ICacheHit=ICacheHit(addr+4)                        Path(S568,S550)
	S571= ICache.Out=>ICacheReg.In                              Premise(F729)
	S572= PC.Out=>IMMU.IEA                                      Premise(F730)
	S573= IMMU.IEA=addr+4                                       Path(S529,S572)
	S574= CP0.ASID=>IMMU.PID                                    Premise(F731)
	S575= IMMU.PID=pid                                          Path(S530,S574)
	S576= IMMU.Addr={pid,addr+4}                                IMMU-Search(S575,S573)
	S577= IAddrReg.In={pid,addr+4}                              Path(S576,S565)
	S578= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S575,S573)
	S579= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S578,S543)
	S580= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F732)
	S581= ICache.Out=>IR_ID.In                                  Premise(F733)
	S582= ICache.Out=>IR_IMMU.In                                Premise(F734)
	S583= IR_EX.Out=>IR_MEM.In                                  Premise(F735)
	S584= IR_DMMU2.Out=>IR_WB.In                                Premise(F736)
	S585= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F737)
	S586= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F738)
	S587= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F739)
	S588= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F740)
	S589= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F741)
	S590= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F742)
	S591= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F743)
	S592= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F744)
	S593= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F745)
	S594= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F746)
	S595= IR_EX.Out31_26=>CU_EX.Op                              Premise(F747)
	S596= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F748)
	S597= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F749)
	S598= CU_ID.IRFunc1=rT                                      Path(S523,S597)
	S599= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F750)
	S600= CU_ID.IRFunc2=rS                                      Path(S522,S599)
	S601= IR_ID.Out31_26=>CU_ID.Op                              Premise(F751)
	S602= CU_ID.Op=0                                            Path(S521,S601)
	S603= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F752)
	S604= CU_ID.IRFunc=37                                       Path(S526,S603)
	S605= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F753)
	S606= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F754)
	S607= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F755)
	S608= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F756)
	S609= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F757)
	S610= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F758)
	S611= IR_WB.Out31_26=>CU_WB.Op                              Premise(F759)
	S612= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F760)
	S613= CtrlA_EX=0                                            Premise(F761)
	S614= CtrlB_EX=0                                            Premise(F762)
	S615= CtrlALUOut_MEM=0                                      Premise(F763)
	S616= CtrlALUOut_DMMU1=0                                    Premise(F764)
	S617= CtrlALUOut_DMMU2=0                                    Premise(F765)
	S618= CtrlALUOut_WB=0                                       Premise(F766)
	S619= CtrlA_MEM=0                                           Premise(F767)
	S620= CtrlA_WB=0                                            Premise(F768)
	S621= CtrlB_MEM=0                                           Premise(F769)
	S622= CtrlB_WB=0                                            Premise(F770)
	S623= CtrlICache=0                                          Premise(F771)
	S624= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S493,S623)
	S625= CtrlIMMU=0                                            Premise(F772)
	S626= CtrlIR_DMMU1=0                                        Premise(F773)
	S627= CtrlIR_DMMU2=0                                        Premise(F774)
	S628= CtrlIR_EX=0                                           Premise(F775)
	S629= CtrlIR_ID=0                                           Premise(F776)
	S630= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S499,S629)
	S631= CtrlIR_IMMU=0                                         Premise(F777)
	S632= CtrlIR_MEM=0                                          Premise(F778)
	S633= CtrlIR_WB=0                                           Premise(F779)
	S634= CtrlGPR=1                                             Premise(F780)
	S635= CtrlIAddrReg=0                                        Premise(F781)
	S636= CtrlPC=0                                              Premise(F782)
	S637= CtrlPCInc=0                                           Premise(F783)
	S638= PC[CIA]=addr                                          PC-Hold(S509,S637)
	S639= PC[Out]=addr+4                                        PC-Hold(S510,S636,S637)
	S640= CtrlIMem=0                                            Premise(F784)
	S641= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S512,S640)
	S642= CtrlICacheReg=0                                       Premise(F785)
	S643= CtrlASIDIn=0                                          Premise(F786)
	S644= CtrlCP0=0                                             Premise(F787)
	S645= CP0[ASID]=pid                                         CP0-Hold(S516,S644)
	S646= CtrlEPCIn=0                                           Premise(F788)
	S647= CtrlExCodeIn=0                                        Premise(F789)
	S648= CtrlIRMux=0                                           Premise(F790)

POST	S624= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S493,S623)
	S630= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S499,S629)
	S638= PC[CIA]=addr                                          PC-Hold(S509,S637)
	S639= PC[Out]=addr+4                                        PC-Hold(S510,S636,S637)
	S641= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S512,S640)
	S645= CP0[ASID]=pid                                         CP0-Hold(S516,S644)

