// Seed: 4183547841
module module_0 (
    output supply1 id_0,
    output wand id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri id_4,
    output uwire id_5,
    input tri0 id_6,
    output wire id_7,
    input uwire id_8,
    input wire id_9,
    input wand id_10,
    input tri id_11,
    output uwire id_12,
    output uwire id_13,
    output tri1 id_14
);
  wor id_16, id_17, id_18, id_19;
  wire id_20;
  wire id_21;
  assign id_2 = id_17 == 1;
  wire id_22;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1
);
  wire id_3;
  module_0(
      id_1, id_1, id_1, id_0, id_0, id_1, id_0, id_1, id_0, id_0, id_0, id_0, id_1, id_1, id_1
  );
endmodule
