[p LITE_MODE AUTOSTATIC PIC14 PICREGULAR PICMID ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F723A ]
[s S19 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S72 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S93 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S128 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S151 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S208 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S227 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S235 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S239 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S265 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S274 . 1 `S265 1 . 1 0 ]
"182
[s S295 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S304 . 1 `S295 1 . 1 0 ]
"208
[s S325 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S334 . 1 `S325 1 . 1 0 ]
"227
[s S348 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S351 . 1 `S348 1 . 1 0 ]
"238
[s S358 . 1 `uc 1 . 1 0 :5:0 
]
[u S360 . 1 `S358 1 . 1 0 ]
"262
[s S378 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S387 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S394 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S423 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S432 . 1 `S423 1 . 1 0 ]
"315
[s S446 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S448 . 1 `S446 1 . 1 0 ]
"347
[s S466 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S473 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S481 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S484 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S516 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S520 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S528 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S554 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S560 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S565 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S592 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S596 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S603 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S607 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S640 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S649 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S653 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S656 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S659 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S698 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S701 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S708 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S712 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S742 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S746 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S750 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S757 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S760 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S763 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S800 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S807 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S811 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S835 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S844 . 1 `S835 1 . 1 0 ]
"699
[s S865 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S874 . 1 `S865 1 . 1 0 ]
"725
[s S895 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S904 . 1 `S895 1 . 1 0 ]
"744
[s S918 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S923 . 1 `S918 1 . 1 0 ]
"766
[s S940 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S949 . 1 `S940 1 . 1 0 ]
"785
[s S963 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S965 . 1 `S963 1 . 1 0 ]
"799
[s S974 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S977 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S979 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S1001 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S1009 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S1017 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S1022 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S1025 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S1028 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S1067 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S1072 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S1076 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S1096 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S1098 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S1105 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S1144 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S1153 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S1162 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S1167 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S1173 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S1178 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S1183 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S1188 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S1193 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S1270 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S1279 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S1288 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S1328 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S1337 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S1346 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S1379 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S1388 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S1392 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S1395 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S1425 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S1434 . 1 `S1425 1 . 1 0 ]
"1168
[s S1449 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S1452 . 1 `S1449 1 . 1 0 ]
"1185
[s S1464 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S1472 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S1475 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S1496 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S1500 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S1507 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S1528 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S1534 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S1538 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S1557 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S1559 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S1564 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S1580 . 1 `uc 1 . 1 0 :6:0 
]
[u S1582 . 1 `S1580 1 . 1 0 ]
"1303
[s S1588 . 1 `uc 1 . 1 0 :5:0 
]
[u S1590 . 1 `S358 1 . 1 0 ]
"1326
[s S1602 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S1604 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S1611 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S1631 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S1633 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S1640 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S1656 . 1 `uc 1 RD 1 0 :1:0 
]
[s S1658 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S1660 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S1668 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"173 G:\Program\PIC\Header_File\MCU_16F723A_B1.h
[s S1679 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S1707 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S1716 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S1735 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S1748 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S1778 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S1797 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S1805 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S1809 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S1823 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S1832 . 1 `S265 1 . 1 0 ]
"182
[s S1844 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S1853 . 1 `S295 1 . 1 0 ]
"208
[s S1865 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S1874 . 1 `S325 1 . 1 0 ]
"227
[s S1879 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S1882 . 1 `S348 1 . 1 0 ]
"238
[s S1886 . 1 `uc 1 . 1 0 :5:0 
]
[u S1888 . 1 `S358 1 . 1 0 ]
"262
[s S1904 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S1913 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S1920 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S1933 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S1942 . 1 `S423 1 . 1 0 ]
"315
[s S1947 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S1949 . 1 `S446 1 . 1 0 ]
"347
[s S1965 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S1972 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S1980 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S1983 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S1997 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S2001 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S2009 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S2023 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S2029 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S2034 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S2050 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S2054 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S2061 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S2065 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S2083 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S2092 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S2096 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S2099 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S2102 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S2122 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S2125 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S2132 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S2136 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S2152 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S2156 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S2160 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S2167 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S2170 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S2173 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S2189 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S2196 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S2200 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S2213 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S2222 . 1 `S835 1 . 1 0 ]
"699
[s S2234 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S2243 . 1 `S865 1 . 1 0 ]
"725
[s S2255 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S2264 . 1 `S895 1 . 1 0 ]
"744
[s S2269 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S2274 . 1 `S918 1 . 1 0 ]
"766
[s S2286 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S2295 . 1 `S940 1 . 1 0 ]
"785
[s S2300 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S2302 . 1 `S963 1 . 1 0 ]
"799
[s S2309 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S2312 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S2314 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S2331 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S2339 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2347 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S2352 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S2355 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S2358 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S2370 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S2375 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S2379 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S2390 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S2392 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S2399 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S2429 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S2438 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S2447 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S2452 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S2458 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S2463 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S2468 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S2473 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S2478 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S2506 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S2515 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S2524 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S2546 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S2555 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S2564 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S2579 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S2588 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S2592 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S2595 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S2609 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S2618 . 1 `S1425 1 . 1 0 ]
"1168
[s S2624 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S2627 . 1 `S1449 1 . 1 0 ]
"1185
[s S2636 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S2644 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S2647 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S2657 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S2661 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S2668 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S2678 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S2684 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S2688 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S2697 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S2699 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S2704 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S2713 . 1 `uc 1 . 1 0 :6:0 
]
[u S2715 . 1 `S1580 1 . 1 0 ]
"1303
[s S2719 . 1 `uc 1 . 1 0 :5:0 
]
[u S2721 . 1 `S358 1 . 1 0 ]
"1326
[s S2731 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S2733 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S2740 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S2751 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S2753 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S2760 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S2767 . 1 `uc 1 RD 1 0 :1:0 
]
[s S2769 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S2771 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S2775 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"173 G:\Program\PIC\Header_File\MCU_16F723A_B1.h
[s S2782 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S2810 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S2819 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S2838 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S2851 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S2881 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S2900 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S2908 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S2912 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S2926 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S2935 . 1 `S265 1 . 1 0 ]
"182
[s S2947 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S2956 . 1 `S295 1 . 1 0 ]
"208
[s S2968 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S2977 . 1 `S325 1 . 1 0 ]
"227
[s S2982 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S2985 . 1 `S348 1 . 1 0 ]
"238
[s S2989 . 1 `uc 1 . 1 0 :5:0 
]
[u S2991 . 1 `S358 1 . 1 0 ]
"262
[s S3007 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S3016 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S3023 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S3036 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S3045 . 1 `S423 1 . 1 0 ]
"315
[s S3050 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S3052 . 1 `S446 1 . 1 0 ]
"347
[s S3068 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S3075 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S3083 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S3086 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S3100 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S3104 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S3112 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S3126 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S3132 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S3137 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S3153 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S3157 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S3164 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S3168 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S3186 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S3195 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S3199 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S3202 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S3205 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S3225 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S3228 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S3235 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S3239 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S3255 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S3259 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S3263 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S3270 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S3273 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S3276 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S3292 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S3299 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S3303 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S3316 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S3325 . 1 `S835 1 . 1 0 ]
"699
[s S3337 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S3346 . 1 `S865 1 . 1 0 ]
"725
[s S3358 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S3367 . 1 `S895 1 . 1 0 ]
"744
[s S3372 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S3377 . 1 `S918 1 . 1 0 ]
"766
[s S3389 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S3398 . 1 `S940 1 . 1 0 ]
"785
[s S3403 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S3405 . 1 `S963 1 . 1 0 ]
"799
[s S3412 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S3415 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S3417 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S3434 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S3442 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S3450 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S3455 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S3458 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S3461 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S3473 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S3478 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S3482 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S3493 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S3495 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S3502 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S3532 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S3541 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S3550 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S3555 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S3561 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S3566 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S3571 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S3576 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S3581 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S3609 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S3618 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S3627 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S3649 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S3658 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S3667 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S3682 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S3691 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S3695 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S3698 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S3712 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S3721 . 1 `S1425 1 . 1 0 ]
"1168
[s S3727 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S3730 . 1 `S1449 1 . 1 0 ]
"1185
[s S3739 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S3747 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S3750 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S3760 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S3764 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S3771 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S3781 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S3787 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S3791 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S3800 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S3802 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S3807 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S3816 . 1 `uc 1 . 1 0 :6:0 
]
[u S3818 . 1 `S1580 1 . 1 0 ]
"1303
[s S3822 . 1 `uc 1 . 1 0 :5:0 
]
[u S3824 . 1 `S358 1 . 1 0 ]
"1326
[s S3834 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S3836 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S3843 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S3854 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S3856 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S3863 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S3870 . 1 `uc 1 RD 1 0 :1:0 
]
[s S3872 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S3874 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S3878 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"173 G:\Program\PIC\Header_File\MCU_16F723A_B1.h
[s S3885 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S3913 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S3922 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S3941 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S3954 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S3984 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S4003 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S4011 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S4015 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S4029 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S4038 . 1 `S265 1 . 1 0 ]
"182
[s S4050 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S4059 . 1 `S295 1 . 1 0 ]
"208
[s S4071 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S4080 . 1 `S325 1 . 1 0 ]
"227
[s S4085 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S4088 . 1 `S348 1 . 1 0 ]
"238
[s S4092 . 1 `uc 1 . 1 0 :5:0 
]
[u S4094 . 1 `S358 1 . 1 0 ]
"262
[s S4110 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S4119 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S4126 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S4139 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S4148 . 1 `S423 1 . 1 0 ]
"315
[s S4153 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S4155 . 1 `S446 1 . 1 0 ]
"347
[s S4171 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S4178 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S4186 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S4189 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S4203 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S4207 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S4215 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S4229 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S4235 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S4240 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S4256 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S4260 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S4267 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S4271 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S4289 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S4298 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S4302 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S4305 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S4308 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S4328 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S4331 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S4338 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S4342 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S4358 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S4362 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S4366 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S4373 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S4376 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S4379 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S4395 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S4402 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S4406 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S4419 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S4428 . 1 `S835 1 . 1 0 ]
"699
[s S4440 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S4449 . 1 `S865 1 . 1 0 ]
"725
[s S4461 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S4470 . 1 `S895 1 . 1 0 ]
"744
[s S4475 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S4480 . 1 `S918 1 . 1 0 ]
"766
[s S4492 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S4501 . 1 `S940 1 . 1 0 ]
"785
[s S4506 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S4508 . 1 `S963 1 . 1 0 ]
"799
[s S4515 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S4518 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S4520 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S4537 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S4545 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S4553 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S4558 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S4561 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S4564 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S4576 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S4581 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S4585 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S4596 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S4598 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S4605 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S4635 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S4644 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S4653 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S4658 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S4664 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S4669 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S4674 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S4679 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S4684 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S4712 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S4721 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S4730 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S4752 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S4761 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S4770 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S4785 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S4794 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S4798 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S4801 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S4815 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S4824 . 1 `S1425 1 . 1 0 ]
"1168
[s S4830 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S4833 . 1 `S1449 1 . 1 0 ]
"1185
[s S4842 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S4850 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S4853 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S4863 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S4867 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S4874 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S4884 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S4890 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S4894 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S4903 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S4905 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S4910 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S4919 . 1 `uc 1 . 1 0 :6:0 
]
[u S4921 . 1 `S1580 1 . 1 0 ]
"1303
[s S4925 . 1 `uc 1 . 1 0 :5:0 
]
[u S4927 . 1 `S358 1 . 1 0 ]
"1326
[s S4937 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S4939 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S4946 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S4957 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S4959 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S4966 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S4973 . 1 `uc 1 RD 1 0 :1:0 
]
[s S4975 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S4977 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S4981 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"173 G:\Program\PIC\Header_File\MCU_16F723A_B1.h
[s S4988 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S5016 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S5025 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S5044 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S5057 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S5087 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S5106 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S5114 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S5118 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S5132 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S5141 . 1 `S265 1 . 1 0 ]
"182
[s S5153 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S5162 . 1 `S295 1 . 1 0 ]
"208
[s S5174 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S5183 . 1 `S325 1 . 1 0 ]
"227
[s S5188 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S5191 . 1 `S348 1 . 1 0 ]
"238
[s S5195 . 1 `uc 1 . 1 0 :5:0 
]
[u S5197 . 1 `S358 1 . 1 0 ]
"262
[s S5213 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S5222 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S5229 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S5242 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S5251 . 1 `S423 1 . 1 0 ]
"315
[s S5256 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S5258 . 1 `S446 1 . 1 0 ]
"347
[s S5274 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S5281 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S5289 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S5292 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S5306 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S5310 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S5318 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S5332 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S5338 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S5343 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S5359 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S5363 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S5370 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S5374 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S5392 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S5401 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S5405 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S5408 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S5411 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S5431 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S5434 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S5441 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S5445 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S5461 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S5465 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S5469 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S5476 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S5479 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S5482 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S5498 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S5505 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S5509 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S5522 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S5531 . 1 `S835 1 . 1 0 ]
"699
[s S5543 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S5552 . 1 `S865 1 . 1 0 ]
"725
[s S5564 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S5573 . 1 `S895 1 . 1 0 ]
"744
[s S5578 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S5583 . 1 `S918 1 . 1 0 ]
"766
[s S5595 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S5604 . 1 `S940 1 . 1 0 ]
"785
[s S5609 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S5611 . 1 `S963 1 . 1 0 ]
"799
[s S5618 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S5621 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S5623 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S5640 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S5648 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S5656 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S5661 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S5664 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S5667 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S5679 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S5684 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S5688 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S5699 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S5701 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S5708 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S5738 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S5747 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S5756 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S5761 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S5767 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S5772 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S5777 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S5782 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S5787 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S5815 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S5824 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S5833 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S5855 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S5864 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S5873 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S5888 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S5897 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S5901 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S5904 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S5918 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S5927 . 1 `S1425 1 . 1 0 ]
"1168
[s S5933 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S5936 . 1 `S1449 1 . 1 0 ]
"1185
[s S5945 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S5953 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S5956 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S5966 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S5970 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S5977 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S5987 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S5993 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S5997 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S6006 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S6008 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S6013 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S6022 . 1 `uc 1 . 1 0 :6:0 
]
[u S6024 . 1 `S1580 1 . 1 0 ]
"1303
[s S6028 . 1 `uc 1 . 1 0 :5:0 
]
[u S6030 . 1 `S358 1 . 1 0 ]
"1326
[s S6040 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S6042 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S6049 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S6060 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S6062 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S6069 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S6076 . 1 `uc 1 RD 1 0 :1:0 
]
[s S6078 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S6080 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S6084 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"249 G:\Program\PIC\Source_File\LED_B1.c
[s S6122 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S6150 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S6159 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S6178 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S6191 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S6221 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S6240 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S6248 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S6252 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S6266 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S6275 . 1 `S265 1 . 1 0 ]
"182
[s S6287 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S6296 . 1 `S295 1 . 1 0 ]
"208
[s S6308 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S6317 . 1 `S325 1 . 1 0 ]
"227
[s S6322 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S6325 . 1 `S348 1 . 1 0 ]
"238
[s S6329 . 1 `uc 1 . 1 0 :5:0 
]
[u S6331 . 1 `S358 1 . 1 0 ]
"262
[s S6347 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S6356 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S6363 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S6376 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S6385 . 1 `S423 1 . 1 0 ]
"315
[s S6390 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S6392 . 1 `S446 1 . 1 0 ]
"347
[s S6408 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S6415 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S6423 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S6426 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S6440 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S6444 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S6452 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S6466 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S6472 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S6477 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S6493 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S6497 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S6504 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S6508 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S6526 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S6535 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S6539 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S6542 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S6545 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S6565 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S6568 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S6575 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S6579 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S6595 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S6599 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S6603 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S6610 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S6613 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S6616 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S6632 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S6639 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S6643 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S6656 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S6665 . 1 `S835 1 . 1 0 ]
"699
[s S6677 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S6686 . 1 `S865 1 . 1 0 ]
"725
[s S6698 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S6707 . 1 `S895 1 . 1 0 ]
"744
[s S6712 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S6717 . 1 `S918 1 . 1 0 ]
"766
[s S6729 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S6738 . 1 `S940 1 . 1 0 ]
"785
[s S6743 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S6745 . 1 `S963 1 . 1 0 ]
"799
[s S6752 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S6755 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S6757 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S6774 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S6782 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S6790 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S6795 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S6798 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S6801 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S6813 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S6818 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S6822 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S6833 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S6835 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S6842 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S6872 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S6881 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S6890 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S6895 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S6901 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S6906 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S6911 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S6916 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S6921 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S6949 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S6958 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S6967 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S6989 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S6998 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S7007 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S7022 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S7031 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S7035 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S7038 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S7052 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S7061 . 1 `S1425 1 . 1 0 ]
"1168
[s S7067 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S7070 . 1 `S1449 1 . 1 0 ]
"1185
[s S7079 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S7087 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S7090 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S7100 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S7104 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S7111 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S7121 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S7127 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S7131 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S7140 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S7142 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S7147 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S7156 . 1 `uc 1 . 1 0 :6:0 
]
[u S7158 . 1 `S1580 1 . 1 0 ]
"1303
[s S7162 . 1 `uc 1 . 1 0 :5:0 
]
[u S7164 . 1 `S358 1 . 1 0 ]
"1326
[s S7174 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S7176 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S7183 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S7194 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S7196 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S7203 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S7210 . 1 `uc 1 RD 1 0 :1:0 
]
[s S7212 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S7214 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S7218 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"191 G:\Program\PIC\Source_File\main.c
[s S7317 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S7345 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S7354 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S7373 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S7386 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S7416 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S7435 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S7443 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S7447 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S7461 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S7470 . 1 `S265 1 . 1 0 ]
"182
[s S7482 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S7491 . 1 `S295 1 . 1 0 ]
"208
[s S7503 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S7512 . 1 `S325 1 . 1 0 ]
"227
[s S7517 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S7520 . 1 `S348 1 . 1 0 ]
"238
[s S7524 . 1 `uc 1 . 1 0 :5:0 
]
[u S7526 . 1 `S358 1 . 1 0 ]
"262
[s S7542 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S7551 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S7558 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S7571 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S7580 . 1 `S423 1 . 1 0 ]
"315
[s S7585 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S7587 . 1 `S446 1 . 1 0 ]
"347
[s S7603 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S7610 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S7618 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S7621 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S7635 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S7639 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S7647 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S7661 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S7667 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S7672 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S7688 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S7692 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S7699 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S7703 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S7721 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S7730 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S7734 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S7737 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S7740 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S7760 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S7763 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S7770 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S7774 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S7790 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S7794 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S7798 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S7805 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S7808 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S7811 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S7827 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S7834 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S7838 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S7851 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S7860 . 1 `S835 1 . 1 0 ]
"699
[s S7872 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S7881 . 1 `S865 1 . 1 0 ]
"725
[s S7893 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S7902 . 1 `S895 1 . 1 0 ]
"744
[s S7907 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S7912 . 1 `S918 1 . 1 0 ]
"766
[s S7924 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S7933 . 1 `S940 1 . 1 0 ]
"785
[s S7938 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S7940 . 1 `S963 1 . 1 0 ]
"799
[s S7947 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S7950 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S7952 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S7969 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S7977 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S7985 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S7990 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S7993 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S7996 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S8008 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S8013 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S8017 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S8028 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S8030 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S8037 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S8067 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S8076 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S8085 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S8090 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S8096 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S8101 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S8106 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S8111 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S8116 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S8144 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S8153 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S8162 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S8184 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S8193 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S8202 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S8217 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S8226 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S8230 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S8233 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S8247 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S8256 . 1 `S1425 1 . 1 0 ]
"1168
[s S8262 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S8265 . 1 `S1449 1 . 1 0 ]
"1185
[s S8274 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S8282 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S8285 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S8295 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S8299 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S8306 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S8316 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S8322 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S8326 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S8335 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S8337 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S8342 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S8351 . 1 `uc 1 . 1 0 :6:0 
]
[u S8353 . 1 `S1580 1 . 1 0 ]
"1303
[s S8357 . 1 `uc 1 . 1 0 :5:0 
]
[u S8359 . 1 `S358 1 . 1 0 ]
"1326
[s S8369 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S8371 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S8378 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S8389 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S8391 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S8398 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S8405 . 1 `uc 1 RD 1 0 :1:0 
]
[s S8407 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S8409 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S8413 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"173 G:\Program\PIC\Header_File\MCU_16F723A_B1.h
[s S8420 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S8448 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S8457 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S8476 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S8489 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S8519 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S8538 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S8546 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S8550 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S8564 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S8573 . 1 `S265 1 . 1 0 ]
"182
[s S8585 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S8594 . 1 `S295 1 . 1 0 ]
"208
[s S8606 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S8615 . 1 `S325 1 . 1 0 ]
"227
[s S8620 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S8623 . 1 `S348 1 . 1 0 ]
"238
[s S8627 . 1 `uc 1 . 1 0 :5:0 
]
[u S8629 . 1 `S358 1 . 1 0 ]
"262
[s S8645 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S8654 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S8661 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S8674 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S8683 . 1 `S423 1 . 1 0 ]
"315
[s S8688 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S8690 . 1 `S446 1 . 1 0 ]
"347
[s S8706 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S8713 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S8721 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S8724 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S8738 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S8742 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S8750 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S8764 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S8770 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S8775 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S8791 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S8795 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S8802 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S8806 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S8824 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S8833 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S8837 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S8840 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S8843 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S8863 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S8866 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S8873 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S8877 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S8893 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S8897 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S8901 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S8908 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S8911 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S8914 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S8930 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S8937 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S8941 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S8954 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S8963 . 1 `S835 1 . 1 0 ]
"699
[s S8975 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S8984 . 1 `S865 1 . 1 0 ]
"725
[s S8996 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S9005 . 1 `S895 1 . 1 0 ]
"744
[s S9010 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S9015 . 1 `S918 1 . 1 0 ]
"766
[s S9027 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S9036 . 1 `S940 1 . 1 0 ]
"785
[s S9041 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S9043 . 1 `S963 1 . 1 0 ]
"799
[s S9050 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S9053 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S9055 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S9072 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S9080 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S9088 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S9093 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S9096 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S9099 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S9111 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S9116 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S9120 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S9131 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S9133 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S9140 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S9170 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S9179 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S9188 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S9193 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S9199 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S9204 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S9209 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S9214 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S9219 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S9247 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S9256 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S9265 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S9287 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S9296 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S9305 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S9320 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S9329 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S9333 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S9336 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S9350 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S9359 . 1 `S1425 1 . 1 0 ]
"1168
[s S9365 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S9368 . 1 `S1449 1 . 1 0 ]
"1185
[s S9377 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S9385 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S9388 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S9398 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S9402 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S9409 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S9419 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S9425 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S9429 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S9438 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S9440 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S9445 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S9454 . 1 `uc 1 . 1 0 :6:0 
]
[u S9456 . 1 `S1580 1 . 1 0 ]
"1303
[s S9460 . 1 `uc 1 . 1 0 :5:0 
]
[u S9462 . 1 `S358 1 . 1 0 ]
"1326
[s S9472 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S9474 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S9481 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S9492 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S9494 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S9501 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S9508 . 1 `uc 1 RD 1 0 :1:0 
]
[s S9510 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S9512 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S9516 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"173 G:\Program\PIC\Header_File\MCU_16F723A_B1.h
[s S9523 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S9551 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S9560 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S9579 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S9592 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S9622 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S9641 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S9649 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S9653 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S9667 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S9676 . 1 `S265 1 . 1 0 ]
"182
[s S9688 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S9697 . 1 `S295 1 . 1 0 ]
"208
[s S9709 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S9718 . 1 `S325 1 . 1 0 ]
"227
[s S9723 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S9726 . 1 `S348 1 . 1 0 ]
"238
[s S9730 . 1 `uc 1 . 1 0 :5:0 
]
[u S9732 . 1 `S358 1 . 1 0 ]
"262
[s S9748 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S9757 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S9764 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S9777 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S9786 . 1 `S423 1 . 1 0 ]
"315
[s S9791 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S9793 . 1 `S446 1 . 1 0 ]
"347
[s S9809 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S9816 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S9824 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S9827 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S9841 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S9845 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S9853 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S9867 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S9873 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S9878 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S9894 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S9898 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S9905 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S9909 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S9927 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S9936 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S9940 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S9943 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S9946 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S9966 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S9969 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S9976 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S9980 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S9996 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S10000 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S10004 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S10011 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S10014 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S10017 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S10033 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S10040 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S10044 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S10057 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S10066 . 1 `S835 1 . 1 0 ]
"699
[s S10078 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S10087 . 1 `S865 1 . 1 0 ]
"725
[s S10099 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S10108 . 1 `S895 1 . 1 0 ]
"744
[s S10113 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S10118 . 1 `S918 1 . 1 0 ]
"766
[s S10130 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S10139 . 1 `S940 1 . 1 0 ]
"785
[s S10144 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S10146 . 1 `S963 1 . 1 0 ]
"799
[s S10153 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S10156 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S10158 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S10175 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S10183 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S10191 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S10196 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S10199 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S10202 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S10214 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S10219 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S10223 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S10234 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S10236 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S10243 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S10273 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S10282 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S10291 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S10296 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S10302 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S10307 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S10312 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S10317 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S10322 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S10350 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S10359 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S10368 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S10390 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S10399 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S10408 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S10423 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S10432 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S10436 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S10439 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S10453 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S10462 . 1 `S1425 1 . 1 0 ]
"1168
[s S10468 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S10471 . 1 `S1449 1 . 1 0 ]
"1185
[s S10480 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S10488 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S10491 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S10501 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S10505 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S10512 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S10522 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S10528 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S10532 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S10541 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S10543 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S10548 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S10557 . 1 `uc 1 . 1 0 :6:0 
]
[u S10559 . 1 `S1580 1 . 1 0 ]
"1303
[s S10563 . 1 `uc 1 . 1 0 :5:0 
]
[u S10565 . 1 `S358 1 . 1 0 ]
"1326
[s S10575 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S10577 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S10584 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S10595 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S10597 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S10604 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S10611 . 1 `uc 1 RD 1 0 :1:0 
]
[s S10613 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S10615 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S10619 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"173 G:\Program\PIC\Header_File\MCU_16F723A_B1.h
[s S10626 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S10654 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S10663 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S10682 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S10695 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S10725 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S10744 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S10752 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S10756 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S10770 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S10779 . 1 `S265 1 . 1 0 ]
"182
[s S10791 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S10800 . 1 `S295 1 . 1 0 ]
"208
[s S10812 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S10821 . 1 `S325 1 . 1 0 ]
"227
[s S10826 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S10829 . 1 `S348 1 . 1 0 ]
"238
[s S10833 . 1 `uc 1 . 1 0 :5:0 
]
[u S10835 . 1 `S358 1 . 1 0 ]
"262
[s S10851 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S10860 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S10867 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S10880 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S10889 . 1 `S423 1 . 1 0 ]
"315
[s S10894 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S10896 . 1 `S446 1 . 1 0 ]
"347
[s S10912 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S10919 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S10927 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S10930 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S10944 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S10948 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S10956 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S10970 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S10976 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S10981 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S10997 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S11001 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S11008 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S11012 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S11030 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S11039 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S11043 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S11046 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S11049 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S11069 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S11072 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S11079 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S11083 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S11099 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S11103 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S11107 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S11114 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S11117 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S11120 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S11136 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S11143 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S11147 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S11160 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S11169 . 1 `S835 1 . 1 0 ]
"699
[s S11181 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S11190 . 1 `S865 1 . 1 0 ]
"725
[s S11202 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S11211 . 1 `S895 1 . 1 0 ]
"744
[s S11216 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S11221 . 1 `S918 1 . 1 0 ]
"766
[s S11233 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S11242 . 1 `S940 1 . 1 0 ]
"785
[s S11247 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S11249 . 1 `S963 1 . 1 0 ]
"799
[s S11256 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S11259 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S11261 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S11278 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S11286 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S11294 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S11299 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S11302 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S11305 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S11317 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S11322 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S11326 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S11337 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S11339 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S11346 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S11376 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S11385 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S11394 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S11399 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S11405 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S11410 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S11415 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S11420 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S11425 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S11453 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S11462 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S11471 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S11493 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S11502 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S11511 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S11526 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S11535 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S11539 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S11542 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S11556 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S11565 . 1 `S1425 1 . 1 0 ]
"1168
[s S11571 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S11574 . 1 `S1449 1 . 1 0 ]
"1185
[s S11583 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S11591 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S11594 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S11604 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S11608 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S11615 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S11625 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S11631 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S11635 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S11644 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S11646 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S11651 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S11660 . 1 `uc 1 . 1 0 :6:0 
]
[u S11662 . 1 `S1580 1 . 1 0 ]
"1303
[s S11666 . 1 `uc 1 . 1 0 :5:0 
]
[u S11668 . 1 `S358 1 . 1 0 ]
"1326
[s S11678 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S11680 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S11687 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S11698 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S11700 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S11707 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S11714 . 1 `uc 1 RD 1 0 :1:0 
]
[s S11716 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S11718 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S11722 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"173 G:\Program\PIC\Header_File\MCU_16F723A_B1.h
[s S11729 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S11757 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S11766 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S11785 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S11798 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S11828 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S11847 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S11855 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S11859 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S11873 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S11882 . 1 `S265 1 . 1 0 ]
"182
[s S11894 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S11903 . 1 `S295 1 . 1 0 ]
"208
[s S11915 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S11924 . 1 `S325 1 . 1 0 ]
"227
[s S11929 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S11932 . 1 `S348 1 . 1 0 ]
"238
[s S11936 . 1 `uc 1 . 1 0 :5:0 
]
[u S11938 . 1 `S358 1 . 1 0 ]
"262
[s S11954 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S11963 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S11970 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S11983 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S11992 . 1 `S423 1 . 1 0 ]
"315
[s S11997 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S11999 . 1 `S446 1 . 1 0 ]
"347
[s S12015 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S12022 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S12030 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S12033 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S12047 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S12051 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S12059 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S12073 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S12079 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S12084 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S12100 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S12104 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S12111 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S12115 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S12133 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S12142 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S12146 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S12149 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S12152 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S12172 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S12175 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S12182 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S12186 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S12202 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S12206 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S12210 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S12217 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S12220 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S12223 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S12239 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S12246 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S12250 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S12263 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S12272 . 1 `S835 1 . 1 0 ]
"699
[s S12284 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S12293 . 1 `S865 1 . 1 0 ]
"725
[s S12305 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S12314 . 1 `S895 1 . 1 0 ]
"744
[s S12319 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S12324 . 1 `S918 1 . 1 0 ]
"766
[s S12336 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S12345 . 1 `S940 1 . 1 0 ]
"785
[s S12350 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S12352 . 1 `S963 1 . 1 0 ]
"799
[s S12359 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S12362 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S12364 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S12381 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S12389 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S12397 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S12402 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S12405 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S12408 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S12420 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S12425 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S12429 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S12440 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S12442 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S12449 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S12479 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S12488 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S12497 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S12502 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S12508 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S12513 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S12518 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S12523 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S12528 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S12556 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S12565 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S12574 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S12596 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S12605 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S12614 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S12629 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S12638 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S12642 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S12645 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S12659 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S12668 . 1 `S1425 1 . 1 0 ]
"1168
[s S12674 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S12677 . 1 `S1449 1 . 1 0 ]
"1185
[s S12686 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S12694 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S12697 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S12707 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S12711 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S12718 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S12728 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S12734 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S12738 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S12747 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S12749 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S12754 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S12763 . 1 `uc 1 . 1 0 :6:0 
]
[u S12765 . 1 `S1580 1 . 1 0 ]
"1303
[s S12769 . 1 `uc 1 . 1 0 :5:0 
]
[u S12771 . 1 `S358 1 . 1 0 ]
"1326
[s S12781 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S12783 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S12790 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S12801 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S12803 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S12810 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S12817 . 1 `uc 1 RD 1 0 :1:0 
]
[s S12819 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S12821 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S12825 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"173 G:\Program\PIC\Header_File\MCU_16F723A_B1.h
[s S12832 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S12860 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S12869 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S12888 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S12901 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S12931 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S12950 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S12958 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S12962 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S12976 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S12985 . 1 `S265 1 . 1 0 ]
"182
[s S12997 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S13006 . 1 `S295 1 . 1 0 ]
"208
[s S13018 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S13027 . 1 `S325 1 . 1 0 ]
"227
[s S13032 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S13035 . 1 `S348 1 . 1 0 ]
"238
[s S13039 . 1 `uc 1 . 1 0 :5:0 
]
[u S13041 . 1 `S358 1 . 1 0 ]
"262
[s S13057 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S13066 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S13073 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S13086 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S13095 . 1 `S423 1 . 1 0 ]
"315
[s S13100 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S13102 . 1 `S446 1 . 1 0 ]
"347
[s S13118 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S13125 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S13133 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S13136 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S13150 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S13154 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S13162 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S13176 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S13182 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S13187 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S13203 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S13207 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S13214 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S13218 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S13236 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S13245 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S13249 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S13252 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S13255 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S13275 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S13278 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S13285 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S13289 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S13305 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S13309 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S13313 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S13320 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S13323 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S13326 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S13342 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S13349 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S13353 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S13366 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S13375 . 1 `S835 1 . 1 0 ]
"699
[s S13387 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S13396 . 1 `S865 1 . 1 0 ]
"725
[s S13408 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S13417 . 1 `S895 1 . 1 0 ]
"744
[s S13422 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S13427 . 1 `S918 1 . 1 0 ]
"766
[s S13439 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S13448 . 1 `S940 1 . 1 0 ]
"785
[s S13453 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S13455 . 1 `S963 1 . 1 0 ]
"799
[s S13462 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S13465 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S13467 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S13484 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S13492 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S13500 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S13505 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S13508 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S13511 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S13523 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S13528 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S13532 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S13543 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S13545 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S13552 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S13582 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S13591 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S13600 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S13605 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S13611 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S13616 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S13621 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S13626 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S13631 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S13659 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S13668 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S13677 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S13699 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S13708 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S13717 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S13732 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S13741 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S13745 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S13748 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S13762 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S13771 . 1 `S1425 1 . 1 0 ]
"1168
[s S13777 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S13780 . 1 `S1449 1 . 1 0 ]
"1185
[s S13789 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S13797 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S13800 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S13810 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S13814 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S13821 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S13831 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S13837 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S13841 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S13850 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S13852 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S13857 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S13866 . 1 `uc 1 . 1 0 :6:0 
]
[u S13868 . 1 `S1580 1 . 1 0 ]
"1303
[s S13872 . 1 `uc 1 . 1 0 :5:0 
]
[u S13874 . 1 `S358 1 . 1 0 ]
"1326
[s S13884 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S13886 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S13893 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S13904 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S13906 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S13913 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S13920 . 1 `uc 1 RD 1 0 :1:0 
]
[s S13922 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S13924 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S13928 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"53 G:\Program\PIC\Source_File\MCU_16f723a_B1.c
[v F1560 `(v  1 t 0 ]
"247
[s S13967 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S13995 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S14004 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S14023 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S14036 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S14066 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S14085 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S14093 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S14097 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S14111 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S14120 . 1 `S265 1 . 1 0 ]
"182
[s S14132 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S14141 . 1 `S295 1 . 1 0 ]
"208
[s S14153 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S14162 . 1 `S325 1 . 1 0 ]
"227
[s S14167 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S14170 . 1 `S348 1 . 1 0 ]
"238
[s S14174 . 1 `uc 1 . 1 0 :5:0 
]
[u S14176 . 1 `S358 1 . 1 0 ]
"262
[s S14192 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S14201 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S14208 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S14221 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S14230 . 1 `S423 1 . 1 0 ]
"315
[s S14235 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S14237 . 1 `S446 1 . 1 0 ]
"347
[s S14253 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S14260 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S14268 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S14271 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S14285 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S14289 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S14297 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S14311 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S14317 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S14322 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S14338 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S14342 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S14349 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S14353 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S14371 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S14380 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S14384 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S14387 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S14390 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S14410 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S14413 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S14420 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S14424 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S14440 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S14444 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S14448 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S14455 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S14458 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S14461 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S14477 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S14484 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S14488 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S14501 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S14510 . 1 `S835 1 . 1 0 ]
"699
[s S14522 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S14531 . 1 `S865 1 . 1 0 ]
"725
[s S14543 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S14552 . 1 `S895 1 . 1 0 ]
"744
[s S14557 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S14562 . 1 `S918 1 . 1 0 ]
"766
[s S14574 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S14583 . 1 `S940 1 . 1 0 ]
"785
[s S14588 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S14590 . 1 `S963 1 . 1 0 ]
"799
[s S14597 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S14600 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S14602 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S14619 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S14627 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S14635 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S14640 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S14643 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S14646 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S14658 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S14663 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S14667 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S14678 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S14680 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S14687 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S14717 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S14726 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S14735 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S14740 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S14746 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S14751 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S14756 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S14761 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S14766 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S14794 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S14803 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S14812 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S14834 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S14843 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S14852 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S14867 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S14876 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S14880 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S14883 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S14897 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S14906 . 1 `S1425 1 . 1 0 ]
"1168
[s S14912 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S14915 . 1 `S1449 1 . 1 0 ]
"1185
[s S14924 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S14932 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S14935 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S14945 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S14949 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S14956 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S14966 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S14972 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S14976 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S14985 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S14987 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S14992 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S15001 . 1 `uc 1 . 1 0 :6:0 
]
[u S15003 . 1 `S1580 1 . 1 0 ]
"1303
[s S15007 . 1 `uc 1 . 1 0 :5:0 
]
[u S15009 . 1 `S358 1 . 1 0 ]
"1326
[s S15019 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S15021 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S15028 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S15039 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S15041 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S15048 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S15055 . 1 `uc 1 RD 1 0 :1:0 
]
[s S15057 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S15059 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S15063 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"351 G:\Program\PIC\Source_File\TriacRelay_B1.c
[s S15140 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S15168 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S15177 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S15196 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S15209 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S15239 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S15258 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S15266 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S15270 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S15284 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S15293 . 1 `S265 1 . 1 0 ]
"182
[s S15305 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S15314 . 1 `S295 1 . 1 0 ]
"208
[s S15326 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S15335 . 1 `S325 1 . 1 0 ]
"227
[s S15340 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S15343 . 1 `S348 1 . 1 0 ]
"238
[s S15347 . 1 `uc 1 . 1 0 :5:0 
]
[u S15349 . 1 `S358 1 . 1 0 ]
"262
[s S15365 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S15374 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S15381 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S15394 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S15403 . 1 `S423 1 . 1 0 ]
"315
[s S15408 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S15410 . 1 `S446 1 . 1 0 ]
"347
[s S15426 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S15433 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S15441 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S15444 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S15458 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S15462 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S15470 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S15484 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S15490 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S15495 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S15511 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S15515 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S15522 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S15526 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S15544 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S15553 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S15557 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S15560 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S15563 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S15583 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S15586 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S15593 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S15597 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S15613 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S15617 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S15621 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S15628 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S15631 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S15634 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S15650 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S15657 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S15661 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S15674 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S15683 . 1 `S835 1 . 1 0 ]
"699
[s S15695 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S15704 . 1 `S865 1 . 1 0 ]
"725
[s S15716 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S15725 . 1 `S895 1 . 1 0 ]
"744
[s S15730 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S15735 . 1 `S918 1 . 1 0 ]
"766
[s S15747 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S15756 . 1 `S940 1 . 1 0 ]
"785
[s S15761 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S15763 . 1 `S963 1 . 1 0 ]
"799
[s S15770 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S15773 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S15775 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S15792 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S15800 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S15808 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S15813 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S15816 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S15819 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S15831 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S15836 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S15840 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S15851 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S15853 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S15860 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S15890 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S15899 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S15908 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S15913 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S15919 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S15924 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S15929 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S15934 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S15939 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S15967 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S15976 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S15985 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S16007 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S16016 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S16025 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S16040 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S16049 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S16053 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S16056 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S16070 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S16079 . 1 `S1425 1 . 1 0 ]
"1168
[s S16085 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S16088 . 1 `S1449 1 . 1 0 ]
"1185
[s S16097 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S16105 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S16108 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S16118 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S16122 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S16129 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S16139 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S16145 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S16149 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S16158 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S16160 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S16165 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S16174 . 1 `uc 1 . 1 0 :6:0 
]
[u S16176 . 1 `S1580 1 . 1 0 ]
"1303
[s S16180 . 1 `uc 1 . 1 0 :5:0 
]
[u S16182 . 1 `S358 1 . 1 0 ]
"1326
[s S16192 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S16194 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S16201 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S16212 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S16214 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S16221 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S16228 . 1 `uc 1 RD 1 0 :1:0 
]
[s S16230 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S16232 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S16236 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"93 G:\Program\PIC\Source_File\CDS_B1.c
[s S16281 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S16309 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S16318 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S16337 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S16350 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S16380 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S16399 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S16407 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S16411 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S16425 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S16434 . 1 `S265 1 . 1 0 ]
"182
[s S16446 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S16455 . 1 `S295 1 . 1 0 ]
"208
[s S16467 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S16476 . 1 `S325 1 . 1 0 ]
"227
[s S16481 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S16484 . 1 `S348 1 . 1 0 ]
"238
[s S16488 . 1 `uc 1 . 1 0 :5:0 
]
[u S16490 . 1 `S358 1 . 1 0 ]
"262
[s S16506 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S16515 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S16522 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S16535 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S16544 . 1 `S423 1 . 1 0 ]
"315
[s S16549 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S16551 . 1 `S446 1 . 1 0 ]
"347
[s S16567 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S16574 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S16582 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S16585 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S16599 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S16603 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S16611 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S16625 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S16631 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S16636 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S16652 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S16656 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S16663 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S16667 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S16685 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S16694 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S16698 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S16701 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S16704 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S16724 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S16727 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S16734 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S16738 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S16754 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S16758 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S16762 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S16769 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S16772 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S16775 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S16791 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S16798 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S16802 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S16815 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S16824 . 1 `S835 1 . 1 0 ]
"699
[s S16836 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S16845 . 1 `S865 1 . 1 0 ]
"725
[s S16857 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S16866 . 1 `S895 1 . 1 0 ]
"744
[s S16871 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S16876 . 1 `S918 1 . 1 0 ]
"766
[s S16888 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S16897 . 1 `S940 1 . 1 0 ]
"785
[s S16902 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S16904 . 1 `S963 1 . 1 0 ]
"799
[s S16911 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S16914 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S16916 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S16933 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S16941 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S16949 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S16954 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S16957 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S16960 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S16972 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S16977 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S16981 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S16992 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S16994 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S17001 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S17031 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S17040 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S17049 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S17054 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S17060 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S17065 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S17070 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S17075 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S17080 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S17108 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S17117 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S17126 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S17148 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S17157 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S17166 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S17181 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S17190 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S17194 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S17197 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S17211 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S17220 . 1 `S1425 1 . 1 0 ]
"1168
[s S17226 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S17229 . 1 `S1449 1 . 1 0 ]
"1185
[s S17238 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S17246 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S17249 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S17259 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S17263 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S17270 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S17280 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S17286 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S17290 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S17299 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S17301 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S17306 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S17315 . 1 `uc 1 . 1 0 :6:0 
]
[u S17317 . 1 `S1580 1 . 1 0 ]
"1303
[s S17321 . 1 `uc 1 . 1 0 :5:0 
]
[u S17323 . 1 `S358 1 . 1 0 ]
"1326
[s S17333 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S17335 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S17342 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S17353 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S17355 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S17362 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S17369 . 1 `uc 1 RD 1 0 :1:0 
]
[s S17371 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S17373 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S17377 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"70 G:\Program\PIC\Source_File\SYSC_B1.c
[s S17402 TMain 16 `uc 1 PowerON 1 0 :1:0 
`uc 1 T0_Timerout 1 0 :1:1 
`uc 1 T1_Timerout 1 0 :1:2 
`uc 1 Flag 1 0 :1:3 
`uc 1 GO 1 0 :1:4 
`uc 1 FirstOpen 1 0 :1:5 
`ui 1 PowerCount 2 1 `uc 1 SelfTest 1 3 :1:0 
`uc 1 First 1 3 :1:1 
`ui 1 Count 2 4 `ui 1 Count1 2 6 `ui 1 Count2 2 8 `ui 1 Count3 2 10 `uc 1 IOC_Count 1 12 `uc 1 Test 1 13 `uc 1 i 1 14 :1:0 
`uc 1 j 1 14 :1:1 
`uc 1 k 1 14 :1:2 
`uc 1 l 1 14 :1:3 
`uc 1 m 1 14 :1:4 
`uc 1 n 1 14 :1:5 
`uc 1 o 1 14 :1:6 
`uc 1 p 1 14 :1:7 
`uc 1 q 1 15 :1:0 
`uc 1 r 1 15 :1:1 
]
"295 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[s S17430 LED 4 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`ui 1 Time 2 1 `uc 1 Number 1 3 ]
"42 G:\Program\PIC\Header_File\LED_B1.h
[s S17439 Lights 9 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 Status 1 0 :1:2 
`uc 1 Open 1 0 :1:3 
`uc 1 Close 1 0 :1:4 
`uc 1 Trigger 1 0 :1:5 
`uc 1 Switch 1 0 :1:6 
`uc 1 Relay 1 0 :1:7 
`uc 1 Triac 1 1 :1:0 
`uc 1 Time 1 2 `uc 1 TriacTime 1 3 `uc 1 TriacValue 1 4 `uc 1 RelayTime 1 5 `uc 1 RelayValue 1 6 `uc 1 RelaySet 1 7 :1:0 
`uc 1 Number 1 8 ]
"45 G:\Program\PIC\Header_File\TriacRelay_B1.h
[s S17458 CDS 5 `uc 1 Enable 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 OK 1 0 :1:2 
`uc 1 ADtoGO 1 0 :1:3 
`uc 1 High 1 0 :1:4 
`uc 1 Low 1 0 :1:5 
`uc 1 Time 1 1 `uc 1 VRAD 1 2 `uc 1 SignalAD 1 3 `uc 1 ADRES 1 4 ]
"23 G:\Program\PIC\Header_File\CDS_B1.h
[s S17471 PIR 47 `uc 1 Enable 1 0 :1:0 
`uc 1 ADCGO 1 0 :1:1 
`uc 1 VRAD 1 1 `uc 1 VRAD1 1 2 `uc 1 SignalAD 1 3 `uc 1 Time 1 4 `uc 1 ADCount 1 5 `uc 1 ADCount1 1 6 `uc 1 ReferenceVoltage 1 7 `[10]uc 1 TenAverage 10 8 `ui 1 TenAverageValue 2 18 `[10]uc 1 HundredAverage 10 20 `ui 1 HundredAverageValue 2 30 `uc 1 GO 1 32 :1:0 
`uc 1 OK 1 32 :1:1 
`uc 1 Switch 1 32 :1:2 
`ui 1 Count 2 33 `uc 1 Trigger 1 35 `ui 1 CloseTime 2 36 `ui 1 CloseTimeValue 2 38 `uc 1 RangeRun 1 40 :1:0 
`uc 1 RangeTime 1 41 `uc 1 RangeTime1 1 42 `uc 1 RangeCount 1 43 `uc 1 RangeValue 1 44 `uc 1 RangeCount1 1 45 `uc 1 Offset 1 46 ]
"46 G:\Program\PIC\Header_File\PIR_B1.h
[s S17501 SYSC 5 `uc 1 Enable 1 0 :1:0 
`uc 1 ERROR 1 0 :1:1 
`uc 1 PowerON 1 0 :1:2 
`ui 1 Time 2 1 `ui 1 Count 2 3 ]
"122 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[s S17520 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 nPD 1 0 :1:3 
`uc 1 nTO 1 0 :1:4 
`uc 1 RP 1 0 :2:5 
`uc 1 IRP 1 0 :1:7 
]
[s S17528 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RP0 1 0 :1:5 
`uc 1 RP1 1 0 :1:6 
]
[u S17532 . 1 `S227 1 . 1 0 `S235 1 . 1 0 ]
"156
[s S17546 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[u S17555 . 1 `S265 1 . 1 0 ]
"182
[s S17567 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S17576 . 1 `S295 1 . 1 0 ]
"208
[s S17588 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 RC3 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[u S17597 . 1 `S325 1 . 1 0 ]
"227
[s S17602 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[u S17605 . 1 `S348 1 . 1 0 ]
"238
[s S17609 . 1 `uc 1 . 1 0 :5:0 
]
[u S17611 . 1 `S358 1 . 1 0 ]
"262
[s S17627 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S17636 . 1 `uc 1 IOCIF 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 IOCIE 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
]
[u S17643 . 1 `S378 1 . 1 0 `S387 1 . 1 0 ]
"296
[s S17656 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
`uc 1 TMR1GIF 1 0 :1:7 
]
[u S17665 . 1 `S423 1 . 1 0 ]
"315
[s S17670 . 1 `uc 1 CCP2IF 1 0 :1:0 
]
[u S17672 . 1 `S446 1 . 1 0 ]
"347
[s S17688 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S17695 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S17703 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1INSYNC 1 0 :1:2 
]
[u S17706 . 1 `S466 1 . 1 0 `S473 1 . 1 0 `S481 1 . 1 0 ]
"387
[s S17720 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S17724 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S17732 . 1 `S516 1 . 1 0 `S520 1 . 1 0 ]
"421
[s S17746 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S17752 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S17757 . 1 `S554 1 . 1 0 `S560 1 . 1 0 ]
"462
[s S17773 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 . 1 0 :2:6 
]
[s S17777 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[s S17784 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S17788 . 1 `S592 1 . 1 0 `S596 1 . 1 0 `S603 1 . 1 0 ]
"500
[s S17806 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S17815 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S17819 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S17822 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S17825 . 1 `S640 1 . 1 0 `S649 1 . 1 0 `S653 1 . 1 0 `S656 1 . 1 0 ]
"559
[s S17845 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S17848 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[s S17855 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S17859 . 1 `S698 1 . 1 0 `S701 1 . 1 0 `S708 1 . 1 0 ]
"597
[s S17875 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S17879 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :4:2 
]
[s S17883 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S17890 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S17893 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S17896 . 1 `S742 1 . 1 0 `S746 1 . 1 0 `S750 1 . 1 0 `S757 1 . 1 0 `S760 1 . 1 0 ]
"644
[s S17912 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S17919 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S17923 . 1 `S800 1 . 1 0 `S807 1 . 1 0 ]
"673
[s S17936 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S17945 . 1 `S835 1 . 1 0 ]
"699
[s S17957 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S17966 . 1 `S865 1 . 1 0 ]
"725
[s S17978 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[u S17987 . 1 `S895 1 . 1 0 ]
"744
[s S17992 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TRISE3 1 0 :1:3 
]
[u S17997 . 1 `S918 1 . 1 0 ]
"766
[s S18009 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
`uc 1 TMR1GIE 1 0 :1:7 
]
[u S18018 . 1 `S940 1 . 1 0 ]
"785
[s S18023 . 1 `uc 1 CCP2IE 1 0 :1:0 
]
[u S18025 . 1 `S963 1 . 1 0 ]
"799
[s S18032 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
]
[s S18035 . 1 `uc 1 nBO 1 0 :1:0 
]
[u S18037 . 1 `S974 1 . 1 0 `S977 1 . 1 0 ]
"826
[s S18054 . 1 `uc 1 T1GSS 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nDONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S18062 . 1 `uc 1 . 1 0 :2:0 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1G1SE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S18070 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T1G_nDONE 1 0 :1:3 
]
[s S18075 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_DONE 1 0 :1:3 
]
[s S18078 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[u S18081 . 1 `S1001 1 . 1 0 `S1009 1 . 1 0 `S1017 1 . 1 0 `S1022 1 . 1 0 `S1025 1 . 1 0 ]
"870
[s S18093 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ICSS 1 0 :1:2 
`uc 1 ICSL 1 0 :1:3 
`uc 1 IRCF 1 0 :2:4 
]
[s S18098 . 1 `uc 1 . 1 0 :4:0 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
]
[u S18102 . 1 `S1067 1 . 1 0 `S1072 1 . 1 0 ]
"895
[s S18113 . 1 `uc 1 TUN 1 0 :6:0 
]
[s S18115 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S18122 . 1 `S1096 1 . 1 0 `S1098 1 . 1 0 ]
"948
[s S18152 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S18161 . 1 `uc 1 . 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 . 1 0 :1:7 
]
[s S18170 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S18175 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DATA 1 0 :1:5 
]
[s S18181 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S18186 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S18191 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S18196 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[u S18201 . 1 `S1144 1 . 1 0 `S1153 1 . 1 0 `S1162 1 . 1 0 `S1167 1 . 1 0 `S1173 1 . 1 0 `S1178 1 . 1 0 `S1183 1 . 1 0 `S1188 1 . 1 0 ]
"1030
[s S18229 . 1 `uc 1 WPUB0 1 0 :1:0 
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
[s S18238 . 1 `uc 1 WPU0 1 0 :1:0 
`uc 1 WPU1 1 0 :1:1 
`uc 1 WPU2 1 0 :1:2 
`uc 1 WPU3 1 0 :1:3 
`uc 1 WPU4 1 0 :1:4 
`uc 1 WPU5 1 0 :1:5 
`uc 1 WPU6 1 0 :1:6 
`uc 1 WPU7 1 0 :1:7 
]
[u S18247 . 1 `S1270 1 . 1 0 `S1279 1 . 1 0 ]
"1075
[s S18269 . 1 `uc 1 IOCB0 1 0 :1:0 
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
[s S18278 . 1 `uc 1 IOC0 1 0 :1:0 
`uc 1 IOC1 1 0 :1:1 
`uc 1 IOC2 1 0 :1:2 
`uc 1 IOC3 1 0 :1:3 
`uc 1 IOC4 1 0 :1:4 
`uc 1 IOC5 1 0 :1:5 
`uc 1 IOC6 1 0 :1:6 
`uc 1 IOC7 1 0 :1:7 
]
[u S18287 . 1 `S1328 1 . 1 0 `S1337 1 . 1 0 ]
"1113
[s S18302 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S18311 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S18315 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S18318 . 1 `S1379 1 . 1 0 `S1388 1 . 1 0 `S1392 1 . 1 0 ]
"1148
[s S18332 . 1 `uc 1 BRG0 1 0 :1:0 
`uc 1 BRG1 1 0 :1:1 
`uc 1 BRG2 1 0 :1:2 
`uc 1 BRG3 1 0 :1:3 
`uc 1 BRG4 1 0 :1:4 
`uc 1 BRG5 1 0 :1:5 
`uc 1 BRG6 1 0 :1:6 
`uc 1 BRG7 1 0 :1:7 
]
[u S18341 . 1 `S1425 1 . 1 0 ]
"1168
[s S18347 . 1 `uc 1 CCP2SEL 1 0 :1:0 
`uc 1 SSSEL 1 0 :1:1 
]
[u S18350 . 1 `S1449 1 . 1 0 ]
"1185
[s S18359 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 . 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 FVREN 1 0 :1:6 
`uc 1 FVRRDY 1 0 :1:7 
]
[s S18367 . 1 `uc 1 . 1 0 :7:0 
`uc 1 FVRST 1 0 :1:7 
]
[u S18370 . 1 `S1464 1 . 1 0 `S1472 1 . 1 0 ]
"1211
[s S18380 . 1 `uc 1 ADREF 1 0 :2:0 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS 1 0 :3:4 
]
[s S18384 . 1 `uc 1 ADREF0 1 0 :1:0 
`uc 1 ADREF1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 ADCS0 1 0 :1:4 
`uc 1 ADCS1 1 0 :1:5 
`uc 1 ADCS2 1 0 :1:6 
]
[u S18391 . 1 `S1496 1 . 1 0 `S1500 1 . 1 0 ]
"1242
[s S18401 . 1 `uc 1 T0XCS 1 0 :1:0 
`uc 1 CPSOUT 1 0 :1:1 
`uc 1 CPSRNG 1 0 :2:2 
`uc 1 . 1 0 :3:4 
`uc 1 CPSON 1 0 :1:7 
]
[s S18407 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CPSRNG0 1 0 :1:2 
`uc 1 CPSRNG1 1 0 :1:3 
]
[u S18411 . 1 `S1528 1 . 1 0 `S1534 1 . 1 0 ]
"1266
[s S18420 . 1 `uc 1 CPSCH 1 0 :4:0 
]
[s S18422 . 1 `uc 1 CPSCH0 1 0 :1:0 
`uc 1 CPSCH1 1 0 :1:1 
`uc 1 CPSCH2 1 0 :1:2 
`uc 1 CPSCH3 1 0 :1:3 
]
[u S18427 . 1 `S1557 1 . 1 0 `S1559 1 . 1 0 ]
"1292
[s S18436 . 1 `uc 1 . 1 0 :6:0 
]
[u S18438 . 1 `S1580 1 . 1 0 ]
"1303
[s S18442 . 1 `uc 1 . 1 0 :5:0 
]
[u S18444 . 1 `S358 1 . 1 0 ]
"1326
[s S18454 . 1 `uc 1 ANSA 1 0 :6:0 
]
[s S18456 . 1 `uc 1 ANSA0 1 0 :1:0 
`uc 1 ANSA1 1 0 :1:1 
`uc 1 ANSA2 1 0 :1:2 
`uc 1 ANSA3 1 0 :1:3 
`uc 1 ANSA4 1 0 :1:4 
`uc 1 ANSA5 1 0 :1:5 
]
[u S18463 . 1 `S1602 1 . 1 0 `S1604 1 . 1 0 ]
"1351
[s S18474 . 1 `uc 1 ANSB 1 0 :6:0 
]
[s S18476 . 1 `uc 1 ANSB0 1 0 :1:0 
`uc 1 ANSB1 1 0 :1:1 
`uc 1 ANSB2 1 0 :1:2 
`uc 1 ANSB3 1 0 :1:3 
`uc 1 ANSB4 1 0 :1:4 
`uc 1 ANSB5 1 0 :1:5 
]
[u S18483 . 1 `S1631 1 . 1 0 `S1633 1 . 1 0 ]
"1372
[s S18490 . 1 `uc 1 RD 1 0 :1:0 
]
[s S18492 . 1 `uc 1 PMRD 1 0 :1:0 
]
[u S18494 . 1 `S1656 1 . 1 0 `S1658 1 . 1 0 ]
"1381
[s S18498 Timer0 7 `uc 1 Timeout 1 0 :1:0 
`ui 1 Count 2 1 `ui 1 DimmerCount 2 3 `ui 1 DimmerCountValue 2 5 ]
"3 bmul.c
[v ___bmul `(uc  1 e 1 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\abdiv.c
[v ___abdiv `(c  1 e 1 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\abmod.c
[v ___abmod `(c  1 e 1 0 ]
"34 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\abtoft.c
[v ___abtoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\almod.c
[v ___almod `(l  1 e 4 0 ]
"43 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\altoft.c
[v ___altoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\atdiv.c
[v ___atdiv `(m  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\atmod.c
[v ___atmod `(m  1 e 3 0 ]
"38 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\attoft.c
[v ___attoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\awdiv.c
[v ___awdiv `(i  1 e 2 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\awmod.c
[v ___awmod `(i  1 e 2 0 ]
"33 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
"63 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\float.c
[v ___ftpack `(f  1 e 3 0 ]
"87 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
"50 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftge.c
[v ___ftge `(b  1 e 0 0 ]
"52 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
"16 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftneg.c
[v ___ftneg `(f  1 e 3 0 ]
"17 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ftsub.c
[v ___ftsub `(f  1 e 3 0 ]
"45 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\fttol.c
[v ___fttol `(l  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lbdiv.c
[v ___lbdiv `(uc  1 e 1 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lbmod.c
[v ___lbmod `(uc  1 e 1 0 ]
"28 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lbtoft.c
[v ___lbtoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lldiv.c
[v ___lldiv `(ul  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\llmod.c
[v ___llmod `(ul  1 e 4 0 ]
"36 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lltoft.c
[v ___lltoft `(f  1 e 3 0 ]
"3 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lmul.c
[v ___lmul `(ul  1 e 4 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ltdiv.c
[v ___ltdiv `(um  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\ltmod.c
[v ___ltmod `(um  1 e 3 0 ]
"31 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lttoft.c
[v ___lttoft `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
"5 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
"29 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\lwtoft.c
[v ___lwtoft `(f  1 e 3 0 ]
"3 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\tmul.c
[v ___tmul `(um  1 e 3 0 ]
"3 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\sources\wmul.c
[v ___wmul `(ui  1 e 2 0 ]
"8 G:\Program\PIC\Source_File\CDS_B1.c
[v _setCDSPoint `(v  1 e 0 0 ]
"17
[v _CDS_Initialization `(v  1 e 0 0 ]
"24
[v _setCDS_Initialization `(v  1 e 0 0 ]
"31
[v _CDS_Main `(v  1 e 0 0 ]
"38
[v _setCDS_Main `(v  1 e 0 0 ]
"81
[v _getCDS_AD `(v  1 e 0 0 ]
"8 G:\Program\PIC\Source_File\LED_B1.c
[v _LedPointSelect `(v  1 e 0 0 ]
"36
[v _LED_Initialization `(v  1 e 0 0 ]
"52
[v _LED_Main `(v  1 e 0 0 ]
"68
[v _setLED_Initialization `(v  1 e 0 0 ]
"75
[v _setLED `(v  1 e 0 0 ]
"215
[v _setLED_Main `(v  1 e 0 0 ]
"7 G:\Program\PIC\Source_File\main.c
[v _main `(v  1 e 0 0 ]
"89
[v _MainT_Initialization `(v  1 e 0 0 ]
"102
[v _MainT `(v  1 e 0 0 ]
"12 G:\Program\PIC\Source_File\MCU_16f723a_B1.c
[v _Mcu_Initialization `(v  1 e 0 0 ]
"38
[v _IO_Set `(v  1 e 0 0 ]
"53
[v _ISR `I(v  1 e 0 @3 ]
"70
[v _TMR0_Set `(v  1 e 0 0 ]
"80
[v _TMR0_ISR `(v  1 e 0 0 ]
"112
[v _setDimmerReClock `(v  1 e 0 0 ]
"229
[v _ADC_Set `(v  1 e 0 0 ]
"235
[v _getAD `(uc  1 e 1 0 ]
"244
[v _setADCGO `(v  1 e 0 0 ]
"8 G:\Program\PIC\Source_File\PIR_B1.c
[v _selectPIRPoint `(v  1 e 0 0 ]
"11
[v _PIR_Initialization `(v  1 e 0 0 ]
"14
[v _PIR_Main `(v  1 e 0 0 ]
"17
[v _setPIR_Initialization `(v  1 e 0 0 ]
"20
[v _setPIR_Main `(v  1 e 0 0 ]
"23
[v _getPIR_AD `(v  1 e 0 0 ]
"8 G:\Program\PIC\Source_File\SYSC_B1.c
[v _selectSYSCPoint `(v  1 e 0 0 ]
"18
[v _SYSC_Initialization `(v  1 e 0 0 ]
"25
[v _setSYSC_Initialization `(v  1 e 0 0 ]
"31
[v _SYSC_Main `(v  1 e 0 0 ]
"38
[v _setSYSC_Main `(v  1 e 0 0 ]
"67
[v _DetectSYSC_Signal `(v  1 e 0 0 ]
"10 G:\Program\PIC\Source_File\TriacRelay_B1.c
[v _LightsPointSelect `(v  1 e 0 0 ]
"33
[v _Lights_Initialization `(v  1 e 0 0 ]
"47
[v _setLights_Initialization `(v  1 e 0 0 ]
"53
[v _Lights_Main `(v  1 e 0 0 ]
"79
[v _setLights_Main `(v  1 e 0 0 ]
"189
[v _setLights_Trigger `(v  1 e 0 0 ]
"194
[v _setLights_Switch `(v  1 e 0 0 ]
"199
[v _setLights_Open `(v  1 e 0 0 ]
"204
[v _getLights_Open `(uc  1 e 1 0 ]
"209
[v _setLights_Close `(v  1 e 0 0 ]
"214
[v _getLights_Close `(uc  1 e 1 0 ]
"220
[v _setLights `(v  1 e 0 0 ]
"289
[v _Lights_Control `(v  1 e 0 0 ]
"347
[v _Lights_ERROR `(v  1 e 0 0 ]
"350
[v _Lights_Close `(v  1 e 0 0 ]
"101 C:\Program Files (x86)\HI-TECH Software\PICC\9.83\include\pic16f723a.h
[v _INDF `VEuc  1 e 1 @0 ]
"105
[v _TMR0 `VEuc  1 e 1 @1 ]
"109
[v _PCL `VEuc  1 e 1 @2 ]
"113
[v _STATUS `VEuc  1 e 1 @3 ]
"115
[v _CARRY `VEb  1 e 0 @24 ]
"116
[v _DC `VEb  1 e 0 @25 ]
"117
[v _ZERO `VEb  1 e 0 @26 ]
"118
[v _nPD `VEb  1 e 0 @27 ]
"119
[v _nTO `VEb  1 e 0 @28 ]
"120
[v _IRP `VEb  1 e 0 @31 ]
"121
[v _RP0 `VEb  1 e 0 @29 ]
"122
[v _RP1 `VEb  1 e 0 @30 ]
"139
[v _STATUSbits `VES239  1 e 1 @3 ]
"143
[v _FSR `VEuc  1 e 1 @4 ]
"147
[v _PORTA `VEuc  1 e 1 @5 ]
"149
[v _RA0 `VEb  1 e 0 @40 ]
"150
[v _RA1 `VEb  1 e 0 @41 ]
"151
[v _RA2 `VEb  1 e 0 @42 ]
"152
[v _RA3 `VEb  1 e 0 @43 ]
"153
[v _RA4 `VEb  1 e 0 @44 ]
"154
[v _RA5 `VEb  1 e 0 @45 ]
"155
[v _RA6 `VEb  1 e 0 @46 ]
"156
[v _RA7 `VEb  1 e 0 @47 ]
"169
[v _PORTAbits `VES274  1 e 1 @5 ]
"173
[v _PORTB `VEuc  1 e 1 @6 ]
"175
[v _RB0 `VEb  1 e 0 @48 ]
"176
[v _RB1 `VEb  1 e 0 @49 ]
"177
[v _RB2 `VEb  1 e 0 @50 ]
"178
[v _RB3 `VEb  1 e 0 @51 ]
"179
[v _RB4 `VEb  1 e 0 @52 ]
"180
[v _RB5 `VEb  1 e 0 @53 ]
"181
[v _RB6 `VEb  1 e 0 @54 ]
"182
[v _RB7 `VEb  1 e 0 @55 ]
"195
[v _PORTBbits `VES274  1 e 1 @6 ]
"199
[v _PORTC `VEuc  1 e 1 @7 ]
"201
[v _RC0 `VEb  1 e 0 @56 ]
"202
[v _RC1 `VEb  1 e 0 @57 ]
"203
[v _RC2 `VEb  1 e 0 @58 ]
"204
[v _RC3 `VEb  1 e 0 @59 ]
"205
[v _RC4 `VEb  1 e 0 @60 ]
"206
[v _RC5 `VEb  1 e 0 @61 ]
"207
[v _RC6 `VEb  1 e 0 @62 ]
"208
[v _RC7 `VEb  1 e 0 @63 ]
"221
[v _PORTCbits `VES274  1 e 1 @7 ]
"225
[v _PORTE `VEuc  1 e 1 @9 ]
"227
[v _RE3 `VEb  1 e 0 @75 ]
"234
[v _PORTEbits `VES351  1 e 1 @9 ]
"238
[v _PCLATH `VEuc  1 e 1 @10 ]
"245
[v _PCLATHbits `VES360  1 e 1 @10 ]
"249
[v _INTCON `VEuc  1 e 1 @11 ]
"251
[v _RBIF `VEb  1 e 0 @88 ]
"252
[v _INTF `VEb  1 e 0 @89 ]
"253
[v _T0IF `VEb  1 e 0 @90 ]
"254
[v _RBIE `VEb  1 e 0 @91 ]
"255
[v _INTE `VEb  1 e 0 @92 ]
"256
[v _T0IE `VEb  1 e 0 @93 ]
"257
[v _PEIE `VEb  1 e 0 @94 ]
"258
[v _GIE `VEb  1 e 0 @95 ]
"259
[v _IOCIF `VEb  1 e 0 @88 ]
"260
[v _TMR0IF `VEb  1 e 0 @90 ]
"261
[v _IOCIE `VEb  1 e 0 @91 ]
"262
[v _TMR0IE `VEb  1 e 0 @93 ]
"283
[v _INTCONbits `VES394  1 e 1 @11 ]
"287
[v _PIR1 `VEuc  1 e 1 @12 ]
"289
[v _TMR1IF `VEb  1 e 0 @96 ]
"290
[v _TMR2IF `VEb  1 e 0 @97 ]
"291
[v _CCP1IF `VEb  1 e 0 @98 ]
"292
[v _SSPIF `VEb  1 e 0 @99 ]
"293
[v _TXIF `VEb  1 e 0 @100 ]
"294
[v _RCIF `VEb  1 e 0 @101 ]
"295
[v _ADIF `VEb  1 e 0 @102 ]
"296
[v _TMR1GIF `VEb  1 e 0 @103 ]
"309
[v _PIR1bits `VES274  1 e 1 @12 ]
"313
[v _PIR2 `VEuc  1 e 1 @13 ]
"315
[v _CCP2IF `VEb  1 e 0 @104 ]
"321
[v _PIR2bits `VES448  1 e 1 @13 ]
"326
[v _TMR1L `VEuc  1 e 1 @14 ]
"330
[v _TMR1H `VEuc  1 e 1 @15 ]
"334
[v _TMR1 `VEui  1 e 2 @14 ]
"337
[v _T1CON `VEuc  1 e 1 @16 ]
"339
[v _TMR1ON `VEb  1 e 0 @128 ]
"340
[v _T1SYNC `VEb  1 e 0 @130 ]
"341
[v _T1OSCEN `VEb  1 e 0 @131 ]
"342
[v _nT1SYNC `VEb  1 e 0 @130 ]
"343
[v _T1CKPS0 `VEb  1 e 0 @132 ]
"344
[v _T1CKPS1 `VEb  1 e 0 @133 ]
"345
[v _TMR1CS0 `VEb  1 e 0 @134 ]
"346
[v _TMR1CS1 `VEb  1 e 0 @135 ]
"347
[v _T1INSYNC `VEb  1 e 0 @130 ]
"371
[v _T1CONbits `VES484  1 e 1 @16 ]
"375
[v _TMR2 `VEuc  1 e 1 @17 ]
"379
[v _T2CON `VEuc  1 e 1 @18 ]
"381
[v _TMR2ON `VEb  1 e 0 @146 ]
"382
[v _T2CKPS0 `VEb  1 e 0 @144 ]
"383
[v _T2CKPS1 `VEb  1 e 0 @145 ]
"384
[v _TOUTPS0 `VEb  1 e 0 @147 ]
"385
[v _TOUTPS1 `VEb  1 e 0 @148 ]
"386
[v _TOUTPS2 `VEb  1 e 0 @149 ]
"387
[v _TOUTPS3 `VEb  1 e 0 @150 ]
"404
[v _T2CONbits `VES528  1 e 1 @18 ]
"408
[v _SSPBUF `VEuc  1 e 1 @19 ]
"412
[v _SSPCON `VEuc  1 e 1 @20 ]
"414
[v _CKP `VEb  1 e 0 @164 ]
"415
[v _SSPEN `VEb  1 e 0 @165 ]
"416
[v _SSPOV `VEb  1 e 0 @166 ]
"417
[v _WCOL `VEb  1 e 0 @167 ]
"418
[v _SSPM0 `VEb  1 e 0 @160 ]
"419
[v _SSPM1 `VEb  1 e 0 @161 ]
"420
[v _SSPM2 `VEb  1 e 0 @162 ]
"421
[v _SSPM3 `VEb  1 e 0 @163 ]
"437
[v _SSPCONbits `VES565  1 e 1 @20 ]
"442
[v _CCPR1L `VEuc  1 e 1 @21 ]
"446
[v _CCPR1H `VEuc  1 e 1 @22 ]
"450
[v _CCPR1 `VEui  1 e 2 @21 ]
"453
[v _CCP1CON `VEuc  1 e 1 @23 ]
"455
[v _CCP1M0 `VEb  1 e 0 @184 ]
"456
[v _CCP1M1 `VEb  1 e 0 @185 ]
"457
[v _CCP1M2 `VEb  1 e 0 @186 ]
"458
[v _CCP1M3 `VEb  1 e 0 @187 ]
"459
[v _DC1B0 `VEb  1 e 0 @188 ]
"460
[v _DC1B1 `VEb  1 e 0 @189 ]
"461
[v _CCP1Y `VEb  1 e 0 @188 ]
"462
[v _CCP1X `VEb  1 e 0 @189 ]
"483
[v _CCP1CONbits `VES607  1 e 1 @23 ]
"487
[v _RCSTA `VEuc  1 e 1 @24 ]
"489
[v _RX9D `VEb  1 e 0 @192 ]
"490
[v _OERR `VEb  1 e 0 @193 ]
"491
[v _FERR `VEb  1 e 0 @194 ]
"492
[v _ADDEN `VEb  1 e 0 @195 ]
"493
[v _CREN `VEb  1 e 0 @196 ]
"494
[v _SREN `VEb  1 e 0 @197 ]
"495
[v _RX9 `VEb  1 e 0 @198 ]
"496
[v _SPEN `VEb  1 e 0 @199 ]
"497
[v _RCD8 `VEb  1 e 0 @192 ]
"498
[v _RC9 `VEb  1 e 0 @198 ]
"499
[v _nRC8 `VEb  1 e 0 @198 ]
"500
[v _RC8_9 `VEb  1 e 0 @198 ]
"526
[v _RCSTAbits `VES659  1 e 1 @24 ]
"530
[v _TXREG `VEuc  1 e 1 @25 ]
"534
[v _RCREG `VEuc  1 e 1 @26 ]
"539
[v _CCPR2L `VEuc  1 e 1 @27 ]
"543
[v _CCPR2H `VEuc  1 e 1 @28 ]
"547
[v _CCPR2 `VEui  1 e 2 @27 ]
"550
[v _CCP2CON `VEuc  1 e 1 @29 ]
"552
[v _CCP2M0 `VEb  1 e 0 @232 ]
"553
[v _CCP2M1 `VEb  1 e 0 @233 ]
"554
[v _CCP2M2 `VEb  1 e 0 @234 ]
"555
[v _CCP2M3 `VEb  1 e 0 @235 ]
"556
[v _DC2B0 `VEb  1 e 0 @236 ]
"557
[v _DC2B1 `VEb  1 e 0 @237 ]
"558
[v _CCP2Y `VEb  1 e 0 @236 ]
"559
[v _CCP2X `VEb  1 e 0 @237 ]
"579
[v _CCP2CONbits `VES712  1 e 1 @29 ]
"583
[v _ADRES `VEuc  1 e 1 @30 ]
"587
[v _ADCON0 `VEuc  1 e 1 @31 ]
"589
[v _ADON `VEb  1 e 0 @248 ]
"590
[v _GO_nDONE `VEb  1 e 0 @249 ]
"591
[v _GO `VEb  1 e 0 @249 ]
"592
[v _CHS0 `VEb  1 e 0 @250 ]
"593
[v _CHS1 `VEb  1 e 0 @251 ]
"594
[v _CHS2 `VEb  1 e 0 @252 ]
"595
[v _CHS3 `VEb  1 e 0 @253 ]
"596
[v _nDONE `VEb  1 e 0 @249 ]
"597
[v _GO_DONE `VEb  1 e 0 @249 ]
"626
[v _ADCON0bits `VES763  1 e 1 @31 ]
"635
[v _OPTION_REG `VEuc  1 e 1 @129 ]
"637
[v _PSA `VEb  1 e 0 @1035 ]
"638
[v _T0SE `VEb  1 e 0 @1036 ]
"639
[v _T0CS `VEb  1 e 0 @1037 ]
"640
[v _INTEDG `VEb  1 e 0 @1038 ]
"641
[v _nRBPU `VEb  1 e 0 @1039 ]
"642
[v _PS0 `VEb  1 e 0 @1032 ]
"643
[v _PS1 `VEb  1 e 0 @1033 ]
"644
[v _PS2 `VEb  1 e 0 @1034 ]
"660
[v _OPTION_REGbits `VES811  1 e 1 @129 ]
"664
[v _TRISA `VEuc  1 e 1 @133 ]
"666
[v _TRISA0 `VEb  1 e 0 @1064 ]
"667
[v _TRISA1 `VEb  1 e 0 @1065 ]
"668
[v _TRISA2 `VEb  1 e 0 @1066 ]
"669
[v _TRISA3 `VEb  1 e 0 @1067 ]
"670
[v _TRISA4 `VEb  1 e 0 @1068 ]
"671
[v _TRISA5 `VEb  1 e 0 @1069 ]
"672
[v _TRISA6 `VEb  1 e 0 @1070 ]
"673
[v _TRISA7 `VEb  1 e 0 @1071 ]
"686
[v _TRISAbits `VES274  1 e 1 @133 ]
"690
[v _TRISB `VEuc  1 e 1 @134 ]
"692
[v _TRISB0 `VEb  1 e 0 @1072 ]
"693
[v _TRISB1 `VEb  1 e 0 @1073 ]
"694
[v _TRISB2 `VEb  1 e 0 @1074 ]
"695
[v _TRISB3 `VEb  1 e 0 @1075 ]
"696
[v _TRISB4 `VEb  1 e 0 @1076 ]
"697
[v _TRISB5 `VEb  1 e 0 @1077 ]
"698
[v _TRISB6 `VEb  1 e 0 @1078 ]
"699
[v _TRISB7 `VEb  1 e 0 @1079 ]
"712
[v _TRISBbits `VES274  1 e 1 @134 ]
"716
[v _TRISC `VEuc  1 e 1 @135 ]
"718
[v _TRISC0 `VEb  1 e 0 @1080 ]
"719
[v _TRISC1 `VEb  1 e 0 @1081 ]
"720
[v _TRISC2 `VEb  1 e 0 @1082 ]
"721
[v _TRISC3 `VEb  1 e 0 @1083 ]
"722
[v _TRISC4 `VEb  1 e 0 @1084 ]
"723
[v _TRISC5 `VEb  1 e 0 @1085 ]
"724
[v _TRISC6 `VEb  1 e 0 @1086 ]
"725
[v _TRISC7 `VEb  1 e 0 @1087 ]
"738
[v _TRISCbits `VES274  1 e 1 @135 ]
"742
[v _TRISE `VEuc  1 e 1 @137 ]
"744
[v _TRISE3 `VEb  1 e 0 @1099 ]
"753
[v _TRISEbits `VES923  1 e 1 @137 ]
"757
[v _PIE1 `VEuc  1 e 1 @140 ]
"759
[v _TMR1IE `VEb  1 e 0 @1120 ]
"760
[v _TMR2IE `VEb  1 e 0 @1121 ]
"761
[v _CCP1IE `VEb  1 e 0 @1122 ]
"762
[v _SSPIE `VEb  1 e 0 @1123 ]
"763
[v _TXIE `VEb  1 e 0 @1124 ]
"764
[v _RCIE `VEb  1 e 0 @1125 ]
"765
[v _ADIE `VEb  1 e 0 @1126 ]
"766
[v _TMR1GIE `VEb  1 e 0 @1127 ]
"779
[v _PIE1bits `VES274  1 e 1 @140 ]
"783
[v _PIE2 `VEuc  1 e 1 @141 ]
"785
[v _CCP2IE `VEb  1 e 0 @1128 ]
"791
[v _PIE2bits `VES448  1 e 1 @141 ]
"795
[v _PCON `VEuc  1 e 1 @142 ]
"797
[v _nBOR `VEb  1 e 0 @1136 ]
"798
[v _nPOR `VEb  1 e 0 @1137 ]
"799
[v _nBO `VEb  1 e 0 @1136 ]
"809
[v _PCONbits `VES979  1 e 1 @142 ]
"813
[v _T1GCON `VEuc  1 e 1 @143 ]
"815
[v _T1GVAL `VEb  1 e 0 @1146 ]
"816
[v _T1GGO_nDONE `VEb  1 e 0 @1147 ]
"817
[v _T1GSPM `VEb  1 e 0 @1148 ]
"818
[v _T1GTM `VEb  1 e 0 @1149 ]
"819
[v _T1GPOL `VEb  1 e 0 @1150 ]
"820
[v _TMR1GE `VEb  1 e 0 @1151 ]
"821
[v _T1G1SE `VEb  1 e 0 @1148 ]
"822
[v _T1GSS0 `VEb  1 e 0 @1144 ]
"823
[v _T1GSS1 `VEb  1 e 0 @1145 ]
"824
[v _T1G_nDONE `VEb  1 e 0 @1147 ]
"825
[v _T1GGO_DONE `VEb  1 e 0 @1147 ]
"826
[v _T1GGO `VEb  1 e 0 @1147 ]
"861
[v _T1GCONbits `VES1028  1 e 1 @143 ]
"865
[v _OSCCON `VEuc  1 e 1 @144 ]
"867
[v _ICSS `VEb  1 e 0 @1154 ]
"868
[v _ICSL `VEb  1 e 0 @1155 ]
"869
[v _IRCF0 `VEb  1 e 0 @1156 ]
"870
[v _IRCF1 `VEb  1 e 0 @1157 ]
"884
[v _OSCCONbits `VES1076  1 e 1 @144 ]
"888
[v _OSCTUNE `VEuc  1 e 1 @145 ]
"890
[v _TUN0 `VEb  1 e 0 @1160 ]
"891
[v _TUN1 `VEb  1 e 0 @1161 ]
"892
[v _TUN2 `VEb  1 e 0 @1162 ]
"893
[v _TUN3 `VEb  1 e 0 @1163 ]
"894
[v _TUN4 `VEb  1 e 0 @1164 ]
"895
[v _TUN5 `VEb  1 e 0 @1165 ]
"909
[v _OSCTUNEbits `VES1105  1 e 1 @145 ]
"913
[v _PR2 `VEuc  1 e 1 @146 ]
"917
[v _SSPADD `VEuc  1 e 1 @147 ]
"921
[v _SSPMSK `VEuc  1 e 1 @147 ]
"925
[v _SSPSTAT `VEuc  1 e 1 @148 ]
"927
[v _BF `VEb  1 e 0 @1184 ]
"928
[v _UA `VEb  1 e 0 @1185 ]
"929
[v _R_nW `VEb  1 e 0 @1186 ]
"930
[v _S `VEb  1 e 0 @1187 ]
"931
[v _P `VEb  1 e 0 @1188 ]
"932
[v _D_nA `VEb  1 e 0 @1189 ]
"933
[v _CKE `VEb  1 e 0 @1190 ]
"934
[v _SMP `VEb  1 e 0 @1191 ]
"935
[v _R `VEb  1 e 0 @1186 ]
"936
[v _D `VEb  1 e 0 @1189 ]
"937
[v _I2C_READ `VEb  1 e 0 @1186 ]
"938
[v _I2C_START `VEb  1 e 0 @1187 ]
"939
[v _I2C_STOP `VEb  1 e 0 @1188 ]
"940
[v _I2C_DATA `VEb  1 e 0 @1189 ]
"941
[v _nW `VEb  1 e 0 @1186 ]
"942
[v _nA `VEb  1 e 0 @1189 ]
"943
[v _nWRITE `VEb  1 e 0 @1186 ]
"944
[v _nADDRESS `VEb  1 e 0 @1189 ]
"945
[v _R_W `VEb  1 e 0 @1186 ]
"946
[v _D_A `VEb  1 e 0 @1189 ]
"947
[v _READ_WRITE `VEb  1 e 0 @1186 ]
"948
[v _DATA_ADDRESS `VEb  1 e 0 @1189 ]
"1008
[v _SSPSTATbits `VES1193  1 e 1 @148 ]
"1012
[v _WPUB `VEuc  1 e 1 @149 ]
"1013
[v _WPU `VEuc  1 e 1 @149 ]
"1015
[v _WPUB0 `VEb  1 e 0 @1192 ]
"1016
[v _WPUB1 `VEb  1 e 0 @1193 ]
"1017
[v _WPUB2 `VEb  1 e 0 @1194 ]
"1018
[v _WPUB3 `VEb  1 e 0 @1195 ]
"1019
[v _WPUB4 `VEb  1 e 0 @1196 ]
"1020
[v _WPUB5 `VEb  1 e 0 @1197 ]
"1021
[v _WPUB6 `VEb  1 e 0 @1198 ]
"1022
[v _WPUB7 `VEb  1 e 0 @1199 ]
"1023
[v _WPU0 `VEb  1 e 0 @1192 ]
"1024
[v _WPU1 `VEb  1 e 0 @1193 ]
"1025
[v _WPU2 `VEb  1 e 0 @1194 ]
"1026
[v _WPU3 `VEb  1 e 0 @1195 ]
"1027
[v _WPU4 `VEb  1 e 0 @1196 ]
"1028
[v _WPU5 `VEb  1 e 0 @1197 ]
"1029
[v _WPU6 `VEb  1 e 0 @1198 ]
"1030
[v _WPU7 `VEb  1 e 0 @1199 ]
"1053
[v _WPUBbits `VES1288  1 e 1 @149 ]
"1057
[v _IOCB `VEuc  1 e 1 @150 ]
"1058
[v _IOC `VEuc  1 e 1 @150 ]
"1060
[v _IOCB0 `VEb  1 e 0 @1200 ]
"1061
[v _IOCB1 `VEb  1 e 0 @1201 ]
"1062
[v _IOCB2 `VEb  1 e 0 @1202 ]
"1063
[v _IOCB3 `VEb  1 e 0 @1203 ]
"1064
[v _IOCB4 `VEb  1 e 0 @1204 ]
"1065
[v _IOCB5 `VEb  1 e 0 @1205 ]
"1066
[v _IOCB6 `VEb  1 e 0 @1206 ]
"1067
[v _IOCB7 `VEb  1 e 0 @1207 ]
"1068
[v _IOC0 `VEb  1 e 0 @1200 ]
"1069
[v _IOC1 `VEb  1 e 0 @1201 ]
"1070
[v _IOC2 `VEb  1 e 0 @1202 ]
"1071
[v _IOC3 `VEb  1 e 0 @1203 ]
"1072
[v _IOC4 `VEb  1 e 0 @1204 ]
"1073
[v _IOC5 `VEb  1 e 0 @1205 ]
"1074
[v _IOC6 `VEb  1 e 0 @1206 ]
"1075
[v _IOC7 `VEb  1 e 0 @1207 ]
"1098
[v _IOCBbits `VES1288  1 e 1 @150 ]
"1102
[v _TXSTA `VEuc  1 e 1 @152 ]
"1104
[v _TX9D `VEb  1 e 0 @1216 ]
"1105
[v _TRMT `VEb  1 e 0 @1217 ]
"1106
[v _BRGH `VEb  1 e 0 @1218 ]
"1107
[v _SYNC `VEb  1 e 0 @1220 ]
"1108
[v _TXEN `VEb  1 e 0 @1221 ]
"1109
[v _TX9 `VEb  1 e 0 @1222 ]
"1110
[v _CSRC `VEb  1 e 0 @1223 ]
"1111
[v _TXD8 `VEb  1 e 0 @1216 ]
"1112
[v _nTX8 `VEb  1 e 0 @1222 ]
"1113
[v _TX8_9 `VEb  1 e 0 @1222 ]
"1135
[v _TXSTAbits `VES1395  1 e 1 @152 ]
"1139
[v _SPBRG `VEuc  1 e 1 @153 ]
"1141
[v _BRG0 `VEb  1 e 0 @1224 ]
"1142
[v _BRG1 `VEb  1 e 0 @1225 ]
"1143
[v _BRG2 `VEb  1 e 0 @1226 ]
"1144
[v _BRG3 `VEb  1 e 0 @1227 ]
"1145
[v _BRG4 `VEb  1 e 0 @1228 ]
"1146
[v _BRG5 `VEb  1 e 0 @1229 ]
"1147
[v _BRG6 `VEb  1 e 0 @1230 ]
"1148
[v _BRG7 `VEb  1 e 0 @1231 ]
"1161
[v _SPBRGbits `VES274  1 e 1 @153 ]
"1165
[v _APFCON `VEuc  1 e 1 @156 ]
"1167
[v _CCP2SEL `VEb  1 e 0 @1248 ]
"1168
[v _SSSEL `VEb  1 e 0 @1249 ]
"1175
[v _APFCONbits `VES1452  1 e 1 @156 ]
"1179
[v _FVRCON `VEuc  1 e 1 @157 ]
"1181
[v _ADFVR0 `VEb  1 e 0 @1256 ]
"1182
[v _ADFVR1 `VEb  1 e 0 @1257 ]
"1183
[v _FVREN `VEb  1 e 0 @1262 ]
"1184
[v _FVRRDY `VEb  1 e 0 @1263 ]
"1185
[v _FVRST `VEb  1 e 0 @1263 ]
"1201
[v _FVRCONbits `VES1475  1 e 1 @157 ]
"1205
[v _ADCON1 `VEuc  1 e 1 @159 ]
"1207
[v _ADREF0 `VEb  1 e 0 @1272 ]
"1208
[v _ADREF1 `VEb  1 e 0 @1273 ]
"1209
[v _ADCS0 `VEb  1 e 0 @1276 ]
"1210
[v _ADCS1 `VEb  1 e 0 @1277 ]
"1211
[v _ADCS2 `VEb  1 e 0 @1278 ]
"1227
[v _ADCON1bits `VES1507  1 e 1 @159 ]
"1236
[v _CPSCON0 `VEuc  1 e 1 @264 ]
"1238
[v _T0XCS `VEb  1 e 0 @2112 ]
"1239
[v _CPSOUT `VEb  1 e 0 @2113 ]
"1240
[v _CPSON `VEb  1 e 0 @2119 ]
"1241
[v _CPSRNG0 `VEb  1 e 0 @2114 ]
"1242
[v _CPSRNG1 `VEb  1 e 0 @2115 ]
"1257
[v _CPSCON0bits `VES1538  1 e 1 @264 ]
"1261
[v _CPSCON1 `VEuc  1 e 1 @265 ]
"1263
[v _CPSCH0 `VEb  1 e 0 @2120 ]
"1264
[v _CPSCH1 `VEb  1 e 0 @2121 ]
"1265
[v _CPSCH2 `VEb  1 e 0 @2122 ]
"1266
[v _CPSCH3 `VEb  1 e 0 @2123 ]
"1278
[v _CPSCON1bits `VES1564  1 e 1 @265 ]
"1282
[v _PMDATL `VEuc  1 e 1 @268 ]
"1283
[v _PMDATA `VEuc  1 e 1 @268 ]
"1287
[v _PMADRL `VEuc  1 e 1 @269 ]
"1288
[v _PMADR `VEuc  1 e 1 @269 ]
"1292
[v _PMDATH `VEuc  1 e 1 @270 ]
"1299
[v _PMDATHbits `VES1582  1 e 1 @270 ]
"1303
[v _PMADRH `VEuc  1 e 1 @271 ]
"1310
[v _PMADRHbits `VES360  1 e 1 @271 ]
"1319
[v _ANSELA `VEuc  1 e 1 @389 ]
"1321
[v _ANSA0 `VEb  1 e 0 @3112 ]
"1322
[v _ANSA1 `VEb  1 e 0 @3113 ]
"1323
[v _ANSA2 `VEb  1 e 0 @3114 ]
"1324
[v _ANSA3 `VEb  1 e 0 @3115 ]
"1325
[v _ANSA4 `VEb  1 e 0 @3116 ]
"1326
[v _ANSA5 `VEb  1 e 0 @3117 ]
"1340
[v _ANSELAbits `VES1105  1 e 1 @389 ]
"1344
[v _ANSELB `VEuc  1 e 1 @390 ]
"1346
[v _ANSB0 `VEb  1 e 0 @3120 ]
"1347
[v _ANSB1 `VEb  1 e 0 @3121 ]
"1348
[v _ANSB2 `VEb  1 e 0 @3122 ]
"1349
[v _ANSB3 `VEb  1 e 0 @3123 ]
"1350
[v _ANSB4 `VEb  1 e 0 @3124 ]
"1351
[v _ANSB5 `VEb  1 e 0 @3125 ]
"1365
[v _ANSELBbits `VES1105  1 e 1 @390 ]
"1369
[v _PMCON1 `VEuc  1 e 1 @396 ]
"1371
[v _RD `VEb  1 e 0 @3168 ]
"1372
[v _PMRD `VEb  1 e 0 @3168 ]
"1381
[v _PMCON1bits `VES1660  1 e 1 @396 ]
"294 G:\Program\PIC\11.PIR_Ceiling_Embed\PIR_Ceiling_Embed_V1.1.1\Release\PIR_Ceiling_Embed_V1.1.1.h
[v _VarTMain `S19  1 e 16 0 ]
"295
[v _TMain `*.0S19  1 e 1 0 ]
"20 G:\Program\PIC\Header_File\CDS_B1.h
[v _CDS `*.0S128  1 e 1 0 ]
"23
[v __CDS1 `S128  1 e 5 0 ]
"28 G:\Program\PIC\Header_File\LED_B1.h
[v _LED `*.0S72  1 e 1 0 ]
"32
[v _VarErrLED `S72  1 e 4 0 ]
"37
[v _VarLED1 `S72  1 e 4 0 ]
"42
[v _VarLED2 `S72  1 e 4 0 ]
"172 G:\Program\PIC\Header_File\MCU_16F723A_B1.h
[v _VarTimer0 `S1668  1 e 7 0 ]
"173
[v _Timer0 `*.0S1668  1 e 1 0 ]
"43 G:\Program\PIC\Header_File\PIR_B1.h
[v _PIR `*S151  1 e 1 0 ]
"46
[v __PIR1 `S151  1 e 47 0 ]
"16 G:\Program\PIC\Header_File\SYSC_B1.h
[v _SYSC `*S208  1 e 1 0 ]
"40 G:\Program\PIC\Header_File\TriacRelay_B1.h
[v _Lights `*.0S93  1 e 1 0 ]
"45
[v _Lights1 `S93  1 e 9 0 ]
"7 G:\Program\PIC\Source_File\main.c
[v _main `(v  1 e 0 0 ]
{
"85
} 0
"31 G:\Program\PIC\Source_File\CDS_B1.c
[v _CDS_Main `(v  1 e 0 0 ]
{
"35
} 0
"53 G:\Program\PIC\Source_File\TriacRelay_B1.c
[v _Lights_Main `(v  1 e 0 0 ]
{
"77
} 0
"17 G:\Program\PIC\Source_File\CDS_B1.c
[v _CDS_Initialization `(v  1 e 0 0 ]
{
"22
} 0
"36 G:\Program\PIC\Source_File\LED_B1.c
[v _LED_Initialization `(v  1 e 0 0 ]
{
"49
} 0
"38 G:\Program\PIC\Source_File\CDS_B1.c
[v _setCDS_Main `(v  1 e 0 0 ]
{
[v setCDS_Main@cds `uc  1 a 1 wreg ]
[v setCDS_Main@cds `uc  1 a 1 wreg ]
"79
} 0
"24
[v _setCDS_Initialization `(v  1 e 0 0 ]
{
[v setCDS_Initialization@cds `uc  1 a 1 wreg ]
[v setCDS_Initialization@cds `uc  1 a 1 wreg ]
"29
} 0
"79 G:\Program\PIC\Source_File\TriacRelay_B1.c
[v _setLights_Main `(v  1 e 0 0 ]
{
[v setLights_Main@lights `uc  1 a 1 wreg ]
"80
[v setLights_Main@close `uc  1 a 1 6 ]
[v setLights_Main@open `uc  1 a 1 5 ]
"79
[v setLights_Main@lights `uc  1 a 1 wreg ]
"187
} 0
"33
[v _Lights_Initialization `(v  1 e 0 0 ]
{
"45
} 0
"52 G:\Program\PIC\Source_File\LED_B1.c
[v _LED_Main `(v  1 e 0 0 ]
{
"65
} 0
"68
[v _setLED_Initialization `(v  1 e 0 0 ]
{
[v setLED_Initialization@led `uc  1 a 1 wreg ]
[v setLED_Initialization@led `uc  1 a 1 wreg ]
"72
} 0
"194 G:\Program\PIC\Source_File\TriacRelay_B1.c
[v _setLights_Switch `(v  1 e 0 0 ]
{
[v setLights_Switch@lights `uc  1 a 1 wreg ]
[v setLights_Switch@lights `uc  1 a 1 wreg ]
[v setLights_Switch@command `uc  1 p 1 2 ]
"197
} 0
"189
[v _setLights_Trigger `(v  1 e 0 0 ]
{
[v setLights_Trigger@lights `uc  1 a 1 wreg ]
[v setLights_Trigger@lights `uc  1 a 1 wreg ]
[v setLights_Trigger@command `uc  1 p 1 2 ]
"192
} 0
"220
[v _setLights `(v  1 e 0 0 ]
{
[v setLights@lights `uc  1 a 1 wreg ]
[v setLights@lights `uc  1 a 1 wreg ]
[v setLights@command `uc  1 p 1 2 ]
"287
} 0
"289
[v _Lights_Control `(v  1 e 0 0 ]
{
[v Lights_Control@lights `uc  1 a 1 wreg ]
[v Lights_Control@lights `uc  1 a 1 wreg ]
"345
} 0
"47
[v _setLights_Initialization `(v  1 e 0 0 ]
{
[v setLights_Initialization@lights `uc  1 a 1 wreg ]
[v setLights_Initialization@lights `uc  1 a 1 wreg ]
"51
} 0
"81 G:\Program\PIC\Source_File\CDS_B1.c
[v _getCDS_AD `(v  1 e 0 0 ]
{
[v getCDS_AD@cds `uc  1 a 1 wreg ]
"82
[v getCDS_AD@j `uc  1 a 1 7 ]
[v getCDS_AD@i `uc  1 a 1 6 ]
"81
[v getCDS_AD@cds `uc  1 a 1 wreg ]
[v getCDS_AD@channel1 `uc  1 p 1 2 ]
[v getCDS_AD@channel2 `uc  1 p 1 3 ]
"93
} 0
"12 G:\Program\PIC\Source_File\MCU_16f723a_B1.c
[v _Mcu_Initialization `(v  1 e 0 0 ]
{
"35
} 0
"89 G:\Program\PIC\Source_File\main.c
[v _MainT_Initialization `(v  1 e 0 0 ]
{
"99
} 0
"75 G:\Program\PIC\Source_File\LED_B1.c
[v _setLED `(v  1 e 0 0 ]
{
[v setLED@led `uc  1 a 1 wreg ]
[v setLED@led `uc  1 a 1 wreg ]
[v setLED@command `uc  1 p 1 2 ]
"212
} 0
"215
[v _setLED_Main `(v  1 e 0 0 ]
{
[v setLED_Main@led `uc  1 a 1 wreg ]
[v setLED_Main@led `uc  1 a 1 wreg ]
"249
} 0
"8 G:\Program\PIC\Source_File\CDS_B1.c
[v _setCDSPoint `(v  1 e 0 0 ]
{
[v setCDSPoint@cds `uc  1 a 1 wreg ]
[v setCDSPoint@cds `uc  1 a 1 wreg ]
"15
} 0
"10 G:\Program\PIC\Source_File\TriacRelay_B1.c
[v _LightsPointSelect `(v  1 e 0 0 ]
{
[v LightsPointSelect@lights `uc  1 a 1 wreg ]
[v LightsPointSelect@lights `uc  1 a 1 wreg ]
"31
} 0
"235 G:\Program\PIC\Source_File\MCU_16f723a_B1.c
[v _getAD `(uc  1 e 1 0 ]
{
[v getAD@adcon0 `uc  1 a 1 wreg ]
[v getAD@adcon0 `uc  1 a 1 wreg ]
[v getAD@adcon1 `uc  1 p 1 0 ]
"241
} 0
"229
[v _ADC_Set `(v  1 e 0 0 ]
{
"232
} 0
"70
[v _TMR0_Set `(v  1 e 0 0 ]
{
"77
} 0
"38
[v _IO_Set `(v  1 e 0 0 ]
{
"47
} 0
"14 G:\Program\PIC\Source_File\PIR_B1.c
[v _PIR_Main `(v  1 e 0 0 ]
{
"15
} 0
"31 G:\Program\PIC\Source_File\SYSC_B1.c
[v _SYSC_Main `(v  1 e 0 0 ]
{
"35
} 0
"102 G:\Program\PIC\Source_File\main.c
[v _MainT `(v  1 e 0 0 ]
{
"191
} 0
"23 G:\Program\PIC\Source_File\PIR_B1.c
[v _getPIR_AD `(v  1 e 0 0 ]
{
[v getPIR_AD@pir `uc  1 a 1 wreg ]
[v getPIR_AD@channel1 `uc  1 p 1 0 ]
[v getPIR_AD@charchannel2 `uc  1 p 1 1 ]
"24
} 0
"11
[v _PIR_Initialization `(v  1 e 0 0 ]
{
"12
} 0
"18 G:\Program\PIC\Source_File\SYSC_B1.c
[v _SYSC_Initialization `(v  1 e 0 0 ]
{
"22
} 0
"8 G:\Program\PIC\Source_File\LED_B1.c
[v _LedPointSelect `(v  1 e 0 0 ]
{
[v LedPointSelect@led `uc  1 a 1 wreg ]
[v LedPointSelect@led `uc  1 a 1 wreg ]
"33
} 0
"53 G:\Program\PIC\Source_File\MCU_16f723a_B1.c
[v _ISR `I(v  1 e 0 @3 ]
{
"65
} 0
"80
[v _TMR0_ISR `(v  1 e 0 0 ]
{
"109
} 0
