INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhik/Documents/my_vivado_project/perfect_square/perfect_square.srcs/sources_1/new/perfect_square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perfect_square
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhik/Documents/my_vivado_project/perfect_square/perfect_square.srcs/sim_1/new/tb_perfect_square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_perfect_square
