Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 05:15:00 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_71/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.938      -14.123                     24                 3073       -0.024       -0.300                     26                 3073        1.725        0.000                       0                  3074  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.938      -14.123                     24                 3073       -0.024       -0.300                     26                 3073        1.725        0.000                       0                  3074  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           24  Failing Endpoints,  Worst Slack       -0.938ns,  Total Violation      -14.123ns
Hold  :           26  Failing Endpoints,  Worst Slack       -0.024ns,  Total Violation       -0.300ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.797ns (37.251%)  route 3.027ns (62.749%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns = ( 6.448 - 4.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 1.111ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.010ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3073, estimated)     2.035     2.996    demux/CLK
    SLICE_X118Y424       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y424       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.077 r  demux/sel_reg[1]/Q
                         net (fo=190, estimated)      0.440     3.517    demux/sel[1]
    SLICE_X122Y424       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     3.755 f  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, estimated)       0.249     4.004    demux/sel_reg[0]_0[5]
    SLICE_X122Y426       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.093 f  demux/sel[8]_i_240/O
                         net (fo=1, estimated)        0.325     4.418    demux/sel[8]_i_240_n_0
    SLICE_X120Y427       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     4.509 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, estimated)        0.026     4.535    demux/sel_reg[8]_i_213_n_0
    SLICE_X120Y428       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     4.612 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, estimated)       0.297     4.909    demux_n_9
    SLICE_X121Y426       LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.112     5.021 r  sel[8]_i_135/O
                         net (fo=2, estimated)        0.219     5.240    sel[8]_i_135_n_0
    SLICE_X121Y426       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.293 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.015     5.308    demux/sel[8]_i_73_0[6]
    SLICE_X121Y426       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.425 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, estimated)        0.026     5.451    demux/sel_reg[8]_i_81_n_0
    SLICE_X121Y427       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.527 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, estimated)        0.244     5.771    demux_n_89
    SLICE_X120Y425       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.101     5.872 r  sel[8]_i_32/O
                         net (fo=2, estimated)        0.162     6.034    sel[8]_i_32_n_0
    SLICE_X120Y425       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     6.083 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     6.094    demux/sel[8]_i_25_0[5]
    SLICE_X120Y425       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.249 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, estimated)        0.026     6.275    demux/sel_reg[8]_i_19_n_0
    SLICE_X120Y426       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.331 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, estimated)        0.327     6.658    demux_n_104
    SLICE_X118Y426       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     6.862 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, estimated)        0.125     6.987    sel_reg[8]_i_18_n_11
    SLICE_X118Y424       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     7.023 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.010     7.033    demux/sel_reg[5]_0[6]
    SLICE_X118Y424       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.148 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, estimated)        0.026     7.174    demux/sel_reg[8]_i_4_n_0
    SLICE_X118Y425       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.250 r  demux/sel_reg[8]_i_5/O[1]
                         net (fo=10, estimated)       0.215     7.465    demux/sel_reg[8]_i_5_n_14
    SLICE_X118Y423       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     7.501 r  demux/sel[3]_i_2/O
                         net (fo=4, estimated)        0.102     7.603    demux/sel[3]_i_2_n_0
    SLICE_X118Y423       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     7.638 r  demux/sel[2]_i_1/O
                         net (fo=1, estimated)        0.182     7.820    demux/sel20_in[2]
    SLICE_X120Y423       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3073, estimated)     1.778     6.448    demux/CLK
    SLICE_X120Y423       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.444     6.893    
                         clock uncertainty           -0.035     6.857    
    SLICE_X120Y423       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.882    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                 -0.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.024ns  (arrival time - required time)
  Source:                 demux/genblk1[19].z_reg[19][4]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[19].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.058ns (42.963%)  route 0.077ns (57.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Net Delay (Source):      1.712ns (routing 1.010ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.963ns (routing 1.111ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3073, estimated)     1.712     2.382    demux/CLK
    SLICE_X130Y452       FDRE                                         r  demux/genblk1[19].z_reg[19][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y452       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.440 r  demux/genblk1[19].z_reg[19][4]/Q
                         net (fo=1, estimated)        0.077     2.517    genblk1[19].reg_in/D[4]
    SLICE_X131Y452       FDRE                                         r  genblk1[19].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3073, estimated)     1.963     2.924    genblk1[19].reg_in/CLK
    SLICE_X131Y452       FDRE                                         r  genblk1[19].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.445     2.479    
    SLICE_X131Y452       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.541    genblk1[19].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                 -0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X129Y470  demux/genblk1[299].z_reg[299][6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X123Y469  demux/genblk1[285].z_reg[285][1]/C



