<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn171224134539"></A><B><U><big>pn171224134539</big></U></B>
#Start recording tcl command: 12/24/2017 12:19:58
#Project Location: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK; Project name: TEST
prj_project open "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.ldf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
rvl_project open D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.rvl
rvl_trace del_sig {xpadc_inst/cfg_reg xpadc_inst/conv_reg xpadc_inst/reg_cfg_cnt xpadc_inst/recv_reg xpadc_inst/conv_cfg xpadc_inst/conv_cfg2 xpadc_inst/conv_clken xpadc_inst/sckcfg_cnt xpadc_inst/clk_ref xpadc_inst/conv_reg2}
rvl_project save -overwrite D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.rvl
rvl_trace move_sig -move_to xpadc_inst/ads_rvs {xpadc_inst/ads_rvs}
rvl_trace add_sig  {ypadc_inst/ads_rstn ypadc_inst/ads_rvs ypadc_inst/ads_sclk ypadc_inst/ads_sdi ypadc_inst/ads_sdo0 ypadc_inst/dvalid {ypadc_inst/dout[15:0]}}
rvl_trace del_sig {xpadc_inst/dvalid_reg}
rvl_trace del_sig {xpadc_inst/reg_cfg_done}
rvl_trace move_sig -move_to .end. {xpadc_inst/ads_rvs}
rvl_project save -overwrite D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.rvl
rvl_project save -overwrite D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.rvl
prj_run Export -impl impl1 -task Bitgen
pgr_project open "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/impl1/impl1.xcf"
pgr_program run
rva_project open "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/untitled.rva"
rva_project run
rva_tu set -name TU4 -value "1"
rva_tu set -name TU4 -operator "rising edge"
rva_tu set -name TU2 -value "x"
rva_project save "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/untitled.rva"
rva_project close
pgr_project save "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/impl1/impl1.xcf"
rvl_project close
rvl_project open D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/TEST.rvl
pgr_project close
rvl_project close -force
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Export -impl impl1 -task Bitgen
prj_run Export -impl impl1 -task Bitgen
pgr_project open "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/impl1/impl1.xcf"
pgr_program run
rva_project open "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/untitled.rva"
rva_project run
prj_run Export -impl impl1 -task Bitgen
pgr_program run
rva_project run
rva_tu set -name TU4 -operator "=="
rva_tu set -name TU4 -value "x"
rva_project run
rva_project save "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_OK/untitled.rva"
rva_project close
pgr_project close
prj_project save
prj_project close
#Stop recording: 12/24/2017 13:45:39



<A name="pn171224234531"></A><B><U><big>pn171224234531</big></U></B>
#Start recording tcl command: 12/24/2017 20:34:58
#Project Location: C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK; Project name: TEST
prj_project open "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/TEST.ldf"
prj_src exclude "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/src/set_clr_ack.v"
prj_src remove "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/src/set_clr_ack.v"
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1 -forceAll
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_run Export -impl impl1
pgr_project open "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/impl1/impl1.xcf"
pgr_program run
prj_run Export -impl impl1
prj_run Export -impl impl1
pgr_project save "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/impl1/impl1.xcf"
pgr_project close
pgr_project open "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/impl1/impl1.xcf"
pgr_program run
rvl_project open C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/TEST.rvl
rvl_trace add_sig  {xpadc_inst/dvalid}
rvl_trace add_sig  {{xpadc_inst/dout_reg[15:0]}}
rvl_trace del_sig {xpadc_inst/dout_reg}
rvl_trace add_sig  {{xpadc_inst/dout[15:0]}}
rvl_trace add_sig  {{u0_msg[63:0]}}
rvl_project save -overwrite C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/TEST.rvl
prj_run Export -impl impl1
rvl_trace trc_option BufferDepth=1024
rvl_project save -overwrite C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/TEST.rvl
prj_run Export -impl impl1
pgr_project close
pgr_project open "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/impl1/impl1.xcf"
pgr_program run
rva_project open "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/untitled.rva"
rva_tu set -name TU1 -value "X"
rva_project run
rva_project run
rva_project save "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/untitled.rva"
rva_project close
rvl_project close
rvl_project open C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/TEST.rvl
rva_project open "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/untitled.rva"
rva_project close
rvl_project close -force
prj_run Export -impl impl1
pgr_project close
pgr_project open "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/impl1/impl1.xcf"
pgr_program run
rva_project open "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/untitled.rva"
rva_project run
rva_project save "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/untitled.rva"
rva_project close
prj_src remove "C:/Users/Bing/Downloads/GalvanoDrv_PADC_DAC_IADC_OK/untitled.rva"
pgr_project close
#Stop recording: 12/24/2017 23:45:31



<A name="pn171226195622"></A><B><U><big>pn171226195622</big></U></B>
#Start recording tcl command: 12/26/2017 19:55:56
#Project Location: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_IADC_UART_OK; Project name: TEST
prj_project open "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_IADC_UART_OK/TEST.ldf"
prj_project close
#Stop recording: 12/26/2017 19:56:22



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
