$comment
	File created using the following command:
		vcd file relogio.msim.vcd -direction
$end
$date
	Mon Oct 19 17:44:41 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " dataout [9] $end
$var wire 1 # dataout [8] $end
$var wire 1 $ dataout [7] $end
$var wire 1 % dataout [6] $end
$var wire 1 & dataout [5] $end
$var wire 1 ' dataout [4] $end
$var wire 1 ( dataout [3] $end
$var wire 1 ) dataout [2] $end
$var wire 1 * dataout [1] $end
$var wire 1 + dataout [0] $end
$var wire 1 , entrada_A [9] $end
$var wire 1 - entrada_A [8] $end
$var wire 1 . entrada_A [7] $end
$var wire 1 / entrada_A [6] $end
$var wire 1 0 entrada_A [5] $end
$var wire 1 1 entrada_A [4] $end
$var wire 1 2 entrada_A [3] $end
$var wire 1 3 entrada_A [2] $end
$var wire 1 4 entrada_A [1] $end
$var wire 1 5 entrada_A [0] $end
$var wire 1 6 entrada_B [9] $end
$var wire 1 7 entrada_B [8] $end
$var wire 1 8 entrada_B [7] $end
$var wire 1 9 entrada_B [6] $end
$var wire 1 : entrada_B [5] $end
$var wire 1 ; entrada_B [4] $end
$var wire 1 < entrada_B [3] $end
$var wire 1 = entrada_B [2] $end
$var wire 1 > entrada_B [1] $end
$var wire 1 ? entrada_B [0] $end
$var wire 1 @ HEX0 [6] $end
$var wire 1 A HEX0 [5] $end
$var wire 1 B HEX0 [4] $end
$var wire 1 C HEX0 [3] $end
$var wire 1 D HEX0 [2] $end
$var wire 1 E HEX0 [1] $end
$var wire 1 F HEX0 [0] $end
$var wire 1 G HEX1 [6] $end
$var wire 1 H HEX1 [5] $end
$var wire 1 I HEX1 [4] $end
$var wire 1 J HEX1 [3] $end
$var wire 1 K HEX1 [2] $end
$var wire 1 L HEX1 [1] $end
$var wire 1 M HEX1 [0] $end
$var wire 1 N HEX2 [6] $end
$var wire 1 O HEX2 [5] $end
$var wire 1 P HEX2 [4] $end
$var wire 1 Q HEX2 [3] $end
$var wire 1 R HEX2 [2] $end
$var wire 1 S HEX2 [1] $end
$var wire 1 T HEX2 [0] $end
$var wire 1 U HEX3 [6] $end
$var wire 1 V HEX3 [5] $end
$var wire 1 W HEX3 [4] $end
$var wire 1 X HEX3 [3] $end
$var wire 1 Y HEX3 [2] $end
$var wire 1 Z HEX3 [1] $end
$var wire 1 [ HEX3 [0] $end
$var wire 1 \ HEX4 [6] $end
$var wire 1 ] HEX4 [5] $end
$var wire 1 ^ HEX4 [4] $end
$var wire 1 _ HEX4 [3] $end
$var wire 1 ` HEX4 [2] $end
$var wire 1 a HEX4 [1] $end
$var wire 1 b HEX4 [0] $end
$var wire 1 c HEX5 [6] $end
$var wire 1 d HEX5 [5] $end
$var wire 1 e HEX5 [4] $end
$var wire 1 f HEX5 [3] $end
$var wire 1 g HEX5 [2] $end
$var wire 1 h HEX5 [1] $end
$var wire 1 i HEX5 [0] $end
$var wire 1 j KEY [3] $end
$var wire 1 k KEY [2] $end
$var wire 1 l KEY [1] $end
$var wire 1 m KEY [0] $end
$var wire 1 n LED [9] $end
$var wire 1 o LED [8] $end
$var wire 1 p LED [7] $end
$var wire 1 q LED [6] $end
$var wire 1 r LED [5] $end
$var wire 1 s LED [4] $end
$var wire 1 t LED [3] $end
$var wire 1 u LED [2] $end
$var wire 1 v LED [1] $end
$var wire 1 w LED [0] $end
$var wire 1 x pc [9] $end
$var wire 1 y pc [8] $end
$var wire 1 z pc [7] $end
$var wire 1 { pc [6] $end
$var wire 1 | pc [5] $end
$var wire 1 } pc [4] $end
$var wire 1 ~ pc [3] $end
$var wire 1 !! pc [2] $end
$var wire 1 "! pc [1] $end
$var wire 1 #! pc [0] $end
$var wire 1 $! saida_ULA [9] $end
$var wire 1 %! saida_ULA [8] $end
$var wire 1 &! saida_ULA [7] $end
$var wire 1 '! saida_ULA [6] $end
$var wire 1 (! saida_ULA [5] $end
$var wire 1 )! saida_ULA [4] $end
$var wire 1 *! saida_ULA [3] $end
$var wire 1 +! saida_ULA [2] $end
$var wire 1 ,! saida_ULA [1] $end
$var wire 1 -! saida_ULA [0] $end
$var wire 1 .! SW [4] $end
$var wire 1 /! SW [3] $end
$var wire 1 0! SW [2] $end
$var wire 1 1! SW [1] $end
$var wire 1 2! SW [0] $end

$scope module i1 $end
$var wire 1 3! gnd $end
$var wire 1 4! vcc $end
$var wire 1 5! unknown $end
$var wire 1 6! devoe $end
$var wire 1 7! devclrn $end
$var wire 1 8! devpor $end
$var wire 1 9! ww_devoe $end
$var wire 1 :! ww_devclrn $end
$var wire 1 ;! ww_devpor $end
$var wire 1 <! ww_SW [4] $end
$var wire 1 =! ww_SW [3] $end
$var wire 1 >! ww_SW [2] $end
$var wire 1 ?! ww_SW [1] $end
$var wire 1 @! ww_SW [0] $end
$var wire 1 A! ww_KEY [3] $end
$var wire 1 B! ww_KEY [2] $end
$var wire 1 C! ww_KEY [1] $end
$var wire 1 D! ww_KEY [0] $end
$var wire 1 E! ww_CLOCK_50 $end
$var wire 1 F! ww_HEX0 [6] $end
$var wire 1 G! ww_HEX0 [5] $end
$var wire 1 H! ww_HEX0 [4] $end
$var wire 1 I! ww_HEX0 [3] $end
$var wire 1 J! ww_HEX0 [2] $end
$var wire 1 K! ww_HEX0 [1] $end
$var wire 1 L! ww_HEX0 [0] $end
$var wire 1 M! ww_HEX1 [6] $end
$var wire 1 N! ww_HEX1 [5] $end
$var wire 1 O! ww_HEX1 [4] $end
$var wire 1 P! ww_HEX1 [3] $end
$var wire 1 Q! ww_HEX1 [2] $end
$var wire 1 R! ww_HEX1 [1] $end
$var wire 1 S! ww_HEX1 [0] $end
$var wire 1 T! ww_HEX2 [6] $end
$var wire 1 U! ww_HEX2 [5] $end
$var wire 1 V! ww_HEX2 [4] $end
$var wire 1 W! ww_HEX2 [3] $end
$var wire 1 X! ww_HEX2 [2] $end
$var wire 1 Y! ww_HEX2 [1] $end
$var wire 1 Z! ww_HEX2 [0] $end
$var wire 1 [! ww_HEX3 [6] $end
$var wire 1 \! ww_HEX3 [5] $end
$var wire 1 ]! ww_HEX3 [4] $end
$var wire 1 ^! ww_HEX3 [3] $end
$var wire 1 _! ww_HEX3 [2] $end
$var wire 1 `! ww_HEX3 [1] $end
$var wire 1 a! ww_HEX3 [0] $end
$var wire 1 b! ww_HEX4 [6] $end
$var wire 1 c! ww_HEX4 [5] $end
$var wire 1 d! ww_HEX4 [4] $end
$var wire 1 e! ww_HEX4 [3] $end
$var wire 1 f! ww_HEX4 [2] $end
$var wire 1 g! ww_HEX4 [1] $end
$var wire 1 h! ww_HEX4 [0] $end
$var wire 1 i! ww_HEX5 [6] $end
$var wire 1 j! ww_HEX5 [5] $end
$var wire 1 k! ww_HEX5 [4] $end
$var wire 1 l! ww_HEX5 [3] $end
$var wire 1 m! ww_HEX5 [2] $end
$var wire 1 n! ww_HEX5 [1] $end
$var wire 1 o! ww_HEX5 [0] $end
$var wire 1 p! ww_LED [9] $end
$var wire 1 q! ww_LED [8] $end
$var wire 1 r! ww_LED [7] $end
$var wire 1 s! ww_LED [6] $end
$var wire 1 t! ww_LED [5] $end
$var wire 1 u! ww_LED [4] $end
$var wire 1 v! ww_LED [3] $end
$var wire 1 w! ww_LED [2] $end
$var wire 1 x! ww_LED [1] $end
$var wire 1 y! ww_LED [0] $end
$var wire 1 z! ww_entrada_A [9] $end
$var wire 1 {! ww_entrada_A [8] $end
$var wire 1 |! ww_entrada_A [7] $end
$var wire 1 }! ww_entrada_A [6] $end
$var wire 1 ~! ww_entrada_A [5] $end
$var wire 1 !" ww_entrada_A [4] $end
$var wire 1 "" ww_entrada_A [3] $end
$var wire 1 #" ww_entrada_A [2] $end
$var wire 1 $" ww_entrada_A [1] $end
$var wire 1 %" ww_entrada_A [0] $end
$var wire 1 &" ww_entrada_B [9] $end
$var wire 1 '" ww_entrada_B [8] $end
$var wire 1 (" ww_entrada_B [7] $end
$var wire 1 )" ww_entrada_B [6] $end
$var wire 1 *" ww_entrada_B [5] $end
$var wire 1 +" ww_entrada_B [4] $end
$var wire 1 ," ww_entrada_B [3] $end
$var wire 1 -" ww_entrada_B [2] $end
$var wire 1 ." ww_entrada_B [1] $end
$var wire 1 /" ww_entrada_B [0] $end
$var wire 1 0" ww_saida_ULA [9] $end
$var wire 1 1" ww_saida_ULA [8] $end
$var wire 1 2" ww_saida_ULA [7] $end
$var wire 1 3" ww_saida_ULA [6] $end
$var wire 1 4" ww_saida_ULA [5] $end
$var wire 1 5" ww_saida_ULA [4] $end
$var wire 1 6" ww_saida_ULA [3] $end
$var wire 1 7" ww_saida_ULA [2] $end
$var wire 1 8" ww_saida_ULA [1] $end
$var wire 1 9" ww_saida_ULA [0] $end
$var wire 1 :" ww_dataout [9] $end
$var wire 1 ;" ww_dataout [8] $end
$var wire 1 <" ww_dataout [7] $end
$var wire 1 =" ww_dataout [6] $end
$var wire 1 >" ww_dataout [5] $end
$var wire 1 ?" ww_dataout [4] $end
$var wire 1 @" ww_dataout [3] $end
$var wire 1 A" ww_dataout [2] $end
$var wire 1 B" ww_dataout [1] $end
$var wire 1 C" ww_dataout [0] $end
$var wire 1 D" ww_pc [9] $end
$var wire 1 E" ww_pc [8] $end
$var wire 1 F" ww_pc [7] $end
$var wire 1 G" ww_pc [6] $end
$var wire 1 H" ww_pc [5] $end
$var wire 1 I" ww_pc [4] $end
$var wire 1 J" ww_pc [3] $end
$var wire 1 K" ww_pc [2] $end
$var wire 1 L" ww_pc [1] $end
$var wire 1 M" ww_pc [0] $end
$var wire 1 N" \SW[0]~input_o\ $end
$var wire 1 O" \SW[1]~input_o\ $end
$var wire 1 P" \SW[2]~input_o\ $end
$var wire 1 Q" \SW[3]~input_o\ $end
$var wire 1 R" \SW[4]~input_o\ $end
$var wire 1 S" \KEY[0]~input_o\ $end
$var wire 1 T" \KEY[1]~input_o\ $end
$var wire 1 U" \KEY[2]~input_o\ $end
$var wire 1 V" \KEY[3]~input_o\ $end
$var wire 1 W" \CLOCK_50~input_o\ $end
$var wire 1 X" \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 Y" \Processador|FD|FETCH|SOMA|Add0~1_sumout\ $end
$var wire 1 Z" \Processador|FD|FETCH|SOMA|Add0~34\ $end
$var wire 1 [" \Processador|FD|FETCH|SOMA|Add0~37_sumout\ $end
$var wire 1 \" \~GND~combout\ $end
$var wire 1 ]" \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ^" \Processador|FD|FETCH|ROM|memROM~5_combout\ $end
$var wire 1 _" \Processador|FD|FETCH|ROM|memROM~11_combout\ $end
$var wire 1 `" \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 a" \Processador|FD|FETCH|ROM|memROM~6_combout\ $end
$var wire 1 b" \Processador|FD|FETCH|ROM|memROM~10_combout\ $end
$var wire 1 c" \Processador|FD|FETCH|ROM|memROM~7_combout\ $end
$var wire 1 d" \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 e" \Processador|FD|FETCH|ROM|memROM~4_combout\ $end
$var wire 1 f" \Processador|FD|FETCH|PC|DOUT[9]~DUPLICATE_q\ $end
$var wire 1 g" \Processador|FD|FETCH|ROM|memROM~12_combout\ $end
$var wire 1 h" \Processador|FD|FETCH|ROM|memROM~8_combout\ $end
$var wire 1 i" \Processador|UC|palavraControle[8]~3_combout\ $end
$var wire 1 j" \Processador|UC|palavraControle[8]~8_combout\ $end
$var wire 1 k" \Processador|UC|palavraControle[2]~0_combout\ $end
$var wire 1 l" \Processador|FD|MUX_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 m" \Processador|UC|palavraControle[4]~1_combout\ $end
$var wire 1 n" \Processador|UC|palavraControle[3]~2_combout\ $end
$var wire 1 o" \Processador|FD|FETCH|ROM|memROM~2_combout\ $end
$var wire 1 p" \Processador|FD|FETCH|ROM|memROM~1_combout\ $end
$var wire 1 q" \Processador|FD|FETCH|ROM|memROM~14_combout\ $end
$var wire 1 r" \Processador|FD|FETCH|ROM|memROM~13_combout\ $end
$var wire 1 s" \Processador|UC|palavraControle[5]~13_combout\ $end
$var wire 1 t" \Processador|FD|BancoReg|registrador~197_combout\ $end
$var wire 1 u" \Processador|FD|BancoReg|registrador~89_q\ $end
$var wire 1 v" \Processador|FD|BancoReg|registrador~196_combout\ $end
$var wire 1 w" \Processador|FD|BancoReg|registrador~29DUPLICATE_q\ $end
$var wire 1 x" \Processador|FD|BancoReg|registrador~179_combout\ $end
$var wire 1 y" \Processador|FD|ULA|saida[4]~7_combout\ $end
$var wire 1 z" \Processador|FD|BancoReg|registrador~88_q\ $end
$var wire 1 {" \Processador|FD|BancoReg|registrador~195_combout\ $end
$var wire 1 |" \Processador|FD|BancoReg|registrador~18_q\ $end
$var wire 1 }" \Processador|FD|BancoReg|registrador~178_combout\ $end
$var wire 1 ~" \Processador|FD|ULA|saida[3]~5_combout\ $end
$var wire 1 !# \Processador|FD|BancoReg|registrador~87_q\ $end
$var wire 1 "# \Processador|FD|BancoReg|registrador~17_q\ $end
$var wire 1 ## \Processador|FD|BancoReg|registrador~177_combout\ $end
$var wire 1 $# \Processador|FD|ULA|saida[2]~3_combout\ $end
$var wire 1 %# \Processador|FD|BancoReg|registrador~198_combout\ $end
$var wire 1 &# \Processador|FD|BancoReg|registrador~166_q\ $end
$var wire 1 '# \Processador|FD|BancoReg|registrador~16_q\ $end
$var wire 1 (# \Processador|FD|BancoReg|registrador~186_combout\ $end
$var wire 1 )# \Processador|FD|ULA|saida[1]~1_combout\ $end
$var wire 1 *# \Processador|UC|Equal9~0_combout\ $end
$var wire 1 +# \TICTAC|baseTempo|Add0~61_sumout\ $end
$var wire 1 ,# \TICTAC|baseTempo|contador[0]~DUPLICATE_q\ $end
$var wire 1 -# \TICTAC|baseTempo|Add0~62\ $end
$var wire 1 .# \TICTAC|baseTempo|Add0~33_sumout\ $end
$var wire 1 /# \TICTAC|baseTempo|Add0~34\ $end
$var wire 1 0# \TICTAC|baseTempo|Add0~37_sumout\ $end
$var wire 1 1# \TICTAC|baseTempo|Add0~38\ $end
$var wire 1 2# \TICTAC|baseTempo|Add0~45_sumout\ $end
$var wire 1 3# \TICTAC|baseTempo|Add0~46\ $end
$var wire 1 4# \TICTAC|baseTempo|Add0~49_sumout\ $end
$var wire 1 5# \TICTAC|baseTempo|Add0~50\ $end
$var wire 1 6# \TICTAC|baseTempo|Add0~1_sumout\ $end
$var wire 1 7# \TICTAC|baseTempo|Add0~2\ $end
$var wire 1 8# \TICTAC|baseTempo|Add0~73_sumout\ $end
$var wire 1 9# \TICTAC|baseTempo|Add0~74\ $end
$var wire 1 :# \TICTAC|baseTempo|Add0~9_sumout\ $end
$var wire 1 ;# \TICTAC|baseTempo|Add0~10\ $end
$var wire 1 <# \TICTAC|baseTempo|Add0~57_sumout\ $end
$var wire 1 =# \TICTAC|baseTempo|Add0~58\ $end
$var wire 1 ># \TICTAC|baseTempo|Add0~97_sumout\ $end
$var wire 1 ?# \TICTAC|baseTempo|Add0~98\ $end
$var wire 1 @# \TICTAC|baseTempo|Add0~93_sumout\ $end
$var wire 1 A# \TICTAC|baseTempo|contador[10]~DUPLICATE_q\ $end
$var wire 1 B# \TICTAC|baseTempo|Add0~94\ $end
$var wire 1 C# \TICTAC|baseTempo|Add0~89_sumout\ $end
$var wire 1 D# \TICTAC|baseTempo|contador[11]~DUPLICATE_q\ $end
$var wire 1 E# \TICTAC|baseTempo|Add0~90\ $end
$var wire 1 F# \TICTAC|baseTempo|Add0~85_sumout\ $end
$var wire 1 G# \TICTAC|baseTempo|Add0~86\ $end
$var wire 1 H# \TICTAC|baseTempo|Add0~53_sumout\ $end
$var wire 1 I# \TICTAC|baseTempo|Add0~54\ $end
$var wire 1 J# \TICTAC|baseTempo|Add0~81_sumout\ $end
$var wire 1 K# \TICTAC|baseTempo|Add0~82\ $end
$var wire 1 L# \TICTAC|baseTempo|Add0~77_sumout\ $end
$var wire 1 M# \TICTAC|baseTempo|Add0~78\ $end
$var wire 1 N# \TICTAC|baseTempo|Add0~41_sumout\ $end
$var wire 1 O# \TICTAC|baseTempo|Equal0~1_combout\ $end
$var wire 1 P# \TICTAC|baseTempo|Add0~42\ $end
$var wire 1 Q# \TICTAC|baseTempo|Add0~69_sumout\ $end
$var wire 1 R# \TICTAC|baseTempo|Add0~70\ $end
$var wire 1 S# \TICTAC|baseTempo|Add0~65_sumout\ $end
$var wire 1 T# \TICTAC|baseTempo|Add0~66\ $end
$var wire 1 U# \TICTAC|baseTempo|Add0~5_sumout\ $end
$var wire 1 V# \TICTAC|baseTempo|Add0~6\ $end
$var wire 1 W# \TICTAC|baseTempo|Add0~29_sumout\ $end
$var wire 1 X# \TICTAC|baseTempo|Add0~30\ $end
$var wire 1 Y# \TICTAC|baseTempo|Add0~13_sumout\ $end
$var wire 1 Z# \TICTAC|baseTempo|Add0~14\ $end
$var wire 1 [# \TICTAC|baseTempo|Add0~25_sumout\ $end
$var wire 1 \# \TICTAC|baseTempo|Add0~26\ $end
$var wire 1 ]# \TICTAC|baseTempo|Add0~21_sumout\ $end
$var wire 1 ^# \TICTAC|baseTempo|Add0~22\ $end
$var wire 1 _# \TICTAC|baseTempo|Add0~17_sumout\ $end
$var wire 1 `# \TICTAC|baseTempo|Equal0~0_combout\ $end
$var wire 1 a# \TICTAC|baseTempo|contador[12]~DUPLICATE_q\ $end
$var wire 1 b# \TICTAC|baseTempo|Equal0~3_combout\ $end
$var wire 1 c# \TICTAC|baseTempo|Equal0~2_combout\ $end
$var wire 1 d# \TICTAC|baseTempo|Equal0~4_combout\ $end
$var wire 1 e# \TICTAC|baseTempo|Equal0~5_combout\ $end
$var wire 1 f# \TICTAC|baseTempo|tick~0_combout\ $end
$var wire 1 g# \TICTAC|baseTempo|tick~q\ $end
$var wire 1 h# \TICTAC|registraUmSegundo|DOUT~feeder_combout\ $end
$var wire 1 i# \DECODER|Equal6~0_combout\ $end
$var wire 1 j# \TICTAC|registraUmSegundo|DOUT~q\ $end
$var wire 1 k# \Processador|FD|ULA|Add0~1_sumout\ $end
$var wire 1 l# \Processador|FD|ULA|saida[0]~0_combout\ $end
$var wire 1 m# \Processador|FD|MUX_ULA|saida_MUX[0]~1_combout\ $end
$var wire 1 n# \Processador|FD|BancoReg|registrador~15_q\ $end
$var wire 1 o# \Processador|FD|BancoReg|registrador~85_q\ $end
$var wire 1 p# \Processador|FD|BancoReg|registrador~25_q\ $end
$var wire 1 q# \Processador|FD|BancoReg|registrador~175_combout\ $end
$var wire 1 r# \Processador|FD|ULA|Add0~2\ $end
$var wire 1 s# \Processador|FD|ULA|Add0~5_sumout\ $end
$var wire 1 t# \Processador|FD|MUX_ULA|saida_MUX[1]~2_combout\ $end
$var wire 1 u# \Processador|FD|BancoReg|registrador~26_q\ $end
$var wire 1 v# \Processador|FD|BancoReg|registrador~86_q\ $end
$var wire 1 w# \Processador|FD|BancoReg|registrador~176_combout\ $end
$var wire 1 x# \Processador|FD|ULA|Add0~6\ $end
$var wire 1 y# \Processador|FD|ULA|Add0~9_sumout\ $end
$var wire 1 z# \Processador|FD|MUX_ULA|saida_MUX[2]~3_combout\ $end
$var wire 1 {# \Processador|FD|BancoReg|registrador~27_q\ $end
$var wire 1 |# \Processador|FD|BancoReg|registrador~167_q\ $end
$var wire 1 }# \Processador|FD|BancoReg|registrador~187_combout\ $end
$var wire 1 ~# \Processador|FD|ULA|Add0~10\ $end
$var wire 1 !$ \Processador|FD|ULA|Add0~13_sumout\ $end
$var wire 1 "$ \Processador|FD|MUX_ULA|saida_MUX[3]~4_combout\ $end
$var wire 1 #$ \Processador|FD|BancoReg|registrador~28_q\ $end
$var wire 1 $$ \Processador|FD|BancoReg|registrador~168_q\ $end
$var wire 1 %$ \Processador|FD|BancoReg|registrador~188_combout\ $end
$var wire 1 &$ \Processador|FD|ULA|Add0~14\ $end
$var wire 1 '$ \Processador|FD|ULA|Add0~17_sumout\ $end
$var wire 1 ($ \Processador|FD|MUX_ULA|saida_MUX[4]~5_combout\ $end
$var wire 1 )$ \Processador|FD|BancoReg|registrador~19_q\ $end
$var wire 1 *$ \Processador|FD|BancoReg|registrador~29_q\ $end
$var wire 1 +$ \Processador|FD|BancoReg|registrador~169_q\ $end
$var wire 1 ,$ \Processador|FD|BancoReg|registrador~189_combout\ $end
$var wire 1 -$ \Processador|FD|BancoReg|registrador~90_q\ $end
$var wire 1 .$ \Processador|FD|BancoReg|registrador~30_q\ $end
$var wire 1 /$ \Processador|FD|BancoReg|registrador~180_combout\ $end
$var wire 1 0$ \Processador|FD|ULA|saida[5]~9_combout\ $end
$var wire 1 1$ \Processador|FD|ULA|Add0~18\ $end
$var wire 1 2$ \Processador|FD|ULA|Add0~21_sumout\ $end
$var wire 1 3$ \Processador|FD|MUX_ULA|saida_MUX[5]~6_combout\ $end
$var wire 1 4$ \Processador|FD|BancoReg|registrador~20_q\ $end
$var wire 1 5$ \Processador|FD|BancoReg|registrador~170_q\ $end
$var wire 1 6$ \Processador|FD|BancoReg|registrador~190_combout\ $end
$var wire 1 7$ \Processador|UC|palavraControle[8]~7_combout\ $end
$var wire 1 8$ \Processador|FD|BancoReg|registrador~33_q\ $end
$var wire 1 9$ \Processador|FD|BancoReg|registrador~23_q\ $end
$var wire 1 :$ \Processador|FD|BancoReg|registrador~93_q\ $end
$var wire 1 ;$ \Processador|FD|BancoReg|registrador~183_combout\ $end
$var wire 1 <$ \Processador|FD|ULA|saida[8]~15_combout\ $end
$var wire 1 =$ \Processador|FD|BancoReg|registrador~172_q\ $end
$var wire 1 >$ \Processador|FD|BancoReg|registrador~22feeder_combout\ $end
$var wire 1 ?$ \Processador|FD|BancoReg|registrador~22_q\ $end
$var wire 1 @$ \Processador|FD|BancoReg|registrador~192_combout\ $end
$var wire 1 A$ \Processador|FD|ULA|saida[7]~13_combout\ $end
$var wire 1 B$ \Processador|FD|BancoReg|registrador~21DUPLICATE_q\ $end
$var wire 1 C$ \Processador|FD|BancoReg|registrador~171_q\ $end
$var wire 1 D$ \Processador|FD|BancoReg|registrador~191_combout\ $end
$var wire 1 E$ \Processador|FD|ULA|saida[6]~11_combout\ $end
$var wire 1 F$ \Processador|FD|ULA|Add0~22\ $end
$var wire 1 G$ \Processador|FD|ULA|Add0~25_sumout\ $end
$var wire 1 H$ \Processador|FD|MUX_ULA|saida_MUX[6]~7_combout\ $end
$var wire 1 I$ \Processador|FD|BancoReg|registrador~31feeder_combout\ $end
$var wire 1 J$ \Processador|FD|BancoReg|registrador~31_q\ $end
$var wire 1 K$ \Processador|FD|BancoReg|registrador~91_q\ $end
$var wire 1 L$ \Processador|FD|BancoReg|registrador~21_q\ $end
$var wire 1 M$ \Processador|FD|BancoReg|registrador~181_combout\ $end
$var wire 1 N$ \Processador|FD|ULA|Add0~26\ $end
$var wire 1 O$ \Processador|FD|ULA|Add0~29_sumout\ $end
$var wire 1 P$ \Processador|FD|MUX_ULA|saida_MUX[7]~8_combout\ $end
$var wire 1 Q$ \Processador|FD|BancoReg|registrador~32_q\ $end
$var wire 1 R$ \Processador|FD|BancoReg|registrador~92_q\ $end
$var wire 1 S$ \Processador|FD|BancoReg|registrador~182_combout\ $end
$var wire 1 T$ \Processador|FD|ULA|Add0~30\ $end
$var wire 1 U$ \Processador|FD|ULA|Add0~33_sumout\ $end
$var wire 1 V$ \Processador|FD|MUX_ULA|saida_MUX[8]~9_combout\ $end
$var wire 1 W$ \Processador|FD|BancoReg|registrador~173_q\ $end
$var wire 1 X$ \Processador|FD|BancoReg|registrador~23DUPLICATE_q\ $end
$var wire 1 Y$ \Processador|FD|BancoReg|registrador~193_combout\ $end
$var wire 1 Z$ \Processador|FD|BancoReg|registrador~24_q\ $end
$var wire 1 [$ \Processador|FD|BancoReg|registrador~174_q\ $end
$var wire 1 \$ \Processador|FD|BancoReg|registrador~194_combout\ $end
$var wire 1 ]$ \Processador|FD|ULA|saida[9]~17_combout\ $end
$var wire 1 ^$ \Processador|FD|ULA|Add0~34\ $end
$var wire 1 _$ \Processador|FD|ULA|Add0~37_sumout\ $end
$var wire 1 `$ \Processador|FD|MUX_ULA|saida_MUX[9]~10_combout\ $end
$var wire 1 a$ \Processador|FD|BancoReg|registrador~34feeder_combout\ $end
$var wire 1 b$ \Processador|FD|BancoReg|registrador~34_q\ $end
$var wire 1 c$ \Processador|FD|BancoReg|registrador~24DUPLICATE_q\ $end
$var wire 1 d$ \Processador|FD|BancoReg|registrador~94_q\ $end
$var wire 1 e$ \Processador|FD|BancoReg|registrador~184_combout\ $end
$var wire 1 f$ \Processador|FD|ULA|LessThan0~0_combout\ $end
$var wire 1 g$ \Processador|UC|palavraControle[8]~6_combout\ $end
$var wire 1 h$ \Processador|UC|palavraControle[8]~5_combout\ $end
$var wire 1 i$ \Processador|FD|ULA|LessThan0~2_combout\ $end
$var wire 1 j$ \Processador|FD|ULA|LessThan0~1_combout\ $end
$var wire 1 k$ \Processador|FD|ULA|LessThan0~3_combout\ $end
$var wire 1 l$ \Processador|UC|palavraControle[8]~4_combout\ $end
$var wire 1 m$ \Processador|FD|ULA|LessThan0~6_combout\ $end
$var wire 1 n$ \Processador|FD|ULA|LessThan0~5_combout\ $end
$var wire 1 o$ \Processador|FD|ULA|LessThan0~4_combout\ $end
$var wire 1 p$ \Processador|FD|ULA|LessThan0~7_combout\ $end
$var wire 1 q$ \Processador|UC|palavraControle[8]~9_combout\ $end
$var wire 1 r$ \Processador|UC|palavraControle[8]~10_combout\ $end
$var wire 1 s$ \Processador|UC|palavraControle[8]~11_combout\ $end
$var wire 1 t$ \Processador|UC|palavraControle[8]~12_combout\ $end
$var wire 1 u$ \Processador|FD|FETCH|SOMA|Add0~38\ $end
$var wire 1 v$ \Processador|FD|FETCH|SOMA|Add0~17_sumout\ $end
$var wire 1 w$ \Processador|FD|FETCH|ROM|memROM~0_combout\ $end
$var wire 1 x$ \Processador|FD|FETCH|ROM|memROM~9_combout\ $end
$var wire 1 y$ \Processador|FD|FETCH|SOMA|Add0~2\ $end
$var wire 1 z$ \Processador|FD|FETCH|SOMA|Add0~5_sumout\ $end
$var wire 1 {$ \Processador|FD|FETCH|SOMA|Add0~6\ $end
$var wire 1 |$ \Processador|FD|FETCH|SOMA|Add0~9_sumout\ $end
$var wire 1 }$ \Processador|FD|FETCH|SOMA|Add0~10\ $end
$var wire 1 ~$ \Processador|FD|FETCH|SOMA|Add0~13_sumout\ $end
$var wire 1 !% \Processador|FD|FETCH|SOMA|Add0~14\ $end
$var wire 1 "% \Processador|FD|FETCH|SOMA|Add0~21_sumout\ $end
$var wire 1 #% \Processador|FD|FETCH|SOMA|Add0~22\ $end
$var wire 1 $% \Processador|FD|FETCH|SOMA|Add0~25_sumout\ $end
$var wire 1 %% \Processador|FD|FETCH|SOMA|Add0~26\ $end
$var wire 1 &% \Processador|FD|FETCH|SOMA|Add0~29_sumout\ $end
$var wire 1 '% \Processador|FD|FETCH|SOMA|Add0~30\ $end
$var wire 1 (% \Processador|FD|FETCH|SOMA|Add0~33_sumout\ $end
$var wire 1 )% \Processador|FD|FETCH|ROM|memROM~15_combout\ $end
$var wire 1 *% \Processador|FD|FETCH|ROM|memROM~3_combout\ $end
$var wire 1 +% \Processador|FD|BancoReg|registrador~165_q\ $end
$var wire 1 ,% \Processador|FD|BancoReg|registrador~185_combout\ $end
$var wire 1 -% \SEGU|DOUT[0]~feeder_combout\ $end
$var wire 1 .% \DECODER|Equal5~0_combout\ $end
$var wire 1 /% \showHEX0|saida7seg[0]~0_combout\ $end
$var wire 1 0% \showHEX0|saida7seg[1]~1_combout\ $end
$var wire 1 1% \showHEX0|saida7seg[2]~2_combout\ $end
$var wire 1 2% \showHEX0|saida7seg[3]~3_combout\ $end
$var wire 1 3% \showHEX0|saida7seg[4]~4_combout\ $end
$var wire 1 4% \showHEX0|saida7seg[5]~5_combout\ $end
$var wire 1 5% \showHEX0|saida7seg[6]~6_combout\ $end
$var wire 1 6% \DECODER|habilitaHex[1]~0_combout\ $end
$var wire 1 7% \showHEX1|saida7seg[0]~0_combout\ $end
$var wire 1 8% \showHEX1|saida7seg[1]~1_combout\ $end
$var wire 1 9% \showHEX1|saida7seg[2]~2_combout\ $end
$var wire 1 :% \showHEX1|saida7seg[3]~3_combout\ $end
$var wire 1 ;% \showHEX1|saida7seg[4]~4_combout\ $end
$var wire 1 <% \showHEX1|saida7seg[5]~5_combout\ $end
$var wire 1 =% \showHEX1|saida7seg[6]~6_combout\ $end
$var wire 1 >% \Processador|FD|ULA|saida[1]~2_combout\ $end
$var wire 1 ?% \Processador|FD|ULA|saida[2]~4_combout\ $end
$var wire 1 @% \Processador|FD|ULA|saida[3]~6_combout\ $end
$var wire 1 A% \Processador|FD|ULA|saida[4]~8_combout\ $end
$var wire 1 B% \Processador|FD|ULA|saida[5]~10_combout\ $end
$var wire 1 C% \Processador|FD|ULA|saida[6]~12_combout\ $end
$var wire 1 D% \Processador|FD|ULA|saida[7]~14_combout\ $end
$var wire 1 E% \Processador|FD|ULA|saida[8]~16_combout\ $end
$var wire 1 F% \Processador|FD|ULA|saida[9]~18_combout\ $end
$var wire 1 G% \Processador|FD|FETCH|PC|DOUT\ [9] $end
$var wire 1 H% \Processador|FD|FETCH|PC|DOUT\ [8] $end
$var wire 1 I% \Processador|FD|FETCH|PC|DOUT\ [7] $end
$var wire 1 J% \Processador|FD|FETCH|PC|DOUT\ [6] $end
$var wire 1 K% \Processador|FD|FETCH|PC|DOUT\ [5] $end
$var wire 1 L% \Processador|FD|FETCH|PC|DOUT\ [4] $end
$var wire 1 M% \Processador|FD|FETCH|PC|DOUT\ [3] $end
$var wire 1 N% \Processador|FD|FETCH|PC|DOUT\ [2] $end
$var wire 1 O% \Processador|FD|FETCH|PC|DOUT\ [1] $end
$var wire 1 P% \Processador|FD|FETCH|PC|DOUT\ [0] $end
$var wire 1 Q% \TICTAC|baseTempo|contador\ [24] $end
$var wire 1 R% \TICTAC|baseTempo|contador\ [23] $end
$var wire 1 S% \TICTAC|baseTempo|contador\ [22] $end
$var wire 1 T% \TICTAC|baseTempo|contador\ [21] $end
$var wire 1 U% \TICTAC|baseTempo|contador\ [20] $end
$var wire 1 V% \TICTAC|baseTempo|contador\ [19] $end
$var wire 1 W% \TICTAC|baseTempo|contador\ [18] $end
$var wire 1 X% \TICTAC|baseTempo|contador\ [17] $end
$var wire 1 Y% \TICTAC|baseTempo|contador\ [16] $end
$var wire 1 Z% \TICTAC|baseTempo|contador\ [15] $end
$var wire 1 [% \TICTAC|baseTempo|contador\ [14] $end
$var wire 1 \% \TICTAC|baseTempo|contador\ [13] $end
$var wire 1 ]% \TICTAC|baseTempo|contador\ [12] $end
$var wire 1 ^% \TICTAC|baseTempo|contador\ [11] $end
$var wire 1 _% \TICTAC|baseTempo|contador\ [10] $end
$var wire 1 `% \TICTAC|baseTempo|contador\ [9] $end
$var wire 1 a% \TICTAC|baseTempo|contador\ [8] $end
$var wire 1 b% \TICTAC|baseTempo|contador\ [7] $end
$var wire 1 c% \TICTAC|baseTempo|contador\ [6] $end
$var wire 1 d% \TICTAC|baseTempo|contador\ [5] $end
$var wire 1 e% \TICTAC|baseTempo|contador\ [4] $end
$var wire 1 f% \TICTAC|baseTempo|contador\ [3] $end
$var wire 1 g% \TICTAC|baseTempo|contador\ [2] $end
$var wire 1 h% \TICTAC|baseTempo|contador\ [1] $end
$var wire 1 i% \TICTAC|baseTempo|contador\ [0] $end
$var wire 1 j% \SEGU|DOUT\ [3] $end
$var wire 1 k% \SEGU|DOUT\ [2] $end
$var wire 1 l% \SEGU|DOUT\ [1] $end
$var wire 1 m% \SEGU|DOUT\ [0] $end
$var wire 1 n% \SEGD|DOUT\ [3] $end
$var wire 1 o% \SEGD|DOUT\ [2] $end
$var wire 1 p% \SEGD|DOUT\ [1] $end
$var wire 1 q% \SEGD|DOUT\ [0] $end
$var wire 1 r% \Processador|FD|ULA|ALT_INV_Add0~37_sumout\ $end
$var wire 1 s% \Processador|FD|ULA|ALT_INV_Add0~33_sumout\ $end
$var wire 1 t% \Processador|FD|ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 u% \Processador|FD|ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 v% \Processador|FD|ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 w% \Processador|FD|ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 x% \Processador|FD|ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 y% \Processador|FD|ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 z% \Processador|FD|ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 {% \Processador|FD|ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 |% \Processador|FD|FETCH|PC|ALT_INV_DOUT\ [9] $end
$var wire 1 }% \Processador|FD|FETCH|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 ~% \Processador|FD|FETCH|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 !& \Processador|FD|FETCH|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 "& \Processador|FD|FETCH|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 #& \Processador|FD|FETCH|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 $& \Processador|FD|FETCH|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 %& \Processador|FD|FETCH|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 && \Processador|FD|FETCH|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 '& \Processador|FD|FETCH|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 (& \Processador|FD|BancoReg|ALT_INV_registrador~26_q\ $end
$var wire 1 )& \Processador|FD|BancoReg|ALT_INV_registrador~16_q\ $end
$var wire 1 *& \Processador|FD|BancoReg|ALT_INV_registrador~175_combout\ $end
$var wire 1 +& \Processador|FD|BancoReg|ALT_INV_registrador~85_q\ $end
$var wire 1 ,& \Processador|FD|BancoReg|ALT_INV_registrador~25_q\ $end
$var wire 1 -& \Processador|FD|FETCH|ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 .& \Processador|FD|BancoReg|ALT_INV_registrador~15_q\ $end
$var wire 1 /& \Processador|FD|FETCH|ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 0& \Processador|FD|FETCH|ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 1& \SEGD|ALT_INV_DOUT\ [3] $end
$var wire 1 2& \SEGD|ALT_INV_DOUT\ [2] $end
$var wire 1 3& \SEGD|ALT_INV_DOUT\ [1] $end
$var wire 1 4& \SEGD|ALT_INV_DOUT\ [0] $end
$var wire 1 5& \SEGU|ALT_INV_DOUT\ [3] $end
$var wire 1 6& \SEGU|ALT_INV_DOUT\ [2] $end
$var wire 1 7& \SEGU|ALT_INV_DOUT\ [1] $end
$var wire 1 8& \SEGU|ALT_INV_DOUT\ [0] $end
$var wire 1 9& \TICTAC|baseTempo|ALT_INV_contador\ [24] $end
$var wire 1 :& \TICTAC|baseTempo|ALT_INV_contador\ [23] $end
$var wire 1 ;& \TICTAC|baseTempo|ALT_INV_contador\ [22] $end
$var wire 1 <& \TICTAC|baseTempo|ALT_INV_contador\ [21] $end
$var wire 1 =& \TICTAC|baseTempo|ALT_INV_contador\ [20] $end
$var wire 1 >& \TICTAC|baseTempo|ALT_INV_contador\ [19] $end
$var wire 1 ?& \TICTAC|baseTempo|ALT_INV_contador\ [18] $end
$var wire 1 @& \TICTAC|baseTempo|ALT_INV_contador\ [17] $end
$var wire 1 A& \TICTAC|baseTempo|ALT_INV_contador\ [16] $end
$var wire 1 B& \TICTAC|baseTempo|ALT_INV_contador\ [15] $end
$var wire 1 C& \TICTAC|baseTempo|ALT_INV_contador\ [14] $end
$var wire 1 D& \TICTAC|baseTempo|ALT_INV_contador\ [13] $end
$var wire 1 E& \TICTAC|baseTempo|ALT_INV_contador\ [12] $end
$var wire 1 F& \TICTAC|baseTempo|ALT_INV_contador\ [11] $end
$var wire 1 G& \TICTAC|baseTempo|ALT_INV_contador\ [10] $end
$var wire 1 H& \TICTAC|baseTempo|ALT_INV_contador\ [9] $end
$var wire 1 I& \TICTAC|baseTempo|ALT_INV_contador\ [8] $end
$var wire 1 J& \TICTAC|baseTempo|ALT_INV_contador\ [7] $end
$var wire 1 K& \TICTAC|baseTempo|ALT_INV_contador\ [6] $end
$var wire 1 L& \TICTAC|baseTempo|ALT_INV_contador\ [5] $end
$var wire 1 M& \TICTAC|baseTempo|ALT_INV_contador\ [4] $end
$var wire 1 N& \TICTAC|baseTempo|ALT_INV_contador\ [3] $end
$var wire 1 O& \TICTAC|baseTempo|ALT_INV_contador\ [2] $end
$var wire 1 P& \TICTAC|baseTempo|ALT_INV_contador\ [1] $end
$var wire 1 Q& \TICTAC|baseTempo|ALT_INV_contador\ [0] $end
$var wire 1 R& \TICTAC|baseTempo|ALT_INV_Equal0~1_combout\ $end
$var wire 1 S& \TICTAC|baseTempo|ALT_INV_Equal0~0_combout\ $end
$var wire 1 T& \TICTAC|baseTempo|ALT_INV_tick~q\ $end
$var wire 1 U& \Processador|FD|MUX_ULA|ALT_INV_saida_MUX[9]~10_combout\ $end
$var wire 1 V& \Processador|FD|MUX_ULA|ALT_INV_saida_MUX[7]~8_combout\ $end
$var wire 1 W& \Processador|FD|MUX_ULA|ALT_INV_saida_MUX[6]~7_combout\ $end
$var wire 1 X& \Processador|UC|ALT_INV_palavraControle[5]~13_combout\ $end
$var wire 1 Y& \Processador|FD|FETCH|ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 Z& \Processador|FD|FETCH|ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 [& \TICTAC|registraUmSegundo|ALT_INV_DOUT~q\ $end
$var wire 1 \& \Processador|UC|ALT_INV_Equal9~0_combout\ $end
$var wire 1 ]& \Processador|FD|MUX_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ^& \Processador|UC|ALT_INV_palavraControle[8]~11_combout\ $end
$var wire 1 _& \Processador|UC|ALT_INV_palavraControle[8]~10_combout\ $end
$var wire 1 `& \Processador|UC|ALT_INV_palavraControle[8]~9_combout\ $end
$var wire 1 a& \Processador|UC|ALT_INV_palavraControle[8]~8_combout\ $end
$var wire 1 b& \Processador|FD|ULA|ALT_INV_LessThan0~7_combout\ $end
$var wire 1 c& \Processador|FD|ULA|ALT_INV_LessThan0~6_combout\ $end
$var wire 1 d& \Processador|FD|ULA|ALT_INV_LessThan0~5_combout\ $end
$var wire 1 e& \Processador|FD|ULA|ALT_INV_LessThan0~4_combout\ $end
$var wire 1 f& \Processador|FD|ULA|ALT_INV_LessThan0~3_combout\ $end
$var wire 1 g& \Processador|UC|ALT_INV_palavraControle[8]~7_combout\ $end
$var wire 1 h& \Processador|FD|ULA|ALT_INV_LessThan0~2_combout\ $end
$var wire 1 i& \Processador|UC|ALT_INV_palavraControle[8]~6_combout\ $end
$var wire 1 j& \Processador|FD|ULA|ALT_INV_LessThan0~1_combout\ $end
$var wire 1 k& \Processador|UC|ALT_INV_palavraControle[8]~5_combout\ $end
$var wire 1 l& \Processador|FD|ULA|ALT_INV_LessThan0~0_combout\ $end
$var wire 1 m& \Processador|UC|ALT_INV_palavraControle[8]~4_combout\ $end
$var wire 1 n& \Processador|UC|ALT_INV_palavraControle[8]~3_combout\ $end
$var wire 1 o& \Processador|FD|FETCH|ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 p& \Processador|FD|FETCH|ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 q& \Processador|FD|FETCH|ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 r& \Processador|FD|FETCH|ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 s& \Processador|FD|ULA|ALT_INV_saida[9]~17_combout\ $end
$var wire 1 t& \Processador|FD|ULA|ALT_INV_saida[8]~15_combout\ $end
$var wire 1 u& \Processador|FD|ULA|ALT_INV_saida[7]~13_combout\ $end
$var wire 1 v& \Processador|FD|ULA|ALT_INV_saida[6]~11_combout\ $end
$var wire 1 w& \Processador|FD|ULA|ALT_INV_saida[5]~9_combout\ $end
$var wire 1 x& \Processador|FD|ULA|ALT_INV_saida[4]~7_combout\ $end
$var wire 1 y& \Processador|FD|ULA|ALT_INV_saida[3]~5_combout\ $end
$var wire 1 z& \Processador|FD|ULA|ALT_INV_saida[2]~3_combout\ $end
$var wire 1 {& \Processador|FD|ULA|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 |& \Processador|FD|ULA|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 }& \Processador|UC|ALT_INV_palavraControle[3]~2_combout\ $end
$var wire 1 ~& \Processador|UC|ALT_INV_palavraControle[4]~1_combout\ $end
$var wire 1 !' \Processador|UC|ALT_INV_palavraControle[2]~0_combout\ $end
$var wire 1 "' \Processador|FD|FETCH|ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 #' \Processador|FD|FETCH|ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 $' \Processador|FD|FETCH|ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 %' \Processador|FD|FETCH|ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 &' \Processador|FD|FETCH|ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 '' \Processador|FD|BancoReg|ALT_INV_registrador~194_combout\ $end
$var wire 1 (' \Processador|FD|BancoReg|ALT_INV_registrador~174_q\ $end
$var wire 1 )' \Processador|FD|BancoReg|ALT_INV_registrador~193_combout\ $end
$var wire 1 *' \Processador|FD|BancoReg|ALT_INV_registrador~173_q\ $end
$var wire 1 +' \Processador|FD|BancoReg|ALT_INV_registrador~192_combout\ $end
$var wire 1 ,' \Processador|FD|BancoReg|ALT_INV_registrador~172_q\ $end
$var wire 1 -' \Processador|FD|BancoReg|ALT_INV_registrador~191_combout\ $end
$var wire 1 .' \Processador|FD|BancoReg|ALT_INV_registrador~171_q\ $end
$var wire 1 /' \Processador|FD|BancoReg|ALT_INV_registrador~190_combout\ $end
$var wire 1 0' \Processador|FD|BancoReg|ALT_INV_registrador~170_q\ $end
$var wire 1 1' \Processador|FD|BancoReg|ALT_INV_registrador~189_combout\ $end
$var wire 1 2' \Processador|FD|BancoReg|ALT_INV_registrador~169_q\ $end
$var wire 1 3' \Processador|FD|BancoReg|ALT_INV_registrador~188_combout\ $end
$var wire 1 4' \Processador|FD|BancoReg|ALT_INV_registrador~168_q\ $end
$var wire 1 5' \Processador|FD|BancoReg|ALT_INV_registrador~187_combout\ $end
$var wire 1 6' \Processador|FD|BancoReg|ALT_INV_registrador~167_q\ $end
$var wire 1 7' \Processador|FD|BancoReg|ALT_INV_registrador~186_combout\ $end
$var wire 1 8' \Processador|FD|BancoReg|ALT_INV_registrador~166_q\ $end
$var wire 1 9' \Processador|FD|BancoReg|ALT_INV_registrador~185_combout\ $end
$var wire 1 :' \Processador|FD|BancoReg|ALT_INV_registrador~165_q\ $end
$var wire 1 ;' \Processador|FD|FETCH|ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 <' \Processador|FD|BancoReg|ALT_INV_registrador~184_combout\ $end
$var wire 1 =' \Processador|FD|BancoReg|ALT_INV_registrador~94_q\ $end
$var wire 1 >' \Processador|FD|BancoReg|ALT_INV_registrador~34_q\ $end
$var wire 1 ?' \Processador|FD|BancoReg|ALT_INV_registrador~24_q\ $end
$var wire 1 @' \Processador|FD|BancoReg|ALT_INV_registrador~183_combout\ $end
$var wire 1 A' \Processador|FD|BancoReg|ALT_INV_registrador~93_q\ $end
$var wire 1 B' \Processador|FD|BancoReg|ALT_INV_registrador~33_q\ $end
$var wire 1 C' \Processador|FD|BancoReg|ALT_INV_registrador~23_q\ $end
$var wire 1 D' \Processador|FD|BancoReg|ALT_INV_registrador~182_combout\ $end
$var wire 1 E' \Processador|FD|BancoReg|ALT_INV_registrador~92_q\ $end
$var wire 1 F' \Processador|FD|BancoReg|ALT_INV_registrador~32_q\ $end
$var wire 1 G' \Processador|FD|BancoReg|ALT_INV_registrador~22_q\ $end
$var wire 1 H' \Processador|FD|BancoReg|ALT_INV_registrador~181_combout\ $end
$var wire 1 I' \Processador|FD|BancoReg|ALT_INV_registrador~91_q\ $end
$var wire 1 J' \Processador|FD|BancoReg|ALT_INV_registrador~31_q\ $end
$var wire 1 K' \Processador|FD|BancoReg|ALT_INV_registrador~21_q\ $end
$var wire 1 L' \Processador|FD|BancoReg|ALT_INV_registrador~180_combout\ $end
$var wire 1 M' \Processador|FD|BancoReg|ALT_INV_registrador~90_q\ $end
$var wire 1 N' \Processador|FD|BancoReg|ALT_INV_registrador~30_q\ $end
$var wire 1 O' \Processador|FD|BancoReg|ALT_INV_registrador~20_q\ $end
$var wire 1 P' \Processador|FD|BancoReg|ALT_INV_registrador~179_combout\ $end
$var wire 1 Q' \Processador|FD|BancoReg|ALT_INV_registrador~89_q\ $end
$var wire 1 R' \Processador|FD|BancoReg|ALT_INV_registrador~29_q\ $end
$var wire 1 S' \Processador|FD|BancoReg|ALT_INV_registrador~19_q\ $end
$var wire 1 T' \Processador|FD|BancoReg|ALT_INV_registrador~178_combout\ $end
$var wire 1 U' \Processador|FD|BancoReg|ALT_INV_registrador~88_q\ $end
$var wire 1 V' \Processador|FD|BancoReg|ALT_INV_registrador~28_q\ $end
$var wire 1 W' \Processador|FD|BancoReg|ALT_INV_registrador~18_q\ $end
$var wire 1 X' \Processador|FD|BancoReg|ALT_INV_registrador~177_combout\ $end
$var wire 1 Y' \Processador|FD|BancoReg|ALT_INV_registrador~87_q\ $end
$var wire 1 Z' \Processador|FD|BancoReg|ALT_INV_registrador~27_q\ $end
$var wire 1 [' \Processador|FD|BancoReg|ALT_INV_registrador~17_q\ $end
$var wire 1 \' \Processador|FD|BancoReg|ALT_INV_registrador~176_combout\ $end
$var wire 1 ]' \Processador|FD|BancoReg|ALT_INV_registrador~86_q\ $end
$var wire 1 ^' \Processador|FD|BancoReg|ALT_INV_registrador~24DUPLICATE_q\ $end
$var wire 1 _' \Processador|FD|BancoReg|ALT_INV_registrador~23DUPLICATE_q\ $end
$var wire 1 `' \Processador|FD|BancoReg|ALT_INV_registrador~21DUPLICATE_q\ $end
$var wire 1 a' \Processador|FD|BancoReg|ALT_INV_registrador~29DUPLICATE_q\ $end
$var wire 1 b' \TICTAC|baseTempo|ALT_INV_contador[10]~DUPLICATE_q\ $end
$var wire 1 c' \TICTAC|baseTempo|ALT_INV_contador[11]~DUPLICATE_q\ $end
$var wire 1 d' \TICTAC|baseTempo|ALT_INV_contador[12]~DUPLICATE_q\ $end
$var wire 1 e' \TICTAC|baseTempo|ALT_INV_contador[0]~DUPLICATE_q\ $end
$var wire 1 f' \Processador|FD|FETCH|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 g' \Processador|FD|FETCH|PC|ALT_INV_DOUT[9]~DUPLICATE_q\ $end
$var wire 1 h' \Processador|FD|FETCH|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 i' \Processador|FD|FETCH|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 j' \DECODER|ALT_INV_Equal6~0_combout\ $end
$var wire 1 k' \Processador|FD|FETCH|ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 l' \TICTAC|baseTempo|ALT_INV_Equal0~5_combout\ $end
$var wire 1 m' \TICTAC|baseTempo|ALT_INV_Equal0~4_combout\ $end
$var wire 1 n' \TICTAC|baseTempo|ALT_INV_Equal0~3_combout\ $end
$var wire 1 o' \TICTAC|baseTempo|ALT_INV_Equal0~2_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
03!
14!
x5!
16!
17!
18!
19!
1:!
1;!
0E!
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
1Y"
0Z"
0["
0\"
0]"
1^"
1_"
0`"
1a"
1b"
0c"
0d"
1e"
0f"
0g"
1h"
1i"
0j"
0k"
0l"
0m"
1n"
0o"
0p"
1q"
1r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
1%#
0&#
0'#
0(#
0)#
1*#
1+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
0j#
1k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
17$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
1f$
1g$
1h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
1p$
0q$
0r$
0s$
0t$
0u$
0v$
1w$
1x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
15%
06%
07%
08%
09%
0:%
0;%
0<%
1=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
0{%
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
00&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
0Y&
0Z&
1[&
0\&
1]&
1^&
1_&
1`&
1a&
0b&
1c&
1d&
1e&
1f&
0g&
1h&
0i&
1j&
0k&
0l&
1m&
0n&
1o&
0p&
0q&
0r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
0}&
1~&
1!'
0"'
1#'
0$'
0%'
0&'
1''
1('
1)'
1*'
1+'
1,'
1-'
1.'
1/'
10'
11'
12'
13'
14'
15'
16'
17'
18'
19'
1:'
1;'
1<'
1='
1>'
1?'
1@'
1A'
1B'
1C'
1D'
1E'
1F'
1G'
1H'
1I'
1J'
1K'
1L'
1M'
1N'
1O'
1P'
1Q'
1R'
1S'
1T'
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
1m'
1n'
1o'
0j
0k
0l
0m
0.!
0/!
00!
01!
02!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
0A
0B
0C
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
$end
#5000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#10000
0!
0E!
0W"
0X"
#15000
1!
1E!
1W"
1X"
0,#
1h%
0i%
1o#
0P%
1O%
0&&
1'&
0+&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#20000
0!
0E!
0W"
0X"
#25000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#30000
0!
0E!
0W"
0X"
#35000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
12#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
02#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#40000
0!
0E!
0W"
0X"
#45000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#50000
0!
0E!
0W"
0X"
#55000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
12#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
02#
1{%
1%"
1s#
0z%
15
#60000
0!
0E!
0W"
0X"
#65000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
12#
0{%
0m&
0%"
0s#
1t$
1z%
05
#70000
0!
0E!
0W"
0X"
#75000
1!
1E!
1W"
1X"
0,#
0h%
0g%
1f%
0i%
0P%
0O%
1&&
1'&
1Q&
0N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
02#
13#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
14#
12#
03#
00#
0.#
1_"
1b"
0s"
0#!
0"!
04#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#80000
0!
0E!
0W"
0X"
#85000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#90000
0!
0E!
0W"
0X"
#95000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#100000
0!
0E!
0W"
0X"
#105000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#110000
0!
0E!
0W"
0X"
#115000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
02#
13#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
12#
03#
14#
1X&
0q&
0p&
0l$
1%#
04#
1m&
0t$
#120000
0!
0E!
0W"
0X"
#125000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#130000
0!
0E!
0W"
0X"
#135000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
02#
13#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
14#
12#
03#
1{%
1%"
04#
1s#
0z%
15
#140000
0!
0E!
0W"
0X"
#145000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
02#
13#
0{%
0m&
0%"
14#
0s#
1t$
1z%
05
#150000
0!
0E!
0W"
0X"
#155000
1!
1E!
1W"
1X"
0,#
0h%
0g%
0f%
1e%
0i%
0P%
0O%
1&&
1'&
1Q&
0M&
1N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
12#
03#
04#
15#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
16#
14#
05#
02#
00#
0.#
1_"
1b"
0s"
0#!
0"!
06#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#160000
0!
0E!
0W"
0X"
#165000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#170000
0!
0E!
0W"
0X"
#175000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#180000
0!
0E!
0W"
0X"
#185000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#190000
0!
0E!
0W"
0X"
#195000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
12#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
02#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#200000
0!
0E!
0W"
0X"
#205000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#210000
0!
0E!
0W"
0X"
#215000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
12#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
02#
1{%
1%"
1s#
0z%
15
#220000
0!
0E!
0W"
0X"
#225000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
12#
0{%
0m&
0%"
0s#
1t$
1z%
05
#230000
0!
0E!
0W"
0X"
#235000
1!
1E!
1W"
1X"
0,#
0h%
0g%
1f%
0i%
0P%
0O%
1&&
1'&
1Q&
0N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
02#
13#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
04#
15#
12#
03#
00#
0.#
1_"
1b"
0s"
0#!
0"!
14#
05#
16#
1X&
0q&
0p&
0l$
1%#
06#
1m&
0t$
#240000
0!
0E!
0W"
0X"
#245000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#250000
0!
0E!
0W"
0X"
#255000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#260000
0!
0E!
0W"
0X"
#265000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#270000
0!
0E!
0W"
0X"
#275000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
02#
13#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
12#
03#
04#
15#
1X&
0q&
0p&
0l$
1%#
16#
14#
05#
1m&
06#
0t$
#280000
0!
0E!
0W"
0X"
#285000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#290000
0!
0E!
0W"
0X"
#295000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
02#
13#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
04#
15#
12#
03#
1{%
1%"
14#
05#
16#
1s#
0z%
15
06#
#300000
0!
0E!
0W"
0X"
#305000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
02#
13#
0{%
0m&
0%"
04#
15#
0s#
1t$
1z%
05
16#
#310000
0!
0E!
0W"
0X"
#315000
1!
1E!
1W"
1X"
0,#
0h%
0g%
0f%
0e%
1d%
0i%
0P%
0O%
1&&
1'&
1Q&
0L&
1M&
1N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
12#
03#
14#
05#
06#
17#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
18#
16#
07#
04#
02#
00#
0.#
1_"
1b"
0s"
0#!
0"!
08#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#320000
0!
0E!
0W"
0X"
#325000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#330000
0!
0E!
0W"
0X"
#335000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#340000
0!
0E!
0W"
0X"
#345000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#350000
0!
0E!
0W"
0X"
#355000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
12#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
02#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#360000
0!
0E!
0W"
0X"
#365000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#370000
0!
0E!
0W"
0X"
#375000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
12#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
02#
1{%
1%"
1s#
0z%
15
#380000
0!
0E!
0W"
0X"
#385000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
12#
0{%
0m&
0%"
0s#
1t$
1z%
05
#390000
0!
0E!
0W"
0X"
#395000
1!
1E!
1W"
1X"
0,#
0h%
0g%
1f%
0i%
0P%
0O%
1&&
1'&
1Q&
0N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
02#
13#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
14#
12#
03#
00#
0.#
1_"
1b"
0s"
0#!
0"!
04#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#400000
0!
0E!
0W"
0X"
#405000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#410000
0!
0E!
0W"
0X"
#415000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#420000
0!
0E!
0W"
0X"
#425000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#430000
0!
0E!
0W"
0X"
#435000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
02#
13#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
12#
03#
14#
1X&
0q&
0p&
0l$
1%#
04#
1m&
0t$
#440000
0!
0E!
0W"
0X"
#445000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#450000
0!
0E!
0W"
0X"
#455000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
02#
13#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
14#
12#
03#
1{%
1%"
04#
1s#
0z%
15
#460000
0!
0E!
0W"
0X"
#465000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
02#
13#
0{%
0m&
0%"
14#
0s#
1t$
1z%
05
#470000
0!
0E!
0W"
0X"
#475000
1!
1E!
1W"
1X"
0,#
0h%
0g%
0f%
1e%
0i%
0P%
0O%
1&&
1'&
1Q&
0M&
1N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
12#
03#
04#
15#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
06#
17#
14#
05#
02#
00#
0.#
1_"
1b"
0s"
0#!
0"!
16#
07#
18#
1X&
0q&
0p&
0l$
1%#
08#
1m&
0t$
#480000
0!
0E!
0W"
0X"
#485000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#490000
0!
0E!
0W"
0X"
#495000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#500000
0!
0E!
0W"
0X"
#505000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#510000
0!
0E!
0W"
0X"
#515000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
12#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
02#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#520000
0!
0E!
0W"
0X"
#525000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#530000
0!
0E!
0W"
0X"
#535000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
12#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
02#
1{%
1%"
1s#
0z%
15
#540000
0!
0E!
0W"
0X"
#545000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
12#
0{%
0m&
0%"
0s#
1t$
1z%
05
#550000
0!
0E!
0W"
0X"
#555000
1!
1E!
1W"
1X"
0,#
0h%
0g%
1f%
0i%
0P%
0O%
1&&
1'&
1Q&
0N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
02#
13#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
04#
15#
12#
03#
00#
0.#
1_"
1b"
0s"
0#!
0"!
14#
05#
06#
17#
1X&
0q&
0p&
0l$
1%#
18#
16#
07#
1m&
08#
0t$
#560000
0!
0E!
0W"
0X"
#565000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#570000
0!
0E!
0W"
0X"
#575000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#580000
0!
0E!
0W"
0X"
#585000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#590000
0!
0E!
0W"
0X"
#595000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
02#
13#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
12#
03#
04#
15#
1X&
0q&
0p&
0l$
1%#
06#
17#
14#
05#
1m&
16#
07#
18#
0t$
08#
#600000
0!
0E!
0W"
0X"
#605000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#610000
0!
0E!
0W"
0X"
#615000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
02#
13#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
04#
15#
12#
03#
1{%
1%"
14#
05#
06#
17#
1s#
0z%
15
18#
16#
07#
08#
#620000
0!
0E!
0W"
0X"
#625000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
02#
13#
0{%
0m&
0%"
04#
15#
0s#
1t$
1z%
05
06#
17#
18#
#630000
0!
0E!
0W"
0X"
#635000
1!
1E!
1W"
1X"
0,#
0h%
0g%
0f%
0e%
0d%
1c%
0i%
0P%
0O%
1&&
1'&
1Q&
0K&
1L&
1M&
1N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
12#
03#
14#
05#
16#
07#
08#
19#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
1:#
18#
09#
06#
04#
02#
00#
0.#
1_"
1b"
0s"
0#!
0"!
0:#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#640000
0!
0E!
0W"
0X"
#645000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#650000
0!
0E!
0W"
0X"
#655000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#660000
0!
0E!
0W"
0X"
#665000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#670000
0!
0E!
0W"
0X"
#675000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
12#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
02#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#680000
0!
0E!
0W"
0X"
#685000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#690000
0!
0E!
0W"
0X"
#695000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
12#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
02#
1{%
1%"
1s#
0z%
15
#700000
0!
0E!
0W"
0X"
#705000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
12#
0{%
0m&
0%"
0s#
1t$
1z%
05
#710000
0!
0E!
0W"
0X"
#715000
1!
1E!
1W"
1X"
0,#
0h%
0g%
1f%
0i%
0P%
0O%
1&&
1'&
1Q&
0N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
02#
13#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
14#
12#
03#
00#
0.#
1_"
1b"
0s"
0#!
0"!
04#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#720000
0!
0E!
0W"
0X"
#725000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#730000
0!
0E!
0W"
0X"
#735000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#740000
0!
0E!
0W"
0X"
#745000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#750000
0!
0E!
0W"
0X"
#755000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
02#
13#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
12#
03#
14#
1X&
0q&
0p&
0l$
1%#
04#
1m&
0t$
#760000
0!
0E!
0W"
0X"
#765000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#770000
0!
0E!
0W"
0X"
#775000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
02#
13#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
14#
12#
03#
1{%
1%"
04#
1s#
0z%
15
#780000
0!
0E!
0W"
0X"
#785000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
02#
13#
0{%
0m&
0%"
14#
0s#
1t$
1z%
05
#790000
0!
0E!
0W"
0X"
#795000
1!
1E!
1W"
1X"
0,#
0h%
0g%
0f%
1e%
0i%
0P%
0O%
1&&
1'&
1Q&
0M&
1N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
12#
03#
04#
15#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
16#
14#
05#
02#
00#
0.#
1_"
1b"
0s"
0#!
0"!
06#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#800000
0!
0E!
0W"
0X"
#805000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#810000
0!
0E!
0W"
0X"
#815000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#820000
0!
0E!
0W"
0X"
#825000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#830000
0!
0E!
0W"
0X"
#835000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
12#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
02#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#840000
0!
0E!
0W"
0X"
#845000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#850000
0!
0E!
0W"
0X"
#855000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
12#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
02#
1{%
1%"
1s#
0z%
15
#860000
0!
0E!
0W"
0X"
#865000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
12#
0{%
0m&
0%"
0s#
1t$
1z%
05
#870000
0!
0E!
0W"
0X"
#875000
1!
1E!
1W"
1X"
0,#
0h%
0g%
1f%
0i%
0P%
0O%
1&&
1'&
1Q&
0N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
02#
13#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
04#
15#
12#
03#
00#
0.#
1_"
1b"
0s"
0#!
0"!
14#
05#
16#
1X&
0q&
0p&
0l$
1%#
06#
1m&
0t$
#880000
0!
0E!
0W"
0X"
#885000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#890000
0!
0E!
0W"
0X"
#895000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#900000
0!
0E!
0W"
0X"
#905000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#910000
0!
0E!
0W"
0X"
#915000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
02#
13#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
12#
03#
04#
15#
1X&
0q&
0p&
0l$
1%#
16#
14#
05#
1m&
06#
0t$
#920000
0!
0E!
0W"
0X"
#925000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#930000
0!
0E!
0W"
0X"
#935000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
00#
11#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
10#
01#
02#
13#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
04#
15#
12#
03#
1{%
1%"
14#
05#
16#
1s#
0z%
15
06#
#940000
0!
0E!
0W"
0X"
#945000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
00#
11#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
02#
13#
0{%
0m&
0%"
04#
15#
0s#
1t$
1z%
05
16#
#950000
0!
0E!
0W"
0X"
#955000
1!
1E!
1W"
1X"
0,#
0h%
0g%
0f%
0e%
1d%
0i%
0P%
0O%
1&&
1'&
1Q&
0L&
1M&
1N&
1O&
1P&
1e'
1+#
0-#
1.#
0/#
10#
01#
12#
03#
14#
05#
06#
17#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
08#
19#
16#
07#
04#
02#
00#
0.#
1_"
1b"
0s"
0#!
0"!
18#
09#
1:#
1X&
0q&
0p&
0l$
1%#
0:#
1m&
0t$
#960000
0!
0E!
0W"
0X"
#965000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0a"
0h"
16%
1"'
1$'
1%'
1M"
1z$
1.#
0_"
0b"
1t"
0%#
0i"
0*#
1#!
1\&
1n&
1q&
1p&
1m#
#970000
0!
0E!
0W"
0X"
#975000
1!
1E!
1W"
1X"
0,#
1h%
0i%
0P%
1O%
0&&
1'&
1Q&
0P&
1e'
1+#
0-#
0.#
1/#
1Y"
0y$
1^"
1c"
1o"
1p"
0q"
0r"
0x$
0z$
1{$
1)%
06%
0k'
1r&
1Z&
1Y&
0/&
0-&
0#'
0%'
1L"
0M"
1|$
1z$
0{$
10#
1.#
0/#
1_"
1g"
1l"
1s"
1*#
1q$
1q#
0t"
1{"
0m#
1*%
0#!
1"!
00#
0|$
0;'
0*&
0`&
0\&
0X&
0]&
0o&
0p&
0{"
0k#
1r#
1{%
1%"
1s#
0z%
15
#980000
0!
0E!
0W"
0X"
#985000
1!
1E!
1W"
1X"
1,#
1i%
1P%
0'&
0Q&
0e'
0+#
1-#
0Y"
1y$
0^"
0c"
1h"
0o"
0p"
0)%
1.%
1k'
1/&
1-&
0"'
1#'
1%'
1M"
0z$
1{$
0.#
1/#
0_"
0g"
0l"
1i"
0q$
0q#
0*%
1#!
10#
1|$
1;'
1*&
1`&
0n&
1]&
1o&
1p&
1l$
1k#
0r#
0{%
0m&
0%"
0s#
1t$
1z%
05
#990000
0!
0E!
0W"
0X"
#995000
1!
1E!
1W"
1X"
0,#
0h%
1g%
0i%
0P%
0O%
1&&
1'&
1Q&
0O&
1P&
1e'
1+#
0-#
1.#
0/#
00#
11#
1Y"
0y$
1^"
1a"
1q"
1r"
1x$
1z$
0{$
0.%
0r&
0Z&
0Y&
0$'
0%'
0L"
0M"
0|$
0z$
12#
10#
01#
0.#
1_"
1b"
0s"
0#!
0"!
02#
1X&
0q&
0p&
0l$
1%#
1m&
0t$
#1000000
