

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Thu Dec 14 14:20:40 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        userdma_upsb_1204_refine
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2_fu_173  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2  |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_1  |        ?|        ?|     3 ~ ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 22 2 
2 --> 3 4 
3 --> 22 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_m2s_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_m2s_len"   --->   Operation 23 'read' 'in_m2s_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_Img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_Img_width"   --->   Operation 24 'read' 'in_Img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_en_clrsts"   --->   Operation 25 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory"   --->   Operation 26 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dec_phi_loc = alloca i64 1"   --->   Operation 27 'alloca' 'dec_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %m2s_enb_clrsts_c, i1 %in_en_clrsts_read"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outcount48, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %outbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_16, i32 0, i32 0, void @empty_17, i32 10, i32 1024, void @empty_20, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 64, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %in_en_clrsts_read, void %if.then, void %if.end29" [userdma.cpp:94]   --->   Operation 33 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%first_load = load i1 %first" [userdma.cpp:95]   --->   Operation 34 'load' 'first_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %first_load, void %VITIS_LOOP_99_1, void %if.then1" [userdma.cpp:95]   --->   Operation 35 'br' 'br_ln95' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln96 = store i32 %in_m2s_len_read, i32 %m2s_len" [userdma.cpp:96]   --->   Operation 36 'store' 'store_ln96' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln97 = store i1 0, i1 %first" [userdma.cpp:97]   --->   Operation 37 'store' 'store_ln97' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln98 = br void %VITIS_LOOP_99_1" [userdma.cpp:98]   --->   Operation 38 'br' 'br_ln98' <Predicate = (!in_en_clrsts_read & first_load)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 39 'alloca' 'idx' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 40 'alloca' 'count' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m2s_len_load = load i32 %m2s_len" [userdma.cpp:100]   --->   Operation 41 'load' 'm2s_len_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%in_Img_width_cast = zext i32 %in_Img_width_read"   --->   Operation 42 'zext' 'in_Img_width_cast' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.55ns)   --->   "%sub_i_i = add i33 %in_Img_width_cast, i33 8589934591"   --->   Operation 43 'add' 'sub_i_i' <Predicate = (!in_en_clrsts_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln99 = store i32 %m2s_len_load, i32 %count" [userdma.cpp:99]   --->   Operation 44 'store' 'store_ln99' <Predicate = (!in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln99 = store i64 0, i64 %idx" [userdma.cpp:99]   --->   Operation 45 'store' 'store_ln99' <Predicate = (!in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln99 = br void %do.body" [userdma.cpp:99]   --->   Operation 46 'br' 'br_ln99' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%count_2 = load i32 %count"   --->   Operation 47 'load' 'count_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [userdma.cpp:100]   --->   Operation 48 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp_sgt  i32 %count_2, i32 16" [userdma.cpp:100]   --->   Operation 49 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %if.else, void %VITIS_LOOP_107_2" [userdma.cpp:100]   --->   Operation 50 'br' 'br_ln100' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln104 = store i1 1, i1 %first" [userdma.cpp:104]   --->   Operation 51 'store' 'store_ln104' <Predicate = (!icmp_ln100)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_107_2"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln100)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%count_1 = phi i32 %count_2, void %if.else, i32 16, void %do.body"   --->   Operation 53 'phi' 'count_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %count_1" [userdma.cpp:87]   --->   Operation 54 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.52ns)   --->   "%sub = add i31 %trunc_ln87, i31 2147483647" [userdma.cpp:87]   --->   Operation 55 'add' 'sub' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln107 = icmp_sgt  i32 %count_1, i32 0" [userdma.cpp:107]   --->   Operation 56 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %do.condthread-pre-split, void %for.body.lr.ph" [userdma.cpp:107]   --->   Operation 57 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [userdma.cpp:107]   --->   Operation 58 'load' 'idx_load' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln107)   --->   "%shl_ln107 = shl i64 %idx_load, i64 2" [userdma.cpp:107]   --->   Operation 59 'shl' 'shl_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln107 = add i64 %shl_ln107, i64 %in_memory_read" [userdma.cpp:107]   --->   Operation 60 'add' 'add_ln107' <Predicate = (icmp_ln107)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln107, i32 2, i32 63" [userdma.cpp:107]   --->   Operation 61 'partselect' 'trunc_ln1' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 3 <SV = 19> <Delay = 1.58>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%m2s_len_load_1 = load i32 %m2s_len" [userdma.cpp:134]   --->   Operation 62 'load' 'm2s_len_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln174 = br void %do.cond" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'br' 'br_ln174' <Predicate = true> <Delay = 1.58>

State 4 <SV = 2> <Delay = 7.30>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i62 %trunc_ln1" [userdma.cpp:107]   --->   Operation 64 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln107" [userdma.cpp:107]   --->   Operation 65 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [16/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 3> <Delay = 7.30>
ST_5 : Operation 67 [15/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 68 [14/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 69 [13/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 70 [12/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 71 [11/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 72 [10/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 73 [9/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 74 [8/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 75 [7/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 76 [6/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 77 [5/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 78 [4/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 79 [3/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 80 [2/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 81 [1/16] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1" [userdma.cpp:107]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 4.05>
ST_20 : Operation 82 [1/1] (0.00ns)   --->   "%empty_56 = wait i32 @_ssdm_op_Wait"   --->   Operation 82 'wait' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 83 [2/2] (4.05ns)   --->   "%call_ln107 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2, i32 %gmem1, i62 %trunc_ln1, i31 %trunc_ln87, i31 %sub, i32 %in_m2s_len_read, i33 %sub_i_i, i40 %outbuf, i32 %dec_phi_loc, i32 %m2s_len, i32 %Img_width_count" [userdma.cpp:107]   --->   Operation 83 'call' 'call_ln107' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 0.00>
ST_21 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln107 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2, i32 %gmem1, i62 %trunc_ln1, i31 %trunc_ln87, i31 %sub, i32 %in_m2s_len_read, i33 %sub_i_i, i40 %outbuf, i32 %dec_phi_loc, i32 %m2s_len, i32 %Img_width_count" [userdma.cpp:107]   --->   Operation 84 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 20> <Delay = 5.64>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%dec_phi_loc_load = load i32 %dec_phi_loc"   --->   Operation 85 'load' 'dec_phi_loc_load' <Predicate = (!in_en_clrsts_read & icmp_ln107)> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 86 'wait' 'empty_57' <Predicate = (!in_en_clrsts_read & icmp_ln107)> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln0 = br void %do.cond"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & icmp_ln107)> <Delay = 1.58>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%empty_58 = phi i32 %m2s_len_load_1, void %do.condthread-pre-split, i32 %dec_phi_loc_load, void %for.body.lr.ph" [userdma.cpp:134]   --->   Operation 88 'phi' 'empty_58' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%idx_load_2 = load i64 %idx" [userdma.cpp:132]   --->   Operation 89 'load' 'idx_load_2' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (3.54ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %outcount48, i32 %count_1" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'write' 'write_ln174' <Predicate = (!in_en_clrsts_read)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i32 %count_1" [userdma.cpp:132]   --->   Operation 91 'sext' 'sext_ln132' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (3.52ns)   --->   "%add_ln132 = add i64 %sext_ln132, i64 %idx_load_2" [userdma.cpp:132]   --->   Operation 92 'add' 'add_ln132' <Predicate = (!in_en_clrsts_read)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 93 [1/1] (2.47ns)   --->   "%icmp_ln134 = icmp_eq  i32 %empty_58, i32 0" [userdma.cpp:134]   --->   Operation 93 'icmp' 'icmp_ln134' <Predicate = (!in_en_clrsts_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %do.cond.do.body_crit_edge, void %if.end29.loopexit" [userdma.cpp:134]   --->   Operation 94 'br' 'br_ln134' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln134 = store i32 %empty_58, i32 %count" [userdma.cpp:134]   --->   Operation 95 'store' 'store_ln134' <Predicate = (!in_en_clrsts_read & !icmp_ln134)> <Delay = 1.58>
ST_22 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln134 = store i64 %add_ln132, i64 %idx" [userdma.cpp:134]   --->   Operation 96 'store' 'store_ln134' <Predicate = (!in_en_clrsts_read & !icmp_ln134)> <Delay = 1.58>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln134 = br void %do.body" [userdma.cpp:134]   --->   Operation 97 'br' 'br_ln134' <Predicate = (!in_en_clrsts_read & !icmp_ln134)> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end29"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & icmp_ln134)> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln136 = ret" [userdma.cpp:136]   --->   Operation 99 'ret' 'ret_ln136' <Predicate = (icmp_ln134) | (in_en_clrsts_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_memory]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_en_clrsts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_Img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_m2s_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outcount48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m2s_enb_clrsts_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ m2s_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Img_width_count]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_m2s_len_read    (read         ) [ 00111111111111111111111]
in_Img_width_read  (read         ) [ 00000000000000000000000]
in_en_clrsts_read  (read         ) [ 01111111111111111111111]
in_memory_read     (read         ) [ 00111111111111111111111]
dec_phi_loc        (alloca       ) [ 00111111111111111111111]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
write_ln0          (write        ) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000]
br_ln94            (br           ) [ 00000000000000000000000]
first_load         (load         ) [ 01000000000000000000000]
br_ln95            (br           ) [ 00000000000000000000000]
store_ln96         (store        ) [ 00000000000000000000000]
store_ln97         (store        ) [ 00000000000000000000000]
br_ln98            (br           ) [ 00000000000000000000000]
idx                (alloca       ) [ 01111111111111111111111]
count              (alloca       ) [ 01111111111111111111111]
m2s_len_load       (load         ) [ 00000000000000000000000]
in_Img_width_cast  (zext         ) [ 00000000000000000000000]
sub_i_i            (add          ) [ 00111111111111111111111]
store_ln99         (store        ) [ 00000000000000000000000]
store_ln99         (store        ) [ 00000000000000000000000]
br_ln99            (br           ) [ 00000000000000000000000]
count_2            (load         ) [ 00000000000000000000000]
specloopname_ln100 (specloopname ) [ 00000000000000000000000]
icmp_ln100         (icmp         ) [ 00111111111111111111111]
br_ln100           (br           ) [ 00000000000000000000000]
store_ln104        (store        ) [ 00000000000000000000000]
br_ln0             (br           ) [ 00000000000000000000000]
count_1            (phi          ) [ 00011111111111111111111]
trunc_ln87         (trunc        ) [ 00001111111111111111110]
sub                (add          ) [ 00001111111111111111110]
icmp_ln107         (icmp         ) [ 00111111111111111111111]
br_ln107           (br           ) [ 00000000000000000000000]
idx_load           (load         ) [ 00000000000000000000000]
shl_ln107          (shl          ) [ 00000000000000000000000]
add_ln107          (add          ) [ 00000000000000000000000]
trunc_ln1          (partselect   ) [ 00001111111111111111110]
m2s_len_load_1     (load         ) [ 00111111111111111111111]
br_ln174           (br           ) [ 00111111111111111111111]
sext_ln107         (sext         ) [ 00000000000000000000000]
gmem1_addr         (getelementptr) [ 00000111111111111111000]
empty              (readreq      ) [ 00000000000000000000000]
empty_56           (wait         ) [ 00000000000000000000000]
call_ln107         (call         ) [ 00000000000000000000000]
dec_phi_loc_load   (load         ) [ 00000000000000000000000]
empty_57           (wait         ) [ 00000000000000000000000]
br_ln0             (br           ) [ 00000000000000000000000]
empty_58           (phi          ) [ 00000000000000000000001]
idx_load_2         (load         ) [ 00000000000000000000000]
write_ln174        (write        ) [ 00000000000000000000000]
sext_ln132         (sext         ) [ 00000000000000000000000]
add_ln132          (add          ) [ 00000000000000000000000]
icmp_ln134         (icmp         ) [ 00111111111111111111111]
br_ln134           (br           ) [ 00000000000000000000000]
store_ln134        (store        ) [ 00000000000000000000000]
store_ln134        (store        ) [ 00000000000000000000000]
br_ln134           (br           ) [ 00000000000000000000000]
br_ln0             (br           ) [ 00000000000000000000000]
ret_ln136          (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_memory">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_memory"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_Img_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_Img_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_m2s_len">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_m2s_len"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outbuf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outcount48">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcount48"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m2s_enb_clrsts_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_enb_clrsts_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="first">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m2s_len">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_len"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Img_width_count">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Img_width_count"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="dec_phi_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dec_phi_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="idx_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="count_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_m2s_len_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_m2s_len_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_Img_width_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_Img_width_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_en_clrsts_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_memory_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_memory_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln174_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="19"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/22 "/>
</bind>
</comp>

<comp id="151" class="1005" name="count_1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_1 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="count_1_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_1/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="empty_58_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_58 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="empty_58_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_58/22 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="62" slack="17"/>
<pin id="177" dir="0" index="3" bw="31" slack="17"/>
<pin id="178" dir="0" index="4" bw="31" slack="17"/>
<pin id="179" dir="0" index="5" bw="32" slack="18"/>
<pin id="180" dir="0" index="6" bw="33" slack="18"/>
<pin id="181" dir="0" index="7" bw="40" slack="0"/>
<pin id="182" dir="0" index="8" bw="32" slack="18"/>
<pin id="183" dir="0" index="9" bw="32" slack="0"/>
<pin id="184" dir="0" index="10" bw="32" slack="0"/>
<pin id="185" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/20 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2s_len_load/1 m2s_len_load_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 idx_load_2/22 "/>
</bind>
</comp>

<comp id="198" class="1004" name="first_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln96_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln97_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="in_Img_width_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_Img_width_cast/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sub_i_i_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="33" slack="18"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln99_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln99_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="count_2_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_2/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln100_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln104_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln87_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sub_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="31" slack="17"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln107_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shl_ln107_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln107/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln107_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="1"/>
<pin id="275" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="62" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="0" index="3" bw="7" slack="0"/>
<pin id="282" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln107_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="62" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="gmem1_addr_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="62" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="dec_phi_loc_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="20"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dec_phi_loc_load/22 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln132_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="19"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln132/22 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln132_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/22 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln134_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/22 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln134_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="20"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/22 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln134_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="20"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/22 "/>
</bind>
</comp>

<comp id="327" class="1005" name="in_m2s_len_read_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="18"/>
<pin id="329" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="in_m2s_len_read "/>
</bind>
</comp>

<comp id="332" class="1005" name="in_en_clrsts_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="20"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_en_clrsts_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="in_memory_read_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_memory_read "/>
</bind>
</comp>

<comp id="341" class="1005" name="dec_phi_loc_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="18"/>
<pin id="343" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="dec_phi_loc "/>
</bind>
</comp>

<comp id="350" class="1005" name="idx_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="357" class="1005" name="count_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="364" class="1005" name="sub_i_i_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="33" slack="18"/>
<pin id="366" dir="1" index="1" bw="33" slack="18"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="372" class="1005" name="trunc_ln87_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="31" slack="17"/>
<pin id="374" dir="1" index="1" bw="31" slack="17"/>
</pin_list>
<bind>
<opset="trunc_ln87 "/>
</bind>
</comp>

<comp id="377" class="1005" name="sub_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="17"/>
<pin id="379" dir="1" index="1" bw="31" slack="17"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="382" class="1005" name="icmp_ln107_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="19"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="386" class="1005" name="trunc_ln1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="62" slack="1"/>
<pin id="388" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="m2s_len_load_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m2s_len_load_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="gmem1_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="66" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="118" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="86" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="92" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="151" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="186"><net_src comp="90" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="173" pin=7"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="173" pin=9"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="173" pin=10"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="106" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="64" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="112" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="191" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="70" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="156" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="78" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="156" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="195" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="82" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="272" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="84" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="304"><net_src comp="151" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="195" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="167" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="167" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="305" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="106" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="173" pin=5"/></net>

<net id="335"><net_src comp="118" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="124" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="344"><net_src comp="94" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="173" pin=8"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="353"><net_src comp="98" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="360"><net_src comp="102" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="367"><net_src comp="218" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="173" pin=6"/></net>

<net id="375"><net_src comp="250" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="380"><net_src comp="254" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="385"><net_src comp="260" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="277" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="395"><net_src comp="191" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="400"><net_src comp="290" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf | {20 21 }
	Port: outcount48 | {22 }
	Port: m2s_enb_clrsts_c | {1 }
	Port: first | {1 2 }
	Port: m2s_len | {1 20 21 }
	Port: Img_width_count | {20 21 }
 - Input state : 
	Port: paralleltostreamwithburst : gmem1 | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
	Port: paralleltostreamwithburst : in_memory | {1 }
	Port: paralleltostreamwithburst : in_en_clrsts | {1 }
	Port: paralleltostreamwithburst : in_Img_width | {1 }
	Port: paralleltostreamwithburst : in_m2s_len | {1 }
	Port: paralleltostreamwithburst : first | {1 }
	Port: paralleltostreamwithburst : m2s_len | {1 3 20 21 }
	Port: paralleltostreamwithburst : Img_width_count | {20 21 }
  - Chain level:
	State 1
		br_ln95 : 1
		sub_i_i : 1
		store_ln99 : 1
		store_ln99 : 1
	State 2
		icmp_ln100 : 1
		br_ln100 : 2
		count_1 : 3
		trunc_ln87 : 4
		sub : 5
		icmp_ln107 : 4
		br_ln107 : 5
		shl_ln107 : 1
		add_ln107 : 1
		trunc_ln1 : 2
	State 3
	State 4
		gmem1_addr : 1
		empty : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_58 : 1
		add_ln132 : 1
		icmp_ln134 : 2
		br_ln134 : 3
		store_ln134 : 2
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                        |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|
|   call   | grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_107_2_fu_173 |   163   |   249   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                         sub_i_i_fu_218                         |    0    |    39   |
|    add   |                           sub_fu_254                           |    0    |    38   |
|          |                        add_ln107_fu_272                        |    0    |    71   |
|          |                        add_ln132_fu_305                        |    0    |    71   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                        icmp_ln100_fu_238                       |    0    |    18   |
|   icmp   |                        icmp_ln107_fu_260                       |    0    |    18   |
|          |                        icmp_ln134_fu_311                       |    0    |    18   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                   in_m2s_len_read_read_fu_106                  |    0    |    0    |
|   read   |                  in_Img_width_read_read_fu_112                 |    0    |    0    |
|          |                  in_en_clrsts_read_read_fu_118                 |    0    |    0    |
|          |                   in_memory_read_read_fu_124                   |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   write  |                     write_ln0_write_fu_130                     |    0    |    0    |
|          |                    write_ln174_write_fu_144                    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|  readreq |                       grp_readreq_fu_138                       |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   zext   |                    in_Img_width_cast_fu_214                    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   trunc  |                        trunc_ln87_fu_250                       |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|    shl   |                        shl_ln107_fu_266                        |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|partselect|                        trunc_ln1_fu_277                        |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   sext   |                        sext_ln107_fu_287                       |    0    |    0    |
|          |                        sext_ln132_fu_301                       |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   Total  |                                                                |   163   |   522   |
|----------|----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     count_1_reg_151     |   32   |
|      count_reg_357      |   32   |
|   dec_phi_loc_reg_341   |   32   |
|     empty_58_reg_164    |   32   |
|    gmem1_addr_reg_397   |   32   |
|    icmp_ln107_reg_382   |    1   |
|       idx_reg_350       |   64   |
|in_en_clrsts_read_reg_332|    1   |
| in_m2s_len_read_reg_327 |   32   |
|  in_memory_read_reg_336 |   64   |
|  m2s_len_load_1_reg_392 |   32   |
|     sub_i_i_reg_364     |   33   |
|       sub_reg_377       |   31   |
|    trunc_ln1_reg_386    |   62   |
|    trunc_ln87_reg_372   |   31   |
+-------------------------+--------+
|          Total          |   511  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_138 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  1.588  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   163  |   522  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   511  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   674  |   531  |
+-----------+--------+--------+--------+
