
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_5 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (107 532)  (107 532)  routing T_2_33.lc_trk_g1_5 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (5 12)  (89 540)  (89 540)  routing T_2_33.span4_horz_r_13 <X> T_2_33.lc_trk_g1_5
 (7 12)  (91 540)  (91 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (92 540)  (92 540)  routing T_2_33.span4_horz_r_13 <X> T_2_33.lc_trk_g1_5


IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (12 2)  (160 531)  (160 531)  routing T_3_33.span4_vert_31 <X> T_3_33.span4_horz_l_13
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (13 4)  (161 532)  (161 532)  routing T_3_33.lc_trk_g0_4 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (4 5)  (142 533)  (142 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (5 5)  (143 533)  (143 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (7 5)  (145 533)  (145 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g1_6 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (4 14)  (142 543)  (142 543)  routing T_3_33.span4_horz_r_14 <X> T_3_33.lc_trk_g1_6
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit
 (5 15)  (143 542)  (143 542)  routing T_3_33.span4_horz_r_14 <X> T_3_33.lc_trk_g1_6
 (7 15)  (145 542)  (145 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (5 7)  (197 534)  (197 534)  routing T_4_33.span4_vert_22 <X> T_4_33.lc_trk_g0_6
 (6 7)  (198 534)  (198 534)  routing T_4_33.span4_vert_22 <X> T_4_33.lc_trk_g0_6
 (7 7)  (199 534)  (199 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (6 14)  (252 543)  (252 543)  routing T_5_33.span12_vert_23 <X> T_5_33.lc_trk_g1_7
 (7 14)  (253 543)  (253 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_23 lc_trk_g1_7
 (8 15)  (254 542)  (254 542)  routing T_5_33.span12_vert_23 <X> T_5_33.lc_trk_g1_7


IO_Tile_6_33

 (11 0)  (321 528)  (321 528)  routing T_6_33.span4_vert_1 <X> T_6_33.span4_horz_l_12
 (12 0)  (322 528)  (322 528)  routing T_6_33.span4_vert_1 <X> T_6_33.span4_horz_l_12


IO_Tile_9_33

 (16 0)  (442 528)  (442 528)  IOB_0 IO Functioning bit
 (17 3)  (443 530)  (443 530)  IOB_0 IO Functioning bit
 (13 4)  (473 532)  (473 532)  routing T_9_33.lc_trk_g0_4 <X> T_9_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (442 532)  (442 532)  IOB_0 IO Functioning bit
 (4 5)  (454 533)  (454 533)  routing T_9_33.span4_horz_r_4 <X> T_9_33.lc_trk_g0_4
 (5 5)  (455 533)  (455 533)  routing T_9_33.span4_horz_r_4 <X> T_9_33.lc_trk_g0_4
 (7 5)  (457 533)  (457 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (473 533)  (473 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (13 1)  (527 529)  (527 529)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_r_0
 (14 1)  (528 529)  (528 529)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_r_0
 (12 10)  (526 539)  (526 539)  routing T_10_33.lc_trk_g1_6 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (527 539)  (527 539)  routing T_10_33.lc_trk_g1_6 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (496 539)  (496 539)  IOB_1 IO Functioning bit
 (12 11)  (526 538)  (526 538)  routing T_10_33.lc_trk_g1_6 <X> T_10_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (527 538)  (527 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (497 541)  (497 541)  IOB_1 IO Functioning bit
 (4 14)  (508 543)  (508 543)  routing T_10_33.span4_horz_r_14 <X> T_10_33.lc_trk_g1_6
 (16 14)  (496 543)  (496 543)  IOB_1 IO Functioning bit
 (5 15)  (509 542)  (509 542)  routing T_10_33.span4_horz_r_14 <X> T_10_33.lc_trk_g1_6
 (7 15)  (511 542)  (511 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (5 4)  (563 532)  (563 532)  routing T_11_33.span4_vert_29 <X> T_11_33.lc_trk_g0_5
 (6 4)  (564 532)  (564 532)  routing T_11_33.span4_vert_29 <X> T_11_33.lc_trk_g0_5
 (7 4)  (565 532)  (565 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (13 4)  (581 532)  (581 532)  routing T_11_33.lc_trk_g0_4 <X> T_11_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (550 532)  (550 532)  IOB_0 IO Functioning bit
 (4 5)  (562 533)  (562 533)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g0_4
 (5 5)  (563 533)  (563 533)  routing T_11_33.span4_horz_r_4 <X> T_11_33.lc_trk_g0_4
 (7 5)  (565 533)  (565 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (8 5)  (566 533)  (566 533)  routing T_11_33.span4_vert_29 <X> T_11_33.lc_trk_g0_5
 (13 5)  (581 533)  (581 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (12 6)  (580 535)  (580 535)  routing T_11_33.span4_vert_37 <X> T_11_33.span4_horz_l_14
 (13 10)  (581 539)  (581 539)  routing T_11_33.lc_trk_g0_5 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (11 0)  (633 528)  (633 528)  routing T_12_33.span4_vert_1 <X> T_12_33.span4_horz_l_12
 (12 0)  (634 528)  (634 528)  routing T_12_33.span4_vert_1 <X> T_12_33.span4_horz_l_12


IO_Tile_13_33

 (5 4)  (671 532)  (671 532)  routing T_13_33.span4_horz_r_5 <X> T_13_33.lc_trk_g0_5
 (7 4)  (673 532)  (673 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (15 4)  (691 532)  (691 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (8 5)  (674 533)  (674 533)  routing T_13_33.span4_horz_r_5 <X> T_13_33.lc_trk_g0_5
 (15 5)  (691 533)  (691 533)  routing T_13_33.lc_trk_g0_5 <X> T_13_33.fabout


IO_Tile_14_33

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6



IO_Tile_15_33

 (2 0)  (788 528)  (788 528)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_1

 (3 2)  (789 531)  (789 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_5

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7



IO_Tile_16_33

 (3 2)  (843 531)  (843 531)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_5

 (11 2)  (849 531)  (849 531)  routing T_16_33.span4_vert_7 <X> T_16_33.span4_horz_l_13
 (12 2)  (850 531)  (850 531)  routing T_16_33.span4_vert_7 <X> T_16_33.span4_horz_l_13
 (1 8)  (841 536)  (841 536)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (0 9)  (839 537)  (839 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (1 9)  (841 537)  (841 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (2 9)  (842 537)  (842 537)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (6 6)  (1000 535)  (1000 535)  routing T_19_33.span4_vert_7 <X> T_19_33.lc_trk_g0_7
 (7 6)  (1001 535)  (1001 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
 (8 6)  (1002 535)  (1002 535)  routing T_19_33.span4_vert_7 <X> T_19_33.lc_trk_g0_7
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_7 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g0_7 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 2)  (1053 531)  (1053 531)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g0_3
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g1_0
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (5 10)  (1053 539)  (1053 539)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g1_3
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1056 539)  (1056 539)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g1_3
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (12 12)  (1178 540)  (1178 540)  routing T_22_33.span4_vert_43 <X> T_22_33.span4_horz_l_15


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (4 10)  (1364 539)  (1364 539)  routing T_26_33.span4_vert_42 <X> T_26_33.lc_trk_g1_2
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (4 11)  (1364 538)  (1364 538)  routing T_26_33.span4_vert_42 <X> T_26_33.lc_trk_g1_2
 (5 11)  (1365 538)  (1365 538)  routing T_26_33.span4_vert_42 <X> T_26_33.lc_trk_g1_2
 (6 11)  (1366 538)  (1366 538)  routing T_26_33.span4_vert_42 <X> T_26_33.lc_trk_g1_2
 (7 11)  (1367 538)  (1367 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_42 lc_trk_g1_2
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_4 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (4 5)  (1418 533)  (1418 533)  routing T_27_33.span4_horz_r_4 <X> T_27_33.lc_trk_g0_4
 (5 5)  (1419 533)  (1419 533)  routing T_27_33.span4_horz_r_4 <X> T_27_33.lc_trk_g0_4
 (7 5)  (1421 533)  (1421 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span4_vert_1 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1476 528)  (1476 528)  routing T_28_33.span4_vert_1 <X> T_28_33.lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (13 3)  (1491 530)  (1491 530)  routing T_28_33.span4_vert_31 <X> T_28_33.span4_horz_r_1
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (5 4)  (1527 532)  (1527 532)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g0_5
 (7 4)  (1529 532)  (1529 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (8 5)  (1530 533)  (1530 533)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g0_5
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g0_5 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (11 0)  (1597 528)  (1597 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (12 0)  (1598 528)  (1598 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (4 8)  (1580 536)  (1580 536)  routing T_30_33.span4_vert_40 <X> T_30_33.lc_trk_g1_0
 (4 9)  (1580 537)  (1580 537)  routing T_30_33.span4_vert_40 <X> T_30_33.lc_trk_g1_0
 (5 9)  (1581 537)  (1581 537)  routing T_30_33.span4_vert_40 <X> T_30_33.lc_trk_g1_0
 (6 9)  (1582 537)  (1582 537)  routing T_30_33.span4_vert_40 <X> T_30_33.lc_trk_g1_0
 (7 9)  (1583 537)  (1583 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_0 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (5 0)  (1635 528)  (1635 528)  routing T_31_33.span4_horz_r_9 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1638 528)  (1638 528)  routing T_31_33.span4_horz_r_9 <X> T_31_33.lc_trk_g0_1
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_5_32

 (3 6)  (237 518)  (237 518)  routing T_5_32.sp12_v_b_0 <X> T_5_32.sp12_v_t_23


LogicTile_6_32

 (19 1)  (307 513)  (307 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (12 4)  (300 516)  (300 516)  routing T_6_32.sp4_v_b_5 <X> T_6_32.sp4_h_r_5
 (11 5)  (299 517)  (299 517)  routing T_6_32.sp4_v_b_5 <X> T_6_32.sp4_h_r_5


RAM_Tile_8_32

 (7 0)  (403 512)  (403 512)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (422 512)  (422 512)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_0
 (7 1)  (403 513)  (403 513)  Ram config bit: MEMT_bram_cbit_0

 (17 1)  (413 513)  (413 513)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (422 513)  (422 513)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_0
 (28 1)  (424 513)  (424 513)  routing T_8_32.lc_trk_g2_6 <X> T_8_32.input0_0
 (29 1)  (425 513)  (425 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_6 input0_0
 (0 2)  (396 514)  (396 514)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (2 2)  (398 514)  (398 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 514)  (403 514)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (422 514)  (422 514)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_1
 (0 3)  (396 515)  (396 515)  routing T_8_32.glb_netwk_3 <X> T_8_32.wire_bram/ram/WCLK
 (7 3)  (403 515)  (403 515)  Ram config bit: MEMT_bram_cbit_2

 (26 3)  (422 515)  (422 515)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_1
 (28 3)  (424 515)  (424 515)  routing T_8_32.lc_trk_g2_7 <X> T_8_32.input0_1
 (29 3)  (425 515)  (425 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (7 4)  (403 516)  (403 516)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (22 4)  (418 516)  (418 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (422 516)  (422 516)  routing T_8_32.lc_trk_g1_7 <X> T_8_32.input0_2
 (26 5)  (422 517)  (422 517)  routing T_8_32.lc_trk_g1_7 <X> T_8_32.input0_2
 (27 5)  (423 517)  (423 517)  routing T_8_32.lc_trk_g1_7 <X> T_8_32.input0_2
 (29 5)  (425 517)  (425 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (7 6)  (403 518)  (403 518)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (17 6)  (413 518)  (413 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (418 518)  (418 518)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (419 518)  (419 518)  routing T_8_32.sp12_h_l_12 <X> T_8_32.lc_trk_g1_7
 (26 6)  (422 518)  (422 518)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.input0_3
 (28 7)  (424 519)  (424 519)  routing T_8_32.lc_trk_g2_5 <X> T_8_32.input0_3
 (29 7)  (425 519)  (425 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (21 8)  (417 520)  (417 520)  routing T_8_32.sp12_v_t_0 <X> T_8_32.lc_trk_g2_3
 (22 8)  (418 520)  (418 520)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (420 520)  (420 520)  routing T_8_32.sp12_v_t_0 <X> T_8_32.lc_trk_g2_3
 (27 8)  (423 520)  (423 520)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.wire_bram/ram/WDATA_3
 (28 8)  (424 520)  (424 520)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.wire_bram/ram/WDATA_3
 (29 8)  (425 520)  (425 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (426 520)  (426 520)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.wire_bram/ram/WDATA_3
 (21 9)  (417 521)  (417 521)  routing T_8_32.sp12_v_t_0 <X> T_8_32.lc_trk_g2_3
 (29 9)  (425 521)  (425 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (30 9)  (426 521)  (426 521)  routing T_8_32.lc_trk_g3_6 <X> T_8_32.wire_bram/ram/WDATA_3
 (40 9)  (436 521)  (436 521)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (15 10)  (411 522)  (411 522)  routing T_8_32.sp12_v_b_5 <X> T_8_32.lc_trk_g2_5
 (17 10)  (413 522)  (413 522)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_5 lc_trk_g2_5
 (18 10)  (414 522)  (414 522)  routing T_8_32.sp12_v_b_5 <X> T_8_32.lc_trk_g2_5
 (22 10)  (418 522)  (418 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (421 522)  (421 522)  routing T_8_32.sp12_v_b_6 <X> T_8_32.lc_trk_g2_6
 (18 11)  (414 523)  (414 523)  routing T_8_32.sp12_v_b_5 <X> T_8_32.lc_trk_g2_5
 (22 11)  (418 523)  (418 523)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (420 523)  (420 523)  routing T_8_32.sp12_v_b_6 <X> T_8_32.lc_trk_g2_6
 (25 11)  (421 523)  (421 523)  routing T_8_32.sp12_v_b_6 <X> T_8_32.lc_trk_g2_6
 (26 11)  (422 523)  (422 523)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.input0_5
 (28 11)  (424 523)  (424 523)  routing T_8_32.lc_trk_g2_3 <X> T_8_32.input0_5
 (29 11)  (425 523)  (425 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (428 523)  (428 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (429 523)  (429 523)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.input2_5
 (34 11)  (430 523)  (430 523)  routing T_8_32.lc_trk_g3_0 <X> T_8_32.input2_5
 (35 12)  (431 524)  (431 524)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input2_6
 (14 13)  (410 525)  (410 525)  routing T_8_32.sp4_r_v_b_40 <X> T_8_32.lc_trk_g3_0
 (17 13)  (413 525)  (413 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (418 525)  (418 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 525)  (421 525)  routing T_8_32.sp4_r_v_b_42 <X> T_8_32.lc_trk_g3_2
 (26 13)  (422 525)  (422 525)  routing T_8_32.lc_trk_g1_3 <X> T_8_32.input0_6
 (27 13)  (423 525)  (423 525)  routing T_8_32.lc_trk_g1_3 <X> T_8_32.input0_6
 (29 13)  (425 525)  (425 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 525)  (428 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (429 525)  (429 525)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input2_6
 (34 13)  (430 525)  (430 525)  routing T_8_32.lc_trk_g3_5 <X> T_8_32.input2_6
 (1 14)  (397 526)  (397 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (15 14)  (411 526)  (411 526)  routing T_8_32.sp4_h_l_16 <X> T_8_32.lc_trk_g3_5
 (16 14)  (412 526)  (412 526)  routing T_8_32.sp4_h_l_16 <X> T_8_32.lc_trk_g3_5
 (17 14)  (413 526)  (413 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (421 526)  (421 526)  routing T_8_32.sp4_v_b_38 <X> T_8_32.lc_trk_g3_6
 (26 14)  (422 526)  (422 526)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_7
 (0 15)  (396 527)  (396 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (1 15)  (397 527)  (397 527)  routing T_8_32.lc_trk_g1_5 <X> T_8_32.wire_bram/ram/WE
 (17 15)  (413 527)  (413 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (414 527)  (414 527)  routing T_8_32.sp4_h_l_16 <X> T_8_32.lc_trk_g3_5
 (22 15)  (418 527)  (418 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (419 527)  (419 527)  routing T_8_32.sp4_v_b_38 <X> T_8_32.lc_trk_g3_6
 (25 15)  (421 527)  (421 527)  routing T_8_32.sp4_v_b_38 <X> T_8_32.lc_trk_g3_6
 (27 15)  (423 527)  (423 527)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_7
 (28 15)  (424 527)  (424 527)  routing T_8_32.lc_trk_g3_4 <X> T_8_32.input0_7
 (29 15)  (425 527)  (425 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (428 527)  (428 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (429 527)  (429 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_7
 (34 15)  (430 527)  (430 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_7
 (35 15)  (431 527)  (431 527)  routing T_8_32.lc_trk_g3_2 <X> T_8_32.input2_7


LogicTile_9_32

 (19 2)  (457 514)  (457 514)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_10_32

 (19 1)  (511 513)  (511 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_11_32

 (4 2)  (550 514)  (550 514)  routing T_11_32.sp4_v_b_0 <X> T_11_32.sp4_v_t_37


LogicTile_12_32

 (19 1)  (619 513)  (619 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_13_32

 (3 3)  (657 515)  (657 515)  routing T_13_32.sp12_v_b_0 <X> T_13_32.sp12_h_l_23


LogicTile_16_32

 (9 1)  (825 513)  (825 513)  routing T_16_32.sp4_v_t_36 <X> T_16_32.sp4_v_b_1


LogicTile_22_32

 (4 10)  (1148 522)  (1148 522)  routing T_22_32.sp4_h_r_6 <X> T_22_32.sp4_v_t_43
 (5 11)  (1149 523)  (1149 523)  routing T_22_32.sp4_h_r_6 <X> T_22_32.sp4_v_t_43
 (3 12)  (1147 524)  (1147 524)  routing T_22_32.sp12_v_b_1 <X> T_22_32.sp12_h_r_1
 (3 13)  (1147 525)  (1147 525)  routing T_22_32.sp12_v_b_1 <X> T_22_32.sp12_h_r_1


LogicTile_23_32

 (3 4)  (1201 516)  (1201 516)  routing T_23_32.sp12_v_b_0 <X> T_23_32.sp12_h_r_0
 (3 5)  (1201 517)  (1201 517)  routing T_23_32.sp12_v_b_0 <X> T_23_32.sp12_h_r_0


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (27 1)  (1333 513)  (1333 513)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input0_0
 (28 1)  (1334 513)  (1334 513)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_1 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 514)  (1332 514)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_1
 (0 3)  (1306 515)  (1306 515)  routing T_25_32.glb_netwk_3 <X> T_25_32.wire_bram/ram/WCLK
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (1333 515)  (1333 515)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_1
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_4 input0_1
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (17 4)  (1323 516)  (1323 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (1324 517)  (1324 517)  routing T_25_32.sp4_r_v_b_25 <X> T_25_32.lc_trk_g1_1
 (28 5)  (1334 517)  (1334 517)  routing T_25_32.lc_trk_g2_0 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (26 6)  (1332 518)  (1332 518)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_3
 (26 7)  (1332 519)  (1332 519)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_3
 (27 7)  (1333 519)  (1333 519)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_3
 (28 7)  (1334 519)  (1334 519)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (14 8)  (1320 520)  (1320 520)  routing T_25_32.sp12_v_b_0 <X> T_25_32.lc_trk_g2_0
 (17 8)  (1323 520)  (1323 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1328 520)  (1328 520)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1329 520)  (1329 520)  routing T_25_32.sp12_v_b_11 <X> T_25_32.lc_trk_g2_3
 (28 8)  (1334 520)  (1334 520)  routing T_25_32.lc_trk_g2_1 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (14 9)  (1320 521)  (1320 521)  routing T_25_32.sp12_v_b_0 <X> T_25_32.lc_trk_g2_0
 (15 9)  (1321 521)  (1321 521)  routing T_25_32.sp12_v_b_0 <X> T_25_32.lc_trk_g2_0
 (17 9)  (1323 521)  (1323 521)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (1324 521)  (1324 521)  routing T_25_32.sp4_r_v_b_33 <X> T_25_32.lc_trk_g2_1
 (26 9)  (1332 521)  (1332 521)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_4
 (27 9)  (1333 521)  (1333 521)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_4
 (28 9)  (1334 521)  (1334 521)  routing T_25_32.lc_trk_g3_3 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_3 input0_4
 (38 9)  (1344 521)  (1344 521)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (17 10)  (1323 522)  (1323 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1329 522)  (1329 522)  routing T_25_32.sp12_v_t_12 <X> T_25_32.lc_trk_g2_7
 (35 10)  (1341 522)  (1341 522)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_5
 (14 11)  (1320 523)  (1320 523)  routing T_25_32.sp12_v_t_19 <X> T_25_32.lc_trk_g2_4
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp12_v_t_19 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_19 lc_trk_g2_4
 (27 11)  (1333 523)  (1333 523)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input0_5
 (28 11)  (1334 523)  (1334 523)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 523)  (1339 523)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_5
 (35 11)  (1341 523)  (1341 523)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_5
 (15 12)  (1321 524)  (1321 524)  routing T_25_32.sp12_v_b_1 <X> T_25_32.lc_trk_g3_1
 (17 12)  (1323 524)  (1323 524)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (1324 524)  (1324 524)  routing T_25_32.sp12_v_b_1 <X> T_25_32.lc_trk_g3_1
 (21 12)  (1327 524)  (1327 524)  routing T_25_32.sp4_v_t_14 <X> T_25_32.lc_trk_g3_3
 (22 12)  (1328 524)  (1328 524)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 524)  (1329 524)  routing T_25_32.sp4_v_t_14 <X> T_25_32.lc_trk_g3_3
 (35 12)  (1341 524)  (1341 524)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.input2_6
 (17 13)  (1323 525)  (1323 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1324 525)  (1324 525)  routing T_25_32.sp12_v_b_1 <X> T_25_32.lc_trk_g3_1
 (27 13)  (1333 525)  (1333 525)  routing T_25_32.lc_trk_g1_1 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (1339 525)  (1339 525)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (16 14)  (1322 526)  (1322 526)  routing T_25_32.sp12_v_t_10 <X> T_25_32.lc_trk_g3_5
 (17 14)  (1323 526)  (1323 526)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_7
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (15 15)  (1321 527)  (1321 527)  routing T_25_32.sp4_v_t_33 <X> T_25_32.lc_trk_g3_4
 (16 15)  (1322 527)  (1322 527)  routing T_25_32.sp4_v_t_33 <X> T_25_32.lc_trk_g3_4
 (17 15)  (1323 527)  (1323 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (1328 527)  (1328 527)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1329 527)  (1329 527)  routing T_25_32.sp12_v_t_21 <X> T_25_32.lc_trk_g3_6
 (25 15)  (1331 527)  (1331 527)  routing T_25_32.sp12_v_t_21 <X> T_25_32.lc_trk_g3_6
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 527)  (1339 527)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input2_7


LogicTile_26_32

 (4 11)  (1352 523)  (1352 523)  routing T_26_32.sp4_v_b_1 <X> T_26_32.sp4_h_l_43
 (9 11)  (1357 523)  (1357 523)  routing T_26_32.sp4_v_b_7 <X> T_26_32.sp4_v_t_42


LogicTile_27_32

 (2 0)  (1404 512)  (1404 512)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (1 3)  (1403 515)  (1403 515)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_28_32

 (19 1)  (1475 513)  (1475 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_29_32

 (3 1)  (1513 513)  (1513 513)  routing T_29_32.sp12_h_l_23 <X> T_29_32.sp12_v_b_0


LogicTile_30_32

 (19 1)  (1583 513)  (1583 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (12 7)  (1576 519)  (1576 519)  routing T_30_32.sp4_h_l_40 <X> T_30_32.sp4_v_t_40
 (9 8)  (1573 520)  (1573 520)  routing T_30_32.sp4_h_l_41 <X> T_30_32.sp4_h_r_7
 (10 8)  (1574 520)  (1574 520)  routing T_30_32.sp4_h_l_41 <X> T_30_32.sp4_h_r_7


IO_Tile_33_32

 (12 2)  (1738 514)  (1738 514)  routing T_33_32.span4_horz_31 <X> T_33_32.span4_vert_t_13


LogicTile_3_31

 (9 11)  (135 507)  (135 507)  routing T_3_31.sp4_v_b_7 <X> T_3_31.sp4_v_t_42


LogicTile_6_31

 (19 5)  (307 501)  (307 501)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


RAM_Tile_8_31

 (15 0)  (411 496)  (411 496)  routing T_8_31.sp4_h_r_1 <X> T_8_31.lc_trk_g0_1
 (16 0)  (412 496)  (412 496)  routing T_8_31.sp4_h_r_1 <X> T_8_31.lc_trk_g0_1
 (17 0)  (413 496)  (413 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (417 496)  (417 496)  routing T_8_31.sp4_h_r_11 <X> T_8_31.lc_trk_g0_3
 (22 0)  (418 496)  (418 496)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (419 496)  (419 496)  routing T_8_31.sp4_h_r_11 <X> T_8_31.lc_trk_g0_3
 (24 0)  (420 496)  (420 496)  routing T_8_31.sp4_h_r_11 <X> T_8_31.lc_trk_g0_3
 (26 0)  (422 496)  (422 496)  routing T_8_31.lc_trk_g0_4 <X> T_8_31.input0_0
 (5 1)  (401 497)  (401 497)  routing T_8_31.sp4_h_r_0 <X> T_8_31.sp4_v_b_0
 (7 1)  (403 497)  (403 497)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 497)  (410 497)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g0_0
 (15 1)  (411 497)  (411 497)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g0_0
 (16 1)  (412 497)  (412 497)  routing T_8_31.sp4_h_r_0 <X> T_8_31.lc_trk_g0_0
 (17 1)  (413 497)  (413 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (414 497)  (414 497)  routing T_8_31.sp4_h_r_1 <X> T_8_31.lc_trk_g0_1
 (29 1)  (425 497)  (425 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (2 2)  (398 498)  (398 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (14 2)  (410 498)  (410 498)  routing T_8_31.sp12_h_l_3 <X> T_8_31.lc_trk_g0_4
 (16 2)  (412 498)  (412 498)  routing T_8_31.sp12_h_l_10 <X> T_8_31.lc_trk_g0_5
 (17 2)  (413 498)  (413 498)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_10 lc_trk_g0_5
 (21 2)  (417 498)  (417 498)  routing T_8_31.sp4_v_b_7 <X> T_8_31.lc_trk_g0_7
 (22 2)  (418 498)  (418 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (419 498)  (419 498)  routing T_8_31.sp4_v_b_7 <X> T_8_31.lc_trk_g0_7
 (25 2)  (421 498)  (421 498)  routing T_8_31.sp12_h_l_5 <X> T_8_31.lc_trk_g0_6
 (26 2)  (422 498)  (422 498)  routing T_8_31.lc_trk_g0_5 <X> T_8_31.input0_1
 (2 3)  (398 499)  (398 499)  routing T_8_31.lc_trk_g0_0 <X> T_8_31.wire_bram/ram/RCLK
 (14 3)  (410 499)  (410 499)  routing T_8_31.sp12_h_l_3 <X> T_8_31.lc_trk_g0_4
 (15 3)  (411 499)  (411 499)  routing T_8_31.sp12_h_l_3 <X> T_8_31.lc_trk_g0_4
 (17 3)  (413 499)  (413 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (418 499)  (418 499)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (420 499)  (420 499)  routing T_8_31.sp12_h_l_5 <X> T_8_31.lc_trk_g0_6
 (25 3)  (421 499)  (421 499)  routing T_8_31.sp12_h_l_5 <X> T_8_31.lc_trk_g0_6
 (29 3)  (425 499)  (425 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_5 input0_1
 (26 4)  (422 500)  (422 500)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_2
 (16 5)  (412 501)  (412 501)  routing T_8_31.sp12_h_r_8 <X> T_8_31.lc_trk_g1_0
 (17 5)  (413 501)  (413 501)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (422 501)  (422 501)  routing T_8_31.lc_trk_g0_6 <X> T_8_31.input0_2
 (29 5)  (425 501)  (425 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (4 6)  (400 502)  (400 502)  routing T_8_31.sp4_h_r_9 <X> T_8_31.sp4_v_t_38
 (6 6)  (402 502)  (402 502)  routing T_8_31.sp4_h_r_9 <X> T_8_31.sp4_v_t_38
 (21 6)  (417 502)  (417 502)  routing T_8_31.sp12_h_r_7 <X> T_8_31.lc_trk_g1_7
 (22 6)  (418 502)  (418 502)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_7 lc_trk_g1_7
 (24 6)  (420 502)  (420 502)  routing T_8_31.sp12_h_r_7 <X> T_8_31.lc_trk_g1_7
 (5 7)  (401 503)  (401 503)  routing T_8_31.sp4_h_r_9 <X> T_8_31.sp4_v_t_38
 (21 7)  (417 503)  (417 503)  routing T_8_31.sp12_h_r_7 <X> T_8_31.lc_trk_g1_7
 (22 7)  (418 503)  (418 503)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_22 lc_trk_g1_6
 (23 7)  (419 503)  (419 503)  routing T_8_31.sp12_h_r_22 <X> T_8_31.lc_trk_g1_6
 (25 7)  (421 503)  (421 503)  routing T_8_31.sp12_h_r_22 <X> T_8_31.lc_trk_g1_6
 (27 7)  (423 503)  (423 503)  routing T_8_31.lc_trk_g1_0 <X> T_8_31.input0_3
 (29 7)  (425 503)  (425 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (15 8)  (411 504)  (411 504)  routing T_8_31.sp4_h_l_28 <X> T_8_31.lc_trk_g2_1
 (16 8)  (412 504)  (412 504)  routing T_8_31.sp4_h_l_28 <X> T_8_31.lc_trk_g2_1
 (17 8)  (413 504)  (413 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (414 504)  (414 504)  routing T_8_31.sp4_h_l_28 <X> T_8_31.lc_trk_g2_1
 (26 8)  (422 504)  (422 504)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input0_4
 (29 8)  (425 504)  (425 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (426 504)  (426 504)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.wire_bram/ram/WDATA_11
 (18 9)  (414 505)  (414 505)  routing T_8_31.sp4_h_l_28 <X> T_8_31.lc_trk_g2_1
 (22 9)  (418 505)  (418 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (422 505)  (422 505)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input0_4
 (27 9)  (423 505)  (423 505)  routing T_8_31.lc_trk_g1_7 <X> T_8_31.input0_4
 (29 9)  (425 505)  (425 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (30 9)  (426 505)  (426 505)  routing T_8_31.lc_trk_g0_7 <X> T_8_31.wire_bram/ram/WDATA_11
 (40 9)  (436 505)  (436 505)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (17 11)  (413 507)  (413 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (424 507)  (424 507)  routing T_8_31.lc_trk_g2_1 <X> T_8_31.input0_5
 (29 11)  (425 507)  (425 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (428 507)  (428 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_3 input2_5
 (35 11)  (431 507)  (431 507)  routing T_8_31.lc_trk_g0_3 <X> T_8_31.input2_5
 (35 12)  (431 508)  (431 508)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.input2_6
 (26 13)  (422 509)  (422 509)  routing T_8_31.lc_trk_g2_2 <X> T_8_31.input0_6
 (28 13)  (424 509)  (424 509)  routing T_8_31.lc_trk_g2_2 <X> T_8_31.input0_6
 (29 13)  (425 509)  (425 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_2 input0_6
 (32 13)  (428 509)  (428 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (429 509)  (429 509)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.input2_6
 (34 13)  (430 509)  (430 509)  routing T_8_31.lc_trk_g3_5 <X> T_8_31.input2_6
 (0 14)  (396 510)  (396 510)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.wire_bram/ram/RE
 (1 14)  (397 510)  (397 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (15 14)  (411 510)  (411 510)  routing T_8_31.sp4_h_r_29 <X> T_8_31.lc_trk_g3_5
 (16 14)  (412 510)  (412 510)  routing T_8_31.sp4_h_r_29 <X> T_8_31.lc_trk_g3_5
 (17 14)  (413 510)  (413 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_29 lc_trk_g3_5
 (35 14)  (431 510)  (431 510)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_7
 (1 15)  (397 511)  (397 511)  routing T_8_31.lc_trk_g2_4 <X> T_8_31.wire_bram/ram/RE
 (18 15)  (414 511)  (414 511)  routing T_8_31.sp4_h_r_29 <X> T_8_31.lc_trk_g3_5
 (29 15)  (425 511)  (425 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (428 511)  (428 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (430 511)  (430 511)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_7
 (35 15)  (431 511)  (431 511)  routing T_8_31.lc_trk_g1_6 <X> T_8_31.input2_7


LogicTile_9_31

 (19 3)  (457 499)  (457 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (9 6)  (447 502)  (447 502)  routing T_9_31.sp4_h_r_1 <X> T_9_31.sp4_h_l_41
 (10 6)  (448 502)  (448 502)  routing T_9_31.sp4_h_r_1 <X> T_9_31.sp4_h_l_41
 (13 6)  (451 502)  (451 502)  routing T_9_31.sp4_h_r_5 <X> T_9_31.sp4_v_t_40
 (12 7)  (450 503)  (450 503)  routing T_9_31.sp4_h_r_5 <X> T_9_31.sp4_v_t_40
 (3 11)  (441 507)  (441 507)  routing T_9_31.sp12_v_b_1 <X> T_9_31.sp12_h_l_22
 (8 11)  (446 507)  (446 507)  routing T_9_31.sp4_h_r_7 <X> T_9_31.sp4_v_t_42
 (9 11)  (447 507)  (447 507)  routing T_9_31.sp4_h_r_7 <X> T_9_31.sp4_v_t_42


LogicTile_10_31

 (13 7)  (505 503)  (505 503)  routing T_10_31.sp4_v_b_0 <X> T_10_31.sp4_h_l_40


LogicTile_11_31

 (19 0)  (565 496)  (565 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (11 6)  (557 502)  (557 502)  routing T_11_31.sp4_v_b_9 <X> T_11_31.sp4_v_t_40
 (13 6)  (559 502)  (559 502)  routing T_11_31.sp4_v_b_9 <X> T_11_31.sp4_v_t_40
 (14 6)  (560 502)  (560 502)  routing T_11_31.sp4_v_b_4 <X> T_11_31.lc_trk_g1_4
 (16 7)  (562 503)  (562 503)  routing T_11_31.sp4_v_b_4 <X> T_11_31.lc_trk_g1_4
 (17 7)  (563 503)  (563 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (14 8)  (560 504)  (560 504)  routing T_11_31.sp4_h_l_21 <X> T_11_31.lc_trk_g2_0
 (15 9)  (561 505)  (561 505)  routing T_11_31.sp4_h_l_21 <X> T_11_31.lc_trk_g2_0
 (16 9)  (562 505)  (562 505)  routing T_11_31.sp4_h_l_21 <X> T_11_31.lc_trk_g2_0
 (17 9)  (563 505)  (563 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (8 12)  (554 508)  (554 508)  routing T_11_31.sp4_v_b_4 <X> T_11_31.sp4_h_r_10
 (9 12)  (555 508)  (555 508)  routing T_11_31.sp4_v_b_4 <X> T_11_31.sp4_h_r_10
 (10 12)  (556 508)  (556 508)  routing T_11_31.sp4_v_b_4 <X> T_11_31.sp4_h_r_10
 (22 14)  (568 510)  (568 510)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (572 510)  (572 510)  routing T_11_31.lc_trk_g3_4 <X> T_11_31.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 510)  (573 510)  routing T_11_31.lc_trk_g3_7 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 510)  (574 510)  routing T_11_31.lc_trk_g3_7 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 510)  (575 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 510)  (576 510)  routing T_11_31.lc_trk_g3_7 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 510)  (578 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 510)  (579 510)  routing T_11_31.lc_trk_g2_0 <X> T_11_31.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 510)  (581 510)  routing T_11_31.lc_trk_g1_4 <X> T_11_31.input_2_7
 (38 14)  (584 510)  (584 510)  LC_7 Logic Functioning bit
 (41 14)  (587 510)  (587 510)  LC_7 Logic Functioning bit
 (47 14)  (593 510)  (593 510)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (563 511)  (563 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (573 511)  (573 511)  routing T_11_31.lc_trk_g3_4 <X> T_11_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 511)  (574 511)  routing T_11_31.lc_trk_g3_4 <X> T_11_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 511)  (575 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 511)  (576 511)  routing T_11_31.lc_trk_g3_7 <X> T_11_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 511)  (578 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (580 511)  (580 511)  routing T_11_31.lc_trk_g1_4 <X> T_11_31.input_2_7
 (39 15)  (585 511)  (585 511)  LC_7 Logic Functioning bit
 (41 15)  (587 511)  (587 511)  LC_7 Logic Functioning bit
 (47 15)  (593 511)  (593 511)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_12_31

 (9 2)  (609 498)  (609 498)  routing T_12_31.sp4_v_b_1 <X> T_12_31.sp4_h_l_36
 (4 3)  (604 499)  (604 499)  routing T_12_31.sp4_h_r_4 <X> T_12_31.sp4_h_l_37
 (6 3)  (606 499)  (606 499)  routing T_12_31.sp4_h_r_4 <X> T_12_31.sp4_h_l_37
 (8 5)  (608 501)  (608 501)  routing T_12_31.sp4_h_r_4 <X> T_12_31.sp4_v_b_4
 (5 14)  (605 510)  (605 510)  routing T_12_31.sp4_v_b_9 <X> T_12_31.sp4_h_l_44


LogicTile_13_31

 (9 2)  (663 498)  (663 498)  routing T_13_31.sp4_v_b_1 <X> T_13_31.sp4_h_l_36
 (21 4)  (675 500)  (675 500)  routing T_13_31.sp4_v_b_3 <X> T_13_31.lc_trk_g1_3
 (22 4)  (676 500)  (676 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (677 500)  (677 500)  routing T_13_31.sp4_v_b_3 <X> T_13_31.lc_trk_g1_3
 (13 7)  (667 503)  (667 503)  routing T_13_31.sp4_v_b_0 <X> T_13_31.sp4_h_l_40
 (22 8)  (676 504)  (676 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (10 10)  (664 506)  (664 506)  routing T_13_31.sp4_v_b_2 <X> T_13_31.sp4_h_l_42
 (13 11)  (667 507)  (667 507)  routing T_13_31.sp4_v_b_3 <X> T_13_31.sp4_h_l_45
 (22 11)  (676 507)  (676 507)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (677 507)  (677 507)  routing T_13_31.sp12_v_b_14 <X> T_13_31.lc_trk_g2_6
 (3 12)  (657 508)  (657 508)  routing T_13_31.sp12_v_b_1 <X> T_13_31.sp12_h_r_1
 (25 12)  (679 508)  (679 508)  routing T_13_31.sp4_h_r_34 <X> T_13_31.lc_trk_g3_2
 (3 13)  (657 509)  (657 509)  routing T_13_31.sp12_v_b_1 <X> T_13_31.sp12_h_r_1
 (22 13)  (676 509)  (676 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (677 509)  (677 509)  routing T_13_31.sp4_h_r_34 <X> T_13_31.lc_trk_g3_2
 (24 13)  (678 509)  (678 509)  routing T_13_31.sp4_h_r_34 <X> T_13_31.lc_trk_g3_2
 (28 14)  (682 510)  (682 510)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 510)  (683 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 510)  (684 510)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 510)  (686 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 510)  (688 510)  routing T_13_31.lc_trk_g1_3 <X> T_13_31.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 510)  (692 510)  LC_7 Logic Functioning bit
 (41 14)  (695 510)  (695 510)  LC_7 Logic Functioning bit
 (47 14)  (701 510)  (701 510)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (702 510)  (702 510)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (680 511)  (680 511)  routing T_13_31.lc_trk_g2_3 <X> T_13_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 511)  (682 511)  routing T_13_31.lc_trk_g2_3 <X> T_13_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 511)  (683 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 511)  (684 511)  routing T_13_31.lc_trk_g2_6 <X> T_13_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 511)  (685 511)  routing T_13_31.lc_trk_g1_3 <X> T_13_31.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 511)  (686 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (687 511)  (687 511)  routing T_13_31.lc_trk_g3_2 <X> T_13_31.input_2_7
 (34 15)  (688 511)  (688 511)  routing T_13_31.lc_trk_g3_2 <X> T_13_31.input_2_7
 (35 15)  (689 511)  (689 511)  routing T_13_31.lc_trk_g3_2 <X> T_13_31.input_2_7
 (39 15)  (693 511)  (693 511)  LC_7 Logic Functioning bit
 (41 15)  (695 511)  (695 511)  LC_7 Logic Functioning bit


LogicTile_16_31

 (3 3)  (819 499)  (819 499)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_l_23
 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (9 4)  (825 500)  (825 500)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_r_4
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (8 6)  (824 502)  (824 502)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_l_41
 (9 6)  (825 502)  (825 502)  routing T_16_31.sp4_v_t_41 <X> T_16_31.sp4_h_l_41


LogicTile_17_31

 (3 3)  (877 499)  (877 499)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_l_23
 (3 4)  (877 500)  (877 500)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0
 (3 5)  (877 501)  (877 501)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0
 (3 11)  (877 507)  (877 507)  routing T_17_31.sp12_v_b_1 <X> T_17_31.sp12_h_l_22


LogicTile_18_31

 (3 3)  (931 499)  (931 499)  routing T_18_31.sp12_v_b_0 <X> T_18_31.sp12_h_l_23
 (3 4)  (931 500)  (931 500)  routing T_18_31.sp12_v_b_0 <X> T_18_31.sp12_h_r_0
 (3 5)  (931 501)  (931 501)  routing T_18_31.sp12_v_b_0 <X> T_18_31.sp12_h_r_0


LogicTile_19_31

 (3 4)  (985 500)  (985 500)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0
 (3 5)  (985 501)  (985 501)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0


LogicTile_20_31

 (8 4)  (1044 500)  (1044 500)  routing T_20_31.sp4_h_l_41 <X> T_20_31.sp4_h_r_4
 (3 13)  (1039 509)  (1039 509)  routing T_20_31.sp12_h_l_22 <X> T_20_31.sp12_h_r_1


LogicTile_21_31

 (8 4)  (1098 500)  (1098 500)  routing T_21_31.sp4_v_b_4 <X> T_21_31.sp4_h_r_4
 (9 4)  (1099 500)  (1099 500)  routing T_21_31.sp4_v_b_4 <X> T_21_31.sp4_h_r_4
 (3 12)  (1093 508)  (1093 508)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1
 (3 13)  (1093 509)  (1093 509)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_r_1


LogicTile_22_31

 (5 0)  (1149 496)  (1149 496)  routing T_22_31.sp4_v_b_0 <X> T_22_31.sp4_h_r_0
 (6 1)  (1150 497)  (1150 497)  routing T_22_31.sp4_v_b_0 <X> T_22_31.sp4_h_r_0
 (3 13)  (1147 509)  (1147 509)  routing T_22_31.sp12_h_l_22 <X> T_22_31.sp12_h_r_1


LogicTile_23_31

 (2 0)  (1200 496)  (1200 496)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_24_31

 (8 0)  (1260 496)  (1260 496)  routing T_24_31.sp4_v_b_1 <X> T_24_31.sp4_h_r_1
 (9 0)  (1261 496)  (1261 496)  routing T_24_31.sp4_v_b_1 <X> T_24_31.sp4_h_r_1
 (8 4)  (1260 500)  (1260 500)  routing T_24_31.sp4_h_l_41 <X> T_24_31.sp4_h_r_4
 (9 8)  (1261 504)  (1261 504)  routing T_24_31.sp4_h_l_41 <X> T_24_31.sp4_h_r_7
 (10 8)  (1262 504)  (1262 504)  routing T_24_31.sp4_h_l_41 <X> T_24_31.sp4_h_r_7


RAM_Tile_25_31

 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp12_h_r_9 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (1328 496)  (1328 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1329 496)  (1329 496)  routing T_25_31.sp12_h_l_16 <X> T_25_31.lc_trk_g0_3
 (26 0)  (1332 496)  (1332 496)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 497)  (1320 497)  routing T_25_31.sp12_h_l_15 <X> T_25_31.lc_trk_g0_0
 (16 1)  (1322 497)  (1322 497)  routing T_25_31.sp12_h_l_15 <X> T_25_31.lc_trk_g0_0
 (17 1)  (1323 497)  (1323 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_l_15 lc_trk_g0_0
 (21 1)  (1327 497)  (1327 497)  routing T_25_31.sp12_h_l_16 <X> T_25_31.lc_trk_g0_3
 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_0
 (27 1)  (1333 497)  (1333 497)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (14 2)  (1320 498)  (1320 498)  routing T_25_31.sp4_v_b_4 <X> T_25_31.lc_trk_g0_4
 (26 2)  (1332 498)  (1332 498)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (0 3)  (1306 499)  (1306 499)  routing T_25_31.lc_trk_g1_1 <X> T_25_31.wire_bram/ram/RCLK
 (2 3)  (1308 499)  (1308 499)  routing T_25_31.lc_trk_g1_1 <X> T_25_31.wire_bram/ram/RCLK
 (16 3)  (1322 499)  (1322 499)  routing T_25_31.sp4_v_b_4 <X> T_25_31.lc_trk_g0_4
 (17 3)  (1323 499)  (1323 499)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (1332 499)  (1332 499)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g1_6 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (15 4)  (1321 500)  (1321 500)  routing T_25_31.sp4_h_r_17 <X> T_25_31.lc_trk_g1_1
 (16 4)  (1322 500)  (1322 500)  routing T_25_31.sp4_h_r_17 <X> T_25_31.lc_trk_g1_1
 (17 4)  (1323 500)  (1323 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 500)  (1324 500)  routing T_25_31.sp4_h_r_17 <X> T_25_31.lc_trk_g1_1
 (18 5)  (1324 501)  (1324 501)  routing T_25_31.sp4_h_r_17 <X> T_25_31.lc_trk_g1_1
 (22 5)  (1328 501)  (1328 501)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_9 lc_trk_g1_2
 (23 5)  (1329 501)  (1329 501)  routing T_25_31.sp12_h_l_9 <X> T_25_31.lc_trk_g1_2
 (27 5)  (1333 501)  (1333 501)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.input0_2
 (28 5)  (1334 501)  (1334 501)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (14 6)  (1320 502)  (1320 502)  routing T_25_31.sp4_h_l_1 <X> T_25_31.lc_trk_g1_4
 (22 6)  (1328 502)  (1328 502)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1329 502)  (1329 502)  routing T_25_31.sp12_h_l_12 <X> T_25_31.lc_trk_g1_7
 (25 6)  (1331 502)  (1331 502)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g1_6
 (15 7)  (1321 503)  (1321 503)  routing T_25_31.sp4_h_l_1 <X> T_25_31.lc_trk_g1_4
 (16 7)  (1322 503)  (1322 503)  routing T_25_31.sp4_h_l_1 <X> T_25_31.lc_trk_g1_4
 (17 7)  (1323 503)  (1323 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (1328 503)  (1328 503)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1330 503)  (1330 503)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g1_6
 (25 7)  (1331 503)  (1331 503)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g1_6
 (26 7)  (1332 503)  (1332 503)  routing T_25_31.lc_trk_g0_3 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (27 8)  (1333 504)  (1333 504)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.wire_bram/ram/WDATA_11
 (28 8)  (1334 504)  (1334 504)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.wire_bram/ram/WDATA_11
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (40 9)  (1346 505)  (1346 505)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (26 10)  (1332 506)  (1332 506)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_5
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (1332 507)  (1332 507)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_5
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_5
 (28 11)  (1334 507)  (1334 507)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_2 input2_5
 (34 11)  (1340 507)  (1340 507)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input2_5
 (35 11)  (1341 507)  (1341 507)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input2_5
 (14 12)  (1320 508)  (1320 508)  routing T_25_31.sp4_h_r_40 <X> T_25_31.lc_trk_g3_0
 (15 12)  (1321 508)  (1321 508)  routing T_25_31.sp12_v_b_1 <X> T_25_31.lc_trk_g3_1
 (17 12)  (1323 508)  (1323 508)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (1324 508)  (1324 508)  routing T_25_31.sp12_v_b_1 <X> T_25_31.lc_trk_g3_1
 (26 12)  (1332 508)  (1332 508)  routing T_25_31.lc_trk_g0_4 <X> T_25_31.input0_6
 (35 12)  (1341 508)  (1341 508)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.input2_6
 (14 13)  (1320 509)  (1320 509)  routing T_25_31.sp4_h_r_40 <X> T_25_31.lc_trk_g3_0
 (15 13)  (1321 509)  (1321 509)  routing T_25_31.sp4_h_r_40 <X> T_25_31.lc_trk_g3_0
 (16 13)  (1322 509)  (1322 509)  routing T_25_31.sp4_h_r_40 <X> T_25_31.lc_trk_g3_0
 (17 13)  (1323 509)  (1323 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (1324 509)  (1324 509)  routing T_25_31.sp12_v_b_1 <X> T_25_31.lc_trk_g3_1
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_4 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_5 input2_6
 (33 13)  (1339 509)  (1339 509)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.input2_6
 (34 13)  (1340 509)  (1340 509)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.input2_6
 (0 14)  (1306 510)  (1306 510)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (6 14)  (1312 510)  (1312 510)  routing T_25_31.sp4_h_l_41 <X> T_25_31.sp4_v_t_44
 (15 14)  (1321 510)  (1321 510)  routing T_25_31.sp4_h_r_37 <X> T_25_31.lc_trk_g3_5
 (16 14)  (1322 510)  (1322 510)  routing T_25_31.sp4_h_r_37 <X> T_25_31.lc_trk_g3_5
 (17 14)  (1323 510)  (1323 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 510)  (1324 510)  routing T_25_31.sp4_h_r_37 <X> T_25_31.lc_trk_g3_5
 (25 14)  (1331 510)  (1331 510)  routing T_25_31.sp12_v_t_5 <X> T_25_31.lc_trk_g3_6
 (26 14)  (1332 510)  (1332 510)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input0_7
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (3 15)  (1309 511)  (1309 511)  routing T_25_31.sp12_h_l_22 <X> T_25_31.sp12_v_t_22
 (22 15)  (1328 511)  (1328 511)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_5 lc_trk_g3_6
 (24 15)  (1330 511)  (1330 511)  routing T_25_31.sp12_v_t_5 <X> T_25_31.lc_trk_g3_6
 (25 15)  (1331 511)  (1331 511)  routing T_25_31.sp12_v_t_5 <X> T_25_31.lc_trk_g3_6
 (27 15)  (1333 511)  (1333 511)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_1 input2_7


LogicTile_28_31

 (8 11)  (1464 507)  (1464 507)  routing T_28_31.sp4_h_l_42 <X> T_28_31.sp4_v_t_42


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (4 7)  (13 487)  (13 487)  routing T_0_30.span4_vert_b_6 <X> T_0_30.lc_trk_g0_6
 (5 7)  (12 487)  (12 487)  routing T_0_30.span4_vert_b_6 <X> T_0_30.lc_trk_g0_6
 (7 7)  (10 487)  (10 487)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (12 10)  (5 490)  (5 490)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (5 11)  (12 491)  (12 491)  routing T_0_30.span4_horz_18 <X> T_0_30.lc_trk_g1_2
 (6 11)  (11 491)  (11 491)  routing T_0_30.span4_horz_18 <X> T_0_30.lc_trk_g1_2
 (7 11)  (10 491)  (10 491)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g1_2 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (16 14)  (1 494)  (1 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (10 10)  (136 490)  (136 490)  routing T_3_30.sp4_v_b_2 <X> T_3_30.sp4_h_l_42


LogicTile_4_30

 (11 14)  (191 494)  (191 494)  routing T_4_30.sp4_h_r_5 <X> T_4_30.sp4_v_t_46
 (13 14)  (193 494)  (193 494)  routing T_4_30.sp4_h_r_5 <X> T_4_30.sp4_v_t_46
 (12 15)  (192 495)  (192 495)  routing T_4_30.sp4_h_r_5 <X> T_4_30.sp4_v_t_46


LogicTile_5_30

 (2 0)  (236 480)  (236 480)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_7_30

 (3 8)  (345 488)  (345 488)  routing T_7_30.sp12_h_r_1 <X> T_7_30.sp12_v_b_1
 (3 9)  (345 489)  (345 489)  routing T_7_30.sp12_h_r_1 <X> T_7_30.sp12_v_b_1


RAM_Tile_8_30

 (7 0)  (403 480)  (403 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 481)  (403 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 482)  (403 482)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 483)  (396 483)  routing T_8_30.glb_netwk_3 <X> T_8_30.wire_bram/ram/WCLK
 (7 3)  (403 483)  (403 483)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 484)  (403 484)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (403 485)  (403 485)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (403 486)  (403 486)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (17 6)  (413 486)  (413 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (421 486)  (421 486)  routing T_8_30.sp4_v_b_6 <X> T_8_30.lc_trk_g1_6
 (7 7)  (403 487)  (403 487)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (18 7)  (414 487)  (414 487)  routing T_8_30.sp4_r_v_b_29 <X> T_8_30.lc_trk_g1_5
 (22 7)  (418 487)  (418 487)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (419 487)  (419 487)  routing T_8_30.sp4_v_b_6 <X> T_8_30.lc_trk_g1_6
 (27 8)  (423 488)  (423 488)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (426 488)  (426 488)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (30 9)  (426 489)  (426 489)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_3
 (38 9)  (434 489)  (434 489)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 495)  (396 495)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.wire_bram/ram/WE


LogicTile_9_30

 (4 2)  (442 482)  (442 482)  routing T_9_30.sp4_v_b_4 <X> T_9_30.sp4_v_t_37
 (6 2)  (444 482)  (444 482)  routing T_9_30.sp4_v_b_4 <X> T_9_30.sp4_v_t_37


LogicTile_10_30

 (19 0)  (511 480)  (511 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0
 (19 1)  (619 481)  (619 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_13_30

 (19 1)  (673 481)  (673 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (19 2)  (673 482)  (673 482)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 3)  (657 483)  (657 483)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_l_23
 (3 4)  (657 484)  (657 484)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_r_0
 (3 5)  (657 485)  (657 485)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_r_0


LogicTile_14_30

 (3 12)  (711 492)  (711 492)  routing T_14_30.sp12_v_b_1 <X> T_14_30.sp12_h_r_1
 (3 13)  (711 493)  (711 493)  routing T_14_30.sp12_v_b_1 <X> T_14_30.sp12_h_r_1


LogicTile_16_30

 (9 1)  (825 481)  (825 481)  routing T_16_30.sp4_v_t_36 <X> T_16_30.sp4_v_b_1
 (17 3)  (833 483)  (833 483)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (816 486)  (816 486)  routing T_16_30.glb_netwk_3 <X> T_16_30.glb2local_0
 (1 6)  (817 486)  (817 486)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (816 487)  (816 487)  routing T_16_30.glb_netwk_3 <X> T_16_30.glb2local_0
 (31 10)  (847 490)  (847 490)  routing T_16_30.lc_trk_g0_4 <X> T_16_30.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 490)  (848 490)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 490)  (852 490)  LC_5 Logic Functioning bit
 (37 10)  (853 490)  (853 490)  LC_5 Logic Functioning bit
 (38 10)  (854 490)  (854 490)  LC_5 Logic Functioning bit
 (39 10)  (855 490)  (855 490)  LC_5 Logic Functioning bit
 (48 10)  (864 490)  (864 490)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (867 490)  (867 490)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (852 491)  (852 491)  LC_5 Logic Functioning bit
 (37 11)  (853 491)  (853 491)  LC_5 Logic Functioning bit
 (38 11)  (854 491)  (854 491)  LC_5 Logic Functioning bit
 (39 11)  (855 491)  (855 491)  LC_5 Logic Functioning bit


LogicTile_17_30

 (2 0)  (876 480)  (876 480)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (877 480)  (877 480)  routing T_17_30.sp12_h_r_0 <X> T_17_30.sp12_v_b_0
 (3 1)  (877 481)  (877 481)  routing T_17_30.sp12_h_r_0 <X> T_17_30.sp12_v_b_0


LogicTile_20_30

 (12 7)  (1048 487)  (1048 487)  routing T_20_30.sp4_h_l_40 <X> T_20_30.sp4_v_t_40


LogicTile_21_30

 (19 4)  (1109 484)  (1109 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (8 12)  (1098 492)  (1098 492)  routing T_21_30.sp4_v_b_4 <X> T_21_30.sp4_h_r_10
 (9 12)  (1099 492)  (1099 492)  routing T_21_30.sp4_v_b_4 <X> T_21_30.sp4_h_r_10
 (10 12)  (1100 492)  (1100 492)  routing T_21_30.sp4_v_b_4 <X> T_21_30.sp4_h_r_10


LogicTile_22_30

 (19 0)  (1163 480)  (1163 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_23_30

 (2 10)  (1200 490)  (1200 490)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_24_30

 (19 1)  (1271 481)  (1271 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 482)  (1320 482)  routing T_25_30.sp4_v_b_4 <X> T_25_30.lc_trk_g0_4
 (0 3)  (1306 483)  (1306 483)  routing T_25_30.glb_netwk_3 <X> T_25_30.wire_bram/ram/WCLK
 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 483)  (1322 483)  routing T_25_30.sp4_v_b_4 <X> T_25_30.lc_trk_g0_4
 (17 3)  (1323 483)  (1323 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (3 6)  (1309 486)  (1309 486)  routing T_25_30.sp12_v_b_0 <X> T_25_30.sp12_v_t_23
 (6 6)  (1312 486)  (1312 486)  routing T_25_30.sp4_h_l_47 <X> T_25_30.sp4_v_t_38
 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (1333 488)  (1333 488)  routing T_25_30.lc_trk_g3_0 <X> T_25_30.wire_bram/ram/WDATA_3
 (28 8)  (1334 488)  (1334 488)  routing T_25_30.lc_trk_g3_0 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (38 9)  (1344 489)  (1344 489)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (17 13)  (1323 493)  (1323 493)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g0_4 <X> T_25_30.wire_bram/ram/WE


LogicTile_26_30

 (10 3)  (1358 483)  (1358 483)  routing T_26_30.sp4_h_l_45 <X> T_26_30.sp4_v_t_36
 (6 14)  (1354 494)  (1354 494)  routing T_26_30.sp4_v_b_6 <X> T_26_30.sp4_v_t_44
 (5 15)  (1353 495)  (1353 495)  routing T_26_30.sp4_v_b_6 <X> T_26_30.sp4_v_t_44


IO_Tile_0_29

 (11 6)  (6 470)  (6 470)  routing T_0_29.span4_vert_b_2 <X> T_0_29.span4_vert_t_14
 (13 7)  (4 471)  (4 471)  routing T_0_29.span4_horz_37 <X> T_0_29.span4_vert_b_2


LogicTile_1_29

 (6 3)  (24 467)  (24 467)  routing T_1_29.sp4_h_r_0 <X> T_1_29.sp4_h_l_37


LogicTile_2_29

 (19 12)  (91 476)  (91 476)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_3_29

 (19 2)  (145 466)  (145 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_8_29

 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 466)  (396 466)  routing T_8_29.lc_trk_g2_0 <X> T_8_29.wire_bram/ram/RCLK
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 467)  (398 467)  routing T_8_29.lc_trk_g2_0 <X> T_8_29.wire_bram/ram/RCLK
 (14 4)  (410 468)  (410 468)  routing T_8_29.sp4_h_r_16 <X> T_8_29.lc_trk_g1_0
 (14 5)  (410 469)  (410 469)  routing T_8_29.sp4_h_r_16 <X> T_8_29.lc_trk_g1_0
 (15 5)  (411 469)  (411 469)  routing T_8_29.sp4_h_r_16 <X> T_8_29.lc_trk_g1_0
 (16 5)  (412 469)  (412 469)  routing T_8_29.sp4_h_r_16 <X> T_8_29.lc_trk_g1_0
 (17 5)  (413 469)  (413 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_16 lc_trk_g1_0
 (14 8)  (410 472)  (410 472)  routing T_8_29.sp4_v_t_13 <X> T_8_29.lc_trk_g2_0
 (27 8)  (423 472)  (423 472)  routing T_8_29.lc_trk_g1_0 <X> T_8_29.wire_bram/ram/WDATA_11
 (29 8)  (425 472)  (425 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (16 9)  (412 473)  (412 473)  routing T_8_29.sp4_v_t_13 <X> T_8_29.lc_trk_g2_0
 (17 9)  (413 473)  (413 473)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (38 9)  (434 473)  (434 473)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (0 14)  (396 478)  (396 478)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/RE
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 478)  (413 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 479)  (396 479)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/RE
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g3_5 <X> T_8_29.wire_bram/ram/RE
 (18 15)  (414 479)  (414 479)  routing T_8_29.sp4_r_v_b_45 <X> T_8_29.lc_trk_g3_5


LogicTile_9_29

 (19 4)  (457 468)  (457 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (4 14)  (442 478)  (442 478)  routing T_9_29.sp4_h_r_9 <X> T_9_29.sp4_v_t_44
 (5 15)  (443 479)  (443 479)  routing T_9_29.sp4_h_r_9 <X> T_9_29.sp4_v_t_44


LogicTile_10_29

 (2 8)  (494 472)  (494 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_29

 (12 6)  (558 470)  (558 470)  routing T_11_29.sp4_h_r_2 <X> T_11_29.sp4_h_l_40
 (13 7)  (559 471)  (559 471)  routing T_11_29.sp4_h_r_2 <X> T_11_29.sp4_h_l_40


LogicTile_12_29

 (3 1)  (603 465)  (603 465)  routing T_12_29.sp12_h_l_23 <X> T_12_29.sp12_v_b_0


LogicTile_13_29

 (3 0)  (657 464)  (657 464)  routing T_13_29.sp12_h_r_0 <X> T_13_29.sp12_v_b_0
 (3 1)  (657 465)  (657 465)  routing T_13_29.sp12_h_r_0 <X> T_13_29.sp12_v_b_0
 (3 11)  (657 475)  (657 475)  routing T_13_29.sp12_v_b_1 <X> T_13_29.sp12_h_l_22
 (3 12)  (657 476)  (657 476)  routing T_13_29.sp12_v_b_1 <X> T_13_29.sp12_h_r_1
 (3 13)  (657 477)  (657 477)  routing T_13_29.sp12_v_b_1 <X> T_13_29.sp12_h_r_1


LogicTile_14_29

 (3 3)  (711 467)  (711 467)  routing T_14_29.sp12_v_b_0 <X> T_14_29.sp12_h_l_23


LogicTile_15_29

 (12 2)  (774 466)  (774 466)  routing T_15_29.sp4_v_b_2 <X> T_15_29.sp4_h_l_39


LogicTile_16_29

 (9 4)  (825 468)  (825 468)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_h_r_4
 (9 5)  (825 469)  (825 469)  routing T_16_29.sp4_v_t_41 <X> T_16_29.sp4_v_b_4
 (19 14)  (835 478)  (835 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_19_29

 (10 11)  (992 475)  (992 475)  routing T_19_29.sp4_h_l_39 <X> T_19_29.sp4_v_t_42


LogicTile_20_29

 (8 4)  (1044 468)  (1044 468)  routing T_20_29.sp4_h_l_41 <X> T_20_29.sp4_h_r_4


LogicTile_21_29

 (19 4)  (1109 468)  (1109 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_24_29

 (8 4)  (1260 468)  (1260 468)  routing T_24_29.sp4_h_l_41 <X> T_24_29.sp4_h_r_4
 (12 8)  (1264 472)  (1264 472)  routing T_24_29.sp4_v_b_2 <X> T_24_29.sp4_h_r_8
 (11 9)  (1263 473)  (1263 473)  routing T_24_29.sp4_v_b_2 <X> T_24_29.sp4_h_r_8
 (13 9)  (1265 473)  (1265 473)  routing T_24_29.sp4_v_b_2 <X> T_24_29.sp4_h_r_8


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (15 2)  (1321 466)  (1321 466)  routing T_25_29.sp4_h_r_21 <X> T_25_29.lc_trk_g0_5
 (16 2)  (1322 466)  (1322 466)  routing T_25_29.sp4_h_r_21 <X> T_25_29.lc_trk_g0_5
 (17 2)  (1323 466)  (1323 466)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1324 466)  (1324 466)  routing T_25_29.sp4_h_r_21 <X> T_25_29.lc_trk_g0_5
 (0 3)  (1306 467)  (1306 467)  routing T_25_29.lc_trk_g1_1 <X> T_25_29.wire_bram/ram/RCLK
 (2 3)  (1308 467)  (1308 467)  routing T_25_29.lc_trk_g1_1 <X> T_25_29.wire_bram/ram/RCLK
 (3 3)  (1309 467)  (1309 467)  routing T_25_29.sp12_v_b_0 <X> T_25_29.sp12_h_l_23
 (18 3)  (1324 467)  (1324 467)  routing T_25_29.sp4_h_r_21 <X> T_25_29.lc_trk_g0_5
 (15 4)  (1321 468)  (1321 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (16 4)  (1322 468)  (1322 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (17 4)  (1323 468)  (1323 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 468)  (1324 468)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (18 5)  (1324 469)  (1324 469)  routing T_25_29.sp4_h_r_17 <X> T_25_29.lc_trk_g1_1
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 472)  (1336 472)  routing T_25_29.lc_trk_g0_5 <X> T_25_29.wire_bram/ram/WDATA_11
 (40 9)  (1346 473)  (1346 473)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 11)  (1320 475)  (1320 475)  routing T_25_29.sp4_r_v_b_36 <X> T_25_29.lc_trk_g2_4
 (17 11)  (1323 475)  (1323 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 478)  (1306 478)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE


LogicTile_26_29

 (4 2)  (1352 466)  (1352 466)  routing T_26_29.sp4_v_b_0 <X> T_26_29.sp4_v_t_37
 (11 6)  (1359 470)  (1359 470)  routing T_26_29.sp4_v_b_2 <X> T_26_29.sp4_v_t_40
 (12 7)  (1360 471)  (1360 471)  routing T_26_29.sp4_v_b_2 <X> T_26_29.sp4_v_t_40


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 448)  (417 448)  routing T_8_28.sp4_v_b_11 <X> T_8_28.lc_trk_g0_3
 (22 0)  (418 448)  (418 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 448)  (419 448)  routing T_8_28.sp4_v_b_11 <X> T_8_28.lc_trk_g0_3
 (7 1)  (403 449)  (403 449)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 449)  (417 449)  routing T_8_28.sp4_v_b_11 <X> T_8_28.lc_trk_g0_3
 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 451)  (396 451)  routing T_8_28.glb_netwk_3 <X> T_8_28.wire_bram/ram/WCLK
 (7 3)  (403 451)  (403 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (403 453)  (403 453)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (17 6)  (413 454)  (413 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (7 7)  (403 455)  (403 455)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 456)  (425 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (30 9)  (426 457)  (426 457)  routing T_8_28.lc_trk_g0_3 <X> T_8_28.wire_bram/ram/WDATA_3
 (37 9)  (433 457)  (433 457)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 463)  (396 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.wire_bram/ram/WE


LogicTile_9_28

 (10 2)  (448 450)  (448 450)  routing T_9_28.sp4_v_b_8 <X> T_9_28.sp4_h_l_36
 (8 3)  (446 451)  (446 451)  routing T_9_28.sp4_h_l_36 <X> T_9_28.sp4_v_t_36
 (13 6)  (451 454)  (451 454)  routing T_9_28.sp4_v_b_5 <X> T_9_28.sp4_v_t_40
 (13 10)  (451 458)  (451 458)  routing T_9_28.sp4_v_b_8 <X> T_9_28.sp4_v_t_45


LogicTile_10_28

 (11 9)  (503 457)  (503 457)  routing T_10_28.sp4_h_l_37 <X> T_10_28.sp4_h_r_8
 (13 9)  (505 457)  (505 457)  routing T_10_28.sp4_h_l_37 <X> T_10_28.sp4_h_r_8


LogicTile_12_28

 (4 14)  (604 462)  (604 462)  routing T_12_28.sp4_v_b_1 <X> T_12_28.sp4_v_t_44
 (6 14)  (606 462)  (606 462)  routing T_12_28.sp4_v_b_1 <X> T_12_28.sp4_v_t_44
 (9 15)  (609 463)  (609 463)  routing T_12_28.sp4_v_b_10 <X> T_12_28.sp4_v_t_47


LogicTile_14_28

 (13 8)  (721 456)  (721 456)  routing T_14_28.sp4_h_l_45 <X> T_14_28.sp4_v_b_8
 (12 9)  (720 457)  (720 457)  routing T_14_28.sp4_h_l_45 <X> T_14_28.sp4_v_b_8


LogicTile_15_28

 (19 2)  (781 450)  (781 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_16_28

 (8 5)  (824 453)  (824 453)  routing T_16_28.sp4_v_t_36 <X> T_16_28.sp4_v_b_4
 (10 5)  (826 453)  (826 453)  routing T_16_28.sp4_v_t_36 <X> T_16_28.sp4_v_b_4


LogicTile_24_28

 (19 2)  (1271 450)  (1271 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 451)  (1306 451)  routing T_25_28.glb_netwk_3 <X> T_25_28.wire_bram/ram/WCLK
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (22 7)  (1328 455)  (1328 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1329 455)  (1329 455)  routing T_25_28.sp4_v_b_22 <X> T_25_28.lc_trk_g1_6
 (24 7)  (1330 455)  (1330 455)  routing T_25_28.sp4_v_b_22 <X> T_25_28.lc_trk_g1_6
 (27 8)  (1333 456)  (1333 456)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 456)  (1336 456)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (30 9)  (1336 457)  (1336 457)  routing T_25_28.lc_trk_g1_6 <X> T_25_28.wire_bram/ram/WDATA_3
 (39 9)  (1345 457)  (1345 457)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (14 10)  (1320 458)  (1320 458)  routing T_25_28.sp12_v_t_3 <X> T_25_28.lc_trk_g2_4
 (14 11)  (1320 459)  (1320 459)  routing T_25_28.sp12_v_t_3 <X> T_25_28.lc_trk_g2_4
 (15 11)  (1321 459)  (1321 459)  routing T_25_28.sp12_v_t_3 <X> T_25_28.lc_trk_g2_4
 (17 11)  (1323 459)  (1323 459)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE


LogicTile_26_28

 (19 0)  (1367 448)  (1367 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 2)  (1367 450)  (1367 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 3)  (1356 451)  (1356 451)  routing T_26_28.sp4_v_b_10 <X> T_26_28.sp4_v_t_36
 (10 3)  (1358 451)  (1358 451)  routing T_26_28.sp4_v_b_10 <X> T_26_28.sp4_v_t_36
 (9 11)  (1357 459)  (1357 459)  routing T_26_28.sp4_v_b_11 <X> T_26_28.sp4_v_t_42
 (10 11)  (1358 459)  (1358 459)  routing T_26_28.sp4_v_b_11 <X> T_26_28.sp4_v_t_42


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 434)  (13 434)  routing T_0_27.span4_vert_b_10 <X> T_0_27.lc_trk_g0_2
 (5 3)  (12 435)  (12 435)  routing T_0_27.span4_vert_b_10 <X> T_0_27.lc_trk_g0_2
 (7 3)  (10 435)  (10 435)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g0_2 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (12 6)  (5 438)  (5 438)  routing T_0_27.span4_horz_37 <X> T_0_27.span4_vert_t_14
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 444)  (13 444)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g1_4
 (4 13)  (13 445)  (13 445)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g1_4
 (6 13)  (11 445)  (11 445)  routing T_0_27.span4_horz_12 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_12 lc_trk_g1_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit


LogicTile_1_27

 (6 3)  (24 435)  (24 435)  routing T_1_27.sp4_h_r_0 <X> T_1_27.sp4_h_l_37


LogicTile_2_27

 (19 12)  (91 444)  (91 444)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_3_27

 (8 2)  (134 434)  (134 434)  routing T_3_27.sp4_h_r_1 <X> T_3_27.sp4_h_l_36
 (8 11)  (134 443)  (134 443)  routing T_3_27.sp4_h_r_1 <X> T_3_27.sp4_v_t_42
 (9 11)  (135 443)  (135 443)  routing T_3_27.sp4_h_r_1 <X> T_3_27.sp4_v_t_42
 (10 11)  (136 443)  (136 443)  routing T_3_27.sp4_h_r_1 <X> T_3_27.sp4_v_t_42


LogicTile_7_27

 (8 2)  (350 434)  (350 434)  routing T_7_27.sp4_h_r_1 <X> T_7_27.sp4_h_l_36


RAM_Tile_8_27

 (4 0)  (400 432)  (400 432)  routing T_8_27.sp4_v_t_37 <X> T_8_27.sp4_v_b_0
 (16 0)  (412 432)  (412 432)  routing T_8_27.sp4_v_b_1 <X> T_8_27.lc_trk_g0_1
 (17 0)  (413 432)  (413 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (414 432)  (414 432)  routing T_8_27.sp4_v_b_1 <X> T_8_27.lc_trk_g0_1
 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 433)  (412 433)  routing T_8_27.sp12_h_r_8 <X> T_8_27.lc_trk_g0_0
 (17 1)  (413 433)  (413 433)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 435)  (398 435)  routing T_8_27.lc_trk_g0_0 <X> T_8_27.wire_bram/ram/RCLK
 (29 8)  (425 440)  (425 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (40 9)  (436 441)  (436 441)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (9 11)  (405 443)  (405 443)  routing T_8_27.sp4_v_b_7 <X> T_8_27.sp4_v_t_42
 (0 14)  (396 446)  (396 446)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 446)  (413 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 447)  (396 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g3_5 <X> T_8_27.wire_bram/ram/RE


LogicTile_9_27

 (8 15)  (446 447)  (446 447)  routing T_9_27.sp4_h_r_10 <X> T_9_27.sp4_v_t_47
 (9 15)  (447 447)  (447 447)  routing T_9_27.sp4_h_r_10 <X> T_9_27.sp4_v_t_47


LogicTile_11_27

 (9 2)  (555 434)  (555 434)  routing T_11_27.sp4_v_b_1 <X> T_11_27.sp4_h_l_36
 (3 4)  (549 436)  (549 436)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0
 (3 5)  (549 437)  (549 437)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0
 (9 7)  (555 439)  (555 439)  routing T_11_27.sp4_v_b_8 <X> T_11_27.sp4_v_t_41
 (10 7)  (556 439)  (556 439)  routing T_11_27.sp4_v_b_8 <X> T_11_27.sp4_v_t_41
 (4 14)  (550 446)  (550 446)  routing T_11_27.sp4_v_b_1 <X> T_11_27.sp4_v_t_44
 (6 14)  (552 446)  (552 446)  routing T_11_27.sp4_v_b_1 <X> T_11_27.sp4_v_t_44


LogicTile_12_27

 (9 5)  (609 437)  (609 437)  routing T_12_27.sp4_v_t_41 <X> T_12_27.sp4_v_b_4
 (4 14)  (604 446)  (604 446)  routing T_12_27.sp4_h_r_3 <X> T_12_27.sp4_v_t_44
 (6 14)  (606 446)  (606 446)  routing T_12_27.sp4_h_r_3 <X> T_12_27.sp4_v_t_44
 (5 15)  (605 447)  (605 447)  routing T_12_27.sp4_h_r_3 <X> T_12_27.sp4_v_t_44


LogicTile_13_27

 (8 0)  (662 432)  (662 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (9 0)  (663 432)  (663 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (10 0)  (664 432)  (664 432)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_h_r_1
 (19 0)  (673 432)  (673 432)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (4 2)  (658 434)  (658 434)  routing T_13_27.sp4_v_b_0 <X> T_13_27.sp4_v_t_37
 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0
 (3 5)  (657 437)  (657 437)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0
 (4 6)  (658 438)  (658 438)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_v_t_38
 (6 6)  (660 438)  (660 438)  routing T_13_27.sp4_v_b_7 <X> T_13_27.sp4_v_t_38
 (3 11)  (657 443)  (657 443)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_l_22
 (8 14)  (662 446)  (662 446)  routing T_13_27.sp4_h_r_10 <X> T_13_27.sp4_h_l_47
 (19 15)  (673 447)  (673 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_27

 (11 14)  (719 446)  (719 446)  routing T_14_27.sp4_v_b_3 <X> T_14_27.sp4_v_t_46
 (13 14)  (721 446)  (721 446)  routing T_14_27.sp4_v_b_3 <X> T_14_27.sp4_v_t_46


LogicTile_15_27

 (28 2)  (790 434)  (790 434)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 434)  (791 434)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 434)  (792 434)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 434)  (794 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 434)  (795 434)  routing T_15_27.lc_trk_g3_1 <X> T_15_27.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 434)  (796 434)  routing T_15_27.lc_trk_g3_1 <X> T_15_27.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 434)  (797 434)  routing T_15_27.lc_trk_g1_4 <X> T_15_27.input_2_1
 (38 2)  (800 434)  (800 434)  LC_1 Logic Functioning bit
 (41 2)  (803 434)  (803 434)  LC_1 Logic Functioning bit
 (26 3)  (788 435)  (788 435)  routing T_15_27.lc_trk_g2_3 <X> T_15_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 435)  (790 435)  routing T_15_27.lc_trk_g2_3 <X> T_15_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 435)  (791 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 435)  (792 435)  routing T_15_27.lc_trk_g2_6 <X> T_15_27.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 435)  (794 435)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (796 435)  (796 435)  routing T_15_27.lc_trk_g1_4 <X> T_15_27.input_2_1
 (39 3)  (801 435)  (801 435)  LC_1 Logic Functioning bit
 (41 3)  (803 435)  (803 435)  LC_1 Logic Functioning bit
 (47 3)  (809 435)  (809 435)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (14 6)  (776 438)  (776 438)  routing T_15_27.sp4_v_b_4 <X> T_15_27.lc_trk_g1_4
 (16 7)  (778 439)  (778 439)  routing T_15_27.sp4_v_b_4 <X> T_15_27.lc_trk_g1_4
 (17 7)  (779 439)  (779 439)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 8)  (784 440)  (784 440)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (785 440)  (785 440)  routing T_15_27.sp12_v_b_11 <X> T_15_27.lc_trk_g2_3
 (25 10)  (787 442)  (787 442)  routing T_15_27.sp12_v_b_6 <X> T_15_27.lc_trk_g2_6
 (22 11)  (784 443)  (784 443)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (786 443)  (786 443)  routing T_15_27.sp12_v_b_6 <X> T_15_27.lc_trk_g2_6
 (25 11)  (787 443)  (787 443)  routing T_15_27.sp12_v_b_6 <X> T_15_27.lc_trk_g2_6
 (15 12)  (777 444)  (777 444)  routing T_15_27.sp4_h_r_25 <X> T_15_27.lc_trk_g3_1
 (16 12)  (778 444)  (778 444)  routing T_15_27.sp4_h_r_25 <X> T_15_27.lc_trk_g3_1
 (17 12)  (779 444)  (779 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (780 445)  (780 445)  routing T_15_27.sp4_h_r_25 <X> T_15_27.lc_trk_g3_1


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0
 (3 2)  (819 434)  (819 434)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_h_l_23
 (3 4)  (819 436)  (819 436)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_h_r_0


LogicTile_17_27

 (3 0)  (877 432)  (877 432)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0
 (9 0)  (883 432)  (883 432)  routing T_17_27.sp4_h_l_47 <X> T_17_27.sp4_h_r_1
 (10 0)  (884 432)  (884 432)  routing T_17_27.sp4_h_l_47 <X> T_17_27.sp4_h_r_1
 (3 1)  (877 433)  (877 433)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0


LogicTile_21_27

 (9 4)  (1099 436)  (1099 436)  routing T_21_27.sp4_h_l_36 <X> T_21_27.sp4_h_r_4
 (10 4)  (1100 436)  (1100 436)  routing T_21_27.sp4_h_l_36 <X> T_21_27.sp4_h_r_4


LogicTile_22_27

 (2 4)  (1146 436)  (1146 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_27

 (2 8)  (1254 440)  (1254 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_27

 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 433)  (1314 433)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_b_1
 (9 1)  (1315 433)  (1315 433)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_b_1
 (10 1)  (1316 433)  (1316 433)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_v_b_1
 (0 2)  (1306 434)  (1306 434)  routing T_25_27.lc_trk_g3_1 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 435)  (1306 435)  routing T_25_27.lc_trk_g3_1 <X> T_25_27.wire_bram/ram/RCLK
 (2 3)  (1308 435)  (1308 435)  routing T_25_27.lc_trk_g3_1 <X> T_25_27.wire_bram/ram/RCLK
 (3 7)  (1309 439)  (1309 439)  routing T_25_27.sp12_h_l_23 <X> T_25_27.sp12_v_t_23
 (8 7)  (1314 439)  (1314 439)  routing T_25_27.sp4_h_l_41 <X> T_25_27.sp4_v_t_41
 (14 7)  (1320 439)  (1320 439)  routing T_25_27.sp12_h_r_20 <X> T_25_27.lc_trk_g1_4
 (16 7)  (1322 439)  (1322 439)  routing T_25_27.sp12_h_r_20 <X> T_25_27.lc_trk_g1_4
 (17 7)  (1323 439)  (1323 439)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 8)  (1333 440)  (1333 440)  routing T_25_27.lc_trk_g1_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g1_4 <X> T_25_27.wire_bram/ram/WDATA_11
 (38 9)  (1344 441)  (1344 441)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (17 11)  (1323 443)  (1323 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 12)  (1321 444)  (1321 444)  routing T_25_27.sp4_h_r_33 <X> T_25_27.lc_trk_g3_1
 (16 12)  (1322 444)  (1322 444)  routing T_25_27.sp4_h_r_33 <X> T_25_27.lc_trk_g3_1
 (17 12)  (1323 444)  (1323 444)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1324 444)  (1324 444)  routing T_25_27.sp4_h_r_33 <X> T_25_27.lc_trk_g3_1
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE


LogicTile_26_27

 (13 6)  (1361 438)  (1361 438)  routing T_26_27.sp4_v_b_5 <X> T_26_27.sp4_v_t_40


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 419)  (396 419)  routing T_8_26.glb_netwk_3 <X> T_8_26.wire_bram/ram/WCLK
 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (16 6)  (412 422)  (412 422)  routing T_8_26.sp4_v_b_5 <X> T_8_26.lc_trk_g1_5
 (17 6)  (413 422)  (413 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 422)  (414 422)  routing T_8_26.sp4_v_b_5 <X> T_8_26.lc_trk_g1_5
 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (21 8)  (417 424)  (417 424)  routing T_8_26.sp4_v_t_22 <X> T_8_26.lc_trk_g2_3
 (22 8)  (418 424)  (418 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (419 424)  (419 424)  routing T_8_26.sp4_v_t_22 <X> T_8_26.lc_trk_g2_3
 (28 8)  (424 424)  (424 424)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.wire_bram/ram/WDATA_3
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (417 425)  (417 425)  routing T_8_26.sp4_v_t_22 <X> T_8_26.lc_trk_g2_3
 (30 9)  (426 425)  (426 425)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.wire_bram/ram/WDATA_3
 (41 9)  (437 425)  (437 425)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (4 10)  (400 426)  (400 426)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_v_t_43
 (6 10)  (402 426)  (402 426)  routing T_8_26.sp4_v_b_10 <X> T_8_26.sp4_v_t_43
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 431)  (396 431)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g1_5 <X> T_8_26.wire_bram/ram/WE


LogicTile_12_26

 (22 1)  (622 417)  (622 417)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 417)  (624 417)  routing T_12_26.bot_op_2 <X> T_12_26.lc_trk_g0_2
 (2 2)  (602 418)  (602 418)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (28 2)  (628 418)  (628 418)  routing T_12_26.lc_trk_g2_0 <X> T_12_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 418)  (629 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 418)  (631 418)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 418)  (632 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 418)  (633 418)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 418)  (635 418)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.input_2_1
 (36 2)  (636 418)  (636 418)  LC_1 Logic Functioning bit
 (37 2)  (637 418)  (637 418)  LC_1 Logic Functioning bit
 (38 2)  (638 418)  (638 418)  LC_1 Logic Functioning bit
 (42 2)  (642 418)  (642 418)  LC_1 Logic Functioning bit
 (43 2)  (643 418)  (643 418)  LC_1 Logic Functioning bit
 (0 3)  (600 419)  (600 419)  routing T_12_26.lc_trk_g1_1 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (2 3)  (602 419)  (602 419)  routing T_12_26.lc_trk_g1_1 <X> T_12_26.wire_logic_cluster/lc_7/clk
 (26 3)  (626 419)  (626 419)  routing T_12_26.lc_trk_g1_2 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 419)  (627 419)  routing T_12_26.lc_trk_g1_2 <X> T_12_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 419)  (629 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 419)  (632 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (634 419)  (634 419)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.input_2_1
 (37 3)  (637 419)  (637 419)  LC_1 Logic Functioning bit
 (42 3)  (642 419)  (642 419)  LC_1 Logic Functioning bit
 (43 3)  (643 419)  (643 419)  LC_1 Logic Functioning bit
 (51 3)  (651 419)  (651 419)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (615 420)  (615 420)  routing T_12_26.sp4_v_b_17 <X> T_12_26.lc_trk_g1_1
 (16 4)  (616 420)  (616 420)  routing T_12_26.sp4_v_b_17 <X> T_12_26.lc_trk_g1_1
 (17 4)  (617 420)  (617 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (625 420)  (625 420)  routing T_12_26.sp4_v_b_10 <X> T_12_26.lc_trk_g1_2
 (27 4)  (627 420)  (627 420)  routing T_12_26.lc_trk_g1_0 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 420)  (629 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 420)  (632 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 420)  (633 420)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 420)  (634 420)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (42 4)  (642 420)  (642 420)  LC_2 Logic Functioning bit
 (45 4)  (645 420)  (645 420)  LC_2 Logic Functioning bit
 (48 4)  (648 420)  (648 420)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (650 420)  (650 420)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (614 421)  (614 421)  routing T_12_26.sp4_r_v_b_24 <X> T_12_26.lc_trk_g1_0
 (17 5)  (617 421)  (617 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (622 421)  (622 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 421)  (623 421)  routing T_12_26.sp4_v_b_10 <X> T_12_26.lc_trk_g1_2
 (25 5)  (625 421)  (625 421)  routing T_12_26.sp4_v_b_10 <X> T_12_26.lc_trk_g1_2
 (26 5)  (626 421)  (626 421)  routing T_12_26.lc_trk_g0_2 <X> T_12_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 421)  (629 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 421)  (631 421)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 421)  (637 421)  LC_2 Logic Functioning bit
 (39 5)  (639 421)  (639 421)  LC_2 Logic Functioning bit
 (42 5)  (642 421)  (642 421)  LC_2 Logic Functioning bit
 (14 6)  (614 422)  (614 422)  routing T_12_26.sp4_v_b_4 <X> T_12_26.lc_trk_g1_4
 (16 7)  (616 423)  (616 423)  routing T_12_26.sp4_v_b_4 <X> T_12_26.lc_trk_g1_4
 (17 7)  (617 423)  (617 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (17 9)  (617 425)  (617 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (14 10)  (614 426)  (614 426)  routing T_12_26.sp12_v_t_3 <X> T_12_26.lc_trk_g2_4
 (14 11)  (614 427)  (614 427)  routing T_12_26.sp12_v_t_3 <X> T_12_26.lc_trk_g2_4
 (15 11)  (615 427)  (615 427)  routing T_12_26.sp12_v_t_3 <X> T_12_26.lc_trk_g2_4
 (17 11)  (617 427)  (617 427)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 13)  (622 429)  (622 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_13_26

 (3 0)  (657 416)  (657 416)  routing T_13_26.sp12_h_r_0 <X> T_13_26.sp12_v_b_0
 (19 0)  (673 416)  (673 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 1)  (657 417)  (657 417)  routing T_13_26.sp12_h_r_0 <X> T_13_26.sp12_v_b_0
 (3 14)  (657 430)  (657 430)  routing T_13_26.sp12_v_b_1 <X> T_13_26.sp12_v_t_22


LogicTile_16_26

 (8 5)  (824 421)  (824 421)  routing T_16_26.sp4_v_t_36 <X> T_16_26.sp4_v_b_4
 (10 5)  (826 421)  (826 421)  routing T_16_26.sp4_v_t_36 <X> T_16_26.sp4_v_b_4
 (19 8)  (835 424)  (835 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (4 12)  (820 428)  (820 428)  routing T_16_26.sp4_v_t_36 <X> T_16_26.sp4_v_b_9
 (6 12)  (822 428)  (822 428)  routing T_16_26.sp4_v_t_36 <X> T_16_26.sp4_v_b_9


LogicTile_24_26

 (12 8)  (1264 424)  (1264 424)  routing T_24_26.sp4_v_b_2 <X> T_24_26.sp4_h_r_8
 (11 9)  (1263 425)  (1263 425)  routing T_24_26.sp4_v_b_2 <X> T_24_26.sp4_h_r_8
 (13 9)  (1265 425)  (1265 425)  routing T_24_26.sp4_v_b_2 <X> T_24_26.sp4_h_r_8


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1322 418)  (1322 418)  routing T_25_26.sp4_v_b_13 <X> T_25_26.lc_trk_g0_5
 (17 2)  (1323 418)  (1323 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1324 418)  (1324 418)  routing T_25_26.sp4_v_b_13 <X> T_25_26.lc_trk_g0_5
 (0 3)  (1306 419)  (1306 419)  routing T_25_26.glb_netwk_3 <X> T_25_26.wire_bram/ram/WCLK
 (3 3)  (1309 419)  (1309 419)  routing T_25_26.sp12_v_b_0 <X> T_25_26.sp12_h_l_23
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 419)  (1324 419)  routing T_25_26.sp4_v_b_13 <X> T_25_26.lc_trk_g0_5
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (15 6)  (1321 422)  (1321 422)  routing T_25_26.sp4_h_l_8 <X> T_25_26.lc_trk_g1_5
 (16 6)  (1322 422)  (1322 422)  routing T_25_26.sp4_h_l_8 <X> T_25_26.lc_trk_g1_5
 (17 6)  (1323 422)  (1323 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_l_8 lc_trk_g1_5
 (18 6)  (1324 422)  (1324 422)  routing T_25_26.sp4_h_l_8 <X> T_25_26.lc_trk_g1_5
 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (9 7)  (1315 423)  (1315 423)  routing T_25_26.sp4_v_b_4 <X> T_25_26.sp4_v_t_41
 (18 7)  (1324 423)  (1324 423)  routing T_25_26.sp4_h_l_8 <X> T_25_26.lc_trk_g1_5
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 424)  (1336 424)  routing T_25_26.lc_trk_g0_5 <X> T_25_26.wire_bram/ram/WDATA_3
 (39 8)  (1345 424)  (1345 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (3 14)  (1309 430)  (1309 430)  routing T_25_26.sp12_v_b_1 <X> T_25_26.sp12_v_t_22
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (4 10)  (1352 426)  (1352 426)  routing T_26_26.sp4_v_b_6 <X> T_26_26.sp4_v_t_43


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (4 4)  (13 404)  (13 404)  routing T_0_25.span4_vert_b_12 <X> T_0_25.lc_trk_g0_4
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (5 5)  (12 405)  (12 405)  routing T_0_25.span4_vert_b_12 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (12 11)  (5 411)  (5 411)  routing T_0_25.lc_trk_g1_6 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (16 14)  (1 414)  (1 414)  IOB_1 IO Functioning bit
 (4 15)  (13 415)  (13 415)  routing T_0_25.span12_horz_22 <X> T_0_25.lc_trk_g1_6
 (6 15)  (11 415)  (11 415)  routing T_0_25.span12_horz_22 <X> T_0_25.lc_trk_g1_6
 (7 15)  (10 415)  (10 415)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_22 lc_trk_g1_6


LogicTile_1_25

 (3 10)  (21 410)  (21 410)  routing T_1_25.sp12_h_r_1 <X> T_1_25.sp12_h_l_22
 (3 11)  (21 411)  (21 411)  routing T_1_25.sp12_h_r_1 <X> T_1_25.sp12_h_l_22


LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 402)  (396 402)  routing T_8_25.lc_trk_g2_0 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 403)  (398 403)  routing T_8_25.lc_trk_g2_0 <X> T_8_25.wire_bram/ram/RCLK
 (14 8)  (410 408)  (410 408)  routing T_8_25.sp4_v_t_13 <X> T_8_25.lc_trk_g2_0
 (16 8)  (412 408)  (412 408)  routing T_8_25.sp4_v_b_25 <X> T_8_25.lc_trk_g2_1
 (17 8)  (413 408)  (413 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_25 lc_trk_g2_1
 (18 8)  (414 408)  (414 408)  routing T_8_25.sp4_v_b_25 <X> T_8_25.lc_trk_g2_1
 (28 8)  (424 408)  (424 408)  routing T_8_25.lc_trk_g2_1 <X> T_8_25.wire_bram/ram/WDATA_11
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (16 9)  (412 409)  (412 409)  routing T_8_25.sp4_v_t_13 <X> T_8_25.lc_trk_g2_0
 (17 9)  (413 409)  (413 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (39 9)  (435 409)  (435 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (7 10)  (403 410)  (403 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (0 14)  (396 414)  (396 414)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/RE
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 414)  (413 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 415)  (396 415)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/RE
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g3_5 <X> T_8_25.wire_bram/ram/RE
 (18 15)  (414 415)  (414 415)  routing T_8_25.sp4_r_v_b_45 <X> T_8_25.lc_trk_g3_5


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (27 4)  (627 404)  (627 404)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 404)  (629 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 404)  (630 404)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 404)  (634 404)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 404)  (636 404)  LC_2 Logic Functioning bit
 (38 4)  (638 404)  (638 404)  LC_2 Logic Functioning bit
 (22 5)  (622 405)  (622 405)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 405)  (624 405)  routing T_12_25.top_op_2 <X> T_12_25.lc_trk_g1_2
 (25 5)  (625 405)  (625 405)  routing T_12_25.top_op_2 <X> T_12_25.lc_trk_g1_2
 (28 5)  (628 405)  (628 405)  routing T_12_25.lc_trk_g2_0 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 405)  (629 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 405)  (630 405)  routing T_12_25.lc_trk_g1_6 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 405)  (631 405)  routing T_12_25.lc_trk_g1_2 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 405)  (636 405)  LC_2 Logic Functioning bit
 (37 5)  (637 405)  (637 405)  LC_2 Logic Functioning bit
 (38 5)  (638 405)  (638 405)  LC_2 Logic Functioning bit
 (39 5)  (639 405)  (639 405)  LC_2 Logic Functioning bit
 (41 5)  (641 405)  (641 405)  LC_2 Logic Functioning bit
 (43 5)  (643 405)  (643 405)  LC_2 Logic Functioning bit
 (51 5)  (651 405)  (651 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 7)  (622 407)  (622 407)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 407)  (624 407)  routing T_12_25.bot_op_6 <X> T_12_25.lc_trk_g1_6
 (14 8)  (614 408)  (614 408)  routing T_12_25.sp4_v_t_21 <X> T_12_25.lc_trk_g2_0
 (14 9)  (614 409)  (614 409)  routing T_12_25.sp4_v_t_21 <X> T_12_25.lc_trk_g2_0
 (16 9)  (616 409)  (616 409)  routing T_12_25.sp4_v_t_21 <X> T_12_25.lc_trk_g2_0
 (17 9)  (617 409)  (617 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0


LogicTile_13_25

 (25 0)  (679 400)  (679 400)  routing T_13_25.sp4_v_b_2 <X> T_13_25.lc_trk_g0_2
 (22 1)  (676 401)  (676 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 401)  (677 401)  routing T_13_25.sp4_v_b_2 <X> T_13_25.lc_trk_g0_2
 (3 4)  (657 404)  (657 404)  routing T_13_25.sp12_v_b_0 <X> T_13_25.sp12_h_r_0
 (3 5)  (657 405)  (657 405)  routing T_13_25.sp12_v_b_0 <X> T_13_25.sp12_h_r_0
 (14 7)  (668 407)  (668 407)  routing T_13_25.sp4_h_r_4 <X> T_13_25.lc_trk_g1_4
 (15 7)  (669 407)  (669 407)  routing T_13_25.sp4_h_r_4 <X> T_13_25.lc_trk_g1_4
 (16 7)  (670 407)  (670 407)  routing T_13_25.sp4_h_r_4 <X> T_13_25.lc_trk_g1_4
 (17 7)  (671 407)  (671 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (3 11)  (657 411)  (657 411)  routing T_13_25.sp12_v_b_1 <X> T_13_25.sp12_h_l_22
 (17 14)  (671 414)  (671 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (680 414)  (680 414)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 414)  (681 414)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 414)  (682 414)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 414)  (683 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 414)  (684 414)  routing T_13_25.lc_trk_g3_5 <X> T_13_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 414)  (686 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 414)  (690 414)  LC_7 Logic Functioning bit
 (38 14)  (692 414)  (692 414)  LC_7 Logic Functioning bit
 (41 14)  (695 414)  (695 414)  LC_7 Logic Functioning bit
 (43 14)  (697 414)  (697 414)  LC_7 Logic Functioning bit
 (51 14)  (705 414)  (705 414)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (672 415)  (672 415)  routing T_13_25.sp4_r_v_b_45 <X> T_13_25.lc_trk_g3_5
 (27 15)  (681 415)  (681 415)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 415)  (683 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 415)  (685 415)  routing T_13_25.lc_trk_g0_2 <X> T_13_25.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 415)  (691 415)  LC_7 Logic Functioning bit
 (39 15)  (693 415)  (693 415)  LC_7 Logic Functioning bit
 (41 15)  (695 415)  (695 415)  LC_7 Logic Functioning bit
 (43 15)  (697 415)  (697 415)  LC_7 Logic Functioning bit


LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (4 0)  (820 400)  (820 400)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_0
 (6 0)  (822 400)  (822 400)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_0
 (7 10)  (823 410)  (823 410)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_25

 (8 6)  (882 406)  (882 406)  routing T_17_25.sp4_h_r_8 <X> T_17_25.sp4_h_l_41
 (10 6)  (884 406)  (884 406)  routing T_17_25.sp4_h_r_8 <X> T_17_25.sp4_h_l_41


LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25

 (12 10)  (1102 410)  (1102 410)  routing T_21_25.sp4_h_r_5 <X> T_21_25.sp4_h_l_45
 (13 11)  (1103 411)  (1103 411)  routing T_21_25.sp4_h_r_5 <X> T_21_25.sp4_h_l_45


LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (3 4)  (1255 404)  (1255 404)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0
 (3 5)  (1255 405)  (1255 405)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0


RAM_Tile_25_25

 (21 0)  (1327 400)  (1327 400)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (22 0)  (1328 400)  (1328 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1330 400)  (1330 400)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (1327 401)  (1327 401)  routing T_25_25.sp12_h_r_3 <X> T_25_25.lc_trk_g0_3
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 403)  (1306 403)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_bram/ram/RCLK
 (2 3)  (1308 403)  (1308 403)  routing T_25_25.lc_trk_g3_1 <X> T_25_25.wire_bram/ram/RCLK
 (19 4)  (1325 404)  (1325 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (12 6)  (1318 406)  (1318 406)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_40
 (3 7)  (1309 407)  (1309 407)  routing T_25_25.sp12_h_l_23 <X> T_25_25.sp12_v_t_23
 (11 7)  (1317 407)  (1317 407)  routing T_25_25.sp4_v_t_40 <X> T_25_25.sp4_h_l_40
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g0_3 <X> T_25_25.wire_bram/ram/WDATA_11
 (40 9)  (1346 409)  (1346 409)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (7 10)  (1313 410)  (1313 410)  Column buffer control bit: MEMB_colbuf_cntl_3

 (14 11)  (1320 411)  (1320 411)  routing T_25_25.sp4_r_v_b_36 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (16 12)  (1322 412)  (1322 412)  routing T_25_25.sp4_v_b_25 <X> T_25_25.lc_trk_g3_1
 (17 12)  (1323 412)  (1323 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 412)  (1324 412)  routing T_25_25.sp4_v_b_25 <X> T_25_25.lc_trk_g3_1
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (11 14)  (1317 414)  (1317 414)  routing T_25_25.sp4_v_b_3 <X> T_25_25.sp4_v_t_46
 (13 14)  (1319 414)  (1319 414)  routing T_25_25.sp4_v_b_3 <X> T_25_25.sp4_v_t_46
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12


LogicTile_1_24

 (19 13)  (37 397)  (37 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (3 0)  (399 384)  (399 384)  routing T_8_24.sp12_v_t_23 <X> T_8_24.sp12_v_b_0
 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 384)  (417 384)  routing T_8_24.sp4_v_b_11 <X> T_8_24.lc_trk_g0_3
 (22 0)  (418 384)  (418 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 384)  (419 384)  routing T_8_24.sp4_v_b_11 <X> T_8_24.lc_trk_g0_3
 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 385)  (417 385)  routing T_8_24.sp4_v_b_11 <X> T_8_24.lc_trk_g0_3
 (0 2)  (396 386)  (396 386)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 387)  (396 387)  routing T_8_24.glb_netwk_3 <X> T_8_24.wire_bram/ram/WCLK
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (16 6)  (412 390)  (412 390)  routing T_8_24.sp4_v_b_5 <X> T_8_24.lc_trk_g1_5
 (17 6)  (413 390)  (413 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 390)  (414 390)  routing T_8_24.sp4_v_b_5 <X> T_8_24.lc_trk_g1_5
 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (30 9)  (426 393)  (426 393)  routing T_8_24.lc_trk_g0_3 <X> T_8_24.wire_bram/ram/WDATA_3
 (41 9)  (437 393)  (437 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (7 10)  (403 394)  (403 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (13 14)  (409 398)  (409 398)  routing T_8_24.sp4_v_b_11 <X> T_8_24.sp4_v_t_46
 (0 15)  (396 399)  (396 399)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.wire_bram/ram/WE
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g1_5 <X> T_8_24.wire_bram/ram/WE


LogicTile_9_24

 (11 6)  (449 390)  (449 390)  routing T_9_24.sp4_v_b_2 <X> T_9_24.sp4_v_t_40
 (12 7)  (450 391)  (450 391)  routing T_9_24.sp4_v_b_2 <X> T_9_24.sp4_v_t_40
 (13 8)  (451 392)  (451 392)  routing T_9_24.sp4_v_t_45 <X> T_9_24.sp4_v_b_8
 (11 10)  (449 394)  (449 394)  routing T_9_24.sp4_h_r_2 <X> T_9_24.sp4_v_t_45
 (13 10)  (451 394)  (451 394)  routing T_9_24.sp4_h_r_2 <X> T_9_24.sp4_v_t_45
 (12 11)  (450 395)  (450 395)  routing T_9_24.sp4_h_r_2 <X> T_9_24.sp4_v_t_45


LogicTile_10_24

 (19 14)  (511 398)  (511 398)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_11_24



LogicTile_12_24

 (0 2)  (600 386)  (600 386)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (600 387)  (600 387)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 3)  (602 387)  (602 387)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (0 4)  (600 388)  (600 388)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (1 4)  (601 388)  (601 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 389)  (601 389)  routing T_12_24.lc_trk_g2_2 <X> T_12_24.wire_logic_cluster/lc_7/cen
 (8 5)  (608 389)  (608 389)  routing T_12_24.sp4_h_r_4 <X> T_12_24.sp4_v_b_4
 (22 9)  (622 393)  (622 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 393)  (623 393)  routing T_12_24.sp4_h_l_15 <X> T_12_24.lc_trk_g2_2
 (24 9)  (624 393)  (624 393)  routing T_12_24.sp4_h_l_15 <X> T_12_24.lc_trk_g2_2
 (25 9)  (625 393)  (625 393)  routing T_12_24.sp4_h_l_15 <X> T_12_24.lc_trk_g2_2
 (14 10)  (614 394)  (614 394)  routing T_12_24.sp4_h_r_44 <X> T_12_24.lc_trk_g2_4
 (14 11)  (614 395)  (614 395)  routing T_12_24.sp4_h_r_44 <X> T_12_24.lc_trk_g2_4
 (15 11)  (615 395)  (615 395)  routing T_12_24.sp4_h_r_44 <X> T_12_24.lc_trk_g2_4
 (16 11)  (616 395)  (616 395)  routing T_12_24.sp4_h_r_44 <X> T_12_24.lc_trk_g2_4
 (17 11)  (617 395)  (617 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (15 12)  (615 396)  (615 396)  routing T_12_24.sp4_v_t_28 <X> T_12_24.lc_trk_g3_1
 (16 12)  (616 396)  (616 396)  routing T_12_24.sp4_v_t_28 <X> T_12_24.lc_trk_g3_1
 (17 12)  (617 396)  (617 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (31 12)  (631 396)  (631 396)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 396)  (632 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 396)  (633 396)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 396)  (634 396)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 396)  (636 396)  LC_6 Logic Functioning bit
 (37 12)  (637 396)  (637 396)  LC_6 Logic Functioning bit
 (38 12)  (638 396)  (638 396)  LC_6 Logic Functioning bit
 (39 12)  (639 396)  (639 396)  LC_6 Logic Functioning bit
 (45 12)  (645 396)  (645 396)  LC_6 Logic Functioning bit
 (36 13)  (636 397)  (636 397)  LC_6 Logic Functioning bit
 (37 13)  (637 397)  (637 397)  LC_6 Logic Functioning bit
 (38 13)  (638 397)  (638 397)  LC_6 Logic Functioning bit
 (39 13)  (639 397)  (639 397)  LC_6 Logic Functioning bit
 (0 14)  (600 398)  (600 398)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 398)  (601 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 398)  (614 398)  routing T_12_24.sp4_v_t_17 <X> T_12_24.lc_trk_g3_4
 (1 15)  (601 399)  (601 399)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (16 15)  (616 399)  (616 399)  routing T_12_24.sp4_v_t_17 <X> T_12_24.lc_trk_g3_4
 (17 15)  (617 399)  (617 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_13_24

 (11 0)  (665 384)  (665 384)  routing T_13_24.sp4_v_t_46 <X> T_13_24.sp4_v_b_2
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 384)  (687 384)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 384)  (688 384)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 384)  (690 384)  LC_0 Logic Functioning bit
 (37 0)  (691 384)  (691 384)  LC_0 Logic Functioning bit
 (38 0)  (692 384)  (692 384)  LC_0 Logic Functioning bit
 (39 0)  (693 384)  (693 384)  LC_0 Logic Functioning bit
 (45 0)  (699 384)  (699 384)  LC_0 Logic Functioning bit
 (12 1)  (666 385)  (666 385)  routing T_13_24.sp4_v_t_46 <X> T_13_24.sp4_v_b_2
 (31 1)  (685 385)  (685 385)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 385)  (690 385)  LC_0 Logic Functioning bit
 (37 1)  (691 385)  (691 385)  LC_0 Logic Functioning bit
 (38 1)  (692 385)  (692 385)  LC_0 Logic Functioning bit
 (39 1)  (693 385)  (693 385)  LC_0 Logic Functioning bit
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (668 386)  (668 386)  routing T_13_24.sp4_v_b_4 <X> T_13_24.lc_trk_g0_4
 (0 3)  (654 387)  (654 387)  routing T_13_24.lc_trk_g1_1 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 3)  (656 387)  (656 387)  routing T_13_24.lc_trk_g1_1 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (3 3)  (657 387)  (657 387)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_l_23
 (16 3)  (670 387)  (670 387)  routing T_13_24.sp4_v_b_4 <X> T_13_24.lc_trk_g0_4
 (17 3)  (671 387)  (671 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (0 4)  (654 388)  (654 388)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_7/cen
 (1 4)  (655 388)  (655 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (657 388)  (657 388)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_r_0
 (15 4)  (669 388)  (669 388)  routing T_13_24.sp4_h_l_4 <X> T_13_24.lc_trk_g1_1
 (16 4)  (670 388)  (670 388)  routing T_13_24.sp4_h_l_4 <X> T_13_24.lc_trk_g1_1
 (17 4)  (671 388)  (671 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 388)  (672 388)  routing T_13_24.sp4_h_l_4 <X> T_13_24.lc_trk_g1_1
 (0 5)  (654 389)  (654 389)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_7/cen
 (1 5)  (655 389)  (655 389)  routing T_13_24.lc_trk_g3_3 <X> T_13_24.wire_logic_cluster/lc_7/cen
 (3 5)  (657 389)  (657 389)  routing T_13_24.sp12_v_b_0 <X> T_13_24.sp12_h_r_0
 (18 5)  (672 389)  (672 389)  routing T_13_24.sp4_h_l_4 <X> T_13_24.lc_trk_g1_1
 (4 12)  (658 396)  (658 396)  routing T_13_24.sp4_h_l_44 <X> T_13_24.sp4_v_b_9
 (22 12)  (676 396)  (676 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (5 13)  (659 397)  (659 397)  routing T_13_24.sp4_h_l_44 <X> T_13_24.sp4_v_b_9
 (22 13)  (676 397)  (676 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (655 398)  (655 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 399)  (655 399)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.wire_logic_cluster/lc_7/s_r
 (4 15)  (658 399)  (658 399)  routing T_13_24.sp4_v_b_4 <X> T_13_24.sp4_h_l_44


LogicTile_14_24

 (14 0)  (722 384)  (722 384)  routing T_14_24.lft_op_0 <X> T_14_24.lc_trk_g0_0
 (15 1)  (723 385)  (723 385)  routing T_14_24.lft_op_0 <X> T_14_24.lc_trk_g0_0
 (17 1)  (725 385)  (725 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (730 385)  (730 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 385)  (731 385)  routing T_14_24.sp4_v_b_18 <X> T_14_24.lc_trk_g0_2
 (24 1)  (732 385)  (732 385)  routing T_14_24.sp4_v_b_18 <X> T_14_24.lc_trk_g0_2
 (13 3)  (721 387)  (721 387)  routing T_14_24.sp4_v_b_9 <X> T_14_24.sp4_h_l_39
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 390)  (744 390)  LC_3 Logic Functioning bit
 (38 6)  (746 390)  (746 390)  LC_3 Logic Functioning bit
 (51 6)  (759 390)  (759 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (734 391)  (734 391)  routing T_14_24.lc_trk_g2_3 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 391)  (736 391)  routing T_14_24.lc_trk_g2_3 <X> T_14_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 391)  (737 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 391)  (739 391)  routing T_14_24.lc_trk_g0_2 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 391)  (744 391)  LC_3 Logic Functioning bit
 (37 7)  (745 391)  (745 391)  LC_3 Logic Functioning bit
 (38 7)  (746 391)  (746 391)  LC_3 Logic Functioning bit
 (39 7)  (747 391)  (747 391)  LC_3 Logic Functioning bit
 (41 7)  (749 391)  (749 391)  LC_3 Logic Functioning bit
 (43 7)  (751 391)  (751 391)  LC_3 Logic Functioning bit
 (51 7)  (759 391)  (759 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (730 392)  (730 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3


LogicTile_15_24



LogicTile_16_24

 (4 0)  (820 384)  (820 384)  routing T_16_24.sp4_v_t_41 <X> T_16_24.sp4_v_b_0
 (6 0)  (822 384)  (822 384)  routing T_16_24.sp4_v_t_41 <X> T_16_24.sp4_v_b_0
 (8 6)  (824 390)  (824 390)  routing T_16_24.sp4_v_t_41 <X> T_16_24.sp4_h_l_41
 (9 6)  (825 390)  (825 390)  routing T_16_24.sp4_v_t_41 <X> T_16_24.sp4_h_l_41


LogicTile_17_24



LogicTile_18_24



LogicTile_19_24

 (3 10)  (985 394)  (985 394)  routing T_19_24.sp12_h_r_1 <X> T_19_24.sp12_h_l_22
 (3 11)  (985 395)  (985 395)  routing T_19_24.sp12_h_r_1 <X> T_19_24.sp12_h_l_22


LogicTile_20_24



LogicTile_21_24

 (12 9)  (1102 393)  (1102 393)  routing T_21_24.sp4_h_r_8 <X> T_21_24.sp4_v_b_8


LogicTile_22_24



LogicTile_23_24

 (2 12)  (1200 396)  (1200 396)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_24_24

 (36 2)  (1288 386)  (1288 386)  LC_1 Logic Functioning bit
 (37 2)  (1289 386)  (1289 386)  LC_1 Logic Functioning bit
 (38 2)  (1290 386)  (1290 386)  LC_1 Logic Functioning bit
 (39 2)  (1291 386)  (1291 386)  LC_1 Logic Functioning bit
 (40 2)  (1292 386)  (1292 386)  LC_1 Logic Functioning bit
 (41 2)  (1293 386)  (1293 386)  LC_1 Logic Functioning bit
 (42 2)  (1294 386)  (1294 386)  LC_1 Logic Functioning bit
 (43 2)  (1295 386)  (1295 386)  LC_1 Logic Functioning bit
 (47 2)  (1299 386)  (1299 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (1303 386)  (1303 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1304 386)  (1304 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (36 3)  (1288 387)  (1288 387)  LC_1 Logic Functioning bit
 (37 3)  (1289 387)  (1289 387)  LC_1 Logic Functioning bit
 (38 3)  (1290 387)  (1290 387)  LC_1 Logic Functioning bit
 (39 3)  (1291 387)  (1291 387)  LC_1 Logic Functioning bit
 (40 3)  (1292 387)  (1292 387)  LC_1 Logic Functioning bit
 (41 3)  (1293 387)  (1293 387)  LC_1 Logic Functioning bit
 (42 3)  (1294 387)  (1294 387)  LC_1 Logic Functioning bit
 (43 3)  (1295 387)  (1295 387)  LC_1 Logic Functioning bit
 (47 3)  (1299 387)  (1299 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34


RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 387)  (1306 387)  routing T_25_24.glb_netwk_3 <X> T_25_24.wire_bram/ram/WCLK
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (22 7)  (1328 391)  (1328 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 391)  (1331 391)  routing T_25_24.sp4_r_v_b_30 <X> T_25_24.lc_trk_g1_6
 (27 8)  (1333 392)  (1333 392)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 392)  (1336 392)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.wire_bram/ram/WDATA_3
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g1_6 <X> T_25_24.wire_bram/ram/WDATA_3
 (39 9)  (1345 393)  (1345 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (7 10)  (1313 394)  (1313 394)  Column buffer control bit: MEMT_colbuf_cntl_3

 (12 10)  (1318 394)  (1318 394)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_45
 (19 10)  (1325 394)  (1325 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (11 11)  (1317 395)  (1317 395)  routing T_25_24.sp4_v_t_45 <X> T_25_24.sp4_h_l_45
 (14 11)  (1320 395)  (1320 395)  routing T_25_24.sp12_v_t_19 <X> T_25_24.lc_trk_g2_4
 (16 11)  (1322 395)  (1322 395)  routing T_25_24.sp12_v_t_19 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_19 lc_trk_g2_4
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE


LogicTile_26_24

 (8 1)  (1356 385)  (1356 385)  routing T_26_24.sp4_v_t_47 <X> T_26_24.sp4_v_b_1
 (10 1)  (1358 385)  (1358 385)  routing T_26_24.sp4_v_t_47 <X> T_26_24.sp4_v_b_1
 (9 3)  (1357 387)  (1357 387)  routing T_26_24.sp4_v_b_1 <X> T_26_24.sp4_v_t_36
 (8 15)  (1356 399)  (1356 399)  routing T_26_24.sp4_h_l_47 <X> T_26_24.sp4_v_t_47
 (12 15)  (1360 399)  (1360 399)  routing T_26_24.sp4_h_l_46 <X> T_26_24.sp4_v_t_46


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_6_23

 (3 14)  (291 382)  (291 382)  routing T_6_23.sp12_v_b_1 <X> T_6_23.sp12_v_t_22


RAM_Tile_8_23

 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 369)  (412 369)  routing T_8_23.sp12_h_r_8 <X> T_8_23.lc_trk_g0_0
 (17 1)  (413 369)  (413 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 371)  (398 371)  routing T_8_23.lc_trk_g0_0 <X> T_8_23.wire_bram/ram/RCLK
 (8 3)  (404 371)  (404 371)  routing T_8_23.sp4_v_b_10 <X> T_8_23.sp4_v_t_36
 (10 3)  (406 371)  (406 371)  routing T_8_23.sp4_v_b_10 <X> T_8_23.sp4_v_t_36
 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_t_23 <X> T_8_23.sp12_h_r_0
 (25 4)  (421 372)  (421 372)  routing T_8_23.sp4_v_b_10 <X> T_8_23.lc_trk_g1_2
 (22 5)  (418 373)  (418 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (419 373)  (419 373)  routing T_8_23.sp4_v_b_10 <X> T_8_23.lc_trk_g1_2
 (25 5)  (421 373)  (421 373)  routing T_8_23.sp4_v_b_10 <X> T_8_23.lc_trk_g1_2
 (27 8)  (423 376)  (423 376)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (426 377)  (426 377)  routing T_8_23.lc_trk_g1_2 <X> T_8_23.wire_bram/ram/WDATA_11
 (41 9)  (437 377)  (437 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (9 11)  (405 379)  (405 379)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_v_t_42
 (10 11)  (406 379)  (406 379)  routing T_8_23.sp4_v_b_11 <X> T_8_23.sp4_v_t_42
 (0 14)  (396 382)  (396 382)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 382)  (399 382)  routing T_8_23.sp12_v_b_1 <X> T_8_23.sp12_v_t_22
 (17 14)  (413 382)  (413 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 383)  (396 383)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g3_5 <X> T_8_23.wire_bram/ram/RE


LogicTile_9_23

 (3 6)  (441 374)  (441 374)  routing T_9_23.sp12_v_b_0 <X> T_9_23.sp12_v_t_23


LogicTile_11_23

 (9 3)  (555 371)  (555 371)  routing T_11_23.sp4_v_b_1 <X> T_11_23.sp4_v_t_36
 (12 8)  (558 376)  (558 376)  routing T_11_23.sp4_v_t_45 <X> T_11_23.sp4_h_r_8
 (11 10)  (557 378)  (557 378)  routing T_11_23.sp4_v_b_5 <X> T_11_23.sp4_v_t_45
 (12 11)  (558 379)  (558 379)  routing T_11_23.sp4_v_b_5 <X> T_11_23.sp4_v_t_45
 (12 12)  (558 380)  (558 380)  routing T_11_23.sp4_v_b_5 <X> T_11_23.sp4_h_r_11
 (11 13)  (557 381)  (557 381)  routing T_11_23.sp4_v_b_5 <X> T_11_23.sp4_h_r_11
 (13 13)  (559 381)  (559 381)  routing T_11_23.sp4_v_b_5 <X> T_11_23.sp4_h_r_11


LogicTile_12_23

 (31 0)  (631 368)  (631 368)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 368)  (634 368)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (37 0)  (637 368)  (637 368)  LC_0 Logic Functioning bit
 (38 0)  (638 368)  (638 368)  LC_0 Logic Functioning bit
 (39 0)  (639 368)  (639 368)  LC_0 Logic Functioning bit
 (45 0)  (645 368)  (645 368)  LC_0 Logic Functioning bit
 (14 1)  (614 369)  (614 369)  routing T_12_23.sp12_h_r_16 <X> T_12_23.lc_trk_g0_0
 (16 1)  (616 369)  (616 369)  routing T_12_23.sp12_h_r_16 <X> T_12_23.lc_trk_g0_0
 (17 1)  (617 369)  (617 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (36 1)  (636 369)  (636 369)  LC_0 Logic Functioning bit
 (37 1)  (637 369)  (637 369)  LC_0 Logic Functioning bit
 (38 1)  (638 369)  (638 369)  LC_0 Logic Functioning bit
 (39 1)  (639 369)  (639 369)  LC_0 Logic Functioning bit
 (44 1)  (644 369)  (644 369)  LC_0 Logic Functioning bit
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (602 371)  (602 371)  routing T_12_23.lc_trk_g0_0 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (0 4)  (600 372)  (600 372)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (1 4)  (601 372)  (601 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (609 372)  (609 372)  routing T_12_23.sp4_v_t_41 <X> T_12_23.sp4_h_r_4
 (0 5)  (600 373)  (600 373)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (1 5)  (601 373)  (601 373)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (8 5)  (608 373)  (608 373)  routing T_12_23.sp4_h_r_4 <X> T_12_23.sp4_v_b_4
 (14 6)  (614 374)  (614 374)  routing T_12_23.wire_logic_cluster/lc_4/out <X> T_12_23.lc_trk_g1_4
 (15 6)  (615 374)  (615 374)  routing T_12_23.sp4_h_r_21 <X> T_12_23.lc_trk_g1_5
 (16 6)  (616 374)  (616 374)  routing T_12_23.sp4_h_r_21 <X> T_12_23.lc_trk_g1_5
 (17 6)  (617 374)  (617 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 374)  (618 374)  routing T_12_23.sp4_h_r_21 <X> T_12_23.lc_trk_g1_5
 (17 7)  (617 375)  (617 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (618 375)  (618 375)  routing T_12_23.sp4_h_r_21 <X> T_12_23.lc_trk_g1_5
 (31 8)  (631 376)  (631 376)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 376)  (632 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 376)  (633 376)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 376)  (636 376)  LC_4 Logic Functioning bit
 (37 8)  (637 376)  (637 376)  LC_4 Logic Functioning bit
 (38 8)  (638 376)  (638 376)  LC_4 Logic Functioning bit
 (39 8)  (639 376)  (639 376)  LC_4 Logic Functioning bit
 (45 8)  (645 376)  (645 376)  LC_4 Logic Functioning bit
 (36 9)  (636 377)  (636 377)  LC_4 Logic Functioning bit
 (37 9)  (637 377)  (637 377)  LC_4 Logic Functioning bit
 (38 9)  (638 377)  (638 377)  LC_4 Logic Functioning bit
 (39 9)  (639 377)  (639 377)  LC_4 Logic Functioning bit
 (44 9)  (644 377)  (644 377)  LC_4 Logic Functioning bit
 (13 10)  (613 378)  (613 378)  routing T_12_23.sp4_h_r_8 <X> T_12_23.sp4_v_t_45
 (15 10)  (615 378)  (615 378)  routing T_12_23.rgt_op_5 <X> T_12_23.lc_trk_g2_5
 (17 10)  (617 378)  (617 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 378)  (618 378)  routing T_12_23.rgt_op_5 <X> T_12_23.lc_trk_g2_5
 (12 11)  (612 379)  (612 379)  routing T_12_23.sp4_h_r_8 <X> T_12_23.sp4_v_t_45
 (21 12)  (621 380)  (621 380)  routing T_12_23.sp4_h_r_43 <X> T_12_23.lc_trk_g3_3
 (22 12)  (622 380)  (622 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (623 380)  (623 380)  routing T_12_23.sp4_h_r_43 <X> T_12_23.lc_trk_g3_3
 (24 12)  (624 380)  (624 380)  routing T_12_23.sp4_h_r_43 <X> T_12_23.lc_trk_g3_3
 (21 13)  (621 381)  (621 381)  routing T_12_23.sp4_h_r_43 <X> T_12_23.lc_trk_g3_3
 (1 14)  (601 382)  (601 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 383)  (600 383)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 383)  (601 383)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_7/s_r


LogicTile_13_23

 (22 1)  (676 369)  (676 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 369)  (677 369)  routing T_13_23.sp4_v_b_18 <X> T_13_23.lc_trk_g0_2
 (24 1)  (678 369)  (678 369)  routing T_13_23.sp4_v_b_18 <X> T_13_23.lc_trk_g0_2
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (31 2)  (685 370)  (685 370)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 370)  (687 370)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 370)  (690 370)  LC_1 Logic Functioning bit
 (37 2)  (691 370)  (691 370)  LC_1 Logic Functioning bit
 (38 2)  (692 370)  (692 370)  LC_1 Logic Functioning bit
 (39 2)  (693 370)  (693 370)  LC_1 Logic Functioning bit
 (45 2)  (699 370)  (699 370)  LC_1 Logic Functioning bit
 (0 3)  (654 371)  (654 371)  routing T_13_23.lc_trk_g1_1 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 3)  (656 371)  (656 371)  routing T_13_23.lc_trk_g1_1 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (15 3)  (669 371)  (669 371)  routing T_13_23.sp4_v_t_9 <X> T_13_23.lc_trk_g0_4
 (16 3)  (670 371)  (670 371)  routing T_13_23.sp4_v_t_9 <X> T_13_23.lc_trk_g0_4
 (17 3)  (671 371)  (671 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (31 3)  (685 371)  (685 371)  routing T_13_23.lc_trk_g2_6 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 371)  (690 371)  LC_1 Logic Functioning bit
 (37 3)  (691 371)  (691 371)  LC_1 Logic Functioning bit
 (38 3)  (692 371)  (692 371)  LC_1 Logic Functioning bit
 (39 3)  (693 371)  (693 371)  LC_1 Logic Functioning bit
 (44 3)  (698 371)  (698 371)  LC_1 Logic Functioning bit
 (1 4)  (655 372)  (655 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (668 372)  (668 372)  routing T_13_23.lft_op_0 <X> T_13_23.lc_trk_g1_0
 (15 4)  (669 372)  (669 372)  routing T_13_23.sp4_h_l_4 <X> T_13_23.lc_trk_g1_1
 (16 4)  (670 372)  (670 372)  routing T_13_23.sp4_h_l_4 <X> T_13_23.lc_trk_g1_1
 (17 4)  (671 372)  (671 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 372)  (672 372)  routing T_13_23.sp4_h_l_4 <X> T_13_23.lc_trk_g1_1
 (19 4)  (673 372)  (673 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (1 5)  (655 373)  (655 373)  routing T_13_23.lc_trk_g0_2 <X> T_13_23.wire_logic_cluster/lc_7/cen
 (15 5)  (669 373)  (669 373)  routing T_13_23.lft_op_0 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (672 373)  (672 373)  routing T_13_23.sp4_h_l_4 <X> T_13_23.lc_trk_g1_1
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 376)  (688 376)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 376)  (690 376)  LC_4 Logic Functioning bit
 (37 8)  (691 376)  (691 376)  LC_4 Logic Functioning bit
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (39 8)  (693 376)  (693 376)  LC_4 Logic Functioning bit
 (45 8)  (699 376)  (699 376)  LC_4 Logic Functioning bit
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (37 9)  (691 377)  (691 377)  LC_4 Logic Functioning bit
 (38 9)  (692 377)  (692 377)  LC_4 Logic Functioning bit
 (39 9)  (693 377)  (693 377)  LC_4 Logic Functioning bit
 (5 10)  (659 378)  (659 378)  routing T_13_23.sp4_v_b_6 <X> T_13_23.sp4_h_l_43
 (25 10)  (679 378)  (679 378)  routing T_13_23.wire_logic_cluster/lc_6/out <X> T_13_23.lc_trk_g2_6
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 378)  (687 378)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 378)  (688 378)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 378)  (690 378)  LC_5 Logic Functioning bit
 (37 10)  (691 378)  (691 378)  LC_5 Logic Functioning bit
 (38 10)  (692 378)  (692 378)  LC_5 Logic Functioning bit
 (39 10)  (693 378)  (693 378)  LC_5 Logic Functioning bit
 (45 10)  (699 378)  (699 378)  LC_5 Logic Functioning bit
 (8 11)  (662 379)  (662 379)  routing T_13_23.sp4_v_b_4 <X> T_13_23.sp4_v_t_42
 (10 11)  (664 379)  (664 379)  routing T_13_23.sp4_v_b_4 <X> T_13_23.sp4_v_t_42
 (22 11)  (676 379)  (676 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (690 379)  (690 379)  LC_5 Logic Functioning bit
 (37 11)  (691 379)  (691 379)  LC_5 Logic Functioning bit
 (38 11)  (692 379)  (692 379)  LC_5 Logic Functioning bit
 (39 11)  (693 379)  (693 379)  LC_5 Logic Functioning bit
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 380)  (672 380)  routing T_13_23.wire_logic_cluster/lc_1/out <X> T_13_23.lc_trk_g3_1
 (31 12)  (685 380)  (685 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 380)  (687 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 380)  (688 380)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (37 12)  (691 380)  (691 380)  LC_6 Logic Functioning bit
 (38 12)  (692 380)  (692 380)  LC_6 Logic Functioning bit
 (39 12)  (693 380)  (693 380)  LC_6 Logic Functioning bit
 (45 12)  (699 380)  (699 380)  LC_6 Logic Functioning bit
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (37 13)  (691 381)  (691 381)  LC_6 Logic Functioning bit
 (38 13)  (692 381)  (692 381)  LC_6 Logic Functioning bit
 (39 13)  (693 381)  (693 381)  LC_6 Logic Functioning bit
 (1 14)  (655 382)  (655 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 382)  (668 382)  routing T_13_23.bnl_op_4 <X> T_13_23.lc_trk_g3_4
 (1 15)  (655 383)  (655 383)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_7/s_r
 (14 15)  (668 383)  (668 383)  routing T_13_23.bnl_op_4 <X> T_13_23.lc_trk_g3_4
 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_15_23

 (10 7)  (772 375)  (772 375)  routing T_15_23.sp4_h_l_46 <X> T_15_23.sp4_v_t_41


LogicTile_16_23

 (3 2)  (819 370)  (819 370)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_l_23
 (3 4)  (819 372)  (819 372)  routing T_16_23.sp12_v_b_0 <X> T_16_23.sp12_h_r_0
 (3 5)  (819 373)  (819 373)  routing T_16_23.sp12_v_b_0 <X> T_16_23.sp12_h_r_0
 (9 5)  (825 373)  (825 373)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_4
 (10 5)  (826 373)  (826 373)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_4
 (2 8)  (818 376)  (818 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (13 8)  (829 376)  (829 376)  routing T_16_23.sp4_v_t_45 <X> T_16_23.sp4_v_b_8
 (13 11)  (829 379)  (829 379)  routing T_16_23.sp4_v_b_3 <X> T_16_23.sp4_h_l_45


LogicTile_19_23

 (3 4)  (985 372)  (985 372)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_r_0
 (4 4)  (986 372)  (986 372)  routing T_19_23.sp4_h_l_44 <X> T_19_23.sp4_v_b_3
 (6 4)  (988 372)  (988 372)  routing T_19_23.sp4_h_l_44 <X> T_19_23.sp4_v_b_3
 (3 5)  (985 373)  (985 373)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_r_0
 (5 5)  (987 373)  (987 373)  routing T_19_23.sp4_h_l_44 <X> T_19_23.sp4_v_b_3


LogicTile_21_23

 (3 6)  (1093 374)  (1093 374)  routing T_21_23.sp12_v_b_0 <X> T_21_23.sp12_v_t_23


LogicTile_22_23

 (2 4)  (1146 372)  (1146 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_23

 (9 0)  (1315 368)  (1315 368)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_h_r_1
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 369)  (1315 369)  routing T_25_23.sp4_v_t_36 <X> T_25_23.sp4_v_b_1
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (6 2)  (1312 370)  (1312 370)  routing T_25_23.sp4_h_l_42 <X> T_25_23.sp4_v_t_37
 (0 3)  (1306 371)  (1306 371)  routing T_25_23.lc_trk_g1_1 <X> T_25_23.wire_bram/ram/RCLK
 (2 3)  (1308 371)  (1308 371)  routing T_25_23.lc_trk_g1_1 <X> T_25_23.wire_bram/ram/RCLK
 (15 4)  (1321 372)  (1321 372)  routing T_25_23.sp4_h_r_1 <X> T_25_23.lc_trk_g1_1
 (16 4)  (1322 372)  (1322 372)  routing T_25_23.sp4_h_r_1 <X> T_25_23.lc_trk_g1_1
 (17 4)  (1323 372)  (1323 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 373)  (1324 373)  routing T_25_23.sp4_h_r_1 <X> T_25_23.lc_trk_g1_1
 (16 7)  (1322 375)  (1322 375)  routing T_25_23.sp12_h_r_12 <X> T_25_23.lc_trk_g1_4
 (17 7)  (1323 375)  (1323 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 8)  (1333 376)  (1333 376)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g1_4 <X> T_25_23.wire_bram/ram/WDATA_11
 (39 8)  (1345 376)  (1345 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (17 11)  (1323 379)  (1323 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE


LogicTile_26_23

 (13 6)  (1361 374)  (1361 374)  routing T_26_23.sp4_v_b_5 <X> T_26_23.sp4_v_t_40


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 353)  (13 353)  routing T_0_22.span4_vert_b_0 <X> T_0_22.lc_trk_g0_0
 (5 1)  (12 353)  (12 353)  routing T_0_22.span4_vert_b_0 <X> T_0_22.lc_trk_g0_0
 (7 1)  (10 353)  (10 353)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (5 2)  (12 354)  (12 354)  routing T_0_22.span12_horz_3 <X> T_0_22.lc_trk_g0_3
 (7 2)  (10 354)  (10 354)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
 (8 2)  (9 354)  (9 354)  routing T_0_22.span12_horz_3 <X> T_0_22.lc_trk_g0_3
 (8 3)  (9 355)  (9 355)  routing T_0_22.span12_horz_3 <X> T_0_22.lc_trk_g0_3
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g0_3 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


RAM_Tile_8_22

 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 354)  (396 354)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 355)  (396 355)  routing T_8_22.glb_netwk_3 <X> T_8_22.wire_bram/ram/WCLK
 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (13 6)  (409 358)  (409 358)  routing T_8_22.sp4_v_b_5 <X> T_8_22.sp4_v_t_40
 (17 6)  (413 358)  (413 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (21 8)  (417 360)  (417 360)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g2_3
 (22 8)  (418 360)  (418 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (419 360)  (419 360)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g2_3
 (28 8)  (424 360)  (424 360)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.wire_bram/ram/WDATA_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (417 361)  (417 361)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g2_3
 (30 9)  (426 361)  (426 361)  routing T_8_22.lc_trk_g2_3 <X> T_8_22.wire_bram/ram/WDATA_3
 (40 9)  (436 361)  (436 361)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (3 14)  (399 366)  (399 366)  routing T_8_22.sp12_v_b_1 <X> T_8_22.sp12_v_t_22
 (0 15)  (396 367)  (396 367)  routing T_8_22.lc_trk_g1_5 <X> T_8_22.wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g1_5 <X> T_8_22.wire_bram/ram/WE
 (8 15)  (404 367)  (404 367)  routing T_8_22.sp4_v_b_7 <X> T_8_22.sp4_v_t_47
 (10 15)  (406 367)  (406 367)  routing T_8_22.sp4_v_b_7 <X> T_8_22.sp4_v_t_47


LogicTile_9_22

 (3 4)  (441 356)  (441 356)  routing T_9_22.sp12_v_b_0 <X> T_9_22.sp12_h_r_0
 (3 5)  (441 357)  (441 357)  routing T_9_22.sp12_v_b_0 <X> T_9_22.sp12_h_r_0
 (3 6)  (441 358)  (441 358)  routing T_9_22.sp12_v_b_0 <X> T_9_22.sp12_v_t_23
 (4 12)  (442 364)  (442 364)  routing T_9_22.sp4_v_t_44 <X> T_9_22.sp4_v_b_9


LogicTile_11_22

 (3 3)  (549 355)  (549 355)  routing T_11_22.sp12_v_b_0 <X> T_11_22.sp12_h_l_23


LogicTile_12_22

 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (31 2)  (631 354)  (631 354)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 354)  (634 354)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 354)  (636 354)  LC_1 Logic Functioning bit
 (37 2)  (637 354)  (637 354)  LC_1 Logic Functioning bit
 (38 2)  (638 354)  (638 354)  LC_1 Logic Functioning bit
 (39 2)  (639 354)  (639 354)  LC_1 Logic Functioning bit
 (45 2)  (645 354)  (645 354)  LC_1 Logic Functioning bit
 (48 2)  (648 354)  (648 354)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (600 355)  (600 355)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 3)  (602 355)  (602 355)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (14 3)  (614 355)  (614 355)  routing T_12_22.sp4_r_v_b_28 <X> T_12_22.lc_trk_g0_4
 (17 3)  (617 355)  (617 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (622 355)  (622 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 355)  (624 355)  routing T_12_22.bot_op_6 <X> T_12_22.lc_trk_g0_6
 (31 3)  (631 355)  (631 355)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (37 3)  (637 355)  (637 355)  LC_1 Logic Functioning bit
 (38 3)  (638 355)  (638 355)  LC_1 Logic Functioning bit
 (39 3)  (639 355)  (639 355)  LC_1 Logic Functioning bit
 (44 3)  (644 355)  (644 355)  LC_1 Logic Functioning bit
 (0 4)  (600 356)  (600 356)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (1 4)  (601 356)  (601 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (615 356)  (615 356)  routing T_12_22.sp4_h_r_9 <X> T_12_22.lc_trk_g1_1
 (16 4)  (616 356)  (616 356)  routing T_12_22.sp4_h_r_9 <X> T_12_22.lc_trk_g1_1
 (17 4)  (617 356)  (617 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 356)  (618 356)  routing T_12_22.sp4_h_r_9 <X> T_12_22.lc_trk_g1_1
 (0 5)  (600 357)  (600 357)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (1 5)  (601 357)  (601 357)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (9 5)  (609 357)  (609 357)  routing T_12_22.sp4_v_t_41 <X> T_12_22.sp4_v_b_4
 (22 5)  (622 357)  (622 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 357)  (624 357)  routing T_12_22.bot_op_2 <X> T_12_22.lc_trk_g1_2
 (21 6)  (621 358)  (621 358)  routing T_12_22.wire_logic_cluster/lc_7/out <X> T_12_22.lc_trk_g1_7
 (22 6)  (622 358)  (622 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 8)  (625 360)  (625 360)  routing T_12_22.rgt_op_2 <X> T_12_22.lc_trk_g2_2
 (31 8)  (631 360)  (631 360)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 360)  (633 360)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 360)  (634 360)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 360)  (636 360)  LC_4 Logic Functioning bit
 (37 8)  (637 360)  (637 360)  LC_4 Logic Functioning bit
 (38 8)  (638 360)  (638 360)  LC_4 Logic Functioning bit
 (39 8)  (639 360)  (639 360)  LC_4 Logic Functioning bit
 (45 8)  (645 360)  (645 360)  LC_4 Logic Functioning bit
 (22 9)  (622 361)  (622 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 361)  (624 361)  routing T_12_22.rgt_op_2 <X> T_12_22.lc_trk_g2_2
 (31 9)  (631 361)  (631 361)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 361)  (636 361)  LC_4 Logic Functioning bit
 (37 9)  (637 361)  (637 361)  LC_4 Logic Functioning bit
 (38 9)  (638 361)  (638 361)  LC_4 Logic Functioning bit
 (39 9)  (639 361)  (639 361)  LC_4 Logic Functioning bit
 (44 9)  (644 361)  (644 361)  LC_4 Logic Functioning bit
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 362)  (633 362)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 362)  (636 362)  LC_5 Logic Functioning bit
 (37 10)  (637 362)  (637 362)  LC_5 Logic Functioning bit
 (38 10)  (638 362)  (638 362)  LC_5 Logic Functioning bit
 (39 10)  (639 362)  (639 362)  LC_5 Logic Functioning bit
 (45 10)  (645 362)  (645 362)  LC_5 Logic Functioning bit
 (31 11)  (631 363)  (631 363)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 363)  (636 363)  LC_5 Logic Functioning bit
 (37 11)  (637 363)  (637 363)  LC_5 Logic Functioning bit
 (38 11)  (638 363)  (638 363)  LC_5 Logic Functioning bit
 (39 11)  (639 363)  (639 363)  LC_5 Logic Functioning bit
 (44 11)  (644 363)  (644 363)  LC_5 Logic Functioning bit
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 364)  (634 364)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 364)  (636 364)  LC_6 Logic Functioning bit
 (37 12)  (637 364)  (637 364)  LC_6 Logic Functioning bit
 (38 12)  (638 364)  (638 364)  LC_6 Logic Functioning bit
 (39 12)  (639 364)  (639 364)  LC_6 Logic Functioning bit
 (45 12)  (645 364)  (645 364)  LC_6 Logic Functioning bit
 (31 13)  (631 365)  (631 365)  routing T_12_22.lc_trk_g1_2 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (37 13)  (637 365)  (637 365)  LC_6 Logic Functioning bit
 (38 13)  (638 365)  (638 365)  LC_6 Logic Functioning bit
 (39 13)  (639 365)  (639 365)  LC_6 Logic Functioning bit
 (44 13)  (644 365)  (644 365)  LC_6 Logic Functioning bit
 (1 14)  (601 366)  (601 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 366)  (625 366)  routing T_12_22.bnl_op_6 <X> T_12_22.lc_trk_g3_6
 (31 14)  (631 366)  (631 366)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 366)  (632 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 366)  (636 366)  LC_7 Logic Functioning bit
 (37 14)  (637 366)  (637 366)  LC_7 Logic Functioning bit
 (38 14)  (638 366)  (638 366)  LC_7 Logic Functioning bit
 (39 14)  (639 366)  (639 366)  LC_7 Logic Functioning bit
 (45 14)  (645 366)  (645 366)  LC_7 Logic Functioning bit
 (1 15)  (601 367)  (601 367)  routing T_12_22.lc_trk_g0_4 <X> T_12_22.wire_logic_cluster/lc_7/s_r
 (8 15)  (608 367)  (608 367)  routing T_12_22.sp4_v_b_7 <X> T_12_22.sp4_v_t_47
 (10 15)  (610 367)  (610 367)  routing T_12_22.sp4_v_b_7 <X> T_12_22.sp4_v_t_47
 (22 15)  (622 367)  (622 367)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (625 367)  (625 367)  routing T_12_22.bnl_op_6 <X> T_12_22.lc_trk_g3_6
 (31 15)  (631 367)  (631 367)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 367)  (636 367)  LC_7 Logic Functioning bit
 (37 15)  (637 367)  (637 367)  LC_7 Logic Functioning bit
 (38 15)  (638 367)  (638 367)  LC_7 Logic Functioning bit
 (39 15)  (639 367)  (639 367)  LC_7 Logic Functioning bit


LogicTile_13_22

 (31 0)  (685 352)  (685 352)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 352)  (687 352)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (37 0)  (691 352)  (691 352)  LC_0 Logic Functioning bit
 (38 0)  (692 352)  (692 352)  LC_0 Logic Functioning bit
 (39 0)  (693 352)  (693 352)  LC_0 Logic Functioning bit
 (45 0)  (699 352)  (699 352)  LC_0 Logic Functioning bit
 (22 1)  (676 353)  (676 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 353)  (677 353)  routing T_13_22.sp4_v_b_18 <X> T_13_22.lc_trk_g0_2
 (24 1)  (678 353)  (678 353)  routing T_13_22.sp4_v_b_18 <X> T_13_22.lc_trk_g0_2
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (37 1)  (691 353)  (691 353)  LC_0 Logic Functioning bit
 (38 1)  (692 353)  (692 353)  LC_0 Logic Functioning bit
 (39 1)  (693 353)  (693 353)  LC_0 Logic Functioning bit
 (44 1)  (698 353)  (698 353)  LC_0 Logic Functioning bit
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (668 354)  (668 354)  routing T_13_22.wire_logic_cluster/lc_4/out <X> T_13_22.lc_trk_g0_4
 (15 2)  (669 354)  (669 354)  routing T_13_22.lft_op_5 <X> T_13_22.lc_trk_g0_5
 (17 2)  (671 354)  (671 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 354)  (672 354)  routing T_13_22.lft_op_5 <X> T_13_22.lc_trk_g0_5
 (31 2)  (685 354)  (685 354)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (37 2)  (691 354)  (691 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (45 2)  (699 354)  (699 354)  LC_1 Logic Functioning bit
 (0 3)  (654 355)  (654 355)  routing T_13_22.lc_trk_g1_1 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 3)  (656 355)  (656 355)  routing T_13_22.lc_trk_g1_1 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (44 3)  (698 355)  (698 355)  LC_1 Logic Functioning bit
 (1 4)  (655 356)  (655 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (657 356)  (657 356)  routing T_13_22.sp12_v_b_0 <X> T_13_22.sp12_h_r_0
 (14 4)  (668 356)  (668 356)  routing T_13_22.wire_logic_cluster/lc_0/out <X> T_13_22.lc_trk_g1_0
 (15 4)  (669 356)  (669 356)  routing T_13_22.sp4_h_l_4 <X> T_13_22.lc_trk_g1_1
 (16 4)  (670 356)  (670 356)  routing T_13_22.sp4_h_l_4 <X> T_13_22.lc_trk_g1_1
 (17 4)  (671 356)  (671 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 356)  (672 356)  routing T_13_22.sp4_h_l_4 <X> T_13_22.lc_trk_g1_1
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 356)  (690 356)  LC_2 Logic Functioning bit
 (37 4)  (691 356)  (691 356)  LC_2 Logic Functioning bit
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (39 4)  (693 356)  (693 356)  LC_2 Logic Functioning bit
 (45 4)  (699 356)  (699 356)  LC_2 Logic Functioning bit
 (1 5)  (655 357)  (655 357)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (3 5)  (657 357)  (657 357)  routing T_13_22.sp12_v_b_0 <X> T_13_22.sp12_h_r_0
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (672 357)  (672 357)  routing T_13_22.sp4_h_l_4 <X> T_13_22.lc_trk_g1_1
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (37 5)  (691 357)  (691 357)  LC_2 Logic Functioning bit
 (38 5)  (692 357)  (692 357)  LC_2 Logic Functioning bit
 (39 5)  (693 357)  (693 357)  LC_2 Logic Functioning bit
 (14 7)  (668 359)  (668 359)  routing T_13_22.top_op_4 <X> T_13_22.lc_trk_g1_4
 (15 7)  (669 359)  (669 359)  routing T_13_22.top_op_4 <X> T_13_22.lc_trk_g1_4
 (17 7)  (671 359)  (671 359)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (31 8)  (685 360)  (685 360)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 360)  (690 360)  LC_4 Logic Functioning bit
 (37 8)  (691 360)  (691 360)  LC_4 Logic Functioning bit
 (38 8)  (692 360)  (692 360)  LC_4 Logic Functioning bit
 (39 8)  (693 360)  (693 360)  LC_4 Logic Functioning bit
 (45 8)  (699 360)  (699 360)  LC_4 Logic Functioning bit
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 361)  (690 361)  LC_4 Logic Functioning bit
 (37 9)  (691 361)  (691 361)  LC_4 Logic Functioning bit
 (38 9)  (692 361)  (692 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (13 10)  (667 362)  (667 362)  routing T_13_22.sp4_v_b_8 <X> T_13_22.sp4_v_t_45
 (17 10)  (671 362)  (671 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 362)  (672 362)  routing T_13_22.wire_logic_cluster/lc_5/out <X> T_13_22.lc_trk_g2_5
 (26 10)  (680 362)  (680 362)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (38 10)  (692 362)  (692 362)  LC_5 Logic Functioning bit
 (41 10)  (695 362)  (695 362)  LC_5 Logic Functioning bit
 (43 10)  (697 362)  (697 362)  LC_5 Logic Functioning bit
 (45 10)  (699 362)  (699 362)  LC_5 Logic Functioning bit
 (16 11)  (670 363)  (670 363)  routing T_13_22.sp12_v_b_12 <X> T_13_22.lc_trk_g2_4
 (17 11)  (671 363)  (671 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (27 11)  (681 363)  (681 363)  routing T_13_22.lc_trk_g1_4 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 363)  (691 363)  LC_5 Logic Functioning bit
 (39 11)  (693 363)  (693 363)  LC_5 Logic Functioning bit
 (40 11)  (694 363)  (694 363)  LC_5 Logic Functioning bit
 (42 11)  (696 363)  (696 363)  LC_5 Logic Functioning bit
 (44 11)  (698 363)  (698 363)  LC_5 Logic Functioning bit
 (3 12)  (657 364)  (657 364)  routing T_13_22.sp12_v_b_1 <X> T_13_22.sp12_h_r_1
 (31 12)  (685 364)  (685 364)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (37 12)  (691 364)  (691 364)  LC_6 Logic Functioning bit
 (38 12)  (692 364)  (692 364)  LC_6 Logic Functioning bit
 (39 12)  (693 364)  (693 364)  LC_6 Logic Functioning bit
 (45 12)  (699 364)  (699 364)  LC_6 Logic Functioning bit
 (3 13)  (657 365)  (657 365)  routing T_13_22.sp12_v_b_1 <X> T_13_22.sp12_h_r_1
 (36 13)  (690 365)  (690 365)  LC_6 Logic Functioning bit
 (37 13)  (691 365)  (691 365)  LC_6 Logic Functioning bit
 (38 13)  (692 365)  (692 365)  LC_6 Logic Functioning bit
 (39 13)  (693 365)  (693 365)  LC_6 Logic Functioning bit
 (44 13)  (698 365)  (698 365)  LC_6 Logic Functioning bit
 (0 14)  (654 366)  (654 366)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 366)  (679 366)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g3_6
 (1 15)  (655 367)  (655 367)  routing T_13_22.lc_trk_g2_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_22

 (0 2)  (708 354)  (708 354)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (708 355)  (708 355)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 3)  (710 355)  (710 355)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 4)  (709 356)  (709 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (730 356)  (730 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (708 357)  (708 357)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_7/cen
 (1 5)  (709 357)  (709 357)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_7/cen
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (14 11)  (722 363)  (722 363)  routing T_14_22.sp4_r_v_b_36 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (15 12)  (723 364)  (723 364)  routing T_14_22.sp4_h_r_33 <X> T_14_22.lc_trk_g3_1
 (16 12)  (724 364)  (724 364)  routing T_14_22.sp4_h_r_33 <X> T_14_22.lc_trk_g3_1
 (17 12)  (725 364)  (725 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 364)  (726 364)  routing T_14_22.sp4_h_r_33 <X> T_14_22.lc_trk_g3_1
 (0 14)  (708 366)  (708 366)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 366)  (709 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (739 366)  (739 366)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 366)  (740 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 366)  (742 366)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 366)  (744 366)  LC_7 Logic Functioning bit
 (37 14)  (745 366)  (745 366)  LC_7 Logic Functioning bit
 (38 14)  (746 366)  (746 366)  LC_7 Logic Functioning bit
 (39 14)  (747 366)  (747 366)  LC_7 Logic Functioning bit
 (45 14)  (753 366)  (753 366)  LC_7 Logic Functioning bit
 (1 15)  (709 367)  (709 367)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (36 15)  (744 367)  (744 367)  LC_7 Logic Functioning bit
 (37 15)  (745 367)  (745 367)  LC_7 Logic Functioning bit
 (38 15)  (746 367)  (746 367)  LC_7 Logic Functioning bit
 (39 15)  (747 367)  (747 367)  LC_7 Logic Functioning bit


LogicTile_15_22

 (16 2)  (778 354)  (778 354)  routing T_15_22.sp4_v_b_5 <X> T_15_22.lc_trk_g0_5
 (17 2)  (779 354)  (779 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 354)  (780 354)  routing T_15_22.sp4_v_b_5 <X> T_15_22.lc_trk_g0_5
 (21 2)  (783 354)  (783 354)  routing T_15_22.lft_op_7 <X> T_15_22.lc_trk_g0_7
 (22 2)  (784 354)  (784 354)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 354)  (786 354)  routing T_15_22.lft_op_7 <X> T_15_22.lc_trk_g0_7
 (26 4)  (788 356)  (788 356)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 356)  (792 356)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 356)  (793 356)  routing T_15_22.lc_trk_g0_5 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (48 4)  (810 356)  (810 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (814 356)  (814 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 357)  (792 357)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 357)  (798 357)  LC_2 Logic Functioning bit
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (38 5)  (800 357)  (800 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (41 5)  (803 357)  (803 357)  LC_2 Logic Functioning bit
 (43 5)  (805 357)  (805 357)  LC_2 Logic Functioning bit
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6


LogicTile_16_22

 (4 0)  (820 352)  (820 352)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_v_b_0
 (6 0)  (822 352)  (822 352)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_v_b_0
 (11 4)  (827 356)  (827 356)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_v_b_5
 (13 4)  (829 356)  (829 356)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_v_b_5
 (8 6)  (824 358)  (824 358)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_h_l_41
 (9 6)  (825 358)  (825 358)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_h_l_41
 (5 14)  (821 366)  (821 366)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_h_l_44
 (6 15)  (822 367)  (822 367)  routing T_16_22.sp4_v_t_44 <X> T_16_22.sp4_h_l_44


LogicTile_21_22

 (10 5)  (1100 357)  (1100 357)  routing T_21_22.sp4_h_r_11 <X> T_21_22.sp4_v_b_4
 (3 7)  (1093 359)  (1093 359)  routing T_21_22.sp12_h_l_23 <X> T_21_22.sp12_v_t_23
 (2 8)  (1092 360)  (1092 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_22

 (11 2)  (1263 354)  (1263 354)  routing T_24_22.sp4_h_l_44 <X> T_24_22.sp4_v_t_39
 (6 13)  (1258 365)  (1258 365)  routing T_24_22.sp4_h_l_44 <X> T_24_22.sp4_h_r_9


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 354)  (1320 354)  routing T_25_22.sp4_h_r_20 <X> T_25_22.lc_trk_g0_4
 (0 3)  (1306 355)  (1306 355)  routing T_25_22.glb_netwk_3 <X> T_25_22.wire_bram/ram/WCLK
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 355)  (1320 355)  routing T_25_22.sp4_h_r_20 <X> T_25_22.lc_trk_g0_4
 (15 3)  (1321 355)  (1321 355)  routing T_25_22.sp4_h_r_20 <X> T_25_22.lc_trk_g0_4
 (16 3)  (1322 355)  (1322 355)  routing T_25_22.sp4_h_r_20 <X> T_25_22.lc_trk_g0_4
 (17 3)  (1323 355)  (1323 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_20 lc_trk_g0_4
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (3 7)  (1309 359)  (1309 359)  routing T_25_22.sp12_h_l_23 <X> T_25_22.sp12_v_t_23
 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (1333 360)  (1333 360)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.wire_bram/ram/WDATA_3
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (40 9)  (1346 361)  (1346 361)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (17 13)  (1323 365)  (1323 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (12 14)  (1318 366)  (1318 366)  routing T_25_22.sp4_v_t_40 <X> T_25_22.sp4_h_l_46
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g0_4 <X> T_25_22.wire_bram/ram/WE
 (3 15)  (1309 367)  (1309 367)  routing T_25_22.sp12_h_l_22 <X> T_25_22.sp12_v_t_22
 (11 15)  (1317 367)  (1317 367)  routing T_25_22.sp4_v_t_40 <X> T_25_22.sp4_h_l_46
 (13 15)  (1319 367)  (1319 367)  routing T_25_22.sp4_v_t_40 <X> T_25_22.sp4_h_l_46


LogicTile_26_22

 (6 10)  (1354 362)  (1354 362)  routing T_26_22.sp4_v_b_3 <X> T_26_22.sp4_v_t_43
 (5 11)  (1353 363)  (1353 363)  routing T_26_22.sp4_v_b_3 <X> T_26_22.sp4_v_t_43


IO_Tile_0_21

 (4 0)  (13 336)  (13 336)  routing T_0_21.span4_horz_40 <X> T_0_21.lc_trk_g0_0
 (16 0)  (1 336)  (1 336)  IOB_0 IO Functioning bit
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 337)  (13 337)  routing T_0_21.span4_horz_40 <X> T_0_21.lc_trk_g0_0
 (5 1)  (12 337)  (12 337)  routing T_0_21.span4_horz_40 <X> T_0_21.lc_trk_g0_0
 (6 1)  (11 337)  (11 337)  routing T_0_21.span4_horz_40 <X> T_0_21.lc_trk_g0_0
 (7 1)  (10 337)  (10 337)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 3)  (0 339)  (0 339)  IOB_0 IO Functioning bit
 (16 4)  (1 340)  (1 340)  IOB_0 IO Functioning bit
 (13 5)  (4 341)  (4 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_4 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 346)  (4 346)  routing T_0_21.lc_trk_g1_4 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 348)  (13 348)  routing T_0_21.span4_vert_b_12 <X> T_0_21.lc_trk_g1_4
 (5 13)  (12 349)  (12 349)  routing T_0_21.span4_vert_b_12 <X> T_0_21.lc_trk_g1_4
 (7 13)  (10 349)  (10 349)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (16 14)  (1 350)  (1 350)  IOB_1 IO Functioning bit


LogicTile_1_21

 (11 7)  (29 343)  (29 343)  routing T_1_21.sp4_h_r_9 <X> T_1_21.sp4_h_l_40
 (13 7)  (31 343)  (31 343)  routing T_1_21.sp4_h_r_9 <X> T_1_21.sp4_h_l_40


LogicTile_5_21

 (6 15)  (240 351)  (240 351)  routing T_5_21.sp4_h_r_9 <X> T_5_21.sp4_h_l_44


RAM_Tile_8_21

 (10 0)  (406 336)  (406 336)  routing T_8_21.sp4_v_t_45 <X> T_8_21.sp4_h_r_1
 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 337)  (410 337)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g0_0
 (15 1)  (411 337)  (411 337)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g0_0
 (16 1)  (412 337)  (412 337)  routing T_8_21.sp4_h_r_0 <X> T_8_21.lc_trk_g0_0
 (17 1)  (413 337)  (413 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 339)  (398 339)  routing T_8_21.lc_trk_g0_0 <X> T_8_21.wire_bram/ram/RCLK
 (14 5)  (410 341)  (410 341)  routing T_8_21.sp12_h_l_15 <X> T_8_21.lc_trk_g1_0
 (16 5)  (412 341)  (412 341)  routing T_8_21.sp12_h_l_15 <X> T_8_21.lc_trk_g1_0
 (17 5)  (413 341)  (413 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_l_15 lc_trk_g1_0
 (3 6)  (399 342)  (399 342)  routing T_8_21.sp12_v_b_0 <X> T_8_21.sp12_v_t_23
 (27 8)  (423 344)  (423 344)  routing T_8_21.lc_trk_g1_0 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (36 9)  (432 345)  (432 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (0 14)  (396 350)  (396 350)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 350)  (413 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 351)  (396 351)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g3_5 <X> T_8_21.wire_bram/ram/RE
 (18 15)  (414 351)  (414 351)  routing T_8_21.sp4_r_v_b_45 <X> T_8_21.lc_trk_g3_5


LogicTile_9_21

 (21 0)  (459 336)  (459 336)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (22 0)  (460 336)  (460 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (461 336)  (461 336)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (24 0)  (462 336)  (462 336)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (26 0)  (464 336)  (464 336)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 336)  (472 336)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 336)  (473 336)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.input_2_0
 (36 0)  (474 336)  (474 336)  LC_0 Logic Functioning bit
 (37 0)  (475 336)  (475 336)  LC_0 Logic Functioning bit
 (39 0)  (477 336)  (477 336)  LC_0 Logic Functioning bit
 (41 0)  (479 336)  (479 336)  LC_0 Logic Functioning bit
 (43 0)  (481 336)  (481 336)  LC_0 Logic Functioning bit
 (21 1)  (459 337)  (459 337)  routing T_9_21.sp4_h_r_19 <X> T_9_21.lc_trk_g0_3
 (27 1)  (465 337)  (465 337)  routing T_9_21.lc_trk_g1_5 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 337)  (468 337)  routing T_9_21.lc_trk_g0_3 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (474 337)  (474 337)  LC_0 Logic Functioning bit
 (37 1)  (475 337)  (475 337)  LC_0 Logic Functioning bit
 (39 1)  (477 337)  (477 337)  LC_0 Logic Functioning bit
 (14 2)  (452 338)  (452 338)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g0_4
 (15 3)  (453 339)  (453 339)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g0_4
 (16 3)  (454 339)  (454 339)  routing T_9_21.sp4_h_l_1 <X> T_9_21.lc_trk_g0_4
 (17 3)  (455 339)  (455 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 4)  (452 340)  (452 340)  routing T_9_21.sp4_h_r_8 <X> T_9_21.lc_trk_g1_0
 (15 5)  (453 341)  (453 341)  routing T_9_21.sp4_h_r_8 <X> T_9_21.lc_trk_g1_0
 (16 5)  (454 341)  (454 341)  routing T_9_21.sp4_h_r_8 <X> T_9_21.lc_trk_g1_0
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (16 6)  (454 342)  (454 342)  routing T_9_21.sp4_v_b_13 <X> T_9_21.lc_trk_g1_5
 (17 6)  (455 342)  (455 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 342)  (456 342)  routing T_9_21.sp4_v_b_13 <X> T_9_21.lc_trk_g1_5
 (18 7)  (456 343)  (456 343)  routing T_9_21.sp4_v_b_13 <X> T_9_21.lc_trk_g1_5
 (3 14)  (441 350)  (441 350)  routing T_9_21.sp12_v_b_1 <X> T_9_21.sp12_v_t_22
 (4 15)  (442 351)  (442 351)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_h_l_44
 (6 15)  (444 351)  (444 351)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_h_l_44


LogicTile_10_21

 (14 0)  (506 336)  (506 336)  routing T_10_21.sp4_h_l_5 <X> T_10_21.lc_trk_g0_0
 (14 1)  (506 337)  (506 337)  routing T_10_21.sp4_h_l_5 <X> T_10_21.lc_trk_g0_0
 (15 1)  (507 337)  (507 337)  routing T_10_21.sp4_h_l_5 <X> T_10_21.lc_trk_g0_0
 (16 1)  (508 337)  (508 337)  routing T_10_21.sp4_h_l_5 <X> T_10_21.lc_trk_g0_0
 (17 1)  (509 337)  (509 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (14 4)  (506 340)  (506 340)  routing T_10_21.lft_op_0 <X> T_10_21.lc_trk_g1_0
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 340)  (525 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (38 4)  (530 340)  (530 340)  LC_2 Logic Functioning bit
 (41 4)  (533 340)  (533 340)  LC_2 Logic Functioning bit
 (42 4)  (534 340)  (534 340)  LC_2 Logic Functioning bit
 (43 4)  (535 340)  (535 340)  LC_2 Logic Functioning bit
 (46 4)  (538 340)  (538 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (507 341)  (507 341)  routing T_10_21.lft_op_0 <X> T_10_21.lc_trk_g1_0
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g2_0 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (42 5)  (534 341)  (534 341)  LC_2 Logic Functioning bit
 (14 8)  (506 344)  (506 344)  routing T_10_21.sp4_h_l_21 <X> T_10_21.lc_trk_g2_0
 (15 9)  (507 345)  (507 345)  routing T_10_21.sp4_h_l_21 <X> T_10_21.lc_trk_g2_0
 (16 9)  (508 345)  (508 345)  routing T_10_21.sp4_h_l_21 <X> T_10_21.lc_trk_g2_0
 (17 9)  (509 345)  (509 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (515 351)  (515 351)  routing T_10_21.sp4_h_r_30 <X> T_10_21.lc_trk_g3_6
 (24 15)  (516 351)  (516 351)  routing T_10_21.sp4_h_r_30 <X> T_10_21.lc_trk_g3_6
 (25 15)  (517 351)  (517 351)  routing T_10_21.sp4_h_r_30 <X> T_10_21.lc_trk_g3_6


LogicTile_11_21

 (8 0)  (554 336)  (554 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.sp4_h_r_1
 (9 0)  (555 336)  (555 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.sp4_h_r_1
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 336)  (564 336)  routing T_11_21.wire_logic_cluster/lc_1/out <X> T_11_21.lc_trk_g0_1
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 336)  (582 336)  LC_0 Logic Functioning bit
 (37 0)  (583 336)  (583 336)  LC_0 Logic Functioning bit
 (38 0)  (584 336)  (584 336)  LC_0 Logic Functioning bit
 (39 0)  (585 336)  (585 336)  LC_0 Logic Functioning bit
 (45 0)  (591 336)  (591 336)  LC_0 Logic Functioning bit
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (38 1)  (584 337)  (584 337)  LC_0 Logic Functioning bit
 (39 1)  (585 337)  (585 337)  LC_0 Logic Functioning bit
 (0 2)  (546 338)  (546 338)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 338)  (579 338)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (37 2)  (583 338)  (583 338)  LC_1 Logic Functioning bit
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (45 2)  (591 338)  (591 338)  LC_1 Logic Functioning bit
 (0 3)  (546 339)  (546 339)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 3)  (548 339)  (548 339)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (39 3)  (585 339)  (585 339)  LC_1 Logic Functioning bit
 (44 3)  (590 339)  (590 339)  LC_1 Logic Functioning bit
 (0 4)  (546 340)  (546 340)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 4)  (547 340)  (547 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (560 340)  (560 340)  routing T_11_21.wire_logic_cluster/lc_0/out <X> T_11_21.lc_trk_g1_0
 (21 4)  (567 340)  (567 340)  routing T_11_21.sp4_v_b_11 <X> T_11_21.lc_trk_g1_3
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (569 340)  (569 340)  routing T_11_21.sp4_v_b_11 <X> T_11_21.lc_trk_g1_3
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (41 4)  (587 340)  (587 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (45 4)  (591 340)  (591 340)  LC_2 Logic Functioning bit
 (0 5)  (546 341)  (546 341)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (1 5)  (547 341)  (547 341)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (17 5)  (563 341)  (563 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (567 341)  (567 341)  routing T_11_21.sp4_v_b_11 <X> T_11_21.lc_trk_g1_3
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (38 5)  (584 341)  (584 341)  LC_2 Logic Functioning bit
 (41 5)  (587 341)  (587 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (44 5)  (590 341)  (590 341)  LC_2 Logic Functioning bit
 (16 6)  (562 342)  (562 342)  routing T_11_21.sp4_v_b_13 <X> T_11_21.lc_trk_g1_5
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 342)  (564 342)  routing T_11_21.sp4_v_b_13 <X> T_11_21.lc_trk_g1_5
 (18 7)  (564 343)  (564 343)  routing T_11_21.sp4_v_b_13 <X> T_11_21.lc_trk_g1_5
 (15 8)  (561 344)  (561 344)  routing T_11_21.rgt_op_1 <X> T_11_21.lc_trk_g2_1
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 344)  (564 344)  routing T_11_21.rgt_op_1 <X> T_11_21.lc_trk_g2_1
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 346)  (582 346)  LC_5 Logic Functioning bit
 (37 10)  (583 346)  (583 346)  LC_5 Logic Functioning bit
 (38 10)  (584 346)  (584 346)  LC_5 Logic Functioning bit
 (39 10)  (585 346)  (585 346)  LC_5 Logic Functioning bit
 (45 10)  (591 346)  (591 346)  LC_5 Logic Functioning bit
 (31 11)  (577 347)  (577 347)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 347)  (582 347)  LC_5 Logic Functioning bit
 (37 11)  (583 347)  (583 347)  LC_5 Logic Functioning bit
 (38 11)  (584 347)  (584 347)  LC_5 Logic Functioning bit
 (39 11)  (585 347)  (585 347)  LC_5 Logic Functioning bit
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (569 348)  (569 348)  routing T_11_21.sp12_v_b_19 <X> T_11_21.lc_trk_g3_3
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 348)  (580 348)  routing T_11_21.lc_trk_g1_0 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (37 12)  (583 348)  (583 348)  LC_6 Logic Functioning bit
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (39 12)  (585 348)  (585 348)  LC_6 Logic Functioning bit
 (45 12)  (591 348)  (591 348)  LC_6 Logic Functioning bit
 (18 13)  (564 349)  (564 349)  routing T_11_21.sp4_r_v_b_41 <X> T_11_21.lc_trk_g3_1
 (21 13)  (567 349)  (567 349)  routing T_11_21.sp12_v_b_19 <X> T_11_21.lc_trk_g3_3
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (39 13)  (585 349)  (585 349)  LC_6 Logic Functioning bit
 (44 13)  (590 349)  (590 349)  LC_6 Logic Functioning bit
 (1 14)  (547 350)  (547 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 350)  (563 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 350)  (564 350)  routing T_11_21.wire_logic_cluster/lc_5/out <X> T_11_21.lc_trk_g3_5
 (0 15)  (546 351)  (546 351)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 351)  (547 351)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_7/s_r


LogicTile_12_21

 (14 1)  (614 337)  (614 337)  routing T_12_21.sp4_h_r_0 <X> T_12_21.lc_trk_g0_0
 (15 1)  (615 337)  (615 337)  routing T_12_21.sp4_h_r_0 <X> T_12_21.lc_trk_g0_0
 (16 1)  (616 337)  (616 337)  routing T_12_21.sp4_h_r_0 <X> T_12_21.lc_trk_g0_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 337)  (625 337)  routing T_12_21.sp4_r_v_b_33 <X> T_12_21.lc_trk_g0_2
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (603 338)  (603 338)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_h_l_23
 (14 2)  (614 338)  (614 338)  routing T_12_21.sp4_h_l_1 <X> T_12_21.lc_trk_g0_4
 (31 2)  (631 338)  (631 338)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (38 2)  (638 338)  (638 338)  LC_1 Logic Functioning bit
 (39 2)  (639 338)  (639 338)  LC_1 Logic Functioning bit
 (45 2)  (645 338)  (645 338)  LC_1 Logic Functioning bit
 (2 3)  (602 339)  (602 339)  routing T_12_21.lc_trk_g0_0 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (3 3)  (603 339)  (603 339)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_h_l_23
 (6 3)  (606 339)  (606 339)  routing T_12_21.sp4_h_r_0 <X> T_12_21.sp4_h_l_37
 (15 3)  (615 339)  (615 339)  routing T_12_21.sp4_h_l_1 <X> T_12_21.lc_trk_g0_4
 (16 3)  (616 339)  (616 339)  routing T_12_21.sp4_h_l_1 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (622 339)  (622 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 339)  (624 339)  routing T_12_21.top_op_6 <X> T_12_21.lc_trk_g0_6
 (25 3)  (625 339)  (625 339)  routing T_12_21.top_op_6 <X> T_12_21.lc_trk_g0_6
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (37 3)  (637 339)  (637 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (39 3)  (639 339)  (639 339)  LC_1 Logic Functioning bit
 (44 3)  (644 339)  (644 339)  LC_1 Logic Functioning bit
 (1 4)  (601 340)  (601 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (625 340)  (625 340)  routing T_12_21.lft_op_2 <X> T_12_21.lc_trk_g1_2
 (31 4)  (631 340)  (631 340)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 340)  (633 340)  routing T_12_21.lc_trk_g2_5 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 340)  (636 340)  LC_2 Logic Functioning bit
 (37 4)  (637 340)  (637 340)  LC_2 Logic Functioning bit
 (38 4)  (638 340)  (638 340)  LC_2 Logic Functioning bit
 (39 4)  (639 340)  (639 340)  LC_2 Logic Functioning bit
 (45 4)  (645 340)  (645 340)  LC_2 Logic Functioning bit
 (1 5)  (601 341)  (601 341)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 341)  (624 341)  routing T_12_21.lft_op_2 <X> T_12_21.lc_trk_g1_2
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (37 5)  (637 341)  (637 341)  LC_2 Logic Functioning bit
 (38 5)  (638 341)  (638 341)  LC_2 Logic Functioning bit
 (39 5)  (639 341)  (639 341)  LC_2 Logic Functioning bit
 (21 6)  (621 342)  (621 342)  routing T_12_21.wire_logic_cluster/lc_7/out <X> T_12_21.lc_trk_g1_7
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (3 8)  (603 344)  (603 344)  routing T_12_21.sp12_h_r_1 <X> T_12_21.sp12_v_b_1
 (3 9)  (603 345)  (603 345)  routing T_12_21.sp12_h_r_1 <X> T_12_21.sp12_v_b_1
 (5 10)  (605 346)  (605 346)  routing T_12_21.sp4_h_r_3 <X> T_12_21.sp4_h_l_43
 (17 10)  (617 346)  (617 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 346)  (618 346)  routing T_12_21.wire_logic_cluster/lc_5/out <X> T_12_21.lc_trk_g2_5
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 346)  (634 346)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (37 10)  (637 346)  (637 346)  LC_5 Logic Functioning bit
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (39 10)  (639 346)  (639 346)  LC_5 Logic Functioning bit
 (45 10)  (645 346)  (645 346)  LC_5 Logic Functioning bit
 (4 11)  (604 347)  (604 347)  routing T_12_21.sp4_h_r_3 <X> T_12_21.sp4_h_l_43
 (31 11)  (631 347)  (631 347)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (39 11)  (639 347)  (639 347)  LC_5 Logic Functioning bit
 (44 11)  (644 347)  (644 347)  LC_5 Logic Functioning bit
 (14 12)  (614 348)  (614 348)  routing T_12_21.sp4_v_t_21 <X> T_12_21.lc_trk_g3_0
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 348)  (633 348)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 348)  (634 348)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 348)  (636 348)  LC_6 Logic Functioning bit
 (37 12)  (637 348)  (637 348)  LC_6 Logic Functioning bit
 (38 12)  (638 348)  (638 348)  LC_6 Logic Functioning bit
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (45 12)  (645 348)  (645 348)  LC_6 Logic Functioning bit
 (14 13)  (614 349)  (614 349)  routing T_12_21.sp4_v_t_21 <X> T_12_21.lc_trk_g3_0
 (16 13)  (616 349)  (616 349)  routing T_12_21.sp4_v_t_21 <X> T_12_21.lc_trk_g3_0
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (44 13)  (644 349)  (644 349)  LC_6 Logic Functioning bit
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (36 14)  (636 350)  (636 350)  LC_7 Logic Functioning bit
 (38 14)  (638 350)  (638 350)  LC_7 Logic Functioning bit
 (41 14)  (641 350)  (641 350)  LC_7 Logic Functioning bit
 (43 14)  (643 350)  (643 350)  LC_7 Logic Functioning bit
 (45 14)  (645 350)  (645 350)  LC_7 Logic Functioning bit
 (1 15)  (601 351)  (601 351)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (26 15)  (626 351)  (626 351)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 351)  (627 351)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 351)  (637 351)  LC_7 Logic Functioning bit
 (39 15)  (639 351)  (639 351)  LC_7 Logic Functioning bit
 (40 15)  (640 351)  (640 351)  LC_7 Logic Functioning bit
 (42 15)  (642 351)  (642 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (14 0)  (668 336)  (668 336)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g0_0
 (25 0)  (679 336)  (679 336)  routing T_13_21.wire_logic_cluster/lc_2/out <X> T_13_21.lc_trk_g0_2
 (10 1)  (664 337)  (664 337)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_v_b_1
 (14 1)  (668 337)  (668 337)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g0_0
 (15 1)  (669 337)  (669 337)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g0_0
 (16 1)  (670 337)  (670 337)  routing T_13_21.sp4_h_l_5 <X> T_13_21.lc_trk_g0_0
 (17 1)  (671 337)  (671 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (676 337)  (676 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (10 2)  (664 338)  (664 338)  routing T_13_21.sp4_v_b_8 <X> T_13_21.sp4_h_l_36
 (11 2)  (665 338)  (665 338)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_v_t_39
 (13 2)  (667 338)  (667 338)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_v_t_39
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (37 2)  (691 338)  (691 338)  LC_1 Logic Functioning bit
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (45 2)  (699 338)  (699 338)  LC_1 Logic Functioning bit
 (2 3)  (656 339)  (656 339)  routing T_13_21.lc_trk_g0_0 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (12 3)  (666 339)  (666 339)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_v_t_39
 (31 3)  (685 339)  (685 339)  routing T_13_21.lc_trk_g0_2 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 339)  (690 339)  LC_1 Logic Functioning bit
 (37 3)  (691 339)  (691 339)  LC_1 Logic Functioning bit
 (38 3)  (692 339)  (692 339)  LC_1 Logic Functioning bit
 (39 3)  (693 339)  (693 339)  LC_1 Logic Functioning bit
 (44 3)  (698 339)  (698 339)  LC_1 Logic Functioning bit
 (46 3)  (700 339)  (700 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (654 340)  (654 340)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (1 4)  (655 340)  (655 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (658 340)  (658 340)  routing T_13_21.sp4_h_l_44 <X> T_13_21.sp4_v_b_3
 (6 4)  (660 340)  (660 340)  routing T_13_21.sp4_h_l_44 <X> T_13_21.sp4_v_b_3
 (15 4)  (669 340)  (669 340)  routing T_13_21.top_op_1 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (31 4)  (685 340)  (685 340)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 340)  (687 340)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (37 4)  (691 340)  (691 340)  LC_2 Logic Functioning bit
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (39 4)  (693 340)  (693 340)  LC_2 Logic Functioning bit
 (45 4)  (699 340)  (699 340)  LC_2 Logic Functioning bit
 (1 5)  (655 341)  (655 341)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (5 5)  (659 341)  (659 341)  routing T_13_21.sp4_h_l_44 <X> T_13_21.sp4_v_b_3
 (18 5)  (672 341)  (672 341)  routing T_13_21.top_op_1 <X> T_13_21.lc_trk_g1_1
 (36 5)  (690 341)  (690 341)  LC_2 Logic Functioning bit
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (38 5)  (692 341)  (692 341)  LC_2 Logic Functioning bit
 (39 5)  (693 341)  (693 341)  LC_2 Logic Functioning bit
 (44 5)  (698 341)  (698 341)  LC_2 Logic Functioning bit
 (3 6)  (657 342)  (657 342)  routing T_13_21.sp12_v_b_0 <X> T_13_21.sp12_v_t_23
 (14 6)  (668 342)  (668 342)  routing T_13_21.wire_logic_cluster/lc_4/out <X> T_13_21.lc_trk_g1_4
 (11 7)  (665 343)  (665 343)  routing T_13_21.sp4_h_r_9 <X> T_13_21.sp4_h_l_40
 (13 7)  (667 343)  (667 343)  routing T_13_21.sp4_h_r_9 <X> T_13_21.sp4_h_l_40
 (17 7)  (671 343)  (671 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 8)  (685 344)  (685 344)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 344)  (687 344)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (37 8)  (691 344)  (691 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (39 8)  (693 344)  (693 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (22 9)  (676 345)  (676 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 345)  (677 345)  routing T_13_21.sp4_v_b_42 <X> T_13_21.lc_trk_g2_2
 (24 9)  (678 345)  (678 345)  routing T_13_21.sp4_v_b_42 <X> T_13_21.lc_trk_g2_2
 (31 9)  (685 345)  (685 345)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (37 9)  (691 345)  (691 345)  LC_4 Logic Functioning bit
 (38 9)  (692 345)  (692 345)  LC_4 Logic Functioning bit
 (39 9)  (693 345)  (693 345)  LC_4 Logic Functioning bit
 (44 9)  (698 345)  (698 345)  LC_4 Logic Functioning bit
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 346)  (672 346)  routing T_13_21.wire_logic_cluster/lc_5/out <X> T_13_21.lc_trk_g2_5
 (21 10)  (675 346)  (675 346)  routing T_13_21.wire_logic_cluster/lc_7/out <X> T_13_21.lc_trk_g2_7
 (22 10)  (676 346)  (676 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 346)  (679 346)  routing T_13_21.wire_logic_cluster/lc_6/out <X> T_13_21.lc_trk_g2_6
 (31 10)  (685 346)  (685 346)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 346)  (686 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 346)  (687 346)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 346)  (690 346)  LC_5 Logic Functioning bit
 (37 10)  (691 346)  (691 346)  LC_5 Logic Functioning bit
 (38 10)  (692 346)  (692 346)  LC_5 Logic Functioning bit
 (39 10)  (693 346)  (693 346)  LC_5 Logic Functioning bit
 (45 10)  (699 346)  (699 346)  LC_5 Logic Functioning bit
 (11 11)  (665 347)  (665 347)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_h_l_45
 (15 11)  (669 347)  (669 347)  routing T_13_21.sp4_v_t_33 <X> T_13_21.lc_trk_g2_4
 (16 11)  (670 347)  (670 347)  routing T_13_21.sp4_v_t_33 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (685 347)  (685 347)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 347)  (690 347)  LC_5 Logic Functioning bit
 (37 11)  (691 347)  (691 347)  LC_5 Logic Functioning bit
 (38 11)  (692 347)  (692 347)  LC_5 Logic Functioning bit
 (39 11)  (693 347)  (693 347)  LC_5 Logic Functioning bit
 (12 12)  (666 348)  (666 348)  routing T_13_21.sp4_v_b_5 <X> T_13_21.sp4_h_r_11
 (31 12)  (685 348)  (685 348)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 348)  (686 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 348)  (688 348)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 348)  (690 348)  LC_6 Logic Functioning bit
 (37 12)  (691 348)  (691 348)  LC_6 Logic Functioning bit
 (38 12)  (692 348)  (692 348)  LC_6 Logic Functioning bit
 (39 12)  (693 348)  (693 348)  LC_6 Logic Functioning bit
 (45 12)  (699 348)  (699 348)  LC_6 Logic Functioning bit
 (11 13)  (665 349)  (665 349)  routing T_13_21.sp4_v_b_5 <X> T_13_21.sp4_h_r_11
 (13 13)  (667 349)  (667 349)  routing T_13_21.sp4_v_b_5 <X> T_13_21.sp4_h_r_11
 (36 13)  (690 349)  (690 349)  LC_6 Logic Functioning bit
 (37 13)  (691 349)  (691 349)  LC_6 Logic Functioning bit
 (38 13)  (692 349)  (692 349)  LC_6 Logic Functioning bit
 (39 13)  (693 349)  (693 349)  LC_6 Logic Functioning bit
 (44 13)  (698 349)  (698 349)  LC_6 Logic Functioning bit
 (0 14)  (654 350)  (654 350)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 350)  (655 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 350)  (688 350)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 350)  (690 350)  LC_7 Logic Functioning bit
 (37 14)  (691 350)  (691 350)  LC_7 Logic Functioning bit
 (38 14)  (692 350)  (692 350)  LC_7 Logic Functioning bit
 (39 14)  (693 350)  (693 350)  LC_7 Logic Functioning bit
 (45 14)  (699 350)  (699 350)  LC_7 Logic Functioning bit
 (1 15)  (655 351)  (655 351)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_7/s_r
 (36 15)  (690 351)  (690 351)  LC_7 Logic Functioning bit
 (37 15)  (691 351)  (691 351)  LC_7 Logic Functioning bit
 (38 15)  (692 351)  (692 351)  LC_7 Logic Functioning bit
 (39 15)  (693 351)  (693 351)  LC_7 Logic Functioning bit


LogicTile_14_21

 (12 0)  (720 336)  (720 336)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_h_r_2
 (25 0)  (733 336)  (733 336)  routing T_14_21.sp4_h_r_10 <X> T_14_21.lc_trk_g0_2
 (11 1)  (719 337)  (719 337)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_h_r_2
 (13 1)  (721 337)  (721 337)  routing T_14_21.sp4_v_b_8 <X> T_14_21.sp4_h_r_2
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 337)  (731 337)  routing T_14_21.sp4_h_r_10 <X> T_14_21.lc_trk_g0_2
 (24 1)  (732 337)  (732 337)  routing T_14_21.sp4_h_r_10 <X> T_14_21.lc_trk_g0_2
 (0 2)  (708 338)  (708 338)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (710 339)  (710 339)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 341)  (709 341)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (16 6)  (724 342)  (724 342)  routing T_14_21.sp4_v_b_5 <X> T_14_21.lc_trk_g1_5
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 342)  (726 342)  routing T_14_21.sp4_v_b_5 <X> T_14_21.lc_trk_g1_5
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 342)  (742 342)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (38 6)  (746 342)  (746 342)  LC_3 Logic Functioning bit
 (39 6)  (747 342)  (747 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (36 7)  (744 343)  (744 343)  LC_3 Logic Functioning bit
 (37 7)  (745 343)  (745 343)  LC_3 Logic Functioning bit
 (38 7)  (746 343)  (746 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (48 7)  (756 343)  (756 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 9)  (722 345)  (722 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (15 9)  (723 345)  (723 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (16 9)  (724 345)  (724 345)  routing T_14_21.sp4_h_r_24 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (6 10)  (714 346)  (714 346)  routing T_14_21.sp4_v_b_3 <X> T_14_21.sp4_v_t_43
 (14 10)  (722 346)  (722 346)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g2_4
 (5 11)  (713 347)  (713 347)  routing T_14_21.sp4_v_b_3 <X> T_14_21.sp4_v_t_43
 (9 11)  (717 347)  (717 347)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_v_t_42
 (15 11)  (723 347)  (723 347)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g2_4
 (16 11)  (724 347)  (724 347)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g2_4
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (8 12)  (716 348)  (716 348)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_h_r_10
 (9 12)  (717 348)  (717 348)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_h_r_10
 (10 12)  (718 348)  (718 348)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_h_r_10
 (0 14)  (708 350)  (708 350)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 351)  (709 351)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r


LogicTile_15_21

 (21 0)  (783 336)  (783 336)  routing T_15_21.sp4_v_b_3 <X> T_15_21.lc_trk_g0_3
 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (785 336)  (785 336)  routing T_15_21.sp4_v_b_3 <X> T_15_21.lc_trk_g0_3
 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (41 0)  (803 336)  (803 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (48 0)  (810 336)  (810 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (813 336)  (813 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (814 336)  (814 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (789 337)  (789 337)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 337)  (792 337)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 337)  (796 337)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.input_2_0
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (47 1)  (809 337)  (809 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (813 337)  (813 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 338)  (762 338)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (764 339)  (764 339)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (8 3)  (770 339)  (770 339)  routing T_15_21.sp4_h_l_36 <X> T_15_21.sp4_v_t_36
 (14 3)  (776 339)  (776 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (15 3)  (777 339)  (777 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (16 3)  (778 339)  (778 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (762 340)  (762 340)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 4)  (763 340)  (763 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (771 340)  (771 340)  routing T_15_21.sp4_h_l_36 <X> T_15_21.sp4_h_r_4
 (10 4)  (772 340)  (772 340)  routing T_15_21.sp4_h_l_36 <X> T_15_21.sp4_h_r_4
 (15 4)  (777 340)  (777 340)  routing T_15_21.bot_op_1 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (0 5)  (762 341)  (762 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 5)  (763 341)  (763 341)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (787 341)  (787 341)  routing T_15_21.sp4_r_v_b_26 <X> T_15_21.lc_trk_g1_2
 (16 6)  (778 342)  (778 342)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g1_5
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 342)  (780 342)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g1_5
 (18 7)  (780 343)  (780 343)  routing T_15_21.sp4_v_b_13 <X> T_15_21.lc_trk_g1_5
 (14 9)  (776 345)  (776 345)  routing T_15_21.sp4_r_v_b_32 <X> T_15_21.lc_trk_g2_0
 (17 9)  (779 345)  (779 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 12)  (783 348)  (783 348)  routing T_15_21.sp4_h_r_35 <X> T_15_21.lc_trk_g3_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 348)  (785 348)  routing T_15_21.sp4_h_r_35 <X> T_15_21.lc_trk_g3_3
 (24 12)  (786 348)  (786 348)  routing T_15_21.sp4_h_r_35 <X> T_15_21.lc_trk_g3_3
 (4 13)  (766 349)  (766 349)  routing T_15_21.sp4_h_l_36 <X> T_15_21.sp4_h_r_9
 (6 13)  (768 349)  (768 349)  routing T_15_21.sp4_h_l_36 <X> T_15_21.sp4_h_r_9
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 351)  (763 351)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r


LogicTile_16_21

 (0 2)  (816 338)  (816 338)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (821 338)  (821 338)  routing T_16_21.sp4_v_t_37 <X> T_16_21.sp4_h_l_37
 (14 2)  (830 338)  (830 338)  routing T_16_21.sp4_h_l_9 <X> T_16_21.lc_trk_g0_4
 (2 3)  (818 339)  (818 339)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (6 3)  (822 339)  (822 339)  routing T_16_21.sp4_v_t_37 <X> T_16_21.sp4_h_l_37
 (14 3)  (830 339)  (830 339)  routing T_16_21.sp4_h_l_9 <X> T_16_21.lc_trk_g0_4
 (15 3)  (831 339)  (831 339)  routing T_16_21.sp4_h_l_9 <X> T_16_21.lc_trk_g0_4
 (16 3)  (832 339)  (832 339)  routing T_16_21.sp4_h_l_9 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (0 4)  (816 340)  (816 340)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 341)  (817 341)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (13 5)  (829 341)  (829 341)  routing T_16_21.sp4_v_t_37 <X> T_16_21.sp4_h_r_5
 (5 6)  (821 342)  (821 342)  routing T_16_21.sp4_v_b_3 <X> T_16_21.sp4_h_l_38
 (11 7)  (827 343)  (827 343)  routing T_16_21.sp4_h_r_5 <X> T_16_21.sp4_h_l_40
 (11 8)  (827 344)  (827 344)  routing T_16_21.sp4_v_t_37 <X> T_16_21.sp4_v_b_8
 (13 8)  (829 344)  (829 344)  routing T_16_21.sp4_v_t_37 <X> T_16_21.sp4_v_b_8
 (14 8)  (830 344)  (830 344)  routing T_16_21.sp4_v_t_21 <X> T_16_21.lc_trk_g2_0
 (14 9)  (830 345)  (830 345)  routing T_16_21.sp4_v_t_21 <X> T_16_21.lc_trk_g2_0
 (16 9)  (832 345)  (832 345)  routing T_16_21.sp4_v_t_21 <X> T_16_21.lc_trk_g2_0
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 345)  (839 345)  routing T_16_21.sp4_h_l_15 <X> T_16_21.lc_trk_g2_2
 (24 9)  (840 345)  (840 345)  routing T_16_21.sp4_h_l_15 <X> T_16_21.lc_trk_g2_2
 (25 9)  (841 345)  (841 345)  routing T_16_21.sp4_h_l_15 <X> T_16_21.lc_trk_g2_2
 (21 10)  (837 346)  (837 346)  routing T_16_21.sp4_h_r_39 <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 346)  (839 346)  routing T_16_21.sp4_h_r_39 <X> T_16_21.lc_trk_g2_7
 (24 10)  (840 346)  (840 346)  routing T_16_21.sp4_h_r_39 <X> T_16_21.lc_trk_g2_7
 (31 12)  (847 348)  (847 348)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 348)  (849 348)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (31 13)  (847 349)  (847 349)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 351)  (817 351)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_7/s_r


LogicTile_17_21

 (14 0)  (888 336)  (888 336)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g0_0
 (21 0)  (895 336)  (895 336)  routing T_17_21.wire_logic_cluster/lc_3/out <X> T_17_21.lc_trk_g0_3
 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (888 337)  (888 337)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g0_0
 (15 1)  (889 337)  (889 337)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g0_0
 (16 1)  (890 337)  (890 337)  routing T_17_21.sp4_h_l_5 <X> T_17_21.lc_trk_g0_0
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (25 2)  (899 338)  (899 338)  routing T_17_21.lft_op_6 <X> T_17_21.lc_trk_g0_6
 (2 3)  (876 339)  (876 339)  routing T_17_21.lc_trk_g0_0 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 339)  (898 339)  routing T_17_21.lft_op_6 <X> T_17_21.lc_trk_g0_6
 (0 4)  (874 340)  (874 340)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (1 4)  (875 340)  (875 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 340)  (910 340)  LC_2 Logic Functioning bit
 (37 4)  (911 340)  (911 340)  LC_2 Logic Functioning bit
 (38 4)  (912 340)  (912 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (45 4)  (919 340)  (919 340)  LC_2 Logic Functioning bit
 (0 5)  (874 341)  (874 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (1 5)  (875 341)  (875 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 341)  (910 341)  LC_2 Logic Functioning bit
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (38 5)  (912 341)  (912 341)  LC_2 Logic Functioning bit
 (39 5)  (913 341)  (913 341)  LC_2 Logic Functioning bit
 (52 5)  (926 341)  (926 341)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (31 6)  (905 342)  (905 342)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (39 6)  (913 342)  (913 342)  LC_3 Logic Functioning bit
 (45 6)  (919 342)  (919 342)  LC_3 Logic Functioning bit
 (31 7)  (905 343)  (905 343)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (39 7)  (913 343)  (913 343)  LC_3 Logic Functioning bit
 (44 7)  (918 343)  (918 343)  LC_3 Logic Functioning bit
 (11 9)  (885 345)  (885 345)  routing T_17_21.sp4_h_l_45 <X> T_17_21.sp4_h_r_8
 (14 11)  (888 347)  (888 347)  routing T_17_21.sp4_h_l_17 <X> T_17_21.lc_trk_g2_4
 (15 11)  (889 347)  (889 347)  routing T_17_21.sp4_h_l_17 <X> T_17_21.lc_trk_g2_4
 (16 11)  (890 347)  (890 347)  routing T_17_21.sp4_h_l_17 <X> T_17_21.lc_trk_g2_4
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 12)  (895 348)  (895 348)  routing T_17_21.sp4_v_t_14 <X> T_17_21.lc_trk_g3_3
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 348)  (897 348)  routing T_17_21.sp4_v_t_14 <X> T_17_21.lc_trk_g3_3
 (0 14)  (874 350)  (874 350)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 351)  (875 351)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (4 15)  (878 351)  (878 351)  routing T_17_21.sp4_v_b_4 <X> T_17_21.sp4_h_l_44


LogicTile_18_21

 (13 0)  (941 336)  (941 336)  routing T_18_21.sp4_h_l_39 <X> T_18_21.sp4_v_b_2
 (12 1)  (940 337)  (940 337)  routing T_18_21.sp4_h_l_39 <X> T_18_21.sp4_v_b_2
 (8 9)  (936 345)  (936 345)  routing T_18_21.sp4_h_r_7 <X> T_18_21.sp4_v_b_7


LogicTile_19_21

 (2 4)  (984 340)  (984 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_20_21

 (11 12)  (1047 348)  (1047 348)  routing T_20_21.sp4_h_l_40 <X> T_20_21.sp4_v_b_11
 (13 12)  (1049 348)  (1049 348)  routing T_20_21.sp4_h_l_40 <X> T_20_21.sp4_v_b_11
 (12 13)  (1048 349)  (1048 349)  routing T_20_21.sp4_h_l_40 <X> T_20_21.sp4_v_b_11


LogicTile_21_21

 (11 0)  (1101 336)  (1101 336)  routing T_21_21.sp4_h_l_45 <X> T_21_21.sp4_v_b_2
 (13 0)  (1103 336)  (1103 336)  routing T_21_21.sp4_h_l_45 <X> T_21_21.sp4_v_b_2
 (12 1)  (1102 337)  (1102 337)  routing T_21_21.sp4_h_l_45 <X> T_21_21.sp4_v_b_2
 (8 5)  (1098 341)  (1098 341)  routing T_21_21.sp4_h_r_4 <X> T_21_21.sp4_v_b_4


LogicTile_24_21

 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_v_b_0 <X> T_24_21.sp12_h_l_23
 (3 10)  (1255 346)  (1255 346)  routing T_24_21.sp12_v_t_22 <X> T_24_21.sp12_h_l_22


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.lc_trk_g3_1 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (3 2)  (1309 338)  (1309 338)  routing T_25_21.sp12_v_t_23 <X> T_25_21.sp12_h_l_23
 (0 3)  (1306 339)  (1306 339)  routing T_25_21.lc_trk_g3_1 <X> T_25_21.wire_bram/ram/RCLK
 (2 3)  (1308 339)  (1308 339)  routing T_25_21.lc_trk_g3_1 <X> T_25_21.wire_bram/ram/RCLK
 (4 6)  (1310 342)  (1310 342)  routing T_25_21.sp4_v_b_7 <X> T_25_21.sp4_v_t_38
 (6 6)  (1312 342)  (1312 342)  routing T_25_21.sp4_v_b_7 <X> T_25_21.sp4_v_t_38
 (8 6)  (1314 342)  (1314 342)  routing T_25_21.sp4_v_t_47 <X> T_25_21.sp4_h_l_41
 (9 6)  (1315 342)  (1315 342)  routing T_25_21.sp4_v_t_47 <X> T_25_21.sp4_h_l_41
 (10 6)  (1316 342)  (1316 342)  routing T_25_21.sp4_v_t_47 <X> T_25_21.sp4_h_l_41
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 344)  (1336 344)  routing T_25_21.lc_trk_g2_5 <X> T_25_21.wire_bram/ram/WDATA_11
 (39 8)  (1345 344)  (1345 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (16 10)  (1322 346)  (1322 346)  routing T_25_21.sp4_v_b_29 <X> T_25_21.lc_trk_g2_5
 (17 10)  (1323 346)  (1323 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_29 lc_trk_g2_5
 (18 10)  (1324 346)  (1324 346)  routing T_25_21.sp4_v_b_29 <X> T_25_21.lc_trk_g2_5
 (14 11)  (1320 347)  (1320 347)  routing T_25_21.sp4_r_v_b_36 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (16 12)  (1322 348)  (1322 348)  routing T_25_21.sp4_v_b_25 <X> T_25_21.lc_trk_g3_1
 (17 12)  (1323 348)  (1323 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 348)  (1324 348)  routing T_25_21.sp4_v_b_25 <X> T_25_21.lc_trk_g3_1
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE


IO_Tile_0_20

 (11 0)  (6 320)  (6 320)  routing T_0_20.span4_horz_1 <X> T_0_20.span4_vert_t_12
 (12 0)  (5 320)  (5 320)  routing T_0_20.span4_horz_1 <X> T_0_20.span4_vert_t_12
 (5 4)  (12 324)  (12 324)  routing T_0_20.span4_horz_45 <X> T_0_20.lc_trk_g0_5
 (6 4)  (11 324)  (11 324)  routing T_0_20.span4_horz_45 <X> T_0_20.lc_trk_g0_5
 (7 4)  (10 324)  (10 324)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (9 324)  (9 324)  routing T_0_20.span4_horz_45 <X> T_0_20.lc_trk_g0_5
 (8 5)  (9 325)  (9 325)  routing T_0_20.span4_horz_45 <X> T_0_20.lc_trk_g0_5
 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g0_5 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit


LogicTile_1_20

 (12 10)  (30 330)  (30 330)  routing T_1_20.sp4_h_r_5 <X> T_1_20.sp4_h_l_45
 (13 11)  (31 331)  (31 331)  routing T_1_20.sp4_h_r_5 <X> T_1_20.sp4_h_l_45


LogicTile_3_20

 (3 6)  (129 326)  (129 326)  routing T_3_20.sp12_h_r_0 <X> T_3_20.sp12_v_t_23
 (3 7)  (129 327)  (129 327)  routing T_3_20.sp12_h_r_0 <X> T_3_20.sp12_v_t_23


LogicTile_4_20

 (9 2)  (189 322)  (189 322)  routing T_4_20.sp4_h_r_10 <X> T_4_20.sp4_h_l_36
 (10 2)  (190 322)  (190 322)  routing T_4_20.sp4_h_r_10 <X> T_4_20.sp4_h_l_36


LogicTile_5_20

 (3 6)  (237 326)  (237 326)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_v_t_23
 (12 6)  (246 326)  (246 326)  routing T_5_20.sp4_h_r_2 <X> T_5_20.sp4_h_l_40
 (3 7)  (237 327)  (237 327)  routing T_5_20.sp12_h_r_0 <X> T_5_20.sp12_v_t_23
 (13 7)  (247 327)  (247 327)  routing T_5_20.sp4_h_r_2 <X> T_5_20.sp4_h_l_40


LogicTile_6_20

 (5 4)  (293 324)  (293 324)  routing T_6_20.sp4_v_b_3 <X> T_6_20.sp4_h_r_3
 (6 5)  (294 325)  (294 325)  routing T_6_20.sp4_v_b_3 <X> T_6_20.sp4_h_r_3
 (3 14)  (291 334)  (291 334)  routing T_6_20.sp12_h_r_1 <X> T_6_20.sp12_v_t_22
 (3 15)  (291 335)  (291 335)  routing T_6_20.sp12_h_r_1 <X> T_6_20.sp12_v_t_22


RAM_Tile_8_20

 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 323)  (396 323)  routing T_8_20.glb_netwk_3 <X> T_8_20.wire_bram/ram/WCLK
 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (12 4)  (408 324)  (408 324)  routing T_8_20.sp4_v_b_5 <X> T_8_20.sp4_h_r_5
 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (11 5)  (407 325)  (407 325)  routing T_8_20.sp4_v_b_5 <X> T_8_20.sp4_h_r_5
 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (11 6)  (407 326)  (407 326)  routing T_8_20.sp4_v_b_2 <X> T_8_20.sp4_v_t_40
 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (12 7)  (408 327)  (408 327)  routing T_8_20.sp4_v_b_2 <X> T_8_20.sp4_v_t_40
 (22 8)  (418 328)  (418 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (419 328)  (419 328)  routing T_8_20.sp4_h_r_27 <X> T_8_20.lc_trk_g2_3
 (24 8)  (420 328)  (420 328)  routing T_8_20.sp4_h_r_27 <X> T_8_20.lc_trk_g2_3
 (28 8)  (424 328)  (424 328)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 328)  (433 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (21 9)  (417 329)  (417 329)  routing T_8_20.sp4_h_r_27 <X> T_8_20.lc_trk_g2_3
 (30 9)  (426 329)  (426 329)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_3
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (9 14)  (405 334)  (405 334)  routing T_8_20.sp4_h_r_7 <X> T_8_20.sp4_h_l_47
 (10 14)  (406 334)  (406 334)  routing T_8_20.sp4_h_r_7 <X> T_8_20.sp4_h_l_47
 (11 14)  (407 334)  (407 334)  routing T_8_20.sp4_v_b_8 <X> T_8_20.sp4_v_t_46
 (16 14)  (412 334)  (412 334)  routing T_8_20.sp4_v_b_29 <X> T_8_20.lc_trk_g3_5
 (17 14)  (413 334)  (413 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 334)  (414 334)  routing T_8_20.sp4_v_b_29 <X> T_8_20.lc_trk_g3_5
 (0 15)  (396 335)  (396 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WE
 (12 15)  (408 335)  (408 335)  routing T_8_20.sp4_v_b_8 <X> T_8_20.sp4_v_t_46


LogicTile_9_20

 (13 1)  (451 321)  (451 321)  routing T_9_20.sp4_v_t_44 <X> T_9_20.sp4_h_r_2
 (11 2)  (449 322)  (449 322)  routing T_9_20.sp4_v_b_6 <X> T_9_20.sp4_v_t_39
 (12 2)  (450 322)  (450 322)  routing T_9_20.sp4_v_t_45 <X> T_9_20.sp4_h_l_39
 (13 2)  (451 322)  (451 322)  routing T_9_20.sp4_v_b_6 <X> T_9_20.sp4_v_t_39
 (11 3)  (449 323)  (449 323)  routing T_9_20.sp4_v_t_45 <X> T_9_20.sp4_h_l_39
 (13 3)  (451 323)  (451 323)  routing T_9_20.sp4_v_t_45 <X> T_9_20.sp4_h_l_39
 (13 8)  (451 328)  (451 328)  routing T_9_20.sp4_v_t_45 <X> T_9_20.sp4_v_b_8
 (5 12)  (443 332)  (443 332)  routing T_9_20.sp4_v_b_3 <X> T_9_20.sp4_h_r_9
 (4 13)  (442 333)  (442 333)  routing T_9_20.sp4_v_b_3 <X> T_9_20.sp4_h_r_9
 (6 13)  (444 333)  (444 333)  routing T_9_20.sp4_v_b_3 <X> T_9_20.sp4_h_r_9


LogicTile_10_20

 (3 14)  (495 334)  (495 334)  routing T_10_20.sp12_h_r_1 <X> T_10_20.sp12_v_t_22
 (3 15)  (495 335)  (495 335)  routing T_10_20.sp12_h_r_1 <X> T_10_20.sp12_v_t_22


LogicTile_11_20

 (0 0)  (546 320)  (546 320)  Negative Clock bit

 (0 2)  (546 322)  (546 322)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (546 323)  (546 323)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 3)  (548 323)  (548 323)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (45 4)  (591 324)  (591 324)  LC_2 Logic Functioning bit
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (51 5)  (597 325)  (597 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (549 326)  (549 326)  routing T_11_20.sp12_h_r_0 <X> T_11_20.sp12_v_t_23
 (3 7)  (549 327)  (549 327)  routing T_11_20.sp12_h_r_0 <X> T_11_20.sp12_v_t_23
 (14 7)  (560 327)  (560 327)  routing T_11_20.sp4_h_r_4 <X> T_11_20.lc_trk_g1_4
 (15 7)  (561 327)  (561 327)  routing T_11_20.sp4_h_r_4 <X> T_11_20.lc_trk_g1_4
 (16 7)  (562 327)  (562 327)  routing T_11_20.sp4_h_r_4 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (10 13)  (556 333)  (556 333)  routing T_11_20.sp4_h_r_5 <X> T_11_20.sp4_v_b_10
 (18 13)  (564 333)  (564 333)  routing T_11_20.sp4_r_v_b_41 <X> T_11_20.lc_trk_g3_1
 (0 14)  (546 334)  (546 334)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 334)  (547 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (546 335)  (546 335)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 335)  (547 335)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/s_r


LogicTile_12_20

 (8 0)  (608 320)  (608 320)  routing T_12_20.sp4_h_l_40 <X> T_12_20.sp4_h_r_1
 (10 0)  (610 320)  (610 320)  routing T_12_20.sp4_h_l_40 <X> T_12_20.sp4_h_r_1
 (14 0)  (614 320)  (614 320)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (28 0)  (628 320)  (628 320)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 320)  (631 320)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 320)  (636 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (41 0)  (641 320)  (641 320)  LC_0 Logic Functioning bit
 (43 0)  (643 320)  (643 320)  LC_0 Logic Functioning bit
 (45 0)  (645 320)  (645 320)  LC_0 Logic Functioning bit
 (46 0)  (646 320)  (646 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (614 321)  (614 321)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (15 1)  (615 321)  (615 321)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (16 1)  (616 321)  (616 321)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 321)  (631 321)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (38 1)  (638 321)  (638 321)  LC_0 Logic Functioning bit
 (40 1)  (640 321)  (640 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (48 1)  (648 321)  (648 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (651 321)  (651 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 322)  (600 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (600 323)  (600 323)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 3)  (602 323)  (602 323)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (16 6)  (616 326)  (616 326)  routing T_12_20.sp4_v_b_13 <X> T_12_20.lc_trk_g1_5
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 326)  (618 326)  routing T_12_20.sp4_v_b_13 <X> T_12_20.lc_trk_g1_5
 (18 7)  (618 327)  (618 327)  routing T_12_20.sp4_v_b_13 <X> T_12_20.lc_trk_g1_5
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 327)  (624 327)  routing T_12_20.bot_op_6 <X> T_12_20.lc_trk_g1_6
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (618 329)  (618 329)  routing T_12_20.sp4_r_v_b_33 <X> T_12_20.lc_trk_g2_1
 (8 10)  (608 330)  (608 330)  routing T_12_20.sp4_h_r_11 <X> T_12_20.sp4_h_l_42
 (10 10)  (610 330)  (610 330)  routing T_12_20.sp4_h_r_11 <X> T_12_20.sp4_h_l_42
 (8 12)  (608 332)  (608 332)  routing T_12_20.sp4_v_b_4 <X> T_12_20.sp4_h_r_10
 (9 12)  (609 332)  (609 332)  routing T_12_20.sp4_v_b_4 <X> T_12_20.sp4_h_r_10
 (10 12)  (610 332)  (610 332)  routing T_12_20.sp4_v_b_4 <X> T_12_20.sp4_h_r_10
 (15 12)  (615 332)  (615 332)  routing T_12_20.sp4_v_t_28 <X> T_12_20.lc_trk_g3_1
 (16 12)  (616 332)  (616 332)  routing T_12_20.sp4_v_t_28 <X> T_12_20.lc_trk_g3_1
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (603 334)  (603 334)  routing T_12_20.sp12_h_r_1 <X> T_12_20.sp12_v_t_22
 (0 15)  (600 335)  (600 335)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 335)  (601 335)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (3 15)  (603 335)  (603 335)  routing T_12_20.sp12_h_r_1 <X> T_12_20.sp12_v_t_22


LogicTile_13_20

 (0 0)  (654 320)  (654 320)  Negative Clock bit

 (13 0)  (667 320)  (667 320)  routing T_13_20.sp4_h_l_39 <X> T_13_20.sp4_v_b_2
 (14 0)  (668 320)  (668 320)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (12 1)  (666 321)  (666 321)  routing T_13_20.sp4_h_l_39 <X> T_13_20.sp4_v_b_2
 (14 1)  (668 321)  (668 321)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (15 1)  (669 321)  (669 321)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (21 2)  (675 322)  (675 322)  routing T_13_20.sp4_h_l_10 <X> T_13_20.lc_trk_g0_7
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 322)  (677 322)  routing T_13_20.sp4_h_l_10 <X> T_13_20.lc_trk_g0_7
 (24 2)  (678 322)  (678 322)  routing T_13_20.sp4_h_l_10 <X> T_13_20.lc_trk_g0_7
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (45 2)  (699 322)  (699 322)  LC_1 Logic Functioning bit
 (52 2)  (706 322)  (706 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (656 323)  (656 323)  routing T_13_20.lc_trk_g0_0 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (15 3)  (669 323)  (669 323)  routing T_13_20.sp4_v_t_9 <X> T_13_20.lc_trk_g0_4
 (16 3)  (670 323)  (670 323)  routing T_13_20.sp4_v_t_9 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (675 323)  (675 323)  routing T_13_20.sp4_h_l_10 <X> T_13_20.lc_trk_g0_7
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 323)  (678 323)  routing T_13_20.bot_op_6 <X> T_13_20.lc_trk_g0_6
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (3 4)  (657 324)  (657 324)  routing T_13_20.sp12_v_b_0 <X> T_13_20.sp12_h_r_0
 (11 4)  (665 324)  (665 324)  routing T_13_20.sp4_v_t_39 <X> T_13_20.sp4_v_b_5
 (21 4)  (675 324)  (675 324)  routing T_13_20.sp12_h_r_3 <X> T_13_20.lc_trk_g1_3
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 324)  (678 324)  routing T_13_20.sp12_h_r_3 <X> T_13_20.lc_trk_g1_3
 (25 4)  (679 324)  (679 324)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g1_2
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (52 4)  (706 324)  (706 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (657 325)  (657 325)  routing T_13_20.sp12_v_b_0 <X> T_13_20.sp12_h_r_0
 (11 5)  (665 325)  (665 325)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_h_r_5
 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_v_t_39 <X> T_13_20.sp4_v_b_5
 (13 5)  (667 325)  (667 325)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_h_r_5
 (21 5)  (675 325)  (675 325)  routing T_13_20.sp12_h_r_3 <X> T_13_20.lc_trk_g1_3
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.sp4_h_l_7 <X> T_13_20.lc_trk_g1_2
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (3 6)  (657 326)  (657 326)  routing T_13_20.sp12_v_b_0 <X> T_13_20.sp12_v_t_23
 (15 6)  (669 326)  (669 326)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g1_5
 (16 6)  (670 326)  (670 326)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g1_5
 (17 6)  (671 326)  (671 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (672 326)  (672 326)  routing T_13_20.sp4_h_r_13 <X> T_13_20.lc_trk_g1_5
 (21 6)  (675 326)  (675 326)  routing T_13_20.sp4_v_b_7 <X> T_13_20.lc_trk_g1_7
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (677 326)  (677 326)  routing T_13_20.sp4_v_b_7 <X> T_13_20.lc_trk_g1_7
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (39 6)  (693 326)  (693 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (46 6)  (700 326)  (700 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (701 326)  (701 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (5 8)  (659 328)  (659 328)  routing T_13_20.sp4_v_b_0 <X> T_13_20.sp4_h_r_6
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 328)  (690 328)  LC_4 Logic Functioning bit
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (39 8)  (693 328)  (693 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (48 8)  (702 328)  (702 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (706 328)  (706 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (658 329)  (658 329)  routing T_13_20.sp4_v_b_0 <X> T_13_20.sp4_h_r_6
 (6 9)  (660 329)  (660 329)  routing T_13_20.sp4_v_b_0 <X> T_13_20.sp4_h_r_6
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (38 9)  (692 329)  (692 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (31 10)  (685 330)  (685 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 330)  (688 330)  routing T_13_20.lc_trk_g1_5 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (37 10)  (691 330)  (691 330)  LC_5 Logic Functioning bit
 (38 10)  (692 330)  (692 330)  LC_5 Logic Functioning bit
 (39 10)  (693 330)  (693 330)  LC_5 Logic Functioning bit
 (45 10)  (699 330)  (699 330)  LC_5 Logic Functioning bit
 (47 10)  (701 330)  (701 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (702 330)  (702 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (706 330)  (706 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (8 11)  (662 331)  (662 331)  routing T_13_20.sp4_v_b_4 <X> T_13_20.sp4_v_t_42
 (10 11)  (664 331)  (664 331)  routing T_13_20.sp4_v_b_4 <X> T_13_20.sp4_v_t_42
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (38 11)  (692 331)  (692 331)  LC_5 Logic Functioning bit
 (39 11)  (693 331)  (693 331)  LC_5 Logic Functioning bit
 (3 12)  (657 332)  (657 332)  routing T_13_20.sp12_v_b_1 <X> T_13_20.sp12_h_r_1
 (26 12)  (680 332)  (680 332)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (47 12)  (701 332)  (701 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (702 332)  (702 332)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (3 13)  (657 333)  (657 333)  routing T_13_20.sp12_v_b_1 <X> T_13_20.sp12_h_r_1
 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (675 334)  (675 334)  routing T_13_20.sp4_h_r_39 <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 334)  (677 334)  routing T_13_20.sp4_h_r_39 <X> T_13_20.lc_trk_g3_7
 (24 14)  (678 334)  (678 334)  routing T_13_20.sp4_h_r_39 <X> T_13_20.lc_trk_g3_7
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (47 14)  (701 334)  (701 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (706 334)  (706 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (655 335)  (655 335)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (11 3)  (719 323)  (719 323)  routing T_14_20.sp4_h_r_6 <X> T_14_20.sp4_h_l_39
 (13 3)  (721 323)  (721 323)  routing T_14_20.sp4_h_r_6 <X> T_14_20.sp4_h_l_39
 (8 8)  (716 328)  (716 328)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_h_r_7
 (9 8)  (717 328)  (717 328)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_h_r_7
 (10 8)  (718 328)  (718 328)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_h_r_7
 (5 12)  (713 332)  (713 332)  routing T_14_20.sp4_v_b_9 <X> T_14_20.sp4_h_r_9
 (6 13)  (714 333)  (714 333)  routing T_14_20.sp4_v_b_9 <X> T_14_20.sp4_h_r_9
 (4 14)  (712 334)  (712 334)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_v_t_44
 (6 14)  (714 334)  (714 334)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_v_t_44


LogicTile_15_20

 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (37 0)  (799 320)  (799 320)  LC_0 Logic Functioning bit
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (14 1)  (776 321)  (776 321)  routing T_15_20.top_op_0 <X> T_15_20.lc_trk_g0_0
 (15 1)  (777 321)  (777 321)  routing T_15_20.top_op_0 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (22 2)  (784 322)  (784 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 322)  (785 322)  routing T_15_20.sp4_v_b_23 <X> T_15_20.lc_trk_g0_7
 (24 2)  (786 322)  (786 322)  routing T_15_20.sp4_v_b_23 <X> T_15_20.lc_trk_g0_7
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (0 3)  (762 323)  (762 323)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 3)  (764 323)  (764 323)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (0 4)  (762 324)  (762 324)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (775 324)  (775 324)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_5
 (0 5)  (762 325)  (762 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (12 5)  (774 325)  (774 325)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_5
 (9 6)  (771 326)  (771 326)  routing T_15_20.sp4_h_r_1 <X> T_15_20.sp4_h_l_41
 (10 6)  (772 326)  (772 326)  routing T_15_20.sp4_h_r_1 <X> T_15_20.sp4_h_l_41
 (12 8)  (774 328)  (774 328)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_h_r_8
 (13 9)  (775 329)  (775 329)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_h_r_8
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g2_4
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 332)  (783 332)  routing T_15_20.sp4_v_t_14 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 332)  (785 332)  routing T_15_20.sp4_v_t_14 <X> T_15_20.lc_trk_g3_3
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (37 12)  (799 332)  (799 332)  LC_6 Logic Functioning bit
 (38 12)  (800 332)  (800 332)  LC_6 Logic Functioning bit
 (39 12)  (801 332)  (801 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (18 13)  (780 333)  (780 333)  routing T_15_20.sp4_r_v_b_41 <X> T_15_20.lc_trk_g3_1
 (31 13)  (793 333)  (793 333)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 333)  (798 333)  LC_6 Logic Functioning bit
 (37 13)  (799 333)  (799 333)  LC_6 Logic Functioning bit
 (38 13)  (800 333)  (800 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (0 14)  (762 334)  (762 334)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (775 334)  (775 334)  routing T_15_20.sp4_v_b_11 <X> T_15_20.sp4_v_t_46
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r


LogicTile_16_20

 (4 0)  (820 320)  (820 320)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_v_b_0
 (5 0)  (821 320)  (821 320)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_h_r_0
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (816 322)  (816 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (816 323)  (816 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 3)  (818 323)  (818 323)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (4 3)  (820 323)  (820 323)  routing T_16_20.sp4_v_b_7 <X> T_16_20.sp4_h_l_37
 (0 4)  (816 324)  (816 324)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (1 4)  (817 324)  (817 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (825 324)  (825 324)  routing T_16_20.sp4_h_l_36 <X> T_16_20.sp4_h_r_4
 (10 4)  (826 324)  (826 324)  routing T_16_20.sp4_h_l_36 <X> T_16_20.sp4_h_r_4
 (15 4)  (831 324)  (831 324)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g1_1
 (16 4)  (832 324)  (832 324)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g1_1
 (17 4)  (833 324)  (833 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (0 5)  (816 325)  (816 325)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (1 5)  (817 325)  (817 325)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (13 5)  (829 325)  (829 325)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_h_r_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (11 7)  (827 327)  (827 327)  routing T_16_20.sp4_h_r_5 <X> T_16_20.sp4_h_l_40
 (2 8)  (818 328)  (818 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (831 328)  (831 328)  routing T_16_20.sp4_h_r_33 <X> T_16_20.lc_trk_g2_1
 (16 8)  (832 328)  (832 328)  routing T_16_20.sp4_h_r_33 <X> T_16_20.lc_trk_g2_1
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 328)  (834 328)  routing T_16_20.sp4_h_r_33 <X> T_16_20.lc_trk_g2_1
 (8 10)  (824 330)  (824 330)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_h_l_42
 (10 10)  (826 330)  (826 330)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_h_l_42
 (15 12)  (831 332)  (831 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (16 12)  (832 332)  (832 332)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g3_1
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (837 332)  (837 332)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g3_3
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 332)  (839 332)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g3_3
 (24 12)  (840 332)  (840 332)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g3_3
 (25 12)  (841 332)  (841 332)  routing T_16_20.rgt_op_2 <X> T_16_20.lc_trk_g3_2
 (3 13)  (819 333)  (819 333)  routing T_16_20.sp12_h_l_22 <X> T_16_20.sp12_h_r_1
 (21 13)  (837 333)  (837 333)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g3_3
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 333)  (840 333)  routing T_16_20.rgt_op_2 <X> T_16_20.lc_trk_g3_2
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (52 14)  (868 334)  (868 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (816 335)  (816 335)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 335)  (847 335)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 335)  (848 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (849 335)  (849 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.input_2_7
 (34 15)  (850 335)  (850 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.input_2_7
 (35 15)  (851 335)  (851 335)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.input_2_7
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit
 (48 15)  (864 335)  (864 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (867 335)  (867 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (869 335)  (869 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_20

 (8 0)  (882 320)  (882 320)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_h_r_1
 (10 0)  (884 320)  (884 320)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_h_r_1
 (14 0)  (888 320)  (888 320)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (14 1)  (888 321)  (888 321)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (15 1)  (889 321)  (889 321)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (16 1)  (890 321)  (890 321)  routing T_17_20.sp4_h_l_5 <X> T_17_20.lc_trk_g0_0
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (21 2)  (895 322)  (895 322)  routing T_17_20.lft_op_7 <X> T_17_20.lc_trk_g0_7
 (22 2)  (896 322)  (896 322)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 322)  (898 322)  routing T_17_20.lft_op_7 <X> T_17_20.lc_trk_g0_7
 (2 3)  (876 323)  (876 323)  routing T_17_20.lc_trk_g0_0 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (0 4)  (874 324)  (874 324)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (19 4)  (893 324)  (893 324)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (45 4)  (919 324)  (919 324)  LC_2 Logic Functioning bit
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (31 5)  (905 325)  (905 325)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (38 5)  (912 325)  (912 325)  LC_2 Logic Functioning bit
 (39 5)  (913 325)  (913 325)  LC_2 Logic Functioning bit
 (16 6)  (890 326)  (890 326)  routing T_17_20.sp4_v_b_5 <X> T_17_20.lc_trk_g1_5
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (892 326)  (892 326)  routing T_17_20.sp4_v_b_5 <X> T_17_20.lc_trk_g1_5
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (39 6)  (913 326)  (913 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (39 7)  (913 327)  (913 327)  LC_3 Logic Functioning bit
 (46 7)  (920 327)  (920 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 8)  (888 328)  (888 328)  routing T_17_20.sp4_h_l_21 <X> T_17_20.lc_trk_g2_0
 (25 8)  (899 328)  (899 328)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (15 9)  (889 329)  (889 329)  routing T_17_20.sp4_h_l_21 <X> T_17_20.lc_trk_g2_0
 (16 9)  (890 329)  (890 329)  routing T_17_20.sp4_h_l_21 <X> T_17_20.lc_trk_g2_0
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 329)  (897 329)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (24 9)  (898 329)  (898 329)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (25 9)  (899 329)  (899 329)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g2_2
 (11 12)  (885 332)  (885 332)  routing T_17_20.sp4_h_r_6 <X> T_17_20.sp4_v_b_11
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 335)  (874 335)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 335)  (875 335)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r


LogicTile_18_20

 (14 0)  (942 320)  (942 320)  routing T_18_20.sp4_h_l_5 <X> T_18_20.lc_trk_g0_0
 (21 0)  (949 320)  (949 320)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g0_3
 (22 0)  (950 320)  (950 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (954 320)  (954 320)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 320)  (961 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 320)  (962 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 320)  (964 320)  LC_0 Logic Functioning bit
 (38 0)  (966 320)  (966 320)  LC_0 Logic Functioning bit
 (41 0)  (969 320)  (969 320)  LC_0 Logic Functioning bit
 (43 0)  (971 320)  (971 320)  LC_0 Logic Functioning bit
 (14 1)  (942 321)  (942 321)  routing T_18_20.sp4_h_l_5 <X> T_18_20.lc_trk_g0_0
 (15 1)  (943 321)  (943 321)  routing T_18_20.sp4_h_l_5 <X> T_18_20.lc_trk_g0_0
 (16 1)  (944 321)  (944 321)  routing T_18_20.sp4_h_l_5 <X> T_18_20.lc_trk_g0_0
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (28 1)  (956 321)  (956 321)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 321)  (958 321)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (37 1)  (965 321)  (965 321)  LC_0 Logic Functioning bit
 (39 1)  (967 321)  (967 321)  LC_0 Logic Functioning bit
 (41 1)  (969 321)  (969 321)  LC_0 Logic Functioning bit
 (43 1)  (971 321)  (971 321)  LC_0 Logic Functioning bit
 (0 2)  (928 322)  (928 322)  routing T_18_20.lc_trk_g2_0 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (942 322)  (942 322)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g0_4
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 322)  (961 322)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (37 2)  (965 322)  (965 322)  LC_1 Logic Functioning bit
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (39 2)  (967 322)  (967 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (43 2)  (971 322)  (971 322)  LC_1 Logic Functioning bit
 (2 3)  (930 323)  (930 323)  routing T_18_20.lc_trk_g2_0 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (15 3)  (943 323)  (943 323)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g0_4
 (16 3)  (944 323)  (944 323)  routing T_18_20.sp4_h_l_1 <X> T_18_20.lc_trk_g0_4
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (955 323)  (955 323)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 323)  (956 323)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 323)  (959 323)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 323)  (964 323)  LC_1 Logic Functioning bit
 (38 3)  (966 323)  (966 323)  LC_1 Logic Functioning bit
 (26 4)  (954 324)  (954 324)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 324)  (962 324)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (42 4)  (970 324)  (970 324)  LC_2 Logic Functioning bit
 (45 4)  (973 324)  (973 324)  LC_2 Logic Functioning bit
 (47 4)  (975 324)  (975 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (978 324)  (978 324)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (943 325)  (943 325)  routing T_18_20.bot_op_0 <X> T_18_20.lc_trk_g1_0
 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 325)  (951 325)  routing T_18_20.sp4_v_b_18 <X> T_18_20.lc_trk_g1_2
 (24 5)  (952 325)  (952 325)  routing T_18_20.sp4_v_b_18 <X> T_18_20.lc_trk_g1_2
 (27 5)  (955 325)  (955 325)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 325)  (956 325)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 325)  (958 325)  routing T_18_20.lc_trk_g0_3 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (37 5)  (965 325)  (965 325)  LC_2 Logic Functioning bit
 (38 5)  (966 325)  (966 325)  LC_2 Logic Functioning bit
 (39 5)  (967 325)  (967 325)  LC_2 Logic Functioning bit
 (43 5)  (971 325)  (971 325)  LC_2 Logic Functioning bit
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 326)  (958 326)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 326)  (959 326)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 326)  (961 326)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 326)  (962 326)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (38 6)  (966 326)  (966 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (41 6)  (969 326)  (969 326)  LC_3 Logic Functioning bit
 (43 6)  (971 326)  (971 326)  LC_3 Logic Functioning bit
 (27 7)  (955 327)  (955 327)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 327)  (956 327)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 327)  (959 327)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (38 7)  (966 327)  (966 327)  LC_3 Logic Functioning bit
 (14 9)  (942 329)  (942 329)  routing T_18_20.sp4_h_r_24 <X> T_18_20.lc_trk_g2_0
 (15 9)  (943 329)  (943 329)  routing T_18_20.sp4_h_r_24 <X> T_18_20.lc_trk_g2_0
 (16 9)  (944 329)  (944 329)  routing T_18_20.sp4_h_r_24 <X> T_18_20.lc_trk_g2_0
 (17 9)  (945 329)  (945 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (5 10)  (933 330)  (933 330)  routing T_18_20.sp4_v_b_6 <X> T_18_20.sp4_h_l_43
 (14 11)  (942 331)  (942 331)  routing T_18_20.sp4_h_l_17 <X> T_18_20.lc_trk_g2_4
 (15 11)  (943 331)  (943 331)  routing T_18_20.sp4_h_l_17 <X> T_18_20.lc_trk_g2_4
 (16 11)  (944 331)  (944 331)  routing T_18_20.sp4_h_l_17 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (950 331)  (950 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 331)  (953 331)  routing T_18_20.sp4_r_v_b_38 <X> T_18_20.lc_trk_g2_6
 (3 13)  (931 333)  (931 333)  routing T_18_20.sp12_h_l_22 <X> T_18_20.sp12_h_r_1
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (15 14)  (943 334)  (943 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (16 14)  (944 334)  (944 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 334)  (946 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (21 14)  (949 334)  (949 334)  routing T_18_20.sp4_v_t_18 <X> T_18_20.lc_trk_g3_7
 (22 14)  (950 334)  (950 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (951 334)  (951 334)  routing T_18_20.sp4_v_t_18 <X> T_18_20.lc_trk_g3_7
 (18 15)  (946 335)  (946 335)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5


LogicTile_19_20

 (9 2)  (991 322)  (991 322)  routing T_19_20.sp4_v_b_1 <X> T_19_20.sp4_h_l_36
 (4 4)  (986 324)  (986 324)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_3
 (6 4)  (988 324)  (988 324)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_3
 (5 5)  (987 325)  (987 325)  routing T_19_20.sp4_h_l_44 <X> T_19_20.sp4_v_b_3
 (13 8)  (995 328)  (995 328)  routing T_19_20.sp4_h_l_45 <X> T_19_20.sp4_v_b_8
 (12 9)  (994 329)  (994 329)  routing T_19_20.sp4_h_l_45 <X> T_19_20.sp4_v_b_8


LogicTile_20_20

 (10 13)  (1046 333)  (1046 333)  routing T_20_20.sp4_h_r_5 <X> T_20_20.sp4_v_b_10
 (13 15)  (1049 335)  (1049 335)  routing T_20_20.sp4_v_b_6 <X> T_20_20.sp4_h_l_46


LogicTile_21_20

 (2 0)  (1092 320)  (1092 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 1)  (1102 321)  (1102 321)  routing T_21_20.sp4_h_r_2 <X> T_21_20.sp4_v_b_2
 (11 7)  (1101 327)  (1101 327)  routing T_21_20.sp4_h_r_5 <X> T_21_20.sp4_h_l_40
 (13 8)  (1103 328)  (1103 328)  routing T_21_20.sp4_v_t_45 <X> T_21_20.sp4_v_b_8


LogicTile_22_20

 (3 15)  (1147 335)  (1147 335)  routing T_22_20.sp12_h_l_22 <X> T_22_20.sp12_v_t_22


LogicTile_23_20

 (3 7)  (1201 327)  (1201 327)  routing T_23_20.sp12_h_l_23 <X> T_23_20.sp12_v_t_23


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (12 2)  (1318 322)  (1318 322)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_h_l_39
 (0 3)  (1306 323)  (1306 323)  routing T_25_20.glb_netwk_3 <X> T_25_20.wire_bram/ram/WCLK
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (11 3)  (1317 323)  (1317 323)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_h_l_39
 (13 3)  (1319 323)  (1319 323)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_h_l_39
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (22 5)  (1328 325)  (1328 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_t_7 lc_trk_g1_2
 (23 5)  (1329 325)  (1329 325)  routing T_25_20.sp4_v_t_7 <X> T_25_20.lc_trk_g1_2
 (24 5)  (1330 325)  (1330 325)  routing T_25_20.sp4_v_t_7 <X> T_25_20.lc_trk_g1_2
 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (12 6)  (1318 326)  (1318 326)  routing T_25_20.sp4_v_t_40 <X> T_25_20.sp4_h_l_40
 (3 7)  (1309 327)  (1309 327)  routing T_25_20.sp12_h_l_23 <X> T_25_20.sp12_v_t_23
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (11 7)  (1317 327)  (1317 327)  routing T_25_20.sp4_v_t_40 <X> T_25_20.sp4_h_l_40
 (27 8)  (1333 328)  (1333 328)  routing T_25_20.lc_trk_g1_2 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (38 8)  (1344 328)  (1344 328)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g1_2 <X> T_25_20.wire_bram/ram/WDATA_3
 (14 10)  (1320 330)  (1320 330)  routing T_25_20.sp12_v_t_3 <X> T_25_20.lc_trk_g2_4
 (14 11)  (1320 331)  (1320 331)  routing T_25_20.sp12_v_t_3 <X> T_25_20.lc_trk_g2_4
 (15 11)  (1321 331)  (1321 331)  routing T_25_20.sp12_v_t_3 <X> T_25_20.lc_trk_g2_4
 (17 11)  (1323 331)  (1323 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (3 15)  (1309 335)  (1309 335)  routing T_25_20.sp12_h_l_22 <X> T_25_20.sp12_v_t_22


LogicTile_26_20

 (9 1)  (1357 321)  (1357 321)  routing T_26_20.sp4_v_t_36 <X> T_26_20.sp4_v_b_1


LogicTile_28_20

 (3 15)  (1459 335)  (1459 335)  routing T_28_20.sp12_h_l_22 <X> T_28_20.sp12_v_t_22


LogicTile_29_20

 (3 2)  (1513 322)  (1513 322)  routing T_29_20.sp12_v_t_23 <X> T_29_20.sp12_h_l_23


LogicTile_30_20

 (3 15)  (1567 335)  (1567 335)  routing T_30_20.sp12_h_l_22 <X> T_30_20.sp12_v_t_22


IO_Tile_0_19

 (13 7)  (4 311)  (4 311)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_b_2
 (14 7)  (3 311)  (3 311)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_b_2


LogicTile_3_19

 (6 3)  (132 307)  (132 307)  routing T_3_19.sp4_h_r_0 <X> T_3_19.sp4_h_l_37


LogicTile_4_19

 (19 12)  (199 316)  (199 316)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0
 (3 5)  (345 309)  (345 309)  routing T_7_19.sp12_v_b_0 <X> T_7_19.sp12_h_r_0


RAM_Tile_8_19

 (21 0)  (417 304)  (417 304)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g0_3
 (22 0)  (418 304)  (418 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (420 304)  (420 304)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g0_3
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 305)  (410 305)  routing T_8_19.sp4_h_r_0 <X> T_8_19.lc_trk_g0_0
 (15 1)  (411 305)  (411 305)  routing T_8_19.sp4_h_r_0 <X> T_8_19.lc_trk_g0_0
 (16 1)  (412 305)  (412 305)  routing T_8_19.sp4_h_r_0 <X> T_8_19.lc_trk_g0_0
 (17 1)  (413 305)  (413 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (417 305)  (417 305)  routing T_8_19.sp12_h_r_3 <X> T_8_19.lc_trk_g0_3
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 307)  (398 307)  routing T_8_19.lc_trk_g0_0 <X> T_8_19.wire_bram/ram/RCLK
 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0
 (19 4)  (415 308)  (415 308)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (30 9)  (426 313)  (426 313)  routing T_8_19.lc_trk_g0_3 <X> T_8_19.wire_bram/ram/WDATA_11
 (38 9)  (434 313)  (434 313)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (11 14)  (407 318)  (407 318)  routing T_8_19.sp4_v_b_3 <X> T_8_19.sp4_v_t_46
 (13 14)  (409 318)  (409 318)  routing T_8_19.sp4_v_b_3 <X> T_8_19.sp4_v_t_46
 (17 14)  (413 318)  (413 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 319)  (396 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (9 15)  (405 319)  (405 319)  routing T_8_19.sp4_v_b_2 <X> T_8_19.sp4_v_t_47
 (10 15)  (406 319)  (406 319)  routing T_8_19.sp4_v_b_2 <X> T_8_19.sp4_v_t_47


LogicTile_9_19

 (13 1)  (451 305)  (451 305)  routing T_9_19.sp4_v_t_44 <X> T_9_19.sp4_h_r_2
 (11 12)  (449 316)  (449 316)  routing T_9_19.sp4_h_r_6 <X> T_9_19.sp4_v_b_11
 (3 14)  (441 318)  (441 318)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22
 (3 15)  (441 319)  (441 319)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22


LogicTile_10_19

 (25 0)  (517 304)  (517 304)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g0_2
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 305)  (515 305)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g0_2
 (24 1)  (516 305)  (516 305)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g0_2
 (25 1)  (517 305)  (517 305)  routing T_10_19.sp4_h_l_7 <X> T_10_19.lc_trk_g0_2
 (0 2)  (492 306)  (492 306)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 307)  (494 307)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 4)  (493 308)  (493 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 309)  (493 309)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (3 6)  (495 310)  (495 310)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_t_23
 (14 6)  (506 310)  (506 310)  routing T_10_19.bnr_op_4 <X> T_10_19.lc_trk_g1_4
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 310)  (525 310)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (45 6)  (537 310)  (537 310)  LC_3 Logic Functioning bit
 (3 7)  (495 311)  (495 311)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_t_23
 (14 7)  (506 311)  (506 311)  routing T_10_19.bnr_op_4 <X> T_10_19.lc_trk_g1_4
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (38 7)  (530 311)  (530 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (44 7)  (536 311)  (536 311)  LC_3 Logic Functioning bit
 (14 9)  (506 313)  (506 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (15 9)  (507 313)  (507 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (16 9)  (508 313)  (508 313)  routing T_10_19.sp4_h_r_24 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 10)  (506 314)  (506 314)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (25 10)  (517 314)  (517 314)  routing T_10_19.wire_logic_cluster/lc_6/out <X> T_10_19.lc_trk_g2_6
 (14 11)  (506 315)  (506 315)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (15 11)  (507 315)  (507 315)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (16 11)  (508 315)  (508 315)  routing T_10_19.sp4_h_r_44 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 316)  (526 316)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (37 12)  (529 316)  (529 316)  LC_6 Logic Functioning bit
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (39 12)  (531 316)  (531 316)  LC_6 Logic Functioning bit
 (45 12)  (537 316)  (537 316)  LC_6 Logic Functioning bit
 (36 13)  (528 317)  (528 317)  LC_6 Logic Functioning bit
 (37 13)  (529 317)  (529 317)  LC_6 Logic Functioning bit
 (38 13)  (530 317)  (530 317)  LC_6 Logic Functioning bit
 (39 13)  (531 317)  (531 317)  LC_6 Logic Functioning bit
 (44 13)  (536 317)  (536 317)  LC_6 Logic Functioning bit
 (0 14)  (492 318)  (492 318)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (493 319)  (493 319)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_7/s_r


LogicTile_11_19

 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (45 0)  (591 304)  (591 304)  LC_0 Logic Functioning bit
 (12 1)  (558 305)  (558 305)  routing T_11_19.sp4_h_r_2 <X> T_11_19.sp4_v_b_2
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (44 1)  (590 305)  (590 305)  LC_0 Logic Functioning bit
 (0 2)  (546 306)  (546 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (560 306)  (560 306)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g0_4
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (0 3)  (546 307)  (546 307)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 3)  (548 307)  (548 307)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (39 3)  (585 307)  (585 307)  LC_1 Logic Functioning bit
 (44 3)  (590 307)  (590 307)  LC_1 Logic Functioning bit
 (0 4)  (546 308)  (546 308)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/cen
 (1 4)  (547 308)  (547 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (560 308)  (560 308)  routing T_11_19.wire_logic_cluster/lc_0/out <X> T_11_19.lc_trk_g1_0
 (0 5)  (546 309)  (546 309)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/cen
 (1 5)  (547 309)  (547 309)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_7/cen
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (11 6)  (557 310)  (557 310)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_v_t_40
 (13 6)  (559 310)  (559 310)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_v_t_40
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 310)  (580 310)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 311)  (570 311)  routing T_11_19.bot_op_6 <X> T_11_19.lc_trk_g1_6
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (38 7)  (584 311)  (584 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (44 7)  (590 311)  (590 311)  LC_3 Logic Functioning bit
 (47 7)  (593 311)  (593 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (39 8)  (585 312)  (585 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (10 9)  (556 313)  (556 313)  routing T_11_19.sp4_h_r_2 <X> T_11_19.sp4_v_b_7
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (567 315)  (567 315)  routing T_11_19.sp4_r_v_b_39 <X> T_11_19.lc_trk_g2_7
 (5 12)  (551 316)  (551 316)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_h_r_9
 (15 12)  (561 316)  (561 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 316)  (569 316)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g3_3
 (24 12)  (570 316)  (570 316)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g3_3
 (6 13)  (552 317)  (552 317)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_h_r_9
 (18 13)  (564 317)  (564 317)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (21 13)  (567 317)  (567 317)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g3_3
 (0 14)  (546 318)  (546 318)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 318)  (547 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (551 318)  (551 318)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_h_l_44
 (16 14)  (562 318)  (562 318)  routing T_11_19.sp4_v_b_37 <X> T_11_19.lc_trk_g3_5
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 318)  (564 318)  routing T_11_19.sp4_v_b_37 <X> T_11_19.lc_trk_g3_5
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (0 15)  (546 319)  (546 319)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 319)  (547 319)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 319)  (564 319)  routing T_11_19.sp4_v_b_37 <X> T_11_19.lc_trk_g3_5
 (26 15)  (572 319)  (572 319)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit
 (40 15)  (586 319)  (586 319)  LC_7 Logic Functioning bit
 (42 15)  (588 319)  (588 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (40 0)  (640 304)  (640 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (51 1)  (651 305)  (651 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (653 305)  (653 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (14 2)  (614 306)  (614 306)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g0_4
 (4 3)  (604 307)  (604 307)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_h_l_37
 (6 3)  (606 307)  (606 307)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_h_l_37
 (14 3)  (614 307)  (614 307)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g0_4
 (15 3)  (615 307)  (615 307)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g0_4
 (16 3)  (616 307)  (616 307)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (15 4)  (615 308)  (615 308)  routing T_12_19.sp12_h_r_1 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.sp12_h_r_1 <X> T_12_19.lc_trk_g1_1
 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 308)  (627 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 308)  (635 308)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.input_2_2
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (41 4)  (641 308)  (641 308)  LC_2 Logic Functioning bit
 (43 4)  (643 308)  (643 308)  LC_2 Logic Functioning bit
 (3 5)  (603 309)  (603 309)  routing T_12_19.sp12_h_l_23 <X> T_12_19.sp12_h_r_0
 (8 5)  (608 309)  (608 309)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_v_b_4
 (18 5)  (618 309)  (618 309)  routing T_12_19.sp12_h_r_1 <X> T_12_19.lc_trk_g1_1
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 309)  (624 309)  routing T_12_19.bot_op_2 <X> T_12_19.lc_trk_g1_2
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 309)  (627 309)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 309)  (634 309)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.input_2_2
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (39 5)  (639 309)  (639 309)  LC_2 Logic Functioning bit
 (40 5)  (640 309)  (640 309)  LC_2 Logic Functioning bit
 (42 5)  (642 309)  (642 309)  LC_2 Logic Functioning bit
 (51 5)  (651 309)  (651 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (608 310)  (608 310)  routing T_12_19.sp4_h_r_4 <X> T_12_19.sp4_h_l_41
 (14 6)  (614 310)  (614 310)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (15 6)  (615 310)  (615 310)  routing T_12_19.sp4_h_r_21 <X> T_12_19.lc_trk_g1_5
 (16 6)  (616 310)  (616 310)  routing T_12_19.sp4_h_r_21 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.sp4_h_r_21 <X> T_12_19.lc_trk_g1_5
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (50 6)  (650 310)  (650 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (652 310)  (652 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (614 311)  (614 311)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (15 7)  (615 311)  (615 311)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (16 7)  (616 311)  (616 311)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (618 311)  (618 311)  routing T_12_19.sp4_h_r_21 <X> T_12_19.lc_trk_g1_5
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (11 10)  (611 314)  (611 314)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_t_45
 (35 10)  (635 314)  (635 314)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_5
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (48 10)  (648 314)  (648 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (633 315)  (633 315)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_5
 (34 11)  (634 315)  (634 315)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_5
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (5 12)  (605 316)  (605 316)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_h_r_9
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (625 316)  (625 316)  routing T_12_19.rgt_op_2 <X> T_12_19.lc_trk_g3_2
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (37 12)  (637 316)  (637 316)  LC_6 Logic Functioning bit
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (39 12)  (639 316)  (639 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (42 12)  (642 316)  (642 316)  LC_6 Logic Functioning bit
 (43 12)  (643 316)  (643 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (653 316)  (653 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (6 13)  (606 317)  (606 317)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_h_r_9
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 317)  (624 317)  routing T_12_19.rgt_op_2 <X> T_12_19.lc_trk_g3_2
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (42 13)  (642 317)  (642 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (52 13)  (652 317)  (652 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (614 318)  (614 318)  routing T_12_19.sp12_v_t_3 <X> T_12_19.lc_trk_g3_4
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 318)  (623 318)  routing T_12_19.sp4_h_r_31 <X> T_12_19.lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.sp4_h_r_31 <X> T_12_19.lc_trk_g3_7
 (14 15)  (614 319)  (614 319)  routing T_12_19.sp12_v_t_3 <X> T_12_19.lc_trk_g3_4
 (15 15)  (615 319)  (615 319)  routing T_12_19.sp12_v_t_3 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (621 319)  (621 319)  routing T_12_19.sp4_h_r_31 <X> T_12_19.lc_trk_g3_7


LogicTile_13_19

 (13 0)  (667 304)  (667 304)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_v_b_2
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 304)  (677 304)  routing T_13_19.sp12_h_r_11 <X> T_13_19.lc_trk_g0_3
 (25 0)  (679 304)  (679 304)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g0_2
 (4 1)  (658 305)  (658 305)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_h_r_0
 (12 1)  (666 305)  (666 305)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_v_b_2
 (14 1)  (668 305)  (668 305)  routing T_13_19.sp4_r_v_b_35 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 305)  (677 305)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g0_2
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (0 3)  (654 307)  (654 307)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 3)  (656 307)  (656 307)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (677 307)  (677 307)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g0_6
 (25 3)  (679 307)  (679 307)  routing T_13_19.sp4_h_r_6 <X> T_13_19.lc_trk_g0_6
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (52 3)  (706 307)  (706 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (668 308)  (668 308)  routing T_13_19.bnr_op_0 <X> T_13_19.lc_trk_g1_0
 (15 4)  (669 308)  (669 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (16 4)  (670 308)  (670 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 308)  (672 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.bot_op_3 <X> T_13_19.lc_trk_g1_3
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (14 5)  (668 309)  (668 309)  routing T_13_19.bnr_op_0 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (672 309)  (672 309)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (46 5)  (700 309)  (700 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (702 309)  (702 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (669 310)  (669 310)  routing T_13_19.sp4_h_r_21 <X> T_13_19.lc_trk_g1_5
 (16 6)  (670 310)  (670 310)  routing T_13_19.sp4_h_r_21 <X> T_13_19.lc_trk_g1_5
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.sp4_h_r_21 <X> T_13_19.lc_trk_g1_5
 (21 6)  (675 310)  (675 310)  routing T_13_19.bnr_op_7 <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (705 310)  (705 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (706 310)  (706 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (658 311)  (658 311)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_h_l_38
 (6 7)  (660 311)  (660 311)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_h_l_38
 (8 7)  (662 311)  (662 311)  routing T_13_19.sp4_h_r_4 <X> T_13_19.sp4_v_t_41
 (9 7)  (663 311)  (663 311)  routing T_13_19.sp4_h_r_4 <X> T_13_19.sp4_v_t_41
 (18 7)  (672 311)  (672 311)  routing T_13_19.sp4_h_r_21 <X> T_13_19.lc_trk_g1_5
 (21 7)  (675 311)  (675 311)  routing T_13_19.bnr_op_7 <X> T_13_19.lc_trk_g1_7
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (43 7)  (697 311)  (697 311)  LC_3 Logic Functioning bit
 (8 8)  (662 312)  (662 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (9 8)  (663 312)  (663 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (10 8)  (664 312)  (664 312)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_h_r_7
 (14 8)  (668 312)  (668 312)  routing T_13_19.sp4_v_t_21 <X> T_13_19.lc_trk_g2_0
 (15 8)  (669 312)  (669 312)  routing T_13_19.sp4_h_r_33 <X> T_13_19.lc_trk_g2_1
 (16 8)  (670 312)  (670 312)  routing T_13_19.sp4_h_r_33 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.sp4_h_r_33 <X> T_13_19.lc_trk_g2_1
 (21 8)  (675 312)  (675 312)  routing T_13_19.sp4_v_t_14 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 312)  (677 312)  routing T_13_19.sp4_v_t_14 <X> T_13_19.lc_trk_g2_3
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (47 8)  (701 312)  (701 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (668 313)  (668 313)  routing T_13_19.sp4_v_t_21 <X> T_13_19.lc_trk_g2_0
 (16 9)  (670 313)  (670 313)  routing T_13_19.sp4_v_t_21 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (40 9)  (694 313)  (694 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (4 10)  (658 314)  (658 314)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_43
 (6 10)  (660 314)  (660 314)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_43
 (8 10)  (662 314)  (662 314)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_h_l_42
 (9 10)  (663 314)  (663 314)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_h_l_42
 (15 10)  (669 314)  (669 314)  routing T_13_19.sp4_v_t_32 <X> T_13_19.lc_trk_g2_5
 (16 10)  (670 314)  (670 314)  routing T_13_19.sp4_v_t_32 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (675 314)  (675 314)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 314)  (680 314)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (5 11)  (659 315)  (659 315)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_43
 (6 11)  (660 315)  (660 315)  routing T_13_19.sp4_h_r_6 <X> T_13_19.sp4_h_l_43
 (8 11)  (662 315)  (662 315)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_v_t_42
 (9 11)  (663 315)  (663 315)  routing T_13_19.sp4_h_r_7 <X> T_13_19.sp4_v_t_42
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (689 315)  (689 315)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.input_2_5
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (21 12)  (675 316)  (675 316)  routing T_13_19.bnl_op_3 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (679 316)  (679 316)  routing T_13_19.bnl_op_2 <X> T_13_19.lc_trk_g3_2
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 317)  (668 317)  routing T_13_19.tnl_op_0 <X> T_13_19.lc_trk_g3_0
 (15 13)  (669 317)  (669 317)  routing T_13_19.tnl_op_0 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (675 317)  (675 317)  routing T_13_19.bnl_op_3 <X> T_13_19.lc_trk_g3_3
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 317)  (679 317)  routing T_13_19.bnl_op_2 <X> T_13_19.lc_trk_g3_2
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (3 14)  (657 318)  (657 318)  routing T_13_19.sp12_v_b_1 <X> T_13_19.sp12_v_t_22
 (4 14)  (658 318)  (658 318)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_v_t_44
 (6 14)  (660 318)  (660 318)  routing T_13_19.sp4_v_b_1 <X> T_13_19.sp4_v_t_44
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 318)  (687 318)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (14 15)  (668 319)  (668 319)  routing T_13_19.sp12_v_b_20 <X> T_13_19.lc_trk_g3_4
 (16 15)  (670 319)  (670 319)  routing T_13_19.sp12_v_b_20 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (48 15)  (702 319)  (702 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_19

 (15 0)  (723 304)  (723 304)  routing T_14_19.lft_op_1 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.lft_op_1 <X> T_14_19.lc_trk_g0_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 304)  (743 304)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_0
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (47 0)  (755 304)  (755 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.bot_op_2 <X> T_14_19.lc_trk_g0_2
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.input_2_0
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (21 2)  (729 306)  (729 306)  routing T_14_19.lft_op_7 <X> T_14_19.lc_trk_g0_7
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.lft_op_7 <X> T_14_19.lc_trk_g0_7
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (47 2)  (755 306)  (755 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (723 307)  (723 307)  routing T_14_19.bot_op_4 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (3 4)  (711 308)  (711 308)  routing T_14_19.sp12_v_b_0 <X> T_14_19.sp12_h_r_0
 (25 4)  (733 308)  (733 308)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g1_2
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (51 4)  (759 308)  (759 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (3 5)  (711 309)  (711 309)  routing T_14_19.sp12_v_b_0 <X> T_14_19.sp12_h_r_0
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 309)  (732 309)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g1_2
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (48 5)  (756 309)  (756 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (761 309)  (761 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (48 8)  (756 312)  (756 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (758 312)  (758 312)  Cascade bit: LH_LC04_inmux02_5

 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 313)  (738 313)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (9 10)  (717 314)  (717 314)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_h_l_42
 (14 10)  (722 314)  (722 314)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g2_4
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.bnl_op_5 <X> T_14_19.lc_trk_g2_5
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp12_v_t_12 <X> T_14_19.lc_trk_g2_7
 (14 11)  (722 315)  (722 315)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g2_4
 (15 11)  (723 315)  (723 315)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g2_4
 (16 11)  (724 315)  (724 315)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (726 315)  (726 315)  routing T_14_19.bnl_op_5 <X> T_14_19.lc_trk_g2_5
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 315)  (731 315)  routing T_14_19.sp4_v_b_46 <X> T_14_19.lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.sp4_v_b_46 <X> T_14_19.lc_trk_g2_6
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g3_1
 (25 12)  (733 316)  (733 316)  routing T_14_19.bnl_op_2 <X> T_14_19.lc_trk_g3_2
 (18 13)  (726 317)  (726 317)  routing T_14_19.bnl_op_1 <X> T_14_19.lc_trk_g3_1
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 317)  (733 317)  routing T_14_19.bnl_op_2 <X> T_14_19.lc_trk_g3_2
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_15_19

 (5 0)  (767 304)  (767 304)  routing T_15_19.sp4_v_b_0 <X> T_15_19.sp4_h_r_0
 (6 1)  (768 305)  (768 305)  routing T_15_19.sp4_v_b_0 <X> T_15_19.sp4_h_r_0
 (14 1)  (776 305)  (776 305)  routing T_15_19.top_op_0 <X> T_15_19.lc_trk_g0_0
 (15 1)  (777 305)  (777 305)  routing T_15_19.top_op_0 <X> T_15_19.lc_trk_g0_0
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (762 306)  (762 306)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (12 2)  (774 306)  (774 306)  routing T_15_19.sp4_v_t_45 <X> T_15_19.sp4_h_l_39
 (25 2)  (787 306)  (787 306)  routing T_15_19.sp4_v_b_6 <X> T_15_19.lc_trk_g0_6
 (26 2)  (788 306)  (788 306)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (46 2)  (808 306)  (808 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (764 307)  (764 307)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (11 3)  (773 307)  (773 307)  routing T_15_19.sp4_v_t_45 <X> T_15_19.sp4_h_l_39
 (13 3)  (775 307)  (775 307)  routing T_15_19.sp4_v_t_45 <X> T_15_19.sp4_h_l_39
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (785 307)  (785 307)  routing T_15_19.sp4_v_b_6 <X> T_15_19.lc_trk_g0_6
 (26 3)  (788 307)  (788 307)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (3 4)  (765 308)  (765 308)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (15 4)  (777 308)  (777 308)  routing T_15_19.sp4_h_r_9 <X> T_15_19.lc_trk_g1_1
 (16 4)  (778 308)  (778 308)  routing T_15_19.sp4_h_r_9 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (780 308)  (780 308)  routing T_15_19.sp4_h_r_9 <X> T_15_19.lc_trk_g1_1
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (787 308)  (787 308)  routing T_15_19.sp4_v_b_10 <X> T_15_19.lc_trk_g1_2
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (785 309)  (785 309)  routing T_15_19.sp4_v_b_10 <X> T_15_19.lc_trk_g1_2
 (25 5)  (787 309)  (787 309)  routing T_15_19.sp4_v_b_10 <X> T_15_19.lc_trk_g1_2
 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_v_t_23
 (14 6)  (776 310)  (776 310)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g1_4
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (52 6)  (814 310)  (814 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 311)  (786 311)  routing T_15_19.top_op_6 <X> T_15_19.lc_trk_g1_6
 (25 7)  (787 311)  (787 311)  routing T_15_19.top_op_6 <X> T_15_19.lc_trk_g1_6
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (796 311)  (796 311)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.input_2_3
 (35 7)  (797 311)  (797 311)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.input_2_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (15 8)  (777 312)  (777 312)  routing T_15_19.sp4_v_t_28 <X> T_15_19.lc_trk_g2_1
 (16 8)  (778 312)  (778 312)  routing T_15_19.sp4_v_t_28 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (42 8)  (804 312)  (804 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (50 8)  (812 312)  (812 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (813 312)  (813 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (776 313)  (776 313)  routing T_15_19.sp4_r_v_b_32 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (52 9)  (814 313)  (814 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (774 314)  (774 314)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_h_l_45
 (14 10)  (776 314)  (776 314)  routing T_15_19.sp4_h_r_44 <X> T_15_19.lc_trk_g2_4
 (15 10)  (777 314)  (777 314)  routing T_15_19.sp4_h_r_45 <X> T_15_19.lc_trk_g2_5
 (16 10)  (778 314)  (778 314)  routing T_15_19.sp4_h_r_45 <X> T_15_19.lc_trk_g2_5
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 314)  (780 314)  routing T_15_19.sp4_h_r_45 <X> T_15_19.lc_trk_g2_5
 (14 11)  (776 315)  (776 315)  routing T_15_19.sp4_h_r_44 <X> T_15_19.lc_trk_g2_4
 (15 11)  (777 315)  (777 315)  routing T_15_19.sp4_h_r_44 <X> T_15_19.lc_trk_g2_4
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_h_r_44 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (780 315)  (780 315)  routing T_15_19.sp4_h_r_45 <X> T_15_19.lc_trk_g2_5
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 316)  (780 316)  routing T_15_19.bnl_op_1 <X> T_15_19.lc_trk_g3_1
 (6 13)  (768 317)  (768 317)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_h_r_9
 (18 13)  (780 317)  (780 317)  routing T_15_19.bnl_op_1 <X> T_15_19.lc_trk_g3_1
 (21 14)  (783 318)  (783 318)  routing T_15_19.bnl_op_7 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (788 318)  (788 318)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 318)  (795 318)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (47 14)  (809 318)  (809 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (767 319)  (767 319)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_t_44
 (14 15)  (776 319)  (776 319)  routing T_15_19.sp4_h_l_17 <X> T_15_19.lc_trk_g3_4
 (15 15)  (777 319)  (777 319)  routing T_15_19.sp4_h_l_17 <X> T_15_19.lc_trk_g3_4
 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_h_l_17 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (783 319)  (783 319)  routing T_15_19.bnl_op_7 <X> T_15_19.lc_trk_g3_7
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (41 15)  (803 319)  (803 319)  LC_7 Logic Functioning bit
 (43 15)  (805 319)  (805 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 304)  (843 304)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.input_2_0
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (51 0)  (867 304)  (867 304)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (11 2)  (827 306)  (827 306)  routing T_16_19.sp4_h_l_44 <X> T_16_19.sp4_v_t_39
 (14 2)  (830 306)  (830 306)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (14 3)  (830 307)  (830 307)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (15 3)  (831 307)  (831 307)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (16 3)  (832 307)  (832 307)  routing T_16_19.sp4_h_l_9 <X> T_16_19.lc_trk_g0_4
 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (9 5)  (825 309)  (825 309)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_v_b_4
 (15 5)  (831 309)  (831 309)  routing T_16_19.bot_op_0 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.bot_op_2 <X> T_16_19.lc_trk_g1_2
 (3 6)  (819 310)  (819 310)  routing T_16_19.sp12_v_b_0 <X> T_16_19.sp12_v_t_23
 (4 6)  (820 310)  (820 310)  routing T_16_19.sp4_v_b_3 <X> T_16_19.sp4_v_t_38
 (8 6)  (824 310)  (824 310)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_l_41
 (9 6)  (825 310)  (825 310)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_l_41
 (15 6)  (831 310)  (831 310)  routing T_16_19.bot_op_5 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 310)  (840 310)  routing T_16_19.bot_op_7 <X> T_16_19.lc_trk_g1_7
 (6 8)  (822 312)  (822 312)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_v_b_6
 (13 8)  (829 312)  (829 312)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_v_b_8
 (15 8)  (831 312)  (831 312)  routing T_16_19.sp4_h_r_41 <X> T_16_19.lc_trk_g2_1
 (16 8)  (832 312)  (832 312)  routing T_16_19.sp4_h_r_41 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.sp4_h_r_41 <X> T_16_19.lc_trk_g2_1
 (18 9)  (834 313)  (834 313)  routing T_16_19.sp4_h_r_41 <X> T_16_19.lc_trk_g2_1
 (10 10)  (826 314)  (826 314)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_l_42
 (13 11)  (829 315)  (829 315)  routing T_16_19.sp4_v_b_3 <X> T_16_19.sp4_h_l_45
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 318)  (846 318)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 318)  (853 318)  LC_7 Logic Functioning bit
 (39 14)  (855 318)  (855 318)  LC_7 Logic Functioning bit
 (47 14)  (863 318)  (863 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (864 318)  (864 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (850 319)  (850 319)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.input_2_7
 (35 15)  (851 319)  (851 319)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.input_2_7
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (27 0)  (901 304)  (901 304)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 304)  (905 304)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (51 0)  (925 304)  (925 304)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (900 305)  (900 305)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 305)  (907 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_0
 (39 1)  (913 305)  (913 305)  LC_0 Logic Functioning bit
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (8 4)  (882 308)  (882 308)  routing T_17_19.sp4_h_l_41 <X> T_17_19.sp4_h_r_4
 (8 5)  (882 309)  (882 309)  routing T_17_19.sp4_h_l_41 <X> T_17_19.sp4_v_b_4
 (9 5)  (883 309)  (883 309)  routing T_17_19.sp4_h_l_41 <X> T_17_19.sp4_v_b_4
 (16 5)  (890 309)  (890 309)  routing T_17_19.sp12_h_r_8 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (3 6)  (877 310)  (877 310)  routing T_17_19.sp12_v_b_0 <X> T_17_19.sp12_v_t_23
 (4 6)  (878 310)  (878 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_v_t_38
 (6 6)  (880 310)  (880 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_v_t_38
 (14 7)  (888 311)  (888 311)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g1_4
 (15 7)  (889 311)  (889 311)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g1_4
 (16 7)  (890 311)  (890 311)  routing T_17_19.sp4_h_r_4 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (25 8)  (899 312)  (899 312)  routing T_17_19.sp4_h_r_42 <X> T_17_19.lc_trk_g2_2
 (8 9)  (882 313)  (882 313)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_7
 (9 9)  (883 313)  (883 313)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_7
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 313)  (897 313)  routing T_17_19.sp4_h_r_42 <X> T_17_19.lc_trk_g2_2
 (24 9)  (898 313)  (898 313)  routing T_17_19.sp4_h_r_42 <X> T_17_19.lc_trk_g2_2
 (25 9)  (899 313)  (899 313)  routing T_17_19.sp4_h_r_42 <X> T_17_19.lc_trk_g2_2
 (4 11)  (878 315)  (878 315)  routing T_17_19.sp4_h_r_10 <X> T_17_19.sp4_h_l_43
 (6 11)  (880 315)  (880 315)  routing T_17_19.sp4_h_r_10 <X> T_17_19.sp4_h_l_43
 (9 12)  (883 316)  (883 316)  routing T_17_19.sp4_v_t_47 <X> T_17_19.sp4_h_r_10
 (15 12)  (889 316)  (889 316)  routing T_17_19.sp4_h_r_33 <X> T_17_19.lc_trk_g3_1
 (16 12)  (890 316)  (890 316)  routing T_17_19.sp4_h_r_33 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.sp4_h_r_33 <X> T_17_19.lc_trk_g3_1
 (19 13)  (893 317)  (893 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (3 15)  (877 319)  (877 319)  routing T_17_19.sp12_h_l_22 <X> T_17_19.sp12_v_t_22


LogicTile_18_19

 (26 0)  (954 304)  (954 304)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 304)  (955 304)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 304)  (963 304)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_0
 (36 0)  (964 304)  (964 304)  LC_0 Logic Functioning bit
 (38 0)  (966 304)  (966 304)  LC_0 Logic Functioning bit
 (39 0)  (967 304)  (967 304)  LC_0 Logic Functioning bit
 (43 0)  (971 304)  (971 304)  LC_0 Logic Functioning bit
 (28 1)  (956 305)  (956 305)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 305)  (959 305)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (961 305)  (961 305)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_0
 (34 1)  (962 305)  (962 305)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_0
 (36 1)  (964 305)  (964 305)  LC_0 Logic Functioning bit
 (38 1)  (966 305)  (966 305)  LC_0 Logic Functioning bit
 (39 1)  (967 305)  (967 305)  LC_0 Logic Functioning bit
 (42 1)  (970 305)  (970 305)  LC_0 Logic Functioning bit
 (21 2)  (949 306)  (949 306)  routing T_18_19.sp4_h_l_10 <X> T_18_19.lc_trk_g0_7
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (951 306)  (951 306)  routing T_18_19.sp4_h_l_10 <X> T_18_19.lc_trk_g0_7
 (24 2)  (952 306)  (952 306)  routing T_18_19.sp4_h_l_10 <X> T_18_19.lc_trk_g0_7
 (21 3)  (949 307)  (949 307)  routing T_18_19.sp4_h_l_10 <X> T_18_19.lc_trk_g0_7
 (14 5)  (942 309)  (942 309)  routing T_18_19.top_op_0 <X> T_18_19.lc_trk_g1_0
 (15 5)  (943 309)  (943 309)  routing T_18_19.top_op_0 <X> T_18_19.lc_trk_g1_0
 (17 5)  (945 309)  (945 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (3 7)  (931 311)  (931 311)  routing T_18_19.sp12_h_l_23 <X> T_18_19.sp12_v_t_23
 (14 10)  (942 314)  (942 314)  routing T_18_19.sp12_v_t_3 <X> T_18_19.lc_trk_g2_4
 (14 11)  (942 315)  (942 315)  routing T_18_19.sp12_v_t_3 <X> T_18_19.lc_trk_g2_4
 (15 11)  (943 315)  (943 315)  routing T_18_19.sp12_v_t_3 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_19_19

 (17 0)  (999 304)  (999 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1000 304)  (1000 304)  routing T_19_19.bnr_op_1 <X> T_19_19.lc_trk_g0_1
 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 304)  (1010 304)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 304)  (1013 304)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 304)  (1015 304)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 304)  (1017 304)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.input_2_0
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (37 0)  (1019 304)  (1019 304)  LC_0 Logic Functioning bit
 (39 0)  (1021 304)  (1021 304)  LC_0 Logic Functioning bit
 (41 0)  (1023 304)  (1023 304)  LC_0 Logic Functioning bit
 (43 0)  (1025 304)  (1025 304)  LC_0 Logic Functioning bit
 (14 1)  (996 305)  (996 305)  routing T_19_19.sp4_r_v_b_35 <X> T_19_19.lc_trk_g0_0
 (17 1)  (999 305)  (999 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1000 305)  (1000 305)  routing T_19_19.bnr_op_1 <X> T_19_19.lc_trk_g0_1
 (26 1)  (1008 305)  (1008 305)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 305)  (1009 305)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 305)  (1010 305)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 305)  (1012 305)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1017 305)  (1017 305)  routing T_19_19.lc_trk_g0_6 <X> T_19_19.input_2_0
 (36 1)  (1018 305)  (1018 305)  LC_0 Logic Functioning bit
 (37 1)  (1019 305)  (1019 305)  LC_0 Logic Functioning bit
 (39 1)  (1021 305)  (1021 305)  LC_0 Logic Functioning bit
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 306)  (1007 306)  routing T_19_19.sp4_v_t_3 <X> T_19_19.lc_trk_g0_6
 (2 3)  (984 307)  (984 307)  routing T_19_19.lc_trk_g0_0 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 307)  (1004 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 307)  (1005 307)  routing T_19_19.sp4_v_t_3 <X> T_19_19.lc_trk_g0_6
 (25 3)  (1007 307)  (1007 307)  routing T_19_19.sp4_v_t_3 <X> T_19_19.lc_trk_g0_6
 (3 6)  (985 310)  (985 310)  routing T_19_19.sp12_v_b_0 <X> T_19_19.sp12_v_t_23
 (15 6)  (997 310)  (997 310)  routing T_19_19.sp4_v_b_21 <X> T_19_19.lc_trk_g1_5
 (16 6)  (998 310)  (998 310)  routing T_19_19.sp4_v_b_21 <X> T_19_19.lc_trk_g1_5
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 7)  (1004 311)  (1004 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 311)  (1006 311)  routing T_19_19.bot_op_6 <X> T_19_19.lc_trk_g1_6
 (4 8)  (986 312)  (986 312)  routing T_19_19.sp4_h_l_37 <X> T_19_19.sp4_v_b_6
 (6 8)  (988 312)  (988 312)  routing T_19_19.sp4_h_l_37 <X> T_19_19.sp4_v_b_6
 (5 9)  (987 313)  (987 313)  routing T_19_19.sp4_h_l_37 <X> T_19_19.sp4_v_b_6
 (16 10)  (998 314)  (998 314)  routing T_19_19.sp4_v_t_16 <X> T_19_19.lc_trk_g2_5
 (17 10)  (999 314)  (999 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1000 314)  (1000 314)  routing T_19_19.sp4_v_t_16 <X> T_19_19.lc_trk_g2_5
 (25 12)  (1007 316)  (1007 316)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g3_2
 (26 12)  (1008 316)  (1008 316)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 316)  (1013 316)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 316)  (1016 316)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (38 12)  (1020 316)  (1020 316)  LC_6 Logic Functioning bit
 (45 12)  (1027 316)  (1027 316)  LC_6 Logic Functioning bit
 (22 13)  (1004 317)  (1004 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1005 317)  (1005 317)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g3_2
 (24 13)  (1006 317)  (1006 317)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g3_2
 (27 13)  (1009 317)  (1009 317)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 317)  (1018 317)  LC_6 Logic Functioning bit
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (38 13)  (1020 317)  (1020 317)  LC_6 Logic Functioning bit
 (39 13)  (1021 317)  (1021 317)  LC_6 Logic Functioning bit
 (41 13)  (1023 317)  (1023 317)  LC_6 Logic Functioning bit
 (43 13)  (1025 317)  (1025 317)  LC_6 Logic Functioning bit
 (48 13)  (1030 317)  (1030 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_20_19

 (14 1)  (1050 305)  (1050 305)  routing T_20_19.sp12_h_r_16 <X> T_20_19.lc_trk_g0_0
 (16 1)  (1052 305)  (1052 305)  routing T_20_19.sp12_h_r_16 <X> T_20_19.lc_trk_g0_0
 (17 1)  (1053 305)  (1053 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (14 3)  (1050 307)  (1050 307)  routing T_20_19.sp4_r_v_b_28 <X> T_20_19.lc_trk_g0_4
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 5)  (1058 309)  (1058 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1061 309)  (1061 309)  routing T_20_19.sp4_r_v_b_26 <X> T_20_19.lc_trk_g1_2
 (21 10)  (1057 314)  (1057 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (22 10)  (1058 314)  (1058 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 314)  (1059 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (24 10)  (1060 314)  (1060 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (21 11)  (1057 315)  (1057 315)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (26 12)  (1062 316)  (1062 316)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 316)  (1064 316)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 316)  (1066 316)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 316)  (1070 316)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 316)  (1072 316)  LC_6 Logic Functioning bit
 (37 12)  (1073 316)  (1073 316)  LC_6 Logic Functioning bit
 (39 12)  (1075 316)  (1075 316)  LC_6 Logic Functioning bit
 (41 12)  (1077 316)  (1077 316)  LC_6 Logic Functioning bit
 (43 12)  (1079 316)  (1079 316)  LC_6 Logic Functioning bit
 (29 13)  (1065 317)  (1065 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 317)  (1066 317)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 317)  (1067 317)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 317)  (1068 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1072 317)  (1072 317)  LC_6 Logic Functioning bit
 (37 13)  (1073 317)  (1073 317)  LC_6 Logic Functioning bit
 (39 13)  (1075 317)  (1075 317)  LC_6 Logic Functioning bit


LogicTile_21_19

 (8 5)  (1098 309)  (1098 309)  routing T_21_19.sp4_h_l_47 <X> T_21_19.sp4_v_b_4
 (9 5)  (1099 309)  (1099 309)  routing T_21_19.sp4_h_l_47 <X> T_21_19.sp4_v_b_4
 (10 5)  (1100 309)  (1100 309)  routing T_21_19.sp4_h_l_47 <X> T_21_19.sp4_v_b_4
 (3 15)  (1093 319)  (1093 319)  routing T_21_19.sp12_h_l_22 <X> T_21_19.sp12_v_t_22


LogicTile_22_19

 (3 7)  (1147 311)  (1147 311)  routing T_22_19.sp12_h_l_23 <X> T_22_19.sp12_v_t_23


LogicTile_24_19

 (3 6)  (1255 310)  (1255 310)  routing T_24_19.sp12_v_b_0 <X> T_24_19.sp12_v_t_23


RAM_Tile_25_19

 (9 0)  (1315 304)  (1315 304)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_h_r_1
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 307)  (1306 307)  routing T_25_19.lc_trk_g1_1 <X> T_25_19.wire_bram/ram/RCLK
 (2 3)  (1308 307)  (1308 307)  routing T_25_19.lc_trk_g1_1 <X> T_25_19.wire_bram/ram/RCLK
 (15 4)  (1321 308)  (1321 308)  routing T_25_19.sp4_h_r_1 <X> T_25_19.lc_trk_g1_1
 (16 4)  (1322 308)  (1322 308)  routing T_25_19.sp4_h_r_1 <X> T_25_19.lc_trk_g1_1
 (17 4)  (1323 308)  (1323 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (1324 309)  (1324 309)  routing T_25_19.sp4_h_r_1 <X> T_25_19.lc_trk_g1_1
 (13 6)  (1319 310)  (1319 310)  routing T_25_19.sp4_v_b_5 <X> T_25_19.sp4_v_t_40
 (14 7)  (1320 311)  (1320 311)  routing T_25_19.sp12_h_r_20 <X> T_25_19.lc_trk_g1_4
 (16 7)  (1322 311)  (1322 311)  routing T_25_19.sp12_h_r_20 <X> T_25_19.lc_trk_g1_4
 (17 7)  (1323 311)  (1323 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 8)  (1333 312)  (1333 312)  routing T_25_19.lc_trk_g1_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g1_4 <X> T_25_19.wire_bram/ram/WDATA_11
 (38 9)  (1344 313)  (1344 313)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (4 12)  (1310 316)  (1310 316)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_v_b_9
 (6 12)  (1312 316)  (1312 316)  routing T_25_19.sp4_v_t_36 <X> T_25_19.sp4_v_b_9
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (3 15)  (1309 319)  (1309 319)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_v_t_22


LogicTile_26_19

 (13 6)  (1361 310)  (1361 310)  routing T_26_19.sp4_v_b_5 <X> T_26_19.sp4_v_t_40
 (3 7)  (1351 311)  (1351 311)  routing T_26_19.sp12_h_l_23 <X> T_26_19.sp12_v_t_23


IO_Tile_0_18

 (11 0)  (6 288)  (6 288)  routing T_0_18.span4_horz_1 <X> T_0_18.span4_vert_t_12
 (12 0)  (5 288)  (5 288)  routing T_0_18.span4_horz_1 <X> T_0_18.span4_vert_t_12
 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (4 2)  (13 290)  (13 290)  routing T_0_18.span4_horz_34 <X> T_0_18.lc_trk_g0_2
 (5 2)  (12 290)  (12 290)  routing T_0_18.span4_horz_19 <X> T_0_18.lc_trk_g0_3
 (6 2)  (11 290)  (11 290)  routing T_0_18.span4_horz_19 <X> T_0_18.lc_trk_g0_3
 (7 2)  (10 290)  (10 290)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (5 3)  (12 291)  (12 291)  routing T_0_18.span4_horz_34 <X> T_0_18.lc_trk_g0_2
 (6 3)  (11 291)  (11 291)  routing T_0_18.span4_horz_34 <X> T_0_18.lc_trk_g0_2
 (7 3)  (10 291)  (10 291)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g0_2 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (12 11)  (5 299)  (5 299)  routing T_0_18.lc_trk_g0_3 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (16 14)  (1 302)  (1 302)  IOB_1 IO Functioning bit


LogicTile_1_18

 (19 13)  (37 301)  (37 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_2_18

 (10 14)  (82 302)  (82 302)  routing T_2_18.sp4_v_b_5 <X> T_2_18.sp4_h_l_47


LogicTile_3_18

 (5 10)  (131 298)  (131 298)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_h_l_43
 (4 11)  (130 299)  (130 299)  routing T_3_18.sp4_h_r_3 <X> T_3_18.sp4_h_l_43


LogicTile_7_18

 (6 7)  (348 295)  (348 295)  routing T_7_18.sp4_h_r_3 <X> T_7_18.sp4_h_l_38
 (3 8)  (345 296)  (345 296)  routing T_7_18.sp12_v_t_22 <X> T_7_18.sp12_v_b_1


RAM_Tile_8_18

 (7 0)  (403 288)  (403 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 289)  (403 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 290)  (403 290)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 291)  (396 291)  routing T_8_18.glb_netwk_3 <X> T_8_18.wire_bram/ram/WCLK
 (7 3)  (403 291)  (403 291)  Ram config bit: MEMT_bram_cbit_2

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_b_0 <X> T_8_18.sp12_h_r_0
 (7 4)  (403 292)  (403 292)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (25 4)  (421 292)  (421 292)  routing T_8_18.sp4_h_l_7 <X> T_8_18.lc_trk_g1_2
 (3 5)  (399 293)  (399 293)  routing T_8_18.sp12_v_b_0 <X> T_8_18.sp12_h_r_0
 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (22 5)  (418 293)  (418 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (419 293)  (419 293)  routing T_8_18.sp4_h_l_7 <X> T_8_18.lc_trk_g1_2
 (24 5)  (420 293)  (420 293)  routing T_8_18.sp4_h_l_7 <X> T_8_18.lc_trk_g1_2
 (25 5)  (421 293)  (421 293)  routing T_8_18.sp4_h_l_7 <X> T_8_18.lc_trk_g1_2
 (7 6)  (403 294)  (403 294)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (13 6)  (409 294)  (409 294)  routing T_8_18.sp4_v_b_5 <X> T_8_18.sp4_v_t_40
 (16 6)  (412 294)  (412 294)  routing T_8_18.sp4_v_b_5 <X> T_8_18.lc_trk_g1_5
 (17 6)  (413 294)  (413 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 294)  (414 294)  routing T_8_18.sp4_v_b_5 <X> T_8_18.lc_trk_g1_5
 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (423 296)  (423 296)  routing T_8_18.lc_trk_g1_2 <X> T_8_18.wire_bram/ram/WDATA_3
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (426 297)  (426 297)  routing T_8_18.lc_trk_g1_2 <X> T_8_18.wire_bram/ram/WDATA_3
 (41 9)  (437 297)  (437 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (9 11)  (405 299)  (405 299)  routing T_8_18.sp4_v_b_7 <X> T_8_18.sp4_v_t_42
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WE


LogicTile_9_18

 (14 0)  (452 288)  (452 288)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g0_0
 (14 1)  (452 289)  (452 289)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g0_0
 (15 1)  (453 289)  (453 289)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g0_0
 (16 1)  (454 289)  (454 289)  routing T_9_18.sp4_h_l_5 <X> T_9_18.lc_trk_g0_0
 (17 1)  (455 289)  (455 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (460 289)  (460 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (4 2)  (442 290)  (442 290)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_v_t_37
 (6 2)  (444 290)  (444 290)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_v_t_37
 (2 3)  (440 291)  (440 291)  routing T_9_18.lc_trk_g0_0 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 4)  (439 292)  (439 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (449 292)  (449 292)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_v_b_5
 (13 4)  (451 292)  (451 292)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_v_b_5
 (1 5)  (439 293)  (439 293)  routing T_9_18.lc_trk_g0_2 <X> T_9_18.wire_logic_cluster/lc_7/cen
 (11 6)  (449 294)  (449 294)  routing T_9_18.sp4_h_r_11 <X> T_9_18.sp4_v_t_40
 (13 6)  (451 294)  (451 294)  routing T_9_18.sp4_h_r_11 <X> T_9_18.sp4_v_t_40
 (21 6)  (459 294)  (459 294)  routing T_9_18.wire_logic_cluster/lc_7/out <X> T_9_18.lc_trk_g1_7
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (469 294)  (469 294)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (37 6)  (475 294)  (475 294)  LC_3 Logic Functioning bit
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (39 6)  (477 294)  (477 294)  LC_3 Logic Functioning bit
 (45 6)  (483 294)  (483 294)  LC_3 Logic Functioning bit
 (12 7)  (450 295)  (450 295)  routing T_9_18.sp4_h_r_11 <X> T_9_18.sp4_v_t_40
 (31 7)  (469 295)  (469 295)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 295)  (474 295)  LC_3 Logic Functioning bit
 (37 7)  (475 295)  (475 295)  LC_3 Logic Functioning bit
 (38 7)  (476 295)  (476 295)  LC_3 Logic Functioning bit
 (39 7)  (477 295)  (477 295)  LC_3 Logic Functioning bit
 (44 7)  (482 295)  (482 295)  LC_3 Logic Functioning bit
 (14 10)  (452 298)  (452 298)  routing T_9_18.sp4_v_t_17 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_v_t_17 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 300)  (462 300)  routing T_9_18.tnr_op_3 <X> T_9_18.lc_trk_g3_3
 (0 14)  (438 302)  (438 302)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 302)  (439 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 302)  (471 302)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 302)  (474 302)  LC_7 Logic Functioning bit
 (37 14)  (475 302)  (475 302)  LC_7 Logic Functioning bit
 (38 14)  (476 302)  (476 302)  LC_7 Logic Functioning bit
 (39 14)  (477 302)  (477 302)  LC_7 Logic Functioning bit
 (45 14)  (483 302)  (483 302)  LC_7 Logic Functioning bit
 (1 15)  (439 303)  (439 303)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (31 15)  (469 303)  (469 303)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 303)  (474 303)  LC_7 Logic Functioning bit
 (37 15)  (475 303)  (475 303)  LC_7 Logic Functioning bit
 (38 15)  (476 303)  (476 303)  LC_7 Logic Functioning bit
 (39 15)  (477 303)  (477 303)  LC_7 Logic Functioning bit


LogicTile_10_18

 (25 0)  (517 288)  (517 288)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 289)  (515 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (24 1)  (516 289)  (516 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (25 1)  (517 289)  (517 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (0 2)  (492 290)  (492 290)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 291)  (494 291)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 4)  (493 292)  (493 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (494 292)  (494 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (513 292)  (513 292)  routing T_10_18.lft_op_3 <X> T_10_18.lc_trk_g1_3
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 292)  (516 292)  routing T_10_18.lft_op_3 <X> T_10_18.lc_trk_g1_3
 (1 5)  (493 293)  (493 293)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_7/cen
 (14 8)  (506 296)  (506 296)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g2_0
 (8 9)  (500 297)  (500 297)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_v_b_7
 (15 9)  (507 297)  (507 297)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g2_0
 (16 9)  (508 297)  (508 297)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g2_0
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (14 11)  (506 299)  (506 299)  routing T_10_18.sp4_r_v_b_36 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (492 302)  (492 302)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (1 15)  (493 303)  (493 303)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (0 2)  (546 290)  (546 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (4 2)  (550 290)  (550 290)  routing T_11_18.sp4_v_b_4 <X> T_11_18.sp4_v_t_37
 (6 2)  (552 290)  (552 290)  routing T_11_18.sp4_v_b_4 <X> T_11_18.sp4_v_t_37
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 290)  (570 290)  routing T_11_18.top_op_7 <X> T_11_18.lc_trk_g0_7
 (0 3)  (546 291)  (546 291)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 3)  (548 291)  (548 291)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (21 3)  (567 291)  (567 291)  routing T_11_18.top_op_7 <X> T_11_18.lc_trk_g0_7
 (0 4)  (546 292)  (546 292)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (1 4)  (547 292)  (547 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (548 292)  (548 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (560 292)  (560 292)  routing T_11_18.sp4_h_l_5 <X> T_11_18.lc_trk_g1_0
 (15 4)  (561 292)  (561 292)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g1_1
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (1 5)  (547 293)  (547 293)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (14 5)  (560 293)  (560 293)  routing T_11_18.sp4_h_l_5 <X> T_11_18.lc_trk_g1_0
 (15 5)  (561 293)  (561 293)  routing T_11_18.sp4_h_l_5 <X> T_11_18.lc_trk_g1_0
 (16 5)  (562 293)  (562 293)  routing T_11_18.sp4_h_l_5 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (564 293)  (564 293)  routing T_11_18.top_op_1 <X> T_11_18.lc_trk_g1_1
 (3 6)  (549 294)  (549 294)  routing T_11_18.sp12_h_r_0 <X> T_11_18.sp12_v_t_23
 (5 6)  (551 294)  (551 294)  routing T_11_18.sp4_v_b_3 <X> T_11_18.sp4_h_l_38
 (3 7)  (549 295)  (549 295)  routing T_11_18.sp12_h_r_0 <X> T_11_18.sp12_v_t_23
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (38 8)  (584 296)  (584 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (45 8)  (591 296)  (591 296)  LC_4 Logic Functioning bit
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 297)  (569 297)  routing T_11_18.sp4_v_b_42 <X> T_11_18.lc_trk_g2_2
 (24 9)  (570 297)  (570 297)  routing T_11_18.sp4_v_b_42 <X> T_11_18.lc_trk_g2_2
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (38 9)  (584 297)  (584 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (9 10)  (555 298)  (555 298)  routing T_11_18.sp4_v_b_7 <X> T_11_18.sp4_h_l_42
 (14 10)  (560 298)  (560 298)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g2_4
 (14 11)  (560 299)  (560 299)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g2_4
 (16 11)  (562 299)  (562 299)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g2_4
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (8 12)  (554 300)  (554 300)  routing T_11_18.sp4_v_b_4 <X> T_11_18.sp4_h_r_10
 (9 12)  (555 300)  (555 300)  routing T_11_18.sp4_v_b_4 <X> T_11_18.sp4_h_r_10
 (10 12)  (556 300)  (556 300)  routing T_11_18.sp4_v_b_4 <X> T_11_18.sp4_h_r_10
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (45 12)  (591 300)  (591 300)  LC_6 Logic Functioning bit
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (39 13)  (585 301)  (585 301)  LC_6 Logic Functioning bit
 (44 13)  (590 301)  (590 301)  LC_6 Logic Functioning bit
 (0 14)  (546 302)  (546 302)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (37 14)  (583 302)  (583 302)  LC_7 Logic Functioning bit
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (51 14)  (597 302)  (597 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (547 303)  (547 303)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (37 15)  (583 303)  (583 303)  LC_7 Logic Functioning bit
 (38 15)  (584 303)  (584 303)  LC_7 Logic Functioning bit
 (39 15)  (585 303)  (585 303)  LC_7 Logic Functioning bit
 (44 15)  (590 303)  (590 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (15 0)  (615 288)  (615 288)  routing T_12_18.bot_op_1 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 288)  (624 288)  routing T_12_18.bot_op_3 <X> T_12_18.lc_trk_g0_3
 (21 2)  (621 290)  (621 290)  routing T_12_18.sp4_h_l_2 <X> T_12_18.lc_trk_g0_7
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 290)  (623 290)  routing T_12_18.sp4_h_l_2 <X> T_12_18.lc_trk_g0_7
 (24 2)  (624 290)  (624 290)  routing T_12_18.sp4_h_l_2 <X> T_12_18.lc_trk_g0_7
 (25 2)  (625 290)  (625 290)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g0_6
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 291)  (630 291)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 291)  (634 291)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.input_2_1
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (3 4)  (603 292)  (603 292)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_h_r_0
 (21 4)  (621 292)  (621 292)  routing T_12_18.bnr_op_3 <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (42 4)  (642 292)  (642 292)  LC_2 Logic Functioning bit
 (47 4)  (647 292)  (647 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (650 292)  (650 292)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (652 292)  (652 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (615 293)  (615 293)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g1_0
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (621 293)  (621 293)  routing T_12_18.bnr_op_3 <X> T_12_18.lc_trk_g1_3
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.bot_op_2 <X> T_12_18.lc_trk_g1_2
 (26 5)  (626 293)  (626 293)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (48 5)  (648 293)  (648 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 6)  (625 294)  (625 294)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g1_6
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (50 6)  (650 294)  (650 294)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (611 295)  (611 295)  routing T_12_18.sp4_h_r_5 <X> T_12_18.sp4_h_l_40
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 295)  (623 295)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g1_6
 (25 7)  (625 295)  (625 295)  routing T_12_18.sp4_v_t_3 <X> T_12_18.lc_trk_g1_6
 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (12 8)  (612 296)  (612 296)  routing T_12_18.sp4_v_t_45 <X> T_12_18.sp4_h_r_8
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.bnl_op_1 <X> T_12_18.lc_trk_g2_1
 (4 9)  (604 297)  (604 297)  routing T_12_18.sp4_v_t_36 <X> T_12_18.sp4_h_r_6
 (18 9)  (618 297)  (618 297)  routing T_12_18.bnl_op_1 <X> T_12_18.lc_trk_g2_1
 (19 10)  (619 298)  (619 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (625 298)  (625 298)  routing T_12_18.bnl_op_6 <X> T_12_18.lc_trk_g2_6
 (8 11)  (608 299)  (608 299)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_v_t_42
 (9 11)  (609 299)  (609 299)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_v_t_42
 (10 11)  (610 299)  (610 299)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_v_t_42
 (11 11)  (611 299)  (611 299)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_h_l_45
 (13 11)  (613 299)  (613 299)  routing T_12_18.sp4_h_r_0 <X> T_12_18.sp4_h_l_45
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (625 299)  (625 299)  routing T_12_18.bnl_op_6 <X> T_12_18.lc_trk_g2_6
 (3 12)  (603 300)  (603 300)  routing T_12_18.sp12_v_t_22 <X> T_12_18.sp12_h_r_1
 (21 12)  (621 300)  (621 300)  routing T_12_18.bnl_op_3 <X> T_12_18.lc_trk_g3_3
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (4 13)  (604 301)  (604 301)  routing T_12_18.sp4_v_t_41 <X> T_12_18.sp4_h_r_9
 (21 13)  (621 301)  (621 301)  routing T_12_18.bnl_op_3 <X> T_12_18.lc_trk_g3_3
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (21 14)  (621 302)  (621 302)  routing T_12_18.sp12_v_b_7 <X> T_12_18.lc_trk_g3_7
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (624 302)  (624 302)  routing T_12_18.sp12_v_b_7 <X> T_12_18.lc_trk_g3_7
 (21 15)  (621 303)  (621 303)  routing T_12_18.sp12_v_b_7 <X> T_12_18.lc_trk_g3_7


LogicTile_13_18

 (14 0)  (668 288)  (668 288)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g0_0
 (25 0)  (679 288)  (679 288)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g0_2
 (14 1)  (668 289)  (668 289)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g0_0
 (16 1)  (670 289)  (670 289)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g0_2
 (3 2)  (657 290)  (657 290)  routing T_13_18.sp12_v_t_23 <X> T_13_18.sp12_h_l_23
 (15 2)  (669 290)  (669 290)  routing T_13_18.sp4_h_r_5 <X> T_13_18.lc_trk_g0_5
 (16 2)  (670 290)  (670 290)  routing T_13_18.sp4_h_r_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 290)  (678 290)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g0_7
 (25 2)  (679 290)  (679 290)  routing T_13_18.bnr_op_6 <X> T_13_18.lc_trk_g0_6
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 290)  (689 290)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.input_2_1
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (18 3)  (672 291)  (672 291)  routing T_13_18.sp4_h_r_5 <X> T_13_18.lc_trk_g0_5
 (21 3)  (675 291)  (675 291)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g0_7
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 291)  (679 291)  routing T_13_18.bnr_op_6 <X> T_13_18.lc_trk_g0_6
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (3 4)  (657 292)  (657 292)  routing T_13_18.sp12_v_b_0 <X> T_13_18.sp12_h_r_0
 (14 4)  (668 292)  (668 292)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g1_0
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.bot_op_3 <X> T_13_18.lc_trk_g1_3
 (25 4)  (679 292)  (679 292)  routing T_13_18.sp4_h_r_10 <X> T_13_18.lc_trk_g1_2
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 292)  (689 292)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.input_2_2
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (3 5)  (657 293)  (657 293)  routing T_13_18.sp12_v_b_0 <X> T_13_18.sp12_h_r_0
 (14 5)  (668 293)  (668 293)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g1_0
 (16 5)  (670 293)  (670 293)  routing T_13_18.sp4_v_b_8 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp4_h_r_10 <X> T_13_18.lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.sp4_h_r_10 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (687 293)  (687 293)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.input_2_2
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (39 7)  (693 295)  (693 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (12 8)  (666 296)  (666 296)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_h_r_8
 (15 8)  (669 296)  (669 296)  routing T_13_18.sp4_v_t_28 <X> T_13_18.lc_trk_g2_1
 (16 8)  (670 296)  (670 296)  routing T_13_18.sp4_v_t_28 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (675 296)  (675 296)  routing T_13_18.rgt_op_3 <X> T_13_18.lc_trk_g2_3
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.rgt_op_3 <X> T_13_18.lc_trk_g2_3
 (25 8)  (679 296)  (679 296)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g2_2
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (46 8)  (700 296)  (700 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (707 296)  (707 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (11 9)  (665 297)  (665 297)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_h_r_8
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 297)  (677 297)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.sp4_h_r_34 <X> T_13_18.lc_trk_g2_2
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (687 297)  (687 297)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.input_2_4
 (35 9)  (689 297)  (689 297)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.input_2_4
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (37 9)  (691 297)  (691 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (53 9)  (707 297)  (707 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (667 298)  (667 298)  routing T_13_18.sp4_v_b_8 <X> T_13_18.sp4_v_t_45
 (14 10)  (668 298)  (668 298)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (15 10)  (669 298)  (669 298)  routing T_13_18.sp4_h_r_45 <X> T_13_18.lc_trk_g2_5
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_h_r_45 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.sp4_h_r_45 <X> T_13_18.lc_trk_g2_5
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (15 11)  (669 299)  (669 299)  routing T_13_18.rgt_op_4 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (672 299)  (672 299)  routing T_13_18.sp4_h_r_45 <X> T_13_18.lc_trk_g2_5
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_5
 (35 11)  (689 299)  (689 299)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_5
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (14 12)  (668 300)  (668 300)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (47 12)  (701 300)  (701 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (53 12)  (707 300)  (707 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (15 13)  (669 301)  (669 301)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.tnr_op_2 <X> T_13_18.lc_trk_g3_2
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (687 301)  (687 301)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.input_2_6
 (35 13)  (689 301)  (689 301)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (48 13)  (702 301)  (702 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (705 301)  (705 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (707 301)  (707 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (658 302)  (658 302)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_t_44
 (6 14)  (660 302)  (660 302)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_t_44
 (12 14)  (666 302)  (666 302)  routing T_13_18.sp4_v_b_11 <X> T_13_18.sp4_h_l_46
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_v_b_30 <X> T_13_18.lc_trk_g3_6
 (5 15)  (659 303)  (659 303)  routing T_13_18.sp4_h_r_3 <X> T_13_18.sp4_v_t_44
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_v_b_30 <X> T_13_18.lc_trk_g3_6


LogicTile_14_18

 (15 0)  (723 288)  (723 288)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g0_1
 (21 0)  (729 288)  (729 288)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.input_2_0
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (46 0)  (754 288)  (754 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (722 289)  (722 289)  routing T_14_18.sp4_r_v_b_35 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.input_2_0
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (42 1)  (750 289)  (750 289)  LC_0 Logic Functioning bit
 (43 1)  (751 289)  (751 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g0_4
 (15 2)  (723 290)  (723 290)  routing T_14_18.sp4_h_r_13 <X> T_14_18.lc_trk_g0_5
 (16 2)  (724 290)  (724 290)  routing T_14_18.sp4_h_r_13 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (726 290)  (726 290)  routing T_14_18.sp4_h_r_13 <X> T_14_18.lc_trk_g0_5
 (25 2)  (733 290)  (733 290)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g0_6
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 290)  (743 290)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_1
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (2 3)  (710 291)  (710 291)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (14 3)  (722 291)  (722 291)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g0_4
 (15 3)  (723 291)  (723 291)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g0_4
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 291)  (731 291)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g0_6
 (25 3)  (733 291)  (733 291)  routing T_14_18.sp4_v_t_3 <X> T_14_18.lc_trk_g0_6
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 291)  (742 291)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_1
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (47 3)  (755 291)  (755 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (756 291)  (756 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.top_op_3 <X> T_14_18.lc_trk_g1_3
 (25 4)  (733 292)  (733 292)  routing T_14_18.lft_op_2 <X> T_14_18.lc_trk_g1_2
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (21 5)  (729 293)  (729 293)  routing T_14_18.top_op_3 <X> T_14_18.lc_trk_g1_3
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 293)  (732 293)  routing T_14_18.lft_op_2 <X> T_14_18.lc_trk_g1_2
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (12 6)  (720 294)  (720 294)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_h_l_40
 (15 6)  (723 294)  (723 294)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g1_5
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (50 6)  (758 294)  (758 294)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (721 295)  (721 295)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_h_l_40
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 295)  (739 295)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (53 7)  (761 295)  (761 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (723 296)  (723 296)  routing T_14_18.tnr_op_1 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (51 8)  (759 296)  (759 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (722 297)  (722 297)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g2_0
 (15 9)  (723 297)  (723 297)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g2_0
 (16 9)  (724 297)  (724 297)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 297)  (739 297)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (742 297)  (742 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_4
 (35 9)  (743 297)  (743 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.input_2_4
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (12 10)  (720 298)  (720 298)  routing T_14_18.sp4_h_r_5 <X> T_14_18.sp4_h_l_45
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (732 298)  (732 298)  routing T_14_18.tnr_op_7 <X> T_14_18.lc_trk_g2_7
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_5
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (51 10)  (759 298)  (759 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (13 11)  (721 299)  (721 299)  routing T_14_18.sp4_h_r_5 <X> T_14_18.sp4_h_l_45
 (14 11)  (722 299)  (722 299)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g2_4
 (15 11)  (723 299)  (723 299)  routing T_14_18.tnl_op_4 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_h_r_30 <X> T_14_18.lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_5
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (12 12)  (720 300)  (720 300)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_r_11
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g3_1
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 300)  (743 300)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.input_2_6
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (41 12)  (749 300)  (749 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (46 12)  (754 300)  (754 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (48 12)  (756 300)  (756 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (760 300)  (760 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (716 301)  (716 301)  routing T_14_18.sp4_h_r_10 <X> T_14_18.sp4_v_b_10
 (11 13)  (719 301)  (719 301)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_r_11
 (14 13)  (722 301)  (722 301)  routing T_14_18.sp12_v_b_16 <X> T_14_18.lc_trk_g3_0
 (16 13)  (724 301)  (724 301)  routing T_14_18.sp12_v_b_16 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (726 301)  (726 301)  routing T_14_18.bnl_op_1 <X> T_14_18.lc_trk_g3_1
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (731 301)  (731 301)  routing T_14_18.sp12_v_b_18 <X> T_14_18.lc_trk_g3_2
 (25 13)  (733 301)  (733 301)  routing T_14_18.sp12_v_b_18 <X> T_14_18.lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (46 13)  (754 301)  (754 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (760 301)  (760 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (3 14)  (711 302)  (711 302)  routing T_14_18.sp12_v_b_1 <X> T_14_18.sp12_v_t_22
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 302)  (732 302)  routing T_14_18.tnl_op_7 <X> T_14_18.lc_trk_g3_7
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 302)  (743 302)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_7
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (21 15)  (729 303)  (729 303)  routing T_14_18.tnl_op_7 <X> T_14_18.lc_trk_g3_7
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (742 303)  (742 303)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_7
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (53 15)  (761 303)  (761 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_18

 (21 0)  (783 288)  (783 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (44 0)  (806 288)  (806 288)  LC_0 Logic Functioning bit
 (46 0)  (808 288)  (808 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (49 1)  (811 289)  (811 289)  Carry_In_Mux bit 

 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (776 290)  (776 290)  routing T_15_18.sp4_v_b_4 <X> T_15_18.lc_trk_g0_4
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (42 2)  (804 290)  (804 290)  LC_1 Logic Functioning bit
 (44 2)  (806 290)  (806 290)  LC_1 Logic Functioning bit
 (2 3)  (764 291)  (764 291)  routing T_15_18.lc_trk_g0_0 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (13 3)  (775 291)  (775 291)  routing T_15_18.sp4_v_b_9 <X> T_15_18.sp4_h_l_39
 (16 3)  (778 291)  (778 291)  routing T_15_18.sp4_v_b_4 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (797 291)  (797 291)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.input_2_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (47 3)  (809 291)  (809 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (767 292)  (767 292)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_h_r_3
 (14 4)  (776 292)  (776 292)  routing T_15_18.lft_op_0 <X> T_15_18.lc_trk_g1_0
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 292)  (785 292)  routing T_15_18.sp4_h_r_3 <X> T_15_18.lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.sp4_h_r_3 <X> T_15_18.lc_trk_g1_3
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (44 4)  (806 292)  (806 292)  LC_2 Logic Functioning bit
 (0 5)  (762 293)  (762 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (4 5)  (766 293)  (766 293)  routing T_15_18.sp4_h_l_37 <X> T_15_18.sp4_h_r_3
 (8 5)  (770 293)  (770 293)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_v_b_4
 (9 5)  (771 293)  (771 293)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_v_b_4
 (10 5)  (772 293)  (772 293)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_v_b_4
 (13 5)  (775 293)  (775 293)  routing T_15_18.sp4_v_t_37 <X> T_15_18.sp4_h_r_5
 (15 5)  (777 293)  (777 293)  routing T_15_18.lft_op_0 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (783 293)  (783 293)  routing T_15_18.sp4_h_r_3 <X> T_15_18.lc_trk_g1_3
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (47 5)  (809 293)  (809 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (766 294)  (766 294)  routing T_15_18.sp4_h_r_3 <X> T_15_18.sp4_v_t_38
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (42 6)  (804 294)  (804 294)  LC_3 Logic Functioning bit
 (44 6)  (806 294)  (806 294)  LC_3 Logic Functioning bit
 (5 7)  (767 295)  (767 295)  routing T_15_18.sp4_h_r_3 <X> T_15_18.sp4_v_t_38
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (51 7)  (813 295)  (813 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (797 296)  (797 296)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (44 8)  (806 296)  (806 296)  LC_4 Logic Functioning bit
 (4 9)  (766 297)  (766 297)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_h_r_6
 (6 9)  (768 297)  (768 297)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_h_r_6
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (35 9)  (797 297)  (797 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (53 9)  (815 297)  (815 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (777 298)  (777 298)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g2_5
 (16 10)  (778 298)  (778 298)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g2_5
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (41 10)  (803 298)  (803 298)  LC_5 Logic Functioning bit
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (13 11)  (775 299)  (775 299)  routing T_15_18.sp4_v_b_3 <X> T_15_18.sp4_h_l_45
 (18 11)  (780 299)  (780 299)  routing T_15_18.sp4_h_r_45 <X> T_15_18.lc_trk_g2_5
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.sp4_r_v_b_38 <X> T_15_18.lc_trk_g2_6
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (40 11)  (802 299)  (802 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 302)  (776 302)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g3_4
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 302)  (780 302)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g3_5
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 303)  (776 303)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g3_4
 (15 15)  (777 303)  (777 303)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g3_4
 (16 15)  (778 303)  (778 303)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (780 303)  (780 303)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g3_5
 (27 15)  (789 303)  (789 303)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit
 (40 15)  (802 303)  (802 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit
 (52 15)  (814 303)  (814 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_18

 (4 0)  (820 288)  (820 288)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_v_b_0
 (5 0)  (821 288)  (821 288)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_r_0
 (14 0)  (830 288)  (830 288)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g0_0
 (21 0)  (837 288)  (837 288)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 288)  (839 288)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 288)  (846 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 288)  (847 288)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 288)  (851 288)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_0
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (43 0)  (859 288)  (859 288)  LC_0 Logic Functioning bit
 (14 1)  (830 289)  (830 289)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g0_0
 (15 1)  (831 289)  (831 289)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g0_0
 (16 1)  (832 289)  (832 289)  routing T_16_18.sp4_h_l_5 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (837 289)  (837 289)  routing T_16_18.sp4_h_r_19 <X> T_16_18.lc_trk_g0_3
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 289)  (849 289)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_0
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (37 1)  (853 289)  (853 289)  LC_0 Logic Functioning bit
 (39 1)  (855 289)  (855 289)  LC_0 Logic Functioning bit
 (40 1)  (856 289)  (856 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (821 290)  (821 290)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_l_37
 (15 2)  (831 290)  (831 290)  routing T_16_18.bot_op_5 <X> T_16_18.lc_trk_g0_5
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (841 290)  (841 290)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (50 2)  (866 290)  (866 290)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (818 291)  (818 291)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (6 3)  (822 291)  (822 291)  routing T_16_18.sp4_v_t_37 <X> T_16_18.sp4_h_l_37
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 291)  (839 291)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (25 3)  (841 291)  (841 291)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g0_6
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 291)  (846 291)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 291)  (852 291)  LC_1 Logic Functioning bit
 (38 3)  (854 291)  (854 291)  LC_1 Logic Functioning bit
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (47 3)  (863 291)  (863 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (824 292)  (824 292)  routing T_16_18.sp4_h_l_45 <X> T_16_18.sp4_h_r_4
 (10 4)  (826 292)  (826 292)  routing T_16_18.sp4_h_l_45 <X> T_16_18.sp4_h_r_4
 (12 4)  (828 292)  (828 292)  routing T_16_18.sp4_v_t_40 <X> T_16_18.sp4_h_r_5
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (834 292)  (834 292)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g1_1
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (43 5)  (859 293)  (859 293)  LC_2 Logic Functioning bit
 (6 6)  (822 294)  (822 294)  routing T_16_18.sp4_h_l_47 <X> T_16_18.sp4_v_t_38
 (12 6)  (828 294)  (828 294)  routing T_16_18.sp4_v_t_40 <X> T_16_18.sp4_h_l_40
 (15 6)  (831 294)  (831 294)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 294)  (834 294)  routing T_16_18.lft_op_5 <X> T_16_18.lc_trk_g1_5
 (25 6)  (841 294)  (841 294)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g1_6
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (11 7)  (827 295)  (827 295)  routing T_16_18.sp4_v_t_40 <X> T_16_18.sp4_h_l_40
 (14 7)  (830 295)  (830 295)  routing T_16_18.sp12_h_r_20 <X> T_16_18.lc_trk_g1_4
 (16 7)  (832 295)  (832 295)  routing T_16_18.sp12_h_r_20 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (839 295)  (839 295)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g1_6
 (25 7)  (841 295)  (841 295)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g1_6
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 295)  (849 295)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.input_2_3
 (35 7)  (851 295)  (851 295)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.input_2_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (37 7)  (853 295)  (853 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (47 7)  (863 295)  (863 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (821 296)  (821 296)  routing T_16_18.sp4_v_t_43 <X> T_16_18.sp4_h_r_6
 (13 8)  (829 296)  (829 296)  routing T_16_18.sp4_h_l_45 <X> T_16_18.sp4_v_b_8
 (14 8)  (830 296)  (830 296)  routing T_16_18.sp4_v_b_24 <X> T_16_18.lc_trk_g2_0
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (12 9)  (828 297)  (828 297)  routing T_16_18.sp4_h_l_45 <X> T_16_18.sp4_v_b_8
 (16 9)  (832 297)  (832 297)  routing T_16_18.sp4_v_b_24 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (837 297)  (837 297)  routing T_16_18.sp4_r_v_b_35 <X> T_16_18.lc_trk_g2_3
 (14 10)  (830 298)  (830 298)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g2_4
 (15 10)  (831 298)  (831 298)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g2_5
 (16 10)  (832 298)  (832 298)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g2_5
 (25 10)  (841 298)  (841 298)  routing T_16_18.sp4_v_b_30 <X> T_16_18.lc_trk_g2_6
 (26 10)  (842 298)  (842 298)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 298)  (849 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 298)  (851 298)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_5
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (42 10)  (858 298)  (858 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (14 11)  (830 299)  (830 299)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (834 299)  (834 299)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g2_5
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_v_b_30 <X> T_16_18.lc_trk_g2_6
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 299)  (846 299)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (849 299)  (849 299)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_5
 (34 11)  (850 299)  (850 299)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_5
 (35 11)  (851 299)  (851 299)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_5
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (42 11)  (858 299)  (858 299)  LC_5 Logic Functioning bit
 (43 11)  (859 299)  (859 299)  LC_5 Logic Functioning bit
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (837 300)  (837 300)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g3_3
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g3_3
 (24 12)  (840 300)  (840 300)  routing T_16_18.sp4_h_r_35 <X> T_16_18.lc_trk_g3_3
 (25 12)  (841 300)  (841 300)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g3_2
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (50 12)  (866 300)  (866 300)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (824 301)  (824 301)  routing T_16_18.sp4_h_l_41 <X> T_16_18.sp4_v_b_10
 (9 13)  (825 301)  (825 301)  routing T_16_18.sp4_h_l_41 <X> T_16_18.sp4_v_b_10
 (10 13)  (826 301)  (826 301)  routing T_16_18.sp4_h_l_41 <X> T_16_18.sp4_v_b_10
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (843 301)  (843 301)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (15 14)  (831 302)  (831 302)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (16 14)  (832 302)  (832 302)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (21 14)  (837 302)  (837 302)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (841 302)  (841 302)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g3_6
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (18 15)  (834 303)  (834 303)  routing T_16_18.sp4_h_r_45 <X> T_16_18.lc_trk_g3_5
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (11 0)  (885 288)  (885 288)  routing T_17_18.sp4_h_r_9 <X> T_17_18.sp4_v_b_2
 (14 0)  (888 288)  (888 288)  routing T_17_18.sp4_h_l_5 <X> T_17_18.lc_trk_g0_0
 (31 0)  (905 288)  (905 288)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 288)  (907 288)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (45 0)  (919 288)  (919 288)  LC_0 Logic Functioning bit
 (14 1)  (888 289)  (888 289)  routing T_17_18.sp4_h_l_5 <X> T_17_18.lc_trk_g0_0
 (15 1)  (889 289)  (889 289)  routing T_17_18.sp4_h_l_5 <X> T_17_18.lc_trk_g0_0
 (16 1)  (890 289)  (890 289)  routing T_17_18.sp4_h_l_5 <X> T_17_18.lc_trk_g0_0
 (17 1)  (891 289)  (891 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 289)  (897 289)  routing T_17_18.sp4_v_b_18 <X> T_17_18.lc_trk_g0_2
 (24 1)  (898 289)  (898 289)  routing T_17_18.sp4_v_b_18 <X> T_17_18.lc_trk_g0_2
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 289)  (910 289)  LC_0 Logic Functioning bit
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (39 1)  (913 289)  (913 289)  LC_0 Logic Functioning bit
 (44 1)  (918 289)  (918 289)  LC_0 Logic Functioning bit
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (877 290)  (877 290)  routing T_17_18.sp12_v_t_23 <X> T_17_18.sp12_h_l_23
 (5 2)  (879 290)  (879 290)  routing T_17_18.sp4_v_b_0 <X> T_17_18.sp4_h_l_37
 (11 2)  (885 290)  (885 290)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_t_39
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (39 2)  (913 290)  (913 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (46 2)  (920 290)  (920 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (2 3)  (876 291)  (876 291)  routing T_17_18.lc_trk_g0_0 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 291)  (910 291)  LC_1 Logic Functioning bit
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (38 3)  (912 291)  (912 291)  LC_1 Logic Functioning bit
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (44 3)  (918 291)  (918 291)  LC_1 Logic Functioning bit
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (888 292)  (888 292)  routing T_17_18.wire_logic_cluster/lc_0/out <X> T_17_18.lc_trk_g1_0
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 292)  (908 292)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (45 4)  (919 292)  (919 292)  LC_2 Logic Functioning bit
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (17 5)  (891 293)  (891 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (39 5)  (913 293)  (913 293)  LC_2 Logic Functioning bit
 (25 8)  (899 296)  (899 296)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g2_2
 (8 9)  (882 297)  (882 297)  routing T_17_18.sp4_h_l_36 <X> T_17_18.sp4_v_b_7
 (9 9)  (883 297)  (883 297)  routing T_17_18.sp4_h_l_36 <X> T_17_18.sp4_v_b_7
 (10 9)  (884 297)  (884 297)  routing T_17_18.sp4_h_l_36 <X> T_17_18.sp4_v_b_7
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (895 298)  (895 298)  routing T_17_18.wire_logic_cluster/lc_7/out <X> T_17_18.lc_trk_g2_7
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (4 13)  (878 301)  (878 301)  routing T_17_18.sp4_h_l_36 <X> T_17_18.sp4_h_r_9
 (6 13)  (880 301)  (880 301)  routing T_17_18.sp4_h_l_36 <X> T_17_18.sp4_h_r_9
 (14 13)  (888 301)  (888 301)  routing T_17_18.sp4_r_v_b_40 <X> T_17_18.lc_trk_g3_0
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (874 302)  (874 302)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (890 302)  (890 302)  routing T_17_18.sp4_v_t_16 <X> T_17_18.lc_trk_g3_5
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 302)  (892 302)  routing T_17_18.sp4_v_t_16 <X> T_17_18.lc_trk_g3_5
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (41 14)  (915 302)  (915 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (45 14)  (919 302)  (919 302)  LC_7 Logic Functioning bit
 (0 15)  (874 303)  (874 303)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 303)  (875 303)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (27 15)  (901 303)  (901 303)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (39 15)  (913 303)  (913 303)  LC_7 Logic Functioning bit
 (40 15)  (914 303)  (914 303)  LC_7 Logic Functioning bit
 (42 15)  (916 303)  (916 303)  LC_7 Logic Functioning bit
 (44 15)  (918 303)  (918 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (0 2)  (928 290)  (928 290)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (12 2)  (940 290)  (940 290)  routing T_18_18.sp4_v_b_2 <X> T_18_18.sp4_h_l_39
 (21 2)  (949 290)  (949 290)  routing T_18_18.sp4_h_l_10 <X> T_18_18.lc_trk_g0_7
 (22 2)  (950 290)  (950 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (951 290)  (951 290)  routing T_18_18.sp4_h_l_10 <X> T_18_18.lc_trk_g0_7
 (24 2)  (952 290)  (952 290)  routing T_18_18.sp4_h_l_10 <X> T_18_18.lc_trk_g0_7
 (2 3)  (930 291)  (930 291)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (21 3)  (949 291)  (949 291)  routing T_18_18.sp4_h_l_10 <X> T_18_18.lc_trk_g0_7
 (14 9)  (942 297)  (942 297)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g2_0
 (15 9)  (943 297)  (943 297)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g2_0
 (16 9)  (944 297)  (944 297)  routing T_18_18.sp4_h_r_24 <X> T_18_18.lc_trk_g2_0
 (17 9)  (945 297)  (945 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (955 298)  (955 298)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 298)  (956 298)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 298)  (959 298)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 298)  (961 298)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 298)  (963 298)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_5
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (41 10)  (969 298)  (969 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (8 11)  (936 299)  (936 299)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_t_42
 (9 11)  (937 299)  (937 299)  routing T_18_18.sp4_h_r_7 <X> T_18_18.sp4_v_t_42
 (14 11)  (942 299)  (942 299)  routing T_18_18.sp4_h_l_17 <X> T_18_18.lc_trk_g2_4
 (15 11)  (943 299)  (943 299)  routing T_18_18.sp4_h_l_17 <X> T_18_18.lc_trk_g2_4
 (16 11)  (944 299)  (944 299)  routing T_18_18.sp4_h_l_17 <X> T_18_18.lc_trk_g2_4
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 299)  (951 299)  routing T_18_18.sp4_h_r_30 <X> T_18_18.lc_trk_g2_6
 (24 11)  (952 299)  (952 299)  routing T_18_18.sp4_h_r_30 <X> T_18_18.lc_trk_g2_6
 (25 11)  (953 299)  (953 299)  routing T_18_18.sp4_h_r_30 <X> T_18_18.lc_trk_g2_6
 (27 11)  (955 299)  (955 299)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 299)  (958 299)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 299)  (959 299)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 299)  (960 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (961 299)  (961 299)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_5
 (35 11)  (963 299)  (963 299)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.input_2_5
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (38 11)  (966 299)  (966 299)  LC_5 Logic Functioning bit
 (40 11)  (968 299)  (968 299)  LC_5 Logic Functioning bit
 (42 11)  (970 299)  (970 299)  LC_5 Logic Functioning bit
 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (954 300)  (954 300)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 300)  (955 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 300)  (956 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 300)  (958 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 300)  (959 300)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (43 12)  (971 300)  (971 300)  LC_6 Logic Functioning bit
 (50 12)  (978 300)  (978 300)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (942 301)  (942 301)  routing T_18_18.sp4_r_v_b_40 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (949 301)  (949 301)  routing T_18_18.sp4_r_v_b_43 <X> T_18_18.lc_trk_g3_3
 (26 13)  (954 301)  (954 301)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 301)  (956 301)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (38 13)  (966 301)  (966 301)  LC_6 Logic Functioning bit
 (41 13)  (969 301)  (969 301)  LC_6 Logic Functioning bit
 (42 13)  (970 301)  (970 301)  LC_6 Logic Functioning bit
 (21 14)  (949 302)  (949 302)  routing T_18_18.rgt_op_7 <X> T_18_18.lc_trk_g3_7
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 302)  (952 302)  routing T_18_18.rgt_op_7 <X> T_18_18.lc_trk_g3_7
 (25 14)  (953 302)  (953 302)  routing T_18_18.sp4_v_b_38 <X> T_18_18.lc_trk_g3_6
 (28 14)  (956 302)  (956 302)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 302)  (958 302)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 302)  (959 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 302)  (961 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 302)  (962 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 302)  (964 302)  LC_7 Logic Functioning bit
 (37 14)  (965 302)  (965 302)  LC_7 Logic Functioning bit
 (38 14)  (966 302)  (966 302)  LC_7 Logic Functioning bit
 (42 14)  (970 302)  (970 302)  LC_7 Logic Functioning bit
 (45 14)  (973 302)  (973 302)  LC_7 Logic Functioning bit
 (50 14)  (978 302)  (978 302)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 303)  (951 303)  routing T_18_18.sp4_v_b_38 <X> T_18_18.lc_trk_g3_6
 (25 15)  (953 303)  (953 303)  routing T_18_18.sp4_v_b_38 <X> T_18_18.lc_trk_g3_6
 (31 15)  (959 303)  (959 303)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 303)  (964 303)  LC_7 Logic Functioning bit
 (37 15)  (965 303)  (965 303)  LC_7 Logic Functioning bit
 (38 15)  (966 303)  (966 303)  LC_7 Logic Functioning bit
 (42 15)  (970 303)  (970 303)  LC_7 Logic Functioning bit
 (51 15)  (979 303)  (979 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_18

 (14 5)  (996 293)  (996 293)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g1_0
 (15 5)  (997 293)  (997 293)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g1_0
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1005 294)  (1005 294)  routing T_19_18.sp12_h_r_23 <X> T_19_18.lc_trk_g1_7
 (21 7)  (1003 295)  (1003 295)  routing T_19_18.sp12_h_r_23 <X> T_19_18.lc_trk_g1_7
 (21 8)  (1003 296)  (1003 296)  routing T_19_18.sp4_h_r_43 <X> T_19_18.lc_trk_g2_3
 (22 8)  (1004 296)  (1004 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1005 296)  (1005 296)  routing T_19_18.sp4_h_r_43 <X> T_19_18.lc_trk_g2_3
 (24 8)  (1006 296)  (1006 296)  routing T_19_18.sp4_h_r_43 <X> T_19_18.lc_trk_g2_3
 (14 9)  (996 297)  (996 297)  routing T_19_18.sp4_h_r_24 <X> T_19_18.lc_trk_g2_0
 (15 9)  (997 297)  (997 297)  routing T_19_18.sp4_h_r_24 <X> T_19_18.lc_trk_g2_0
 (16 9)  (998 297)  (998 297)  routing T_19_18.sp4_h_r_24 <X> T_19_18.lc_trk_g2_0
 (17 9)  (999 297)  (999 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (1003 297)  (1003 297)  routing T_19_18.sp4_h_r_43 <X> T_19_18.lc_trk_g2_3
 (21 10)  (1003 298)  (1003 298)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1005 298)  (1005 298)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (21 11)  (1003 299)  (1003 299)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (1006 299)  (1006 299)  routing T_19_18.tnr_op_6 <X> T_19_18.lc_trk_g2_6
 (21 12)  (1003 300)  (1003 300)  routing T_19_18.sp4_h_r_35 <X> T_19_18.lc_trk_g3_3
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 300)  (1005 300)  routing T_19_18.sp4_h_r_35 <X> T_19_18.lc_trk_g3_3
 (24 12)  (1006 300)  (1006 300)  routing T_19_18.sp4_h_r_35 <X> T_19_18.lc_trk_g3_3
 (26 12)  (1008 300)  (1008 300)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 300)  (1009 300)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 300)  (1011 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 300)  (1015 300)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 300)  (1018 300)  LC_6 Logic Functioning bit
 (38 12)  (1020 300)  (1020 300)  LC_6 Logic Functioning bit
 (41 12)  (1023 300)  (1023 300)  LC_6 Logic Functioning bit
 (42 12)  (1024 300)  (1024 300)  LC_6 Logic Functioning bit
 (43 12)  (1025 300)  (1025 300)  LC_6 Logic Functioning bit
 (26 13)  (1008 301)  (1008 301)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 301)  (1009 301)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 301)  (1013 301)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 301)  (1014 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1015 301)  (1015 301)  routing T_19_18.lc_trk_g2_0 <X> T_19_18.input_2_6
 (36 13)  (1018 301)  (1018 301)  LC_6 Logic Functioning bit
 (38 13)  (1020 301)  (1020 301)  LC_6 Logic Functioning bit
 (42 13)  (1024 301)  (1024 301)  LC_6 Logic Functioning bit
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 302)  (1010 302)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 302)  (1017 302)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_7
 (36 14)  (1018 302)  (1018 302)  LC_7 Logic Functioning bit
 (37 14)  (1019 302)  (1019 302)  LC_7 Logic Functioning bit
 (38 14)  (1020 302)  (1020 302)  LC_7 Logic Functioning bit
 (26 15)  (1008 303)  (1008 303)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 303)  (1010 303)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 303)  (1012 303)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 303)  (1014 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1015 303)  (1015 303)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_7
 (35 15)  (1017 303)  (1017 303)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_7
 (36 15)  (1018 303)  (1018 303)  LC_7 Logic Functioning bit
 (37 15)  (1019 303)  (1019 303)  LC_7 Logic Functioning bit
 (39 15)  (1021 303)  (1021 303)  LC_7 Logic Functioning bit
 (41 15)  (1023 303)  (1023 303)  LC_7 Logic Functioning bit
 (43 15)  (1025 303)  (1025 303)  LC_7 Logic Functioning bit


LogicTile_20_18

 (8 1)  (1044 289)  (1044 289)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_v_b_1
 (9 1)  (1045 289)  (1045 289)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_v_b_1
 (10 1)  (1046 289)  (1046 289)  routing T_20_18.sp4_h_l_42 <X> T_20_18.sp4_v_b_1
 (14 1)  (1050 289)  (1050 289)  routing T_20_18.sp12_h_r_16 <X> T_20_18.lc_trk_g0_0
 (16 1)  (1052 289)  (1052 289)  routing T_20_18.sp12_h_r_16 <X> T_20_18.lc_trk_g0_0
 (17 1)  (1053 289)  (1053 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 2)  (1057 290)  (1057 290)  routing T_20_18.sp12_h_l_4 <X> T_20_18.lc_trk_g0_7
 (22 2)  (1058 290)  (1058 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1060 290)  (1060 290)  routing T_20_18.sp12_h_l_4 <X> T_20_18.lc_trk_g0_7
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 290)  (1066 290)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 290)  (1069 290)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 290)  (1070 290)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 290)  (1071 290)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.input_2_1
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (38 2)  (1074 290)  (1074 290)  LC_1 Logic Functioning bit
 (41 2)  (1077 290)  (1077 290)  LC_1 Logic Functioning bit
 (42 2)  (1078 290)  (1078 290)  LC_1 Logic Functioning bit
 (43 2)  (1079 290)  (1079 290)  LC_1 Logic Functioning bit
 (21 3)  (1057 291)  (1057 291)  routing T_20_18.sp12_h_l_4 <X> T_20_18.lc_trk_g0_7
 (26 3)  (1062 291)  (1062 291)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 291)  (1063 291)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 291)  (1068 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1071 291)  (1071 291)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.input_2_1
 (36 3)  (1072 291)  (1072 291)  LC_1 Logic Functioning bit
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (42 3)  (1078 291)  (1078 291)  LC_1 Logic Functioning bit
 (22 5)  (1058 293)  (1058 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1061 293)  (1061 293)  routing T_20_18.sp4_r_v_b_26 <X> T_20_18.lc_trk_g1_2
 (15 6)  (1051 294)  (1051 294)  routing T_20_18.bot_op_5 <X> T_20_18.lc_trk_g1_5
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1057 299)  (1057 299)  routing T_20_18.sp4_r_v_b_39 <X> T_20_18.lc_trk_g2_7
 (17 12)  (1053 300)  (1053 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 300)  (1059 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (24 12)  (1060 300)  (1060 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (8 13)  (1044 301)  (1044 301)  routing T_20_18.sp4_h_l_41 <X> T_20_18.sp4_v_b_10
 (9 13)  (1045 301)  (1045 301)  routing T_20_18.sp4_h_l_41 <X> T_20_18.sp4_v_b_10
 (10 13)  (1046 301)  (1046 301)  routing T_20_18.sp4_h_l_41 <X> T_20_18.sp4_v_b_10
 (21 13)  (1057 301)  (1057 301)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (26 14)  (1062 302)  (1062 302)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 302)  (1069 302)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 302)  (1070 302)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 302)  (1072 302)  LC_7 Logic Functioning bit
 (38 14)  (1074 302)  (1074 302)  LC_7 Logic Functioning bit
 (52 14)  (1088 302)  (1088 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (1062 303)  (1062 303)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 303)  (1064 303)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 303)  (1065 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 303)  (1067 303)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 303)  (1072 303)  LC_7 Logic Functioning bit
 (37 15)  (1073 303)  (1073 303)  LC_7 Logic Functioning bit
 (38 15)  (1074 303)  (1074 303)  LC_7 Logic Functioning bit
 (39 15)  (1075 303)  (1075 303)  LC_7 Logic Functioning bit
 (41 15)  (1077 303)  (1077 303)  LC_7 Logic Functioning bit
 (43 15)  (1079 303)  (1079 303)  LC_7 Logic Functioning bit


LogicTile_21_18

 (6 3)  (1096 291)  (1096 291)  routing T_21_18.sp4_h_r_0 <X> T_21_18.sp4_h_l_37
 (6 11)  (1096 299)  (1096 299)  routing T_21_18.sp4_h_r_6 <X> T_21_18.sp4_h_l_43
 (8 14)  (1098 302)  (1098 302)  routing T_21_18.sp4_v_t_41 <X> T_21_18.sp4_h_l_47
 (9 14)  (1099 302)  (1099 302)  routing T_21_18.sp4_v_t_41 <X> T_21_18.sp4_h_l_47
 (10 14)  (1100 302)  (1100 302)  routing T_21_18.sp4_v_t_41 <X> T_21_18.sp4_h_l_47
 (12 14)  (1102 302)  (1102 302)  routing T_21_18.sp4_h_r_8 <X> T_21_18.sp4_h_l_46
 (13 15)  (1103 303)  (1103 303)  routing T_21_18.sp4_h_r_8 <X> T_21_18.sp4_h_l_46


LogicTile_22_18

 (9 10)  (1153 298)  (1153 298)  routing T_22_18.sp4_h_r_4 <X> T_22_18.sp4_h_l_42
 (10 10)  (1154 298)  (1154 298)  routing T_22_18.sp4_h_r_4 <X> T_22_18.sp4_h_l_42


LogicTile_24_18

 (3 15)  (1255 303)  (1255 303)  routing T_24_18.sp12_h_l_22 <X> T_24_18.sp12_v_t_22


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (5 2)  (1311 290)  (1311 290)  routing T_25_18.sp4_v_b_0 <X> T_25_18.sp4_h_l_37
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 291)  (1306 291)  routing T_25_18.glb_netwk_3 <X> T_25_18.wire_bram/ram/WCLK
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (17 5)  (1323 293)  (1323 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (3 7)  (1309 295)  (1309 295)  routing T_25_18.sp12_h_l_23 <X> T_25_18.sp12_v_t_23
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g1_0 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 296)  (1345 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (5 10)  (1311 298)  (1311 298)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_l_43
 (12 10)  (1318 298)  (1318 298)  routing T_25_18.sp4_v_b_8 <X> T_25_18.sp4_h_l_45
 (4 11)  (1310 299)  (1310 299)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_l_43
 (6 11)  (1312 299)  (1312 299)  routing T_25_18.sp4_v_t_37 <X> T_25_18.sp4_h_l_43
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE


LogicTile_26_18

 (6 6)  (1354 294)  (1354 294)  routing T_26_18.sp4_v_b_0 <X> T_26_18.sp4_v_t_38
 (9 6)  (1357 294)  (1357 294)  routing T_26_18.sp4_v_b_4 <X> T_26_18.sp4_h_l_41
 (5 7)  (1353 295)  (1353 295)  routing T_26_18.sp4_v_b_0 <X> T_26_18.sp4_v_t_38


LogicTile_29_18

 (3 3)  (1513 291)  (1513 291)  routing T_29_18.sp12_v_b_0 <X> T_29_18.sp12_h_l_23


LogicTile_2_17

 (19 5)  (91 277)  (91 277)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


RAM_Tile_8_17

 (14 0)  (410 272)  (410 272)  routing T_8_17.sp4_h_r_8 <X> T_8_17.lc_trk_g0_0
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (15 1)  (411 273)  (411 273)  routing T_8_17.sp4_h_r_8 <X> T_8_17.lc_trk_g0_0
 (16 1)  (412 273)  (412 273)  routing T_8_17.sp4_h_r_8 <X> T_8_17.lc_trk_g0_0
 (17 1)  (413 273)  (413 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 275)  (398 275)  routing T_8_17.lc_trk_g0_0 <X> T_8_17.wire_bram/ram/RCLK
 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (21 8)  (417 280)  (417 280)  routing T_8_17.sp4_v_b_27 <X> T_8_17.lc_trk_g2_3
 (22 8)  (418 280)  (418 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_27 lc_trk_g2_3
 (23 8)  (419 280)  (419 280)  routing T_8_17.sp4_v_b_27 <X> T_8_17.lc_trk_g2_3
 (28 8)  (424 280)  (424 280)  routing T_8_17.lc_trk_g2_3 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (39 8)  (435 280)  (435 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (426 281)  (426 281)  routing T_8_17.lc_trk_g2_3 <X> T_8_17.wire_bram/ram/WDATA_11
 (0 14)  (396 286)  (396 286)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 286)  (413 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 287)  (396 287)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g3_5 <X> T_8_17.wire_bram/ram/RE
 (18 15)  (414 287)  (414 287)  routing T_8_17.sp4_r_v_b_45 <X> T_8_17.lc_trk_g3_5


LogicTile_9_17

 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (438 275)  (438 275)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 3)  (440 275)  (440 275)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (0 4)  (438 276)  (438 276)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (1 4)  (439 276)  (439 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (453 276)  (453 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (16 4)  (454 276)  (454 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (17 4)  (455 276)  (455 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 276)  (456 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (1 5)  (439 277)  (439 277)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (18 5)  (456 277)  (456 277)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (15 6)  (453 278)  (453 278)  routing T_9_17.sp4_h_r_13 <X> T_9_17.lc_trk_g1_5
 (16 6)  (454 278)  (454 278)  routing T_9_17.sp4_h_r_13 <X> T_9_17.lc_trk_g1_5
 (17 6)  (455 278)  (455 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (456 278)  (456 278)  routing T_9_17.sp4_h_r_13 <X> T_9_17.lc_trk_g1_5
 (25 8)  (463 280)  (463 280)  routing T_9_17.sp4_h_r_34 <X> T_9_17.lc_trk_g2_2
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_h_r_34 <X> T_9_17.lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.sp4_h_r_34 <X> T_9_17.lc_trk_g2_2
 (15 10)  (453 282)  (453 282)  routing T_9_17.rgt_op_5 <X> T_9_17.lc_trk_g2_5
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (456 282)  (456 282)  routing T_9_17.rgt_op_5 <X> T_9_17.lc_trk_g2_5
 (31 12)  (469 284)  (469 284)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (37 12)  (475 284)  (475 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (39 12)  (477 284)  (477 284)  LC_6 Logic Functioning bit
 (45 12)  (483 284)  (483 284)  LC_6 Logic Functioning bit
 (36 13)  (474 285)  (474 285)  LC_6 Logic Functioning bit
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (38 13)  (476 285)  (476 285)  LC_6 Logic Functioning bit
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (438 287)  (438 287)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 287)  (439 287)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_7/s_r


LogicTile_10_17

 (21 0)  (513 272)  (513 272)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g0_3
 (22 0)  (514 272)  (514 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (517 272)  (517 272)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g0_2
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (523 273)  (523 273)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (0 2)  (492 274)  (492 274)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (2 3)  (494 275)  (494 275)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (44 3)  (536 275)  (536 275)  LC_1 Logic Functioning bit
 (0 4)  (492 276)  (492 276)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (1 4)  (493 276)  (493 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (506 276)  (506 276)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g1_0
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (1 5)  (493 277)  (493 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (44 5)  (536 277)  (536 277)  LC_2 Logic Functioning bit
 (14 6)  (506 278)  (506 278)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g1_4
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 278)  (516 278)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g1_7
 (25 6)  (517 278)  (517 278)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g1_6
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (37 6)  (529 278)  (529 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (39 6)  (531 278)  (531 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (513 279)  (513 279)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g1_7
 (22 7)  (514 279)  (514 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (516 279)  (516 279)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g1_6
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (44 7)  (536 279)  (536 279)  LC_3 Logic Functioning bit
 (14 8)  (506 280)  (506 280)  routing T_10_17.sp4_h_l_21 <X> T_10_17.lc_trk_g2_0
 (25 8)  (517 280)  (517 280)  routing T_10_17.sp4_h_r_42 <X> T_10_17.lc_trk_g2_2
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (15 9)  (507 281)  (507 281)  routing T_10_17.sp4_h_l_21 <X> T_10_17.lc_trk_g2_0
 (16 9)  (508 281)  (508 281)  routing T_10_17.sp4_h_l_21 <X> T_10_17.lc_trk_g2_0
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 281)  (515 281)  routing T_10_17.sp4_h_r_42 <X> T_10_17.lc_trk_g2_2
 (24 9)  (516 281)  (516 281)  routing T_10_17.sp4_h_r_42 <X> T_10_17.lc_trk_g2_2
 (25 9)  (517 281)  (517 281)  routing T_10_17.sp4_h_r_42 <X> T_10_17.lc_trk_g2_2
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (44 9)  (536 281)  (536 281)  LC_4 Logic Functioning bit
 (14 10)  (506 282)  (506 282)  routing T_10_17.sp4_h_r_36 <X> T_10_17.lc_trk_g2_4
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 282)  (525 282)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 282)  (526 282)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (37 10)  (529 282)  (529 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (39 10)  (531 282)  (531 282)  LC_5 Logic Functioning bit
 (45 10)  (537 282)  (537 282)  LC_5 Logic Functioning bit
 (15 11)  (507 283)  (507 283)  routing T_10_17.sp4_h_r_36 <X> T_10_17.lc_trk_g2_4
 (16 11)  (508 283)  (508 283)  routing T_10_17.sp4_h_r_36 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (38 11)  (530 283)  (530 283)  LC_5 Logic Functioning bit
 (39 11)  (531 283)  (531 283)  LC_5 Logic Functioning bit
 (44 11)  (536 283)  (536 283)  LC_5 Logic Functioning bit
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g3_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (37 12)  (529 284)  (529 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (37 13)  (529 285)  (529 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (48 13)  (540 285)  (540 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (492 286)  (492 286)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (493 287)  (493 287)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r


LogicTile_11_17

 (9 0)  (555 272)  (555 272)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_h_r_1
 (21 0)  (567 272)  (567 272)  routing T_11_17.bnr_op_3 <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (571 272)  (571 272)  routing T_11_17.bnr_op_2 <X> T_11_17.lc_trk_g0_2
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (21 1)  (567 273)  (567 273)  routing T_11_17.bnr_op_3 <X> T_11_17.lc_trk_g0_3
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (571 273)  (571 273)  routing T_11_17.bnr_op_2 <X> T_11_17.lc_trk_g0_2
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 273)  (580 273)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.input_2_0
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (8 2)  (554 274)  (554 274)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_h_l_36
 (9 2)  (555 274)  (555 274)  routing T_11_17.sp4_v_t_36 <X> T_11_17.sp4_h_l_36
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (564 274)  (564 274)  routing T_11_17.bnr_op_5 <X> T_11_17.lc_trk_g0_5
 (26 2)  (572 274)  (572 274)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (50 2)  (596 274)  (596 274)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (554 275)  (554 275)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_v_t_36
 (9 3)  (555 275)  (555 275)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_v_t_36
 (10 3)  (556 275)  (556 275)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_v_t_36
 (18 3)  (564 275)  (564 275)  routing T_11_17.bnr_op_5 <X> T_11_17.lc_trk_g0_5
 (19 3)  (565 275)  (565 275)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (564 276)  (564 276)  routing T_11_17.bnr_op_1 <X> T_11_17.lc_trk_g1_1
 (25 4)  (571 276)  (571 276)  routing T_11_17.wire_logic_cluster/lc_2/out <X> T_11_17.lc_trk_g1_2
 (27 4)  (573 276)  (573 276)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (41 4)  (587 276)  (587 276)  LC_2 Logic Functioning bit
 (42 4)  (588 276)  (588 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (18 5)  (564 277)  (564 277)  routing T_11_17.bnr_op_1 <X> T_11_17.lc_trk_g1_1
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 277)  (576 277)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 277)  (578 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (579 277)  (579 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_2
 (34 5)  (580 277)  (580 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_2
 (35 5)  (581 277)  (581 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.input_2_2
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (42 5)  (588 277)  (588 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (14 6)  (560 278)  (560 278)  routing T_11_17.bnr_op_4 <X> T_11_17.lc_trk_g1_4
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.bnr_op_5 <X> T_11_17.lc_trk_g1_5
 (21 6)  (567 278)  (567 278)  routing T_11_17.bnr_op_7 <X> T_11_17.lc_trk_g1_7
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (571 278)  (571 278)  routing T_11_17.bnr_op_6 <X> T_11_17.lc_trk_g1_6
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (14 7)  (560 279)  (560 279)  routing T_11_17.bnr_op_4 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (564 279)  (564 279)  routing T_11_17.bnr_op_5 <X> T_11_17.lc_trk_g1_5
 (21 7)  (567 279)  (567 279)  routing T_11_17.bnr_op_7 <X> T_11_17.lc_trk_g1_7
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 279)  (571 279)  routing T_11_17.bnr_op_6 <X> T_11_17.lc_trk_g1_6
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (8 8)  (554 280)  (554 280)  routing T_11_17.sp4_v_b_1 <X> T_11_17.sp4_h_r_7
 (9 8)  (555 280)  (555 280)  routing T_11_17.sp4_v_b_1 <X> T_11_17.sp4_h_r_7
 (10 8)  (556 280)  (556 280)  routing T_11_17.sp4_v_b_1 <X> T_11_17.sp4_h_r_7
 (14 8)  (560 280)  (560 280)  routing T_11_17.rgt_op_0 <X> T_11_17.lc_trk_g2_0
 (25 8)  (571 280)  (571 280)  routing T_11_17.rgt_op_2 <X> T_11_17.lc_trk_g2_2
 (15 9)  (561 281)  (561 281)  routing T_11_17.rgt_op_0 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 281)  (570 281)  routing T_11_17.rgt_op_2 <X> T_11_17.lc_trk_g2_2
 (9 10)  (555 282)  (555 282)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_h_l_42
 (10 10)  (556 282)  (556 282)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_h_l_42
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (8 11)  (554 283)  (554 283)  routing T_11_17.sp4_h_l_42 <X> T_11_17.sp4_v_t_42
 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (41 11)  (587 283)  (587 283)  LC_5 Logic Functioning bit
 (43 11)  (589 283)  (589 283)  LC_5 Logic Functioning bit
 (6 12)  (552 284)  (552 284)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_b_9
 (15 12)  (561 284)  (561 284)  routing T_11_17.rgt_op_1 <X> T_11_17.lc_trk_g3_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.rgt_op_1 <X> T_11_17.lc_trk_g3_1
 (21 12)  (567 284)  (567 284)  routing T_11_17.rgt_op_3 <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 284)  (570 284)  routing T_11_17.rgt_op_3 <X> T_11_17.lc_trk_g3_3
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (42 12)  (588 284)  (588 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (50 12)  (596 284)  (596 284)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (40 13)  (586 285)  (586 285)  LC_6 Logic Functioning bit
 (41 13)  (587 285)  (587 285)  LC_6 Logic Functioning bit
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (8 14)  (554 286)  (554 286)  routing T_11_17.sp4_v_t_47 <X> T_11_17.sp4_h_l_47
 (9 14)  (555 286)  (555 286)  routing T_11_17.sp4_v_t_47 <X> T_11_17.sp4_h_l_47
 (17 14)  (563 286)  (563 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 286)  (564 286)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g3_5
 (8 15)  (554 287)  (554 287)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_47
 (9 15)  (555 287)  (555 287)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_47
 (10 15)  (556 287)  (556 287)  routing T_11_17.sp4_h_r_4 <X> T_11_17.sp4_v_t_47


LogicTile_12_17

 (14 0)  (614 272)  (614 272)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (42 0)  (642 272)  (642 272)  LC_0 Logic Functioning bit
 (44 0)  (644 272)  (644 272)  LC_0 Logic Functioning bit
 (45 0)  (645 272)  (645 272)  LC_0 Logic Functioning bit
 (10 1)  (610 273)  (610 273)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_v_b_1
 (15 1)  (615 273)  (615 273)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (16 1)  (616 273)  (616 273)  routing T_12_17.sp4_h_r_8 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (49 1)  (649 273)  (649 273)  Carry_In_Mux bit 

 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (4 2)  (604 274)  (604 274)  routing T_12_17.sp4_v_b_0 <X> T_12_17.sp4_v_t_37
 (5 2)  (605 274)  (605 274)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_l_37
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (41 2)  (641 274)  (641 274)  LC_1 Logic Functioning bit
 (42 2)  (642 274)  (642 274)  LC_1 Logic Functioning bit
 (44 2)  (644 274)  (644 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (2 3)  (602 275)  (602 275)  routing T_12_17.lc_trk_g0_0 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (6 3)  (606 275)  (606 275)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_l_37
 (14 3)  (614 275)  (614 275)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp4_h_r_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (41 3)  (641 275)  (641 275)  LC_1 Logic Functioning bit
 (42 3)  (642 275)  (642 275)  LC_1 Logic Functioning bit
 (0 4)  (600 276)  (600 276)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 4)  (601 276)  (601 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (608 276)  (608 276)  routing T_12_17.sp4_v_b_10 <X> T_12_17.sp4_h_r_4
 (9 4)  (609 276)  (609 276)  routing T_12_17.sp4_v_b_10 <X> T_12_17.sp4_h_r_4
 (10 4)  (610 276)  (610 276)  routing T_12_17.sp4_v_b_10 <X> T_12_17.sp4_h_r_4
 (12 4)  (612 276)  (612 276)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_h_r_5
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 276)  (625 276)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g1_2
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (44 4)  (644 276)  (644 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (0 5)  (600 277)  (600 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 5)  (601 277)  (601 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (8 6)  (608 278)  (608 278)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_h_l_41
 (10 6)  (610 278)  (610 278)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_h_l_41
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (39 6)  (639 278)  (639 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (41 7)  (641 279)  (641 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (11 11)  (611 283)  (611 283)  routing T_12_17.sp4_h_r_8 <X> T_12_17.sp4_h_l_45
 (14 12)  (614 284)  (614 284)  routing T_12_17.wire_logic_cluster/lc_0/out <X> T_12_17.lc_trk_g3_0
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g3_1
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (621 285)  (621 285)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 287)  (601 287)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r


LogicTile_13_17

 (14 0)  (668 272)  (668 272)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g0_3
 (14 1)  (668 273)  (668 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (15 1)  (669 273)  (669 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (675 273)  (675 273)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g0_3
 (0 2)  (654 274)  (654 274)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (668 274)  (668 274)  routing T_13_17.sp4_h_l_9 <X> T_13_17.lc_trk_g0_4
 (21 2)  (675 274)  (675 274)  routing T_13_17.sp4_v_b_7 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (677 274)  (677 274)  routing T_13_17.sp4_v_b_7 <X> T_13_17.lc_trk_g0_7
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 274)  (689 274)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.input_2_1
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (42 2)  (696 274)  (696 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (52 2)  (706 274)  (706 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (2 3)  (656 275)  (656 275)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (14 3)  (668 275)  (668 275)  routing T_13_17.sp4_h_l_9 <X> T_13_17.lc_trk_g0_4
 (15 3)  (669 275)  (669 275)  routing T_13_17.sp4_h_l_9 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_h_l_9 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (687 275)  (687 275)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.input_2_1
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (14 4)  (668 276)  (668 276)  routing T_13_17.sp4_v_b_8 <X> T_13_17.lc_trk_g1_0
 (8 5)  (662 277)  (662 277)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_v_b_4
 (10 5)  (664 277)  (664 277)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_v_b_4
 (14 5)  (668 277)  (668 277)  routing T_13_17.sp4_v_b_8 <X> T_13_17.lc_trk_g1_0
 (16 5)  (670 277)  (670 277)  routing T_13_17.sp4_v_b_8 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (15 6)  (669 278)  (669 278)  routing T_13_17.sp4_v_b_21 <X> T_13_17.lc_trk_g1_5
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_v_b_21 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (46 6)  (700 278)  (700 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (9 7)  (663 279)  (663 279)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_v_t_41
 (10 7)  (664 279)  (664 279)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_v_t_41
 (14 7)  (668 279)  (668 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g1_4
 (15 7)  (669 279)  (669 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g1_4
 (16 7)  (670 279)  (670 279)  routing T_13_17.sp4_h_r_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_3
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (14 8)  (668 280)  (668 280)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g2_0
 (16 9)  (670 281)  (670 281)  routing T_13_17.sp4_v_b_24 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.tnl_op_2 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.tnl_op_2 <X> T_13_17.lc_trk_g2_2
 (13 10)  (667 282)  (667 282)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_v_t_45
 (15 10)  (669 282)  (669 282)  routing T_13_17.tnr_op_5 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 282)  (677 282)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g2_7
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (42 10)  (696 282)  (696 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (51 10)  (705 282)  (705 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (669 283)  (669 283)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g2_4
 (16 11)  (670 283)  (670 283)  routing T_13_17.sp4_v_t_33 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (675 283)  (675 283)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g2_7
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 283)  (677 283)  routing T_13_17.sp4_h_r_30 <X> T_13_17.lc_trk_g2_6
 (24 11)  (678 283)  (678 283)  routing T_13_17.sp4_h_r_30 <X> T_13_17.lc_trk_g2_6
 (25 11)  (679 283)  (679 283)  routing T_13_17.sp4_h_r_30 <X> T_13_17.lc_trk_g2_6
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_5
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (16 12)  (670 284)  (670 284)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g3_3
 (25 12)  (679 284)  (679 284)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g3_2
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 284)  (689 284)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_6
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (42 12)  (696 284)  (696 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (46 12)  (700 284)  (700 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (669 285)  (669 285)  routing T_13_17.sp4_v_t_29 <X> T_13_17.lc_trk_g3_0
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_v_t_29 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (672 285)  (672 285)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (21 13)  (675 285)  (675 285)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g3_3
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (677 285)  (677 285)  routing T_13_17.sp4_v_b_26 <X> T_13_17.lc_trk_g3_2
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (687 285)  (687 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_6
 (34 13)  (688 285)  (688 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_6
 (35 13)  (689 285)  (689 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.input_2_6
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (53 13)  (707 285)  (707 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (668 286)  (668 286)  routing T_13_17.sp12_v_t_3 <X> T_13_17.lc_trk_g3_4
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 286)  (677 286)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g3_7
 (25 14)  (679 286)  (679 286)  routing T_13_17.sp4_v_b_38 <X> T_13_17.lc_trk_g3_6
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (14 15)  (668 287)  (668 287)  routing T_13_17.sp12_v_t_3 <X> T_13_17.lc_trk_g3_4
 (15 15)  (669 287)  (669 287)  routing T_13_17.sp12_v_t_3 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (675 287)  (675 287)  routing T_13_17.sp4_h_r_31 <X> T_13_17.lc_trk_g3_7
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 287)  (677 287)  routing T_13_17.sp4_v_b_38 <X> T_13_17.lc_trk_g3_6
 (25 15)  (679 287)  (679 287)  routing T_13_17.sp4_v_b_38 <X> T_13_17.lc_trk_g3_6
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (687 287)  (687 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_7
 (34 15)  (688 287)  (688 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_7
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (53 15)  (707 287)  (707 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_17

 (25 0)  (733 272)  (733 272)  routing T_14_17.sp4_h_r_10 <X> T_14_17.lc_trk_g0_2
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 273)  (731 273)  routing T_14_17.sp4_h_r_10 <X> T_14_17.lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.sp4_h_r_10 <X> T_14_17.lc_trk_g0_2
 (0 2)  (708 274)  (708 274)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (710 275)  (710 275)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (711 276)  (711 276)  routing T_14_17.sp12_v_b_0 <X> T_14_17.sp12_h_r_0
 (1 5)  (709 277)  (709 277)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (3 5)  (711 277)  (711 277)  routing T_14_17.sp12_v_b_0 <X> T_14_17.sp12_h_r_0
 (3 6)  (711 278)  (711 278)  routing T_14_17.sp12_v_b_0 <X> T_14_17.sp12_v_t_23
 (6 6)  (714 278)  (714 278)  routing T_14_17.sp4_h_l_47 <X> T_14_17.sp4_v_t_38
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 278)  (731 278)  routing T_14_17.sp4_v_b_23 <X> T_14_17.lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.sp4_v_b_23 <X> T_14_17.lc_trk_g1_7
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (48 7)  (756 279)  (756 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (722 280)  (722 280)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g2_0
 (21 8)  (729 280)  (729 280)  routing T_14_17.sp4_h_r_35 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (731 280)  (731 280)  routing T_14_17.sp4_h_r_35 <X> T_14_17.lc_trk_g2_3
 (24 8)  (732 280)  (732 280)  routing T_14_17.sp4_h_r_35 <X> T_14_17.lc_trk_g2_3
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_h_l_21 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (14 10)  (722 282)  (722 282)  routing T_14_17.sp4_h_r_36 <X> T_14_17.lc_trk_g2_4
 (15 11)  (723 283)  (723 283)  routing T_14_17.sp4_h_r_36 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_h_r_36 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (8 12)  (716 284)  (716 284)  routing T_14_17.sp4_h_l_47 <X> T_14_17.sp4_h_r_10
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (0 14)  (708 286)  (708 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (716 286)  (716 286)  routing T_14_17.sp4_v_t_41 <X> T_14_17.sp4_h_l_47
 (9 14)  (717 286)  (717 286)  routing T_14_17.sp4_v_t_41 <X> T_14_17.sp4_h_l_47
 (10 14)  (718 286)  (718 286)  routing T_14_17.sp4_v_t_41 <X> T_14_17.sp4_h_l_47
 (13 14)  (721 286)  (721 286)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_46
 (1 15)  (709 287)  (709 287)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (12 15)  (720 287)  (720 287)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_t_46


LogicTile_15_17

 (8 0)  (770 272)  (770 272)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_h_r_1
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (44 0)  (806 272)  (806 272)  LC_0 Logic Functioning bit
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 273)  (787 273)  routing T_15_17.sp4_r_v_b_33 <X> T_15_17.lc_trk_g0_2
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 273)  (795 273)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.input_2_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (51 1)  (813 273)  (813 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (44 2)  (806 274)  (806 274)  LC_1 Logic Functioning bit
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (51 3)  (813 275)  (813 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (765 276)  (765 276)  routing T_15_17.sp12_v_t_23 <X> T_15_17.sp12_h_r_0
 (9 4)  (771 276)  (771 276)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_h_r_4
 (10 4)  (772 276)  (772 276)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_h_r_4
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (44 4)  (806 276)  (806 276)  LC_2 Logic Functioning bit
 (13 5)  (775 277)  (775 277)  routing T_15_17.sp4_v_t_37 <X> T_15_17.sp4_h_r_5
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (48 5)  (810 277)  (810 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (44 6)  (806 278)  (806 278)  LC_3 Logic Functioning bit
 (46 6)  (808 278)  (808 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (10 8)  (772 280)  (772 280)  routing T_15_17.sp4_v_t_39 <X> T_15_17.sp4_h_r_7
 (14 8)  (776 280)  (776 280)  routing T_15_17.bnl_op_0 <X> T_15_17.lc_trk_g2_0
 (15 8)  (777 280)  (777 280)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (44 8)  (806 280)  (806 280)  LC_4 Logic Functioning bit
 (14 9)  (776 281)  (776 281)  routing T_15_17.bnl_op_0 <X> T_15_17.lc_trk_g2_0
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (780 281)  (780 281)  routing T_15_17.tnl_op_1 <X> T_15_17.lc_trk_g2_1
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 281)  (795 281)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.input_2_4
 (34 9)  (796 281)  (796 281)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.input_2_4
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (5 10)  (767 282)  (767 282)  routing T_15_17.sp4_v_t_37 <X> T_15_17.sp4_h_l_43
 (15 10)  (777 282)  (777 282)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g2_5
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (44 10)  (806 282)  (806 282)  LC_5 Logic Functioning bit
 (4 11)  (766 283)  (766 283)  routing T_15_17.sp4_v_t_37 <X> T_15_17.sp4_h_l_43
 (6 11)  (768 283)  (768 283)  routing T_15_17.sp4_v_t_37 <X> T_15_17.sp4_h_l_43
 (14 11)  (776 283)  (776 283)  routing T_15_17.tnl_op_4 <X> T_15_17.lc_trk_g2_4
 (15 11)  (777 283)  (777 283)  routing T_15_17.tnl_op_4 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (780 283)  (780 283)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g2_5
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.tnr_op_6 <X> T_15_17.lc_trk_g2_6
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (53 11)  (815 283)  (815 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (9 12)  (771 284)  (771 284)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_h_r_10
 (10 12)  (772 284)  (772 284)  routing T_15_17.sp4_h_l_42 <X> T_15_17.sp4_h_r_10
 (15 12)  (777 284)  (777 284)  routing T_15_17.tnr_op_1 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (44 12)  (806 284)  (806 284)  LC_6 Logic Functioning bit
 (46 12)  (808 284)  (808 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 286)  (786 286)  routing T_15_17.tnl_op_7 <X> T_15_17.lc_trk_g3_7
 (25 14)  (787 286)  (787 286)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g3_6
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (44 14)  (806 286)  (806 286)  LC_7 Logic Functioning bit
 (19 15)  (781 287)  (781 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (783 287)  (783 287)  routing T_15_17.tnl_op_7 <X> T_15_17.lc_trk_g3_7
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 287)  (785 287)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g3_6
 (25 15)  (787 287)  (787 287)  routing T_15_17.sp4_h_r_46 <X> T_15_17.lc_trk_g3_6
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (48 15)  (810 287)  (810 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_17

 (0 2)  (816 274)  (816 274)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (830 274)  (830 274)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g0_4
 (2 3)  (818 275)  (818 275)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (15 3)  (831 275)  (831 275)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g0_4
 (16 3)  (832 275)  (832 275)  routing T_16_17.sp4_h_l_1 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.top_op_6 <X> T_16_17.lc_trk_g0_6
 (25 3)  (841 275)  (841 275)  routing T_16_17.top_op_6 <X> T_16_17.lc_trk_g0_6
 (0 4)  (816 276)  (816 276)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (824 276)  (824 276)  routing T_16_17.sp4_h_l_45 <X> T_16_17.sp4_h_r_4
 (10 4)  (826 276)  (826 276)  routing T_16_17.sp4_h_l_45 <X> T_16_17.sp4_h_r_4
 (25 4)  (841 276)  (841 276)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (9 5)  (825 277)  (825 277)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_v_b_4
 (10 5)  (826 277)  (826 277)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_v_b_4
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 277)  (839 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (24 5)  (840 277)  (840 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (25 5)  (841 277)  (841 277)  routing T_16_17.sp4_h_l_7 <X> T_16_17.lc_trk_g1_2
 (2 8)  (818 280)  (818 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (6 8)  (822 280)  (822 280)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_v_b_6
 (12 8)  (828 280)  (828 280)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_h_r_8
 (13 8)  (829 280)  (829 280)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_v_b_8
 (14 8)  (830 280)  (830 280)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g2_0
 (25 8)  (841 280)  (841 280)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (5 9)  (821 281)  (821 281)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_v_b_6
 (14 9)  (830 281)  (830 281)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g2_0
 (16 9)  (832 281)  (832 281)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g2_2
 (12 10)  (828 282)  (828 282)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_h_l_45
 (31 10)  (847 282)  (847 282)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (11 11)  (827 283)  (827 283)  routing T_16_17.sp4_v_t_45 <X> T_16_17.sp4_h_l_45
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (52 13)  (868 285)  (868 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 286)  (821 286)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44
 (1 15)  (817 287)  (817 287)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 287)  (820 287)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44
 (6 15)  (822 287)  (822 287)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44


LogicTile_17_17

 (14 0)  (888 272)  (888 272)  routing T_17_17.sp4_v_b_8 <X> T_17_17.lc_trk_g0_0
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (14 1)  (888 273)  (888 273)  routing T_17_17.sp4_v_b_8 <X> T_17_17.lc_trk_g0_0
 (16 1)  (890 273)  (890 273)  routing T_17_17.sp4_v_b_8 <X> T_17_17.lc_trk_g0_0
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 273)  (897 273)  routing T_17_17.sp4_v_b_18 <X> T_17_17.lc_trk_g0_2
 (24 1)  (898 273)  (898 273)  routing T_17_17.sp4_v_b_18 <X> T_17_17.lc_trk_g0_2
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (44 1)  (918 273)  (918 273)  LC_0 Logic Functioning bit
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (888 274)  (888 274)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g0_4
 (0 3)  (874 275)  (874 275)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 3)  (876 275)  (876 275)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (888 276)  (888 276)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g1_0
 (15 4)  (889 276)  (889 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (16 4)  (890 276)  (890 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 276)  (892 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (1 5)  (875 277)  (875 277)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (892 277)  (892 277)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (31 6)  (905 278)  (905 278)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (44 7)  (918 279)  (918 279)  LC_3 Logic Functioning bit
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 280)  (910 280)  LC_4 Logic Functioning bit
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (37 9)  (911 281)  (911 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (39 9)  (913 281)  (913 281)  LC_4 Logic Functioning bit
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 282)  (892 282)  routing T_17_17.wire_logic_cluster/lc_5/out <X> T_17_17.lc_trk_g2_5
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (41 10)  (915 282)  (915 282)  LC_5 Logic Functioning bit
 (43 10)  (917 282)  (917 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (14 11)  (888 283)  (888 283)  routing T_17_17.sp4_h_l_17 <X> T_17_17.lc_trk_g2_4
 (15 11)  (889 283)  (889 283)  routing T_17_17.sp4_h_l_17 <X> T_17_17.lc_trk_g2_4
 (16 11)  (890 283)  (890 283)  routing T_17_17.sp4_h_l_17 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (38 11)  (912 283)  (912 283)  LC_5 Logic Functioning bit
 (41 11)  (915 283)  (915 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (44 11)  (918 283)  (918 283)  LC_5 Logic Functioning bit
 (21 12)  (895 284)  (895 284)  routing T_17_17.bnl_op_3 <X> T_17_17.lc_trk_g3_3
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (895 285)  (895 285)  routing T_17_17.bnl_op_3 <X> T_17_17.lc_trk_g3_3
 (0 14)  (874 286)  (874 286)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (37 14)  (911 286)  (911 286)  LC_7 Logic Functioning bit
 (38 14)  (912 286)  (912 286)  LC_7 Logic Functioning bit
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (1 15)  (875 287)  (875 287)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 287)  (910 287)  LC_7 Logic Functioning bit
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (38 15)  (912 287)  (912 287)  LC_7 Logic Functioning bit
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit
 (44 15)  (918 287)  (918 287)  LC_7 Logic Functioning bit
 (52 15)  (926 287)  (926 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_18_17

 (0 2)  (928 274)  (928 274)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (930 275)  (930 275)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (0 4)  (928 276)  (928 276)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (949 276)  (949 276)  routing T_18_17.lft_op_3 <X> T_18_17.lc_trk_g1_3
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 276)  (952 276)  routing T_18_17.lft_op_3 <X> T_18_17.lc_trk_g1_3
 (1 5)  (929 277)  (929 277)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (5 7)  (933 279)  (933 279)  routing T_18_17.sp4_h_l_38 <X> T_18_17.sp4_v_t_38
 (10 8)  (938 280)  (938 280)  routing T_18_17.sp4_v_t_39 <X> T_18_17.sp4_h_r_7
 (14 8)  (942 280)  (942 280)  routing T_18_17.sp4_h_l_21 <X> T_18_17.lc_trk_g2_0
 (31 8)  (959 280)  (959 280)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 280)  (961 280)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (37 8)  (965 280)  (965 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (39 8)  (967 280)  (967 280)  LC_4 Logic Functioning bit
 (45 8)  (973 280)  (973 280)  LC_4 Logic Functioning bit
 (51 8)  (979 280)  (979 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (943 281)  (943 281)  routing T_18_17.sp4_h_l_21 <X> T_18_17.lc_trk_g2_0
 (16 9)  (944 281)  (944 281)  routing T_18_17.sp4_h_l_21 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (953 281)  (953 281)  routing T_18_17.sp4_r_v_b_34 <X> T_18_17.lc_trk_g2_2
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (14 10)  (942 282)  (942 282)  routing T_18_17.sp4_h_r_36 <X> T_18_17.lc_trk_g2_4
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 282)  (946 282)  routing T_18_17.wire_logic_cluster/lc_5/out <X> T_18_17.lc_trk_g2_5
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 282)  (962 282)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 282)  (964 282)  LC_5 Logic Functioning bit
 (37 10)  (965 282)  (965 282)  LC_5 Logic Functioning bit
 (38 10)  (966 282)  (966 282)  LC_5 Logic Functioning bit
 (39 10)  (967 282)  (967 282)  LC_5 Logic Functioning bit
 (45 10)  (973 282)  (973 282)  LC_5 Logic Functioning bit
 (15 11)  (943 283)  (943 283)  routing T_18_17.sp4_h_r_36 <X> T_18_17.lc_trk_g2_4
 (16 11)  (944 283)  (944 283)  routing T_18_17.sp4_h_r_36 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (31 11)  (959 283)  (959 283)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (37 11)  (965 283)  (965 283)  LC_5 Logic Functioning bit
 (38 11)  (966 283)  (966 283)  LC_5 Logic Functioning bit
 (39 11)  (967 283)  (967 283)  LC_5 Logic Functioning bit
 (44 11)  (972 283)  (972 283)  LC_5 Logic Functioning bit
 (10 13)  (938 285)  (938 285)  routing T_18_17.sp4_h_r_5 <X> T_18_17.sp4_v_b_10
 (0 14)  (928 286)  (928 286)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 287)  (929 287)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r


LogicTile_19_17

 (12 0)  (994 272)  (994 272)  routing T_19_17.sp4_v_b_2 <X> T_19_17.sp4_h_r_2
 (25 0)  (1007 272)  (1007 272)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (31 0)  (1013 272)  (1013 272)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 272)  (1015 272)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (37 0)  (1019 272)  (1019 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (39 0)  (1021 272)  (1021 272)  LC_0 Logic Functioning bit
 (45 0)  (1027 272)  (1027 272)  LC_0 Logic Functioning bit
 (46 0)  (1028 272)  (1028 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (993 273)  (993 273)  routing T_19_17.sp4_v_b_2 <X> T_19_17.sp4_h_r_2
 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1005 273)  (1005 273)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (24 1)  (1006 273)  (1006 273)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (25 1)  (1007 273)  (1007 273)  routing T_19_17.sp4_h_l_7 <X> T_19_17.lc_trk_g0_2
 (36 1)  (1018 273)  (1018 273)  LC_0 Logic Functioning bit
 (37 1)  (1019 273)  (1019 273)  LC_0 Logic Functioning bit
 (38 1)  (1020 273)  (1020 273)  LC_0 Logic Functioning bit
 (39 1)  (1021 273)  (1021 273)  LC_0 Logic Functioning bit
 (0 2)  (982 274)  (982 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (11 2)  (993 274)  (993 274)  routing T_19_17.sp4_h_l_44 <X> T_19_17.sp4_v_t_39
 (14 2)  (996 274)  (996 274)  routing T_19_17.sp4_v_b_4 <X> T_19_17.lc_trk_g0_4
 (0 3)  (982 275)  (982 275)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 3)  (984 275)  (984 275)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (16 3)  (998 275)  (998 275)  routing T_19_17.sp4_v_b_4 <X> T_19_17.lc_trk_g0_4
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (13 4)  (995 276)  (995 276)  routing T_19_17.sp4_h_l_40 <X> T_19_17.sp4_v_b_5
 (1 5)  (983 277)  (983 277)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (8 5)  (990 277)  (990 277)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_v_b_4
 (9 5)  (991 277)  (991 277)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_v_b_4
 (10 5)  (992 277)  (992 277)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_v_b_4
 (12 5)  (994 277)  (994 277)  routing T_19_17.sp4_h_l_40 <X> T_19_17.sp4_v_b_5
 (12 7)  (994 279)  (994 279)  routing T_19_17.sp4_h_l_40 <X> T_19_17.sp4_v_t_40
 (4 10)  (986 282)  (986 282)  routing T_19_17.sp4_h_r_0 <X> T_19_17.sp4_v_t_43
 (6 10)  (988 282)  (988 282)  routing T_19_17.sp4_h_r_0 <X> T_19_17.sp4_v_t_43
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 282)  (1000 282)  routing T_19_17.wire_logic_cluster/lc_5/out <X> T_19_17.lc_trk_g2_5
 (31 10)  (1013 282)  (1013 282)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 282)  (1015 282)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (37 10)  (1019 282)  (1019 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (39 10)  (1021 282)  (1021 282)  LC_5 Logic Functioning bit
 (45 10)  (1027 282)  (1027 282)  LC_5 Logic Functioning bit
 (5 11)  (987 283)  (987 283)  routing T_19_17.sp4_h_r_0 <X> T_19_17.sp4_v_t_43
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (38 11)  (1020 283)  (1020 283)  LC_5 Logic Functioning bit
 (39 11)  (1021 283)  (1021 283)  LC_5 Logic Functioning bit
 (44 11)  (1026 283)  (1026 283)  LC_5 Logic Functioning bit
 (15 12)  (997 284)  (997 284)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g3_1
 (16 12)  (998 284)  (998 284)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g3_1
 (18 13)  (1000 285)  (1000 285)  routing T_19_17.sp4_h_r_41 <X> T_19_17.lc_trk_g3_1
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (983 287)  (983 287)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r


LogicTile_20_17

 (14 3)  (1050 275)  (1050 275)  routing T_20_17.sp4_r_v_b_28 <X> T_20_17.lc_trk_g0_4
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1059 276)  (1059 276)  routing T_20_17.sp12_h_r_11 <X> T_20_17.lc_trk_g1_3
 (8 5)  (1044 277)  (1044 277)  routing T_20_17.sp4_h_l_41 <X> T_20_17.sp4_v_b_4
 (9 5)  (1045 277)  (1045 277)  routing T_20_17.sp4_h_l_41 <X> T_20_17.sp4_v_b_4
 (22 10)  (1058 282)  (1058 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1059 282)  (1059 282)  routing T_20_17.sp12_v_t_12 <X> T_20_17.lc_trk_g2_7
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 282)  (1066 282)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 282)  (1070 282)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 282)  (1071 282)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_5
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (41 10)  (1077 282)  (1077 282)  LC_5 Logic Functioning bit
 (43 10)  (1079 282)  (1079 282)  LC_5 Logic Functioning bit
 (26 11)  (1062 283)  (1062 283)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 283)  (1063 283)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 283)  (1064 283)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 283)  (1067 283)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 283)  (1068 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1069 283)  (1069 283)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_5
 (35 11)  (1071 283)  (1071 283)  routing T_20_17.lc_trk_g2_7 <X> T_20_17.input_2_5
 (36 11)  (1072 283)  (1072 283)  LC_5 Logic Functioning bit
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (39 11)  (1075 283)  (1075 283)  LC_5 Logic Functioning bit
 (25 12)  (1061 284)  (1061 284)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g3_2
 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1059 285)  (1059 285)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g3_2
 (24 13)  (1060 285)  (1060 285)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g3_2
 (25 13)  (1061 285)  (1061 285)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g3_2


LogicTile_21_17

 (11 4)  (1101 276)  (1101 276)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_v_b_5
 (12 5)  (1102 277)  (1102 277)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_v_b_5
 (8 10)  (1098 282)  (1098 282)  routing T_21_17.sp4_h_r_11 <X> T_21_17.sp4_h_l_42
 (10 10)  (1100 282)  (1100 282)  routing T_21_17.sp4_h_r_11 <X> T_21_17.sp4_h_l_42


LogicTile_23_17

 (6 3)  (1204 275)  (1204 275)  routing T_23_17.sp4_h_r_0 <X> T_23_17.sp4_h_l_37
 (12 4)  (1210 276)  (1210 276)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_h_r_5
 (13 5)  (1211 277)  (1211 277)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_h_r_5


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (1306 275)  (1306 275)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.wire_bram/ram/RCLK
 (2 3)  (1308 275)  (1308 275)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.wire_bram/ram/RCLK
 (3 3)  (1309 275)  (1309 275)  routing T_25_17.sp12_v_b_0 <X> T_25_17.sp12_h_l_23
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.wire_bram/ram/WDATA_11
 (37 9)  (1343 281)  (1343 281)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (15 10)  (1321 282)  (1321 282)  routing T_25_17.sp4_h_r_29 <X> T_25_17.lc_trk_g2_5
 (16 10)  (1322 282)  (1322 282)  routing T_25_17.sp4_h_r_29 <X> T_25_17.lc_trk_g2_5
 (17 10)  (1323 282)  (1323 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_29 lc_trk_g2_5
 (8 11)  (1314 283)  (1314 283)  routing T_25_17.sp4_v_b_4 <X> T_25_17.sp4_v_t_42
 (10 11)  (1316 283)  (1316 283)  routing T_25_17.sp4_v_b_4 <X> T_25_17.sp4_v_t_42
 (14 11)  (1320 283)  (1320 283)  routing T_25_17.sp4_r_v_b_36 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1324 283)  (1324 283)  routing T_25_17.sp4_h_r_29 <X> T_25_17.lc_trk_g2_5
 (16 12)  (1322 284)  (1322 284)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g3_1
 (17 12)  (1323 284)  (1323 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (1324 284)  (1324 284)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g3_1
 (18 13)  (1324 285)  (1324 285)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g3_1
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (12 14)  (1318 286)  (1318 286)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_46
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (11 15)  (1317 287)  (1317 287)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_46
 (13 15)  (1319 287)  (1319 287)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_46


LogicTile_26_17

 (3 7)  (1351 279)  (1351 279)  routing T_26_17.sp12_h_l_23 <X> T_26_17.sp12_v_t_23


IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g0_6 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g0_6 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (4 6)  (13 262)  (13 262)  routing T_0_16.span4_vert_b_14 <X> T_0_16.lc_trk_g0_6
 (5 7)  (12 263)  (12 263)  routing T_0_16.span4_vert_b_14 <X> T_0_16.lc_trk_g0_6
 (7 7)  (10 263)  (10 263)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (13 13)  (4 269)  (4 269)  routing T_0_16.span4_horz_19 <X> T_0_16.span4_vert_b_3
 (14 13)  (3 269)  (3 269)  routing T_0_16.span4_horz_19 <X> T_0_16.span4_vert_b_3


LogicTile_3_16

 (6 11)  (132 267)  (132 267)  routing T_3_16.sp4_h_r_6 <X> T_3_16.sp4_h_l_43


LogicTile_6_16

 (4 6)  (292 262)  (292 262)  routing T_6_16.sp4_v_b_3 <X> T_6_16.sp4_v_t_38


LogicTile_7_16

 (4 11)  (346 267)  (346 267)  routing T_7_16.sp4_h_r_10 <X> T_7_16.sp4_h_l_43
 (6 11)  (348 267)  (348 267)  routing T_7_16.sp4_h_r_10 <X> T_7_16.sp4_h_l_43


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 258)  (396 258)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (407 258)  (407 258)  routing T_8_16.sp4_v_b_11 <X> T_8_16.sp4_v_t_39
 (14 2)  (410 258)  (410 258)  routing T_8_16.sp4_v_b_4 <X> T_8_16.lc_trk_g0_4
 (0 3)  (396 259)  (396 259)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_bram/ram/WCLK
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (12 3)  (408 259)  (408 259)  routing T_8_16.sp4_v_b_11 <X> T_8_16.sp4_v_t_39
 (16 3)  (412 259)  (412 259)  routing T_8_16.sp4_v_b_4 <X> T_8_16.lc_trk_g0_4
 (17 3)  (413 259)  (413 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (9 4)  (405 260)  (405 260)  routing T_8_16.sp4_v_t_41 <X> T_8_16.sp4_h_r_4
 (7 5)  (403 261)  (403 261)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (12 5)  (408 261)  (408 261)  routing T_8_16.sp4_h_r_5 <X> T_8_16.sp4_v_b_5
 (22 5)  (418 261)  (418 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (419 261)  (419 261)  routing T_8_16.sp4_h_r_2 <X> T_8_16.lc_trk_g1_2
 (24 5)  (420 261)  (420 261)  routing T_8_16.sp4_h_r_2 <X> T_8_16.lc_trk_g1_2
 (25 5)  (421 261)  (421 261)  routing T_8_16.sp4_h_r_2 <X> T_8_16.lc_trk_g1_2
 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 263)  (403 263)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (423 264)  (423 264)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.wire_bram/ram/WDATA_3
 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (426 265)  (426 265)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.wire_bram/ram/WDATA_3
 (11 10)  (407 266)  (407 266)  routing T_8_16.sp4_h_r_2 <X> T_8_16.sp4_v_t_45
 (13 10)  (409 266)  (409 266)  routing T_8_16.sp4_h_r_2 <X> T_8_16.sp4_v_t_45
 (12 11)  (408 267)  (408 267)  routing T_8_16.sp4_h_r_2 <X> T_8_16.sp4_v_t_45
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g0_4 <X> T_8_16.wire_bram/ram/WE


LogicTile_9_16

 (14 0)  (452 256)  (452 256)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (14 1)  (452 257)  (452 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (15 1)  (453 257)  (453 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (16 1)  (454 257)  (454 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (440 259)  (440 259)  routing T_9_16.lc_trk_g0_0 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (15 3)  (453 259)  (453 259)  routing T_9_16.bot_op_4 <X> T_9_16.lc_trk_g0_4
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (15 4)  (453 260)  (453 260)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (16 4)  (454 260)  (454 260)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (17 4)  (455 260)  (455 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 260)  (456 260)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (25 4)  (463 260)  (463 260)  routing T_9_16.sp4_h_r_10 <X> T_9_16.lc_trk_g1_2
 (26 4)  (464 260)  (464 260)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 260)  (465 260)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 260)  (469 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 260)  (471 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (41 4)  (479 260)  (479 260)  LC_2 Logic Functioning bit
 (42 4)  (480 260)  (480 260)  LC_2 Logic Functioning bit
 (43 4)  (481 260)  (481 260)  LC_2 Logic Functioning bit
 (18 5)  (456 261)  (456 261)  routing T_9_16.sp4_h_l_4 <X> T_9_16.lc_trk_g1_1
 (22 5)  (460 261)  (460 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (461 261)  (461 261)  routing T_9_16.sp4_h_r_10 <X> T_9_16.lc_trk_g1_2
 (24 5)  (462 261)  (462 261)  routing T_9_16.sp4_h_r_10 <X> T_9_16.lc_trk_g1_2
 (27 5)  (465 261)  (465 261)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 261)  (468 261)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 261)  (469 261)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 261)  (470 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (472 261)  (472 261)  routing T_9_16.lc_trk_g1_1 <X> T_9_16.input_2_2
 (37 5)  (475 261)  (475 261)  LC_2 Logic Functioning bit
 (39 5)  (477 261)  (477 261)  LC_2 Logic Functioning bit
 (43 5)  (481 261)  (481 261)  LC_2 Logic Functioning bit
 (6 6)  (444 262)  (444 262)  routing T_9_16.sp4_v_b_0 <X> T_9_16.sp4_v_t_38
 (15 6)  (453 262)  (453 262)  routing T_9_16.bot_op_5 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (28 6)  (466 262)  (466 262)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 262)  (469 262)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (37 6)  (475 262)  (475 262)  LC_3 Logic Functioning bit
 (38 6)  (476 262)  (476 262)  LC_3 Logic Functioning bit
 (42 6)  (480 262)  (480 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (46 6)  (484 262)  (484 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (488 262)  (488 262)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (443 263)  (443 263)  routing T_9_16.sp4_v_b_0 <X> T_9_16.sp4_v_t_38
 (8 7)  (446 263)  (446 263)  routing T_9_16.sp4_h_r_4 <X> T_9_16.sp4_v_t_41
 (9 7)  (447 263)  (447 263)  routing T_9_16.sp4_h_r_4 <X> T_9_16.sp4_v_t_41
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (474 263)  (474 263)  LC_3 Logic Functioning bit
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (38 7)  (476 263)  (476 263)  LC_3 Logic Functioning bit
 (42 7)  (480 263)  (480 263)  LC_3 Logic Functioning bit
 (13 8)  (451 264)  (451 264)  routing T_9_16.sp4_v_t_45 <X> T_9_16.sp4_v_b_8
 (25 8)  (463 264)  (463 264)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g2_2
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 265)  (461 265)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g2_2
 (24 9)  (462 265)  (462 265)  routing T_9_16.sp4_h_r_34 <X> T_9_16.lc_trk_g2_2
 (6 10)  (444 266)  (444 266)  routing T_9_16.sp4_v_b_3 <X> T_9_16.sp4_v_t_43
 (5 11)  (443 267)  (443 267)  routing T_9_16.sp4_v_b_3 <X> T_9_16.sp4_v_t_43
 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (461 271)  (461 271)  routing T_9_16.sp4_v_b_46 <X> T_9_16.lc_trk_g3_6
 (24 15)  (462 271)  (462 271)  routing T_9_16.sp4_v_b_46 <X> T_9_16.lc_trk_g3_6


LogicTile_10_16

 (6 0)  (498 256)  (498 256)  routing T_10_16.sp4_h_r_7 <X> T_10_16.sp4_v_b_0
 (0 2)  (492 258)  (492 258)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (11 2)  (503 258)  (503 258)  routing T_10_16.sp4_h_r_8 <X> T_10_16.sp4_v_t_39
 (13 2)  (505 258)  (505 258)  routing T_10_16.sp4_h_r_8 <X> T_10_16.sp4_v_t_39
 (26 2)  (518 258)  (518 258)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (45 2)  (537 258)  (537 258)  LC_1 Logic Functioning bit
 (2 3)  (494 259)  (494 259)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (12 3)  (504 259)  (504 259)  routing T_10_16.sp4_h_r_8 <X> T_10_16.sp4_v_t_39
 (14 3)  (506 259)  (506 259)  routing T_10_16.sp4_r_v_b_28 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (40 3)  (532 259)  (532 259)  LC_1 Logic Functioning bit
 (42 3)  (534 259)  (534 259)  LC_1 Logic Functioning bit
 (47 3)  (539 259)  (539 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (493 260)  (493 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 260)  (513 260)  routing T_10_16.sp4_h_r_11 <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (515 260)  (515 260)  routing T_10_16.sp4_h_r_11 <X> T_10_16.lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.sp4_h_r_11 <X> T_10_16.lc_trk_g1_3
 (0 5)  (492 261)  (492 261)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (1 5)  (493 261)  (493 261)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (15 7)  (507 263)  (507 263)  routing T_10_16.bot_op_4 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (14 8)  (506 264)  (506 264)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g2_0
 (15 9)  (507 265)  (507 265)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g2_0
 (16 9)  (508 265)  (508 265)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (493 271)  (493 271)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r


LogicTile_11_16

 (0 2)  (546 258)  (546 258)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (546 259)  (546 259)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 3)  (548 259)  (548 259)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 259)  (570 259)  routing T_11_16.top_op_6 <X> T_11_16.lc_trk_g0_6
 (25 3)  (571 259)  (571 259)  routing T_11_16.top_op_6 <X> T_11_16.lc_trk_g0_6
 (2 4)  (548 260)  (548 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 8)  (561 264)  (561 264)  routing T_11_16.rgt_op_1 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 264)  (564 264)  routing T_11_16.rgt_op_1 <X> T_11_16.lc_trk_g2_1
 (21 8)  (567 264)  (567 264)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g2_3
 (22 8)  (568 264)  (568 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 264)  (570 264)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g2_3
 (25 8)  (571 264)  (571 264)  routing T_11_16.rgt_op_2 <X> T_11_16.lc_trk_g2_2
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 265)  (570 265)  routing T_11_16.rgt_op_2 <X> T_11_16.lc_trk_g2_2
 (28 10)  (574 266)  (574 266)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 266)  (581 266)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_5
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (42 10)  (588 266)  (588 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 267)  (574 267)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 267)  (576 267)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 267)  (577 267)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 267)  (578 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (579 267)  (579 267)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_5
 (34 11)  (580 267)  (580 267)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_5
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (40 11)  (586 267)  (586 267)  LC_5 Logic Functioning bit
 (41 11)  (587 267)  (587 267)  LC_5 Logic Functioning bit
 (42 11)  (588 267)  (588 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (14 12)  (560 268)  (560 268)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g3_0
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (573 268)  (573 268)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (41 12)  (587 268)  (587 268)  LC_6 Logic Functioning bit
 (45 12)  (591 268)  (591 268)  LC_6 Logic Functioning bit
 (46 12)  (592 268)  (592 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (48 12)  (594 268)  (594 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (596 268)  (596 268)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (597 268)  (597 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (598 268)  (598 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (561 269)  (561 269)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (564 269)  (564 269)  routing T_11_16.sp4_r_v_b_41 <X> T_11_16.lc_trk_g3_1
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (41 13)  (587 269)  (587 269)  LC_6 Logic Functioning bit
 (48 13)  (594 269)  (594 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (597 269)  (597 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (598 269)  (598 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (8 14)  (554 270)  (554 270)  routing T_11_16.sp4_v_t_47 <X> T_11_16.sp4_h_l_47
 (9 14)  (555 270)  (555 270)  routing T_11_16.sp4_v_t_47 <X> T_11_16.sp4_h_l_47
 (14 14)  (560 270)  (560 270)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g3_4
 (15 15)  (561 271)  (561 271)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_12_16

 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (44 0)  (644 256)  (644 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (14 1)  (614 257)  (614 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (15 1)  (615 257)  (615 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (16 1)  (616 257)  (616 257)  routing T_12_16.sp4_h_r_0 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (50 1)  (650 257)  (650 257)  Carry_In_Mux bit 

 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_1 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (44 2)  (644 258)  (644 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (2 3)  (602 259)  (602 259)  routing T_12_16.lc_trk_g0_0 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (11 3)  (611 259)  (611 259)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_h_l_39
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (0 4)  (600 260)  (600 260)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 260)  (621 260)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 260)  (625 260)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g1_2
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (44 4)  (644 260)  (644 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (0 5)  (600 261)  (600 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g1_5
 (25 6)  (625 262)  (625 262)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g1_6
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (44 6)  (644 262)  (644 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (10 7)  (610 263)  (610 263)  routing T_12_16.sp4_h_l_46 <X> T_12_16.sp4_v_t_41
 (11 7)  (611 263)  (611 263)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_h_l_40
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (51 7)  (651 263)  (651 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 264)  (628 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (42 8)  (642 264)  (642 264)  LC_4 Logic Functioning bit
 (44 8)  (644 264)  (644 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (51 8)  (651 264)  (651 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (636 265)  (636 265)  LC_4 Logic Functioning bit
 (39 9)  (639 265)  (639 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (12 10)  (612 266)  (612 266)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_h_l_45
 (27 10)  (627 266)  (627 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (39 10)  (639 266)  (639 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (42 10)  (642 266)  (642 266)  LC_5 Logic Functioning bit
 (44 10)  (644 266)  (644 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (13 11)  (613 267)  (613 267)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_h_l_45
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (41 11)  (641 267)  (641 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (14 12)  (614 268)  (614 268)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g3_0
 (17 12)  (617 268)  (617 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 268)  (618 268)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g3_1
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 268)  (623 268)  routing T_12_16.sp4_v_t_30 <X> T_12_16.lc_trk_g3_3
 (24 12)  (624 268)  (624 268)  routing T_12_16.sp4_v_t_30 <X> T_12_16.lc_trk_g3_3
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (39 12)  (639 268)  (639 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (42 12)  (642 268)  (642 268)  LC_6 Logic Functioning bit
 (44 12)  (644 268)  (644 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 269)  (636 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (0 14)  (600 270)  (600 270)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 270)  (614 270)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g3_4
 (15 14)  (615 270)  (615 270)  routing T_12_16.sp4_v_t_32 <X> T_12_16.lc_trk_g3_5
 (16 14)  (616 270)  (616 270)  routing T_12_16.sp4_v_t_32 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (621 270)  (621 270)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g3_7
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (41 14)  (641 270)  (641 270)  LC_7 Logic Functioning bit
 (42 14)  (642 270)  (642 270)  LC_7 Logic Functioning bit
 (44 14)  (644 270)  (644 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (0 15)  (600 271)  (600 271)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (8 15)  (608 271)  (608 271)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_v_t_47
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit
 (41 15)  (641 271)  (641 271)  LC_7 Logic Functioning bit
 (42 15)  (642 271)  (642 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (14 0)  (668 256)  (668 256)  routing T_13_16.sp4_h_l_5 <X> T_13_16.lc_trk_g0_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (42 0)  (696 256)  (696 256)  LC_0 Logic Functioning bit
 (44 0)  (698 256)  (698 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (48 0)  (702 256)  (702 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (658 257)  (658 257)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_h_r_0
 (6 1)  (660 257)  (660 257)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_h_r_0
 (14 1)  (668 257)  (668 257)  routing T_13_16.sp4_h_l_5 <X> T_13_16.lc_trk_g0_0
 (15 1)  (669 257)  (669 257)  routing T_13_16.sp4_h_l_5 <X> T_13_16.lc_trk_g0_0
 (16 1)  (670 257)  (670 257)  routing T_13_16.sp4_h_l_5 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (42 1)  (696 257)  (696 257)  LC_0 Logic Functioning bit
 (49 1)  (703 257)  (703 257)  Carry_In_Mux bit 

 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (27 2)  (681 258)  (681 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (44 2)  (698 258)  (698 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (2 3)  (656 259)  (656 259)  routing T_13_16.lc_trk_g0_0 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (15 3)  (669 259)  (669 259)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (41 3)  (695 259)  (695 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (51 3)  (705 259)  (705 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (11 4)  (665 260)  (665 260)  routing T_13_16.sp4_v_t_39 <X> T_13_16.sp4_v_b_5
 (21 4)  (675 260)  (675 260)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 260)  (679 260)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g1_2
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (39 4)  (693 260)  (693 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (42 4)  (696 260)  (696 260)  LC_2 Logic Functioning bit
 (44 4)  (698 260)  (698 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (12 5)  (666 261)  (666 261)  routing T_13_16.sp4_v_t_39 <X> T_13_16.sp4_v_b_5
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (27 6)  (681 262)  (681 262)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (39 6)  (693 262)  (693 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (42 6)  (696 262)  (696 262)  LC_3 Logic Functioning bit
 (45 6)  (699 262)  (699 262)  LC_3 Logic Functioning bit
 (3 7)  (657 263)  (657 263)  routing T_13_16.sp12_h_l_23 <X> T_13_16.sp12_v_t_23
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (41 7)  (695 263)  (695 263)  LC_3 Logic Functioning bit
 (42 7)  (696 263)  (696 263)  LC_3 Logic Functioning bit
 (5 10)  (659 266)  (659 266)  routing T_13_16.sp4_h_r_3 <X> T_13_16.sp4_h_l_43
 (4 11)  (658 267)  (658 267)  routing T_13_16.sp4_h_r_3 <X> T_13_16.sp4_h_l_43
 (5 11)  (659 267)  (659 267)  routing T_13_16.sp4_h_l_43 <X> T_13_16.sp4_v_t_43
 (14 12)  (668 268)  (668 268)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g3_0
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g3_1
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (663 270)  (663 270)  routing T_13_16.sp4_v_b_10 <X> T_13_16.sp4_h_l_47
 (1 15)  (655 271)  (655 271)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r


LogicTile_14_16

 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (44 1)  (752 257)  (752 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.sp4_v_b_4 <X> T_14_16.lc_trk_g0_4
 (2 3)  (710 259)  (710 259)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (16 3)  (724 259)  (724 259)  routing T_14_16.sp4_v_b_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (0 4)  (708 260)  (708 260)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 261)  (708 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 5)  (709 261)  (709 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (9 5)  (717 261)  (717 261)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_v_b_4
 (10 5)  (718 261)  (718 261)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_v_b_4
 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (15 9)  (723 265)  (723 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (12 10)  (720 266)  (720 266)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_h_l_45
 (11 11)  (719 267)  (719 267)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_h_l_45
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g3_3
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (720 270)  (720 270)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_l_46
 (14 14)  (722 270)  (722 270)  routing T_14_16.rgt_op_4 <X> T_14_16.lc_trk_g3_4
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (11 15)  (719 271)  (719 271)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_l_46
 (13 15)  (721 271)  (721 271)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_l_46
 (15 15)  (723 271)  (723 271)  routing T_14_16.rgt_op_4 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_15_16

 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (48 1)  (810 257)  (810 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 258)  (762 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (15 2)  (777 258)  (777 258)  routing T_15_16.bot_op_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (38 2)  (800 258)  (800 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (0 3)  (762 259)  (762 259)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 3)  (764 259)  (764 259)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (38 3)  (800 259)  (800 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (44 3)  (806 259)  (806 259)  LC_1 Logic Functioning bit
 (0 4)  (762 260)  (762 260)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 4)  (763 260)  (763 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (776 260)  (776 260)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (0 5)  (762 261)  (762 261)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 5)  (763 261)  (763 261)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (15 5)  (777 261)  (777 261)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g1_5
 (21 6)  (783 262)  (783 262)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (11 8)  (773 264)  (773 264)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_v_b_8
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g2_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (12 9)  (774 265)  (774 265)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_v_b_8
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (37 9)  (799 265)  (799 265)  LC_4 Logic Functioning bit
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (39 10)  (801 266)  (801 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 268)  (783 268)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g3_3
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (785 268)  (785 268)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g3_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (18 13)  (780 269)  (780 269)  routing T_15_16.sp4_r_v_b_41 <X> T_15_16.lc_trk_g3_1
 (21 13)  (783 269)  (783 269)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g3_3
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (44 13)  (806 269)  (806 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (13 14)  (775 270)  (775 270)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_t_46
 (16 14)  (778 270)  (778 270)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g3_5
 (25 14)  (787 270)  (787 270)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g3_6
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (38 14)  (800 270)  (800 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (0 15)  (762 271)  (762 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (12 15)  (774 271)  (774 271)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_t_46
 (18 15)  (780 271)  (780 271)  routing T_15_16.sp4_v_b_37 <X> T_15_16.lc_trk_g3_5
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (40 15)  (802 271)  (802 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (44 15)  (806 271)  (806 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (5 0)  (821 256)  (821 256)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_r_0
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (37 0)  (853 256)  (853 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (45 0)  (861 256)  (861 256)  LC_0 Logic Functioning bit
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (38 1)  (854 257)  (854 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (44 1)  (860 257)  (860 257)  LC_0 Logic Functioning bit
 (0 2)  (816 258)  (816 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (5 2)  (821 258)  (821 258)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_l_37
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (0 3)  (816 259)  (816 259)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 3)  (818 259)  (818 259)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (6 3)  (822 259)  (822 259)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_l_37
 (13 3)  (829 259)  (829 259)  routing T_16_16.sp4_v_b_9 <X> T_16_16.sp4_h_l_39
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (839 259)  (839 259)  routing T_16_16.sp4_h_r_6 <X> T_16_16.lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.sp4_h_r_6 <X> T_16_16.lc_trk_g0_6
 (25 3)  (841 259)  (841 259)  routing T_16_16.sp4_h_r_6 <X> T_16_16.lc_trk_g0_6
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (0 4)  (816 260)  (816 260)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (830 260)  (830 260)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g1_0
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (13 5)  (829 261)  (829 261)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_r_5
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g1_5
 (21 6)  (837 262)  (837 262)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g1_7
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (46 6)  (862 262)  (862 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (827 263)  (827 263)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_h_l_40
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (44 7)  (860 263)  (860 263)  LC_3 Logic Functioning bit
 (47 7)  (863 263)  (863 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (867 263)  (867 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 264)  (834 264)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g2_1
 (25 8)  (841 264)  (841 264)  routing T_16_16.sp4_v_t_23 <X> T_16_16.lc_trk_g2_2
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (22 9)  (838 265)  (838 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 265)  (839 265)  routing T_16_16.sp4_v_t_23 <X> T_16_16.lc_trk_g2_2
 (25 9)  (841 265)  (841 265)  routing T_16_16.sp4_v_t_23 <X> T_16_16.lc_trk_g2_2
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (38 9)  (854 265)  (854 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (46 9)  (862 265)  (862 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (9 11)  (825 267)  (825 267)  routing T_16_16.sp4_v_b_7 <X> T_16_16.sp4_v_t_42
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (44 11)  (860 267)  (860 267)  LC_5 Logic Functioning bit
 (15 12)  (831 268)  (831 268)  routing T_16_16.sp4_v_t_28 <X> T_16_16.lc_trk_g3_1
 (16 12)  (832 268)  (832 268)  routing T_16_16.sp4_v_t_28 <X> T_16_16.lc_trk_g3_1
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (837 268)  (837 268)  routing T_16_16.sp4_h_r_35 <X> T_16_16.lc_trk_g3_3
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 268)  (839 268)  routing T_16_16.sp4_h_r_35 <X> T_16_16.lc_trk_g3_3
 (24 12)  (840 268)  (840 268)  routing T_16_16.sp4_h_r_35 <X> T_16_16.lc_trk_g3_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (44 13)  (860 269)  (860 269)  LC_6 Logic Functioning bit
 (0 14)  (816 270)  (816 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 270)  (834 270)  routing T_16_16.sp4_h_l_24 <X> T_16_16.lc_trk_g3_5
 (25 14)  (841 270)  (841 270)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g3_6
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (0 15)  (816 271)  (816 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 271)  (817 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (4 0)  (878 256)  (878 256)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_b_0
 (14 0)  (888 256)  (888 256)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g0_0
 (31 0)  (905 256)  (905 256)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 256)  (908 256)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (37 0)  (911 256)  (911 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (39 0)  (913 256)  (913 256)  LC_0 Logic Functioning bit
 (45 0)  (919 256)  (919 256)  LC_0 Logic Functioning bit
 (5 1)  (879 257)  (879 257)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_b_0
 (6 1)  (880 257)  (880 257)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_h_r_0
 (14 1)  (888 257)  (888 257)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g0_0
 (15 1)  (889 257)  (889 257)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g0_0
 (16 1)  (890 257)  (890 257)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (37 1)  (911 257)  (911 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (39 1)  (913 257)  (913 257)  LC_0 Logic Functioning bit
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (877 258)  (877 258)  routing T_17_16.sp12_h_r_0 <X> T_17_16.sp12_h_l_23
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (37 2)  (911 258)  (911 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (39 2)  (913 258)  (913 258)  LC_1 Logic Functioning bit
 (45 2)  (919 258)  (919 258)  LC_1 Logic Functioning bit
 (2 3)  (876 259)  (876 259)  routing T_17_16.lc_trk_g0_0 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (3 3)  (877 259)  (877 259)  routing T_17_16.sp12_h_r_0 <X> T_17_16.sp12_h_l_23
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (37 3)  (911 259)  (911 259)  LC_1 Logic Functioning bit
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (39 3)  (913 259)  (913 259)  LC_1 Logic Functioning bit
 (44 3)  (918 259)  (918 259)  LC_1 Logic Functioning bit
 (0 4)  (874 260)  (874 260)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (886 260)  (886 260)  routing T_17_16.sp4_v_t_40 <X> T_17_16.sp4_h_r_5
 (1 5)  (875 261)  (875 261)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (11 6)  (885 262)  (885 262)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_t_40
 (14 6)  (888 262)  (888 262)  routing T_17_16.wire_logic_cluster/lc_4/out <X> T_17_16.lc_trk_g1_4
 (15 6)  (889 262)  (889 262)  routing T_17_16.sp4_h_r_5 <X> T_17_16.lc_trk_g1_5
 (16 6)  (890 262)  (890 262)  routing T_17_16.sp4_h_r_5 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (17 7)  (891 263)  (891 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 263)  (892 263)  routing T_17_16.sp4_h_r_5 <X> T_17_16.lc_trk_g1_5
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (44 7)  (918 263)  (918 263)  LC_3 Logic Functioning bit
 (14 8)  (888 264)  (888 264)  routing T_17_16.wire_logic_cluster/lc_0/out <X> T_17_16.lc_trk_g2_0
 (25 8)  (899 264)  (899 264)  routing T_17_16.sp4_v_b_26 <X> T_17_16.lc_trk_g2_2
 (31 8)  (905 264)  (905 264)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (39 8)  (913 264)  (913 264)  LC_4 Logic Functioning bit
 (45 8)  (919 264)  (919 264)  LC_4 Logic Functioning bit
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 265)  (897 265)  routing T_17_16.sp4_v_b_26 <X> T_17_16.lc_trk_g2_2
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (39 9)  (913 265)  (913 265)  LC_4 Logic Functioning bit
 (44 9)  (918 265)  (918 265)  LC_4 Logic Functioning bit
 (19 10)  (893 266)  (893 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (895 266)  (895 266)  routing T_17_16.wire_logic_cluster/lc_7/out <X> T_17_16.lc_trk_g2_7
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 12)  (889 268)  (889 268)  routing T_17_16.rgt_op_1 <X> T_17_16.lc_trk_g3_1
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 268)  (892 268)  routing T_17_16.rgt_op_1 <X> T_17_16.lc_trk_g3_1
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 270)  (907 270)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (37 14)  (911 270)  (911 270)  LC_7 Logic Functioning bit
 (38 14)  (912 270)  (912 270)  LC_7 Logic Functioning bit
 (39 14)  (913 270)  (913 270)  LC_7 Logic Functioning bit
 (45 14)  (919 270)  (919 270)  LC_7 Logic Functioning bit
 (0 15)  (874 271)  (874 271)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 271)  (875 271)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (36 15)  (910 271)  (910 271)  LC_7 Logic Functioning bit
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit
 (38 15)  (912 271)  (912 271)  LC_7 Logic Functioning bit
 (39 15)  (913 271)  (913 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (0 2)  (928 258)  (928 258)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (31 2)  (959 258)  (959 258)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 258)  (961 258)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (37 2)  (965 258)  (965 258)  LC_1 Logic Functioning bit
 (38 2)  (966 258)  (966 258)  LC_1 Logic Functioning bit
 (39 2)  (967 258)  (967 258)  LC_1 Logic Functioning bit
 (45 2)  (973 258)  (973 258)  LC_1 Logic Functioning bit
 (2 3)  (930 259)  (930 259)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (31 3)  (959 259)  (959 259)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 259)  (964 259)  LC_1 Logic Functioning bit
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (38 3)  (966 259)  (966 259)  LC_1 Logic Functioning bit
 (39 3)  (967 259)  (967 259)  LC_1 Logic Functioning bit
 (44 3)  (972 259)  (972 259)  LC_1 Logic Functioning bit
 (0 4)  (928 260)  (928 260)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 261)  (928 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 5)  (929 261)  (929 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (15 6)  (943 262)  (943 262)  routing T_18_16.sp4_h_r_13 <X> T_18_16.lc_trk_g1_5
 (16 6)  (944 262)  (944 262)  routing T_18_16.sp4_h_r_13 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 262)  (946 262)  routing T_18_16.sp4_h_r_13 <X> T_18_16.lc_trk_g1_5
 (22 7)  (950 263)  (950 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 263)  (951 263)  routing T_18_16.sp4_v_b_22 <X> T_18_16.lc_trk_g1_6
 (24 7)  (952 263)  (952 263)  routing T_18_16.sp4_v_b_22 <X> T_18_16.lc_trk_g1_6
 (31 8)  (959 264)  (959 264)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 264)  (962 264)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (37 8)  (965 264)  (965 264)  LC_4 Logic Functioning bit
 (38 8)  (966 264)  (966 264)  LC_4 Logic Functioning bit
 (39 8)  (967 264)  (967 264)  LC_4 Logic Functioning bit
 (45 8)  (973 264)  (973 264)  LC_4 Logic Functioning bit
 (14 9)  (942 265)  (942 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (15 9)  (943 265)  (943 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (16 9)  (944 265)  (944 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (31 9)  (959 265)  (959 265)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 265)  (964 265)  LC_4 Logic Functioning bit
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (38 9)  (966 265)  (966 265)  LC_4 Logic Functioning bit
 (39 9)  (967 265)  (967 265)  LC_4 Logic Functioning bit
 (44 9)  (972 265)  (972 265)  LC_4 Logic Functioning bit
 (14 10)  (942 266)  (942 266)  routing T_18_16.wire_logic_cluster/lc_4/out <X> T_18_16.lc_trk_g2_4
 (25 10)  (953 266)  (953 266)  routing T_18_16.wire_logic_cluster/lc_6/out <X> T_18_16.lc_trk_g2_6
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (942 268)  (942 268)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g3_0
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (37 12)  (965 268)  (965 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (39 12)  (967 268)  (967 268)  LC_6 Logic Functioning bit
 (45 12)  (973 268)  (973 268)  LC_6 Logic Functioning bit
 (15 13)  (943 269)  (943 269)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g3_0
 (16 13)  (944 269)  (944 269)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (949 269)  (949 269)  routing T_18_16.sp4_r_v_b_43 <X> T_18_16.lc_trk_g3_3
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (37 13)  (965 269)  (965 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (39 13)  (967 269)  (967 269)  LC_6 Logic Functioning bit
 (44 13)  (972 269)  (972 269)  LC_6 Logic Functioning bit
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 270)  (940 270)  routing T_18_16.sp4_v_t_40 <X> T_18_16.sp4_h_l_46
 (31 14)  (959 270)  (959 270)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 270)  (961 270)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 270)  (964 270)  LC_7 Logic Functioning bit
 (37 14)  (965 270)  (965 270)  LC_7 Logic Functioning bit
 (38 14)  (966 270)  (966 270)  LC_7 Logic Functioning bit
 (39 14)  (967 270)  (967 270)  LC_7 Logic Functioning bit
 (45 14)  (973 270)  (973 270)  LC_7 Logic Functioning bit
 (46 14)  (974 270)  (974 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (928 271)  (928 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (11 15)  (939 271)  (939 271)  routing T_18_16.sp4_v_t_40 <X> T_18_16.sp4_h_l_46
 (13 15)  (941 271)  (941 271)  routing T_18_16.sp4_v_t_40 <X> T_18_16.sp4_h_l_46
 (36 15)  (964 271)  (964 271)  LC_7 Logic Functioning bit
 (37 15)  (965 271)  (965 271)  LC_7 Logic Functioning bit
 (38 15)  (966 271)  (966 271)  LC_7 Logic Functioning bit
 (39 15)  (967 271)  (967 271)  LC_7 Logic Functioning bit
 (44 15)  (972 271)  (972 271)  LC_7 Logic Functioning bit


LogicTile_19_16

 (19 2)  (1001 258)  (1001 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_20_16

 (4 10)  (1040 266)  (1040 266)  routing T_20_16.sp4_v_b_10 <X> T_20_16.sp4_v_t_43
 (6 10)  (1042 266)  (1042 266)  routing T_20_16.sp4_v_b_10 <X> T_20_16.sp4_v_t_43


LogicTile_21_16

 (9 5)  (1099 261)  (1099 261)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_v_b_4
 (10 5)  (1100 261)  (1100 261)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_v_b_4


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 259)  (1306 259)  routing T_25_16.glb_netwk_3 <X> T_25_16.wire_bram/ram/WCLK
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (17 6)  (1323 262)  (1323 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (18 7)  (1324 263)  (1324 263)  routing T_25_16.sp4_r_v_b_29 <X> T_25_16.lc_trk_g1_5
 (27 8)  (1333 264)  (1333 264)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.wire_bram/ram/WDATA_3
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g3_0 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (38 9)  (1344 265)  (1344 265)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 13)  (1320 269)  (1320 269)  routing T_25_16.sp4_r_v_b_40 <X> T_25_16.lc_trk_g3_0
 (17 13)  (1323 269)  (1323 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WE


LogicTile_26_16

 (9 1)  (1357 257)  (1357 257)  routing T_26_16.sp4_v_t_36 <X> T_26_16.sp4_v_b_1


RAM_Tile_8_15

 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 241)  (410 241)  routing T_8_15.sp4_h_r_0 <X> T_8_15.lc_trk_g0_0
 (15 1)  (411 241)  (411 241)  routing T_8_15.sp4_h_r_0 <X> T_8_15.lc_trk_g0_0
 (16 1)  (412 241)  (412 241)  routing T_8_15.sp4_h_r_0 <X> T_8_15.lc_trk_g0_0
 (17 1)  (413 241)  (413 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (13 2)  (409 242)  (409 242)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_39
 (2 3)  (398 243)  (398 243)  routing T_8_15.lc_trk_g0_0 <X> T_8_15.wire_bram/ram/RCLK
 (12 3)  (408 243)  (408 243)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_39
 (22 5)  (418 245)  (418 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (419 245)  (419 245)  routing T_8_15.sp4_h_r_2 <X> T_8_15.lc_trk_g1_2
 (24 5)  (420 245)  (420 245)  routing T_8_15.sp4_h_r_2 <X> T_8_15.lc_trk_g1_2
 (25 5)  (421 245)  (421 245)  routing T_8_15.sp4_h_r_2 <X> T_8_15.lc_trk_g1_2
 (6 6)  (402 246)  (402 246)  routing T_8_15.sp4_v_b_0 <X> T_8_15.sp4_v_t_38
 (5 7)  (401 247)  (401 247)  routing T_8_15.sp4_v_b_0 <X> T_8_15.sp4_v_t_38
 (27 8)  (423 248)  (423 248)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_bram/ram/WDATA_11
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (41 8)  (437 248)  (437 248)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (426 249)  (426 249)  routing T_8_15.lc_trk_g1_2 <X> T_8_15.wire_bram/ram/WDATA_11
 (0 14)  (396 254)  (396 254)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 254)  (413 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 255)  (396 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_bram/ram/RE


LogicTile_9_15

 (8 0)  (446 240)  (446 240)  routing T_9_15.sp4_v_b_7 <X> T_9_15.sp4_h_r_1
 (9 0)  (447 240)  (447 240)  routing T_9_15.sp4_v_b_7 <X> T_9_15.sp4_h_r_1
 (10 0)  (448 240)  (448 240)  routing T_9_15.sp4_v_b_7 <X> T_9_15.sp4_h_r_1
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 241)  (461 241)  routing T_9_15.sp12_h_r_10 <X> T_9_15.lc_trk_g0_2
 (25 4)  (463 244)  (463 244)  routing T_9_15.sp4_v_b_10 <X> T_9_15.lc_trk_g1_2
 (22 5)  (460 245)  (460 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (461 245)  (461 245)  routing T_9_15.sp4_v_b_10 <X> T_9_15.lc_trk_g1_2
 (25 5)  (463 245)  (463 245)  routing T_9_15.sp4_v_b_10 <X> T_9_15.lc_trk_g1_2
 (29 6)  (467 246)  (467 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 246)  (469 246)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 246)  (471 246)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (37 6)  (475 246)  (475 246)  LC_3 Logic Functioning bit
 (38 6)  (476 246)  (476 246)  LC_3 Logic Functioning bit
 (41 6)  (479 246)  (479 246)  LC_3 Logic Functioning bit
 (42 6)  (480 246)  (480 246)  LC_3 Logic Functioning bit
 (26 7)  (464 247)  (464 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 247)  (465 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 247)  (466 247)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 247)  (468 247)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 247)  (470 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (471 247)  (471 247)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.input_2_3
 (36 7)  (474 247)  (474 247)  LC_3 Logic Functioning bit
 (37 7)  (475 247)  (475 247)  LC_3 Logic Functioning bit
 (42 7)  (480 247)  (480 247)  LC_3 Logic Functioning bit
 (15 8)  (453 248)  (453 248)  routing T_9_15.sp4_h_r_25 <X> T_9_15.lc_trk_g2_1
 (16 8)  (454 248)  (454 248)  routing T_9_15.sp4_h_r_25 <X> T_9_15.lc_trk_g2_1
 (17 8)  (455 248)  (455 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (465 248)  (465 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 248)  (466 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 248)  (467 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 248)  (468 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 248)  (472 248)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 248)  (474 248)  LC_4 Logic Functioning bit
 (37 8)  (475 248)  (475 248)  LC_4 Logic Functioning bit
 (43 8)  (481 248)  (481 248)  LC_4 Logic Functioning bit
 (50 8)  (488 248)  (488 248)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (456 249)  (456 249)  routing T_9_15.sp4_h_r_25 <X> T_9_15.lc_trk_g2_1
 (22 9)  (460 249)  (460 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 249)  (461 249)  routing T_9_15.sp4_h_l_15 <X> T_9_15.lc_trk_g2_2
 (24 9)  (462 249)  (462 249)  routing T_9_15.sp4_h_l_15 <X> T_9_15.lc_trk_g2_2
 (25 9)  (463 249)  (463 249)  routing T_9_15.sp4_h_l_15 <X> T_9_15.lc_trk_g2_2
 (26 9)  (464 249)  (464 249)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 249)  (467 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 249)  (468 249)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 249)  (474 249)  LC_4 Logic Functioning bit
 (37 9)  (475 249)  (475 249)  LC_4 Logic Functioning bit
 (38 9)  (476 249)  (476 249)  LC_4 Logic Functioning bit
 (41 9)  (479 249)  (479 249)  LC_4 Logic Functioning bit
 (42 9)  (480 249)  (480 249)  LC_4 Logic Functioning bit
 (17 10)  (455 250)  (455 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (459 250)  (459 250)  routing T_9_15.sp4_v_t_18 <X> T_9_15.lc_trk_g2_7
 (22 10)  (460 250)  (460 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (461 250)  (461 250)  routing T_9_15.sp4_v_t_18 <X> T_9_15.lc_trk_g2_7
 (26 10)  (464 250)  (464 250)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 250)  (467 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 250)  (471 250)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 250)  (473 250)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_5
 (36 10)  (474 250)  (474 250)  LC_5 Logic Functioning bit
 (37 10)  (475 250)  (475 250)  LC_5 Logic Functioning bit
 (39 10)  (477 250)  (477 250)  LC_5 Logic Functioning bit
 (41 10)  (479 250)  (479 250)  LC_5 Logic Functioning bit
 (43 10)  (481 250)  (481 250)  LC_5 Logic Functioning bit
 (15 11)  (453 251)  (453 251)  routing T_9_15.sp4_v_t_33 <X> T_9_15.lc_trk_g2_4
 (16 11)  (454 251)  (454 251)  routing T_9_15.sp4_v_t_33 <X> T_9_15.lc_trk_g2_4
 (17 11)  (455 251)  (455 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (28 11)  (466 251)  (466 251)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 251)  (467 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 251)  (468 251)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 251)  (469 251)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 251)  (470 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (471 251)  (471 251)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_5
 (35 11)  (473 251)  (473 251)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.input_2_5
 (36 11)  (474 251)  (474 251)  LC_5 Logic Functioning bit
 (37 11)  (475 251)  (475 251)  LC_5 Logic Functioning bit
 (39 11)  (477 251)  (477 251)  LC_5 Logic Functioning bit
 (27 12)  (465 252)  (465 252)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 252)  (466 252)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 252)  (469 252)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 252)  (471 252)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 252)  (472 252)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 252)  (474 252)  LC_6 Logic Functioning bit
 (37 12)  (475 252)  (475 252)  LC_6 Logic Functioning bit
 (38 12)  (476 252)  (476 252)  LC_6 Logic Functioning bit
 (39 12)  (477 252)  (477 252)  LC_6 Logic Functioning bit
 (41 12)  (479 252)  (479 252)  LC_6 Logic Functioning bit
 (43 12)  (481 252)  (481 252)  LC_6 Logic Functioning bit
 (47 12)  (485 252)  (485 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (453 253)  (453 253)  routing T_9_15.sp4_v_t_29 <X> T_9_15.lc_trk_g3_0
 (16 13)  (454 253)  (454 253)  routing T_9_15.sp4_v_t_29 <X> T_9_15.lc_trk_g3_0
 (17 13)  (455 253)  (455 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (463 253)  (463 253)  routing T_9_15.sp4_r_v_b_42 <X> T_9_15.lc_trk_g3_2
 (26 13)  (464 253)  (464 253)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 253)  (466 253)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 253)  (467 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 253)  (474 253)  LC_6 Logic Functioning bit
 (38 13)  (476 253)  (476 253)  LC_6 Logic Functioning bit
 (14 15)  (452 255)  (452 255)  routing T_9_15.tnl_op_4 <X> T_9_15.lc_trk_g3_4
 (15 15)  (453 255)  (453 255)  routing T_9_15.tnl_op_4 <X> T_9_15.lc_trk_g3_4
 (17 15)  (455 255)  (455 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (460 255)  (460 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (463 255)  (463 255)  routing T_9_15.sp4_r_v_b_46 <X> T_9_15.lc_trk_g3_6


LogicTile_10_15

 (22 1)  (514 241)  (514 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 241)  (517 241)  routing T_10_15.sp4_r_v_b_33 <X> T_10_15.lc_trk_g0_2
 (0 2)  (492 242)  (492 242)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (494 243)  (494 243)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 4)  (493 244)  (493 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (494 244)  (494 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (31 4)  (523 244)  (523 244)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 244)  (525 244)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 244)  (528 244)  LC_2 Logic Functioning bit
 (37 4)  (529 244)  (529 244)  LC_2 Logic Functioning bit
 (38 4)  (530 244)  (530 244)  LC_2 Logic Functioning bit
 (39 4)  (531 244)  (531 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (1 5)  (493 245)  (493 245)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (36 5)  (528 245)  (528 245)  LC_2 Logic Functioning bit
 (37 5)  (529 245)  (529 245)  LC_2 Logic Functioning bit
 (38 5)  (530 245)  (530 245)  LC_2 Logic Functioning bit
 (39 5)  (531 245)  (531 245)  LC_2 Logic Functioning bit
 (44 5)  (536 245)  (536 245)  LC_2 Logic Functioning bit
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 248)  (525 248)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 248)  (526 248)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 248)  (528 248)  LC_4 Logic Functioning bit
 (37 8)  (529 248)  (529 248)  LC_4 Logic Functioning bit
 (38 8)  (530 248)  (530 248)  LC_4 Logic Functioning bit
 (39 8)  (531 248)  (531 248)  LC_4 Logic Functioning bit
 (45 8)  (537 248)  (537 248)  LC_4 Logic Functioning bit
 (14 9)  (506 249)  (506 249)  routing T_10_15.sp4_h_r_24 <X> T_10_15.lc_trk_g2_0
 (15 9)  (507 249)  (507 249)  routing T_10_15.sp4_h_r_24 <X> T_10_15.lc_trk_g2_0
 (16 9)  (508 249)  (508 249)  routing T_10_15.sp4_h_r_24 <X> T_10_15.lc_trk_g2_0
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (31 9)  (523 249)  (523 249)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 249)  (528 249)  LC_4 Logic Functioning bit
 (37 9)  (529 249)  (529 249)  LC_4 Logic Functioning bit
 (38 9)  (530 249)  (530 249)  LC_4 Logic Functioning bit
 (39 9)  (531 249)  (531 249)  LC_4 Logic Functioning bit
 (44 9)  (536 249)  (536 249)  LC_4 Logic Functioning bit
 (14 10)  (506 250)  (506 250)  routing T_10_15.sp4_h_r_44 <X> T_10_15.lc_trk_g2_4
 (14 11)  (506 251)  (506 251)  routing T_10_15.sp4_h_r_44 <X> T_10_15.lc_trk_g2_4
 (15 11)  (507 251)  (507 251)  routing T_10_15.sp4_h_r_44 <X> T_10_15.lc_trk_g2_4
 (16 11)  (508 251)  (508 251)  routing T_10_15.sp4_h_r_44 <X> T_10_15.lc_trk_g2_4
 (17 11)  (509 251)  (509 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (25 12)  (517 252)  (517 252)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g3_2
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (492 254)  (492 254)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 254)  (506 254)  routing T_10_15.sp4_v_b_36 <X> T_10_15.lc_trk_g3_4
 (1 15)  (493 255)  (493 255)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (14 15)  (506 255)  (506 255)  routing T_10_15.sp4_v_b_36 <X> T_10_15.lc_trk_g3_4
 (16 15)  (508 255)  (508 255)  routing T_10_15.sp4_v_b_36 <X> T_10_15.lc_trk_g3_4
 (17 15)  (509 255)  (509 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_11_15

 (13 1)  (559 241)  (559 241)  routing T_11_15.sp4_v_t_44 <X> T_11_15.sp4_h_r_2
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (554 242)  (554 242)  routing T_11_15.sp4_v_t_42 <X> T_11_15.sp4_h_l_36
 (9 2)  (555 242)  (555 242)  routing T_11_15.sp4_v_t_42 <X> T_11_15.sp4_h_l_36
 (10 2)  (556 242)  (556 242)  routing T_11_15.sp4_v_t_42 <X> T_11_15.sp4_h_l_36
 (12 2)  (558 242)  (558 242)  routing T_11_15.sp4_v_t_39 <X> T_11_15.sp4_h_l_39
 (14 2)  (560 242)  (560 242)  routing T_11_15.wire_logic_cluster/lc_4/out <X> T_11_15.lc_trk_g0_4
 (0 3)  (546 243)  (546 243)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 3)  (548 243)  (548 243)  routing T_11_15.lc_trk_g1_1 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (11 3)  (557 243)  (557 243)  routing T_11_15.sp4_v_t_39 <X> T_11_15.sp4_h_l_39
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (17 4)  (563 244)  (563 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (3 5)  (549 245)  (549 245)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (18 5)  (564 245)  (564 245)  routing T_11_15.sp4_r_v_b_25 <X> T_11_15.lc_trk_g1_1
 (3 6)  (549 246)  (549 246)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_v_t_23
 (15 8)  (561 248)  (561 248)  routing T_11_15.sp4_h_r_25 <X> T_11_15.lc_trk_g2_1
 (16 8)  (562 248)  (562 248)  routing T_11_15.sp4_h_r_25 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 248)  (579 248)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 248)  (582 248)  LC_4 Logic Functioning bit
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (38 8)  (584 248)  (584 248)  LC_4 Logic Functioning bit
 (39 8)  (585 248)  (585 248)  LC_4 Logic Functioning bit
 (45 8)  (591 248)  (591 248)  LC_4 Logic Functioning bit
 (18 9)  (564 249)  (564 249)  routing T_11_15.sp4_h_r_25 <X> T_11_15.lc_trk_g2_1
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (37 9)  (583 249)  (583 249)  LC_4 Logic Functioning bit
 (38 9)  (584 249)  (584 249)  LC_4 Logic Functioning bit
 (39 9)  (585 249)  (585 249)  LC_4 Logic Functioning bit
 (31 10)  (577 250)  (577 250)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 250)  (582 250)  LC_5 Logic Functioning bit
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (37 11)  (583 251)  (583 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (39 11)  (585 251)  (585 251)  LC_5 Logic Functioning bit
 (5 14)  (551 254)  (551 254)  routing T_11_15.sp4_v_t_44 <X> T_11_15.sp4_h_l_44
 (6 15)  (552 255)  (552 255)  routing T_11_15.sp4_v_t_44 <X> T_11_15.sp4_h_l_44


LogicTile_12_15

 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (618 240)  (618 240)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g0_1
 (25 0)  (625 240)  (625 240)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g0_2
 (26 0)  (626 240)  (626 240)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (46 0)  (646 240)  (646 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (615 241)  (615 241)  routing T_12_15.bot_op_0 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (618 241)  (618 241)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g0_1
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 241)  (630 241)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 241)  (631 241)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 241)  (635 241)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.input_2_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (38 1)  (638 241)  (638 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (46 1)  (646 241)  (646 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (53 1)  (653 241)  (653 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (12 2)  (612 242)  (612 242)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_h_l_39
 (14 2)  (614 242)  (614 242)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g0_4
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (50 2)  (650 242)  (650 242)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (604 243)  (604 243)  routing T_12_15.sp4_h_r_4 <X> T_12_15.sp4_h_l_37
 (6 3)  (606 243)  (606 243)  routing T_12_15.sp4_h_r_4 <X> T_12_15.sp4_h_l_37
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (46 3)  (646 243)  (646 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (651 243)  (651 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 244)  (635 244)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.input_2_2
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (4 5)  (604 245)  (604 245)  routing T_12_15.sp4_v_t_47 <X> T_12_15.sp4_h_r_3
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 245)  (632 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (15 6)  (615 246)  (615 246)  routing T_12_15.lft_op_5 <X> T_12_15.lc_trk_g1_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.lft_op_5 <X> T_12_15.lc_trk_g1_5
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 248)  (624 248)  routing T_12_15.tnr_op_3 <X> T_12_15.lc_trk_g2_3
 (25 8)  (625 248)  (625 248)  routing T_12_15.rgt_op_2 <X> T_12_15.lc_trk_g2_2
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.rgt_op_2 <X> T_12_15.lc_trk_g2_2
 (27 9)  (627 249)  (627 249)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (40 9)  (640 249)  (640 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (4 10)  (604 250)  (604 250)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_43
 (6 10)  (606 250)  (606 250)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_43
 (11 10)  (611 250)  (611 250)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_t_45
 (13 10)  (613 250)  (613 250)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_t_45
 (21 10)  (621 250)  (621 250)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g2_7
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 250)  (624 250)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g2_7
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (50 10)  (650 250)  (650 250)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (605 251)  (605 251)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_43
 (12 11)  (612 251)  (612 251)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_t_45
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (5 12)  (605 252)  (605 252)  routing T_12_15.sp4_v_t_44 <X> T_12_15.sp4_h_r_9
 (6 12)  (606 252)  (606 252)  routing T_12_15.sp4_h_r_4 <X> T_12_15.sp4_v_b_9
 (15 12)  (615 252)  (615 252)  routing T_12_15.rgt_op_1 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.rgt_op_1 <X> T_12_15.lc_trk_g3_1
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (42 12)  (642 252)  (642 252)  LC_6 Logic Functioning bit
 (50 12)  (650 252)  (650 252)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (652 252)  (652 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (13 13)  (613 253)  (613 253)  routing T_12_15.sp4_v_t_43 <X> T_12_15.sp4_h_r_11
 (15 13)  (615 253)  (615 253)  routing T_12_15.tnr_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 253)  (624 253)  routing T_12_15.tnr_op_2 <X> T_12_15.lc_trk_g3_2
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 253)  (628 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (40 13)  (640 253)  (640 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (46 13)  (646 253)  (646 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (653 253)  (653 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (13 14)  (613 254)  (613 254)  routing T_12_15.sp4_h_r_11 <X> T_12_15.sp4_v_t_46
 (15 14)  (615 254)  (615 254)  routing T_12_15.rgt_op_5 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 254)  (618 254)  routing T_12_15.rgt_op_5 <X> T_12_15.lc_trk_g3_5
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (625 254)  (625 254)  routing T_12_15.rgt_op_6 <X> T_12_15.lc_trk_g3_6
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 254)  (633 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (12 15)  (612 255)  (612 255)  routing T_12_15.sp4_h_r_11 <X> T_12_15.sp4_v_t_46
 (21 15)  (621 255)  (621 255)  routing T_12_15.sp4_r_v_b_47 <X> T_12_15.lc_trk_g3_7
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 255)  (624 255)  routing T_12_15.rgt_op_6 <X> T_12_15.lc_trk_g3_6
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 255)  (628 255)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 255)  (632 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (633 255)  (633 255)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.input_2_7
 (34 15)  (634 255)  (634 255)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.input_2_7
 (35 15)  (635 255)  (635 255)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.input_2_7
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (40 15)  (640 255)  (640 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (44 0)  (698 240)  (698 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (42 1)  (696 241)  (696 241)  LC_0 Logic Functioning bit
 (50 1)  (704 241)  (704 241)  Carry_In_Mux bit 

 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (6 2)  (660 242)  (660 242)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_t_37
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (44 2)  (698 242)  (698 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (0 3)  (654 243)  (654 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 3)  (656 243)  (656 243)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (15 4)  (669 244)  (669 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (16 4)  (670 244)  (670 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (21 4)  (675 244)  (675 244)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 244)  (679 244)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g1_2
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (44 4)  (698 244)  (698 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (18 5)  (672 245)  (672 245)  routing T_13_15.sp4_h_l_4 <X> T_13_15.lc_trk_g1_1
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (3 6)  (657 246)  (657 246)  routing T_13_15.sp12_v_b_0 <X> T_13_15.sp12_v_t_23
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g1_5
 (25 6)  (679 246)  (679 246)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g1_6
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (44 6)  (698 246)  (698 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 248)  (682 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (44 8)  (698 248)  (698 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (19 10)  (673 250)  (673 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (42 10)  (696 250)  (696 250)  LC_5 Logic Functioning bit
 (44 10)  (698 250)  (698 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (14 12)  (668 252)  (668 252)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g3_0
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (44 12)  (698 252)  (698 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (0 14)  (654 254)  (654 254)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (658 254)  (658 254)  routing T_13_15.sp4_h_r_9 <X> T_13_15.sp4_v_t_44
 (14 14)  (668 254)  (668 254)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g3_4
 (15 14)  (669 254)  (669 254)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g3_5
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (675 254)  (675 254)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g3_7
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (39 14)  (693 254)  (693 254)  LC_7 Logic Functioning bit
 (41 14)  (695 254)  (695 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (44 14)  (698 254)  (698 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (0 15)  (654 255)  (654 255)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 255)  (655 255)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (659 255)  (659 255)  routing T_13_15.sp4_h_r_9 <X> T_13_15.sp4_v_t_44
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (672 255)  (672 255)  routing T_13_15.sp4_h_l_16 <X> T_13_15.lc_trk_g3_5
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (41 15)  (695 255)  (695 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (16 2)  (724 242)  (724 242)  routing T_14_15.sp12_h_l_18 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (731 242)  (731 242)  routing T_14_15.sp12_h_l_12 <X> T_14_15.lc_trk_g0_7
 (18 3)  (726 243)  (726 243)  routing T_14_15.sp12_h_l_18 <X> T_14_15.lc_trk_g0_5
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 244)  (743 244)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_2
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (46 4)  (754 244)  (754 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (741 245)  (741 245)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_2
 (34 5)  (742 245)  (742 245)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.input_2_2
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (38 5)  (746 245)  (746 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (4 10)  (712 250)  (712 250)  routing T_14_15.sp4_v_b_10 <X> T_14_15.sp4_v_t_43
 (6 10)  (714 250)  (714 250)  routing T_14_15.sp4_v_b_10 <X> T_14_15.sp4_v_t_43
 (14 10)  (722 250)  (722 250)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (21 10)  (729 250)  (729 250)  routing T_14_15.sp4_h_r_39 <X> T_14_15.lc_trk_g2_7
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (731 250)  (731 250)  routing T_14_15.sp4_h_r_39 <X> T_14_15.lc_trk_g2_7
 (24 10)  (732 250)  (732 250)  routing T_14_15.sp4_h_r_39 <X> T_14_15.lc_trk_g2_7
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 250)  (743 250)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_5
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (42 10)  (750 250)  (750 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (15 11)  (723 251)  (723 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_h_r_36 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 251)  (741 251)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_5
 (35 11)  (743 251)  (743 251)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_5
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (48 11)  (756 251)  (756 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (761 251)  (761 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (723 252)  (723 252)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g3_1
 (16 12)  (724 252)  (724 252)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g3_1
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g3_1
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (16 15)  (724 255)  (724 255)  routing T_14_15.sp12_v_b_12 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_15_15

 (4 0)  (766 240)  (766 240)  routing T_15_15.sp4_v_t_37 <X> T_15_15.sp4_v_b_0
 (15 0)  (777 240)  (777 240)  routing T_15_15.bot_op_1 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (762 242)  (762 242)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (764 243)  (764 243)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (0 4)  (762 244)  (762 244)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (1 4)  (763 244)  (763 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 245)  (762 245)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (1 5)  (763 245)  (763 245)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (13 5)  (775 245)  (775 245)  routing T_15_15.sp4_v_t_37 <X> T_15_15.sp4_h_r_5
 (3 6)  (765 246)  (765 246)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_v_t_23
 (15 6)  (777 246)  (777 246)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g1_5
 (16 6)  (778 246)  (778 246)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (780 247)  (780 247)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g1_5
 (14 9)  (776 249)  (776 249)  routing T_15_15.sp4_r_v_b_32 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (6 10)  (768 250)  (768 250)  routing T_15_15.sp4_h_l_36 <X> T_15_15.sp4_v_t_43
 (25 10)  (787 250)  (787 250)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g2_6
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 252)  (785 252)  routing T_15_15.sp4_v_t_30 <X> T_15_15.lc_trk_g3_3
 (24 12)  (786 252)  (786 252)  routing T_15_15.sp4_v_t_30 <X> T_15_15.lc_trk_g3_3
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (44 13)  (806 253)  (806 253)  LC_6 Logic Functioning bit
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 255)  (762 255)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r


LogicTile_16_15

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (4 0)  (820 240)  (820 240)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_v_b_0
 (6 0)  (822 240)  (822 240)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_v_b_0
 (10 0)  (826 240)  (826 240)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_r_1
 (3 2)  (819 242)  (819 242)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_h_l_23
 (4 4)  (820 244)  (820 244)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_v_b_3
 (9 4)  (825 244)  (825 244)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_h_r_4
 (5 5)  (821 245)  (821 245)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_v_b_3
 (8 6)  (824 246)  (824 246)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_h_l_41
 (9 6)  (825 246)  (825 246)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_h_l_41
 (3 10)  (819 250)  (819 250)  routing T_16_15.sp12_v_t_22 <X> T_16_15.sp12_h_l_22
 (6 12)  (822 252)  (822 252)  routing T_16_15.sp4_v_t_43 <X> T_16_15.sp4_v_b_9
 (5 13)  (821 253)  (821 253)  routing T_16_15.sp4_v_t_43 <X> T_16_15.sp4_v_b_9


LogicTile_17_15

 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 240)  (908 240)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (51 1)  (925 241)  (925 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 242)  (910 242)  LC_1 Logic Functioning bit
 (37 2)  (911 242)  (911 242)  LC_1 Logic Functioning bit
 (38 2)  (912 242)  (912 242)  LC_1 Logic Functioning bit
 (39 2)  (913 242)  (913 242)  LC_1 Logic Functioning bit
 (45 2)  (919 242)  (919 242)  LC_1 Logic Functioning bit
 (0 3)  (874 243)  (874 243)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 3)  (876 243)  (876 243)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (31 3)  (905 243)  (905 243)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 243)  (910 243)  LC_1 Logic Functioning bit
 (37 3)  (911 243)  (911 243)  LC_1 Logic Functioning bit
 (38 3)  (912 243)  (912 243)  LC_1 Logic Functioning bit
 (39 3)  (913 243)  (913 243)  LC_1 Logic Functioning bit
 (0 4)  (874 244)  (874 244)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (889 244)  (889 244)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (16 4)  (890 244)  (890 244)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (17 4)  (891 244)  (891 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 244)  (892 244)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.top_op_3 <X> T_17_15.lc_trk_g1_3
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (18 5)  (892 245)  (892 245)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (21 5)  (895 245)  (895 245)  routing T_17_15.top_op_3 <X> T_17_15.lc_trk_g1_3
 (14 6)  (888 246)  (888 246)  routing T_17_15.wire_logic_cluster/lc_4/out <X> T_17_15.lc_trk_g1_4
 (16 6)  (890 246)  (890 246)  routing T_17_15.sp4_v_b_13 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 246)  (892 246)  routing T_17_15.sp4_v_b_13 <X> T_17_15.lc_trk_g1_5
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 247)  (892 247)  routing T_17_15.sp4_v_b_13 <X> T_17_15.lc_trk_g1_5
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 249)  (897 249)  routing T_17_15.sp4_v_b_42 <X> T_17_15.lc_trk_g2_2
 (24 9)  (898 249)  (898 249)  routing T_17_15.sp4_v_b_42 <X> T_17_15.lc_trk_g2_2
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (44 9)  (918 249)  (918 249)  LC_4 Logic Functioning bit
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 250)  (892 250)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g2_5
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (38 10)  (912 250)  (912 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (36 11)  (910 251)  (910 251)  LC_5 Logic Functioning bit
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (38 11)  (912 251)  (912 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (44 11)  (918 251)  (918 251)  LC_5 Logic Functioning bit
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 252)  (892 252)  routing T_17_15.wire_logic_cluster/lc_1/out <X> T_17_15.lc_trk_g3_1
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 255)  (874 255)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 255)  (875 255)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_7/s_r


LogicTile_18_15

 (21 0)  (949 240)  (949 240)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g0_3
 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (37 0)  (965 240)  (965 240)  LC_0 Logic Functioning bit
 (38 0)  (966 240)  (966 240)  LC_0 Logic Functioning bit
 (39 0)  (967 240)  (967 240)  LC_0 Logic Functioning bit
 (45 0)  (973 240)  (973 240)  LC_0 Logic Functioning bit
 (31 1)  (959 241)  (959 241)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 241)  (964 241)  LC_0 Logic Functioning bit
 (37 1)  (965 241)  (965 241)  LC_0 Logic Functioning bit
 (38 1)  (966 241)  (966 241)  LC_0 Logic Functioning bit
 (39 1)  (967 241)  (967 241)  LC_0 Logic Functioning bit
 (0 2)  (928 242)  (928 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 242)  (962 242)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (0 3)  (928 243)  (928 243)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 3)  (930 243)  (930 243)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (14 3)  (942 243)  (942 243)  routing T_18_15.sp4_r_v_b_28 <X> T_18_15.lc_trk_g0_4
 (17 3)  (945 243)  (945 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (37 3)  (965 243)  (965 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (44 3)  (972 243)  (972 243)  LC_1 Logic Functioning bit
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 245)  (928 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 246)  (946 246)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g1_5
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (41 6)  (969 246)  (969 246)  LC_3 Logic Functioning bit
 (43 6)  (971 246)  (971 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (28 7)  (956 247)  (956 247)  routing T_18_15.lc_trk_g2_1 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 247)  (965 247)  LC_3 Logic Functioning bit
 (39 7)  (967 247)  (967 247)  LC_3 Logic Functioning bit
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (44 7)  (972 247)  (972 247)  LC_3 Logic Functioning bit
 (14 8)  (942 248)  (942 248)  routing T_18_15.wire_logic_cluster/lc_0/out <X> T_18_15.lc_trk_g2_0
 (15 8)  (943 248)  (943 248)  routing T_18_15.tnl_op_1 <X> T_18_15.lc_trk_g2_1
 (17 8)  (945 248)  (945 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (946 249)  (946 249)  routing T_18_15.tnl_op_1 <X> T_18_15.lc_trk_g2_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (36 11)  (964 251)  (964 251)  LC_5 Logic Functioning bit
 (37 11)  (965 251)  (965 251)  LC_5 Logic Functioning bit
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (39 11)  (967 251)  (967 251)  LC_5 Logic Functioning bit
 (44 11)  (972 251)  (972 251)  LC_5 Logic Functioning bit
 (15 12)  (943 252)  (943 252)  routing T_18_15.sp4_h_r_25 <X> T_18_15.lc_trk_g3_1
 (16 12)  (944 252)  (944 252)  routing T_18_15.sp4_h_r_25 <X> T_18_15.lc_trk_g3_1
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (949 252)  (949 252)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (24 12)  (952 252)  (952 252)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (18 13)  (946 253)  (946 253)  routing T_18_15.sp4_h_r_25 <X> T_18_15.lc_trk_g3_1
 (21 13)  (949 253)  (949 253)  routing T_18_15.sp4_h_r_43 <X> T_18_15.lc_trk_g3_3
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (929 255)  (929 255)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r


LogicTile_19_15

 (13 2)  (995 242)  (995 242)  routing T_19_15.sp4_v_b_2 <X> T_19_15.sp4_v_t_39
 (2 8)  (984 248)  (984 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (986 248)  (986 248)  routing T_19_15.sp4_h_l_43 <X> T_19_15.sp4_v_b_6
 (5 9)  (987 249)  (987 249)  routing T_19_15.sp4_h_l_43 <X> T_19_15.sp4_v_b_6
 (5 10)  (987 250)  (987 250)  routing T_19_15.sp4_v_t_43 <X> T_19_15.sp4_h_l_43
 (6 11)  (988 251)  (988 251)  routing T_19_15.sp4_v_t_43 <X> T_19_15.sp4_h_l_43
 (10 15)  (992 255)  (992 255)  routing T_19_15.sp4_h_l_40 <X> T_19_15.sp4_v_t_47


LogicTile_21_15

 (8 9)  (1098 249)  (1098 249)  routing T_21_15.sp4_v_t_41 <X> T_21_15.sp4_v_b_7
 (10 9)  (1100 249)  (1100 249)  routing T_21_15.sp4_v_t_41 <X> T_21_15.sp4_v_b_7


LogicTile_22_15

 (11 5)  (1155 245)  (1155 245)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_h_r_5
 (13 5)  (1157 245)  (1157 245)  routing T_22_15.sp4_h_l_44 <X> T_22_15.sp4_h_r_5


RAM_Tile_25_15

 (6 0)  (1312 240)  (1312 240)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_v_b_0
 (5 1)  (1311 241)  (1311 241)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_v_b_0
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (1306 243)  (1306 243)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.wire_bram/ram/RCLK
 (2 3)  (1308 243)  (1308 243)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.wire_bram/ram/RCLK
 (15 4)  (1321 244)  (1321 244)  routing T_25_15.sp4_h_r_9 <X> T_25_15.lc_trk_g1_1
 (16 4)  (1322 244)  (1322 244)  routing T_25_15.sp4_h_r_9 <X> T_25_15.lc_trk_g1_1
 (17 4)  (1323 244)  (1323 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1324 244)  (1324 244)  routing T_25_15.sp4_h_r_9 <X> T_25_15.lc_trk_g1_1
 (25 4)  (1331 244)  (1331 244)  routing T_25_15.sp4_v_b_2 <X> T_25_15.lc_trk_g1_2
 (22 5)  (1328 245)  (1328 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 245)  (1329 245)  routing T_25_15.sp4_v_b_2 <X> T_25_15.lc_trk_g1_2
 (11 6)  (1317 246)  (1317 246)  routing T_25_15.sp4_v_b_2 <X> T_25_15.sp4_v_t_40
 (12 7)  (1318 247)  (1318 247)  routing T_25_15.sp4_v_b_2 <X> T_25_15.sp4_v_t_40
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g1_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (41 8)  (1347 248)  (1347 248)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (1336 249)  (1336 249)  routing T_25_15.lc_trk_g1_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (5 12)  (1311 252)  (1311 252)  routing T_25_15.sp4_v_t_44 <X> T_25_15.sp4_h_r_9
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE


LogicTile_26_15

 (12 7)  (1360 247)  (1360 247)  routing T_26_15.sp4_h_l_40 <X> T_26_15.sp4_v_t_40


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (417 224)  (417 224)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (22 0)  (418 224)  (418 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 224)  (419 224)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (417 225)  (417 225)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g0_3
 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 227)  (396 227)  routing T_8_14.glb_netwk_3 <X> T_8_14.wire_bram/ram/WCLK
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (3 4)  (399 228)  (399 228)  routing T_8_14.sp12_v_t_23 <X> T_8_14.sp12_h_r_0
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (13 6)  (409 230)  (409 230)  routing T_8_14.sp4_h_r_5 <X> T_8_14.sp4_v_t_40
 (15 6)  (411 230)  (411 230)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g1_5
 (16 6)  (412 230)  (412 230)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g1_5
 (17 6)  (413 230)  (413 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (12 7)  (408 231)  (408 231)  routing T_8_14.sp4_h_r_5 <X> T_8_14.sp4_v_t_40
 (18 7)  (414 231)  (414 231)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g1_5
 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (30 9)  (426 233)  (426 233)  routing T_8_14.lc_trk_g0_3 <X> T_8_14.wire_bram/ram/WDATA_3
 (38 9)  (434 233)  (434 233)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (9 11)  (405 235)  (405 235)  routing T_8_14.sp4_v_b_11 <X> T_8_14.sp4_v_t_42
 (10 11)  (406 235)  (406 235)  routing T_8_14.sp4_v_b_11 <X> T_8_14.sp4_v_t_42
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 239)  (396 239)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WE


LogicTile_9_14

 (19 7)  (457 231)  (457 231)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_10_14

 (13 14)  (505 238)  (505 238)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_v_t_46
 (12 15)  (504 239)  (504 239)  routing T_10_14.sp4_h_r_11 <X> T_10_14.sp4_v_t_46


LogicTile_11_14

 (9 11)  (555 235)  (555 235)  routing T_11_14.sp4_v_b_7 <X> T_11_14.sp4_v_t_42


LogicTile_12_14

 (2 0)  (602 224)  (602 224)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (21 0)  (621 224)  (621 224)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g0_3
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (38 1)  (638 225)  (638 225)  LC_0 Logic Functioning bit
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (19 2)  (619 226)  (619 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (0 3)  (600 227)  (600 227)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 3)  (602 227)  (602 227)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (15 4)  (615 228)  (615 228)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g1_1
 (16 4)  (616 228)  (616 228)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g1_1
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (626 228)  (626 228)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 228)  (628 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 228)  (630 228)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (41 4)  (641 228)  (641 228)  LC_2 Logic Functioning bit
 (42 4)  (642 228)  (642 228)  LC_2 Logic Functioning bit
 (43 4)  (643 228)  (643 228)  LC_2 Logic Functioning bit
 (3 5)  (603 229)  (603 229)  routing T_12_14.sp12_h_l_23 <X> T_12_14.sp12_h_r_0
 (18 5)  (618 229)  (618 229)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g1_1
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 229)  (633 229)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (38 5)  (638 229)  (638 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (43 5)  (643 229)  (643 229)  LC_2 Logic Functioning bit
 (12 6)  (612 230)  (612 230)  routing T_12_14.sp4_v_b_5 <X> T_12_14.sp4_h_l_40
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 230)  (624 230)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (50 6)  (650 230)  (650 230)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (621 231)  (621 231)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (38 7)  (638 231)  (638 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (14 8)  (614 232)  (614 232)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g2_0
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.tnr_op_3 <X> T_12_14.lc_trk_g2_3
 (15 9)  (615 233)  (615 233)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g2_0
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 10)  (621 234)  (621 234)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (26 11)  (626 235)  (626 235)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 235)  (627 235)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g3_6 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (38 11)  (638 235)  (638 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (40 11)  (640 235)  (640 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 236)  (624 236)  routing T_12_14.tnr_op_3 <X> T_12_14.lc_trk_g3_3
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (40 12)  (640 236)  (640 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (48 12)  (648 236)  (648 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (650 236)  (650 236)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (40 13)  (640 237)  (640 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (53 13)  (653 237)  (653 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (615 238)  (615 238)  routing T_12_14.tnr_op_5 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (624 238)  (624 238)  routing T_12_14.tnr_op_7 <X> T_12_14.lc_trk_g3_7
 (26 14)  (626 238)  (626 238)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 238)  (631 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 238)  (633 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (15 15)  (615 239)  (615 239)  routing T_12_14.tnr_op_4 <X> T_12_14.lc_trk_g3_4
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (622 239)  (622 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 239)  (624 239)  routing T_12_14.tnr_op_6 <X> T_12_14.lc_trk_g3_6
 (27 15)  (627 239)  (627 239)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 239)  (636 239)  LC_7 Logic Functioning bit
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (38 15)  (638 239)  (638 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.top_op_3 <X> T_13_14.lc_trk_g0_3
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (21 1)  (675 225)  (675 225)  routing T_13_14.top_op_3 <X> T_13_14.lc_trk_g0_3
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.top_op_2 <X> T_13_14.lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.top_op_2 <X> T_13_14.lc_trk_g0_2
 (27 1)  (681 225)  (681 225)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.input_2_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (41 2)  (695 226)  (695 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (39 3)  (693 227)  (693 227)  LC_1 Logic Functioning bit
 (40 3)  (694 227)  (694 227)  LC_1 Logic Functioning bit
 (41 3)  (695 227)  (695 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (15 4)  (669 228)  (669 228)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (14 5)  (668 229)  (668 229)  routing T_13_14.top_op_0 <X> T_13_14.lc_trk_g1_0
 (15 5)  (669 229)  (669 229)  routing T_13_14.top_op_0 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (672 229)  (672 229)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g1_1
 (14 10)  (668 234)  (668 234)  routing T_13_14.sp12_v_t_3 <X> T_13_14.lc_trk_g2_4
 (16 10)  (670 234)  (670 234)  routing T_13_14.sp4_v_t_16 <X> T_13_14.lc_trk_g2_5
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.sp4_v_t_16 <X> T_13_14.lc_trk_g2_5
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (41 10)  (695 234)  (695 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (51 10)  (705 234)  (705 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (668 235)  (668 235)  routing T_13_14.sp12_v_t_3 <X> T_13_14.lc_trk_g2_4
 (15 11)  (669 235)  (669 235)  routing T_13_14.sp12_v_t_3 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (39 11)  (693 235)  (693 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (3 12)  (657 236)  (657 236)  routing T_13_14.sp12_v_b_1 <X> T_13_14.sp12_h_r_1
 (15 12)  (669 236)  (669 236)  routing T_13_14.sp4_v_t_28 <X> T_13_14.lc_trk_g3_1
 (16 12)  (670 236)  (670 236)  routing T_13_14.sp4_v_t_28 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (3 13)  (657 237)  (657 237)  routing T_13_14.sp12_v_b_1 <X> T_13_14.sp12_h_r_1
 (11 14)  (665 238)  (665 238)  routing T_13_14.sp4_v_b_8 <X> T_13_14.sp4_v_t_46
 (12 15)  (666 239)  (666 239)  routing T_13_14.sp4_v_b_8 <X> T_13_14.sp4_v_t_46


LogicTile_14_14

 (8 0)  (716 224)  (716 224)  routing T_14_14.sp4_v_b_1 <X> T_14_14.sp4_h_r_1
 (9 0)  (717 224)  (717 224)  routing T_14_14.sp4_v_b_1 <X> T_14_14.sp4_h_r_1
 (21 0)  (729 224)  (729 224)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g0_3
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (44 1)  (752 225)  (752 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (722 226)  (722 226)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g0_4
 (0 3)  (708 227)  (708 227)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 3)  (710 227)  (710 227)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (0 4)  (708 228)  (708 228)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 229)  (708 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (3 7)  (711 231)  (711 231)  routing T_14_14.sp12_h_l_23 <X> T_14_14.sp12_v_t_23
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (14 8)  (722 232)  (722 232)  routing T_14_14.wire_logic_cluster/lc_0/out <X> T_14_14.lc_trk_g2_0
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (44 9)  (752 233)  (752 233)  LC_4 Logic Functioning bit
 (21 10)  (729 234)  (729 234)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 234)  (733 234)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g2_6
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (14 11)  (722 235)  (722 235)  routing T_14_14.sp12_v_b_20 <X> T_14_14.lc_trk_g2_4
 (16 11)  (724 235)  (724 235)  routing T_14_14.sp12_v_b_20 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (15 12)  (723 236)  (723 236)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g3_1
 (16 12)  (724 236)  (724 236)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (729 236)  (729 236)  routing T_14_14.sp4_h_r_43 <X> T_14_14.lc_trk_g3_3
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (731 236)  (731 236)  routing T_14_14.sp4_h_r_43 <X> T_14_14.lc_trk_g3_3
 (24 12)  (732 236)  (732 236)  routing T_14_14.sp4_h_r_43 <X> T_14_14.lc_trk_g3_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (14 13)  (722 237)  (722 237)  routing T_14_14.sp4_r_v_b_40 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (726 237)  (726 237)  routing T_14_14.sp4_h_r_25 <X> T_14_14.lc_trk_g3_1
 (21 13)  (729 237)  (729 237)  routing T_14_14.sp4_h_r_43 <X> T_14_14.lc_trk_g3_3
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (39 13)  (747 237)  (747 237)  LC_6 Logic Functioning bit
 (44 13)  (752 237)  (752 237)  LC_6 Logic Functioning bit
 (0 14)  (708 238)  (708 238)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 238)  (741 238)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (1 15)  (709 239)  (709 239)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (11 15)  (719 239)  (719 239)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_h_l_46
 (13 15)  (721 239)  (721 239)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_h_l_46
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (38 15)  (746 239)  (746 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (0 2)  (762 226)  (762 226)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (15 2)  (777 226)  (777 226)  routing T_15_14.lft_op_5 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 226)  (780 226)  routing T_15_14.lft_op_5 <X> T_15_14.lc_trk_g0_5
 (26 2)  (788 226)  (788 226)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (0 3)  (762 227)  (762 227)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 3)  (764 227)  (764 227)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (44 3)  (806 227)  (806 227)  LC_1 Logic Functioning bit
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (9 4)  (771 228)  (771 228)  routing T_15_14.sp4_v_t_41 <X> T_15_14.sp4_h_r_4
 (13 4)  (775 228)  (775 228)  routing T_15_14.sp4_h_l_40 <X> T_15_14.sp4_v_b_5
 (21 4)  (783 228)  (783 228)  routing T_15_14.sp4_h_r_11 <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (785 228)  (785 228)  routing T_15_14.sp4_h_r_11 <X> T_15_14.lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.sp4_h_r_11 <X> T_15_14.lc_trk_g1_3
 (0 5)  (762 229)  (762 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (12 5)  (774 229)  (774 229)  routing T_15_14.sp4_h_l_40 <X> T_15_14.sp4_v_b_5
 (16 6)  (778 230)  (778 230)  routing T_15_14.sp4_v_b_13 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.sp4_v_b_13 <X> T_15_14.lc_trk_g1_5
 (18 7)  (780 231)  (780 231)  routing T_15_14.sp4_v_b_13 <X> T_15_14.lc_trk_g1_5
 (5 10)  (767 234)  (767 234)  routing T_15_14.sp4_v_t_43 <X> T_15_14.sp4_h_l_43
 (6 11)  (768 235)  (768 235)  routing T_15_14.sp4_v_t_43 <X> T_15_14.sp4_h_l_43
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (4 13)  (766 237)  (766 237)  routing T_15_14.sp4_v_t_41 <X> T_15_14.sp4_h_r_9
 (13 13)  (775 237)  (775 237)  routing T_15_14.sp4_v_t_43 <X> T_15_14.sp4_h_r_11
 (18 13)  (780 237)  (780 237)  routing T_15_14.sp4_r_v_b_41 <X> T_15_14.lc_trk_g3_1
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (773 238)  (773 238)  routing T_15_14.sp4_h_l_43 <X> T_15_14.sp4_v_t_46
 (0 15)  (762 239)  (762 239)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (19 15)  (781 239)  (781 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_14

 (5 0)  (821 224)  (821 224)  routing T_16_14.sp4_v_t_37 <X> T_16_14.sp4_h_r_0
 (8 2)  (824 226)  (824 226)  routing T_16_14.sp4_h_r_5 <X> T_16_14.sp4_h_l_36
 (10 2)  (826 226)  (826 226)  routing T_16_14.sp4_h_r_5 <X> T_16_14.sp4_h_l_36
 (13 5)  (829 229)  (829 229)  routing T_16_14.sp4_v_t_37 <X> T_16_14.sp4_h_r_5
 (13 8)  (829 232)  (829 232)  routing T_16_14.sp4_v_t_45 <X> T_16_14.sp4_v_b_8


LogicTile_17_14

 (12 0)  (886 224)  (886 224)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_h_r_2
 (14 0)  (888 224)  (888 224)  routing T_17_14.sp4_h_l_5 <X> T_17_14.lc_trk_g0_0
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 224)  (907 224)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (14 1)  (888 225)  (888 225)  routing T_17_14.sp4_h_l_5 <X> T_17_14.lc_trk_g0_0
 (15 1)  (889 225)  (889 225)  routing T_17_14.sp4_h_l_5 <X> T_17_14.lc_trk_g0_0
 (16 1)  (890 225)  (890 225)  routing T_17_14.sp4_h_l_5 <X> T_17_14.lc_trk_g0_0
 (17 1)  (891 225)  (891 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 225)  (897 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (24 1)  (898 225)  (898 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (25 1)  (899 225)  (899 225)  routing T_17_14.sp4_h_r_2 <X> T_17_14.lc_trk_g0_2
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (38 1)  (912 225)  (912 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (44 1)  (918 225)  (918 225)  LC_0 Logic Functioning bit
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (876 227)  (876 227)  routing T_17_14.lc_trk_g0_0 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (14 11)  (888 235)  (888 235)  routing T_17_14.sp4_h_l_17 <X> T_17_14.lc_trk_g2_4
 (15 11)  (889 235)  (889 235)  routing T_17_14.sp4_h_l_17 <X> T_17_14.lc_trk_g2_4
 (16 11)  (890 235)  (890 235)  routing T_17_14.sp4_h_l_17 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (14 12)  (888 236)  (888 236)  routing T_17_14.rgt_op_0 <X> T_17_14.lc_trk_g3_0
 (15 13)  (889 237)  (889 237)  routing T_17_14.rgt_op_0 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (874 238)  (874 238)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 239)  (875 239)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r


LogicTile_18_14

 (14 0)  (942 224)  (942 224)  routing T_18_14.lft_op_0 <X> T_18_14.lc_trk_g0_0
 (15 0)  (943 224)  (943 224)  routing T_18_14.top_op_1 <X> T_18_14.lc_trk_g0_1
 (17 0)  (945 224)  (945 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (41 0)  (969 224)  (969 224)  LC_0 Logic Functioning bit
 (43 0)  (971 224)  (971 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (15 1)  (943 225)  (943 225)  routing T_18_14.lft_op_0 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (946 225)  (946 225)  routing T_18_14.top_op_1 <X> T_18_14.lc_trk_g0_1
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (41 1)  (969 225)  (969 225)  LC_0 Logic Functioning bit
 (43 1)  (971 225)  (971 225)  LC_0 Logic Functioning bit
 (0 2)  (928 226)  (928 226)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (930 227)  (930 227)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (0 4)  (928 228)  (928 228)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (2 4)  (930 228)  (930 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 4)  (937 228)  (937 228)  routing T_18_14.sp4_h_l_36 <X> T_18_14.sp4_h_r_4
 (10 4)  (938 228)  (938 228)  routing T_18_14.sp4_h_l_36 <X> T_18_14.sp4_h_r_4
 (0 5)  (928 229)  (928 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (14 9)  (942 233)  (942 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (15 9)  (943 233)  (943 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_h_r_24 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 10)  (942 234)  (942 234)  routing T_18_14.sp4_h_r_44 <X> T_18_14.lc_trk_g2_4
 (14 11)  (942 235)  (942 235)  routing T_18_14.sp4_h_r_44 <X> T_18_14.lc_trk_g2_4
 (15 11)  (943 235)  (943 235)  routing T_18_14.sp4_h_r_44 <X> T_18_14.lc_trk_g2_4
 (16 11)  (944 235)  (944 235)  routing T_18_14.sp4_h_r_44 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (928 238)  (928 238)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (51 14)  (979 238)  (979 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (929 239)  (929 239)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (41 15)  (969 239)  (969 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit


LogicTile_20_14

 (16 0)  (1052 224)  (1052 224)  routing T_20_14.sp4_v_b_1 <X> T_20_14.lc_trk_g0_1
 (17 0)  (1053 224)  (1053 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1054 224)  (1054 224)  routing T_20_14.sp4_v_b_1 <X> T_20_14.lc_trk_g0_1
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (25 2)  (1061 226)  (1061 226)  routing T_20_14.sp4_v_b_6 <X> T_20_14.lc_trk_g0_6
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 226)  (1066 226)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 226)  (1070 226)  routing T_20_14.lc_trk_g1_1 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 226)  (1071 226)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.input_2_1
 (36 2)  (1072 226)  (1072 226)  LC_1 Logic Functioning bit
 (38 2)  (1074 226)  (1074 226)  LC_1 Logic Functioning bit
 (42 2)  (1078 226)  (1078 226)  LC_1 Logic Functioning bit
 (45 2)  (1081 226)  (1081 226)  LC_1 Logic Functioning bit
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 227)  (1038 227)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 227)  (1058 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1059 227)  (1059 227)  routing T_20_14.sp4_v_b_6 <X> T_20_14.lc_trk_g0_6
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 227)  (1066 227)  routing T_20_14.lc_trk_g0_6 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 227)  (1068 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1069 227)  (1069 227)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.input_2_1
 (34 3)  (1070 227)  (1070 227)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.input_2_1
 (35 3)  (1071 227)  (1071 227)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.input_2_1
 (36 3)  (1072 227)  (1072 227)  LC_1 Logic Functioning bit
 (37 3)  (1073 227)  (1073 227)  LC_1 Logic Functioning bit
 (38 3)  (1074 227)  (1074 227)  LC_1 Logic Functioning bit
 (39 3)  (1075 227)  (1075 227)  LC_1 Logic Functioning bit
 (42 3)  (1078 227)  (1078 227)  LC_1 Logic Functioning bit
 (51 3)  (1087 227)  (1087 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (1051 228)  (1051 228)  routing T_20_14.bot_op_1 <X> T_20_14.lc_trk_g1_1
 (17 4)  (1053 228)  (1053 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (4 8)  (1040 232)  (1040 232)  routing T_20_14.sp4_v_t_47 <X> T_20_14.sp4_v_b_6
 (6 8)  (1042 232)  (1042 232)  routing T_20_14.sp4_v_t_47 <X> T_20_14.sp4_v_b_6
 (15 12)  (1051 236)  (1051 236)  routing T_20_14.sp4_v_t_28 <X> T_20_14.lc_trk_g3_1
 (16 12)  (1052 236)  (1052 236)  routing T_20_14.sp4_v_t_28 <X> T_20_14.lc_trk_g3_1
 (17 12)  (1053 236)  (1053 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 15)  (1058 239)  (1058 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1059 239)  (1059 239)  routing T_20_14.sp12_v_t_21 <X> T_20_14.lc_trk_g3_6
 (25 15)  (1061 239)  (1061 239)  routing T_20_14.sp12_v_t_21 <X> T_20_14.lc_trk_g3_6


LogicTile_21_14

 (8 9)  (1098 233)  (1098 233)  routing T_21_14.sp4_h_l_42 <X> T_21_14.sp4_v_b_7
 (9 9)  (1099 233)  (1099 233)  routing T_21_14.sp4_h_l_42 <X> T_21_14.sp4_v_b_7
 (6 12)  (1096 236)  (1096 236)  routing T_21_14.sp4_h_r_4 <X> T_21_14.sp4_v_b_9


LogicTile_22_14

 (4 1)  (1148 225)  (1148 225)  routing T_22_14.sp4_h_l_41 <X> T_22_14.sp4_h_r_0
 (6 1)  (1150 225)  (1150 225)  routing T_22_14.sp4_h_l_41 <X> T_22_14.sp4_h_r_0


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (4 2)  (1310 226)  (1310 226)  routing T_25_14.sp4_v_b_0 <X> T_25_14.sp4_v_t_37
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 227)  (1306 227)  routing T_25_14.glb_netwk_3 <X> T_25_14.wire_bram/ram/WCLK
 (3 3)  (1309 227)  (1309 227)  routing T_25_14.sp12_v_b_0 <X> T_25_14.sp12_h_l_23
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (8 6)  (1314 230)  (1314 230)  routing T_25_14.sp4_h_r_8 <X> T_25_14.sp4_h_l_41
 (10 6)  (1316 230)  (1316 230)  routing T_25_14.sp4_h_r_8 <X> T_25_14.sp4_h_l_41
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (15 8)  (1321 232)  (1321 232)  routing T_25_14.sp4_v_b_41 <X> T_25_14.lc_trk_g2_1
 (16 8)  (1322 232)  (1322 232)  routing T_25_14.sp4_v_b_41 <X> T_25_14.lc_trk_g2_1
 (17 8)  (1323 232)  (1323 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g2_1 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (36 9)  (1342 233)  (1342 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (11 10)  (1317 234)  (1317 234)  routing T_25_14.sp4_v_b_5 <X> T_25_14.sp4_v_t_45
 (12 11)  (1318 235)  (1318 235)  routing T_25_14.sp4_v_b_5 <X> T_25_14.sp4_v_t_45
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 238)  (1321 238)  routing T_25_14.sp4_h_r_37 <X> T_25_14.lc_trk_g3_5
 (16 14)  (1322 238)  (1322 238)  routing T_25_14.sp4_h_r_37 <X> T_25_14.lc_trk_g3_5
 (17 14)  (1323 238)  (1323 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_37 lc_trk_g3_5
 (18 14)  (1324 238)  (1324 238)  routing T_25_14.sp4_h_r_37 <X> T_25_14.lc_trk_g3_5
 (0 15)  (1306 239)  (1306 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (3 15)  (1309 239)  (1309 239)  routing T_25_14.sp12_h_l_22 <X> T_25_14.sp12_v_t_22


LogicTile_26_14

 (6 2)  (1354 226)  (1354 226)  routing T_26_14.sp4_v_b_9 <X> T_26_14.sp4_v_t_37
 (5 3)  (1353 227)  (1353 227)  routing T_26_14.sp4_v_b_9 <X> T_26_14.sp4_v_t_37
 (11 6)  (1359 230)  (1359 230)  routing T_26_14.sp4_h_l_37 <X> T_26_14.sp4_v_t_40


RAM_Tile_8_13

 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 210)  (396 210)  routing T_8_13.lc_trk_g2_0 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (398 211)  (398 211)  routing T_8_13.lc_trk_g2_0 <X> T_8_13.wire_bram/ram/RCLK
 (25 6)  (421 214)  (421 214)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (22 7)  (418 215)  (418 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (419 215)  (419 215)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (24 7)  (420 215)  (420 215)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (25 7)  (421 215)  (421 215)  routing T_8_13.sp4_h_l_11 <X> T_8_13.lc_trk_g1_6
 (27 8)  (423 216)  (423 216)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_bram/ram/WDATA_11
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (426 216)  (426 216)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_bram/ram/WDATA_11
 (37 8)  (433 216)  (433 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (15 9)  (411 217)  (411 217)  routing T_8_13.sp4_v_b_40 <X> T_8_13.lc_trk_g2_0
 (16 9)  (412 217)  (412 217)  routing T_8_13.sp4_v_b_40 <X> T_8_13.lc_trk_g2_0
 (17 9)  (413 217)  (413 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (30 9)  (426 217)  (426 217)  routing T_8_13.lc_trk_g1_6 <X> T_8_13.wire_bram/ram/WDATA_11
 (0 14)  (396 222)  (396 222)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 222)  (413 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (18 15)  (414 223)  (414 223)  routing T_8_13.sp4_r_v_b_45 <X> T_8_13.lc_trk_g3_5


LogicTile_9_13

 (8 11)  (446 219)  (446 219)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_v_t_42
 (10 11)  (448 219)  (448 219)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_v_t_42


LogicTile_11_13

 (11 15)  (557 223)  (557 223)  routing T_11_13.sp4_h_r_11 <X> T_11_13.sp4_h_l_46


LogicTile_13_13

 (0 0)  (654 208)  (654 208)  Negative Clock bit

 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 208)  (684 208)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 208)  (685 208)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 208)  (689 208)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.input_2_0
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (42 0)  (696 208)  (696 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (45 0)  (699 208)  (699 208)  LC_0 Logic Functioning bit
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 209)  (681 209)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (688 209)  (688 209)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.input_2_0
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (42 1)  (696 209)  (696 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (48 1)  (702 209)  (702 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_3 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (675 210)  (675 210)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g0_7
 (22 2)  (676 210)  (676 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 210)  (677 210)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g0_7
 (26 2)  (680 210)  (680 210)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 210)  (684 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (0 3)  (654 211)  (654 211)  routing T_13_13.glb_netwk_3 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (21 3)  (675 211)  (675 211)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g0_7
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 211)  (684 211)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (48 3)  (702 211)  (702 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 212)  (677 212)  routing T_13_13.sp4_v_b_19 <X> T_13_13.lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.sp4_v_b_19 <X> T_13_13.lc_trk_g1_3
 (31 4)  (685 212)  (685 212)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (39 4)  (693 212)  (693 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (43 4)  (697 212)  (697 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (48 4)  (702 212)  (702 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 213)  (681 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (38 5)  (692 213)  (692 213)  LC_2 Logic Functioning bit
 (40 5)  (694 213)  (694 213)  LC_2 Logic Functioning bit
 (42 5)  (696 213)  (696 213)  LC_2 Logic Functioning bit
 (3 6)  (657 214)  (657 214)  routing T_13_13.sp12_v_b_0 <X> T_13_13.sp12_v_t_23
 (15 6)  (669 214)  (669 214)  routing T_13_13.bot_op_5 <X> T_13_13.lc_trk_g1_5
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (675 214)  (675 214)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g1_7
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 214)  (677 214)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g1_7
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (694 214)  (694 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (42 6)  (696 214)  (696 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (48 6)  (702 214)  (702 214)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (21 7)  (675 215)  (675 215)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g1_7
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (40 7)  (694 215)  (694 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (672 218)  (672 218)  routing T_13_13.bnl_op_5 <X> T_13_13.lc_trk_g2_5
 (15 11)  (669 219)  (669 219)  routing T_13_13.sp4_v_t_33 <X> T_13_13.lc_trk_g2_4
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp4_v_t_33 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (672 219)  (672 219)  routing T_13_13.bnl_op_5 <X> T_13_13.lc_trk_g2_5
 (4 13)  (658 221)  (658 221)  routing T_13_13.sp4_v_t_41 <X> T_13_13.sp4_h_r_9
 (0 14)  (654 222)  (654 222)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 223)  (655 223)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r


LogicTile_14_13

 (12 1)  (720 209)  (720 209)  routing T_14_13.sp4_h_r_2 <X> T_14_13.sp4_v_b_2


LogicTile_15_13

 (15 1)  (777 209)  (777 209)  routing T_15_13.sp4_v_t_5 <X> T_15_13.lc_trk_g0_0
 (16 1)  (778 209)  (778 209)  routing T_15_13.sp4_v_t_5 <X> T_15_13.lc_trk_g0_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 209)  (787 209)  routing T_15_13.sp4_r_v_b_33 <X> T_15_13.lc_trk_g0_2
 (14 2)  (776 210)  (776 210)  routing T_15_13.sp12_h_l_3 <X> T_15_13.lc_trk_g0_4
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (43 2)  (805 210)  (805 210)  LC_1 Logic Functioning bit
 (14 3)  (776 211)  (776 211)  routing T_15_13.sp12_h_l_3 <X> T_15_13.lc_trk_g0_4
 (15 3)  (777 211)  (777 211)  routing T_15_13.sp12_h_l_3 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (789 211)  (789 211)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (38 3)  (800 211)  (800 211)  LC_1 Logic Functioning bit
 (51 3)  (813 211)  (813 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (783 213)  (783 213)  routing T_15_13.sp4_r_v_b_27 <X> T_15_13.lc_trk_g1_3
 (15 10)  (777 218)  (777 218)  routing T_15_13.sp4_h_l_24 <X> T_15_13.lc_trk_g2_5
 (16 10)  (778 218)  (778 218)  routing T_15_13.sp4_h_l_24 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.sp4_h_l_24 <X> T_15_13.lc_trk_g2_5
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 220)  (790 220)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 220)  (795 220)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 220)  (797 220)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_6
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (37 12)  (799 220)  (799 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (43 12)  (805 220)  (805 220)  LC_6 Logic Functioning bit
 (14 13)  (776 221)  (776 221)  routing T_15_13.sp12_v_b_16 <X> T_15_13.lc_trk_g3_0
 (16 13)  (778 221)  (778 221)  routing T_15_13.sp12_v_b_16 <X> T_15_13.lc_trk_g3_0
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 221)  (795 221)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_6
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (37 13)  (799 221)  (799 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (19 14)  (781 222)  (781 222)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (50 14)  (812 222)  (812 222)  Cascade bit: LH_LC07_inmux02_5

 (13 15)  (775 223)  (775 223)  routing T_15_13.sp4_v_b_6 <X> T_15_13.sp4_h_l_46
 (28 15)  (790 223)  (790 223)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 223)  (793 223)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (42 15)  (804 223)  (804 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (0 2)  (816 210)  (816 210)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (821 210)  (821 210)  routing T_16_13.sp4_v_t_43 <X> T_16_13.sp4_h_l_37
 (15 2)  (831 210)  (831 210)  routing T_16_13.sp4_h_r_5 <X> T_16_13.lc_trk_g0_5
 (16 2)  (832 210)  (832 210)  routing T_16_13.sp4_h_r_5 <X> T_16_13.lc_trk_g0_5
 (17 2)  (833 210)  (833 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (2 3)  (818 211)  (818 211)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (4 3)  (820 211)  (820 211)  routing T_16_13.sp4_v_t_43 <X> T_16_13.sp4_h_l_37
 (6 3)  (822 211)  (822 211)  routing T_16_13.sp4_v_t_43 <X> T_16_13.sp4_h_l_37
 (18 3)  (834 211)  (834 211)  routing T_16_13.sp4_h_r_5 <X> T_16_13.lc_trk_g0_5
 (21 4)  (837 212)  (837 212)  routing T_16_13.sp4_h_r_11 <X> T_16_13.lc_trk_g1_3
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 212)  (839 212)  routing T_16_13.sp4_h_r_11 <X> T_16_13.lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.sp4_h_r_11 <X> T_16_13.lc_trk_g1_3
 (14 5)  (830 213)  (830 213)  routing T_16_13.sp12_h_r_16 <X> T_16_13.lc_trk_g1_0
 (16 5)  (832 213)  (832 213)  routing T_16_13.sp12_h_r_16 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (15 6)  (831 214)  (831 214)  routing T_16_13.sp4_v_b_21 <X> T_16_13.lc_trk_g1_5
 (16 6)  (832 214)  (832 214)  routing T_16_13.sp4_v_b_21 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (837 214)  (837 214)  routing T_16_13.lft_op_7 <X> T_16_13.lc_trk_g1_7
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 214)  (840 214)  routing T_16_13.lft_op_7 <X> T_16_13.lc_trk_g1_7
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (41 6)  (857 214)  (857 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (28 7)  (844 215)  (844 215)  routing T_16_13.lc_trk_g2_1 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (850 215)  (850 215)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.input_2_3
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (39 7)  (855 215)  (855 215)  LC_3 Logic Functioning bit
 (14 8)  (830 216)  (830 216)  routing T_16_13.sp4_v_b_24 <X> T_16_13.lc_trk_g2_0
 (15 8)  (831 216)  (831 216)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (16 8)  (832 216)  (832 216)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (17 8)  (833 216)  (833 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 216)  (834 216)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (27 8)  (843 216)  (843 216)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 216)  (844 216)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (37 8)  (853 216)  (853 216)  LC_4 Logic Functioning bit
 (43 8)  (859 216)  (859 216)  LC_4 Logic Functioning bit
 (50 8)  (866 216)  (866 216)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (832 217)  (832 217)  routing T_16_13.sp4_v_b_24 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (834 217)  (834 217)  routing T_16_13.sp4_h_r_41 <X> T_16_13.lc_trk_g2_1
 (26 9)  (842 217)  (842 217)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 217)  (843 217)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 217)  (846 217)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 217)  (852 217)  LC_4 Logic Functioning bit
 (37 9)  (853 217)  (853 217)  LC_4 Logic Functioning bit
 (38 9)  (854 217)  (854 217)  LC_4 Logic Functioning bit
 (41 9)  (857 217)  (857 217)  LC_4 Logic Functioning bit
 (42 9)  (858 217)  (858 217)  LC_4 Logic Functioning bit
 (14 10)  (830 218)  (830 218)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (27 10)  (843 218)  (843 218)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 218)  (846 218)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 218)  (847 218)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (45 10)  (861 218)  (861 218)  LC_5 Logic Functioning bit
 (50 10)  (866 218)  (866 218)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (867 218)  (867 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (830 219)  (830 219)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (15 11)  (831 219)  (831 219)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (16 11)  (832 219)  (832 219)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (31 11)  (847 219)  (847 219)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 219)  (852 219)  LC_5 Logic Functioning bit
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (43 11)  (859 219)  (859 219)  LC_5 Logic Functioning bit
 (13 13)  (829 221)  (829 221)  routing T_16_13.sp4_v_t_43 <X> T_16_13.sp4_h_r_11
 (22 13)  (838 221)  (838 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_17_13

 (3 6)  (877 214)  (877 214)  routing T_17_13.sp12_v_b_0 <X> T_17_13.sp12_v_t_23
 (8 6)  (882 214)  (882 214)  routing T_17_13.sp4_v_t_47 <X> T_17_13.sp4_h_l_41
 (9 6)  (883 214)  (883 214)  routing T_17_13.sp4_v_t_47 <X> T_17_13.sp4_h_l_41
 (10 6)  (884 214)  (884 214)  routing T_17_13.sp4_v_t_47 <X> T_17_13.sp4_h_l_41


LogicTile_19_13

 (10 12)  (992 220)  (992 220)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_r_10


LogicTile_20_13

 (22 0)  (1058 208)  (1058 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 208)  (1059 208)  routing T_20_13.sp4_v_b_19 <X> T_20_13.lc_trk_g0_3
 (24 0)  (1060 208)  (1060 208)  routing T_20_13.sp4_v_b_19 <X> T_20_13.lc_trk_g0_3
 (28 2)  (1064 210)  (1064 210)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 210)  (1067 210)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 210)  (1070 210)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 210)  (1072 210)  LC_1 Logic Functioning bit
 (38 2)  (1074 210)  (1074 210)  LC_1 Logic Functioning bit
 (39 2)  (1075 210)  (1075 210)  LC_1 Logic Functioning bit
 (43 2)  (1079 210)  (1079 210)  LC_1 Logic Functioning bit
 (26 3)  (1062 211)  (1062 211)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 211)  (1064 211)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 211)  (1065 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 211)  (1067 211)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 211)  (1068 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1071 211)  (1071 211)  routing T_20_13.lc_trk_g0_3 <X> T_20_13.input_2_1
 (37 3)  (1073 211)  (1073 211)  LC_1 Logic Functioning bit
 (38 3)  (1074 211)  (1074 211)  LC_1 Logic Functioning bit
 (39 3)  (1075 211)  (1075 211)  LC_1 Logic Functioning bit
 (43 3)  (1079 211)  (1079 211)  LC_1 Logic Functioning bit
 (22 6)  (1058 214)  (1058 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (13 7)  (1049 215)  (1049 215)  routing T_20_13.sp4_v_b_0 <X> T_20_13.sp4_h_l_40
 (21 7)  (1057 215)  (1057 215)  routing T_20_13.sp4_r_v_b_31 <X> T_20_13.lc_trk_g1_7
 (21 8)  (1057 216)  (1057 216)  routing T_20_13.rgt_op_3 <X> T_20_13.lc_trk_g2_3
 (22 8)  (1058 216)  (1058 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1060 216)  (1060 216)  routing T_20_13.rgt_op_3 <X> T_20_13.lc_trk_g2_3
 (16 9)  (1052 217)  (1052 217)  routing T_20_13.sp12_v_b_8 <X> T_20_13.lc_trk_g2_0
 (17 9)  (1053 217)  (1053 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0


LogicTile_21_13

 (13 4)  (1103 212)  (1103 212)  routing T_21_13.sp4_v_t_40 <X> T_21_13.sp4_v_b_5
 (22 5)  (1112 213)  (1112 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1113 213)  (1113 213)  routing T_21_13.sp4_v_b_18 <X> T_21_13.lc_trk_g1_2
 (24 5)  (1114 213)  (1114 213)  routing T_21_13.sp4_v_b_18 <X> T_21_13.lc_trk_g1_2
 (27 6)  (1117 214)  (1117 214)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 214)  (1118 214)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 214)  (1119 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 214)  (1123 214)  routing T_21_13.lc_trk_g2_2 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 214)  (1126 214)  LC_3 Logic Functioning bit
 (38 6)  (1128 214)  (1128 214)  LC_3 Logic Functioning bit
 (41 6)  (1131 214)  (1131 214)  LC_3 Logic Functioning bit
 (43 6)  (1133 214)  (1133 214)  LC_3 Logic Functioning bit
 (26 7)  (1116 215)  (1116 215)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 215)  (1117 215)  routing T_21_13.lc_trk_g1_2 <X> T_21_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 215)  (1119 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 215)  (1121 215)  routing T_21_13.lc_trk_g2_2 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (1127 215)  (1127 215)  LC_3 Logic Functioning bit
 (39 7)  (1129 215)  (1129 215)  LC_3 Logic Functioning bit
 (41 7)  (1131 215)  (1131 215)  LC_3 Logic Functioning bit
 (43 7)  (1133 215)  (1133 215)  LC_3 Logic Functioning bit
 (25 8)  (1115 216)  (1115 216)  routing T_21_13.sp4_h_r_34 <X> T_21_13.lc_trk_g2_2
 (22 9)  (1112 217)  (1112 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1113 217)  (1113 217)  routing T_21_13.sp4_h_r_34 <X> T_21_13.lc_trk_g2_2
 (24 9)  (1114 217)  (1114 217)  routing T_21_13.sp4_h_r_34 <X> T_21_13.lc_trk_g2_2
 (15 12)  (1105 220)  (1105 220)  routing T_21_13.sp4_v_t_28 <X> T_21_13.lc_trk_g3_1
 (16 12)  (1106 220)  (1106 220)  routing T_21_13.sp4_v_t_28 <X> T_21_13.lc_trk_g3_1
 (17 12)  (1107 220)  (1107 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1


LogicTile_24_13

 (3 6)  (1255 214)  (1255 214)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_v_t_23
 (3 10)  (1255 218)  (1255 218)  routing T_24_13.sp12_v_t_22 <X> T_24_13.sp12_h_l_22


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.lc_trk_g2_0 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (3 2)  (1309 210)  (1309 210)  routing T_25_13.sp12_h_r_0 <X> T_25_13.sp12_h_l_23
 (2 3)  (1308 211)  (1308 211)  routing T_25_13.lc_trk_g2_0 <X> T_25_13.wire_bram/ram/RCLK
 (3 3)  (1309 211)  (1309 211)  routing T_25_13.sp12_h_r_0 <X> T_25_13.sp12_h_l_23
 (14 5)  (1320 213)  (1320 213)  routing T_25_13.sp4_r_v_b_24 <X> T_25_13.lc_trk_g1_0
 (17 5)  (1323 213)  (1323 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (8 7)  (1314 215)  (1314 215)  routing T_25_13.sp4_v_b_1 <X> T_25_13.sp4_v_t_41
 (10 7)  (1316 215)  (1316 215)  routing T_25_13.sp4_v_b_1 <X> T_25_13.sp4_v_t_41
 (14 8)  (1320 216)  (1320 216)  routing T_25_13.sp4_v_t_13 <X> T_25_13.lc_trk_g2_0
 (27 8)  (1333 216)  (1333 216)  routing T_25_13.lc_trk_g1_0 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (37 8)  (1343 216)  (1343 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (16 9)  (1322 217)  (1322 217)  routing T_25_13.sp4_v_t_13 <X> T_25_13.lc_trk_g2_0
 (17 9)  (1323 217)  (1323 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (14 11)  (1320 219)  (1320 219)  routing T_25_13.sp4_r_v_b_36 <X> T_25_13.lc_trk_g2_4
 (17 11)  (1323 219)  (1323 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE


IO_Tile_0_12

 (14 13)  (3 205)  (3 205)  routing T_0_12.span4_vert_t_15 <X> T_0_12.span4_vert_b_3


LogicTile_6_12

 (6 6)  (294 198)  (294 198)  routing T_6_12.sp4_v_b_0 <X> T_6_12.sp4_v_t_38
 (5 7)  (293 199)  (293 199)  routing T_6_12.sp4_v_b_0 <X> T_6_12.sp4_v_t_38
 (5 8)  (293 200)  (293 200)  routing T_6_12.sp4_v_b_0 <X> T_6_12.sp4_h_r_6
 (4 9)  (292 201)  (292 201)  routing T_6_12.sp4_v_b_0 <X> T_6_12.sp4_h_r_6
 (6 9)  (294 201)  (294 201)  routing T_6_12.sp4_v_b_0 <X> T_6_12.sp4_h_r_6


RAM_Tile_8_12

 (7 0)  (403 192)  (403 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 194)  (403 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 195)  (396 195)  routing T_8_12.glb_netwk_3 <X> T_8_12.wire_bram/ram/WCLK
 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 196)  (403 196)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (12 5)  (408 197)  (408 197)  routing T_8_12.sp4_h_r_5 <X> T_8_12.sp4_v_b_5
 (7 6)  (403 198)  (403 198)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (15 6)  (411 198)  (411 198)  routing T_8_12.sp4_h_r_5 <X> T_8_12.lc_trk_g1_5
 (16 6)  (412 198)  (412 198)  routing T_8_12.sp4_h_r_5 <X> T_8_12.lc_trk_g1_5
 (17 6)  (413 198)  (413 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (8 7)  (404 199)  (404 199)  routing T_8_12.sp4_h_r_4 <X> T_8_12.sp4_v_t_41
 (9 7)  (405 199)  (405 199)  routing T_8_12.sp4_h_r_4 <X> T_8_12.sp4_v_t_41
 (18 7)  (414 199)  (414 199)  routing T_8_12.sp4_h_r_5 <X> T_8_12.lc_trk_g1_5
 (27 8)  (423 200)  (423 200)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_bram/ram/WDATA_3
 (28 8)  (424 200)  (424 200)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_bram/ram/WDATA_3
 (29 8)  (425 200)  (425 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (426 200)  (426 200)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_bram/ram/WDATA_3
 (37 8)  (433 200)  (433 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 201)  (426 201)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_bram/ram/WDATA_3
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (11 14)  (407 206)  (407 206)  routing T_8_12.sp4_h_r_5 <X> T_8_12.sp4_v_t_46
 (13 14)  (409 206)  (409 206)  routing T_8_12.sp4_h_r_5 <X> T_8_12.sp4_v_t_46
 (0 15)  (396 207)  (396 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_bram/ram/WE
 (12 15)  (408 207)  (408 207)  routing T_8_12.sp4_h_r_5 <X> T_8_12.sp4_v_t_46
 (22 15)  (418 207)  (418 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (419 207)  (419 207)  routing T_8_12.sp4_h_r_30 <X> T_8_12.lc_trk_g3_6
 (24 15)  (420 207)  (420 207)  routing T_8_12.sp4_h_r_30 <X> T_8_12.lc_trk_g3_6
 (25 15)  (421 207)  (421 207)  routing T_8_12.sp4_h_r_30 <X> T_8_12.lc_trk_g3_6


LogicTile_9_12

 (4 2)  (442 194)  (442 194)  routing T_9_12.sp4_v_b_4 <X> T_9_12.sp4_v_t_37
 (6 2)  (444 194)  (444 194)  routing T_9_12.sp4_v_b_4 <X> T_9_12.sp4_v_t_37
 (4 6)  (442 198)  (442 198)  routing T_9_12.sp4_h_r_9 <X> T_9_12.sp4_v_t_38
 (6 6)  (444 198)  (444 198)  routing T_9_12.sp4_h_r_9 <X> T_9_12.sp4_v_t_38
 (5 7)  (443 199)  (443 199)  routing T_9_12.sp4_h_r_9 <X> T_9_12.sp4_v_t_38
 (13 8)  (451 200)  (451 200)  routing T_9_12.sp4_v_t_45 <X> T_9_12.sp4_v_b_8


LogicTile_11_12

 (8 12)  (554 204)  (554 204)  routing T_11_12.sp4_v_b_10 <X> T_11_12.sp4_h_r_10
 (9 12)  (555 204)  (555 204)  routing T_11_12.sp4_v_b_10 <X> T_11_12.sp4_h_r_10


LogicTile_12_12

 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_3 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (621 194)  (621 194)  routing T_12_12.bnr_op_7 <X> T_12_12.lc_trk_g0_7
 (22 2)  (622 194)  (622 194)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (600 195)  (600 195)  routing T_12_12.glb_netwk_3 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (21 3)  (621 195)  (621 195)  routing T_12_12.bnr_op_7 <X> T_12_12.lc_trk_g0_7
 (9 6)  (609 198)  (609 198)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_h_l_41
 (10 6)  (610 198)  (610 198)  routing T_12_12.sp4_h_r_1 <X> T_12_12.sp4_h_l_41
 (12 6)  (612 198)  (612 198)  routing T_12_12.sp4_v_b_5 <X> T_12_12.sp4_h_l_40
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.bnr_op_5 <X> T_12_12.lc_trk_g1_5
 (21 6)  (621 198)  (621 198)  routing T_12_12.sp4_h_l_10 <X> T_12_12.lc_trk_g1_7
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (623 198)  (623 198)  routing T_12_12.sp4_h_l_10 <X> T_12_12.lc_trk_g1_7
 (24 6)  (624 198)  (624 198)  routing T_12_12.sp4_h_l_10 <X> T_12_12.lc_trk_g1_7
 (25 6)  (625 198)  (625 198)  routing T_12_12.bnr_op_6 <X> T_12_12.lc_trk_g1_6
 (18 7)  (618 199)  (618 199)  routing T_12_12.bnr_op_5 <X> T_12_12.lc_trk_g1_5
 (21 7)  (621 199)  (621 199)  routing T_12_12.sp4_h_l_10 <X> T_12_12.lc_trk_g1_7
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (625 199)  (625 199)  routing T_12_12.bnr_op_6 <X> T_12_12.lc_trk_g1_6
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 201)  (624 201)  routing T_12_12.tnr_op_2 <X> T_12_12.lc_trk_g2_2
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (38 10)  (638 202)  (638 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (45 10)  (645 202)  (645 202)  LC_5 Logic Functioning bit
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (37 11)  (637 203)  (637 203)  LC_5 Logic Functioning bit
 (38 11)  (638 203)  (638 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (26 12)  (626 204)  (626 204)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 204)  (631 204)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (635 204)  (635 204)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_6
 (42 12)  (642 204)  (642 204)  LC_6 Logic Functioning bit
 (52 12)  (652 204)  (652 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (627 205)  (627 205)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 205)  (631 205)  routing T_12_12.lc_trk_g0_7 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (634 205)  (634 205)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_6
 (35 13)  (635 205)  (635 205)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_6
 (47 13)  (647 205)  (647 205)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44


LogicTile_13_12

 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 192)  (684 192)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (48 0)  (702 192)  (702 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (668 193)  (668 193)  routing T_13_12.top_op_0 <X> T_13_12.lc_trk_g0_0
 (15 1)  (669 193)  (669 193)  routing T_13_12.top_op_0 <X> T_13_12.lc_trk_g0_0
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 193)  (684 193)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 193)  (685 193)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 193)  (687 193)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.input_2_0
 (35 1)  (689 193)  (689 193)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.input_2_0
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (51 1)  (705 193)  (705 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (676 194)  (676 194)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 194)  (678 194)  routing T_13_12.bot_op_7 <X> T_13_12.lc_trk_g0_7
 (0 3)  (654 195)  (654 195)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (26 4)  (680 196)  (680 196)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 196)  (684 196)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (52 4)  (706 196)  (706 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (681 197)  (681 197)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 197)  (685 197)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 197)  (687 197)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.input_2_2
 (35 5)  (689 197)  (689 197)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.input_2_2
 (42 5)  (696 197)  (696 197)  LC_2 Logic Functioning bit
 (15 6)  (669 198)  (669 198)  routing T_13_12.bot_op_5 <X> T_13_12.lc_trk_g1_5
 (17 6)  (671 198)  (671 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 199)  (678 199)  routing T_13_12.bot_op_6 <X> T_13_12.lc_trk_g1_6
 (25 8)  (679 200)  (679 200)  routing T_13_12.sp4_h_r_34 <X> T_13_12.lc_trk_g2_2
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 201)  (677 201)  routing T_13_12.sp4_h_r_34 <X> T_13_12.lc_trk_g2_2
 (24 9)  (678 201)  (678 201)  routing T_13_12.sp4_h_r_34 <X> T_13_12.lc_trk_g2_2
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (43 10)  (697 202)  (697 202)  LC_5 Logic Functioning bit
 (45 10)  (699 202)  (699 202)  LC_5 Logic Functioning bit
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (38 11)  (692 203)  (692 203)  LC_5 Logic Functioning bit
 (41 11)  (695 203)  (695 203)  LC_5 Logic Functioning bit
 (43 11)  (697 203)  (697 203)  LC_5 Logic Functioning bit
 (26 12)  (680 204)  (680 204)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (52 12)  (706 204)  (706 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g1_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 205)  (686 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (687 205)  (687 205)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.input_2_6
 (35 13)  (689 205)  (689 205)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.input_2_6
 (36 13)  (690 205)  (690 205)  LC_6 Logic Functioning bit
 (46 13)  (700 205)  (700 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (6 14)  (660 206)  (660 206)  routing T_13_12.sp4_v_b_6 <X> T_13_12.sp4_v_t_44
 (5 15)  (659 207)  (659 207)  routing T_13_12.sp4_v_b_6 <X> T_13_12.sp4_v_t_44


LogicTile_15_12

 (19 6)  (781 198)  (781 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (8 13)  (770 205)  (770 205)  routing T_15_12.sp4_h_l_47 <X> T_15_12.sp4_v_b_10
 (9 13)  (771 205)  (771 205)  routing T_15_12.sp4_h_l_47 <X> T_15_12.sp4_v_b_10


LogicTile_16_12

 (4 14)  (820 206)  (820 206)  routing T_16_12.sp4_v_b_9 <X> T_16_12.sp4_v_t_44


LogicTile_20_12

 (19 0)  (1055 192)  (1055 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 7)  (1039 199)  (1039 199)  routing T_20_12.sp12_h_l_23 <X> T_20_12.sp12_v_t_23


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (17 2)  (1323 194)  (1323 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (0 3)  (1306 195)  (1306 195)  routing T_25_12.glb_netwk_3 <X> T_25_12.wire_bram/ram/WCLK
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 195)  (1324 195)  routing T_25_12.sp4_r_v_b_29 <X> T_25_12.lc_trk_g0_5
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 200)  (1336 200)  routing T_25_12.lc_trk_g0_5 <X> T_25_12.wire_bram/ram/WDATA_3
 (38 8)  (1344 200)  (1344 200)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (14 10)  (1320 202)  (1320 202)  routing T_25_12.sp4_v_t_25 <X> T_25_12.lc_trk_g2_4
 (14 11)  (1320 203)  (1320 203)  routing T_25_12.sp4_v_t_25 <X> T_25_12.lc_trk_g2_4
 (16 11)  (1322 203)  (1322 203)  routing T_25_12.sp4_v_t_25 <X> T_25_12.lc_trk_g2_4
 (17 11)  (1323 203)  (1323 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_25 lc_trk_g2_4
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE


LogicTile_26_12

 (9 1)  (1357 193)  (1357 193)  routing T_26_12.sp4_v_t_36 <X> T_26_12.sp4_v_b_1


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (5 4)  (12 180)  (12 180)  routing T_0_11.span12_horz_5 <X> T_0_11.lc_trk_g0_5
 (7 4)  (10 180)  (10 180)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (9 180)  (9 180)  routing T_0_11.span12_horz_5 <X> T_0_11.lc_trk_g0_5
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 180)  (1 180)  IOB_0 IO Functioning bit
 (8 5)  (9 181)  (9 181)  routing T_0_11.span12_horz_5 <X> T_0_11.lc_trk_g0_5
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g0_5 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_6_11

 (3 14)  (291 190)  (291 190)  routing T_6_11.sp12_h_r_1 <X> T_6_11.sp12_v_t_22
 (3 15)  (291 191)  (291 191)  routing T_6_11.sp12_h_r_1 <X> T_6_11.sp12_v_t_22


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


RAM_Tile_8_11

 (21 0)  (417 176)  (417 176)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (22 0)  (418 176)  (418 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (420 176)  (420 176)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (21 1)  (417 177)  (417 177)  routing T_8_11.sp12_h_r_3 <X> T_8_11.lc_trk_g0_3
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (4 2)  (400 178)  (400 178)  routing T_8_11.sp4_v_b_4 <X> T_8_11.sp4_v_t_37
 (6 2)  (402 178)  (402 178)  routing T_8_11.sp4_v_b_4 <X> T_8_11.sp4_v_t_37
 (0 3)  (396 179)  (396 179)  routing T_8_11.lc_trk_g1_1 <X> T_8_11.wire_bram/ram/RCLK
 (2 3)  (398 179)  (398 179)  routing T_8_11.lc_trk_g1_1 <X> T_8_11.wire_bram/ram/RCLK
 (15 4)  (411 180)  (411 180)  routing T_8_11.sp4_h_r_9 <X> T_8_11.lc_trk_g1_1
 (16 4)  (412 180)  (412 180)  routing T_8_11.sp4_h_r_9 <X> T_8_11.lc_trk_g1_1
 (17 4)  (413 180)  (413 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 180)  (414 180)  routing T_8_11.sp4_h_r_9 <X> T_8_11.lc_trk_g1_1
 (29 8)  (425 184)  (425 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (37 8)  (433 184)  (433 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (30 9)  (426 185)  (426 185)  routing T_8_11.lc_trk_g0_3 <X> T_8_11.wire_bram/ram/WDATA_11
 (5 13)  (401 189)  (401 189)  routing T_8_11.sp4_h_r_9 <X> T_8_11.sp4_v_b_9
 (0 14)  (396 190)  (396 190)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (399 190)  (399 190)  routing T_8_11.sp12_h_r_1 <X> T_8_11.sp12_v_t_22
 (17 14)  (413 190)  (413 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 191)  (396 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g3_5 <X> T_8_11.wire_bram/ram/RE
 (3 15)  (399 191)  (399 191)  routing T_8_11.sp12_h_r_1 <X> T_8_11.sp12_v_t_22


LogicTile_9_11

 (3 6)  (441 182)  (441 182)  routing T_9_11.sp12_h_r_0 <X> T_9_11.sp12_v_t_23
 (3 7)  (441 183)  (441 183)  routing T_9_11.sp12_h_r_0 <X> T_9_11.sp12_v_t_23
 (8 15)  (446 191)  (446 191)  routing T_9_11.sp4_v_b_7 <X> T_9_11.sp4_v_t_47
 (10 15)  (448 191)  (448 191)  routing T_9_11.sp4_v_b_7 <X> T_9_11.sp4_v_t_47


LogicTile_10_11

 (3 10)  (495 186)  (495 186)  routing T_10_11.sp12_h_r_1 <X> T_10_11.sp12_h_l_22
 (3 11)  (495 187)  (495 187)  routing T_10_11.sp12_h_r_1 <X> T_10_11.sp12_h_l_22


LogicTile_11_11

 (8 4)  (554 180)  (554 180)  routing T_11_11.sp4_v_b_4 <X> T_11_11.sp4_h_r_4
 (9 4)  (555 180)  (555 180)  routing T_11_11.sp4_v_b_4 <X> T_11_11.sp4_h_r_4
 (12 8)  (558 184)  (558 184)  routing T_11_11.sp4_v_b_8 <X> T_11_11.sp4_h_r_8
 (11 9)  (557 185)  (557 185)  routing T_11_11.sp4_v_b_8 <X> T_11_11.sp4_h_r_8


LogicTile_12_11

 (26 0)  (626 176)  (626 176)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 176)  (628 176)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 176)  (630 176)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 176)  (631 176)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 176)  (633 176)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 176)  (634 176)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (26 1)  (626 177)  (626 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 177)  (627 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 177)  (628 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 177)  (629 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 177)  (631 177)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 177)  (633 177)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_0
 (34 1)  (634 177)  (634 177)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_0
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (48 1)  (648 177)  (648 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (600 178)  (600 178)  routing T_12_11.glb_netwk_3 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (36 2)  (636 178)  (636 178)  LC_1 Logic Functioning bit
 (37 2)  (637 178)  (637 178)  LC_1 Logic Functioning bit
 (38 2)  (638 178)  (638 178)  LC_1 Logic Functioning bit
 (41 2)  (641 178)  (641 178)  LC_1 Logic Functioning bit
 (42 2)  (642 178)  (642 178)  LC_1 Logic Functioning bit
 (43 2)  (643 178)  (643 178)  LC_1 Logic Functioning bit
 (53 2)  (653 178)  (653 178)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (600 179)  (600 179)  routing T_12_11.glb_netwk_3 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (14 3)  (614 179)  (614 179)  routing T_12_11.sp4_r_v_b_28 <X> T_12_11.lc_trk_g0_4
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (622 179)  (622 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 179)  (625 179)  routing T_12_11.sp4_r_v_b_30 <X> T_12_11.lc_trk_g0_6
 (27 3)  (627 179)  (627 179)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 179)  (628 179)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 179)  (632 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (633 179)  (633 179)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.input_2_1
 (34 3)  (634 179)  (634 179)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.input_2_1
 (35 3)  (635 179)  (635 179)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.input_2_1
 (36 3)  (636 179)  (636 179)  LC_1 Logic Functioning bit
 (37 3)  (637 179)  (637 179)  LC_1 Logic Functioning bit
 (39 3)  (639 179)  (639 179)  LC_1 Logic Functioning bit
 (40 3)  (640 179)  (640 179)  LC_1 Logic Functioning bit
 (42 3)  (642 179)  (642 179)  LC_1 Logic Functioning bit
 (43 3)  (643 179)  (643 179)  LC_1 Logic Functioning bit
 (5 4)  (605 180)  (605 180)  routing T_12_11.sp4_v_b_3 <X> T_12_11.sp4_h_r_3
 (12 4)  (612 180)  (612 180)  routing T_12_11.sp4_v_b_11 <X> T_12_11.sp4_h_r_5
 (26 4)  (626 180)  (626 180)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 180)  (627 180)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 180)  (628 180)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 180)  (633 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 180)  (634 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 180)  (635 180)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.input_2_2
 (40 4)  (640 180)  (640 180)  LC_2 Logic Functioning bit
 (45 4)  (645 180)  (645 180)  LC_2 Logic Functioning bit
 (6 5)  (606 181)  (606 181)  routing T_12_11.sp4_v_b_3 <X> T_12_11.sp4_h_r_3
 (11 5)  (611 181)  (611 181)  routing T_12_11.sp4_v_b_11 <X> T_12_11.sp4_h_r_5
 (13 5)  (613 181)  (613 181)  routing T_12_11.sp4_v_b_11 <X> T_12_11.sp4_h_r_5
 (26 5)  (626 181)  (626 181)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 181)  (630 181)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 181)  (632 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (51 5)  (651 181)  (651 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (36 6)  (636 182)  (636 182)  LC_3 Logic Functioning bit
 (38 6)  (638 182)  (638 182)  LC_3 Logic Functioning bit
 (41 6)  (641 182)  (641 182)  LC_3 Logic Functioning bit
 (43 6)  (643 182)  (643 182)  LC_3 Logic Functioning bit
 (45 6)  (645 182)  (645 182)  LC_3 Logic Functioning bit
 (26 7)  (626 183)  (626 183)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 183)  (627 183)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 183)  (628 183)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 183)  (629 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 183)  (637 183)  LC_3 Logic Functioning bit
 (39 7)  (639 183)  (639 183)  LC_3 Logic Functioning bit
 (40 7)  (640 183)  (640 183)  LC_3 Logic Functioning bit
 (42 7)  (642 183)  (642 183)  LC_3 Logic Functioning bit
 (53 7)  (653 183)  (653 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (608 184)  (608 184)  routing T_12_11.sp4_v_b_1 <X> T_12_11.sp4_h_r_7
 (9 8)  (609 184)  (609 184)  routing T_12_11.sp4_v_b_1 <X> T_12_11.sp4_h_r_7
 (10 8)  (610 184)  (610 184)  routing T_12_11.sp4_v_b_1 <X> T_12_11.sp4_h_r_7
 (26 8)  (626 184)  (626 184)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 184)  (628 184)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 184)  (631 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (51 8)  (651 184)  (651 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (626 185)  (626 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 185)  (627 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 185)  (628 185)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 185)  (629 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 185)  (631 185)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 185)  (632 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (633 185)  (633 185)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_4
 (34 9)  (634 185)  (634 185)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_4
 (15 10)  (615 186)  (615 186)  routing T_12_11.rgt_op_5 <X> T_12_11.lc_trk_g2_5
 (17 10)  (617 186)  (617 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 186)  (618 186)  routing T_12_11.rgt_op_5 <X> T_12_11.lc_trk_g2_5
 (31 10)  (631 186)  (631 186)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 186)  (636 186)  LC_5 Logic Functioning bit
 (37 10)  (637 186)  (637 186)  LC_5 Logic Functioning bit
 (38 10)  (638 186)  (638 186)  LC_5 Logic Functioning bit
 (39 10)  (639 186)  (639 186)  LC_5 Logic Functioning bit
 (45 10)  (645 186)  (645 186)  LC_5 Logic Functioning bit
 (19 11)  (619 187)  (619 187)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (31 11)  (631 187)  (631 187)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 187)  (636 187)  LC_5 Logic Functioning bit
 (37 11)  (637 187)  (637 187)  LC_5 Logic Functioning bit
 (38 11)  (638 187)  (638 187)  LC_5 Logic Functioning bit
 (39 11)  (639 187)  (639 187)  LC_5 Logic Functioning bit
 (53 11)  (653 187)  (653 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (618 188)  (618 188)  routing T_12_11.bnl_op_1 <X> T_12_11.lc_trk_g3_1
 (14 13)  (614 189)  (614 189)  routing T_12_11.sp4_r_v_b_40 <X> T_12_11.lc_trk_g3_0
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (618 189)  (618 189)  routing T_12_11.bnl_op_1 <X> T_12_11.lc_trk_g3_1
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 189)  (625 189)  routing T_12_11.sp4_r_v_b_42 <X> T_12_11.lc_trk_g3_2
 (5 14)  (605 190)  (605 190)  routing T_12_11.sp4_v_t_44 <X> T_12_11.sp4_h_l_44
 (21 14)  (621 190)  (621 190)  routing T_12_11.rgt_op_7 <X> T_12_11.lc_trk_g3_7
 (22 14)  (622 190)  (622 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 190)  (624 190)  routing T_12_11.rgt_op_7 <X> T_12_11.lc_trk_g3_7
 (25 14)  (625 190)  (625 190)  routing T_12_11.rgt_op_6 <X> T_12_11.lc_trk_g3_6
 (26 14)  (626 190)  (626 190)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 190)  (627 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 190)  (628 190)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 190)  (631 190)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 190)  (633 190)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 190)  (634 190)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 190)  (635 190)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.input_2_7
 (47 14)  (647 190)  (647 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (6 15)  (606 191)  (606 191)  routing T_12_11.sp4_v_t_44 <X> T_12_11.sp4_h_l_44
 (22 15)  (622 191)  (622 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 191)  (624 191)  routing T_12_11.rgt_op_6 <X> T_12_11.lc_trk_g3_6
 (26 15)  (626 191)  (626 191)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 191)  (627 191)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 191)  (628 191)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 191)  (631 191)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 191)  (632 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (633 191)  (633 191)  routing T_12_11.lc_trk_g2_5 <X> T_12_11.input_2_7
 (38 15)  (638 191)  (638 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (25 0)  (679 176)  (679 176)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (690 176)  (690 176)  LC_0 Logic Functioning bit
 (39 0)  (693 176)  (693 176)  LC_0 Logic Functioning bit
 (41 0)  (695 176)  (695 176)  LC_0 Logic Functioning bit
 (42 0)  (696 176)  (696 176)  LC_0 Logic Functioning bit
 (44 0)  (698 176)  (698 176)  LC_0 Logic Functioning bit
 (47 0)  (701 176)  (701 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (676 177)  (676 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 177)  (677 177)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (24 1)  (678 177)  (678 177)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (25 1)  (679 177)  (679 177)  routing T_13_11.sp4_h_l_7 <X> T_13_11.lc_trk_g0_2
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 177)  (688 177)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.input_2_0
 (35 1)  (689 177)  (689 177)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.input_2_0
 (36 1)  (690 177)  (690 177)  LC_0 Logic Functioning bit
 (39 1)  (693 177)  (693 177)  LC_0 Logic Functioning bit
 (41 1)  (695 177)  (695 177)  LC_0 Logic Functioning bit
 (42 1)  (696 177)  (696 177)  LC_0 Logic Functioning bit
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 178)  (684 178)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (41 2)  (695 178)  (695 178)  LC_1 Logic Functioning bit
 (42 2)  (696 178)  (696 178)  LC_1 Logic Functioning bit
 (44 2)  (698 178)  (698 178)  LC_1 Logic Functioning bit
 (47 2)  (701 178)  (701 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (706 178)  (706 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (669 179)  (669 179)  routing T_13_11.bot_op_4 <X> T_13_11.lc_trk_g0_4
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (32 3)  (686 179)  (686 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (688 179)  (688 179)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.input_2_1
 (36 3)  (690 179)  (690 179)  LC_1 Logic Functioning bit
 (39 3)  (693 179)  (693 179)  LC_1 Logic Functioning bit
 (41 3)  (695 179)  (695 179)  LC_1 Logic Functioning bit
 (42 3)  (696 179)  (696 179)  LC_1 Logic Functioning bit
 (14 4)  (668 180)  (668 180)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g1_0
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 180)  (678 180)  routing T_13_11.bot_op_3 <X> T_13_11.lc_trk_g1_3
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g2_1 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (689 180)  (689 180)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.input_2_2
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (39 4)  (693 180)  (693 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (42 4)  (696 180)  (696 180)  LC_2 Logic Functioning bit
 (44 4)  (698 180)  (698 180)  LC_2 Logic Functioning bit
 (51 4)  (705 180)  (705 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (706 180)  (706 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (668 181)  (668 181)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g1_0
 (15 5)  (669 181)  (669 181)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g1_0
 (16 5)  (670 181)  (670 181)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g1_0
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (32 5)  (686 181)  (686 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (688 181)  (688 181)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.input_2_2
 (36 5)  (690 181)  (690 181)  LC_2 Logic Functioning bit
 (39 5)  (693 181)  (693 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (15 6)  (669 182)  (669 182)  routing T_13_11.bot_op_5 <X> T_13_11.lc_trk_g1_5
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (679 182)  (679 182)  routing T_13_11.sp4_h_r_14 <X> T_13_11.lc_trk_g1_6
 (28 6)  (682 182)  (682 182)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 182)  (684 182)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (689 182)  (689 182)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.input_2_3
 (36 6)  (690 182)  (690 182)  LC_3 Logic Functioning bit
 (39 6)  (693 182)  (693 182)  LC_3 Logic Functioning bit
 (41 6)  (695 182)  (695 182)  LC_3 Logic Functioning bit
 (42 6)  (696 182)  (696 182)  LC_3 Logic Functioning bit
 (44 6)  (698 182)  (698 182)  LC_3 Logic Functioning bit
 (47 6)  (701 182)  (701 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (705 182)  (705 182)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (668 183)  (668 183)  routing T_13_11.sp4_r_v_b_28 <X> T_13_11.lc_trk_g1_4
 (17 7)  (671 183)  (671 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (676 183)  (676 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 183)  (677 183)  routing T_13_11.sp4_h_r_14 <X> T_13_11.lc_trk_g1_6
 (24 7)  (678 183)  (678 183)  routing T_13_11.sp4_h_r_14 <X> T_13_11.lc_trk_g1_6
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 183)  (686 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 183)  (688 183)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.input_2_3
 (36 7)  (690 183)  (690 183)  LC_3 Logic Functioning bit
 (39 7)  (693 183)  (693 183)  LC_3 Logic Functioning bit
 (41 7)  (695 183)  (695 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (14 8)  (668 184)  (668 184)  routing T_13_11.bnl_op_0 <X> T_13_11.lc_trk_g2_0
 (17 8)  (671 184)  (671 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 184)  (690 184)  LC_4 Logic Functioning bit
 (39 8)  (693 184)  (693 184)  LC_4 Logic Functioning bit
 (41 8)  (695 184)  (695 184)  LC_4 Logic Functioning bit
 (42 8)  (696 184)  (696 184)  LC_4 Logic Functioning bit
 (44 8)  (698 184)  (698 184)  LC_4 Logic Functioning bit
 (52 8)  (706 184)  (706 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (668 185)  (668 185)  routing T_13_11.bnl_op_0 <X> T_13_11.lc_trk_g2_0
 (17 9)  (671 185)  (671 185)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (672 185)  (672 185)  routing T_13_11.sp4_r_v_b_33 <X> T_13_11.lc_trk_g2_1
 (32 9)  (686 185)  (686 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (689 185)  (689 185)  routing T_13_11.lc_trk_g0_2 <X> T_13_11.input_2_4
 (36 9)  (690 185)  (690 185)  LC_4 Logic Functioning bit
 (39 9)  (693 185)  (693 185)  LC_4 Logic Functioning bit
 (41 9)  (695 185)  (695 185)  LC_4 Logic Functioning bit
 (42 9)  (696 185)  (696 185)  LC_4 Logic Functioning bit
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (672 186)  (672 186)  routing T_13_11.bnl_op_5 <X> T_13_11.lc_trk_g2_5
 (25 10)  (679 186)  (679 186)  routing T_13_11.bnl_op_6 <X> T_13_11.lc_trk_g2_6
 (28 10)  (682 186)  (682 186)  routing T_13_11.lc_trk_g2_0 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (689 186)  (689 186)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.input_2_5
 (36 10)  (690 186)  (690 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (41 10)  (695 186)  (695 186)  LC_5 Logic Functioning bit
 (42 10)  (696 186)  (696 186)  LC_5 Logic Functioning bit
 (44 10)  (698 186)  (698 186)  LC_5 Logic Functioning bit
 (14 11)  (668 187)  (668 187)  routing T_13_11.sp4_h_l_17 <X> T_13_11.lc_trk_g2_4
 (15 11)  (669 187)  (669 187)  routing T_13_11.sp4_h_l_17 <X> T_13_11.lc_trk_g2_4
 (16 11)  (670 187)  (670 187)  routing T_13_11.sp4_h_l_17 <X> T_13_11.lc_trk_g2_4
 (17 11)  (671 187)  (671 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (672 187)  (672 187)  routing T_13_11.bnl_op_5 <X> T_13_11.lc_trk_g2_5
 (22 11)  (676 187)  (676 187)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 187)  (679 187)  routing T_13_11.bnl_op_6 <X> T_13_11.lc_trk_g2_6
 (32 11)  (686 187)  (686 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (688 187)  (688 187)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.input_2_5
 (35 11)  (689 187)  (689 187)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.input_2_5
 (36 11)  (690 187)  (690 187)  LC_5 Logic Functioning bit
 (39 11)  (693 187)  (693 187)  LC_5 Logic Functioning bit
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (42 11)  (696 187)  (696 187)  LC_5 Logic Functioning bit
 (14 12)  (668 188)  (668 188)  routing T_13_11.sp4_h_l_21 <X> T_13_11.lc_trk_g3_0
 (21 12)  (675 188)  (675 188)  routing T_13_11.sp4_v_t_22 <X> T_13_11.lc_trk_g3_3
 (22 12)  (676 188)  (676 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 188)  (677 188)  routing T_13_11.sp4_v_t_22 <X> T_13_11.lc_trk_g3_3
 (25 12)  (679 188)  (679 188)  routing T_13_11.bnl_op_2 <X> T_13_11.lc_trk_g3_2
 (27 12)  (681 188)  (681 188)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 188)  (682 188)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 188)  (684 188)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (689 188)  (689 188)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.input_2_6
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (39 12)  (693 188)  (693 188)  LC_6 Logic Functioning bit
 (41 12)  (695 188)  (695 188)  LC_6 Logic Functioning bit
 (42 12)  (696 188)  (696 188)  LC_6 Logic Functioning bit
 (44 12)  (698 188)  (698 188)  LC_6 Logic Functioning bit
 (15 13)  (669 189)  (669 189)  routing T_13_11.sp4_h_l_21 <X> T_13_11.lc_trk_g3_0
 (16 13)  (670 189)  (670 189)  routing T_13_11.sp4_h_l_21 <X> T_13_11.lc_trk_g3_0
 (17 13)  (671 189)  (671 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (675 189)  (675 189)  routing T_13_11.sp4_v_t_22 <X> T_13_11.lc_trk_g3_3
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 189)  (679 189)  routing T_13_11.bnl_op_2 <X> T_13_11.lc_trk_g3_2
 (32 13)  (686 189)  (686 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (687 189)  (687 189)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.input_2_6
 (36 13)  (690 189)  (690 189)  LC_6 Logic Functioning bit
 (39 13)  (693 189)  (693 189)  LC_6 Logic Functioning bit
 (41 13)  (695 189)  (695 189)  LC_6 Logic Functioning bit
 (42 13)  (696 189)  (696 189)  LC_6 Logic Functioning bit
 (14 14)  (668 190)  (668 190)  routing T_13_11.bnl_op_4 <X> T_13_11.lc_trk_g3_4
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 190)  (682 190)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 190)  (690 190)  LC_7 Logic Functioning bit
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (38 14)  (692 190)  (692 190)  LC_7 Logic Functioning bit
 (39 14)  (693 190)  (693 190)  LC_7 Logic Functioning bit
 (47 14)  (701 190)  (701 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (668 191)  (668 191)  routing T_13_11.bnl_op_4 <X> T_13_11.lc_trk_g3_4
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (26 15)  (680 191)  (680 191)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 191)  (681 191)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 191)  (682 191)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g3_3 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (694 191)  (694 191)  LC_7 Logic Functioning bit
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit
 (42 15)  (696 191)  (696 191)  LC_7 Logic Functioning bit
 (43 15)  (697 191)  (697 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (21 2)  (729 178)  (729 178)  routing T_14_11.lft_op_7 <X> T_14_11.lc_trk_g0_7
 (22 2)  (730 178)  (730 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 178)  (732 178)  routing T_14_11.lft_op_7 <X> T_14_11.lc_trk_g0_7
 (13 4)  (721 180)  (721 180)  routing T_14_11.sp4_v_t_40 <X> T_14_11.sp4_v_b_5
 (26 4)  (734 180)  (734 180)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 180)  (738 180)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 180)  (739 180)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 180)  (743 180)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.input_2_2
 (51 4)  (759 180)  (759 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (735 181)  (735 181)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 181)  (740 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 181)  (741 181)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.input_2_2
 (34 5)  (742 181)  (742 181)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.input_2_2
 (35 5)  (743 181)  (743 181)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.input_2_2
 (43 5)  (751 181)  (751 181)  LC_2 Logic Functioning bit
 (51 5)  (759 181)  (759 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (719 182)  (719 182)  routing T_14_11.sp4_v_b_9 <X> T_14_11.sp4_v_t_40
 (13 6)  (721 182)  (721 182)  routing T_14_11.sp4_v_b_9 <X> T_14_11.sp4_v_t_40
 (15 6)  (723 182)  (723 182)  routing T_14_11.lft_op_5 <X> T_14_11.lc_trk_g1_5
 (17 6)  (725 182)  (725 182)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 182)  (726 182)  routing T_14_11.lft_op_5 <X> T_14_11.lc_trk_g1_5
 (25 6)  (733 182)  (733 182)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g1_6
 (22 7)  (730 183)  (730 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 183)  (732 183)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g1_6
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_16_11

 (3 6)  (819 182)  (819 182)  routing T_16_11.sp12_v_b_0 <X> T_16_11.sp12_v_t_23
 (2 8)  (818 184)  (818 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_18_11

 (2 10)  (930 186)  (930 186)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_19_11

 (11 2)  (993 178)  (993 178)  routing T_19_11.sp4_h_l_44 <X> T_19_11.sp4_v_t_39
 (3 5)  (985 181)  (985 181)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_h_r_0
 (3 7)  (985 183)  (985 183)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_v_t_23


LogicTile_20_11

 (17 2)  (1053 178)  (1053 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1054 179)  (1054 179)  routing T_20_11.sp4_r_v_b_29 <X> T_20_11.lc_trk_g0_5
 (27 4)  (1063 180)  (1063 180)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 180)  (1064 180)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 180)  (1066 180)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 180)  (1067 180)  routing T_20_11.lc_trk_g0_5 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 180)  (1072 180)  LC_2 Logic Functioning bit
 (38 4)  (1074 180)  (1074 180)  LC_2 Logic Functioning bit
 (41 4)  (1077 180)  (1077 180)  LC_2 Logic Functioning bit
 (43 4)  (1079 180)  (1079 180)  LC_2 Logic Functioning bit
 (26 5)  (1062 181)  (1062 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 181)  (1063 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 181)  (1064 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 181)  (1065 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 181)  (1073 181)  LC_2 Logic Functioning bit
 (39 5)  (1075 181)  (1075 181)  LC_2 Logic Functioning bit
 (41 5)  (1077 181)  (1077 181)  LC_2 Logic Functioning bit
 (43 5)  (1079 181)  (1079 181)  LC_2 Logic Functioning bit
 (51 5)  (1087 181)  (1087 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 12)  (1058 188)  (1058 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1059 188)  (1059 188)  routing T_20_11.sp12_v_b_19 <X> T_20_11.lc_trk_g3_3
 (21 13)  (1057 189)  (1057 189)  routing T_20_11.sp12_v_b_19 <X> T_20_11.lc_trk_g3_3
 (14 15)  (1050 191)  (1050 191)  routing T_20_11.sp4_r_v_b_44 <X> T_20_11.lc_trk_g3_4
 (17 15)  (1053 191)  (1053 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_21_11

 (3 7)  (1093 183)  (1093 183)  routing T_21_11.sp12_h_l_23 <X> T_21_11.sp12_v_t_23
 (11 9)  (1101 185)  (1101 185)  routing T_21_11.sp4_h_l_45 <X> T_21_11.sp4_h_r_8


RAM_Tile_25_11

 (4 0)  (1310 176)  (1310 176)  routing T_25_11.sp4_v_t_37 <X> T_25_11.sp4_v_b_0
 (5 0)  (1311 176)  (1311 176)  routing T_25_11.sp4_v_t_37 <X> T_25_11.sp4_h_r_0
 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 177)  (1320 177)  routing T_25_11.sp4_h_r_0 <X> T_25_11.lc_trk_g0_0
 (15 1)  (1321 177)  (1321 177)  routing T_25_11.sp4_h_r_0 <X> T_25_11.lc_trk_g0_0
 (16 1)  (1322 177)  (1322 177)  routing T_25_11.sp4_h_r_0 <X> T_25_11.lc_trk_g0_0
 (17 1)  (1323 177)  (1323 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (11 2)  (1317 178)  (1317 178)  routing T_25_11.sp4_v_b_11 <X> T_25_11.sp4_v_t_39
 (2 3)  (1308 179)  (1308 179)  routing T_25_11.lc_trk_g0_0 <X> T_25_11.wire_bram/ram/RCLK
 (10 3)  (1316 179)  (1316 179)  routing T_25_11.sp4_h_l_45 <X> T_25_11.sp4_v_t_36
 (12 3)  (1318 179)  (1318 179)  routing T_25_11.sp4_v_b_11 <X> T_25_11.sp4_v_t_39
 (16 7)  (1322 183)  (1322 183)  routing T_25_11.sp12_h_r_12 <X> T_25_11.lc_trk_g1_4
 (17 7)  (1323 183)  (1323 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (13 8)  (1319 184)  (1319 184)  routing T_25_11.sp4_h_l_45 <X> T_25_11.sp4_v_b_8
 (27 8)  (1333 184)  (1333 184)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g1_4 <X> T_25_11.wire_bram/ram/WDATA_11
 (39 8)  (1345 184)  (1345 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (12 9)  (1318 185)  (1318 185)  routing T_25_11.sp4_h_l_45 <X> T_25_11.sp4_v_b_8
 (17 11)  (1323 187)  (1323 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE


LogicTile_26_11

 (6 2)  (1354 178)  (1354 178)  routing T_26_11.sp4_v_b_9 <X> T_26_11.sp4_v_t_37
 (5 3)  (1353 179)  (1353 179)  routing T_26_11.sp4_v_b_9 <X> T_26_11.sp4_v_t_37


LogicTile_4_10

 (8 1)  (188 161)  (188 161)  routing T_4_10.sp4_h_r_1 <X> T_4_10.sp4_v_b_1


RAM_Tile_8_10

 (7 0)  (403 160)  (403 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 161)  (403 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 162)  (403 162)  Ram config bit: MEMT_bram_cbit_3

 (8 2)  (404 162)  (404 162)  routing T_8_10.sp4_h_r_1 <X> T_8_10.sp4_h_l_36
 (15 2)  (411 162)  (411 162)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g0_5
 (16 2)  (412 162)  (412 162)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g0_5
 (17 2)  (413 162)  (413 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 162)  (414 162)  routing T_8_10.sp4_h_r_13 <X> T_8_10.lc_trk_g0_5
 (0 3)  (396 163)  (396 163)  routing T_8_10.glb_netwk_3 <X> T_8_10.wire_bram/ram/WCLK
 (7 3)  (403 163)  (403 163)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 164)  (403 164)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (12 4)  (408 164)  (408 164)  routing T_8_10.sp4_v_b_5 <X> T_8_10.sp4_h_r_5
 (7 5)  (403 165)  (403 165)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (11 5)  (407 165)  (407 165)  routing T_8_10.sp4_v_b_5 <X> T_8_10.sp4_h_r_5
 (7 6)  (403 166)  (403 166)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (403 167)  (403 167)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 168)  (426 168)  routing T_8_10.lc_trk_g0_5 <X> T_8_10.wire_bram/ram/WDATA_3
 (41 8)  (437 168)  (437 168)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (0 14)  (396 174)  (396 174)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WE
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (3 14)  (399 174)  (399 174)  routing T_8_10.sp12_h_r_1 <X> T_8_10.sp12_v_t_22
 (13 14)  (409 174)  (409 174)  routing T_8_10.sp4_v_b_11 <X> T_8_10.sp4_v_t_46
 (16 14)  (412 174)  (412 174)  routing T_8_10.sp4_v_b_29 <X> T_8_10.lc_trk_g3_5
 (17 14)  (413 174)  (413 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 174)  (414 174)  routing T_8_10.sp4_v_b_29 <X> T_8_10.lc_trk_g3_5
 (0 15)  (396 175)  (396 175)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WE
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.wire_bram/ram/WE
 (3 15)  (399 175)  (399 175)  routing T_8_10.sp12_h_r_1 <X> T_8_10.sp12_v_t_22


LogicTile_9_10

 (14 0)  (452 160)  (452 160)  routing T_9_10.wire_logic_cluster/lc_0/out <X> T_9_10.lc_trk_g0_0
 (17 0)  (455 160)  (455 160)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (456 160)  (456 160)  routing T_9_10.bnr_op_1 <X> T_9_10.lc_trk_g0_1
 (25 0)  (463 160)  (463 160)  routing T_9_10.bnr_op_2 <X> T_9_10.lc_trk_g0_2
 (27 0)  (465 160)  (465 160)  routing T_9_10.lc_trk_g1_6 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 160)  (467 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 160)  (468 160)  routing T_9_10.lc_trk_g1_6 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 160)  (469 160)  routing T_9_10.lc_trk_g0_5 <X> T_9_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 160)  (470 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (474 160)  (474 160)  LC_0 Logic Functioning bit
 (37 0)  (475 160)  (475 160)  LC_0 Logic Functioning bit
 (38 0)  (476 160)  (476 160)  LC_0 Logic Functioning bit
 (39 0)  (477 160)  (477 160)  LC_0 Logic Functioning bit
 (41 0)  (479 160)  (479 160)  LC_0 Logic Functioning bit
 (43 0)  (481 160)  (481 160)  LC_0 Logic Functioning bit
 (17 1)  (455 161)  (455 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (456 161)  (456 161)  routing T_9_10.bnr_op_1 <X> T_9_10.lc_trk_g0_1
 (22 1)  (460 161)  (460 161)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (463 161)  (463 161)  routing T_9_10.bnr_op_2 <X> T_9_10.lc_trk_g0_2
 (30 1)  (468 161)  (468 161)  routing T_9_10.lc_trk_g1_6 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (36 1)  (474 161)  (474 161)  LC_0 Logic Functioning bit
 (37 1)  (475 161)  (475 161)  LC_0 Logic Functioning bit
 (38 1)  (476 161)  (476 161)  LC_0 Logic Functioning bit
 (39 1)  (477 161)  (477 161)  LC_0 Logic Functioning bit
 (41 1)  (479 161)  (479 161)  LC_0 Logic Functioning bit
 (43 1)  (481 161)  (481 161)  LC_0 Logic Functioning bit
 (17 2)  (455 162)  (455 162)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (456 162)  (456 162)  routing T_9_10.bnr_op_5 <X> T_9_10.lc_trk_g0_5
 (21 2)  (459 162)  (459 162)  routing T_9_10.bnr_op_7 <X> T_9_10.lc_trk_g0_7
 (22 2)  (460 162)  (460 162)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (464 162)  (464 162)  routing T_9_10.lc_trk_g0_7 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 162)  (466 162)  routing T_9_10.lc_trk_g2_0 <X> T_9_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 162)  (467 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 162)  (469 162)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 162)  (470 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 162)  (472 162)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 162)  (474 162)  LC_1 Logic Functioning bit
 (38 2)  (476 162)  (476 162)  LC_1 Logic Functioning bit
 (43 2)  (481 162)  (481 162)  LC_1 Logic Functioning bit
 (46 2)  (484 162)  (484 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (488 162)  (488 162)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (456 163)  (456 163)  routing T_9_10.bnr_op_5 <X> T_9_10.lc_trk_g0_5
 (21 3)  (459 163)  (459 163)  routing T_9_10.bnr_op_7 <X> T_9_10.lc_trk_g0_7
 (26 3)  (464 163)  (464 163)  routing T_9_10.lc_trk_g0_7 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 163)  (467 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 163)  (469 163)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (14 4)  (452 164)  (452 164)  routing T_9_10.bnr_op_0 <X> T_9_10.lc_trk_g1_0
 (17 4)  (455 164)  (455 164)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 164)  (456 164)  routing T_9_10.bnr_op_1 <X> T_9_10.lc_trk_g1_1
 (21 4)  (459 164)  (459 164)  routing T_9_10.bnr_op_3 <X> T_9_10.lc_trk_g1_3
 (22 4)  (460 164)  (460 164)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (465 164)  (465 164)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 164)  (467 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 164)  (468 164)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 164)  (469 164)  routing T_9_10.lc_trk_g0_7 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 164)  (470 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 164)  (474 164)  LC_2 Logic Functioning bit
 (37 4)  (475 164)  (475 164)  LC_2 Logic Functioning bit
 (38 4)  (476 164)  (476 164)  LC_2 Logic Functioning bit
 (39 4)  (477 164)  (477 164)  LC_2 Logic Functioning bit
 (41 4)  (479 164)  (479 164)  LC_2 Logic Functioning bit
 (42 4)  (480 164)  (480 164)  LC_2 Logic Functioning bit
 (43 4)  (481 164)  (481 164)  LC_2 Logic Functioning bit
 (14 5)  (452 165)  (452 165)  routing T_9_10.bnr_op_0 <X> T_9_10.lc_trk_g1_0
 (17 5)  (455 165)  (455 165)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (456 165)  (456 165)  routing T_9_10.bnr_op_1 <X> T_9_10.lc_trk_g1_1
 (21 5)  (459 165)  (459 165)  routing T_9_10.bnr_op_3 <X> T_9_10.lc_trk_g1_3
 (29 5)  (467 165)  (467 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 165)  (469 165)  routing T_9_10.lc_trk_g0_7 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 165)  (470 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (472 165)  (472 165)  routing T_9_10.lc_trk_g1_1 <X> T_9_10.input_2_2
 (36 5)  (474 165)  (474 165)  LC_2 Logic Functioning bit
 (37 5)  (475 165)  (475 165)  LC_2 Logic Functioning bit
 (38 5)  (476 165)  (476 165)  LC_2 Logic Functioning bit
 (39 5)  (477 165)  (477 165)  LC_2 Logic Functioning bit
 (40 5)  (478 165)  (478 165)  LC_2 Logic Functioning bit
 (41 5)  (479 165)  (479 165)  LC_2 Logic Functioning bit
 (42 5)  (480 165)  (480 165)  LC_2 Logic Functioning bit
 (43 5)  (481 165)  (481 165)  LC_2 Logic Functioning bit
 (3 6)  (441 166)  (441 166)  routing T_9_10.sp12_h_r_0 <X> T_9_10.sp12_v_t_23
 (14 6)  (452 166)  (452 166)  routing T_9_10.bnr_op_4 <X> T_9_10.lc_trk_g1_4
 (21 6)  (459 166)  (459 166)  routing T_9_10.wire_logic_cluster/lc_7/out <X> T_9_10.lc_trk_g1_7
 (22 6)  (460 166)  (460 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (463 166)  (463 166)  routing T_9_10.bnr_op_6 <X> T_9_10.lc_trk_g1_6
 (3 7)  (441 167)  (441 167)  routing T_9_10.sp12_h_r_0 <X> T_9_10.sp12_v_t_23
 (14 7)  (452 167)  (452 167)  routing T_9_10.bnr_op_4 <X> T_9_10.lc_trk_g1_4
 (17 7)  (455 167)  (455 167)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (460 167)  (460 167)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 167)  (463 167)  routing T_9_10.bnr_op_6 <X> T_9_10.lc_trk_g1_6
 (14 8)  (452 168)  (452 168)  routing T_9_10.rgt_op_0 <X> T_9_10.lc_trk_g2_0
 (15 9)  (453 169)  (453 169)  routing T_9_10.rgt_op_0 <X> T_9_10.lc_trk_g2_0
 (17 9)  (455 169)  (455 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 12)  (467 172)  (467 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 172)  (470 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 172)  (472 172)  routing T_9_10.lc_trk_g1_0 <X> T_9_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 172)  (474 172)  LC_6 Logic Functioning bit
 (38 12)  (476 172)  (476 172)  LC_6 Logic Functioning bit
 (36 13)  (474 173)  (474 173)  LC_6 Logic Functioning bit
 (38 13)  (476 173)  (476 173)  LC_6 Logic Functioning bit
 (26 14)  (464 174)  (464 174)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 174)  (465 174)  routing T_9_10.lc_trk_g1_3 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 174)  (467 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 174)  (470 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 174)  (474 174)  LC_7 Logic Functioning bit
 (38 14)  (476 174)  (476 174)  LC_7 Logic Functioning bit
 (41 14)  (479 174)  (479 174)  LC_7 Logic Functioning bit
 (43 14)  (481 174)  (481 174)  LC_7 Logic Functioning bit
 (50 14)  (488 174)  (488 174)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (465 175)  (465 175)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 175)  (467 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 175)  (468 175)  routing T_9_10.lc_trk_g1_3 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 175)  (469 175)  routing T_9_10.lc_trk_g0_2 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 175)  (475 175)  LC_7 Logic Functioning bit
 (39 15)  (477 175)  (477 175)  LC_7 Logic Functioning bit
 (42 15)  (480 175)  (480 175)  LC_7 Logic Functioning bit


LogicTile_10_10

 (27 0)  (519 160)  (519 160)  routing T_10_10.lc_trk_g1_0 <X> T_10_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 160)  (521 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 160)  (524 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 160)  (528 160)  LC_0 Logic Functioning bit
 (39 0)  (531 160)  (531 160)  LC_0 Logic Functioning bit
 (41 0)  (533 160)  (533 160)  LC_0 Logic Functioning bit
 (42 0)  (534 160)  (534 160)  LC_0 Logic Functioning bit
 (45 0)  (537 160)  (537 160)  LC_0 Logic Functioning bit
 (36 1)  (528 161)  (528 161)  LC_0 Logic Functioning bit
 (39 1)  (531 161)  (531 161)  LC_0 Logic Functioning bit
 (41 1)  (533 161)  (533 161)  LC_0 Logic Functioning bit
 (42 1)  (534 161)  (534 161)  LC_0 Logic Functioning bit
 (49 1)  (541 161)  (541 161)  Carry_In_Mux bit 

 (0 2)  (492 162)  (492 162)  routing T_10_10.glb_netwk_3 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (2 2)  (494 162)  (494 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (492 163)  (492 163)  routing T_10_10.glb_netwk_3 <X> T_10_10.wire_logic_cluster/lc_7/clk
 (1 4)  (493 164)  (493 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (506 164)  (506 164)  routing T_10_10.wire_logic_cluster/lc_0/out <X> T_10_10.lc_trk_g1_0
 (22 4)  (514 164)  (514 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 164)  (515 164)  routing T_10_10.sp4_h_r_3 <X> T_10_10.lc_trk_g1_3
 (24 4)  (516 164)  (516 164)  routing T_10_10.sp4_h_r_3 <X> T_10_10.lc_trk_g1_3
 (0 5)  (492 165)  (492 165)  routing T_10_10.lc_trk_g1_3 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (1 5)  (493 165)  (493 165)  routing T_10_10.lc_trk_g1_3 <X> T_10_10.wire_logic_cluster/lc_7/cen
 (17 5)  (509 165)  (509 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (513 165)  (513 165)  routing T_10_10.sp4_h_r_3 <X> T_10_10.lc_trk_g1_3
 (14 11)  (506 171)  (506 171)  routing T_10_10.sp4_r_v_b_36 <X> T_10_10.lc_trk_g2_4
 (17 11)  (509 171)  (509 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (492 174)  (492 174)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 174)  (493 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (493 175)  (493 175)  routing T_10_10.lc_trk_g2_4 <X> T_10_10.wire_logic_cluster/lc_7/s_r


LogicTile_11_10

 (8 0)  (554 160)  (554 160)  routing T_11_10.sp4_v_b_7 <X> T_11_10.sp4_h_r_1
 (9 0)  (555 160)  (555 160)  routing T_11_10.sp4_v_b_7 <X> T_11_10.sp4_h_r_1
 (10 0)  (556 160)  (556 160)  routing T_11_10.sp4_v_b_7 <X> T_11_10.sp4_h_r_1
 (27 0)  (573 160)  (573 160)  routing T_11_10.lc_trk_g1_0 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 160)  (575 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (590 160)  (590 160)  LC_0 Logic Functioning bit
 (14 1)  (560 161)  (560 161)  routing T_11_10.sp4_r_v_b_35 <X> T_11_10.lc_trk_g0_0
 (17 1)  (563 161)  (563 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (32 1)  (578 161)  (578 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (49 1)  (595 161)  (595 161)  Carry_In_Mux bit 

 (14 2)  (560 162)  (560 162)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g0_4
 (26 2)  (572 162)  (572 162)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 162)  (575 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 162)  (576 162)  routing T_11_10.lc_trk_g0_4 <X> T_11_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 162)  (578 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (52 2)  (598 162)  (598 162)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (550 163)  (550 163)  routing T_11_10.sp4_v_b_7 <X> T_11_10.sp4_h_l_37
 (14 3)  (560 163)  (560 163)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g0_4
 (15 3)  (561 163)  (561 163)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g0_4
 (16 3)  (562 163)  (562 163)  routing T_11_10.sp4_h_l_9 <X> T_11_10.lc_trk_g0_4
 (17 3)  (563 163)  (563 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (572 163)  (572 163)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 163)  (574 163)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 163)  (575 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 163)  (578 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (579 163)  (579 163)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.input_2_1
 (34 3)  (580 163)  (580 163)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.input_2_1
 (35 3)  (581 163)  (581 163)  routing T_11_10.lc_trk_g3_2 <X> T_11_10.input_2_1
 (38 3)  (584 163)  (584 163)  LC_1 Logic Functioning bit
 (51 3)  (597 163)  (597 163)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (560 164)  (560 164)  routing T_11_10.lft_op_0 <X> T_11_10.lc_trk_g1_0
 (15 5)  (561 165)  (561 165)  routing T_11_10.lft_op_0 <X> T_11_10.lc_trk_g1_0
 (17 5)  (563 165)  (563 165)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 10)  (567 170)  (567 170)  routing T_11_10.rgt_op_7 <X> T_11_10.lc_trk_g2_7
 (22 10)  (568 170)  (568 170)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 170)  (570 170)  routing T_11_10.rgt_op_7 <X> T_11_10.lc_trk_g2_7
 (9 11)  (555 171)  (555 171)  routing T_11_10.sp4_v_b_7 <X> T_11_10.sp4_v_t_42
 (25 12)  (571 172)  (571 172)  routing T_11_10.sp4_h_r_42 <X> T_11_10.lc_trk_g3_2
 (22 13)  (568 173)  (568 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 173)  (569 173)  routing T_11_10.sp4_h_r_42 <X> T_11_10.lc_trk_g3_2
 (24 13)  (570 173)  (570 173)  routing T_11_10.sp4_h_r_42 <X> T_11_10.lc_trk_g3_2
 (25 13)  (571 173)  (571 173)  routing T_11_10.sp4_h_r_42 <X> T_11_10.lc_trk_g3_2


LogicTile_12_10

 (27 0)  (627 160)  (627 160)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 160)  (628 160)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 160)  (629 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 160)  (631 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 160)  (633 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 160)  (634 160)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (38 0)  (638 160)  (638 160)  LC_0 Logic Functioning bit
 (41 0)  (641 160)  (641 160)  LC_0 Logic Functioning bit
 (43 0)  (643 160)  (643 160)  LC_0 Logic Functioning bit
 (27 1)  (627 161)  (627 161)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 161)  (628 161)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 161)  (629 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 161)  (630 161)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 161)  (631 161)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 161)  (632 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (633 161)  (633 161)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.input_2_0
 (36 1)  (636 161)  (636 161)  LC_0 Logic Functioning bit
 (37 1)  (637 161)  (637 161)  LC_0 Logic Functioning bit
 (38 1)  (638 161)  (638 161)  LC_0 Logic Functioning bit
 (41 1)  (641 161)  (641 161)  LC_0 Logic Functioning bit
 (43 1)  (643 161)  (643 161)  LC_0 Logic Functioning bit
 (8 2)  (608 162)  (608 162)  routing T_12_10.sp4_v_t_36 <X> T_12_10.sp4_h_l_36
 (9 2)  (609 162)  (609 162)  routing T_12_10.sp4_v_t_36 <X> T_12_10.sp4_h_l_36
 (14 2)  (614 162)  (614 162)  routing T_12_10.sp12_h_l_3 <X> T_12_10.lc_trk_g0_4
 (28 2)  (628 162)  (628 162)  routing T_12_10.lc_trk_g2_2 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 162)  (629 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 162)  (632 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 162)  (633 162)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 162)  (634 162)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 162)  (636 162)  LC_1 Logic Functioning bit
 (38 2)  (638 162)  (638 162)  LC_1 Logic Functioning bit
 (14 3)  (614 163)  (614 163)  routing T_12_10.sp12_h_l_3 <X> T_12_10.lc_trk_g0_4
 (15 3)  (615 163)  (615 163)  routing T_12_10.sp12_h_l_3 <X> T_12_10.lc_trk_g0_4
 (17 3)  (617 163)  (617 163)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (627 163)  (627 163)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 163)  (628 163)  routing T_12_10.lc_trk_g3_0 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 163)  (629 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 163)  (630 163)  routing T_12_10.lc_trk_g2_2 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (25 4)  (625 164)  (625 164)  routing T_12_10.sp4_h_r_10 <X> T_12_10.lc_trk_g1_2
 (27 4)  (627 164)  (627 164)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 164)  (628 164)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 164)  (629 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 164)  (630 164)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 164)  (631 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 164)  (632 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 164)  (633 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 164)  (634 164)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (38 4)  (638 164)  (638 164)  LC_2 Logic Functioning bit
 (41 4)  (641 164)  (641 164)  LC_2 Logic Functioning bit
 (43 4)  (643 164)  (643 164)  LC_2 Logic Functioning bit
 (50 4)  (650 164)  (650 164)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (622 165)  (622 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 165)  (623 165)  routing T_12_10.sp4_h_r_10 <X> T_12_10.lc_trk_g1_2
 (24 5)  (624 165)  (624 165)  routing T_12_10.sp4_h_r_10 <X> T_12_10.lc_trk_g1_2
 (26 5)  (626 165)  (626 165)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 165)  (627 165)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 165)  (628 165)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 165)  (629 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 165)  (631 165)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 165)  (636 165)  LC_2 Logic Functioning bit
 (37 5)  (637 165)  (637 165)  LC_2 Logic Functioning bit
 (38 5)  (638 165)  (638 165)  LC_2 Logic Functioning bit
 (41 5)  (641 165)  (641 165)  LC_2 Logic Functioning bit
 (43 5)  (643 165)  (643 165)  LC_2 Logic Functioning bit
 (28 6)  (628 166)  (628 166)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 166)  (629 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 166)  (632 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 166)  (633 166)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 166)  (634 166)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 166)  (636 166)  LC_3 Logic Functioning bit
 (38 6)  (638 166)  (638 166)  LC_3 Logic Functioning bit
 (36 7)  (636 167)  (636 167)  LC_3 Logic Functioning bit
 (38 7)  (638 167)  (638 167)  LC_3 Logic Functioning bit
 (12 8)  (612 168)  (612 168)  routing T_12_10.sp4_h_l_40 <X> T_12_10.sp4_h_r_8
 (14 8)  (614 168)  (614 168)  routing T_12_10.bnl_op_0 <X> T_12_10.lc_trk_g2_0
 (25 8)  (625 168)  (625 168)  routing T_12_10.bnl_op_2 <X> T_12_10.lc_trk_g2_2
 (27 8)  (627 168)  (627 168)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 168)  (628 168)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 168)  (629 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 168)  (631 168)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 168)  (632 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 168)  (633 168)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 168)  (634 168)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 168)  (638 168)  LC_4 Logic Functioning bit
 (41 8)  (641 168)  (641 168)  LC_4 Logic Functioning bit
 (43 8)  (643 168)  (643 168)  LC_4 Logic Functioning bit
 (50 8)  (650 168)  (650 168)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (613 169)  (613 169)  routing T_12_10.sp4_h_l_40 <X> T_12_10.sp4_h_r_8
 (14 9)  (614 169)  (614 169)  routing T_12_10.bnl_op_0 <X> T_12_10.lc_trk_g2_0
 (17 9)  (617 169)  (617 169)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (622 169)  (622 169)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 169)  (625 169)  routing T_12_10.bnl_op_2 <X> T_12_10.lc_trk_g2_2
 (26 9)  (626 169)  (626 169)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 169)  (627 169)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 169)  (628 169)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 169)  (629 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 169)  (630 169)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 169)  (631 169)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 169)  (636 169)  LC_4 Logic Functioning bit
 (37 9)  (637 169)  (637 169)  LC_4 Logic Functioning bit
 (39 9)  (639 169)  (639 169)  LC_4 Logic Functioning bit
 (40 9)  (640 169)  (640 169)  LC_4 Logic Functioning bit
 (42 9)  (642 169)  (642 169)  LC_4 Logic Functioning bit
 (21 10)  (621 170)  (621 170)  routing T_12_10.rgt_op_7 <X> T_12_10.lc_trk_g2_7
 (22 10)  (622 170)  (622 170)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 170)  (624 170)  routing T_12_10.rgt_op_7 <X> T_12_10.lc_trk_g2_7
 (26 10)  (626 170)  (626 170)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 170)  (628 170)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 170)  (629 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 170)  (632 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 170)  (633 170)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 170)  (634 170)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 170)  (637 170)  LC_5 Logic Functioning bit
 (39 10)  (639 170)  (639 170)  LC_5 Logic Functioning bit
 (41 10)  (641 170)  (641 170)  LC_5 Logic Functioning bit
 (43 10)  (643 170)  (643 170)  LC_5 Logic Functioning bit
 (22 11)  (622 171)  (622 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 171)  (623 171)  routing T_12_10.sp4_h_r_30 <X> T_12_10.lc_trk_g2_6
 (24 11)  (624 171)  (624 171)  routing T_12_10.sp4_h_r_30 <X> T_12_10.lc_trk_g2_6
 (25 11)  (625 171)  (625 171)  routing T_12_10.sp4_h_r_30 <X> T_12_10.lc_trk_g2_6
 (26 11)  (626 171)  (626 171)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 171)  (627 171)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 171)  (628 171)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 171)  (629 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 171)  (636 171)  LC_5 Logic Functioning bit
 (37 11)  (637 171)  (637 171)  LC_5 Logic Functioning bit
 (38 11)  (638 171)  (638 171)  LC_5 Logic Functioning bit
 (39 11)  (639 171)  (639 171)  LC_5 Logic Functioning bit
 (14 12)  (614 172)  (614 172)  routing T_12_10.bnl_op_0 <X> T_12_10.lc_trk_g3_0
 (17 12)  (617 172)  (617 172)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (618 172)  (618 172)  routing T_12_10.bnl_op_1 <X> T_12_10.lc_trk_g3_1
 (21 12)  (621 172)  (621 172)  routing T_12_10.bnl_op_3 <X> T_12_10.lc_trk_g3_3
 (22 12)  (622 172)  (622 172)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (625 172)  (625 172)  routing T_12_10.bnl_op_2 <X> T_12_10.lc_trk_g3_2
 (31 12)  (631 172)  (631 172)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 172)  (632 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 172)  (633 172)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 172)  (634 172)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 172)  (637 172)  LC_6 Logic Functioning bit
 (39 12)  (639 172)  (639 172)  LC_6 Logic Functioning bit
 (41 12)  (641 172)  (641 172)  LC_6 Logic Functioning bit
 (43 12)  (643 172)  (643 172)  LC_6 Logic Functioning bit
 (14 13)  (614 173)  (614 173)  routing T_12_10.bnl_op_0 <X> T_12_10.lc_trk_g3_0
 (17 13)  (617 173)  (617 173)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (618 173)  (618 173)  routing T_12_10.bnl_op_1 <X> T_12_10.lc_trk_g3_1
 (21 13)  (621 173)  (621 173)  routing T_12_10.bnl_op_3 <X> T_12_10.lc_trk_g3_3
 (22 13)  (622 173)  (622 173)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 173)  (625 173)  routing T_12_10.bnl_op_2 <X> T_12_10.lc_trk_g3_2
 (28 13)  (628 173)  (628 173)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 173)  (629 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 173)  (631 173)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 173)  (636 173)  LC_6 Logic Functioning bit
 (38 13)  (638 173)  (638 173)  LC_6 Logic Functioning bit
 (40 13)  (640 173)  (640 173)  LC_6 Logic Functioning bit
 (42 13)  (642 173)  (642 173)  LC_6 Logic Functioning bit
 (14 14)  (614 174)  (614 174)  routing T_12_10.bnl_op_4 <X> T_12_10.lc_trk_g3_4
 (25 14)  (625 174)  (625 174)  routing T_12_10.rgt_op_6 <X> T_12_10.lc_trk_g3_6
 (29 14)  (629 174)  (629 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 174)  (630 174)  routing T_12_10.lc_trk_g0_4 <X> T_12_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 174)  (631 174)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 174)  (632 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 174)  (633 174)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 174)  (635 174)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.input_2_7
 (36 14)  (636 174)  (636 174)  LC_7 Logic Functioning bit
 (38 14)  (638 174)  (638 174)  LC_7 Logic Functioning bit
 (41 14)  (641 174)  (641 174)  LC_7 Logic Functioning bit
 (43 14)  (643 174)  (643 174)  LC_7 Logic Functioning bit
 (14 15)  (614 175)  (614 175)  routing T_12_10.bnl_op_4 <X> T_12_10.lc_trk_g3_4
 (17 15)  (617 175)  (617 175)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (622 175)  (622 175)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 175)  (624 175)  routing T_12_10.rgt_op_6 <X> T_12_10.lc_trk_g3_6
 (26 15)  (626 175)  (626 175)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 175)  (627 175)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 175)  (629 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 175)  (631 175)  routing T_12_10.lc_trk_g2_6 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 175)  (632 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 175)  (633 175)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.input_2_7
 (35 15)  (635 175)  (635 175)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.input_2_7
 (37 15)  (637 175)  (637 175)  LC_7 Logic Functioning bit


LogicTile_13_10

 (21 0)  (675 160)  (675 160)  routing T_13_10.bnr_op_3 <X> T_13_10.lc_trk_g0_3
 (22 0)  (676 160)  (676 160)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (683 160)  (683 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 160)  (686 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 160)  (690 160)  LC_0 Logic Functioning bit
 (39 0)  (693 160)  (693 160)  LC_0 Logic Functioning bit
 (41 0)  (695 160)  (695 160)  LC_0 Logic Functioning bit
 (42 0)  (696 160)  (696 160)  LC_0 Logic Functioning bit
 (44 0)  (698 160)  (698 160)  LC_0 Logic Functioning bit
 (47 0)  (701 160)  (701 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (675 161)  (675 161)  routing T_13_10.bnr_op_3 <X> T_13_10.lc_trk_g0_3
 (30 1)  (684 161)  (684 161)  routing T_13_10.lc_trk_g0_3 <X> T_13_10.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 161)  (690 161)  LC_0 Logic Functioning bit
 (39 1)  (693 161)  (693 161)  LC_0 Logic Functioning bit
 (41 1)  (695 161)  (695 161)  LC_0 Logic Functioning bit
 (42 1)  (696 161)  (696 161)  LC_0 Logic Functioning bit
 (50 1)  (704 161)  (704 161)  Carry_In_Mux bit 

 (14 2)  (668 162)  (668 162)  routing T_13_10.bnr_op_4 <X> T_13_10.lc_trk_g0_4
 (21 2)  (675 162)  (675 162)  routing T_13_10.bnr_op_7 <X> T_13_10.lc_trk_g0_7
 (22 2)  (676 162)  (676 162)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (679 162)  (679 162)  routing T_13_10.bnr_op_6 <X> T_13_10.lc_trk_g0_6
 (29 2)  (683 162)  (683 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 162)  (684 162)  routing T_13_10.lc_trk_g0_4 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (689 162)  (689 162)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.input_2_1
 (36 2)  (690 162)  (690 162)  LC_1 Logic Functioning bit
 (39 2)  (693 162)  (693 162)  LC_1 Logic Functioning bit
 (41 2)  (695 162)  (695 162)  LC_1 Logic Functioning bit
 (42 2)  (696 162)  (696 162)  LC_1 Logic Functioning bit
 (44 2)  (698 162)  (698 162)  LC_1 Logic Functioning bit
 (47 2)  (701 162)  (701 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (706 162)  (706 162)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (668 163)  (668 163)  routing T_13_10.bnr_op_4 <X> T_13_10.lc_trk_g0_4
 (17 3)  (671 163)  (671 163)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (675 163)  (675 163)  routing T_13_10.bnr_op_7 <X> T_13_10.lc_trk_g0_7
 (22 3)  (676 163)  (676 163)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 163)  (679 163)  routing T_13_10.bnr_op_6 <X> T_13_10.lc_trk_g0_6
 (32 3)  (686 163)  (686 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 163)  (687 163)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.input_2_1
 (35 3)  (689 163)  (689 163)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.input_2_1
 (36 3)  (690 163)  (690 163)  LC_1 Logic Functioning bit
 (39 3)  (693 163)  (693 163)  LC_1 Logic Functioning bit
 (41 3)  (695 163)  (695 163)  LC_1 Logic Functioning bit
 (42 3)  (696 163)  (696 163)  LC_1 Logic Functioning bit
 (3 4)  (657 164)  (657 164)  routing T_13_10.sp12_v_t_23 <X> T_13_10.sp12_h_r_0
 (28 4)  (682 164)  (682 164)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 164)  (683 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 164)  (684 164)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (689 164)  (689 164)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.input_2_2
 (36 4)  (690 164)  (690 164)  LC_2 Logic Functioning bit
 (39 4)  (693 164)  (693 164)  LC_2 Logic Functioning bit
 (41 4)  (695 164)  (695 164)  LC_2 Logic Functioning bit
 (42 4)  (696 164)  (696 164)  LC_2 Logic Functioning bit
 (44 4)  (698 164)  (698 164)  LC_2 Logic Functioning bit
 (52 4)  (706 164)  (706 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (30 5)  (684 165)  (684 165)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 165)  (686 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (688 165)  (688 165)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.input_2_2
 (36 5)  (690 165)  (690 165)  LC_2 Logic Functioning bit
 (39 5)  (693 165)  (693 165)  LC_2 Logic Functioning bit
 (41 5)  (695 165)  (695 165)  LC_2 Logic Functioning bit
 (42 5)  (696 165)  (696 165)  LC_2 Logic Functioning bit
 (17 6)  (671 166)  (671 166)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (672 166)  (672 166)  routing T_13_10.bnr_op_5 <X> T_13_10.lc_trk_g1_5
 (29 6)  (683 166)  (683 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 166)  (684 166)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (689 166)  (689 166)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.input_2_3
 (36 6)  (690 166)  (690 166)  LC_3 Logic Functioning bit
 (39 6)  (693 166)  (693 166)  LC_3 Logic Functioning bit
 (41 6)  (695 166)  (695 166)  LC_3 Logic Functioning bit
 (42 6)  (696 166)  (696 166)  LC_3 Logic Functioning bit
 (44 6)  (698 166)  (698 166)  LC_3 Logic Functioning bit
 (18 7)  (672 167)  (672 167)  routing T_13_10.bnr_op_5 <X> T_13_10.lc_trk_g1_5
 (30 7)  (684 167)  (684 167)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 167)  (686 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (687 167)  (687 167)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.input_2_3
 (35 7)  (689 167)  (689 167)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.input_2_3
 (36 7)  (690 167)  (690 167)  LC_3 Logic Functioning bit
 (39 7)  (693 167)  (693 167)  LC_3 Logic Functioning bit
 (41 7)  (695 167)  (695 167)  LC_3 Logic Functioning bit
 (42 7)  (696 167)  (696 167)  LC_3 Logic Functioning bit
 (14 8)  (668 168)  (668 168)  routing T_13_10.rgt_op_0 <X> T_13_10.lc_trk_g2_0
 (29 8)  (683 168)  (683 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 168)  (684 168)  routing T_13_10.lc_trk_g0_7 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 168)  (686 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 168)  (690 168)  LC_4 Logic Functioning bit
 (39 8)  (693 168)  (693 168)  LC_4 Logic Functioning bit
 (41 8)  (695 168)  (695 168)  LC_4 Logic Functioning bit
 (42 8)  (696 168)  (696 168)  LC_4 Logic Functioning bit
 (44 8)  (698 168)  (698 168)  LC_4 Logic Functioning bit
 (15 9)  (669 169)  (669 169)  routing T_13_10.rgt_op_0 <X> T_13_10.lc_trk_g2_0
 (17 9)  (671 169)  (671 169)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (30 9)  (684 169)  (684 169)  routing T_13_10.lc_trk_g0_7 <X> T_13_10.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 169)  (690 169)  LC_4 Logic Functioning bit
 (39 9)  (693 169)  (693 169)  LC_4 Logic Functioning bit
 (41 9)  (695 169)  (695 169)  LC_4 Logic Functioning bit
 (42 9)  (696 169)  (696 169)  LC_4 Logic Functioning bit
 (22 10)  (676 170)  (676 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (28 10)  (682 170)  (682 170)  routing T_13_10.lc_trk_g2_0 <X> T_13_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 170)  (683 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 170)  (686 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (689 170)  (689 170)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.input_2_5
 (36 10)  (690 170)  (690 170)  LC_5 Logic Functioning bit
 (39 10)  (693 170)  (693 170)  LC_5 Logic Functioning bit
 (41 10)  (695 170)  (695 170)  LC_5 Logic Functioning bit
 (42 10)  (696 170)  (696 170)  LC_5 Logic Functioning bit
 (44 10)  (698 170)  (698 170)  LC_5 Logic Functioning bit
 (21 11)  (675 171)  (675 171)  routing T_13_10.sp4_r_v_b_39 <X> T_13_10.lc_trk_g2_7
 (32 11)  (686 171)  (686 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 171)  (687 171)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.input_2_5
 (35 11)  (689 171)  (689 171)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.input_2_5
 (36 11)  (690 171)  (690 171)  LC_5 Logic Functioning bit
 (39 11)  (693 171)  (693 171)  LC_5 Logic Functioning bit
 (41 11)  (695 171)  (695 171)  LC_5 Logic Functioning bit
 (42 11)  (696 171)  (696 171)  LC_5 Logic Functioning bit
 (15 12)  (669 172)  (669 172)  routing T_13_10.rgt_op_1 <X> T_13_10.lc_trk_g3_1
 (17 12)  (671 172)  (671 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 172)  (672 172)  routing T_13_10.rgt_op_1 <X> T_13_10.lc_trk_g3_1
 (28 12)  (682 172)  (682 172)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 172)  (683 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 172)  (684 172)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 172)  (686 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 172)  (690 172)  LC_6 Logic Functioning bit
 (37 12)  (691 172)  (691 172)  LC_6 Logic Functioning bit
 (38 12)  (692 172)  (692 172)  LC_6 Logic Functioning bit
 (39 12)  (693 172)  (693 172)  LC_6 Logic Functioning bit
 (27 13)  (681 173)  (681 173)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 173)  (682 173)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 173)  (683 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 173)  (684 173)  routing T_13_10.lc_trk_g2_7 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (40 13)  (694 173)  (694 173)  LC_6 Logic Functioning bit
 (41 13)  (695 173)  (695 173)  LC_6 Logic Functioning bit
 (42 13)  (696 173)  (696 173)  LC_6 Logic Functioning bit
 (43 13)  (697 173)  (697 173)  LC_6 Logic Functioning bit
 (27 14)  (681 174)  (681 174)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 174)  (683 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 174)  (684 174)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 174)  (685 174)  routing T_13_10.lc_trk_g0_4 <X> T_13_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 174)  (686 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 174)  (689 174)  routing T_13_10.lc_trk_g0_7 <X> T_13_10.input_2_7
 (36 14)  (690 174)  (690 174)  LC_7 Logic Functioning bit
 (37 14)  (691 174)  (691 174)  LC_7 Logic Functioning bit
 (43 14)  (697 174)  (697 174)  LC_7 Logic Functioning bit
 (26 15)  (680 175)  (680 175)  routing T_13_10.lc_trk_g0_3 <X> T_13_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 175)  (683 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 175)  (686 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 175)  (689 175)  routing T_13_10.lc_trk_g0_7 <X> T_13_10.input_2_7
 (36 15)  (690 175)  (690 175)  LC_7 Logic Functioning bit
 (37 15)  (691 175)  (691 175)  LC_7 Logic Functioning bit
 (42 15)  (696 175)  (696 175)  LC_7 Logic Functioning bit
 (43 15)  (697 175)  (697 175)  LC_7 Logic Functioning bit


LogicTile_14_10

 (27 0)  (735 160)  (735 160)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 160)  (736 160)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 160)  (737 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 160)  (740 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 160)  (744 160)  LC_0 Logic Functioning bit
 (39 0)  (747 160)  (747 160)  LC_0 Logic Functioning bit
 (41 0)  (749 160)  (749 160)  LC_0 Logic Functioning bit
 (42 0)  (750 160)  (750 160)  LC_0 Logic Functioning bit
 (44 0)  (752 160)  (752 160)  LC_0 Logic Functioning bit
 (45 0)  (753 160)  (753 160)  LC_0 Logic Functioning bit
 (47 0)  (755 160)  (755 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (744 161)  (744 161)  LC_0 Logic Functioning bit
 (39 1)  (747 161)  (747 161)  LC_0 Logic Functioning bit
 (41 1)  (749 161)  (749 161)  LC_0 Logic Functioning bit
 (42 1)  (750 161)  (750 161)  LC_0 Logic Functioning bit
 (49 1)  (757 161)  (757 161)  Carry_In_Mux bit 

 (0 2)  (708 162)  (708 162)  routing T_14_10.glb_netwk_3 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 162)  (735 162)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 162)  (736 162)  routing T_14_10.lc_trk_g3_1 <X> T_14_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 162)  (737 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 162)  (740 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 162)  (744 162)  LC_1 Logic Functioning bit
 (39 2)  (747 162)  (747 162)  LC_1 Logic Functioning bit
 (41 2)  (749 162)  (749 162)  LC_1 Logic Functioning bit
 (42 2)  (750 162)  (750 162)  LC_1 Logic Functioning bit
 (45 2)  (753 162)  (753 162)  LC_1 Logic Functioning bit
 (0 3)  (708 163)  (708 163)  routing T_14_10.glb_netwk_3 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (15 3)  (723 163)  (723 163)  routing T_14_10.sp4_v_t_9 <X> T_14_10.lc_trk_g0_4
 (16 3)  (724 163)  (724 163)  routing T_14_10.sp4_v_t_9 <X> T_14_10.lc_trk_g0_4
 (17 3)  (725 163)  (725 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (744 163)  (744 163)  LC_1 Logic Functioning bit
 (39 3)  (747 163)  (747 163)  LC_1 Logic Functioning bit
 (41 3)  (749 163)  (749 163)  LC_1 Logic Functioning bit
 (42 3)  (750 163)  (750 163)  LC_1 Logic Functioning bit
 (47 3)  (755 163)  (755 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 7)  (712 167)  (712 167)  routing T_14_10.sp4_v_b_10 <X> T_14_10.sp4_h_l_38
 (4 11)  (712 171)  (712 171)  routing T_14_10.sp4_v_b_1 <X> T_14_10.sp4_h_l_43
 (14 12)  (722 172)  (722 172)  routing T_14_10.wire_logic_cluster/lc_0/out <X> T_14_10.lc_trk_g3_0
 (17 12)  (725 172)  (725 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 172)  (726 172)  routing T_14_10.wire_logic_cluster/lc_1/out <X> T_14_10.lc_trk_g3_1
 (17 13)  (725 173)  (725 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (709 174)  (709 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 175)  (709 175)  routing T_14_10.lc_trk_g0_4 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (6 15)  (714 175)  (714 175)  routing T_14_10.sp4_h_r_9 <X> T_14_10.sp4_h_l_44


LogicTile_15_10

 (8 0)  (770 160)  (770 160)  routing T_15_10.sp4_h_l_36 <X> T_15_10.sp4_h_r_1
 (14 0)  (776 160)  (776 160)  routing T_15_10.lft_op_0 <X> T_15_10.lc_trk_g0_0
 (21 0)  (783 160)  (783 160)  routing T_15_10.sp4_v_b_11 <X> T_15_10.lc_trk_g0_3
 (22 0)  (784 160)  (784 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (785 160)  (785 160)  routing T_15_10.sp4_v_b_11 <X> T_15_10.lc_trk_g0_3
 (15 1)  (777 161)  (777 161)  routing T_15_10.lft_op_0 <X> T_15_10.lc_trk_g0_0
 (17 1)  (779 161)  (779 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (783 161)  (783 161)  routing T_15_10.sp4_v_b_11 <X> T_15_10.lc_trk_g0_3
 (22 1)  (784 161)  (784 161)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 161)  (786 161)  routing T_15_10.bot_op_2 <X> T_15_10.lc_trk_g0_2
 (0 2)  (762 162)  (762 162)  routing T_15_10.glb_netwk_3 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (791 162)  (791 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 162)  (794 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 162)  (796 162)  routing T_15_10.lc_trk_g1_1 <X> T_15_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 162)  (798 162)  LC_1 Logic Functioning bit
 (37 2)  (799 162)  (799 162)  LC_1 Logic Functioning bit
 (38 2)  (800 162)  (800 162)  LC_1 Logic Functioning bit
 (39 2)  (801 162)  (801 162)  LC_1 Logic Functioning bit
 (41 2)  (803 162)  (803 162)  LC_1 Logic Functioning bit
 (43 2)  (805 162)  (805 162)  LC_1 Logic Functioning bit
 (0 3)  (762 163)  (762 163)  routing T_15_10.glb_netwk_3 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (36 3)  (798 163)  (798 163)  LC_1 Logic Functioning bit
 (37 3)  (799 163)  (799 163)  LC_1 Logic Functioning bit
 (38 3)  (800 163)  (800 163)  LC_1 Logic Functioning bit
 (39 3)  (801 163)  (801 163)  LC_1 Logic Functioning bit
 (41 3)  (803 163)  (803 163)  LC_1 Logic Functioning bit
 (43 3)  (805 163)  (805 163)  LC_1 Logic Functioning bit
 (1 4)  (763 164)  (763 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (777 164)  (777 164)  routing T_15_10.lft_op_1 <X> T_15_10.lc_trk_g1_1
 (17 4)  (779 164)  (779 164)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 164)  (780 164)  routing T_15_10.lft_op_1 <X> T_15_10.lc_trk_g1_1
 (22 4)  (784 164)  (784 164)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 164)  (786 164)  routing T_15_10.bot_op_3 <X> T_15_10.lc_trk_g1_3
 (28 4)  (790 164)  (790 164)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 164)  (791 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 164)  (792 164)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 164)  (793 164)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 164)  (795 164)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 164)  (796 164)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 164)  (798 164)  LC_2 Logic Functioning bit
 (37 4)  (799 164)  (799 164)  LC_2 Logic Functioning bit
 (38 4)  (800 164)  (800 164)  LC_2 Logic Functioning bit
 (41 4)  (803 164)  (803 164)  LC_2 Logic Functioning bit
 (42 4)  (804 164)  (804 164)  LC_2 Logic Functioning bit
 (43 4)  (805 164)  (805 164)  LC_2 Logic Functioning bit
 (46 4)  (808 164)  (808 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (812 164)  (812 164)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (763 165)  (763 165)  routing T_15_10.lc_trk_g0_2 <X> T_15_10.wire_logic_cluster/lc_7/cen
 (26 5)  (788 165)  (788 165)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 165)  (789 165)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 165)  (791 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 165)  (792 165)  routing T_15_10.lc_trk_g2_7 <X> T_15_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 165)  (793 165)  routing T_15_10.lc_trk_g3_6 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 165)  (798 165)  LC_2 Logic Functioning bit
 (37 5)  (799 165)  (799 165)  LC_2 Logic Functioning bit
 (38 5)  (800 165)  (800 165)  LC_2 Logic Functioning bit
 (42 5)  (804 165)  (804 165)  LC_2 Logic Functioning bit
 (43 5)  (805 165)  (805 165)  LC_2 Logic Functioning bit
 (32 6)  (794 166)  (794 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 166)  (795 166)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 166)  (796 166)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 166)  (798 166)  LC_3 Logic Functioning bit
 (38 6)  (800 166)  (800 166)  LC_3 Logic Functioning bit
 (40 6)  (802 166)  (802 166)  LC_3 Logic Functioning bit
 (42 6)  (804 166)  (804 166)  LC_3 Logic Functioning bit
 (45 6)  (807 166)  (807 166)  LC_3 Logic Functioning bit
 (46 6)  (808 166)  (808 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (788 167)  (788 167)  routing T_15_10.lc_trk_g0_3 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 167)  (791 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 167)  (793 167)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 167)  (799 167)  LC_3 Logic Functioning bit
 (39 7)  (801 167)  (801 167)  LC_3 Logic Functioning bit
 (41 7)  (803 167)  (803 167)  LC_3 Logic Functioning bit
 (43 7)  (805 167)  (805 167)  LC_3 Logic Functioning bit
 (21 10)  (783 170)  (783 170)  routing T_15_10.bnl_op_7 <X> T_15_10.lc_trk_g2_7
 (22 10)  (784 170)  (784 170)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (783 171)  (783 171)  routing T_15_10.bnl_op_7 <X> T_15_10.lc_trk_g2_7
 (21 12)  (783 172)  (783 172)  routing T_15_10.wire_logic_cluster/lc_3/out <X> T_15_10.lc_trk_g3_3
 (22 12)  (784 172)  (784 172)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 14)  (787 174)  (787 174)  routing T_15_10.bnl_op_6 <X> T_15_10.lc_trk_g3_6
 (22 15)  (784 175)  (784 175)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 175)  (787 175)  routing T_15_10.bnl_op_6 <X> T_15_10.lc_trk_g3_6


LogicTile_16_10

 (10 3)  (826 163)  (826 163)  routing T_16_10.sp4_h_l_45 <X> T_16_10.sp4_v_t_36
 (8 15)  (824 175)  (824 175)  routing T_16_10.sp4_v_b_7 <X> T_16_10.sp4_v_t_47
 (10 15)  (826 175)  (826 175)  routing T_16_10.sp4_v_b_7 <X> T_16_10.sp4_v_t_47


LogicTile_17_10

 (8 11)  (882 171)  (882 171)  routing T_17_10.sp4_h_r_1 <X> T_17_10.sp4_v_t_42
 (9 11)  (883 171)  (883 171)  routing T_17_10.sp4_h_r_1 <X> T_17_10.sp4_v_t_42
 (10 11)  (884 171)  (884 171)  routing T_17_10.sp4_h_r_1 <X> T_17_10.sp4_v_t_42


LogicTile_18_10

 (8 8)  (936 168)  (936 168)  routing T_18_10.sp4_h_l_46 <X> T_18_10.sp4_h_r_7
 (10 8)  (938 168)  (938 168)  routing T_18_10.sp4_h_l_46 <X> T_18_10.sp4_h_r_7


LogicTile_19_10

 (8 0)  (990 160)  (990 160)  routing T_19_10.sp4_h_l_36 <X> T_19_10.sp4_h_r_1


LogicTile_21_10

 (9 2)  (1099 162)  (1099 162)  routing T_21_10.sp4_h_r_10 <X> T_21_10.sp4_h_l_36
 (10 2)  (1100 162)  (1100 162)  routing T_21_10.sp4_h_r_10 <X> T_21_10.sp4_h_l_36


LogicTile_22_10

 (8 9)  (1152 169)  (1152 169)  routing T_22_10.sp4_h_l_42 <X> T_22_10.sp4_v_b_7
 (9 9)  (1153 169)  (1153 169)  routing T_22_10.sp4_h_l_42 <X> T_22_10.sp4_v_b_7


LogicTile_23_10

 (9 4)  (1207 164)  (1207 164)  routing T_23_10.sp4_h_l_36 <X> T_23_10.sp4_h_r_4
 (10 4)  (1208 164)  (1208 164)  routing T_23_10.sp4_h_l_36 <X> T_23_10.sp4_h_r_4


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 163)  (1306 163)  routing T_25_10.glb_netwk_3 <X> T_25_10.wire_bram/ram/WCLK
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (15 6)  (1321 166)  (1321 166)  routing T_25_10.sp4_v_t_8 <X> T_25_10.lc_trk_g1_5
 (16 6)  (1322 166)  (1322 166)  routing T_25_10.sp4_v_t_8 <X> T_25_10.lc_trk_g1_5
 (17 6)  (1323 166)  (1323 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (3 7)  (1309 167)  (1309 167)  routing T_25_10.sp12_h_l_23 <X> T_25_10.sp12_v_t_23
 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (1333 168)  (1333 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g3_4 <X> T_25_10.wire_bram/ram/WDATA_3
 (40 9)  (1346 169)  (1346 169)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (10 14)  (1316 174)  (1316 174)  routing T_25_10.sp4_v_b_5 <X> T_25_10.sp4_h_l_47
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g1_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g1_5 <X> T_25_10.wire_bram/ram/WE
 (14 15)  (1320 175)  (1320 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (15 15)  (1321 175)  (1321 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (16 15)  (1322 175)  (1322 175)  routing T_25_10.sp4_h_l_17 <X> T_25_10.lc_trk_g3_4
 (17 15)  (1323 175)  (1323 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_26_10

 (11 6)  (1359 166)  (1359 166)  routing T_26_10.sp4_v_b_9 <X> T_26_10.sp4_v_t_40
 (13 6)  (1361 166)  (1361 166)  routing T_26_10.sp4_v_b_9 <X> T_26_10.sp4_v_t_40
 (4 14)  (1352 174)  (1352 174)  routing T_26_10.sp4_v_b_9 <X> T_26_10.sp4_v_t_44


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9

 (3 14)  (75 158)  (75 158)  routing T_2_9.sp12_h_r_1 <X> T_2_9.sp12_v_t_22
 (3 15)  (75 159)  (75 159)  routing T_2_9.sp12_h_r_1 <X> T_2_9.sp12_v_t_22


LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 146)  (396 146)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.wire_bram/ram/RCLK
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (0 3)  (396 147)  (396 147)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.wire_bram/ram/RCLK
 (2 3)  (398 147)  (398 147)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.wire_bram/ram/RCLK
 (3 6)  (399 150)  (399 150)  routing T_8_9.sp12_h_r_0 <X> T_8_9.sp12_v_t_23
 (3 7)  (399 151)  (399 151)  routing T_8_9.sp12_h_r_0 <X> T_8_9.sp12_v_t_23
 (27 8)  (423 152)  (423 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (28 8)  (424 152)  (424 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (29 8)  (425 152)  (425 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 152)  (426 152)  routing T_8_9.lc_trk_g3_4 <X> T_8_9.wire_bram/ram/WDATA_11
 (41 8)  (437 152)  (437 152)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (7 10)  (403 154)  (403 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (16 12)  (412 156)  (412 156)  routing T_8_9.sp4_v_t_20 <X> T_8_9.lc_trk_g3_1
 (17 12)  (413 156)  (413 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (414 156)  (414 156)  routing T_8_9.sp4_v_t_20 <X> T_8_9.lc_trk_g3_1
 (18 13)  (414 157)  (414 157)  routing T_8_9.sp4_v_t_20 <X> T_8_9.lc_trk_g3_1
 (0 14)  (396 158)  (396 158)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (14 14)  (410 158)  (410 158)  routing T_8_9.sp4_v_b_28 <X> T_8_9.lc_trk_g3_4
 (17 14)  (413 158)  (413 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 159)  (396 159)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (16 15)  (412 159)  (412 159)  routing T_8_9.sp4_v_b_28 <X> T_8_9.lc_trk_g3_4
 (17 15)  (413 159)  (413 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_28 lc_trk_g3_4
 (18 15)  (414 159)  (414 159)  routing T_8_9.sp4_r_v_b_45 <X> T_8_9.lc_trk_g3_5


LogicTile_9_9

 (0 2)  (438 146)  (438 146)  routing T_9_9.glb_netwk_3 <X> T_9_9.wire_logic_cluster/lc_7/clk
 (2 2)  (440 146)  (440 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (438 147)  (438 147)  routing T_9_9.glb_netwk_3 <X> T_9_9.wire_logic_cluster/lc_7/clk
 (27 4)  (465 148)  (465 148)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 148)  (466 148)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 148)  (467 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 148)  (470 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 148)  (471 148)  routing T_9_9.lc_trk_g2_3 <X> T_9_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 148)  (474 148)  LC_2 Logic Functioning bit
 (38 4)  (476 148)  (476 148)  LC_2 Logic Functioning bit
 (40 4)  (478 148)  (478 148)  LC_2 Logic Functioning bit
 (41 4)  (479 148)  (479 148)  LC_2 Logic Functioning bit
 (42 4)  (480 148)  (480 148)  LC_2 Logic Functioning bit
 (43 4)  (481 148)  (481 148)  LC_2 Logic Functioning bit
 (22 5)  (460 149)  (460 149)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (462 149)  (462 149)  routing T_9_9.top_op_2 <X> T_9_9.lc_trk_g1_2
 (25 5)  (463 149)  (463 149)  routing T_9_9.top_op_2 <X> T_9_9.lc_trk_g1_2
 (31 5)  (469 149)  (469 149)  routing T_9_9.lc_trk_g2_3 <X> T_9_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 149)  (474 149)  LC_2 Logic Functioning bit
 (38 5)  (476 149)  (476 149)  LC_2 Logic Functioning bit
 (40 5)  (478 149)  (478 149)  LC_2 Logic Functioning bit
 (41 5)  (479 149)  (479 149)  LC_2 Logic Functioning bit
 (42 5)  (480 149)  (480 149)  LC_2 Logic Functioning bit
 (43 5)  (481 149)  (481 149)  LC_2 Logic Functioning bit
 (28 6)  (466 150)  (466 150)  routing T_9_9.lc_trk_g2_2 <X> T_9_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 150)  (467 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 150)  (470 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 150)  (471 150)  routing T_9_9.lc_trk_g2_0 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (45 6)  (483 150)  (483 150)  LC_3 Logic Functioning bit
 (47 6)  (485 150)  (485 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (488 150)  (488 150)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (490 150)  (490 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (464 151)  (464 151)  routing T_9_9.lc_trk_g1_2 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 151)  (465 151)  routing T_9_9.lc_trk_g1_2 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 151)  (467 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 151)  (468 151)  routing T_9_9.lc_trk_g2_2 <X> T_9_9.wire_logic_cluster/lc_3/in_1
 (41 7)  (479 151)  (479 151)  LC_3 Logic Functioning bit
 (14 8)  (452 152)  (452 152)  routing T_9_9.rgt_op_0 <X> T_9_9.lc_trk_g2_0
 (21 8)  (459 152)  (459 152)  routing T_9_9.rgt_op_3 <X> T_9_9.lc_trk_g2_3
 (22 8)  (460 152)  (460 152)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 152)  (462 152)  routing T_9_9.rgt_op_3 <X> T_9_9.lc_trk_g2_3
 (25 8)  (463 152)  (463 152)  routing T_9_9.rgt_op_2 <X> T_9_9.lc_trk_g2_2
 (15 9)  (453 153)  (453 153)  routing T_9_9.rgt_op_0 <X> T_9_9.lc_trk_g2_0
 (17 9)  (455 153)  (455 153)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (460 153)  (460 153)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 153)  (462 153)  routing T_9_9.rgt_op_2 <X> T_9_9.lc_trk_g2_2
 (7 10)  (445 154)  (445 154)  Column buffer control bit: LH_colbuf_cntl_3

 (15 13)  (453 157)  (453 157)  routing T_9_9.tnr_op_0 <X> T_9_9.lc_trk_g3_0
 (17 13)  (455 157)  (455 157)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (3 14)  (441 158)  (441 158)  routing T_9_9.sp12_h_r_1 <X> T_9_9.sp12_v_t_22
 (3 15)  (441 159)  (441 159)  routing T_9_9.sp12_h_r_1 <X> T_9_9.sp12_v_t_22


LogicTile_10_9

 (27 0)  (519 144)  (519 144)  routing T_10_9.lc_trk_g3_0 <X> T_10_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 144)  (520 144)  routing T_10_9.lc_trk_g3_0 <X> T_10_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 144)  (521 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 144)  (524 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 144)  (528 144)  LC_0 Logic Functioning bit
 (39 0)  (531 144)  (531 144)  LC_0 Logic Functioning bit
 (41 0)  (533 144)  (533 144)  LC_0 Logic Functioning bit
 (42 0)  (534 144)  (534 144)  LC_0 Logic Functioning bit
 (44 0)  (536 144)  (536 144)  LC_0 Logic Functioning bit
 (45 0)  (537 144)  (537 144)  LC_0 Logic Functioning bit
 (36 1)  (528 145)  (528 145)  LC_0 Logic Functioning bit
 (39 1)  (531 145)  (531 145)  LC_0 Logic Functioning bit
 (41 1)  (533 145)  (533 145)  LC_0 Logic Functioning bit
 (42 1)  (534 145)  (534 145)  LC_0 Logic Functioning bit
 (50 1)  (542 145)  (542 145)  Carry_In_Mux bit 

 (0 2)  (492 146)  (492 146)  routing T_10_9.glb_netwk_3 <X> T_10_9.wire_logic_cluster/lc_7/clk
 (2 2)  (494 146)  (494 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (519 146)  (519 146)  routing T_10_9.lc_trk_g3_1 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 146)  (520 146)  routing T_10_9.lc_trk_g3_1 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 146)  (521 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 146)  (524 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 146)  (528 146)  LC_1 Logic Functioning bit
 (39 2)  (531 146)  (531 146)  LC_1 Logic Functioning bit
 (41 2)  (533 146)  (533 146)  LC_1 Logic Functioning bit
 (42 2)  (534 146)  (534 146)  LC_1 Logic Functioning bit
 (44 2)  (536 146)  (536 146)  LC_1 Logic Functioning bit
 (45 2)  (537 146)  (537 146)  LC_1 Logic Functioning bit
 (0 3)  (492 147)  (492 147)  routing T_10_9.glb_netwk_3 <X> T_10_9.wire_logic_cluster/lc_7/clk
 (36 3)  (528 147)  (528 147)  LC_1 Logic Functioning bit
 (39 3)  (531 147)  (531 147)  LC_1 Logic Functioning bit
 (41 3)  (533 147)  (533 147)  LC_1 Logic Functioning bit
 (42 3)  (534 147)  (534 147)  LC_1 Logic Functioning bit
 (0 4)  (492 148)  (492 148)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_7/cen
 (1 4)  (493 148)  (493 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 148)  (513 148)  routing T_10_9.wire_logic_cluster/lc_3/out <X> T_10_9.lc_trk_g1_3
 (22 4)  (514 148)  (514 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 148)  (517 148)  routing T_10_9.wire_logic_cluster/lc_2/out <X> T_10_9.lc_trk_g1_2
 (27 4)  (519 148)  (519 148)  routing T_10_9.lc_trk_g1_2 <X> T_10_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 148)  (521 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 148)  (524 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 148)  (528 148)  LC_2 Logic Functioning bit
 (39 4)  (531 148)  (531 148)  LC_2 Logic Functioning bit
 (41 4)  (533 148)  (533 148)  LC_2 Logic Functioning bit
 (42 4)  (534 148)  (534 148)  LC_2 Logic Functioning bit
 (44 4)  (536 148)  (536 148)  LC_2 Logic Functioning bit
 (45 4)  (537 148)  (537 148)  LC_2 Logic Functioning bit
 (0 5)  (492 149)  (492 149)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_7/cen
 (1 5)  (493 149)  (493 149)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_7/cen
 (22 5)  (514 149)  (514 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 149)  (522 149)  routing T_10_9.lc_trk_g1_2 <X> T_10_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 149)  (528 149)  LC_2 Logic Functioning bit
 (39 5)  (531 149)  (531 149)  LC_2 Logic Functioning bit
 (41 5)  (533 149)  (533 149)  LC_2 Logic Functioning bit
 (42 5)  (534 149)  (534 149)  LC_2 Logic Functioning bit
 (17 6)  (509 150)  (509 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 150)  (510 150)  routing T_10_9.wire_logic_cluster/lc_5/out <X> T_10_9.lc_trk_g1_5
 (25 6)  (517 150)  (517 150)  routing T_10_9.wire_logic_cluster/lc_6/out <X> T_10_9.lc_trk_g1_6
 (27 6)  (519 150)  (519 150)  routing T_10_9.lc_trk_g1_3 <X> T_10_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 150)  (521 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 150)  (524 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 150)  (528 150)  LC_3 Logic Functioning bit
 (39 6)  (531 150)  (531 150)  LC_3 Logic Functioning bit
 (41 6)  (533 150)  (533 150)  LC_3 Logic Functioning bit
 (42 6)  (534 150)  (534 150)  LC_3 Logic Functioning bit
 (44 6)  (536 150)  (536 150)  LC_3 Logic Functioning bit
 (45 6)  (537 150)  (537 150)  LC_3 Logic Functioning bit
 (22 7)  (514 151)  (514 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 151)  (522 151)  routing T_10_9.lc_trk_g1_3 <X> T_10_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 151)  (528 151)  LC_3 Logic Functioning bit
 (39 7)  (531 151)  (531 151)  LC_3 Logic Functioning bit
 (41 7)  (533 151)  (533 151)  LC_3 Logic Functioning bit
 (42 7)  (534 151)  (534 151)  LC_3 Logic Functioning bit
 (27 8)  (519 152)  (519 152)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 152)  (520 152)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 152)  (521 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 152)  (522 152)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 152)  (524 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 152)  (528 152)  LC_4 Logic Functioning bit
 (39 8)  (531 152)  (531 152)  LC_4 Logic Functioning bit
 (41 8)  (533 152)  (533 152)  LC_4 Logic Functioning bit
 (42 8)  (534 152)  (534 152)  LC_4 Logic Functioning bit
 (44 8)  (536 152)  (536 152)  LC_4 Logic Functioning bit
 (45 8)  (537 152)  (537 152)  LC_4 Logic Functioning bit
 (36 9)  (528 153)  (528 153)  LC_4 Logic Functioning bit
 (39 9)  (531 153)  (531 153)  LC_4 Logic Functioning bit
 (41 9)  (533 153)  (533 153)  LC_4 Logic Functioning bit
 (42 9)  (534 153)  (534 153)  LC_4 Logic Functioning bit
 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (519 154)  (519 154)  routing T_10_9.lc_trk_g1_5 <X> T_10_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 154)  (521 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 154)  (522 154)  routing T_10_9.lc_trk_g1_5 <X> T_10_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 154)  (524 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 154)  (528 154)  LC_5 Logic Functioning bit
 (39 10)  (531 154)  (531 154)  LC_5 Logic Functioning bit
 (41 10)  (533 154)  (533 154)  LC_5 Logic Functioning bit
 (42 10)  (534 154)  (534 154)  LC_5 Logic Functioning bit
 (44 10)  (536 154)  (536 154)  LC_5 Logic Functioning bit
 (45 10)  (537 154)  (537 154)  LC_5 Logic Functioning bit
 (36 11)  (528 155)  (528 155)  LC_5 Logic Functioning bit
 (39 11)  (531 155)  (531 155)  LC_5 Logic Functioning bit
 (41 11)  (533 155)  (533 155)  LC_5 Logic Functioning bit
 (42 11)  (534 155)  (534 155)  LC_5 Logic Functioning bit
 (14 12)  (506 156)  (506 156)  routing T_10_9.wire_logic_cluster/lc_0/out <X> T_10_9.lc_trk_g3_0
 (17 12)  (509 156)  (509 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 156)  (510 156)  routing T_10_9.wire_logic_cluster/lc_1/out <X> T_10_9.lc_trk_g3_1
 (21 12)  (513 156)  (513 156)  routing T_10_9.sp4_h_r_35 <X> T_10_9.lc_trk_g3_3
 (22 12)  (514 156)  (514 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 156)  (515 156)  routing T_10_9.sp4_h_r_35 <X> T_10_9.lc_trk_g3_3
 (24 12)  (516 156)  (516 156)  routing T_10_9.sp4_h_r_35 <X> T_10_9.lc_trk_g3_3
 (27 12)  (519 156)  (519 156)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 156)  (521 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 156)  (522 156)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 156)  (524 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 156)  (528 156)  LC_6 Logic Functioning bit
 (39 12)  (531 156)  (531 156)  LC_6 Logic Functioning bit
 (41 12)  (533 156)  (533 156)  LC_6 Logic Functioning bit
 (42 12)  (534 156)  (534 156)  LC_6 Logic Functioning bit
 (44 12)  (536 156)  (536 156)  LC_6 Logic Functioning bit
 (45 12)  (537 156)  (537 156)  LC_6 Logic Functioning bit
 (17 13)  (509 157)  (509 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 157)  (522 157)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 157)  (528 157)  LC_6 Logic Functioning bit
 (39 13)  (531 157)  (531 157)  LC_6 Logic Functioning bit
 (41 13)  (533 157)  (533 157)  LC_6 Logic Functioning bit
 (42 13)  (534 157)  (534 157)  LC_6 Logic Functioning bit
 (0 14)  (492 158)  (492 158)  routing T_10_9.lc_trk_g3_5 <X> T_10_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 158)  (493 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 158)  (506 158)  routing T_10_9.wire_logic_cluster/lc_4/out <X> T_10_9.lc_trk_g3_4
 (15 14)  (507 158)  (507 158)  routing T_10_9.sp4_h_r_45 <X> T_10_9.lc_trk_g3_5
 (16 14)  (508 158)  (508 158)  routing T_10_9.sp4_h_r_45 <X> T_10_9.lc_trk_g3_5
 (17 14)  (509 158)  (509 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (510 158)  (510 158)  routing T_10_9.sp4_h_r_45 <X> T_10_9.lc_trk_g3_5
 (21 14)  (513 158)  (513 158)  routing T_10_9.wire_logic_cluster/lc_7/out <X> T_10_9.lc_trk_g3_7
 (22 14)  (514 158)  (514 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (519 158)  (519 158)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 158)  (520 158)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 158)  (521 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 158)  (522 158)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 158)  (524 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 158)  (528 158)  LC_7 Logic Functioning bit
 (39 14)  (531 158)  (531 158)  LC_7 Logic Functioning bit
 (41 14)  (533 158)  (533 158)  LC_7 Logic Functioning bit
 (42 14)  (534 158)  (534 158)  LC_7 Logic Functioning bit
 (44 14)  (536 158)  (536 158)  LC_7 Logic Functioning bit
 (45 14)  (537 158)  (537 158)  LC_7 Logic Functioning bit
 (0 15)  (492 159)  (492 159)  routing T_10_9.lc_trk_g3_5 <X> T_10_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 159)  (493 159)  routing T_10_9.lc_trk_g3_5 <X> T_10_9.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 159)  (509 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (510 159)  (510 159)  routing T_10_9.sp4_h_r_45 <X> T_10_9.lc_trk_g3_5
 (30 15)  (522 159)  (522 159)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 159)  (528 159)  LC_7 Logic Functioning bit
 (39 15)  (531 159)  (531 159)  LC_7 Logic Functioning bit
 (41 15)  (533 159)  (533 159)  LC_7 Logic Functioning bit
 (42 15)  (534 159)  (534 159)  LC_7 Logic Functioning bit


LogicTile_11_9

 (25 0)  (571 144)  (571 144)  routing T_11_9.lft_op_2 <X> T_11_9.lc_trk_g0_2
 (27 0)  (573 144)  (573 144)  routing T_11_9.lc_trk_g1_0 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 144)  (575 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 144)  (578 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 144)  (582 144)  LC_0 Logic Functioning bit
 (39 0)  (585 144)  (585 144)  LC_0 Logic Functioning bit
 (41 0)  (587 144)  (587 144)  LC_0 Logic Functioning bit
 (42 0)  (588 144)  (588 144)  LC_0 Logic Functioning bit
 (44 0)  (590 144)  (590 144)  LC_0 Logic Functioning bit
 (22 1)  (568 145)  (568 145)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 145)  (570 145)  routing T_11_9.lft_op_2 <X> T_11_9.lc_trk_g0_2
 (36 1)  (582 145)  (582 145)  LC_0 Logic Functioning bit
 (39 1)  (585 145)  (585 145)  LC_0 Logic Functioning bit
 (41 1)  (587 145)  (587 145)  LC_0 Logic Functioning bit
 (42 1)  (588 145)  (588 145)  LC_0 Logic Functioning bit
 (50 1)  (596 145)  (596 145)  Carry_In_Mux bit 

 (51 1)  (597 145)  (597 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (25 2)  (571 146)  (571 146)  routing T_11_9.lft_op_6 <X> T_11_9.lc_trk_g0_6
 (27 2)  (573 146)  (573 146)  routing T_11_9.lc_trk_g1_1 <X> T_11_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 146)  (575 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 146)  (578 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (581 146)  (581 146)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_1
 (36 2)  (582 146)  (582 146)  LC_1 Logic Functioning bit
 (39 2)  (585 146)  (585 146)  LC_1 Logic Functioning bit
 (41 2)  (587 146)  (587 146)  LC_1 Logic Functioning bit
 (42 2)  (588 146)  (588 146)  LC_1 Logic Functioning bit
 (44 2)  (590 146)  (590 146)  LC_1 Logic Functioning bit
 (10 3)  (556 147)  (556 147)  routing T_11_9.sp4_h_l_45 <X> T_11_9.sp4_v_t_36
 (22 3)  (568 147)  (568 147)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 147)  (570 147)  routing T_11_9.lft_op_6 <X> T_11_9.lc_trk_g0_6
 (32 3)  (578 147)  (578 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (579 147)  (579 147)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_1
 (34 3)  (580 147)  (580 147)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_1
 (35 3)  (581 147)  (581 147)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_1
 (36 3)  (582 147)  (582 147)  LC_1 Logic Functioning bit
 (39 3)  (585 147)  (585 147)  LC_1 Logic Functioning bit
 (41 3)  (587 147)  (587 147)  LC_1 Logic Functioning bit
 (42 3)  (588 147)  (588 147)  LC_1 Logic Functioning bit
 (53 3)  (599 147)  (599 147)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (560 148)  (560 148)  routing T_11_9.lft_op_0 <X> T_11_9.lc_trk_g1_0
 (15 4)  (561 148)  (561 148)  routing T_11_9.lft_op_1 <X> T_11_9.lc_trk_g1_1
 (17 4)  (563 148)  (563 148)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 148)  (564 148)  routing T_11_9.lft_op_1 <X> T_11_9.lc_trk_g1_1
 (21 4)  (567 148)  (567 148)  routing T_11_9.lft_op_3 <X> T_11_9.lc_trk_g1_3
 (22 4)  (568 148)  (568 148)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 148)  (570 148)  routing T_11_9.lft_op_3 <X> T_11_9.lc_trk_g1_3
 (27 4)  (573 148)  (573 148)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 148)  (574 148)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 148)  (575 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 148)  (576 148)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 148)  (578 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 148)  (582 148)  LC_2 Logic Functioning bit
 (39 4)  (585 148)  (585 148)  LC_2 Logic Functioning bit
 (41 4)  (587 148)  (587 148)  LC_2 Logic Functioning bit
 (42 4)  (588 148)  (588 148)  LC_2 Logic Functioning bit
 (44 4)  (590 148)  (590 148)  LC_2 Logic Functioning bit
 (46 4)  (592 148)  (592 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (561 149)  (561 149)  routing T_11_9.lft_op_0 <X> T_11_9.lc_trk_g1_0
 (17 5)  (563 149)  (563 149)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (30 5)  (576 149)  (576 149)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 149)  (578 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 149)  (581 149)  routing T_11_9.lc_trk_g0_2 <X> T_11_9.input_2_2
 (36 5)  (582 149)  (582 149)  LC_2 Logic Functioning bit
 (39 5)  (585 149)  (585 149)  LC_2 Logic Functioning bit
 (41 5)  (587 149)  (587 149)  LC_2 Logic Functioning bit
 (42 5)  (588 149)  (588 149)  LC_2 Logic Functioning bit
 (14 6)  (560 150)  (560 150)  routing T_11_9.lft_op_4 <X> T_11_9.lc_trk_g1_4
 (15 6)  (561 150)  (561 150)  routing T_11_9.lft_op_5 <X> T_11_9.lc_trk_g1_5
 (17 6)  (563 150)  (563 150)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 150)  (564 150)  routing T_11_9.lft_op_5 <X> T_11_9.lc_trk_g1_5
 (21 6)  (567 150)  (567 150)  routing T_11_9.lft_op_7 <X> T_11_9.lc_trk_g1_7
 (22 6)  (568 150)  (568 150)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 150)  (570 150)  routing T_11_9.lft_op_7 <X> T_11_9.lc_trk_g1_7
 (27 6)  (573 150)  (573 150)  routing T_11_9.lc_trk_g1_3 <X> T_11_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 150)  (575 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 150)  (578 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 150)  (582 150)  LC_3 Logic Functioning bit
 (39 6)  (585 150)  (585 150)  LC_3 Logic Functioning bit
 (41 6)  (587 150)  (587 150)  LC_3 Logic Functioning bit
 (42 6)  (588 150)  (588 150)  LC_3 Logic Functioning bit
 (44 6)  (590 150)  (590 150)  LC_3 Logic Functioning bit
 (46 6)  (592 150)  (592 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (561 151)  (561 151)  routing T_11_9.lft_op_4 <X> T_11_9.lc_trk_g1_4
 (17 7)  (563 151)  (563 151)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (30 7)  (576 151)  (576 151)  routing T_11_9.lc_trk_g1_3 <X> T_11_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 151)  (582 151)  LC_3 Logic Functioning bit
 (39 7)  (585 151)  (585 151)  LC_3 Logic Functioning bit
 (41 7)  (587 151)  (587 151)  LC_3 Logic Functioning bit
 (42 7)  (588 151)  (588 151)  LC_3 Logic Functioning bit
 (27 8)  (573 152)  (573 152)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 152)  (575 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 152)  (576 152)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 152)  (578 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 152)  (582 152)  LC_4 Logic Functioning bit
 (39 8)  (585 152)  (585 152)  LC_4 Logic Functioning bit
 (41 8)  (587 152)  (587 152)  LC_4 Logic Functioning bit
 (42 8)  (588 152)  (588 152)  LC_4 Logic Functioning bit
 (44 8)  (590 152)  (590 152)  LC_4 Logic Functioning bit
 (53 8)  (599 152)  (599 152)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (36 9)  (582 153)  (582 153)  LC_4 Logic Functioning bit
 (39 9)  (585 153)  (585 153)  LC_4 Logic Functioning bit
 (41 9)  (587 153)  (587 153)  LC_4 Logic Functioning bit
 (42 9)  (588 153)  (588 153)  LC_4 Logic Functioning bit
 (27 10)  (573 154)  (573 154)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 154)  (575 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 154)  (576 154)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 154)  (578 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (581 154)  (581 154)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_5
 (36 10)  (582 154)  (582 154)  LC_5 Logic Functioning bit
 (39 10)  (585 154)  (585 154)  LC_5 Logic Functioning bit
 (41 10)  (587 154)  (587 154)  LC_5 Logic Functioning bit
 (42 10)  (588 154)  (588 154)  LC_5 Logic Functioning bit
 (44 10)  (590 154)  (590 154)  LC_5 Logic Functioning bit
 (53 10)  (599 154)  (599 154)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (11 11)  (557 155)  (557 155)  routing T_11_9.sp4_h_r_0 <X> T_11_9.sp4_h_l_45
 (13 11)  (559 155)  (559 155)  routing T_11_9.sp4_h_r_0 <X> T_11_9.sp4_h_l_45
 (32 11)  (578 155)  (578 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (579 155)  (579 155)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_5
 (34 11)  (580 155)  (580 155)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_5
 (35 11)  (581 155)  (581 155)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_5
 (36 11)  (582 155)  (582 155)  LC_5 Logic Functioning bit
 (39 11)  (585 155)  (585 155)  LC_5 Logic Functioning bit
 (41 11)  (587 155)  (587 155)  LC_5 Logic Functioning bit
 (42 11)  (588 155)  (588 155)  LC_5 Logic Functioning bit
 (27 12)  (573 156)  (573 156)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 156)  (574 156)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 156)  (575 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 156)  (576 156)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 156)  (578 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (581 156)  (581 156)  routing T_11_9.lc_trk_g0_6 <X> T_11_9.input_2_6
 (36 12)  (582 156)  (582 156)  LC_6 Logic Functioning bit
 (39 12)  (585 156)  (585 156)  LC_6 Logic Functioning bit
 (41 12)  (587 156)  (587 156)  LC_6 Logic Functioning bit
 (42 12)  (588 156)  (588 156)  LC_6 Logic Functioning bit
 (44 12)  (590 156)  (590 156)  LC_6 Logic Functioning bit
 (30 13)  (576 157)  (576 157)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 157)  (578 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 157)  (581 157)  routing T_11_9.lc_trk_g0_6 <X> T_11_9.input_2_6
 (36 13)  (582 157)  (582 157)  LC_6 Logic Functioning bit
 (39 13)  (585 157)  (585 157)  LC_6 Logic Functioning bit
 (41 13)  (587 157)  (587 157)  LC_6 Logic Functioning bit
 (42 13)  (588 157)  (588 157)  LC_6 Logic Functioning bit
 (51 13)  (597 157)  (597 157)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (27 14)  (573 158)  (573 158)  routing T_11_9.lc_trk_g1_7 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 158)  (575 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 158)  (576 158)  routing T_11_9.lc_trk_g1_7 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 158)  (578 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (581 158)  (581 158)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_7
 (36 14)  (582 158)  (582 158)  LC_7 Logic Functioning bit
 (39 14)  (585 158)  (585 158)  LC_7 Logic Functioning bit
 (41 14)  (587 158)  (587 158)  LC_7 Logic Functioning bit
 (42 14)  (588 158)  (588 158)  LC_7 Logic Functioning bit
 (44 14)  (590 158)  (590 158)  LC_7 Logic Functioning bit
 (46 14)  (592 158)  (592 158)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (568 159)  (568 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 159)  (571 159)  routing T_11_9.sp4_r_v_b_46 <X> T_11_9.lc_trk_g3_6
 (30 15)  (576 159)  (576 159)  routing T_11_9.lc_trk_g1_7 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 159)  (578 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (579 159)  (579 159)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_7
 (34 15)  (580 159)  (580 159)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_7
 (35 15)  (581 159)  (581 159)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.input_2_7
 (36 15)  (582 159)  (582 159)  LC_7 Logic Functioning bit
 (39 15)  (585 159)  (585 159)  LC_7 Logic Functioning bit
 (41 15)  (587 159)  (587 159)  LC_7 Logic Functioning bit
 (42 15)  (588 159)  (588 159)  LC_7 Logic Functioning bit


LogicTile_12_9

 (3 4)  (603 148)  (603 148)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (14 4)  (614 148)  (614 148)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g1_0
 (3 5)  (603 149)  (603 149)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (14 5)  (614 149)  (614 149)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g1_0
 (15 5)  (615 149)  (615 149)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g1_0
 (16 5)  (616 149)  (616 149)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g1_0
 (17 5)  (617 149)  (617 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3

 (37 10)  (637 154)  (637 154)  LC_5 Logic Functioning bit
 (39 10)  (639 154)  (639 154)  LC_5 Logic Functioning bit
 (40 10)  (640 154)  (640 154)  LC_5 Logic Functioning bit
 (42 10)  (642 154)  (642 154)  LC_5 Logic Functioning bit
 (47 10)  (647 154)  (647 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (627 155)  (627 155)  routing T_12_9.lc_trk_g1_0 <X> T_12_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 155)  (629 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 155)  (636 155)  LC_5 Logic Functioning bit
 (38 11)  (638 155)  (638 155)  LC_5 Logic Functioning bit
 (41 11)  (641 155)  (641 155)  LC_5 Logic Functioning bit
 (43 11)  (643 155)  (643 155)  LC_5 Logic Functioning bit
 (19 12)  (619 156)  (619 156)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (11 15)  (611 159)  (611 159)  routing T_12_9.sp4_h_r_11 <X> T_12_9.sp4_h_l_46


LogicTile_13_9

 (0 2)  (654 146)  (654 146)  routing T_13_9.glb_netwk_3 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (2 2)  (656 146)  (656 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 146)  (668 146)  routing T_13_9.sp4_h_l_1 <X> T_13_9.lc_trk_g0_4
 (0 3)  (654 147)  (654 147)  routing T_13_9.glb_netwk_3 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (15 3)  (669 147)  (669 147)  routing T_13_9.sp4_h_l_1 <X> T_13_9.lc_trk_g0_4
 (16 3)  (670 147)  (670 147)  routing T_13_9.sp4_h_l_1 <X> T_13_9.lc_trk_g0_4
 (17 3)  (671 147)  (671 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 6)  (680 150)  (680 150)  routing T_13_9.lc_trk_g1_4 <X> T_13_9.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 150)  (683 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 150)  (684 150)  routing T_13_9.lc_trk_g0_4 <X> T_13_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 150)  (685 150)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 150)  (686 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 150)  (687 150)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 150)  (691 150)  LC_3 Logic Functioning bit
 (39 6)  (693 150)  (693 150)  LC_3 Logic Functioning bit
 (40 6)  (694 150)  (694 150)  LC_3 Logic Functioning bit
 (42 6)  (696 150)  (696 150)  LC_3 Logic Functioning bit
 (46 6)  (700 150)  (700 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (707 150)  (707 150)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (668 151)  (668 151)  routing T_13_9.sp12_h_r_20 <X> T_13_9.lc_trk_g1_4
 (16 7)  (670 151)  (670 151)  routing T_13_9.sp12_h_r_20 <X> T_13_9.lc_trk_g1_4
 (17 7)  (671 151)  (671 151)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (681 151)  (681 151)  routing T_13_9.lc_trk_g1_4 <X> T_13_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 151)  (683 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 151)  (685 151)  routing T_13_9.lc_trk_g2_6 <X> T_13_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 151)  (690 151)  LC_3 Logic Functioning bit
 (37 7)  (691 151)  (691 151)  LC_3 Logic Functioning bit
 (38 7)  (692 151)  (692 151)  LC_3 Logic Functioning bit
 (39 7)  (693 151)  (693 151)  LC_3 Logic Functioning bit
 (41 7)  (695 151)  (695 151)  LC_3 Logic Functioning bit
 (43 7)  (697 151)  (697 151)  LC_3 Logic Functioning bit
 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (679 154)  (679 154)  routing T_13_9.wire_logic_cluster/lc_6/out <X> T_13_9.lc_trk_g2_6
 (22 11)  (676 155)  (676 155)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (680 156)  (680 156)  routing T_13_9.lc_trk_g0_4 <X> T_13_9.wire_logic_cluster/lc_6/in_0
 (36 12)  (690 156)  (690 156)  LC_6 Logic Functioning bit
 (38 12)  (692 156)  (692 156)  LC_6 Logic Functioning bit
 (41 12)  (695 156)  (695 156)  LC_6 Logic Functioning bit
 (43 12)  (697 156)  (697 156)  LC_6 Logic Functioning bit
 (45 12)  (699 156)  (699 156)  LC_6 Logic Functioning bit
 (29 13)  (683 157)  (683 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 157)  (691 157)  LC_6 Logic Functioning bit
 (39 13)  (693 157)  (693 157)  LC_6 Logic Functioning bit
 (40 13)  (694 157)  (694 157)  LC_6 Logic Functioning bit
 (42 13)  (696 157)  (696 157)  LC_6 Logic Functioning bit
 (11 14)  (665 158)  (665 158)  routing T_13_9.sp4_h_l_43 <X> T_13_9.sp4_v_t_46


LogicTile_14_9

 (27 0)  (735 144)  (735 144)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 144)  (736 144)  routing T_14_9.lc_trk_g3_0 <X> T_14_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 144)  (737 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 144)  (740 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 144)  (744 144)  LC_0 Logic Functioning bit
 (39 0)  (747 144)  (747 144)  LC_0 Logic Functioning bit
 (41 0)  (749 144)  (749 144)  LC_0 Logic Functioning bit
 (42 0)  (750 144)  (750 144)  LC_0 Logic Functioning bit
 (44 0)  (752 144)  (752 144)  LC_0 Logic Functioning bit
 (45 0)  (753 144)  (753 144)  LC_0 Logic Functioning bit
 (52 0)  (760 144)  (760 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (744 145)  (744 145)  LC_0 Logic Functioning bit
 (39 1)  (747 145)  (747 145)  LC_0 Logic Functioning bit
 (41 1)  (749 145)  (749 145)  LC_0 Logic Functioning bit
 (42 1)  (750 145)  (750 145)  LC_0 Logic Functioning bit
 (50 1)  (758 145)  (758 145)  Carry_In_Mux bit 

 (0 2)  (708 146)  (708 146)  routing T_14_9.glb_netwk_3 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 2)  (710 146)  (710 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 146)  (735 146)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 146)  (736 146)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 146)  (737 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 146)  (740 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 146)  (744 146)  LC_1 Logic Functioning bit
 (39 2)  (747 146)  (747 146)  LC_1 Logic Functioning bit
 (41 2)  (749 146)  (749 146)  LC_1 Logic Functioning bit
 (42 2)  (750 146)  (750 146)  LC_1 Logic Functioning bit
 (44 2)  (752 146)  (752 146)  LC_1 Logic Functioning bit
 (45 2)  (753 146)  (753 146)  LC_1 Logic Functioning bit
 (47 2)  (755 146)  (755 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (760 146)  (760 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (708 147)  (708 147)  routing T_14_9.glb_netwk_3 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (36 3)  (744 147)  (744 147)  LC_1 Logic Functioning bit
 (39 3)  (747 147)  (747 147)  LC_1 Logic Functioning bit
 (41 3)  (749 147)  (749 147)  LC_1 Logic Functioning bit
 (42 3)  (750 147)  (750 147)  LC_1 Logic Functioning bit
 (21 4)  (729 148)  (729 148)  routing T_14_9.wire_logic_cluster/lc_3/out <X> T_14_9.lc_trk_g1_3
 (22 4)  (730 148)  (730 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 148)  (733 148)  routing T_14_9.wire_logic_cluster/lc_2/out <X> T_14_9.lc_trk_g1_2
 (27 4)  (735 148)  (735 148)  routing T_14_9.lc_trk_g1_2 <X> T_14_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 148)  (737 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 148)  (740 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 148)  (744 148)  LC_2 Logic Functioning bit
 (39 4)  (747 148)  (747 148)  LC_2 Logic Functioning bit
 (41 4)  (749 148)  (749 148)  LC_2 Logic Functioning bit
 (42 4)  (750 148)  (750 148)  LC_2 Logic Functioning bit
 (44 4)  (752 148)  (752 148)  LC_2 Logic Functioning bit
 (45 4)  (753 148)  (753 148)  LC_2 Logic Functioning bit
 (47 4)  (755 148)  (755 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (760 148)  (760 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (730 149)  (730 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 149)  (738 149)  routing T_14_9.lc_trk_g1_2 <X> T_14_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 149)  (744 149)  LC_2 Logic Functioning bit
 (39 5)  (747 149)  (747 149)  LC_2 Logic Functioning bit
 (41 5)  (749 149)  (749 149)  LC_2 Logic Functioning bit
 (42 5)  (750 149)  (750 149)  LC_2 Logic Functioning bit
 (17 6)  (725 150)  (725 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 150)  (726 150)  routing T_14_9.wire_logic_cluster/lc_5/out <X> T_14_9.lc_trk_g1_5
 (25 6)  (733 150)  (733 150)  routing T_14_9.wire_logic_cluster/lc_6/out <X> T_14_9.lc_trk_g1_6
 (27 6)  (735 150)  (735 150)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 150)  (737 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 150)  (740 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 150)  (744 150)  LC_3 Logic Functioning bit
 (39 6)  (747 150)  (747 150)  LC_3 Logic Functioning bit
 (41 6)  (749 150)  (749 150)  LC_3 Logic Functioning bit
 (42 6)  (750 150)  (750 150)  LC_3 Logic Functioning bit
 (44 6)  (752 150)  (752 150)  LC_3 Logic Functioning bit
 (45 6)  (753 150)  (753 150)  LC_3 Logic Functioning bit
 (10 7)  (718 151)  (718 151)  routing T_14_9.sp4_h_l_46 <X> T_14_9.sp4_v_t_41
 (22 7)  (730 151)  (730 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 151)  (738 151)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 151)  (744 151)  LC_3 Logic Functioning bit
 (39 7)  (747 151)  (747 151)  LC_3 Logic Functioning bit
 (41 7)  (749 151)  (749 151)  LC_3 Logic Functioning bit
 (42 7)  (750 151)  (750 151)  LC_3 Logic Functioning bit
 (27 8)  (735 152)  (735 152)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 152)  (736 152)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 152)  (737 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 152)  (738 152)  routing T_14_9.lc_trk_g3_4 <X> T_14_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 152)  (740 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 152)  (744 152)  LC_4 Logic Functioning bit
 (39 8)  (747 152)  (747 152)  LC_4 Logic Functioning bit
 (41 8)  (749 152)  (749 152)  LC_4 Logic Functioning bit
 (42 8)  (750 152)  (750 152)  LC_4 Logic Functioning bit
 (44 8)  (752 152)  (752 152)  LC_4 Logic Functioning bit
 (45 8)  (753 152)  (753 152)  LC_4 Logic Functioning bit
 (36 9)  (744 153)  (744 153)  LC_4 Logic Functioning bit
 (39 9)  (747 153)  (747 153)  LC_4 Logic Functioning bit
 (41 9)  (749 153)  (749 153)  LC_4 Logic Functioning bit
 (42 9)  (750 153)  (750 153)  LC_4 Logic Functioning bit
 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (735 154)  (735 154)  routing T_14_9.lc_trk_g1_5 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 154)  (737 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 154)  (738 154)  routing T_14_9.lc_trk_g1_5 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 154)  (740 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 154)  (744 154)  LC_5 Logic Functioning bit
 (39 10)  (747 154)  (747 154)  LC_5 Logic Functioning bit
 (41 10)  (749 154)  (749 154)  LC_5 Logic Functioning bit
 (42 10)  (750 154)  (750 154)  LC_5 Logic Functioning bit
 (44 10)  (752 154)  (752 154)  LC_5 Logic Functioning bit
 (45 10)  (753 154)  (753 154)  LC_5 Logic Functioning bit
 (36 11)  (744 155)  (744 155)  LC_5 Logic Functioning bit
 (39 11)  (747 155)  (747 155)  LC_5 Logic Functioning bit
 (41 11)  (749 155)  (749 155)  LC_5 Logic Functioning bit
 (42 11)  (750 155)  (750 155)  LC_5 Logic Functioning bit
 (14 12)  (722 156)  (722 156)  routing T_14_9.wire_logic_cluster/lc_0/out <X> T_14_9.lc_trk_g3_0
 (17 12)  (725 156)  (725 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 156)  (726 156)  routing T_14_9.wire_logic_cluster/lc_1/out <X> T_14_9.lc_trk_g3_1
 (27 12)  (735 156)  (735 156)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 156)  (737 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 156)  (738 156)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 156)  (740 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 156)  (744 156)  LC_6 Logic Functioning bit
 (39 12)  (747 156)  (747 156)  LC_6 Logic Functioning bit
 (41 12)  (749 156)  (749 156)  LC_6 Logic Functioning bit
 (42 12)  (750 156)  (750 156)  LC_6 Logic Functioning bit
 (44 12)  (752 156)  (752 156)  LC_6 Logic Functioning bit
 (45 12)  (753 156)  (753 156)  LC_6 Logic Functioning bit
 (17 13)  (725 157)  (725 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 157)  (738 157)  routing T_14_9.lc_trk_g1_6 <X> T_14_9.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 157)  (744 157)  LC_6 Logic Functioning bit
 (39 13)  (747 157)  (747 157)  LC_6 Logic Functioning bit
 (41 13)  (749 157)  (749 157)  LC_6 Logic Functioning bit
 (42 13)  (750 157)  (750 157)  LC_6 Logic Functioning bit
 (48 13)  (756 157)  (756 157)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 158)  (708 158)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 158)  (709 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 158)  (722 158)  routing T_14_9.wire_logic_cluster/lc_4/out <X> T_14_9.lc_trk_g3_4
 (16 14)  (724 158)  (724 158)  routing T_14_9.sp4_v_t_16 <X> T_14_9.lc_trk_g3_5
 (17 14)  (725 158)  (725 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 158)  (726 158)  routing T_14_9.sp4_v_t_16 <X> T_14_9.lc_trk_g3_5
 (21 14)  (729 158)  (729 158)  routing T_14_9.wire_logic_cluster/lc_7/out <X> T_14_9.lc_trk_g3_7
 (22 14)  (730 158)  (730 158)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 158)  (735 158)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 158)  (736 158)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 158)  (737 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 158)  (738 158)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 158)  (740 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 158)  (744 158)  LC_7 Logic Functioning bit
 (39 14)  (747 158)  (747 158)  LC_7 Logic Functioning bit
 (41 14)  (749 158)  (749 158)  LC_7 Logic Functioning bit
 (42 14)  (750 158)  (750 158)  LC_7 Logic Functioning bit
 (44 14)  (752 158)  (752 158)  LC_7 Logic Functioning bit
 (45 14)  (753 158)  (753 158)  LC_7 Logic Functioning bit
 (0 15)  (708 159)  (708 159)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 159)  (709 159)  routing T_14_9.lc_trk_g3_5 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (5 15)  (713 159)  (713 159)  routing T_14_9.sp4_h_l_44 <X> T_14_9.sp4_v_t_44
 (17 15)  (725 159)  (725 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 159)  (738 159)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 159)  (744 159)  LC_7 Logic Functioning bit
 (39 15)  (747 159)  (747 159)  LC_7 Logic Functioning bit
 (41 15)  (749 159)  (749 159)  LC_7 Logic Functioning bit
 (42 15)  (750 159)  (750 159)  LC_7 Logic Functioning bit


LogicTile_15_9

 (14 0)  (776 144)  (776 144)  routing T_15_9.wire_logic_cluster/lc_0/out <X> T_15_9.lc_trk_g0_0
 (32 0)  (794 144)  (794 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 144)  (795 144)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 144)  (796 144)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 144)  (798 144)  LC_0 Logic Functioning bit
 (37 0)  (799 144)  (799 144)  LC_0 Logic Functioning bit
 (38 0)  (800 144)  (800 144)  LC_0 Logic Functioning bit
 (39 0)  (801 144)  (801 144)  LC_0 Logic Functioning bit
 (45 0)  (807 144)  (807 144)  LC_0 Logic Functioning bit
 (17 1)  (779 145)  (779 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (36 1)  (798 145)  (798 145)  LC_0 Logic Functioning bit
 (37 1)  (799 145)  (799 145)  LC_0 Logic Functioning bit
 (38 1)  (800 145)  (800 145)  LC_0 Logic Functioning bit
 (39 1)  (801 145)  (801 145)  LC_0 Logic Functioning bit
 (0 2)  (762 146)  (762 146)  routing T_15_9.glb_netwk_3 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 2)  (764 146)  (764 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 146)  (776 146)  routing T_15_9.lft_op_4 <X> T_15_9.lc_trk_g0_4
 (15 2)  (777 146)  (777 146)  routing T_15_9.lft_op_5 <X> T_15_9.lc_trk_g0_5
 (17 2)  (779 146)  (779 146)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 146)  (780 146)  routing T_15_9.lft_op_5 <X> T_15_9.lc_trk_g0_5
 (29 2)  (791 146)  (791 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 146)  (794 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 146)  (795 146)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 146)  (796 146)  routing T_15_9.lc_trk_g3_1 <X> T_15_9.wire_logic_cluster/lc_1/in_3
 (52 2)  (814 146)  (814 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (762 147)  (762 147)  routing T_15_9.glb_netwk_3 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (3 3)  (765 147)  (765 147)  routing T_15_9.sp12_v_b_0 <X> T_15_9.sp12_h_l_23
 (15 3)  (777 147)  (777 147)  routing T_15_9.lft_op_4 <X> T_15_9.lc_trk_g0_4
 (17 3)  (779 147)  (779 147)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (789 147)  (789 147)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 147)  (790 147)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 147)  (791 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (803 147)  (803 147)  LC_1 Logic Functioning bit
 (43 3)  (805 147)  (805 147)  LC_1 Logic Functioning bit
 (3 4)  (765 148)  (765 148)  routing T_15_9.sp12_v_t_23 <X> T_15_9.sp12_h_r_0
 (21 4)  (783 148)  (783 148)  routing T_15_9.lft_op_3 <X> T_15_9.lc_trk_g1_3
 (22 4)  (784 148)  (784 148)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 148)  (786 148)  routing T_15_9.lft_op_3 <X> T_15_9.lc_trk_g1_3
 (32 4)  (794 148)  (794 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 148)  (795 148)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 148)  (796 148)  routing T_15_9.lc_trk_g3_0 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (41 4)  (803 148)  (803 148)  LC_2 Logic Functioning bit
 (43 4)  (805 148)  (805 148)  LC_2 Logic Functioning bit
 (29 5)  (791 149)  (791 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (40 5)  (802 149)  (802 149)  LC_2 Logic Functioning bit
 (42 5)  (804 149)  (804 149)  LC_2 Logic Functioning bit
 (26 6)  (788 150)  (788 150)  routing T_15_9.lc_trk_g0_5 <X> T_15_9.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 150)  (791 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 150)  (792 150)  routing T_15_9.lc_trk_g0_4 <X> T_15_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 150)  (794 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 150)  (796 150)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 150)  (798 150)  LC_3 Logic Functioning bit
 (37 6)  (799 150)  (799 150)  LC_3 Logic Functioning bit
 (38 6)  (800 150)  (800 150)  LC_3 Logic Functioning bit
 (39 6)  (801 150)  (801 150)  LC_3 Logic Functioning bit
 (41 6)  (803 150)  (803 150)  LC_3 Logic Functioning bit
 (43 6)  (805 150)  (805 150)  LC_3 Logic Functioning bit
 (13 7)  (775 151)  (775 151)  routing T_15_9.sp4_v_b_0 <X> T_15_9.sp4_h_l_40
 (29 7)  (791 151)  (791 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 151)  (793 151)  routing T_15_9.lc_trk_g1_3 <X> T_15_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 151)  (798 151)  LC_3 Logic Functioning bit
 (37 7)  (799 151)  (799 151)  LC_3 Logic Functioning bit
 (38 7)  (800 151)  (800 151)  LC_3 Logic Functioning bit
 (39 7)  (801 151)  (801 151)  LC_3 Logic Functioning bit
 (40 7)  (802 151)  (802 151)  LC_3 Logic Functioning bit
 (41 7)  (803 151)  (803 151)  LC_3 Logic Functioning bit
 (42 7)  (804 151)  (804 151)  LC_3 Logic Functioning bit
 (43 7)  (805 151)  (805 151)  LC_3 Logic Functioning bit
 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (14 12)  (776 156)  (776 156)  routing T_15_9.sp12_v_b_0 <X> T_15_9.lc_trk_g3_0
 (17 12)  (779 156)  (779 156)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 156)  (780 156)  routing T_15_9.bnl_op_1 <X> T_15_9.lc_trk_g3_1
 (14 13)  (776 157)  (776 157)  routing T_15_9.sp12_v_b_0 <X> T_15_9.lc_trk_g3_0
 (15 13)  (777 157)  (777 157)  routing T_15_9.sp12_v_b_0 <X> T_15_9.lc_trk_g3_0
 (17 13)  (779 157)  (779 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (18 13)  (780 157)  (780 157)  routing T_15_9.bnl_op_1 <X> T_15_9.lc_trk_g3_1


LogicTile_16_9

 (8 2)  (824 146)  (824 146)  routing T_16_9.sp4_h_r_5 <X> T_16_9.sp4_h_l_36
 (10 2)  (826 146)  (826 146)  routing T_16_9.sp4_h_r_5 <X> T_16_9.sp4_h_l_36


LogicTile_17_9



LogicTile_18_9

 (21 0)  (949 144)  (949 144)  routing T_18_9.sp12_h_r_3 <X> T_18_9.lc_trk_g0_3
 (22 0)  (950 144)  (950 144)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (952 144)  (952 144)  routing T_18_9.sp12_h_r_3 <X> T_18_9.lc_trk_g0_3
 (21 1)  (949 145)  (949 145)  routing T_18_9.sp12_h_r_3 <X> T_18_9.lc_trk_g0_3
 (22 1)  (950 145)  (950 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 145)  (953 145)  routing T_18_9.sp4_r_v_b_33 <X> T_18_9.lc_trk_g0_2
 (21 2)  (949 146)  (949 146)  routing T_18_9.sp12_h_l_4 <X> T_18_9.lc_trk_g0_7
 (22 2)  (950 146)  (950 146)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (952 146)  (952 146)  routing T_18_9.sp12_h_l_4 <X> T_18_9.lc_trk_g0_7
 (21 3)  (949 147)  (949 147)  routing T_18_9.sp12_h_l_4 <X> T_18_9.lc_trk_g0_7
 (3 6)  (931 150)  (931 150)  routing T_18_9.sp12_h_r_0 <X> T_18_9.sp12_v_t_23
 (3 7)  (931 151)  (931 151)  routing T_18_9.sp12_h_r_0 <X> T_18_9.sp12_v_t_23
 (29 8)  (957 152)  (957 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 152)  (959 152)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 152)  (960 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 152)  (964 152)  LC_4 Logic Functioning bit
 (38 8)  (966 152)  (966 152)  LC_4 Logic Functioning bit
 (41 8)  (969 152)  (969 152)  LC_4 Logic Functioning bit
 (43 8)  (971 152)  (971 152)  LC_4 Logic Functioning bit
 (47 8)  (975 152)  (975 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (954 153)  (954 153)  routing T_18_9.lc_trk_g0_2 <X> T_18_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 153)  (957 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 153)  (958 153)  routing T_18_9.lc_trk_g0_3 <X> T_18_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 153)  (959 153)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 153)  (965 153)  LC_4 Logic Functioning bit
 (39 9)  (967 153)  (967 153)  LC_4 Logic Functioning bit
 (41 9)  (969 153)  (969 153)  LC_4 Logic Functioning bit
 (43 9)  (971 153)  (971 153)  LC_4 Logic Functioning bit


LogicTile_19_9



LogicTile_20_9

 (22 0)  (1058 144)  (1058 144)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1059 144)  (1059 144)  routing T_20_9.sp12_h_r_11 <X> T_20_9.lc_trk_g0_3
 (27 0)  (1063 144)  (1063 144)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 144)  (1064 144)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 144)  (1065 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 144)  (1066 144)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 144)  (1068 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 144)  (1072 144)  LC_0 Logic Functioning bit
 (38 0)  (1074 144)  (1074 144)  LC_0 Logic Functioning bit
 (41 0)  (1077 144)  (1077 144)  LC_0 Logic Functioning bit
 (43 0)  (1079 144)  (1079 144)  LC_0 Logic Functioning bit
 (52 0)  (1088 144)  (1088 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (1062 145)  (1062 145)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 145)  (1063 145)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 145)  (1064 145)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 145)  (1065 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 145)  (1066 145)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 145)  (1067 145)  routing T_20_9.lc_trk_g0_3 <X> T_20_9.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 145)  (1073 145)  LC_0 Logic Functioning bit
 (39 1)  (1075 145)  (1075 145)  LC_0 Logic Functioning bit
 (41 1)  (1077 145)  (1077 145)  LC_0 Logic Functioning bit
 (43 1)  (1079 145)  (1079 145)  LC_0 Logic Functioning bit
 (13 7)  (1049 151)  (1049 151)  routing T_20_9.sp4_v_b_0 <X> T_20_9.sp4_h_l_40
 (22 12)  (1058 156)  (1058 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 156)  (1059 156)  routing T_20_9.sp12_v_b_11 <X> T_20_9.lc_trk_g3_3
 (22 15)  (1058 159)  (1058 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 159)  (1061 159)  routing T_20_9.sp4_r_v_b_46 <X> T_20_9.lc_trk_g3_6


LogicTile_21_9



LogicTile_22_9

 (2 12)  (1146 156)  (1146 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_9



LogicTile_24_9

 (3 6)  (1255 150)  (1255 150)  routing T_24_9.sp12_v_b_0 <X> T_24_9.sp12_v_t_23


RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.lc_trk_g2_0 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (1308 147)  (1308 147)  routing T_25_9.lc_trk_g2_0 <X> T_25_9.wire_bram/ram/RCLK
 (9 3)  (1315 147)  (1315 147)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_36
 (10 3)  (1316 147)  (1316 147)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_36
 (11 4)  (1317 148)  (1317 148)  routing T_25_9.sp4_h_l_46 <X> T_25_9.sp4_v_b_5
 (13 4)  (1319 148)  (1319 148)  routing T_25_9.sp4_h_l_46 <X> T_25_9.sp4_v_b_5
 (12 5)  (1318 149)  (1318 149)  routing T_25_9.sp4_h_l_46 <X> T_25_9.sp4_v_b_5
 (14 8)  (1320 152)  (1320 152)  routing T_25_9.sp4_v_t_13 <X> T_25_9.lc_trk_g2_0
 (21 8)  (1327 152)  (1327 152)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (22 8)  (1328 152)  (1328 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (1329 152)  (1329 152)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (16 9)  (1322 153)  (1322 153)  routing T_25_9.sp4_v_t_13 <X> T_25_9.lc_trk_g2_0
 (17 9)  (1323 153)  (1323 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (21 9)  (1327 153)  (1327 153)  routing T_25_9.sp4_v_b_35 <X> T_25_9.lc_trk_g2_3
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_11
 (38 9)  (1344 153)  (1344 153)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (7 10)  (1313 154)  (1313 154)  Column buffer control bit: MEMB_colbuf_cntl_3

 (14 11)  (1320 155)  (1320 155)  routing T_25_9.sp4_r_v_b_36 <X> T_25_9.lc_trk_g2_4
 (17 11)  (1323 155)  (1323 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (6 2)  (294 130)  (294 130)  routing T_6_8.sp4_v_b_9 <X> T_6_8.sp4_v_t_37
 (5 3)  (293 131)  (293 131)  routing T_6_8.sp4_v_b_9 <X> T_6_8.sp4_v_t_37


LogicTile_7_8



RAM_Tile_8_8

 (7 0)  (403 128)  (403 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 129)  (403 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 130)  (396 130)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (2 2)  (398 130)  (398 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 130)  (403 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 131)  (396 131)  routing T_8_8.glb_netwk_3 <X> T_8_8.wire_bram/ram/WCLK
 (7 3)  (403 131)  (403 131)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 132)  (403 132)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (403 133)  (403 133)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (403 134)  (403 134)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (15 6)  (411 134)  (411 134)  routing T_8_8.sp4_h_r_5 <X> T_8_8.lc_trk_g1_5
 (16 6)  (412 134)  (412 134)  routing T_8_8.sp4_h_r_5 <X> T_8_8.lc_trk_g1_5
 (17 6)  (413 134)  (413 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (403 135)  (403 135)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (18 7)  (414 135)  (414 135)  routing T_8_8.sp4_h_r_5 <X> T_8_8.lc_trk_g1_5
 (21 8)  (417 136)  (417 136)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (22 8)  (418 136)  (418 136)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (419 136)  (419 136)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (28 8)  (424 136)  (424 136)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_bram/ram/WDATA_3
 (29 8)  (425 136)  (425 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 136)  (433 136)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (21 9)  (417 137)  (417 137)  routing T_8_8.sp4_v_t_22 <X> T_8_8.lc_trk_g2_3
 (30 9)  (426 137)  (426 137)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_bram/ram/WDATA_3
 (7 10)  (403 138)  (403 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (1 14)  (397 142)  (397 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 143)  (396 143)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_bram/ram/WE
 (1 15)  (397 143)  (397 143)  routing T_8_8.lc_trk_g1_5 <X> T_8_8.wire_bram/ram/WE


LogicTile_9_8

 (11 4)  (449 132)  (449 132)  routing T_9_8.sp4_h_r_0 <X> T_9_8.sp4_v_b_5
 (13 8)  (451 136)  (451 136)  routing T_9_8.sp4_v_t_45 <X> T_9_8.sp4_v_b_8


LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (12 6)  (612 134)  (612 134)  routing T_12_8.sp4_v_t_40 <X> T_12_8.sp4_h_l_40
 (11 7)  (611 135)  (611 135)  routing T_12_8.sp4_v_t_40 <X> T_12_8.sp4_h_l_40


LogicTile_13_8

 (5 2)  (659 130)  (659 130)  routing T_13_8.sp4_v_t_37 <X> T_13_8.sp4_h_l_37
 (6 3)  (660 131)  (660 131)  routing T_13_8.sp4_v_t_37 <X> T_13_8.sp4_h_l_37


LogicTile_14_8

 (27 0)  (735 128)  (735 128)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 128)  (736 128)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 128)  (737 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 128)  (738 128)  routing T_14_8.lc_trk_g3_4 <X> T_14_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 128)  (740 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 128)  (741 128)  routing T_14_8.lc_trk_g3_2 <X> T_14_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 128)  (742 128)  routing T_14_8.lc_trk_g3_2 <X> T_14_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 128)  (744 128)  LC_0 Logic Functioning bit
 (37 0)  (745 128)  (745 128)  LC_0 Logic Functioning bit
 (38 0)  (746 128)  (746 128)  LC_0 Logic Functioning bit
 (39 0)  (747 128)  (747 128)  LC_0 Logic Functioning bit
 (40 0)  (748 128)  (748 128)  LC_0 Logic Functioning bit
 (42 0)  (750 128)  (750 128)  LC_0 Logic Functioning bit
 (31 1)  (739 129)  (739 129)  routing T_14_8.lc_trk_g3_2 <X> T_14_8.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 129)  (744 129)  LC_0 Logic Functioning bit
 (37 1)  (745 129)  (745 129)  LC_0 Logic Functioning bit
 (38 1)  (746 129)  (746 129)  LC_0 Logic Functioning bit
 (39 1)  (747 129)  (747 129)  LC_0 Logic Functioning bit
 (40 1)  (748 129)  (748 129)  LC_0 Logic Functioning bit
 (42 1)  (750 129)  (750 129)  LC_0 Logic Functioning bit
 (27 2)  (735 130)  (735 130)  routing T_14_8.lc_trk_g3_5 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 130)  (736 130)  routing T_14_8.lc_trk_g3_5 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 130)  (737 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 130)  (738 130)  routing T_14_8.lc_trk_g3_5 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 130)  (739 130)  routing T_14_8.lc_trk_g1_7 <X> T_14_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 130)  (740 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 130)  (742 130)  routing T_14_8.lc_trk_g1_7 <X> T_14_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 130)  (744 130)  LC_1 Logic Functioning bit
 (37 2)  (745 130)  (745 130)  LC_1 Logic Functioning bit
 (39 2)  (747 130)  (747 130)  LC_1 Logic Functioning bit
 (40 2)  (748 130)  (748 130)  LC_1 Logic Functioning bit
 (41 2)  (749 130)  (749 130)  LC_1 Logic Functioning bit
 (42 2)  (750 130)  (750 130)  LC_1 Logic Functioning bit
 (43 2)  (751 130)  (751 130)  LC_1 Logic Functioning bit
 (50 2)  (758 130)  (758 130)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (735 131)  (735 131)  routing T_14_8.lc_trk_g3_0 <X> T_14_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 131)  (736 131)  routing T_14_8.lc_trk_g3_0 <X> T_14_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 131)  (737 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 131)  (739 131)  routing T_14_8.lc_trk_g1_7 <X> T_14_8.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 131)  (744 131)  LC_1 Logic Functioning bit
 (37 3)  (745 131)  (745 131)  LC_1 Logic Functioning bit
 (38 3)  (746 131)  (746 131)  LC_1 Logic Functioning bit
 (39 3)  (747 131)  (747 131)  LC_1 Logic Functioning bit
 (40 3)  (748 131)  (748 131)  LC_1 Logic Functioning bit
 (41 3)  (749 131)  (749 131)  LC_1 Logic Functioning bit
 (42 3)  (750 131)  (750 131)  LC_1 Logic Functioning bit
 (43 3)  (751 131)  (751 131)  LC_1 Logic Functioning bit
 (53 3)  (761 131)  (761 131)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 6)  (729 134)  (729 134)  routing T_14_8.wire_logic_cluster/lc_7/out <X> T_14_8.lc_trk_g1_7
 (22 6)  (730 134)  (730 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 12)  (722 140)  (722 140)  routing T_14_8.rgt_op_0 <X> T_14_8.lc_trk_g3_0
 (15 12)  (723 140)  (723 140)  routing T_14_8.rgt_op_1 <X> T_14_8.lc_trk_g3_1
 (17 12)  (725 140)  (725 140)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 140)  (726 140)  routing T_14_8.rgt_op_1 <X> T_14_8.lc_trk_g3_1
 (21 12)  (729 140)  (729 140)  routing T_14_8.rgt_op_3 <X> T_14_8.lc_trk_g3_3
 (22 12)  (730 140)  (730 140)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 140)  (732 140)  routing T_14_8.rgt_op_3 <X> T_14_8.lc_trk_g3_3
 (25 12)  (733 140)  (733 140)  routing T_14_8.rgt_op_2 <X> T_14_8.lc_trk_g3_2
 (31 12)  (739 140)  (739 140)  routing T_14_8.lc_trk_g3_6 <X> T_14_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 140)  (740 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 140)  (741 140)  routing T_14_8.lc_trk_g3_6 <X> T_14_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 140)  (742 140)  routing T_14_8.lc_trk_g3_6 <X> T_14_8.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 140)  (748 140)  LC_6 Logic Functioning bit
 (41 12)  (749 140)  (749 140)  LC_6 Logic Functioning bit
 (42 12)  (750 140)  (750 140)  LC_6 Logic Functioning bit
 (43 12)  (751 140)  (751 140)  LC_6 Logic Functioning bit
 (51 12)  (759 140)  (759 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (723 141)  (723 141)  routing T_14_8.rgt_op_0 <X> T_14_8.lc_trk_g3_0
 (17 13)  (725 141)  (725 141)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 141)  (730 141)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 141)  (732 141)  routing T_14_8.rgt_op_2 <X> T_14_8.lc_trk_g3_2
 (31 13)  (739 141)  (739 141)  routing T_14_8.lc_trk_g3_6 <X> T_14_8.wire_logic_cluster/lc_6/in_3
 (40 13)  (748 141)  (748 141)  LC_6 Logic Functioning bit
 (41 13)  (749 141)  (749 141)  LC_6 Logic Functioning bit
 (42 13)  (750 141)  (750 141)  LC_6 Logic Functioning bit
 (43 13)  (751 141)  (751 141)  LC_6 Logic Functioning bit
 (14 14)  (722 142)  (722 142)  routing T_14_8.rgt_op_4 <X> T_14_8.lc_trk_g3_4
 (15 14)  (723 142)  (723 142)  routing T_14_8.rgt_op_5 <X> T_14_8.lc_trk_g3_5
 (17 14)  (725 142)  (725 142)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 142)  (726 142)  routing T_14_8.rgt_op_5 <X> T_14_8.lc_trk_g3_5
 (27 14)  (735 142)  (735 142)  routing T_14_8.lc_trk_g3_1 <X> T_14_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 142)  (736 142)  routing T_14_8.lc_trk_g3_1 <X> T_14_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 142)  (737 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 142)  (740 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 142)  (741 142)  routing T_14_8.lc_trk_g3_3 <X> T_14_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 142)  (742 142)  routing T_14_8.lc_trk_g3_3 <X> T_14_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 142)  (744 142)  LC_7 Logic Functioning bit
 (38 14)  (746 142)  (746 142)  LC_7 Logic Functioning bit
 (15 15)  (723 143)  (723 143)  routing T_14_8.rgt_op_4 <X> T_14_8.lc_trk_g3_4
 (17 15)  (725 143)  (725 143)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 143)  (730 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 143)  (731 143)  routing T_14_8.sp4_h_r_30 <X> T_14_8.lc_trk_g3_6
 (24 15)  (732 143)  (732 143)  routing T_14_8.sp4_h_r_30 <X> T_14_8.lc_trk_g3_6
 (25 15)  (733 143)  (733 143)  routing T_14_8.sp4_h_r_30 <X> T_14_8.lc_trk_g3_6
 (31 15)  (739 143)  (739 143)  routing T_14_8.lc_trk_g3_3 <X> T_14_8.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 143)  (744 143)  LC_7 Logic Functioning bit
 (38 15)  (746 143)  (746 143)  LC_7 Logic Functioning bit


LogicTile_15_8

 (19 0)  (781 128)  (781 128)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (27 0)  (789 128)  (789 128)  routing T_15_8.lc_trk_g3_0 <X> T_15_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 128)  (790 128)  routing T_15_8.lc_trk_g3_0 <X> T_15_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 128)  (791 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 128)  (794 128)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 128)  (798 128)  LC_0 Logic Functioning bit
 (39 0)  (801 128)  (801 128)  LC_0 Logic Functioning bit
 (41 0)  (803 128)  (803 128)  LC_0 Logic Functioning bit
 (42 0)  (804 128)  (804 128)  LC_0 Logic Functioning bit
 (44 0)  (806 128)  (806 128)  LC_0 Logic Functioning bit
 (45 0)  (807 128)  (807 128)  LC_0 Logic Functioning bit
 (22 1)  (784 129)  (784 129)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 129)  (786 129)  routing T_15_8.top_op_2 <X> T_15_8.lc_trk_g0_2
 (25 1)  (787 129)  (787 129)  routing T_15_8.top_op_2 <X> T_15_8.lc_trk_g0_2
 (36 1)  (798 129)  (798 129)  LC_0 Logic Functioning bit
 (39 1)  (801 129)  (801 129)  LC_0 Logic Functioning bit
 (41 1)  (803 129)  (803 129)  LC_0 Logic Functioning bit
 (42 1)  (804 129)  (804 129)  LC_0 Logic Functioning bit
 (50 1)  (812 129)  (812 129)  Carry_In_Mux bit 

 (0 2)  (762 130)  (762 130)  routing T_15_8.glb_netwk_3 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (2 2)  (764 130)  (764 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 130)  (789 130)  routing T_15_8.lc_trk_g3_1 <X> T_15_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 130)  (790 130)  routing T_15_8.lc_trk_g3_1 <X> T_15_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 130)  (791 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 130)  (794 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 130)  (798 130)  LC_1 Logic Functioning bit
 (39 2)  (801 130)  (801 130)  LC_1 Logic Functioning bit
 (41 2)  (803 130)  (803 130)  LC_1 Logic Functioning bit
 (42 2)  (804 130)  (804 130)  LC_1 Logic Functioning bit
 (44 2)  (806 130)  (806 130)  LC_1 Logic Functioning bit
 (45 2)  (807 130)  (807 130)  LC_1 Logic Functioning bit
 (0 3)  (762 131)  (762 131)  routing T_15_8.glb_netwk_3 <X> T_15_8.wire_logic_cluster/lc_7/clk
 (36 3)  (798 131)  (798 131)  LC_1 Logic Functioning bit
 (39 3)  (801 131)  (801 131)  LC_1 Logic Functioning bit
 (41 3)  (803 131)  (803 131)  LC_1 Logic Functioning bit
 (42 3)  (804 131)  (804 131)  LC_1 Logic Functioning bit
 (1 4)  (763 132)  (763 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 132)  (783 132)  routing T_15_8.wire_logic_cluster/lc_3/out <X> T_15_8.lc_trk_g1_3
 (22 4)  (784 132)  (784 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 132)  (787 132)  routing T_15_8.wire_logic_cluster/lc_2/out <X> T_15_8.lc_trk_g1_2
 (27 4)  (789 132)  (789 132)  routing T_15_8.lc_trk_g1_2 <X> T_15_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 132)  (791 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 132)  (794 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 132)  (798 132)  LC_2 Logic Functioning bit
 (39 4)  (801 132)  (801 132)  LC_2 Logic Functioning bit
 (41 4)  (803 132)  (803 132)  LC_2 Logic Functioning bit
 (42 4)  (804 132)  (804 132)  LC_2 Logic Functioning bit
 (44 4)  (806 132)  (806 132)  LC_2 Logic Functioning bit
 (45 4)  (807 132)  (807 132)  LC_2 Logic Functioning bit
 (1 5)  (763 133)  (763 133)  routing T_15_8.lc_trk_g0_2 <X> T_15_8.wire_logic_cluster/lc_7/cen
 (22 5)  (784 133)  (784 133)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 133)  (792 133)  routing T_15_8.lc_trk_g1_2 <X> T_15_8.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 133)  (798 133)  LC_2 Logic Functioning bit
 (39 5)  (801 133)  (801 133)  LC_2 Logic Functioning bit
 (41 5)  (803 133)  (803 133)  LC_2 Logic Functioning bit
 (42 5)  (804 133)  (804 133)  LC_2 Logic Functioning bit
 (17 6)  (779 134)  (779 134)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 134)  (780 134)  routing T_15_8.wire_logic_cluster/lc_5/out <X> T_15_8.lc_trk_g1_5
 (27 6)  (789 134)  (789 134)  routing T_15_8.lc_trk_g1_3 <X> T_15_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 134)  (791 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 134)  (794 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 134)  (798 134)  LC_3 Logic Functioning bit
 (39 6)  (801 134)  (801 134)  LC_3 Logic Functioning bit
 (41 6)  (803 134)  (803 134)  LC_3 Logic Functioning bit
 (42 6)  (804 134)  (804 134)  LC_3 Logic Functioning bit
 (44 6)  (806 134)  (806 134)  LC_3 Logic Functioning bit
 (45 6)  (807 134)  (807 134)  LC_3 Logic Functioning bit
 (30 7)  (792 135)  (792 135)  routing T_15_8.lc_trk_g1_3 <X> T_15_8.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 135)  (798 135)  LC_3 Logic Functioning bit
 (39 7)  (801 135)  (801 135)  LC_3 Logic Functioning bit
 (41 7)  (803 135)  (803 135)  LC_3 Logic Functioning bit
 (42 7)  (804 135)  (804 135)  LC_3 Logic Functioning bit
 (27 8)  (789 136)  (789 136)  routing T_15_8.lc_trk_g3_4 <X> T_15_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 136)  (790 136)  routing T_15_8.lc_trk_g3_4 <X> T_15_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 136)  (791 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 136)  (792 136)  routing T_15_8.lc_trk_g3_4 <X> T_15_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 136)  (794 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 136)  (798 136)  LC_4 Logic Functioning bit
 (39 8)  (801 136)  (801 136)  LC_4 Logic Functioning bit
 (41 8)  (803 136)  (803 136)  LC_4 Logic Functioning bit
 (42 8)  (804 136)  (804 136)  LC_4 Logic Functioning bit
 (44 8)  (806 136)  (806 136)  LC_4 Logic Functioning bit
 (45 8)  (807 136)  (807 136)  LC_4 Logic Functioning bit
 (36 9)  (798 137)  (798 137)  LC_4 Logic Functioning bit
 (39 9)  (801 137)  (801 137)  LC_4 Logic Functioning bit
 (41 9)  (803 137)  (803 137)  LC_4 Logic Functioning bit
 (42 9)  (804 137)  (804 137)  LC_4 Logic Functioning bit
 (7 10)  (769 138)  (769 138)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (789 138)  (789 138)  routing T_15_8.lc_trk_g1_5 <X> T_15_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 138)  (791 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 138)  (792 138)  routing T_15_8.lc_trk_g1_5 <X> T_15_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 138)  (794 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 138)  (798 138)  LC_5 Logic Functioning bit
 (39 10)  (801 138)  (801 138)  LC_5 Logic Functioning bit
 (41 10)  (803 138)  (803 138)  LC_5 Logic Functioning bit
 (42 10)  (804 138)  (804 138)  LC_5 Logic Functioning bit
 (45 10)  (807 138)  (807 138)  LC_5 Logic Functioning bit
 (36 11)  (798 139)  (798 139)  LC_5 Logic Functioning bit
 (39 11)  (801 139)  (801 139)  LC_5 Logic Functioning bit
 (41 11)  (803 139)  (803 139)  LC_5 Logic Functioning bit
 (42 11)  (804 139)  (804 139)  LC_5 Logic Functioning bit
 (14 12)  (776 140)  (776 140)  routing T_15_8.wire_logic_cluster/lc_0/out <X> T_15_8.lc_trk_g3_0
 (17 12)  (779 140)  (779 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 140)  (780 140)  routing T_15_8.wire_logic_cluster/lc_1/out <X> T_15_8.lc_trk_g3_1
 (17 13)  (779 141)  (779 141)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (762 142)  (762 142)  routing T_15_8.lc_trk_g3_5 <X> T_15_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 142)  (763 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 142)  (776 142)  routing T_15_8.wire_logic_cluster/lc_4/out <X> T_15_8.lc_trk_g3_4
 (16 14)  (778 142)  (778 142)  routing T_15_8.sp12_v_b_21 <X> T_15_8.lc_trk_g3_5
 (17 14)  (779 142)  (779 142)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (762 143)  (762 143)  routing T_15_8.lc_trk_g3_5 <X> T_15_8.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 143)  (763 143)  routing T_15_8.lc_trk_g3_5 <X> T_15_8.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 143)  (779 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 143)  (780 143)  routing T_15_8.sp12_v_b_21 <X> T_15_8.lc_trk_g3_5


LogicTile_16_8

 (4 11)  (820 139)  (820 139)  routing T_16_8.sp4_h_r_10 <X> T_16_8.sp4_h_l_43
 (6 11)  (822 139)  (822 139)  routing T_16_8.sp4_h_r_10 <X> T_16_8.sp4_h_l_43
 (4 14)  (820 142)  (820 142)  routing T_16_8.sp4_v_b_9 <X> T_16_8.sp4_v_t_44


LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8

 (19 0)  (1055 128)  (1055 128)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 7)  (1039 135)  (1039 135)  routing T_20_8.sp12_h_l_23 <X> T_20_8.sp12_v_t_23
 (10 14)  (1046 142)  (1046 142)  routing T_20_8.sp4_v_b_5 <X> T_20_8.sp4_h_l_47


LogicTile_21_8

 (13 14)  (1103 142)  (1103 142)  routing T_21_8.sp4_h_r_11 <X> T_21_8.sp4_v_t_46
 (12 15)  (1102 143)  (1102 143)  routing T_21_8.sp4_h_r_11 <X> T_21_8.sp4_v_t_46


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 131)  (1306 131)  routing T_25_8.glb_netwk_3 <X> T_25_8.wire_bram/ram/WCLK
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (15 5)  (1321 133)  (1321 133)  routing T_25_8.sp4_v_b_16 <X> T_25_8.lc_trk_g1_0
 (16 5)  (1322 133)  (1322 133)  routing T_25_8.sp4_v_b_16 <X> T_25_8.lc_trk_g1_0
 (17 5)  (1323 133)  (1323 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g1_0 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (36 9)  (1342 137)  (1342 137)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (7 10)  (1313 138)  (1313 138)  Column buffer control bit: MEMT_colbuf_cntl_3

 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (12 14)  (1318 142)  (1318 142)  routing T_25_8.sp4_h_r_8 <X> T_25_8.sp4_h_l_46
 (15 14)  (1321 142)  (1321 142)  routing T_25_8.sp4_v_b_45 <X> T_25_8.lc_trk_g3_5
 (16 14)  (1322 142)  (1322 142)  routing T_25_8.sp4_v_b_45 <X> T_25_8.lc_trk_g3_5
 (17 14)  (1323 142)  (1323 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 143)  (1306 143)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (13 15)  (1319 143)  (1319 143)  routing T_25_8.sp4_h_r_8 <X> T_25_8.sp4_h_l_46


LogicTile_26_8

 (9 1)  (1357 129)  (1357 129)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_v_b_1


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_7_7

 (3 4)  (345 116)  (345 116)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 5)  (345 117)  (345 117)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


RAM_Tile_8_7

 (22 0)  (418 112)  (418 112)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (419 112)  (419 112)  routing T_8_7.sp12_h_r_11 <X> T_8_7.lc_trk_g0_3
 (7 1)  (403 113)  (403 113)  Ram config bit: MEMB_Power_Up_Control

 (2 2)  (398 114)  (398 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_bram/ram/RCLK
 (0 3)  (396 115)  (396 115)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.wire_bram/ram/RCLK
 (2 3)  (398 115)  (398 115)  routing T_8_7.lc_trk_g1_1 <X> T_8_7.wire_bram/ram/RCLK
 (15 4)  (411 116)  (411 116)  routing T_8_7.sp4_h_r_9 <X> T_8_7.lc_trk_g1_1
 (16 4)  (412 116)  (412 116)  routing T_8_7.sp4_h_r_9 <X> T_8_7.lc_trk_g1_1
 (17 4)  (413 116)  (413 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 116)  (414 116)  routing T_8_7.sp4_h_r_9 <X> T_8_7.lc_trk_g1_1
 (9 7)  (405 119)  (405 119)  routing T_8_7.sp4_v_b_4 <X> T_8_7.sp4_v_t_41
 (29 8)  (425 120)  (425 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (39 8)  (435 120)  (435 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (426 121)  (426 121)  routing T_8_7.lc_trk_g0_3 <X> T_8_7.wire_bram/ram/WDATA_11
 (5 12)  (401 124)  (401 124)  routing T_8_7.sp4_v_t_44 <X> T_8_7.sp4_h_r_9
 (5 13)  (401 125)  (401 125)  routing T_8_7.sp4_h_r_9 <X> T_8_7.sp4_v_b_9
 (0 14)  (396 126)  (396 126)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 14)  (397 126)  (397 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 126)  (413 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 127)  (396 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE
 (1 15)  (397 127)  (397 127)  routing T_8_7.lc_trk_g3_5 <X> T_8_7.wire_bram/ram/RE


LogicTile_9_7

 (8 11)  (446 123)  (446 123)  routing T_9_7.sp4_v_b_4 <X> T_9_7.sp4_v_t_42
 (10 11)  (448 123)  (448 123)  routing T_9_7.sp4_v_b_4 <X> T_9_7.sp4_v_t_42


LogicTile_12_7

 (3 4)  (603 116)  (603 116)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_h_r_0
 (3 5)  (603 117)  (603 117)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_h_r_0


LogicTile_13_7

 (3 6)  (657 118)  (657 118)  routing T_13_7.sp12_h_r_0 <X> T_13_7.sp12_v_t_23
 (3 7)  (657 119)  (657 119)  routing T_13_7.sp12_h_r_0 <X> T_13_7.sp12_v_t_23


LogicTile_15_7

 (3 3)  (765 115)  (765 115)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_l_23
 (3 4)  (765 116)  (765 116)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0
 (3 5)  (765 117)  (765 117)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_r_0
 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23


LogicTile_19_7

 (3 5)  (985 117)  (985 117)  routing T_19_7.sp12_h_l_23 <X> T_19_7.sp12_h_r_0
 (3 7)  (985 119)  (985 119)  routing T_19_7.sp12_h_l_23 <X> T_19_7.sp12_v_t_23
 (4 14)  (986 126)  (986 126)  routing T_19_7.sp4_v_b_9 <X> T_19_7.sp4_v_t_44


LogicTile_22_7

 (2 12)  (1146 124)  (1146 124)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_7

 (2 0)  (1200 112)  (1200 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 8)  (1200 120)  (1200 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_7

 (3 7)  (1255 119)  (1255 119)  routing T_24_7.sp12_h_l_23 <X> T_24_7.sp12_v_t_23


RAM_Tile_25_7

 (4 0)  (1310 112)  (1310 112)  routing T_25_7.sp4_v_t_37 <X> T_25_7.sp4_v_b_0
 (5 0)  (1311 112)  (1311 112)  routing T_25_7.sp4_v_t_37 <X> T_25_7.sp4_h_r_0
 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 113)  (1320 113)  routing T_25_7.sp4_h_r_0 <X> T_25_7.lc_trk_g0_0
 (15 1)  (1321 113)  (1321 113)  routing T_25_7.sp4_h_r_0 <X> T_25_7.lc_trk_g0_0
 (16 1)  (1322 113)  (1322 113)  routing T_25_7.sp4_h_r_0 <X> T_25_7.lc_trk_g0_0
 (17 1)  (1323 113)  (1323 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (1308 115)  (1308 115)  routing T_25_7.lc_trk_g0_0 <X> T_25_7.wire_bram/ram/RCLK
 (3 3)  (1309 115)  (1309 115)  routing T_25_7.sp12_v_b_0 <X> T_25_7.sp12_h_l_23
 (14 7)  (1320 119)  (1320 119)  routing T_25_7.sp12_h_r_20 <X> T_25_7.lc_trk_g1_4
 (16 7)  (1322 119)  (1322 119)  routing T_25_7.sp12_h_r_20 <X> T_25_7.lc_trk_g1_4
 (17 7)  (1323 119)  (1323 119)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (13 8)  (1319 120)  (1319 120)  routing T_25_7.sp4_v_t_45 <X> T_25_7.sp4_v_b_8
 (27 8)  (1333 120)  (1333 120)  routing T_25_7.lc_trk_g1_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 120)  (1336 120)  routing T_25_7.lc_trk_g1_4 <X> T_25_7.wire_bram/ram/WDATA_11
 (39 8)  (1345 120)  (1345 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (17 11)  (1323 123)  (1323 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (12 15)  (1318 127)  (1318 127)  routing T_25_7.sp4_h_l_46 <X> T_25_7.sp4_v_t_46


LogicTile_26_7

 (11 12)  (1359 124)  (1359 124)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11
 (13 12)  (1361 124)  (1361 124)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11
 (12 13)  (1360 125)  (1360 125)  routing T_26_7.sp4_h_l_40 <X> T_26_7.sp4_v_b_11
 (5 15)  (1353 127)  (1353 127)  routing T_26_7.sp4_h_l_44 <X> T_26_7.sp4_v_t_44


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_1 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (6 8)  (11 104)  (11 104)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g1_1
 (7 8)  (10 104)  (10 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 104)  (9 104)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g1_1
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (6 11)  (11 107)  (11 107)  routing T_0_6.span12_horz_10 <X> T_0_6.lc_trk_g1_2
 (7 11)  (10 107)  (10 107)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (12 11)  (5 107)  (5 107)  routing T_0_6.lc_trk_g1_2 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_4_6

 (8 2)  (188 98)  (188 98)  routing T_4_6.sp4_v_t_36 <X> T_4_6.sp4_h_l_36
 (9 2)  (189 98)  (189 98)  routing T_4_6.sp4_v_t_36 <X> T_4_6.sp4_h_l_36


LogicTile_6_6

 (12 12)  (300 108)  (300 108)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11
 (11 13)  (299 109)  (299 109)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11
 (13 13)  (301 109)  (301 109)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_r_11


LogicTile_7_6

 (3 10)  (345 106)  (345 106)  routing T_7_6.sp12_v_t_22 <X> T_7_6.sp12_h_l_22


RAM_Tile_8_6

 (7 0)  (403 96)  (403 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 97)  (403 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 98)  (396 98)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (2 2)  (398 98)  (398 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 98)  (403 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 99)  (396 99)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_bram/ram/WCLK
 (7 3)  (403 99)  (403 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 100)  (403 100)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (403 101)  (403 101)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (3 6)  (399 102)  (399 102)  routing T_8_6.sp12_h_r_0 <X> T_8_6.sp12_v_t_23
 (7 6)  (403 102)  (403 102)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (17 6)  (413 102)  (413 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (3 7)  (399 103)  (399 103)  routing T_8_6.sp12_h_r_0 <X> T_8_6.sp12_v_t_23
 (7 7)  (403 103)  (403 103)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (18 7)  (414 103)  (414 103)  routing T_8_6.sp4_r_v_b_29 <X> T_8_6.lc_trk_g1_5
 (21 8)  (417 104)  (417 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (22 8)  (418 104)  (418 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 104)  (419 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (24 8)  (420 104)  (420 104)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g2_3
 (28 8)  (424 104)  (424 104)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (29 8)  (425 104)  (425 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (37 8)  (433 104)  (433 104)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (426 105)  (426 105)  routing T_8_6.lc_trk_g2_3 <X> T_8_6.wire_bram/ram/WDATA_3
 (1 14)  (397 110)  (397 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (13 14)  (409 110)  (409 110)  routing T_8_6.sp4_v_b_11 <X> T_8_6.sp4_v_t_46
 (0 15)  (396 111)  (396 111)  routing T_8_6.lc_trk_g1_5 <X> T_8_6.wire_bram/ram/WE
 (1 15)  (397 111)  (397 111)  routing T_8_6.lc_trk_g1_5 <X> T_8_6.wire_bram/ram/WE


LogicTile_10_6

 (12 0)  (504 96)  (504 96)  routing T_10_6.sp4_h_l_46 <X> T_10_6.sp4_h_r_2
 (13 1)  (505 97)  (505 97)  routing T_10_6.sp4_h_l_46 <X> T_10_6.sp4_h_r_2


LogicTile_11_6

 (8 11)  (554 107)  (554 107)  routing T_11_6.sp4_v_b_4 <X> T_11_6.sp4_v_t_42
 (10 11)  (556 107)  (556 107)  routing T_11_6.sp4_v_b_4 <X> T_11_6.sp4_v_t_42


LogicTile_12_6

 (3 4)  (603 100)  (603 100)  routing T_12_6.sp12_v_t_23 <X> T_12_6.sp12_h_r_0


LogicTile_14_6

 (12 4)  (720 100)  (720 100)  routing T_14_6.sp4_h_l_39 <X> T_14_6.sp4_h_r_5
 (13 5)  (721 101)  (721 101)  routing T_14_6.sp4_h_l_39 <X> T_14_6.sp4_h_r_5


LogicTile_16_6

 (9 11)  (825 107)  (825 107)  routing T_16_6.sp4_v_b_7 <X> T_16_6.sp4_v_t_42


LogicTile_18_6

 (12 8)  (940 104)  (940 104)  routing T_18_6.sp4_h_l_40 <X> T_18_6.sp4_h_r_8
 (13 9)  (941 105)  (941 105)  routing T_18_6.sp4_h_l_40 <X> T_18_6.sp4_h_r_8


LogicTile_20_6

 (2 8)  (1038 104)  (1038 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_6

 (4 4)  (1148 100)  (1148 100)  routing T_22_6.sp4_v_t_42 <X> T_22_6.sp4_v_b_3
 (6 4)  (1150 100)  (1150 100)  routing T_22_6.sp4_v_t_42 <X> T_22_6.sp4_v_b_3
 (8 4)  (1152 100)  (1152 100)  routing T_22_6.sp4_h_l_45 <X> T_22_6.sp4_h_r_4
 (10 4)  (1154 100)  (1154 100)  routing T_22_6.sp4_h_l_45 <X> T_22_6.sp4_h_r_4


LogicTile_23_6

 (11 5)  (1209 101)  (1209 101)  routing T_23_6.sp4_h_l_44 <X> T_23_6.sp4_h_r_5
 (13 5)  (1211 101)  (1211 101)  routing T_23_6.sp4_h_l_44 <X> T_23_6.sp4_h_r_5


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 99)  (1306 99)  routing T_25_6.glb_netwk_3 <X> T_25_6.wire_bram/ram/WCLK
 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (15 8)  (1321 104)  (1321 104)  routing T_25_6.sp4_h_l_28 <X> T_25_6.lc_trk_g2_1
 (16 8)  (1322 104)  (1322 104)  routing T_25_6.sp4_h_l_28 <X> T_25_6.lc_trk_g2_1
 (17 8)  (1323 104)  (1323 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 104)  (1324 104)  routing T_25_6.sp4_h_l_28 <X> T_25_6.lc_trk_g2_1
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_1 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (18 9)  (1324 105)  (1324 105)  routing T_25_6.sp4_h_l_28 <X> T_25_6.lc_trk_g2_1
 (38 9)  (1344 105)  (1344 105)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 110)  (1321 110)  routing T_25_6.sp4_h_l_16 <X> T_25_6.lc_trk_g3_5
 (16 14)  (1322 110)  (1322 110)  routing T_25_6.sp4_h_l_16 <X> T_25_6.lc_trk_g3_5
 (17 14)  (1323 110)  (1323 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (1306 111)  (1306 111)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g3_5 <X> T_25_6.wire_bram/ram/WE
 (18 15)  (1324 111)  (1324 111)  routing T_25_6.sp4_h_l_16 <X> T_25_6.lc_trk_g3_5


LogicTile_26_6

 (6 14)  (1354 110)  (1354 110)  routing T_26_6.sp4_h_l_41 <X> T_26_6.sp4_v_t_44


LogicTile_29_6

 (3 7)  (1513 103)  (1513 103)  routing T_29_6.sp12_h_l_23 <X> T_29_6.sp12_v_t_23


LogicTile_7_5

 (12 8)  (354 88)  (354 88)  routing T_7_5.sp4_v_b_2 <X> T_7_5.sp4_h_r_8
 (11 9)  (353 89)  (353 89)  routing T_7_5.sp4_v_b_2 <X> T_7_5.sp4_h_r_8
 (13 9)  (355 89)  (355 89)  routing T_7_5.sp4_v_b_2 <X> T_7_5.sp4_h_r_8


RAM_Tile_8_5

 (7 1)  (403 81)  (403 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 82)  (396 82)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_bram/ram/RCLK
 (2 2)  (398 82)  (398 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (15 2)  (411 82)  (411 82)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g0_5
 (16 2)  (412 82)  (412 82)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g0_5
 (17 2)  (413 82)  (413 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (414 82)  (414 82)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g0_5
 (0 3)  (396 83)  (396 83)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_bram/ram/RCLK
 (2 3)  (398 83)  (398 83)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_bram/ram/RCLK
 (18 3)  (414 83)  (414 83)  routing T_8_5.sp4_h_r_21 <X> T_8_5.lc_trk_g0_5
 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_h_r_0 <X> T_8_5.sp12_v_t_23
 (3 7)  (399 87)  (399 87)  routing T_8_5.sp12_h_r_0 <X> T_8_5.sp12_v_t_23
 (29 8)  (425 88)  (425 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 88)  (426 88)  routing T_8_5.lc_trk_g0_5 <X> T_8_5.wire_bram/ram/WDATA_11
 (37 8)  (433 88)  (433 88)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (16 12)  (412 92)  (412 92)  routing T_8_5.sp4_v_t_20 <X> T_8_5.lc_trk_g3_1
 (17 12)  (413 92)  (413 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (414 92)  (414 92)  routing T_8_5.sp4_v_t_20 <X> T_8_5.lc_trk_g3_1
 (18 13)  (414 93)  (414 93)  routing T_8_5.sp4_v_t_20 <X> T_8_5.lc_trk_g3_1
 (0 14)  (396 94)  (396 94)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE
 (1 14)  (397 94)  (397 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 94)  (413 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 95)  (396 95)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE
 (1 15)  (397 95)  (397 95)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_bram/ram/RE
 (18 15)  (414 95)  (414 95)  routing T_8_5.sp4_r_v_b_45 <X> T_8_5.lc_trk_g3_5


LogicTile_12_5

 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23
 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23


LogicTile_24_5

 (3 3)  (1255 83)  (1255 83)  routing T_24_5.sp12_v_b_0 <X> T_24_5.sp12_h_l_23


RAM_Tile_25_5

 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.lc_trk_g2_0 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (1308 83)  (1308 83)  routing T_25_5.lc_trk_g2_0 <X> T_25_5.wire_bram/ram/RCLK
 (3 6)  (1309 86)  (1309 86)  routing T_25_5.sp12_h_r_0 <X> T_25_5.sp12_v_t_23
 (3 7)  (1309 87)  (1309 87)  routing T_25_5.sp12_h_r_0 <X> T_25_5.sp12_v_t_23
 (14 8)  (1320 88)  (1320 88)  routing T_25_5.sp4_v_t_13 <X> T_25_5.lc_trk_g2_0
 (22 8)  (1328 88)  (1328 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (37 8)  (1343 88)  (1343 88)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (16 9)  (1322 89)  (1322 89)  routing T_25_5.sp4_v_t_13 <X> T_25_5.lc_trk_g2_0
 (17 9)  (1323 89)  (1323 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (21 9)  (1327 89)  (1327 89)  routing T_25_5.sp4_r_v_b_35 <X> T_25_5.lc_trk_g2_3
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g2_3 <X> T_25_5.wire_bram/ram/WDATA_11
 (14 11)  (1320 91)  (1320 91)  routing T_25_5.sp4_r_v_b_36 <X> T_25_5.lc_trk_g2_4
 (17 11)  (1323 91)  (1323 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 94)  (1306 94)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.wire_bram/ram/RE
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.wire_bram/ram/RE


LogicTile_6_4

 (4 14)  (292 78)  (292 78)  routing T_6_4.sp4_v_b_9 <X> T_6_4.sp4_v_t_44


LogicTile_7_4

 (19 2)  (361 66)  (361 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_8_4

 (7 0)  (403 64)  (403 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 65)  (403 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 66)  (396 66)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (2 2)  (398 66)  (398 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 66)  (403 66)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 67)  (396 67)  routing T_8_4.glb_netwk_3 <X> T_8_4.wire_bram/ram/WCLK
 (7 3)  (403 67)  (403 67)  Ram config bit: MEMT_bram_cbit_2

 (7 4)  (403 68)  (403 68)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (403 69)  (403 69)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (403 70)  (403 70)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (14 6)  (410 70)  (410 70)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (17 6)  (413 70)  (413 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (7 7)  (403 71)  (403 71)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (15 7)  (411 71)  (411 71)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (16 7)  (412 71)  (412 71)  routing T_8_4.sp4_h_r_12 <X> T_8_4.lc_trk_g1_4
 (17 7)  (413 71)  (413 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (27 8)  (423 72)  (423 72)  routing T_8_4.lc_trk_g1_4 <X> T_8_4.wire_bram/ram/WDATA_3
 (29 8)  (425 72)  (425 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (426 72)  (426 72)  routing T_8_4.lc_trk_g1_4 <X> T_8_4.wire_bram/ram/WDATA_3
 (41 8)  (437 72)  (437 72)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (1 14)  (397 78)  (397 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 79)  (396 79)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.wire_bram/ram/WE
 (1 15)  (397 79)  (397 79)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.wire_bram/ram/WE


LogicTile_9_4

 (13 4)  (451 68)  (451 68)  routing T_9_4.sp4_v_t_40 <X> T_9_4.sp4_v_b_5
 (13 8)  (451 72)  (451 72)  routing T_9_4.sp4_v_t_45 <X> T_9_4.sp4_v_b_8


LogicTile_11_4

 (9 2)  (555 66)  (555 66)  routing T_11_4.sp4_v_b_1 <X> T_11_4.sp4_h_l_36


LogicTile_13_4

 (3 6)  (657 70)  (657 70)  routing T_13_4.sp12_h_r_0 <X> T_13_4.sp12_v_t_23
 (3 7)  (657 71)  (657 71)  routing T_13_4.sp12_h_r_0 <X> T_13_4.sp12_v_t_23


LogicTile_16_4

 (5 12)  (821 76)  (821 76)  routing T_16_4.sp4_v_b_9 <X> T_16_4.sp4_h_r_9
 (6 13)  (822 77)  (822 77)  routing T_16_4.sp4_v_b_9 <X> T_16_4.sp4_h_r_9
 (4 14)  (820 78)  (820 78)  routing T_16_4.sp4_v_b_9 <X> T_16_4.sp4_v_t_44


LogicTile_20_4

 (5 0)  (1041 64)  (1041 64)  routing T_20_4.sp4_h_l_44 <X> T_20_4.sp4_h_r_0
 (4 1)  (1040 65)  (1040 65)  routing T_20_4.sp4_h_l_44 <X> T_20_4.sp4_h_r_0
 (13 6)  (1049 70)  (1049 70)  routing T_20_4.sp4_v_b_5 <X> T_20_4.sp4_v_t_40


LogicTile_24_4

 (5 4)  (1257 68)  (1257 68)  routing T_24_4.sp4_h_l_37 <X> T_24_4.sp4_h_r_3
 (4 5)  (1256 69)  (1256 69)  routing T_24_4.sp4_h_l_37 <X> T_24_4.sp4_h_r_3


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (3 2)  (1309 66)  (1309 66)  routing T_25_4.sp12_h_r_0 <X> T_25_4.sp12_h_l_23
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 67)  (1306 67)  routing T_25_4.glb_netwk_3 <X> T_25_4.wire_bram/ram/WCLK
 (3 3)  (1309 67)  (1309 67)  routing T_25_4.sp12_h_r_0 <X> T_25_4.sp12_h_l_23
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (1321 67)  (1321 67)  routing T_25_4.sp4_v_b_20 <X> T_25_4.lc_trk_g0_4
 (16 3)  (1322 67)  (1322 67)  routing T_25_4.sp4_v_b_20 <X> T_25_4.lc_trk_g0_4
 (17 3)  (1323 67)  (1323 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC05_inmux02_bram_cbit_7

 (25 6)  (1331 70)  (1331 70)  routing T_25_4.sp4_h_l_3 <X> T_25_4.lc_trk_g1_6
 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (22 7)  (1328 71)  (1328 71)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_3 lc_trk_g1_6
 (23 7)  (1329 71)  (1329 71)  routing T_25_4.sp4_h_l_3 <X> T_25_4.lc_trk_g1_6
 (24 7)  (1330 71)  (1330 71)  routing T_25_4.sp4_h_l_3 <X> T_25_4.lc_trk_g1_6
 (27 8)  (1333 72)  (1333 72)  routing T_25_4.lc_trk_g1_6 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 72)  (1336 72)  routing T_25_4.lc_trk_g1_6 <X> T_25_4.wire_bram/ram/WDATA_3
 (37 8)  (1343 72)  (1343 72)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (30 9)  (1336 73)  (1336 73)  routing T_25_4.lc_trk_g1_6 <X> T_25_4.wire_bram/ram/WDATA_3
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g0_4 <X> T_25_4.wire_bram/ram/WE


LogicTile_26_4

 (9 1)  (1357 65)  (1357 65)  routing T_26_4.sp4_v_t_36 <X> T_26_4.sp4_v_b_1


RAM_Tile_8_3

 (7 1)  (403 49)  (403 49)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (412 49)  (412 49)  routing T_8_3.sp12_h_r_8 <X> T_8_3.lc_trk_g0_0
 (17 1)  (413 49)  (413 49)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (398 50)  (398 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (2 3)  (398 51)  (398 51)  routing T_8_3.lc_trk_g0_0 <X> T_8_3.wire_bram/ram/RCLK
 (8 7)  (404 55)  (404 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.sp4_v_t_41
 (9 7)  (405 55)  (405 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.sp4_v_t_41
 (14 7)  (410 55)  (410 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (15 7)  (411 55)  (411 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (16 7)  (412 55)  (412 55)  routing T_8_3.sp4_h_r_4 <X> T_8_3.lc_trk_g1_4
 (17 7)  (413 55)  (413 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 8)  (423 56)  (423 56)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_bram/ram/WDATA_11
 (29 8)  (425 56)  (425 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 56)  (426 56)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.wire_bram/ram/WDATA_11
 (37 8)  (433 56)  (433 56)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (4 12)  (400 60)  (400 60)  routing T_8_3.sp4_v_t_44 <X> T_8_3.sp4_v_b_9
 (0 14)  (396 62)  (396 62)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 14)  (397 62)  (397 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 62)  (413 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (396 63)  (396 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE
 (1 15)  (397 63)  (397 63)  routing T_8_3.lc_trk_g3_5 <X> T_8_3.wire_bram/ram/RE


LogicTile_11_3

 (3 6)  (549 54)  (549 54)  routing T_11_3.sp12_v_b_0 <X> T_11_3.sp12_v_t_23


LogicTile_12_3

 (9 6)  (609 54)  (609 54)  routing T_12_3.sp4_v_b_4 <X> T_12_3.sp4_h_l_41


LogicTile_15_3

 (3 6)  (765 54)  (765 54)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_v_t_23


LogicTile_16_3

 (3 2)  (819 50)  (819 50)  routing T_16_3.sp12_v_t_23 <X> T_16_3.sp12_h_l_23
 (2 8)  (818 56)  (818 56)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_19_3

 (5 15)  (987 63)  (987 63)  routing T_19_3.sp4_h_l_44 <X> T_19_3.sp4_v_t_44


LogicTile_24_3

 (5 0)  (1257 48)  (1257 48)  routing T_24_3.sp4_v_b_0 <X> T_24_3.sp4_h_r_0
 (6 1)  (1258 49)  (1258 49)  routing T_24_3.sp4_v_b_0 <X> T_24_3.sp4_h_r_0


RAM_Tile_25_3

 (4 0)  (1310 48)  (1310 48)  routing T_25_3.sp4_v_t_37 <X> T_25_3.sp4_v_b_0
 (5 0)  (1311 48)  (1311 48)  routing T_25_3.sp4_v_t_37 <X> T_25_3.sp4_h_r_0
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 49)  (1320 49)  routing T_25_3.sp4_h_r_0 <X> T_25_3.lc_trk_g0_0
 (15 1)  (1321 49)  (1321 49)  routing T_25_3.sp4_h_r_0 <X> T_25_3.lc_trk_g0_0
 (16 1)  (1322 49)  (1322 49)  routing T_25_3.sp4_h_r_0 <X> T_25_3.lc_trk_g0_0
 (17 1)  (1323 49)  (1323 49)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_bram/ram/RCLK
 (15 2)  (1321 50)  (1321 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (16 2)  (1322 50)  (1322 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (17 2)  (1323 50)  (1323 50)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 50)  (1324 50)  routing T_25_3.sp4_h_r_13 <X> T_25_3.lc_trk_g0_5
 (2 3)  (1308 51)  (1308 51)  routing T_25_3.lc_trk_g0_0 <X> T_25_3.wire_bram/ram/RCLK
 (13 8)  (1319 56)  (1319 56)  routing T_25_3.sp4_v_t_45 <X> T_25_3.sp4_v_b_8
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 56)  (1336 56)  routing T_25_3.lc_trk_g0_5 <X> T_25_3.wire_bram/ram/WDATA_11
 (40 9)  (1346 57)  (1346 57)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (17 11)  (1323 59)  (1323 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE


LogicTile_6_2

 (11 6)  (299 38)  (299 38)  routing T_6_2.sp4_v_b_9 <X> T_6_2.sp4_v_t_40
 (13 6)  (301 38)  (301 38)  routing T_6_2.sp4_v_b_9 <X> T_6_2.sp4_v_t_40


RAM_Tile_8_2

 (7 0)  (403 32)  (403 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 33)  (403 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (396 34)  (396 34)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (2 2)  (398 34)  (398 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (403 34)  (403 34)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 34)  (411 34)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (16 2)  (412 34)  (412 34)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (17 2)  (413 34)  (413 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (396 35)  (396 35)  routing T_8_2.glb_netwk_3 <X> T_8_2.wire_bram/ram/WCLK
 (7 3)  (403 35)  (403 35)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 35)  (414 35)  routing T_8_2.sp4_h_r_5 <X> T_8_2.lc_trk_g0_5
 (7 5)  (403 37)  (403 37)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (17 6)  (413 38)  (413 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (403 39)  (403 39)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (18 7)  (414 39)  (414 39)  routing T_8_2.sp4_r_v_b_29 <X> T_8_2.lc_trk_g1_5
 (29 8)  (425 40)  (425 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 40)  (426 40)  routing T_8_2.lc_trk_g0_5 <X> T_8_2.wire_bram/ram/WDATA_3
 (37 8)  (433 40)  (433 40)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (1 14)  (397 46)  (397 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (11 14)  (407 46)  (407 46)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46
 (13 14)  (409 46)  (409 46)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46
 (0 15)  (396 47)  (396 47)  routing T_8_2.lc_trk_g1_5 <X> T_8_2.wire_bram/ram/WE
 (1 15)  (397 47)  (397 47)  routing T_8_2.lc_trk_g1_5 <X> T_8_2.wire_bram/ram/WE
 (12 15)  (408 47)  (408 47)  routing T_8_2.sp4_h_r_5 <X> T_8_2.sp4_v_t_46


LogicTile_11_2

 (8 7)  (554 39)  (554 39)  routing T_11_2.sp4_v_b_1 <X> T_11_2.sp4_v_t_41
 (10 7)  (556 39)  (556 39)  routing T_11_2.sp4_v_b_1 <X> T_11_2.sp4_v_t_41


LogicTile_12_2

 (12 6)  (612 38)  (612 38)  routing T_12_2.sp4_v_b_5 <X> T_12_2.sp4_h_l_40


LogicTile_16_2

 (5 4)  (821 36)  (821 36)  routing T_16_2.sp4_v_b_9 <X> T_16_2.sp4_h_r_3
 (4 5)  (820 37)  (820 37)  routing T_16_2.sp4_v_b_9 <X> T_16_2.sp4_h_r_3
 (6 5)  (822 37)  (822 37)  routing T_16_2.sp4_v_b_9 <X> T_16_2.sp4_h_r_3
 (8 11)  (824 43)  (824 43)  routing T_16_2.sp4_h_r_1 <X> T_16_2.sp4_v_t_42
 (9 11)  (825 43)  (825 43)  routing T_16_2.sp4_h_r_1 <X> T_16_2.sp4_v_t_42
 (10 11)  (826 43)  (826 43)  routing T_16_2.sp4_h_r_1 <X> T_16_2.sp4_v_t_42


LogicTile_17_2

 (19 13)  (893 45)  (893 45)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_2

 (6 5)  (1042 37)  (1042 37)  routing T_20_2.sp4_h_l_38 <X> T_20_2.sp4_h_r_3
 (3 7)  (1039 39)  (1039 39)  routing T_20_2.sp12_h_l_23 <X> T_20_2.sp12_v_t_23


LogicTile_22_2

 (6 8)  (1150 40)  (1150 40)  routing T_22_2.sp4_v_t_38 <X> T_22_2.sp4_v_b_6
 (5 9)  (1149 41)  (1149 41)  routing T_22_2.sp4_v_t_38 <X> T_22_2.sp4_v_b_6


LogicTile_24_2

 (11 13)  (1263 45)  (1263 45)  routing T_24_2.sp4_h_l_38 <X> T_24_2.sp4_h_r_11
 (13 13)  (1265 45)  (1265 45)  routing T_24_2.sp4_h_l_38 <X> T_24_2.sp4_h_r_11


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 35)  (1306 35)  routing T_25_2.glb_netwk_3 <X> T_25_2.wire_bram/ram/WCLK
 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (15 6)  (1321 38)  (1321 38)  routing T_25_2.sp4_v_t_8 <X> T_25_2.lc_trk_g1_5
 (16 6)  (1322 38)  (1322 38)  routing T_25_2.sp4_v_t_8 <X> T_25_2.lc_trk_g1_5
 (17 6)  (1323 38)  (1323 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (25 6)  (1331 38)  (1331 38)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC05_inmux02_bram_cbit_6

 (22 7)  (1328 39)  (1328 39)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (1329 39)  (1329 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (24 7)  (1330 39)  (1330 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (25 7)  (1331 39)  (1331 39)  routing T_25_2.sp4_h_r_22 <X> T_25_2.lc_trk_g1_6
 (27 8)  (1333 40)  (1333 40)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 40)  (1336 40)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g1_6 <X> T_25_2.wire_bram/ram/WDATA_3
 (38 9)  (1344 41)  (1344 41)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g1_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g1_5 <X> T_25_2.wire_bram/ram/WE


RAM_Tile_8_1

 (7 1)  (403 17)  (403 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 18)  (396 18)  routing T_8_1.lc_trk_g3_1 <X> T_8_1.wire_bram/ram/RCLK
 (2 2)  (398 18)  (398 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_bram/ram/RCLK
 (15 2)  (411 18)  (411 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (16 2)  (412 18)  (412 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (17 2)  (413 18)  (413 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 18)  (414 18)  routing T_8_1.sp4_h_r_13 <X> T_8_1.lc_trk_g0_5
 (0 3)  (396 19)  (396 19)  routing T_8_1.lc_trk_g3_1 <X> T_8_1.wire_bram/ram/RCLK
 (2 3)  (398 19)  (398 19)  routing T_8_1.lc_trk_g3_1 <X> T_8_1.wire_bram/ram/RCLK
 (29 8)  (425 24)  (425 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 24)  (426 24)  routing T_8_1.lc_trk_g0_5 <X> T_8_1.wire_bram/ram/WDATA_11
 (37 8)  (433 24)  (433 24)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (16 12)  (412 28)  (412 28)  routing T_8_1.sp4_v_t_20 <X> T_8_1.lc_trk_g3_1
 (17 12)  (413 28)  (413 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_20 lc_trk_g3_1
 (18 12)  (414 28)  (414 28)  routing T_8_1.sp4_v_t_20 <X> T_8_1.lc_trk_g3_1
 (18 13)  (414 29)  (414 29)  routing T_8_1.sp4_v_t_20 <X> T_8_1.lc_trk_g3_1
 (0 14)  (396 30)  (396 30)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE
 (1 14)  (397 30)  (397 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (413 30)  (413 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (396 31)  (396 31)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE
 (1 15)  (397 31)  (397 31)  routing T_8_1.lc_trk_g3_5 <X> T_8_1.wire_bram/ram/RE
 (18 15)  (414 31)  (414 31)  routing T_8_1.sp4_r_v_b_45 <X> T_8_1.lc_trk_g3_5


LogicTile_11_1

 (4 3)  (550 19)  (550 19)  routing T_11_1.sp4_h_r_4 <X> T_11_1.sp4_h_l_37
 (6 3)  (552 19)  (552 19)  routing T_11_1.sp4_h_r_4 <X> T_11_1.sp4_h_l_37


LogicTile_14_1

 (3 4)  (711 20)  (711 20)  routing T_14_1.sp12_v_t_23 <X> T_14_1.sp12_h_r_0


LogicTile_15_1

 (9 6)  (771 22)  (771 22)  routing T_15_1.sp4_v_b_4 <X> T_15_1.sp4_h_l_41


LogicTile_17_1

 (3 6)  (877 22)  (877 22)  routing T_17_1.sp12_h_r_0 <X> T_17_1.sp12_v_t_23
 (3 7)  (877 23)  (877 23)  routing T_17_1.sp12_h_r_0 <X> T_17_1.sp12_v_t_23


LogicTile_20_1

 (3 7)  (1039 23)  (1039 23)  routing T_20_1.sp12_h_l_23 <X> T_20_1.sp12_v_t_23


LogicTile_22_1

 (2 8)  (1146 24)  (1146 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_1

 (3 6)  (1255 22)  (1255 22)  routing T_24_1.sp12_v_b_0 <X> T_24_1.sp12_v_t_23


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.lc_trk_g2_0 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_bram/ram/RCLK
 (2 3)  (1308 19)  (1308 19)  routing T_25_1.lc_trk_g2_0 <X> T_25_1.wire_bram/ram/RCLK
 (14 8)  (1320 24)  (1320 24)  routing T_25_1.sp4_v_t_13 <X> T_25_1.lc_trk_g2_0
 (27 8)  (1333 24)  (1333 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 24)  (1336 24)  routing T_25_1.lc_trk_g3_4 <X> T_25_1.wire_bram/ram/WDATA_11
 (16 9)  (1322 25)  (1322 25)  routing T_25_1.sp4_v_t_13 <X> T_25_1.lc_trk_g2_0
 (17 9)  (1323 25)  (1323 25)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (38 9)  (1344 25)  (1344 25)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 11)  (1320 27)  (1320 27)  routing T_25_1.sp4_r_v_b_36 <X> T_25_1.lc_trk_g2_4
 (17 11)  (1323 27)  (1323 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 30)  (1306 30)  routing T_25_1.lc_trk_g2_4 <X> T_25_1.wire_bram/ram/RE
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (1320 30)  (1320 30)  routing T_25_1.bnl_op_4 <X> T_25_1.lc_trk_g3_4
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g2_4 <X> T_25_1.wire_bram/ram/RE
 (5 15)  (1311 31)  (1311 31)  routing T_25_1.sp4_h_l_44 <X> T_25_1.sp4_v_t_44
 (14 15)  (1320 31)  (1320 31)  routing T_25_1.bnl_op_4 <X> T_25_1.lc_trk_g3_4
 (17 15)  (1323 31)  (1323 31)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_6_0

 (3 6)  (315 8)  (315 8)  IO control bit: BIODOWN_IE_1

 (0 8)  (311 7)  (311 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (0 11)  (311 5)  (311 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (1 9)  (571 6)  (571 6)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (2 9)  (572 6)  (572 6)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (16 9)  (550 6)  (550 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (0 0)  (623 15)  (623 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (17 5)  (605 10)  (605 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (1 8)  (625 7)  (625 7)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (17 9)  (605 6)  (605 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (17 5)  (767 10)  (767 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (0 9)  (785 6)  (785 6)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (789 6)  (789 6)  IO control bit: IODOWN_IE_0

 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (0 8)  (839 7)  (839 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (16 8)  (820 7)  (820 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 11)  (839 5)  (839 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_20_0

 (0 3)  (1059 13)  (1059 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (1041 13)  (1041 13)  IOB_0 IO Functioning bit
 (17 5)  (1041 10)  (1041 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (1063 6)  (1063 6)  IO control bit: BIODOWN_IE_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_19 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_19 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (1 0)  (1277 15)  (1277 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 1)  (1257 14)  (1257 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1257 12)  (1257 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 5)  (1257 10)  (1257 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (1279 6)  (1279 6)  IO control bit: IODOWN_IE_0


