{"vcs1":{"timestamp_begin":1699257764.606636724, "rt":0.73, "ut":0.37, "st":0.28}}
{"vcselab":{"timestamp_begin":1699257765.429015742, "rt":0.86, "ut":0.55, "st":0.27}}
{"link":{"timestamp_begin":1699257766.347588249, "rt":0.55, "ut":0.18, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699257763.779390849}
{"VCS_COMP_START_TIME": 1699257763.779390849}
{"VCS_COMP_END_TIME": 1699257766.999148420}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337096}}
{"stitch_vcselab": {"peak_mem": 222608}}
