# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../prueba1.srcs/sources_1/bd/prueba_bd/ipshared/ec67/hdl" --include "../../../../prueba1.srcs/sources_1/bd/prueba_bd/ipshared/6b56/hdl" --include "D:/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ip/prueba_bd_processing_system7_0_0/sim/prueba_bd_processing_system7_0_0.v" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ip/prueba_bd_ila_0_0/sim/prueba_bd_ila_0_0.v" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ip/prueba_bd_ila_1_0/sim/prueba_bd_ila_1_0.v" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ip/prueba_bd_xbar_0/sim/prueba_bd_xbar_0.v" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/hdl/AES256_v2_v1_0_S00_AXI.v" \

sv xil_defaultlib  --include "../../../../prueba1.srcs/sources_1/bd/prueba_bd/ipshared/ec67/hdl" --include "../../../../prueba1.srcs/sources_1/bd/prueba_bd/ipshared/6b56/hdl" --include "D:/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../prueba1.srcs/sources_1/bd/verilogCode/design/mod_fifo_1to8.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_dec_FSM_AXI.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_device_FSM_AXI.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_enc_FSM_AXI.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/AES256_keygen_FSM_AXI.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/fifo_128_32.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_addRoundKey.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_mixColumns.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_rom256.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_dec_shifter.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_addRoundKey.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_mixColumns.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_rom256.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_enc_shifter.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_fifo_1to4.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_kg_rotWord.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_kg_subWord.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_mux_2to1.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16_16to1.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_reg16_1to16.sv" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/src/mod_romKey.sv" \

verilog xil_defaultlib  --include "../../../../prueba1.srcs/sources_1/bd/prueba_bd/ipshared/ec67/hdl" --include "../../../../prueba1.srcs/sources_1/bd/prueba_bd/ipshared/6b56/hdl" --include "D:/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ipshared/5a30/hdl/AES256_v2_v1_0.v" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ip/prueba_bd_AES256_v2_0_1/sim/prueba_bd_AES256_v2_0_1.v" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/ip/prueba_bd_auto_pc_0/sim/prueba_bd_auto_pc_0.v" \
"../../../../prueba1.ip_user_files/bd/prueba_bd/sim/prueba_bd.v" \
"../../../../prueba1.srcs/sources_1/bd/prueba_bd/hdl/prueba_bd_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
