# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src/ALU_16Bit_test.vhd" \

# Do not sort compile order
nosort
