Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:32:21 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add_32/post_route_timing.rpt
| Design       : vecmat_add_32
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ff5_reg[1]/C                   data_out_reg[15]/D             5.112         
ff5_reg[1]/C                   data_out_reg[13]/D             5.116         
ff5_reg[1]/C                   data_out_reg[14]/D             5.165         
ff5_reg[1]/C                   data_out_reg[12]/D             5.187         
ff5_reg[1]/C                   data_out_reg[11]/D             5.270         
ff5_reg[1]/C                   data_out_reg[9]/D              5.274         
ff5_reg[1]/C                   data_out_reg[10]/D             5.323         
ff5_reg[1]/C                   data_out_reg[8]/D              5.345         
ff5_reg[1]/C                   data_out_reg[7]/D              5.446         
ff5_reg[1]/C                   data_out_reg[6]/D              5.491         
ff5_reg[1]/C                   data_out_reg[5]/D              5.754         
ff9_reg[1]/C                   data_out_reg[4]/D              5.831         
ff1_reg[0]/C                   data_out_reg[3]/D              6.089         
ff1_reg[0]/C                   data_out_reg[2]/D              6.134         
ff1_reg[0]/C                   data_out_reg[1]/D              6.397         
ff1_reg[0]/C                   data_out_reg[0]/D              6.639         



