# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of Datapath.vhd failed with 44 errors.
# Compile of controller.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of Deliverable4.mif failed with 1 errors.
# 18 compiles, 2 failed with 45 errors.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd failed with 3 errors.
# Compile of topLevel.vhd was successful.
# Compile of Deliverable4.mif failed with 1 errors.
# 18 compiles, 2 failed with 4 errors.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd failed with 3 errors.
# Compile of topLevel.vhd was successful.
# Compile of Deliverable4.mif failed with 1 errors.
# 18 compiles, 2 failed with 4 errors.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd failed with 2 errors.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd failed with 4 errors.
# Compile of topLevel.vhd was successful.
# Compile of Deliverable4.mif failed with 1 errors.
# 18 compiles, 3 failed with 7 errors.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd failed with 1 errors.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd failed with 4 errors.
# Compile of topLevel.vhd was successful.
# Compile of Deliverable4.mif failed with 1 errors.
# 18 compiles, 3 failed with 6 errors.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd failed with 2 errors.
# Compile of topLevel.vhd was successful.
# Compile of Deliverable4.mif failed with 1 errors.
# 18 compiles, 2 failed with 3 errors.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of Deliverable4.mif failed with 1 errors.
# 18 compiles, 1 failed with 1 error.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# 17 compiles, 0 failed with no errors.
# Load canceled
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.toplevel_tb
# vsim -gui work.toplevel_tb 
# Start time: 14:45:12 on Nov 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading altera_mf.altera_mf_components
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
# ** Warning: (vsim-8683) Uninitialized out port /toplevel_tb/TL/Data/ControllerOpCode(5 downto 0) has no driver.
# This port will contribute value (XX) to the signal network.
add wave -position end  sim:/toplevel_tb/TL/ALUOp
add wave -position end  sim:/toplevel_tb/TL/ALUSrcA
add wave -position end  sim:/toplevel_tb/TL/ALUSrcB
add wave -position end  sim:/toplevel_tb/TL/button0
add wave -position end  sim:/toplevel_tb/TL/button1
add wave -position end  sim:/toplevel_tb/TL/clk
add wave -position end  sim:/toplevel_tb/TL/IorD
add wave -position end  sim:/toplevel_tb/TL/IR_31_to_26
add wave -position end  sim:/toplevel_tb/TL/IRWrite
add wave -position end  sim:/toplevel_tb/TL/IsSigned
add wave -position end  sim:/toplevel_tb/TL/JumpAndLink
add wave -position end  sim:/toplevel_tb/TL/LEDs
add wave -position end  sim:/toplevel_tb/TL/MemRead
add wave -position end  sim:/toplevel_tb/TL/MemToReg
add wave -position end  sim:/toplevel_tb/TL/MemWrite
add wave -position end  sim:/toplevel_tb/TL/PCSource
add wave -position end  sim:/toplevel_tb/TL/PCWrite
add wave -position end  sim:/toplevel_tb/TL/PCWriteCond
add wave -position end  sim:/toplevel_tb/TL/RegDst
add wave -position end  sim:/toplevel_tb/TL/RegWrite
add wave -position end  sim:/toplevel_tb/TL/rst
add wave -position end  sim:/toplevel_tb/TL/Switches
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: karoawr  Hostname: U_LOST_THE_GAME  ProcessID: 14164
#           Attempting to use alternate WLF file "./wlftd7790r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd7790r
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 28 (27 downto 0). Right is 26 (25 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /toplevel_tb/TL/Data/ShiftLeftPCMux/line__18 File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd
# Fatal error in Architecture logic at C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd line 18
# 
# HDL call sequence:
# Stopped at C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd 18 Architecture logic
# 
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd failed with 1 errors.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 1 failed with 1 error.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd failed with 2 errors.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 1 failed with 2 errors.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of ALU_Main.vhd was successful.
# Compile of ALU_Control.vhd was successful.
# Compile of concat.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux3to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of shift_left_2.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of zero_extend.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of topLevel.vhd was successful.
# Compile of topLevel_tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.toplevel_tb(logic)
# Loading work.toplevel(logic)
# Loading work.controller(logic)
# Loading work.datapath(logic)
# Loading work.reg(logic)
# Loading work.mux2to1(logic)
# Loading work.mux3to1(logic)
# Loading work.mux4to1(logic)
# Loading work.zero_extend(logic)
# Loading work.sign_extend(logic)
# Loading work.shift_left_2(logic)
# Loading work.concat(logic)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.instruction_register(logic)
# Loading work.register_file(logic)
# Loading work.alu_control(logic)
# Loading work.alu_main(logic)
# ** Warning: (vsim-8683) Uninitialized out port /toplevel_tb/TL/Data/ControllerOpCode(5 downto 0) has no driver.
# This port will contribute value (XX) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Break in Process line__18 at C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd line 18
add wave -position end  sim:/toplevel_tb/TL/Control/curr_state
restart
# ** Warning: (vsim-8683) Uninitialized out port /toplevel_tb/TL/Data/ControllerOpCode(5 downto 0) has no driver.
# This port will contribute value (XX) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /toplevel_tb/TL/Data/Mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /toplevel_tb/TL/Data/Mem
# Break key hit
# Break in Process line__46 at C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd line 46
# End time: 14:49:51 on Nov 29,2023, Elapsed time: 0:04:39
# Errors: 0, Warnings: 1
