
*** Running vivado
    with args -log timing_example.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source timing_example.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Sep  9 05:50:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source timing_example.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1481.078 ; gain = 0.027 ; free physical = 3412 ; free virtual = 9709
Command: link_design -top timing_example -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.484 ; gain = 0.000 ; free physical = 3311 ; free virtual = 9599
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/timingAnalysis/pass/timingconstraints.xdc]
Finished Parsing XDC File [/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/timingAnalysis/pass/timingconstraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1675.047 ; gain = 0.000 ; free physical = 3186 ; free virtual = 9483
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1885.453 ; gain = 210.406 ; free physical = 3116 ; free virtual = 9404

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f519dba2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2114.352 ; gain = 228.898 ; free physical = 2825 ; free virtual = 9113

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f519dba2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2460.242 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8787

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f519dba2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2460.242 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8787
Phase 1 Initialization | Checksum: f519dba2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2460.242 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8787

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f519dba2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2460.242 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8787

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f519dba2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2460.242 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8787
Phase 2 Timer Update And Timing Data Collection | Checksum: f519dba2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2460.242 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8787

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f519dba2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2460.242 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8787
Retarget | Checksum: f519dba2
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: f519dba2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2460.242 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8787
Constant propagation | Checksum: f519dba2
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.242 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8787
Phase 5 Sweep | Checksum: 1c0a86977

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2460.242 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8787
Sweep | Checksum: 1c0a86977
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1c0a86977

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2492.258 ; gain = 32.016 ; free physical = 2490 ; free virtual = 8786
BUFG optimization | Checksum: 1c0a86977
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c0a86977

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2492.258 ; gain = 32.016 ; free physical = 2490 ; free virtual = 8786
Shift Register Optimization | Checksum: 1c0a86977
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1c0a86977

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2492.258 ; gain = 32.016 ; free physical = 2490 ; free virtual = 8786
Post Processing Netlist | Checksum: 1c0a86977
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ef6ef891

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2492.258 ; gain = 32.016 ; free physical = 2490 ; free virtual = 8786

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.258 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8786
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ef6ef891

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2492.258 ; gain = 32.016 ; free physical = 2490 ; free virtual = 8786
Phase 9 Finalization | Checksum: 1ef6ef891

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2492.258 ; gain = 32.016 ; free physical = 2490 ; free virtual = 8786
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ef6ef891

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2492.258 ; gain = 32.016 ; free physical = 2490 ; free virtual = 8786

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ef6ef891

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.258 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8786

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ef6ef891

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.258 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8786

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.258 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8786
Ending Netlist Obfuscation Task | Checksum: 1ef6ef891

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.258 ; gain = 0.000 ; free physical = 2490 ; free virtual = 8786
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2492.258 ; gain = 817.211 ; free physical = 2490 ; free virtual = 8786
INFO: [Vivado 12-24828] Executing command : report_drc -file timing_example_drc_opted.rpt -pb timing_example_drc_opted.pb -rpx timing_example_drc_opted.rpx
Command: report_drc -file timing_example_drc_opted.rpt -pb timing_example_drc_opted.pb -rpx timing_example_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/timingAnalysis/pass/project1/project1.runs/impl_1/timing_example_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2585.102 ; gain = 0.000 ; free physical = 2422 ; free virtual = 8719
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/timingAnalysis/pass/project1/project1.runs/impl_1/timing_example_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.082 ; gain = 0.000 ; free physical = 2380 ; free virtual = 8677
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f2dca622

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.082 ; gain = 0.000 ; free physical = 2380 ; free virtual = 8677
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.082 ; gain = 0.000 ; free physical = 2380 ; free virtual = 8677

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f7271bc7

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2646.098 ; gain = 32.016 ; free physical = 2380 ; free virtual = 8677

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15d6bf301

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2380 ; free virtual = 8677

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15d6bf301

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2380 ; free virtual = 8677
Phase 1 Placer Initialization | Checksum: 15d6bf301

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2380 ; free virtual = 8677

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c4178235

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2380 ; free virtual = 8676

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12bfa13e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2379 ; free virtual = 8676

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12bfa13e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2379 ; free virtual = 8676

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1e0105e73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8675

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 201db1763

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8675

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell mult1_reg. No change.
INFO: [Physopt 32-666] Processed cell mult1_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2378 ; free virtual = 8675
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2378 ; free virtual = 8675

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 201db1763

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8675
Phase 2.5 Global Place Phase2 | Checksum: 203238211

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8675
Phase 2 Global Placement | Checksum: 203238211

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8675

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fb851f47

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8675

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b59c3dfb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8675

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ac2aab2f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8675

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1be167674

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8675

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d1432018

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8674

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e8a3210b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8674

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e8a3210b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8674

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12499c987

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8674

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cfbbe51b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8674
Phase 3 Detail Placement | Checksum: 1cfbbe51b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8674

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a3ce749a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.402 | TNS=-3.729 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b0da3436

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2378 ; free virtual = 8674
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23464582e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2378 ; free virtual = 8674
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a3ce749a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2378 ; free virtual = 8674

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.115. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1991d1abb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2391 ; free virtual = 8680

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2391 ; free virtual = 8680
Phase 4.1 Post Commit Optimization | Checksum: 1991d1abb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2391 ; free virtual = 8680

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1991d1abb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2391 ; free virtual = 8680

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1991d1abb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2391 ; free virtual = 8680
Phase 4.3 Placer Reporting | Checksum: 1991d1abb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2391 ; free virtual = 8680

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2391 ; free virtual = 8680

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2391 ; free virtual = 8680
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1991d1abb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2391 ; free virtual = 8680
Ending Placer Task | Checksum: 18ddfd4d8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2685.141 ; gain = 71.059 ; free physical = 2391 ; free virtual = 8680
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2685.141 ; gain = 76.027 ; free physical = 2391 ; free virtual = 8680
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file timing_example_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2387 ; free virtual = 8676
INFO: [Vivado 12-24828] Executing command : report_utilization -file timing_example_utilization_placed.rpt -pb timing_example_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file timing_example_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8674
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8674
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8674
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8674
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8675
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8675
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8675
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2386 ; free virtual = 8675
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/timingAnalysis/pass/project1/project1.runs/impl_1/timing_example_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2381 ; free virtual = 8678
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.06s |  WALL: 0.04s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2381 ; free virtual = 8678

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.115 | TNS=-0.370 |
Phase 1 Physical Synthesis Initialization | Checksum: 2c5c6cf54

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2381 ; free virtual = 8678
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.115 | TNS=-0.370 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell mult1_reg. No change.
INFO: [Physopt 32-666] Processed cell mult1_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2388 ; free virtual = 8677
Phase 2 DSP Register Optimization | Checksum: 2c5c6cf54

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2388 ; free virtual = 8677

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.115 | TNS=-0.370 |
INFO: [Physopt 32-702] Processed net mult1_reg_n_153. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net c_r[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult1_reg_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult1_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult1_reg_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net mult1_reg_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.314 |
INFO: [Physopt 32-702] Processed net d_r[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult1_reg_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net B[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net d_r[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult1_reg_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net B[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.314 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679
Phase 3 Critical Path Optimization | Checksum: 2c5c6cf54

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.314 |
INFO: [Physopt 32-702] Processed net mult1_reg_n_153. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net d_r[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult1_reg_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult1_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult1_reg_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult1_reg_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net B[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net d_r[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mult1_reg_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net B[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.314 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679
Phase 4 Critical Path Optimization | Checksum: 2c5c6cf54

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.105 | TNS=-0.314 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  Critical Path  |          0.010  |          0.056  |            0  |              0  |                     1  |           0  |           2  |  00:00:01  |
|  Total          |          0.010  |          0.056  |            0  |              0  |                     1  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679
Ending Physical Synthesis Task | Checksum: 2bf95ac3a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8679
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8680
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2685.141 ; gain = 0.000 ; free physical = 2390 ; free virtual = 8680
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/timingAnalysis/pass/project1/project1.runs/impl_1/timing_example_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 443b3db3 ConstDB: 0 ShapeSum: d436e8e2 RouteDB: aa913336
Post Restoration Checksum: NetGraph: deee1d97 | NumContArr: 84f02dbc | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e930408d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2697.086 ; gain = 11.945 ; free physical = 2319 ; free virtual = 8616

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e930408d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2697.086 ; gain = 11.945 ; free physical = 2319 ; free virtual = 8616

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e930408d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2697.086 ; gain = 11.945 ; free physical = 2319 ; free virtual = 8616
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22095d29c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2714.086 ; gain = 28.945 ; free physical = 2296 ; free virtual = 8593
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.185 | TNS=-1.003 | WHS=0.128  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 279
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 279
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2aeea07cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.086 ; gain = 31.945 ; free physical = 2294 ; free virtual = 8592

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2aeea07cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.086 ; gain = 31.945 ; free physical = 2294 ; free virtual = 8592

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2c887977e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.086 ; gain = 31.945 ; free physical = 2294 ; free virtual = 8592
Phase 4 Initial Routing | Checksum: 2c887977e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.086 ; gain = 31.945 ; free physical = 2294 ; free virtual = 8592

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.213 | TNS=-1.384 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 283d41b1d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2291 ; free virtual = 8588

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.213 | TNS=-1.378 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1c7d6027d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2291 ; free virtual = 8588
Phase 5 Rip-up And Reroute | Checksum: 1c7d6027d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2291 ; free virtual = 8588

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2797cc442

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2291 ; free virtual = 8588
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.134 | TNS=-0.538 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2326a96c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2291 ; free virtual = 8588

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2326a96c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2291 ; free virtual = 8588
Phase 6 Delay and Skew Optimization | Checksum: 2326a96c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2291 ; free virtual = 8588

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.134 | TNS=-0.538 | WHS=0.159  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 25734cbef

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2291 ; free virtual = 8588
Phase 7 Post Hold Fix | Checksum: 25734cbef

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2291 ; free virtual = 8588

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.239656 %
  Global Horizontal Routing Utilization  = 0.152785 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 24.3243%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 25734cbef

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2291 ; free virtual = 8588

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 25734cbef

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2287 ; free virtual = 8584

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2b4eac5d7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2287 ; free virtual = 8584

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2b4eac5d7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2287 ; free virtual = 8584

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.134 | TNS=-0.538 | WHS=0.159  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2b4eac5d7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2287 ; free virtual = 8584
Total Elapsed time in route_design: 16.12 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1dea081da

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2287 ; free virtual = 8584
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1dea081da

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2287 ; free virtual = 8584

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2741.148 ; gain = 56.008 ; free physical = 2287 ; free virtual = 8584
INFO: [Vivado 12-24828] Executing command : report_drc -file timing_example_drc_routed.rpt -pb timing_example_drc_routed.pb -rpx timing_example_drc_routed.rpx
Command: report_drc -file timing_example_drc_routed.rpt -pb timing_example_drc_routed.pb -rpx timing_example_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/timingAnalysis/pass/project1/project1.runs/impl_1/timing_example_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file timing_example_methodology_drc_routed.rpt -pb timing_example_methodology_drc_routed.pb -rpx timing_example_methodology_drc_routed.rpx
Command: report_methodology -file timing_example_methodology_drc_routed.rpt -pb timing_example_methodology_drc_routed.pb -rpx timing_example_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/timingAnalysis/pass/project1/project1.runs/impl_1/timing_example_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file timing_example_timing_summary_routed.rpt -pb timing_example_timing_summary_routed.pb -rpx timing_example_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file timing_example_route_status.rpt -pb timing_example_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file timing_example_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file timing_example_bus_skew_routed.rpt -pb timing_example_bus_skew_routed.pb -rpx timing_example_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file timing_example_power_routed.rpt -pb timing_example_power_summary_routed.pb -rpx timing_example_power_routed.rpx
Command: report_power -file timing_example_power_routed.rpt -pb timing_example_power_summary_routed.pb -rpx timing_example_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
158 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file timing_example_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2869.422 ; gain = 128.273 ; free physical = 2220 ; free virtual = 8518
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.422 ; gain = 0.000 ; free physical = 2220 ; free virtual = 8518
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.422 ; gain = 0.000 ; free physical = 2220 ; free virtual = 8518
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.422 ; gain = 0.000 ; free physical = 2220 ; free virtual = 8518
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2869.422 ; gain = 0.000 ; free physical = 2220 ; free virtual = 8519
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.422 ; gain = 0.000 ; free physical = 2220 ; free virtual = 8519
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.422 ; gain = 0.000 ; free physical = 2220 ; free virtual = 8519
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2869.422 ; gain = 0.000 ; free physical = 2220 ; free virtual = 8519
INFO: [Common 17-1381] The checkpoint '/home/arthur/Documents/FPGA_master_class/project_and_non_project_mode/timingAnalysis/pass/project1/project1.runs/impl_1/timing_example_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 05:51:46 2025...
