Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul  6 17:40:20 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_methodology -file mDOM_pin_verification_top_methodology_drc_routed.rpt -pb mDOM_pin_verification_top_methodology_drc_routed.pb -rpx mDOM_pin_verification_top_methodology_drc_routed.rpx
| Design       : mDOM_pin_verification_top
| Device       : xc7s100fgga676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                         | 1          |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint | 2          |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell io_reset_counter[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) delayctrl/RST, delayctrl_REPLICATED_0/RST, delayctrl_REPLICATED_0_2/RST, delayctrl_REPLICATED_0_3/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_out2_lclk_adcclk_wiz is referenced by name inside timing constraint (see constraint position 8 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_out2_lclk_adcclk_wiz is referenced by name inside timing constraint (see constraint position 9 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1]
Related violations: <none>


