clk_wiz_python_fix_sim_netlist.v,verilog,xil_defaultlib,../../../../Virtex-HDL.gen/sources_1/ip/clk_wiz_python_fix/clk_wiz_python_fix_sim_netlist.v,incdir="../../../../Virtex-HDL.gen/sources_1/ip/clk_wiz_python_fix"
glbl.v,Verilog,xil_defaultlib,glbl.v
