Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Thu Nov 10 18:03:17 2022
| Host              : qce-alveo01.ewi.tudelft.nl running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
| Design            : top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.084        0.000                      0                52667        0.010        0.000                      0                52667        3.500        0.000                       0                 19885  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.084        0.000                      0                52571        0.010        0.000                      0                52571        3.500        0.000                       0                 19885  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.524        0.000                      0                   96        0.255        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.585ns  (logic 1.957ns (25.802%)  route 5.628ns (74.198%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT3=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 12.860 - 10.000 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.044ns (routing 1.584ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.450ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.044     3.311    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X22Y29         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.425 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/Q
                         net (fo=64, routed)          2.067     5.492    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg_n_3_[3]
    SLICE_X50Y3          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.677 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_108/O
                         net (fo=5, routed)           0.189     5.867    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln232_748_fu_22002_p1[1]
    SLICE_X49Y4          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     6.092 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_51/O
                         net (fo=3, routed)           0.106     6.198    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_294_fu_22942_p1[2]
    SLICE_X49Y4          LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     6.333 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_64/O
                         net (fo=3, routed)           0.529     6.862    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_295_fu_22952_p1[2]
    SLICE_X48Y3          LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.224     7.086 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_61/O
                         net (fo=3, routed)           0.587     7.674    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_299_fu_22998_p1[3]
    SLICE_X42Y3          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.152     7.826 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_49/O
                         net (fo=1, routed)           0.378     8.204    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_307_fu_23096_p1[3]
    SLICE_X45Y4          LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.134     8.338 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_25/O
                         net (fo=6, routed)           0.459     8.796    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_25_n_3
    SLICE_X39Y4          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     8.931 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_22/O
                         net (fo=2, routed)           0.203     9.134    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_22_n_3
    SLICE_X40Y5          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083     9.217 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_4/O
                         net (fo=1, routed)           0.217     9.434    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_4_n_3
    SLICE_X39Y5          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.159     9.593 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798_reg[7]_i_1/O[7]
                         net (fo=4, routed)           0.247     9.840    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_41_fu_23100_p2[7]
    SLICE_X38Y7          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     9.896 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/B_V_data_1_payload_A[21]_i_10/O
                         net (fo=1, routed)           0.032     9.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_B_reg[21][0]
    SLICE_X38Y7          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[5])
                                                      0.219    10.147 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A_reg[21]_i_2/CO[5]
                         net (fo=2, routed)           0.207    10.354    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[21]_0[0]
    SLICE_X38Y8          LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136    10.490 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[21]_i_1/O
                         net (fo=2, routed)           0.406    10.896    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA[21]
    SLICE_X36Y9          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.644    12.860    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X36Y9          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[21]/C
                         clock pessimism              0.233    13.094    
                         clock uncertainty           -0.160    12.933    
    SLICE_X36Y9          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    12.979    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[21]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 1.956ns (25.846%)  route 5.612ns (74.154%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT3=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 12.860 - 10.000 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.044ns (routing 1.584ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.450ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.044     3.311    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X22Y29         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.425 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/Q
                         net (fo=64, routed)          2.067     5.492    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg_n_3_[3]
    SLICE_X50Y3          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.677 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_108/O
                         net (fo=5, routed)           0.189     5.867    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln232_748_fu_22002_p1[1]
    SLICE_X49Y4          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     6.092 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_51/O
                         net (fo=3, routed)           0.106     6.198    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_294_fu_22942_p1[2]
    SLICE_X49Y4          LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     6.333 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_64/O
                         net (fo=3, routed)           0.529     6.862    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_295_fu_22952_p1[2]
    SLICE_X48Y3          LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.224     7.086 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_61/O
                         net (fo=3, routed)           0.587     7.674    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_299_fu_22998_p1[3]
    SLICE_X42Y3          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.152     7.826 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_49/O
                         net (fo=1, routed)           0.378     8.204    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_307_fu_23096_p1[3]
    SLICE_X45Y4          LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.134     8.338 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_25/O
                         net (fo=6, routed)           0.459     8.796    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_25_n_3
    SLICE_X39Y4          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     8.931 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_22/O
                         net (fo=2, routed)           0.203     9.134    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_22_n_3
    SLICE_X40Y5          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083     9.217 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_4/O
                         net (fo=1, routed)           0.217     9.434    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_4_n_3
    SLICE_X39Y5          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.159     9.593 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798_reg[7]_i_1/O[7]
                         net (fo=4, routed)           0.247     9.840    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_41_fu_23100_p2[7]
    SLICE_X38Y7          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     9.896 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/B_V_data_1_payload_A[21]_i_10/O
                         net (fo=1, routed)           0.032     9.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_B_reg[21][0]
    SLICE_X38Y7          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[5])
                                                      0.219    10.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A_reg[21]_i_2/CO[5]
                         net (fo=2, routed)           0.207    10.354    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[21]_0[0]
    SLICE_X38Y8          LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135    10.489 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[20]_i_1/O
                         net (fo=2, routed)           0.390    10.879    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[20]_i_1_n_3
    SLICE_X36Y9          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.644    12.860    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X36Y9          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[20]/C
                         clock pessimism              0.233    13.094    
                         clock uncertainty           -0.160    12.933    
    SLICE_X36Y9          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    12.979    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[20]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 1.957ns (25.959%)  route 5.582ns (74.041%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT3=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 12.860 - 10.000 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.044ns (routing 1.584ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.450ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.044     3.311    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X22Y29         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.425 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/Q
                         net (fo=64, routed)          2.067     5.492    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg_n_3_[3]
    SLICE_X50Y3          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.677 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_108/O
                         net (fo=5, routed)           0.189     5.867    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln232_748_fu_22002_p1[1]
    SLICE_X49Y4          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     6.092 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_51/O
                         net (fo=3, routed)           0.106     6.198    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_294_fu_22942_p1[2]
    SLICE_X49Y4          LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     6.333 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_64/O
                         net (fo=3, routed)           0.529     6.862    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_295_fu_22952_p1[2]
    SLICE_X48Y3          LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.224     7.086 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_61/O
                         net (fo=3, routed)           0.587     7.674    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_299_fu_22998_p1[3]
    SLICE_X42Y3          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.152     7.826 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_49/O
                         net (fo=1, routed)           0.378     8.204    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_307_fu_23096_p1[3]
    SLICE_X45Y4          LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.134     8.338 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_25/O
                         net (fo=6, routed)           0.459     8.796    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_25_n_3
    SLICE_X39Y4          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     8.931 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_22/O
                         net (fo=2, routed)           0.203     9.134    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_22_n_3
    SLICE_X40Y5          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083     9.217 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_4/O
                         net (fo=1, routed)           0.217     9.434    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_4_n_3
    SLICE_X39Y5          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.159     9.593 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798_reg[7]_i_1/O[7]
                         net (fo=4, routed)           0.247     9.840    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_41_fu_23100_p2[7]
    SLICE_X38Y7          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     9.896 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/B_V_data_1_payload_A[21]_i_10/O
                         net (fo=1, routed)           0.032     9.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_B_reg[21][0]
    SLICE_X38Y7          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[5])
                                                      0.219    10.147 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A_reg[21]_i_2/CO[5]
                         net (fo=2, routed)           0.207    10.354    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[21]_0[0]
    SLICE_X38Y8          LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136    10.490 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[21]_i_1/O
                         net (fo=2, routed)           0.360    10.850    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA[21]
    SLICE_X36Y9          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.644    12.860    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X36Y9          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[21]/C
                         clock pessimism              0.233    13.094    
                         clock uncertainty           -0.160    12.933    
    SLICE_X36Y9          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    12.977    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[21]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.956ns (25.990%)  route 5.570ns (74.010%))
  Logic Levels:           12  (CARRY8=2 LUT2=2 LUT3=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 12.860 - 10.000 ) 
    Source Clock Delay      (SCD):    3.311ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.044ns (routing 1.584ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.450ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.044     3.311    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X22Y29         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.425 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[3]/Q
                         net (fo=64, routed)          2.067     5.492    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg_n_3_[3]
    SLICE_X50Y3          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     5.677 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_108/O
                         net (fo=5, routed)           0.189     5.867    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln232_748_fu_22002_p1[1]
    SLICE_X49Y4          LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     6.092 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_51/O
                         net (fo=3, routed)           0.106     6.198    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_294_fu_22942_p1[2]
    SLICE_X49Y4          LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.135     6.333 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_64/O
                         net (fo=3, routed)           0.529     6.862    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_295_fu_22952_p1[2]
    SLICE_X48Y3          LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.224     7.086 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_61/O
                         net (fo=3, routed)           0.587     7.674    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_299_fu_22998_p1[3]
    SLICE_X42Y3          LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.152     7.826 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_49/O
                         net (fo=1, routed)           0.378     8.204    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_307_fu_23096_p1[3]
    SLICE_X45Y4          LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.134     8.338 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_25/O
                         net (fo=6, routed)           0.459     8.796    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[10]_i_25_n_3
    SLICE_X39Y4          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.135     8.931 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_22/O
                         net (fo=2, routed)           0.203     9.134    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_22_n_3
    SLICE_X40Y5          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083     9.217 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_4/O
                         net (fo=1, routed)           0.217     9.434    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798[7]_i_4_n_3
    SLICE_X39Y5          CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.159     9.593 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_26_fu_2798_reg[7]_i_1/O[7]
                         net (fo=4, routed)           0.247     9.840    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_41_fu_23100_p2[7]
    SLICE_X38Y7          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.056     9.896 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/B_V_data_1_payload_A[21]_i_10/O
                         net (fo=1, routed)           0.032     9.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_B_reg[21][0]
    SLICE_X38Y7          CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[5])
                                                      0.219    10.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A_reg[21]_i_2/CO[5]
                         net (fo=2, routed)           0.207    10.354    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[21]_0[0]
    SLICE_X38Y8          LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135    10.489 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[20]_i_1/O
                         net (fo=2, routed)           0.348    10.837    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[20]_i_1_n_3
    SLICE_X36Y9          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.644    12.860    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X36Y9          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[20]/C
                         clock pessimism              0.233    13.094    
                         clock uncertainty           -0.160    12.933    
    SLICE_X36Y9          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    12.977    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[20]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 2.153ns (29.730%)  route 5.089ns (70.270%))
  Logic Levels:           13  (CARRY8=3 LUT3=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.111ns (routing 1.584ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.450ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.111     3.378    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X19Y2          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.491 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/Q
                         net (fo=48, routed)          1.699     5.190    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg_n_3_[10]
    SLICE_X27Y37         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     5.343 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_140/O
                         net (fo=2, routed)           0.230     5.573    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_104_fu_14720_p1[1]
    SLICE_X28Y36         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.186     5.759 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_87/O
                         net (fo=2, routed)           0.221     5.980    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_106_fu_14746_p1[1]
    SLICE_X26Y36         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.190     6.170 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_72/O
                         net (fo=4, routed)           0.337     6.507    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_110_fu_14798_p1[1]
    SLICE_X28Y38         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.154     6.661 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_57/O
                         net (fo=6, routed)           0.384     7.045    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_57_n_3
    SLICE_X25Y39         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     7.265 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_37/O
                         net (fo=5, routed)           0.383     7.648    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_37_n_3
    SLICE_X27Y38         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226     7.874 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_23/O
                         net (fo=3, routed)           0.249     8.123    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_111_fu_14808_p1[4]
    SLICE_X26Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     8.276 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_18/O
                         net (fo=2, routed)           0.071     8.347    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_18_n_3
    SLICE_X26Y39         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     8.571 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_2/O
                         net (fo=1, routed)           0.337     8.908    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_2_n_3
    SLICE_X27Y39         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.077     8.985 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.015    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[7]_i_1_n_3
    SLICE_X27Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.086     9.101 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[10]_i_1/O[0]
                         net (fo=7, routed)           0.373     9.473    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_34_fu_14812_p2[8]
    SLICE_X23Y40         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.138     9.611 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A[7]_i_36/O
                         net (fo=1, routed)           0.011     9.622    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A[7]_i_36_n_3
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[5])
                                                      0.140     9.762 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A_reg[7]_i_4/CO[5]
                         net (fo=2, routed)           0.323    10.085    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[7]_2[0]
    SLICE_X25Y41         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.093    10.178 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[7]_i_1/O
                         net (fo=2, routed)           0.441    10.619    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA[7]
    SLICE_X25Y42         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.623    12.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X25Y42         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[7]/C
                         clock pessimism              0.233    13.072    
                         clock uncertainty           -0.160    12.912    
    SLICE_X25Y42         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.956    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[7]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 2.140ns (29.563%)  route 5.099ns (70.437%))
  Logic Levels:           13  (CARRY8=3 LUT3=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.111ns (routing 1.584ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.450ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.111     3.378    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X19Y2          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.491 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/Q
                         net (fo=48, routed)          1.699     5.190    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg_n_3_[10]
    SLICE_X27Y37         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     5.343 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_140/O
                         net (fo=2, routed)           0.230     5.573    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_104_fu_14720_p1[1]
    SLICE_X28Y36         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.186     5.759 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_87/O
                         net (fo=2, routed)           0.221     5.980    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_106_fu_14746_p1[1]
    SLICE_X26Y36         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.190     6.170 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_72/O
                         net (fo=4, routed)           0.337     6.507    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_110_fu_14798_p1[1]
    SLICE_X28Y38         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.154     6.661 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_57/O
                         net (fo=6, routed)           0.384     7.045    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_57_n_3
    SLICE_X25Y39         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     7.265 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_37/O
                         net (fo=5, routed)           0.383     7.648    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_37_n_3
    SLICE_X27Y38         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226     7.874 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_23/O
                         net (fo=3, routed)           0.249     8.123    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_111_fu_14808_p1[4]
    SLICE_X26Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     8.276 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_18/O
                         net (fo=2, routed)           0.071     8.347    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_18_n_3
    SLICE_X26Y39         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     8.571 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_2/O
                         net (fo=1, routed)           0.337     8.908    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_2_n_3
    SLICE_X27Y39         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.077     8.985 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.015    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[7]_i_1_n_3
    SLICE_X27Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.086     9.101 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[10]_i_1/O[0]
                         net (fo=7, routed)           0.373     9.473    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_34_fu_14812_p2[8]
    SLICE_X23Y40         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.138     9.611 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A[7]_i_36/O
                         net (fo=1, routed)           0.011     9.622    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A[7]_i_36_n_3
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[5])
                                                      0.140     9.762 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A_reg[7]_i_4/CO[5]
                         net (fo=2, routed)           0.323    10.085    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[7]_2[0]
    SLICE_X25Y41         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080    10.165 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[6]_i_1/O
                         net (fo=2, routed)           0.451    10.616    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[6]_i_1_n_3
    SLICE_X25Y42         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.623    12.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X25Y42         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[6]/C
                         clock pessimism              0.233    13.072    
                         clock uncertainty           -0.160    12.912    
    SLICE_X25Y42         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045    12.957    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[6]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 2.153ns (29.813%)  route 5.069ns (70.187%))
  Logic Levels:           13  (CARRY8=3 LUT3=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.111ns (routing 1.584ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.450ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.111     3.378    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X19Y2          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.491 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/Q
                         net (fo=48, routed)          1.699     5.190    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg_n_3_[10]
    SLICE_X27Y37         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     5.343 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_140/O
                         net (fo=2, routed)           0.230     5.573    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_104_fu_14720_p1[1]
    SLICE_X28Y36         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.186     5.759 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_87/O
                         net (fo=2, routed)           0.221     5.980    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_106_fu_14746_p1[1]
    SLICE_X26Y36         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.190     6.170 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_72/O
                         net (fo=4, routed)           0.337     6.507    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_110_fu_14798_p1[1]
    SLICE_X28Y38         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.154     6.661 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_57/O
                         net (fo=6, routed)           0.384     7.045    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_57_n_3
    SLICE_X25Y39         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     7.265 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_37/O
                         net (fo=5, routed)           0.383     7.648    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_37_n_3
    SLICE_X27Y38         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226     7.874 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_23/O
                         net (fo=3, routed)           0.249     8.123    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_111_fu_14808_p1[4]
    SLICE_X26Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     8.276 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_18/O
                         net (fo=2, routed)           0.071     8.347    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_18_n_3
    SLICE_X26Y39         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     8.571 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_2/O
                         net (fo=1, routed)           0.337     8.908    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_2_n_3
    SLICE_X27Y39         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.077     8.985 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.015    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[7]_i_1_n_3
    SLICE_X27Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.086     9.101 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[10]_i_1/O[0]
                         net (fo=7, routed)           0.373     9.473    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_34_fu_14812_p2[8]
    SLICE_X23Y40         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.138     9.611 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A[7]_i_36/O
                         net (fo=1, routed)           0.011     9.622    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A[7]_i_36_n_3
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[5])
                                                      0.140     9.762 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A_reg[7]_i_4/CO[5]
                         net (fo=2, routed)           0.323    10.085    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[7]_2[0]
    SLICE_X25Y41         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.093    10.178 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[7]_i_1/O
                         net (fo=2, routed)           0.421    10.599    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA[7]
    SLICE_X25Y42         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.623    12.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X25Y42         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[7]/C
                         clock pessimism              0.233    13.072    
                         clock uncertainty           -0.160    12.912    
    SLICE_X25Y42         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045    12.957    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[7]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 2.140ns (29.661%)  route 5.075ns (70.339%))
  Logic Levels:           13  (CARRY8=3 LUT3=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.111ns (routing 1.584ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.450ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.111     3.378    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X19Y2          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.491 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[10]/Q
                         net (fo=48, routed)          1.699     5.190    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg_n_3_[10]
    SLICE_X27Y37         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     5.343 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_140/O
                         net (fo=2, routed)           0.230     5.573    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_104_fu_14720_p1[1]
    SLICE_X28Y36         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.186     5.759 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_87/O
                         net (fo=2, routed)           0.221     5.980    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_106_fu_14746_p1[1]
    SLICE_X26Y36         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.190     6.170 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_72/O
                         net (fo=4, routed)           0.337     6.507    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_110_fu_14798_p1[1]
    SLICE_X28Y38         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.154     6.661 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_57/O
                         net (fo=6, routed)           0.384     7.045    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_57_n_3
    SLICE_X25Y39         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     7.265 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_37/O
                         net (fo=5, routed)           0.383     7.648    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_37_n_3
    SLICE_X27Y38         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.226     7.874 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[10]_i_23/O
                         net (fo=3, routed)           0.249     8.123    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_111_fu_14808_p1[4]
    SLICE_X26Y39         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     8.276 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_18/O
                         net (fo=2, routed)           0.071     8.347    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_18_n_3
    SLICE_X26Y39         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     8.571 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_2/O
                         net (fo=1, routed)           0.337     8.908    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770[7]_i_2_n_3
    SLICE_X27Y39         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.077     8.985 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.015    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[7]_i_1_n_3
    SLICE_X27Y40         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.086     9.101 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_19_fu_2770_reg[10]_i_1/O[0]
                         net (fo=7, routed)           0.373     9.473    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_34_fu_14812_p2[8]
    SLICE_X23Y40         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.138     9.611 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A[7]_i_36/O
                         net (fo=1, routed)           0.011     9.622    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A[7]_i_36_n_3
    SLICE_X23Y40         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[5])
                                                      0.140     9.762 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A_reg[7]_i_4/CO[5]
                         net (fo=2, routed)           0.323    10.085    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[7]_2[0]
    SLICE_X25Y41         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.080    10.165 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[6]_i_1/O
                         net (fo=2, routed)           0.427    10.592    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[6]_i_1_n_3
    SLICE_X25Y42         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.623    12.839    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X25Y42         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[6]/C
                         clock pessimism              0.233    13.072    
                         clock uncertainty           -0.160    12.912    
    SLICE_X25Y42         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.955    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[6]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.075ns  (logic 2.069ns (29.242%)  route 5.006ns (70.758%))
  Logic Levels:           13  (CARRY8=3 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 12.855 - 10.000 ) 
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.096ns (routing 1.584ns, distribution 1.512ns)
  Clock Net Delay (Destination): 2.639ns (routing 1.450ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.096     3.363    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X22Y5          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.477 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[25]/Q
                         net (fo=48, routed)          2.131     5.608    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg_n_3_[25]
    SLICE_X33Y57         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     5.759 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_159/O
                         net (fo=2, routed)           0.183     5.941    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_429_fu_28794_p1[1]
    SLICE_X33Y56         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     6.168 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_86/O
                         net (fo=3, routed)           0.205     6.374    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_86_n_3
    SLICE_X35Y57         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     6.600 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_93/O
                         net (fo=3, routed)           0.327     6.927    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_431_fu_28820_p1[3]
    SLICE_X34Y53         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.134     7.061 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_42/O
                         net (fo=3, routed)           0.070     7.130    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_42_n_3
    SLICE_X34Y53         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.154     7.284 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_20/O
                         net (fo=3, routed)           0.357     7.641    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_20_n_3
    SLICE_X35Y46         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     7.869 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_21/O
                         net (fo=3, routed)           0.344     8.214    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_21_n_3
    SLICE_X34Y42         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.193     8.407 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[7]_i_20/O
                         net (fo=3, routed)           0.219     8.625    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[7]_i_20_n_3
    SLICE_X34Y42         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     8.708 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[7]_i_3/O
                         net (fo=1, routed)           0.237     8.945    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[7]_i_3_n_3
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.092     9.037 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.067    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818_reg[7]_i_1_n_3
    SLICE_X34Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.101     9.168 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818_reg[10]_i_1/O[2]
                         net (fo=7, routed)           0.148     9.317    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_46_fu_29020_p2[10]
    SLICE_X34Y45         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     9.397 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/B_V_data_1_payload_A[31]_i_9/O
                         net (fo=1, routed)           0.029     9.426    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_B_reg[31][2]
    SLICE_X34Y45         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[5])
                                                      0.151     9.577 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A_reg[31]_i_3/CO[5]
                         net (fo=2, routed)           0.268     9.845    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[31]_0[0]
    SLICE_X33Y46         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     9.980 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[31]_i_2/O
                         net (fo=2, routed)           0.459    10.438    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA[31]
    SLICE_X36Y49         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.639    12.855    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X36Y49         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[31]/C
                         clock pessimism              0.233    13.088    
                         clock uncertainty           -0.160    12.928    
    SLICE_X36Y49         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    12.974    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[31]
  -------------------------------------------------------------------
                         required time                         12.974    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 2.069ns (29.421%)  route 4.963ns (70.579%))
  Logic Levels:           13  (CARRY8=3 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 12.855 - 10.000 ) 
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.096ns (routing 1.584ns, distribution 1.512ns)
  Clock Net Delay (Destination): 2.639ns (routing 1.450ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.096     3.363    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X22Y5          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.477 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg[25]/Q
                         net (fo=48, routed)          2.131     5.608    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_2905_reg_n_3_[25]
    SLICE_X33Y57         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     5.759 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_159/O
                         net (fo=2, routed)           0.183     5.941    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_429_fu_28794_p1[1]
    SLICE_X33Y56         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     6.168 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_86/O
                         net (fo=3, routed)           0.205     6.374    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_86_n_3
    SLICE_X35Y57         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     6.600 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_93/O
                         net (fo=3, routed)           0.327     6.927    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sext_ln886_431_fu_28820_p1[3]
    SLICE_X34Y53         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.134     7.061 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_42/O
                         net (fo=3, routed)           0.070     7.130    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_42_n_3
    SLICE_X34Y53         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.154     7.284 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_20/O
                         net (fo=3, routed)           0.357     7.641    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_20_n_3
    SLICE_X35Y46         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     7.869 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_21/O
                         net (fo=3, routed)           0.344     8.214    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[10]_i_21_n_3
    SLICE_X34Y42         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.193     8.407 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[7]_i_20/O
                         net (fo=3, routed)           0.219     8.625    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[7]_i_20_n_3
    SLICE_X34Y42         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     8.708 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[7]_i_3/O
                         net (fo=1, routed)           0.237     8.945    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818[7]_i_3_n_3
    SLICE_X34Y43         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.092     9.037 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.067    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818_reg[7]_i_1_n_3
    SLICE_X34Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.101     9.168 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_31_fu_2818_reg[10]_i_1/O[2]
                         net (fo=7, routed)           0.148     9.317    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/accu_V_46_fu_29020_p2[10]
    SLICE_X34Y45         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.080     9.397 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/B_V_data_1_payload_A[31]_i_9/O
                         net (fo=1, routed)           0.029     9.426    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_B_reg[31][2]
    SLICE_X34Y45         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[5])
                                                      0.151     9.577 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/B_V_data_1_payload_A_reg[31]_i_3/CO[5]
                         net (fo=2, routed)           0.268     9.845    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[31]_0[0]
    SLICE_X33Y46         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     9.980 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[31]_i_2/O
                         net (fo=2, routed)           0.416    10.395    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA[31]
    SLICE_X36Y49         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.639    12.855    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/ap_clk
    SLICE_X36Y49         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[31]/C
                         clock pessimism              0.233    13.088    
                         clock uncertainty           -0.160    12.928    
    SLICE_X36Y49         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    12.972    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[31]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  2.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.115ns (53.587%)  route 0.100ns (46.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.823ns (routing 1.450ns, distribution 1.373ns)
  Clock Net Delay (Destination): 3.109ns (routing 1.584ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.823     3.039    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X4Y35          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.154 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1069]/Q
                         net (fo=2, routed)           0.100     3.254    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[13]
    SLICE_X3Y35          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.109     3.376    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X3Y35          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1069]/C
                         clock pessimism             -0.234     3.142    
    SLICE_X3Y35          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.244    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1069]
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.111ns (46.974%)  route 0.125ns (53.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.787ns (routing 1.450ns, distribution 1.337ns)
  Clock Net Delay (Destination): 3.101ns (routing 1.584ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.787     3.003    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X20Y74         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.114 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1072]/Q
                         net (fo=2, routed)           0.125     3.240    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[16]
    SLICE_X19Y75         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.101     3.368    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X19Y75         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1072]/C
                         clock pessimism             -0.240     3.127    
    SLICE_X19Y75         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     3.229    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1072]
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1107]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1107]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.115ns (46.748%)  route 0.131ns (53.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.829ns (routing 1.450ns, distribution 1.379ns)
  Clock Net Delay (Destination): 3.147ns (routing 1.584ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.829     3.045    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X4Y41          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.160 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1107]/Q
                         net (fo=2, routed)           0.131     3.291    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[62]
    SLICE_X3Y42          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.147     3.414    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X3Y42          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1107]/C
                         clock pessimism             -0.234     3.180    
    SLICE_X3Y42          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.281    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1107]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.528%)  route 0.134ns (54.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.827ns (routing 1.450ns, distribution 1.377ns)
  Clock Net Delay (Destination): 3.149ns (routing 1.584ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.827     3.043    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y117         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.155 r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.134     3.289    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[15]
    SLICE_X6Y117         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X6Y117         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism             -0.240     3.176    
    SLICE_X6Y117         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.278    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1096]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.464%)  route 0.134ns (54.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.827ns (routing 1.450ns, distribution 1.377ns)
  Clock Net Delay (Destination): 3.144ns (routing 1.584ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.827     3.043    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X7Y41          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.155 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[35]/Q
                         net (fo=2, routed)           0.134     3.289    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[40]
    SLICE_X5Y41          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1096]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.144     3.411    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X5Y41          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1096]/C
                         clock pessimism             -0.234     3.177    
    SLICE_X5Y41          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     3.278    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1096]
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1123]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.114ns (46.080%)  route 0.133ns (53.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.829ns (routing 1.450ns, distribution 1.379ns)
  Clock Net Delay (Destination): 3.147ns (routing 1.584ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.829     3.045    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X4Y41          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     3.159 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1123]/Q
                         net (fo=2, routed)           0.133     3.292    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[78]
    SLICE_X3Y42          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.147     3.414    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X3Y42          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1123]/C
                         clock pessimism             -0.234     3.180    
    SLICE_X3Y42          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     3.281    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1123]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.114ns (46.531%)  route 0.131ns (53.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.827ns (routing 1.450ns, distribution 1.377ns)
  Clock Net Delay (Destination): 3.149ns (routing 1.584ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.827     3.043    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y117         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     3.157 r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.131     3.288    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[16]
    SLICE_X5Y117         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.149     3.416    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X5Y117         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism             -0.240     3.176    
    SLICE_X5Y117         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     3.276    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1121]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.114ns (45.968%)  route 0.134ns (54.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.830ns (routing 1.450ns, distribution 1.380ns)
  Clock Net Delay (Destination): 3.148ns (routing 1.584ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.830     3.046    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X4Y42          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     3.160 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1121]/Q
                         net (fo=2, routed)           0.134     3.294    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[76]
    SLICE_X3Y43          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.148     3.415    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X3Y43          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1121]/C
                         clock pessimism             -0.234     3.181    
    SLICE_X3Y43          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.282    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1121]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1057]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.111ns (53.467%)  route 0.097ns (46.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.834ns (routing 1.450ns, distribution 1.384ns)
  Clock Net Delay (Destination): 3.115ns (routing 1.584ns, distribution 1.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.834     3.050    top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y80          FDRE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.161 r  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[53]/Q
                         net (fo=2, routed)           0.097     3.258    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[33]
    SLICE_X0Y80          FDRE                                         r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1057]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.115     3.382    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X0Y80          FDRE                                         r  top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1057]/C
                         clock pessimism             -0.240     3.142    
    SLICE_X0Y80          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.245    top_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1057]
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1108]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.112ns (45.446%)  route 0.134ns (54.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.826ns (routing 1.450ns, distribution 1.376ns)
  Clock Net Delay (Destination): 3.143ns (routing 1.584ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.826     3.042    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X7Y40          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.154 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[47]/Q
                         net (fo=2, routed)           0.134     3.289    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[52]
    SLICE_X5Y40          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.143     3.410    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X5Y40          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1108]/C
                         clock pessimism             -0.234     3.176    
    SLICE_X5Y40          FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     3.276    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1108]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ps/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y1   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y1   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y3   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y3   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y0   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y0   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X1Y0   top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_11/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X28Y78  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X28Y78  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X28Y78  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_6/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X28Y78  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X28Y78  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X28Y78  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X28Y78  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X28Y78  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_6/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.253ns (23.132%)  route 0.841ns (76.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.141ns (routing 1.584ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.141     3.408    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y106         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.524 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.269     3.793    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y106         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     3.930 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.571     4.501    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y107         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.822    13.038    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y107         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.240    13.278    
                         clock uncertainty           -0.160    13.118    
    SLICE_X7Y107         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.093    13.025    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.524ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.253ns (23.132%)  route 0.841ns (76.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.141ns (routing 1.584ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.141     3.408    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y106         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.524 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.269     3.793    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y106         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     3.930 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.571     4.501    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y107         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.822    13.038    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y107         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.240    13.278    
                         clock uncertainty           -0.160    13.118    
    SLICE_X7Y107         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    13.025    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  8.524    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.253ns (23.196%)  route 0.838ns (76.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.141ns (routing 1.584ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.141     3.408    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y106         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.524 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.269     3.793    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y106         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     3.930 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.568     4.498    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y107         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.822    13.038    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y107         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.240    13.278    
                         clock uncertainty           -0.160    13.118    
    SLICE_X7Y107         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    13.025    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  8.527    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.253ns (23.196%)  route 0.838ns (76.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.141ns (routing 1.584ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.141     3.408    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y106         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.524 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.269     3.793    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y106         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     3.930 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.568     4.498    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y107         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.822    13.038    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y107         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.240    13.278    
                         clock uncertainty           -0.160    13.118    
    SLICE_X7Y107         FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.093    13.025    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  8.527    

Slack (MET) :             8.565ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.302ns (30.450%)  route 0.690ns (69.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 13.054 - 10.000 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.450ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y121         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.542 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.132     3.674    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.189     3.863 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.558     4.421    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y119         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.838    13.054    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y119         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.185    13.239    
                         clock uncertainty           -0.160    13.079    
    SLICE_X5Y119         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.986    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  8.565    

Slack (MET) :             8.565ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.302ns (30.450%)  route 0.690ns (69.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 13.054 - 10.000 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.450ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y121         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.542 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.132     3.674    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.189     3.863 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.558     4.421    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y119         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.838    13.054    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y119         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.185    13.239    
                         clock uncertainty           -0.160    13.079    
    SLICE_X5Y119         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.986    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  8.565    

Slack (MET) :             8.565ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.302ns (30.450%)  route 0.690ns (69.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 13.054 - 10.000 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.450ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y121         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.542 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.132     3.674    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.189     3.863 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.558     4.421    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y119         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.838    13.054    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y119         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.185    13.239    
                         clock uncertainty           -0.160    13.079    
    SLICE_X5Y119         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    12.986    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  8.565    

Slack (MET) :             8.568ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.302ns (30.542%)  route 0.687ns (69.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 13.054 - 10.000 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.450ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y121         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.542 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.132     3.674    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.189     3.863 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.555     4.418    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y119         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.838    13.054    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y119         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.185    13.239    
                         clock uncertainty           -0.160    13.079    
    SLICE_X5Y119         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    12.986    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  8.568    

Slack (MET) :             8.568ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.302ns (30.542%)  route 0.687ns (69.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 13.054 - 10.000 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.450ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y121         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.542 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.132     3.674    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.189     3.863 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.555     4.418    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y119         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.838    13.054    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y119         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.185    13.239    
                         clock uncertainty           -0.160    13.079    
    SLICE_X5Y119         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    12.986    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  8.568    

Slack (MET) :             8.568ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.302ns (30.542%)  route 0.687ns (69.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 13.054 - 10.000 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.450ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y121         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.542 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.132     3.674    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.189     3.863 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.555     4.418    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y119         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.838    13.054    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y119         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.185    13.239    
                         clock uncertainty           -0.160    13.079    
    SLICE_X5Y119         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    12.986    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  8.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.121ns (44.194%)  route 0.153ns (55.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.971ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y121         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.076     2.059    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.037     2.096 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.173    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y120         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.931     2.118    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.182     1.936    
    SLICE_X8Y120         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     1.918    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.121ns (44.194%)  route 0.153ns (55.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.971ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y121         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.076     2.059    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.037     2.096 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.173    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.931     2.118    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.182     1.936    
    SLICE_X8Y120         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.918    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.121ns (44.194%)  route 0.153ns (55.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.971ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y121         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.076     2.059    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.037     2.096 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.173    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.931     2.118    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.182     1.936    
    SLICE_X8Y120         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.918    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.121ns (44.194%)  route 0.153ns (55.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.971ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y121         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.076     2.059    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.037     2.096 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.173    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y120         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.931     2.118    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y120         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.182     1.936    
    SLICE_X8Y120         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.018     1.918    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.121ns (44.356%)  route 0.152ns (55.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.971ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y121         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.076     2.059    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y120         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.037     2.096 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     2.172    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y120         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.930     2.117    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.182     1.935    
    SLICE_X8Y120         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.917    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.173ns (56.340%)  route 0.134ns (43.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.707ns (routing 0.886ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.971ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.707     1.858    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y99         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.941 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.061     2.001    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y99          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.090     2.091 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.073     2.165    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y99          FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.881     2.068    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y99          FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.149     1.919    
    SLICE_X9Y99          FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.018     1.901    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.173ns (55.084%)  route 0.141ns (44.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.707ns (routing 0.886ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.971ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.707     1.858    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y99         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.941 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.061     2.001    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y99          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.090     2.091 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.080     2.172    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y99          FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.883     2.070    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y99          FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.149     1.921    
    SLICE_X8Y99          FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.018     1.903    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.173ns (55.084%)  route 0.141ns (44.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.707ns (routing 0.886ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.971ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.707     1.858    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y99         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.941 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.061     2.001    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y99          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.090     2.091 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.080     2.172    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y99          FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.883     2.070    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y99          FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.149     1.921    
    SLICE_X8Y99          FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.018     1.903    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.174ns (57.286%)  route 0.130ns (42.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.722ns (routing 0.886ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.971ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.722     1.873    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y106         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.957 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.987    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y106         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.090     2.077 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.100     2.176    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y106         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.877     2.064    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y106         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.149     1.916    
    SLICE_X7Y106         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     1.898    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.174ns (57.286%)  route 0.130ns (42.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.722ns (routing 0.886ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.971ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.722     1.873    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y106         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.957 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.987    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y106         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.090     2.077 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.100     2.176    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y106         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.877     2.064    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y106         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.149     1.916    
    SLICE_X7Y106         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.018     1.898    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.279    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.093ns  (logic 0.138ns (6.593%)  route 1.955ns (93.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.872ns (routing 1.450ns, distribution 1.422ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.505     1.505    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X4Y123         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     1.643 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.450     2.093    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y123         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.872     3.088    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y123         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.067ns (8.282%)  route 0.742ns (91.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.915ns (routing 0.971ns, distribution 0.944ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.592     0.592    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X4Y123         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.067     0.659 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.150     0.809    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y123         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.915     2.102    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y123         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.318ns  (logic 0.307ns (5.773%)  route 5.011ns (94.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    3.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.094ns (routing 1.584ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.839ns (routing 1.450ns, distribution 1.389ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.094     3.361    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X9Y115         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.475 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=82, routed)          4.608     8.083    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X8Y19          LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     8.276 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.403     8.679    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X7Y15          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.839     3.055    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X7Y15          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.579ns  (logic 0.156ns (4.359%)  route 3.423ns (95.641%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X8Y121         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     3.541 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.671     5.212    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.256 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2108, routed)        1.752     7.008    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y99          FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.821     3.037    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y99          FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.579ns  (logic 0.156ns (4.359%)  route 3.423ns (95.641%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X8Y121         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     3.541 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.671     5.212    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.256 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2108, routed)        1.752     7.008    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y99          FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.821     3.037    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y99          FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.570ns  (logic 0.156ns (4.370%)  route 3.414ns (95.630%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.450ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X8Y121         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     3.541 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.671     5.212    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.256 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2108, routed)        1.743     6.999    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y106         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.827     3.043    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y106         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.570ns  (logic 0.156ns (4.370%)  route 3.414ns (95.630%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.450ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X8Y121         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     3.541 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.671     5.212    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.256 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2108, routed)        1.743     6.999    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y106         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.827     3.043    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y106         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.427ns  (logic 0.156ns (4.552%)  route 3.271ns (95.448%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.450ns, distribution 1.432ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X8Y121         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     3.541 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.671     5.212    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.256 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2108, routed)        1.600     6.856    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y120         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.882     3.098    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.427ns  (logic 0.156ns (4.552%)  route 3.271ns (95.448%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.162ns (routing 1.584ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.450ns, distribution 1.432ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.162     3.429    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X8Y121         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     3.541 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.671     5.212    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.256 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2108, routed)        1.600     6.856    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y120         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.882     3.098    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y120         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 0.116ns (4.442%)  route 2.495ns (95.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.127ns (routing 1.584ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.450ns, distribution 1.325ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.127     3.394    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.510 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.495     6.005    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y88         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.775     2.991    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y88         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 0.116ns (4.442%)  route 2.495ns (95.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.127ns (routing 1.584ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.450ns, distribution 1.325ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.127     3.394    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.510 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.495     6.005    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y88         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.775     2.991    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y88         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 0.116ns (4.442%)  route 2.495ns (95.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.127ns (routing 1.584ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.775ns (routing 1.450ns, distribution 1.325ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       3.127     3.394    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.510 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.495     6.005    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y88         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       2.775     2.991    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y88         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.083ns (42.059%)  route 0.114ns (57.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.886ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.971ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.734     1.885    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.968 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.114     2.082    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y16          FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.888     2.075    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y16          FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.083ns (42.059%)  route 0.114ns (57.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.886ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.971ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.734     1.885    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.968 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.114     2.082    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y16          FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.888     2.075    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y16          FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.083ns (42.059%)  route 0.114ns (57.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.886ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.971ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.734     1.885    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.968 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.114     2.082    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y16          FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.888     2.075    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y16          FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.083ns (39.404%)  route 0.128ns (60.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.886ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.971ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.734     1.885    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.968 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.128     2.095    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y19          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.895     2.082    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y19          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.083ns (39.404%)  route 0.128ns (60.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.886ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.971ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.734     1.885    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.968 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.128     2.095    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y19          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.895     2.082    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y19          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.083ns (39.404%)  route 0.128ns (60.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.886ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.971ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.734     1.885    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.968 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.128     2.095    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y19          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.895     2.082    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y19          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.083ns (27.262%)  route 0.221ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.886ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.971ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.734     1.885    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.968 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.221     2.189    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y20          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.884     2.071    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y20          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.083ns (27.262%)  route 0.221ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.886ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.971ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.734     1.885    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.968 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.221     2.189    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y20          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.884     2.071    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y20          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.083ns (27.262%)  route 0.221ns (72.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.886ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.971ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.734     1.885    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.968 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.221     2.189    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y20          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.884     2.071    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y20          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.083ns (22.984%)  route 0.278ns (77.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.886ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.971ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.734     1.885    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y16          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.968 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.278     2.246    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y34          FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19885, routed)       1.884     2.071    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y34          FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





