$date
	Sun Dec 22 09:51:10 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CLFullAdder_test $end
$scope module cLFullAdder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ g $end
$var wire 1 % g0_out $end
$var wire 1 & p $end
$var wire 1 ' sum $end
$scope module g0 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 % out $end
$var wire 1 ( w0 $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$upscope $end
$scope module g1 $end
$var wire 1 % a $end
$var wire 1 # b $end
$var wire 1 ' out $end
$var wire 1 + w0 $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$upscope $end
$scope module g2 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 $ out $end
$var wire 1 . w $end
$scope module not0 $end
$var wire 1 . in $end
$var wire 1 $ out $end
$upscope $end
$upscope $end
$scope module g3 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 & out $end
$var wire 1 / w0 $end
$var wire 1 0 w1 $end
$scope module not0 $end
$var wire 1 ! in $end
$var wire 1 / out $end
$upscope $end
$scope module not1 $end
$var wire 1 " in $end
$var wire 1 0 out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0'
1,
0%
0$
0&
1+
1-
1*
10
1(
1)
1.
1/
0#
0"
0!
#2
1'
0-
1#
#3
0,
1'
1%
1&
1-
0*
00
0#
1"
#4
0'
1,
0+
1-
1#
#5
1'
0,
1+
1*
10
0)
0/
0#
0"
1!
#6
0'
1,
0+
1-
1#
#7
0'
0%
1,
1)
1$
1+
0(
1*
0.
00
0#
1"
#8
1'
0-
1#
#9
