Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov 30 12:35:10 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adxl362_timing_summary_routed.rpt -pb adxl362_timing_summary_routed.pb -rpx adxl362_timing_summary_routed.rpx -warn_on_violation
| Design       : adxl362
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.083        0.000                      0                  297        0.164        0.000                      0                  297        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.083        0.000                      0                  297        0.164        0.000                      0                  297        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 2.955ns (44.529%)  route 3.681ns (55.471%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y146         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[0]/Q
                         net (fo=19, routed)          0.709     6.538    spi_master_0/Q[0]
    SLICE_X2Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.133 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.250 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.250    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.484    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  spi_master_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.601    spi_master_0/count_reg[20]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  spi_master_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.718    spi_master_0/count_reg[24]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  spi_master_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.835    spi_master_0/count_reg[28]_i_2_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.074 f  spi_master_0/count_reg[31]_i_4/O[2]
                         net (fo=3, routed)           0.867     8.942    spi_master_0/count_reg[31]_i_4_n_5
    SLICE_X4Y146         LUT4 (Prop_lut4_I3_O)        0.327     9.269 f  spi_master_0/state[2]_i_14/O
                         net (fo=1, routed)           0.436     9.705    spi_master_0/state[2]_i_14_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I1_O)        0.326    10.031 f  spi_master_0/state[2]_i_8/O
                         net (fo=3, routed)           0.445    10.476    spi_master_0/state[2]_i_8_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  spi_master_0/state[2]_i_3/O
                         net (fo=4, routed)           0.703    11.303    spi_master_0/state[2]_i_3_n_0
    SLICE_X3Y144         LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  spi_master_0/acceleration_x_int[11]_i_1/O
                         net (fo=4, routed)           0.519    11.946    spi_master_0_n_56
    SLICE_X3Y144         FDRE                                         r  acceleration_x_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.589    15.011    clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  acceleration_x_int_reg[10]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y144         FDRE (Setup_fdre_C_CE)      -0.205    15.030    acceleration_x_int_reg[10]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 2.955ns (44.529%)  route 3.681ns (55.471%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y146         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[0]/Q
                         net (fo=19, routed)          0.709     6.538    spi_master_0/Q[0]
    SLICE_X2Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.133 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.250 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.250    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.484    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  spi_master_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.601    spi_master_0/count_reg[20]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  spi_master_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.718    spi_master_0/count_reg[24]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  spi_master_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.835    spi_master_0/count_reg[28]_i_2_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.074 f  spi_master_0/count_reg[31]_i_4/O[2]
                         net (fo=3, routed)           0.867     8.942    spi_master_0/count_reg[31]_i_4_n_5
    SLICE_X4Y146         LUT4 (Prop_lut4_I3_O)        0.327     9.269 f  spi_master_0/state[2]_i_14/O
                         net (fo=1, routed)           0.436     9.705    spi_master_0/state[2]_i_14_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I1_O)        0.326    10.031 f  spi_master_0/state[2]_i_8/O
                         net (fo=3, routed)           0.445    10.476    spi_master_0/state[2]_i_8_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  spi_master_0/state[2]_i_3/O
                         net (fo=4, routed)           0.703    11.303    spi_master_0/state[2]_i_3_n_0
    SLICE_X3Y144         LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  spi_master_0/acceleration_x_int[11]_i_1/O
                         net (fo=4, routed)           0.519    11.946    spi_master_0_n_56
    SLICE_X3Y144         FDRE                                         r  acceleration_x_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.589    15.011    clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  acceleration_x_int_reg[11]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y144         FDRE (Setup_fdre_C_CE)      -0.205    15.030    acceleration_x_int_reg[11]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 2.955ns (44.529%)  route 3.681ns (55.471%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y146         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[0]/Q
                         net (fo=19, routed)          0.709     6.538    spi_master_0/Q[0]
    SLICE_X2Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.133 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.250 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.250    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.484    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  spi_master_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.601    spi_master_0/count_reg[20]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  spi_master_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.718    spi_master_0/count_reg[24]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  spi_master_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.835    spi_master_0/count_reg[28]_i_2_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.074 f  spi_master_0/count_reg[31]_i_4/O[2]
                         net (fo=3, routed)           0.867     8.942    spi_master_0/count_reg[31]_i_4_n_5
    SLICE_X4Y146         LUT4 (Prop_lut4_I3_O)        0.327     9.269 f  spi_master_0/state[2]_i_14/O
                         net (fo=1, routed)           0.436     9.705    spi_master_0/state[2]_i_14_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I1_O)        0.326    10.031 f  spi_master_0/state[2]_i_8/O
                         net (fo=3, routed)           0.445    10.476    spi_master_0/state[2]_i_8_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  spi_master_0/state[2]_i_3/O
                         net (fo=4, routed)           0.703    11.303    spi_master_0/state[2]_i_3_n_0
    SLICE_X3Y144         LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  spi_master_0/acceleration_x_int[11]_i_1/O
                         net (fo=4, routed)           0.519    11.946    spi_master_0_n_56
    SLICE_X3Y144         FDRE                                         r  acceleration_x_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.589    15.011    clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  acceleration_x_int_reg[8]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y144         FDRE (Setup_fdre_C_CE)      -0.205    15.030    acceleration_x_int_reg[8]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 2.955ns (44.529%)  route 3.681ns (55.471%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y146         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[0]/Q
                         net (fo=19, routed)          0.709     6.538    spi_master_0/Q[0]
    SLICE_X2Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.133 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.250 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.250    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.484    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.601 r  spi_master_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.601    spi_master_0/count_reg[20]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.718 r  spi_master_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.718    spi_master_0/count_reg[24]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.835 r  spi_master_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.835    spi_master_0/count_reg[28]_i_2_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.074 f  spi_master_0/count_reg[31]_i_4/O[2]
                         net (fo=3, routed)           0.867     8.942    spi_master_0/count_reg[31]_i_4_n_5
    SLICE_X4Y146         LUT4 (Prop_lut4_I3_O)        0.327     9.269 f  spi_master_0/state[2]_i_14/O
                         net (fo=1, routed)           0.436     9.705    spi_master_0/state[2]_i_14_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I1_O)        0.326    10.031 f  spi_master_0/state[2]_i_8/O
                         net (fo=3, routed)           0.445    10.476    spi_master_0/state[2]_i_8_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I2_O)        0.124    10.600 f  spi_master_0/state[2]_i_3/O
                         net (fo=4, routed)           0.703    11.303    spi_master_0/state[2]_i_3_n_0
    SLICE_X3Y144         LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  spi_master_0/acceleration_x_int[11]_i_1/O
                         net (fo=4, routed)           0.519    11.946    spi_master_0_n_56
    SLICE_X3Y144         FDRE                                         r  acceleration_x_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.589    15.011    clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  acceleration_x_int_reg[9]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y144         FDRE (Setup_fdre_C_CE)      -0.205    15.030    acceleration_x_int_reg[9]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.376ns (37.779%)  route 3.913ns (62.221%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y146         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[0]/Q
                         net (fo=19, routed)          0.709     6.538    spi_master_0/Q[0]
    SLICE_X2Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.133 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.250 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.250    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.484    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.723 f  spi_master_0/count_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.605     8.328    spi_master_0/count_reg[20]_i_2_n_5
    SLICE_X3Y145         LUT4 (Prop_lut4_I3_O)        0.301     8.629 f  spi_master_0/state[2]_i_13/O
                         net (fo=2, routed)           0.849     9.478    spi_master_0/state[2]_i_13_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.124     9.602 f  spi_master_0/count[2]_i_8/O
                         net (fo=1, routed)           0.669    10.271    spi_master_0/count[2]_i_8_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.124    10.395 f  spi_master_0/count[2]_i_3/O
                         net (fo=4, routed)           0.478    10.873    spi_master_0/count[2]_i_3_n_0
    SLICE_X3Y143         LUT6 (Prop_lut6_I2_O)        0.124    10.997 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.602    11.599    spi_master_0_n_57
    SLICE_X3Y143         FDRE                                         r  acceleration_x_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.589    15.011    clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  acceleration_x_int_reg[2]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y143         FDRE (Setup_fdre_C_CE)      -0.205    15.030    acceleration_x_int_reg[2]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.376ns (37.779%)  route 3.913ns (62.221%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y146         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[0]/Q
                         net (fo=19, routed)          0.709     6.538    spi_master_0/Q[0]
    SLICE_X2Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.133 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.250 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.250    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.484    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.723 f  spi_master_0/count_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.605     8.328    spi_master_0/count_reg[20]_i_2_n_5
    SLICE_X3Y145         LUT4 (Prop_lut4_I3_O)        0.301     8.629 f  spi_master_0/state[2]_i_13/O
                         net (fo=2, routed)           0.849     9.478    spi_master_0/state[2]_i_13_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.124     9.602 f  spi_master_0/count[2]_i_8/O
                         net (fo=1, routed)           0.669    10.271    spi_master_0/count[2]_i_8_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.124    10.395 f  spi_master_0/count[2]_i_3/O
                         net (fo=4, routed)           0.478    10.873    spi_master_0/count[2]_i_3_n_0
    SLICE_X3Y143         LUT6 (Prop_lut6_I2_O)        0.124    10.997 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.602    11.599    spi_master_0_n_57
    SLICE_X3Y143         FDRE                                         r  acceleration_x_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.589    15.011    clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  acceleration_x_int_reg[4]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y143         FDRE (Setup_fdre_C_CE)      -0.205    15.030    acceleration_x_int_reg[4]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.376ns (37.779%)  route 3.913ns (62.221%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y146         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[0]/Q
                         net (fo=19, routed)          0.709     6.538    spi_master_0/Q[0]
    SLICE_X2Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.133 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.250 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.250    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.484    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.723 f  spi_master_0/count_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.605     8.328    spi_master_0/count_reg[20]_i_2_n_5
    SLICE_X3Y145         LUT4 (Prop_lut4_I3_O)        0.301     8.629 f  spi_master_0/state[2]_i_13/O
                         net (fo=2, routed)           0.849     9.478    spi_master_0/state[2]_i_13_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.124     9.602 f  spi_master_0/count[2]_i_8/O
                         net (fo=1, routed)           0.669    10.271    spi_master_0/count[2]_i_8_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.124    10.395 f  spi_master_0/count[2]_i_3/O
                         net (fo=4, routed)           0.478    10.873    spi_master_0/count[2]_i_3_n_0
    SLICE_X3Y143         LUT6 (Prop_lut6_I2_O)        0.124    10.997 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.602    11.599    spi_master_0_n_57
    SLICE_X3Y143         FDRE                                         r  acceleration_x_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.589    15.011    clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  acceleration_x_int_reg[6]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y143         FDRE (Setup_fdre_C_CE)      -0.205    15.030    acceleration_x_int_reg[6]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.376ns (37.779%)  route 3.913ns (62.221%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y146         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[0]/Q
                         net (fo=19, routed)          0.709     6.538    spi_master_0/Q[0]
    SLICE_X2Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.133 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.250 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.250    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.484    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.723 f  spi_master_0/count_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.605     8.328    spi_master_0/count_reg[20]_i_2_n_5
    SLICE_X3Y145         LUT4 (Prop_lut4_I3_O)        0.301     8.629 f  spi_master_0/state[2]_i_13/O
                         net (fo=2, routed)           0.849     9.478    spi_master_0/state[2]_i_13_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.124     9.602 f  spi_master_0/count[2]_i_8/O
                         net (fo=1, routed)           0.669    10.271    spi_master_0/count[2]_i_8_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.124    10.395 f  spi_master_0/count[2]_i_3/O
                         net (fo=4, routed)           0.478    10.873    spi_master_0/count[2]_i_3_n_0
    SLICE_X3Y143         LUT6 (Prop_lut6_I2_O)        0.124    10.997 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.602    11.599    spi_master_0_n_57
    SLICE_X3Y143         FDRE                                         r  acceleration_x_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.589    15.011    clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  acceleration_x_int_reg[7]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y143         FDRE (Setup_fdre_C_CE)      -0.205    15.030    acceleration_x_int_reg[7]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.376ns (38.225%)  route 3.840ns (61.775%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y146         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[0]/Q
                         net (fo=19, routed)          0.709     6.538    spi_master_0/Q[0]
    SLICE_X2Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.133 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.250 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.250    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.484    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.723 f  spi_master_0/count_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.605     8.328    spi_master_0/count_reg[20]_i_2_n_5
    SLICE_X3Y145         LUT4 (Prop_lut4_I3_O)        0.301     8.629 f  spi_master_0/state[2]_i_13/O
                         net (fo=2, routed)           0.849     9.478    spi_master_0/state[2]_i_13_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.124     9.602 f  spi_master_0/count[2]_i_8/O
                         net (fo=1, routed)           0.669    10.271    spi_master_0/count[2]_i_8_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.124    10.395 f  spi_master_0/count[2]_i_3/O
                         net (fo=4, routed)           0.478    10.873    spi_master_0/count[2]_i_3_n_0
    SLICE_X3Y143         LUT6 (Prop_lut6_I2_O)        0.124    10.997 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.529    11.526    spi_master_0_n_57
    SLICE_X2Y142         FDRE                                         r  acceleration_x_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.588    15.010    clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  acceleration_x_int_reg[0]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y142         FDRE (Setup_fdre_C_CE)      -0.169    15.065    acceleration_x_int_reg[0]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.376ns (38.225%)  route 3.840ns (61.775%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y146         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  count_reg[0]/Q
                         net (fo=19, routed)          0.709     6.538    spi_master_0/Q[0]
    SLICE_X2Y144         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.133 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X2Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.250 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.250    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X2Y146         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X2Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.484    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.723 f  spi_master_0/count_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.605     8.328    spi_master_0/count_reg[20]_i_2_n_5
    SLICE_X3Y145         LUT4 (Prop_lut4_I3_O)        0.301     8.629 f  spi_master_0/state[2]_i_13/O
                         net (fo=2, routed)           0.849     9.478    spi_master_0/state[2]_i_13_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.124     9.602 f  spi_master_0/count[2]_i_8/O
                         net (fo=1, routed)           0.669    10.271    spi_master_0/count[2]_i_8_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I4_O)        0.124    10.395 f  spi_master_0/count[2]_i_3/O
                         net (fo=4, routed)           0.478    10.873    spi_master_0/count[2]_i_3_n_0
    SLICE_X3Y143         LUT6 (Prop_lut6_I2_O)        0.124    10.997 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.529    11.526    spi_master_0_n_57
    SLICE_X2Y142         FDRE                                         r  acceleration_x_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.588    15.010    clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  acceleration_x_int_reg[1]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y142         FDRE (Setup_fdre_C_CE)      -0.169    15.065    acceleration_x_int_reg[1]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                  3.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 parameter_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X6Y143         FDRE                                         r  parameter_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  parameter_addr_reg[0]/Q
                         net (fo=2, routed)           0.060     1.741    spi_master_0/parameter_addr[0]
    SLICE_X7Y143         LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  spi_master_0/spi_tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    p_2_in[0]
    SLICE_X7Y143         FDCE                                         r  spi_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.867     2.033    clk_IBUF_BUFG
    SLICE_X7Y143         FDCE                                         r  spi_tx_data_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X7Y143         FDCE (Hold_fdce_C_D)         0.092     1.621    spi_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 spi_master_0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y142         FDCE                                         r  spi_master_0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  spi_master_0/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.059     1.704    spi_rx_data[5]
    SLICE_X2Y142         FDRE                                         r  acceleration_x_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  acceleration_x_int_reg[5]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.010     1.539    acceleration_x_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 acceleration_x_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.206%)  route 0.104ns (38.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  acceleration_x_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  acceleration_x_int_reg[3]/Q
                         net (fo=1, routed)           0.104     1.784    acceleration_x_int_reg_n_0_[3]
    SLICE_X0Y142         FDCE                                         r  acceleration_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  acceleration_x_reg[3]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y142         FDCE (Hold_fdce_C_D)         0.072     1.604    acceleration_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 acceleration_x_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  acceleration_x_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  acceleration_x_int_reg[0]/Q
                         net (fo=1, routed)           0.107     1.787    acceleration_x_int_reg_n_0_[0]
    SLICE_X0Y142         FDCE                                         r  acceleration_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  acceleration_x_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y142         FDCE (Hold_fdce_C_D)         0.070     1.602    acceleration_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 spi_tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/tx_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X7Y143         FDCE                                         r  spi_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  spi_tx_data_reg[2]/Q
                         net (fo=1, routed)           0.107     1.765    spi_master_0/tx_buffer_reg[5]_0[2]
    SLICE_X7Y142         LUT4 (Prop_lut4_I3_O)        0.045     1.810 r  spi_master_0/tx_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    spi_master_0/tx_buffer[2]_i_1_n_0
    SLICE_X7Y142         FDRE                                         r  spi_master_0/tx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.866     2.032    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  spi_master_0/tx_buffer_reg[2]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y142         FDRE (Hold_fdre_C_D)         0.092     1.623    spi_master_0/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 spi_master_0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y142         FDCE                                         r  spi_master_0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  spi_master_0/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.128     1.786    spi_rx_data[3]
    SLICE_X2Y142         FDRE                                         r  acceleration_x_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  acceleration_x_int_reg[3]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.063     1.592    acceleration_x_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 acceleration_x_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.164ns (63.035%)  route 0.096ns (36.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X2Y142         FDRE                                         r  acceleration_x_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  acceleration_x_int_reg[1]/Q
                         net (fo=1, routed)           0.096     1.777    acceleration_x_int_reg_n_0_[1]
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y142         FDCE (Hold_fdce_C_D)         0.046     1.578    acceleration_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 acceleration_x_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.618%)  route 0.155ns (52.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  acceleration_x_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  acceleration_x_int_reg[7]/Q
                         net (fo=1, routed)           0.155     1.814    acceleration_x_int_reg_n_0_[7]
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[7]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y142         FDCE (Hold_fdce_C_D)         0.075     1.607    acceleration_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 acceleration_x_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.978%)  route 0.159ns (53.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y144         FDRE                                         r  acceleration_x_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  acceleration_x_int_reg[9]/Q
                         net (fo=1, routed)           0.159     1.818    acceleration_x_int_reg_n_0_[9]
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[9]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y142         FDCE (Hold_fdce_C_D)         0.076     1.608    acceleration_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 acceleration_x_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y143         FDRE                                         r  acceleration_x_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  acceleration_x_int_reg[6]/Q
                         net (fo=1, routed)           0.158     1.816    acceleration_x_int_reg_n_0_[6]
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y142         FDCE (Hold_fdce_C_D)         0.072     1.604    acceleration_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y145    FSM_sequential_parameter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y143    FSM_sequential_parameter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y142    acceleration_x_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y144    acceleration_x_int_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y144    acceleration_x_int_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y142    acceleration_x_int_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y143    acceleration_x_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y142    acceleration_x_int_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y143    acceleration_x_int_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y145    FSM_sequential_parameter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y145    FSM_sequential_parameter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y143    FSM_sequential_parameter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y143    FSM_sequential_parameter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142    acceleration_x_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142    acceleration_x_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    acceleration_x_int_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    acceleration_x_int_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    acceleration_x_int_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    acceleration_x_int_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y145    FSM_sequential_parameter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y145    FSM_sequential_parameter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y143    FSM_sequential_parameter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y143    FSM_sequential_parameter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142    acceleration_x_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142    acceleration_x_int_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    acceleration_x_int_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    acceleration_x_int_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    acceleration_x_int_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y144    acceleration_x_int_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acceleration_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.170ns  (logic 4.008ns (43.705%)  route 5.162ns (56.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  acceleration_x_reg[5]/Q
                         net (fo=1, routed)           5.162    10.929    acceleration_x_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    14.480 r  acceleration_x_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.480    acceleration_x[5]
    V17                                                               r  acceleration_x[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.139ns  (logic 4.008ns (43.860%)  route 5.131ns (56.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  acceleration_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  acceleration_x_reg[10]/Q
                         net (fo=1, routed)           5.131    10.897    acceleration_x_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    14.449 r  acceleration_x_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.449    acceleration_x[10]
    U14                                                               r  acceleration_x[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.563ns  (logic 4.011ns (46.843%)  route 4.552ns (53.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  acceleration_x_reg[6]/Q
                         net (fo=1, routed)           4.552    10.318    acceleration_x_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    13.873 r  acceleration_x_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.873    acceleration_x[6]
    U17                                                               r  acceleration_x[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.421ns  (logic 4.149ns (49.271%)  route 4.272ns (50.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  acceleration_x_reg[7]/Q
                         net (fo=1, routed)           4.272    10.001    acceleration_x_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.730    13.732 r  acceleration_x_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.732    acceleration_x[7]
    U16                                                               r  acceleration_x[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 4.139ns (49.227%)  route 4.269ns (50.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  acceleration_x_reg[8]/Q
                         net (fo=1, routed)           4.269     9.998    acceleration_x_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.720    13.717 r  acceleration_x_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.717    acceleration_x[8]
    V16                                                               r  acceleration_x[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 3.987ns (48.378%)  route 4.255ns (51.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  acceleration_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  acceleration_x_reg[11]/Q
                         net (fo=1, routed)           4.255    10.021    acceleration_x_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    13.552 r  acceleration_x_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.552    acceleration_x[11]
    T16                                                               r  acceleration_x[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.630ns  (logic 4.007ns (52.510%)  route 3.624ns (47.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  acceleration_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  acceleration_x_reg[3]/Q
                         net (fo=1, routed)           3.624     9.390    acceleration_x_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.940 r  acceleration_x_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.940    acceleration_x[3]
    N14                                                               r  acceleration_x[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.578ns  (logic 4.146ns (54.718%)  route 3.431ns (45.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.419     5.729 r  acceleration_x_reg[9]/Q
                         net (fo=1, routed)           3.431     9.161    acceleration_x_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.727    12.888 r  acceleration_x_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.888    acceleration_x[9]
    T15                                                               r  acceleration_x[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 4.008ns (53.166%)  route 3.530ns (46.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  acceleration_x_reg[4]/Q
                         net (fo=1, routed)           3.530     9.297    acceleration_x_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.848 r  acceleration_x_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.848    acceleration_x[4]
    R18                                                               r  acceleration_x[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.832ns  (logic 3.991ns (58.416%)  route 2.841ns (41.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  acceleration_x_reg[1]/Q
                         net (fo=1, routed)           2.841     8.607    acceleration_x_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.143 r  acceleration_x_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.143    acceleration_x[1]
    K15                                                               r  acceleration_x[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.576ns  (logic 0.988ns (62.710%)  route 0.588ns (37.290%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X2Y140         FDPE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDPE (Prop_fdpe_C_Q)         0.164     1.680 r  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.588     2.268    mosi_TRI
    F14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.092 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     3.092    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.370ns (70.258%)  route 0.580ns (29.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           0.580     2.237    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     3.466 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.466    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.420ns (70.853%)  route 0.584ns (29.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y141         FDPE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDPE (Prop_fdpe_C_Q)         0.128     1.644 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.584     2.229    lopt
    D15                  OBUF (Prop_obuf_I_O)         1.292     3.521 r  ss_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.521    ss_n[0]
    D15                                                               r  ss_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.362ns (63.515%)  route 0.783ns (36.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  acceleration_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  acceleration_x_reg[0]/Q
                         net (fo=1, routed)           0.783     2.440    acceleration_x_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.661 r  acceleration_x_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.661    acceleration_x[0]
    H17                                                               r  acceleration_x[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.377ns (62.931%)  route 0.811ns (37.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  acceleration_x_reg[1]/Q
                         net (fo=1, routed)           0.811     2.469    acceleration_x_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.705 r  acceleration_x_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.705    acceleration_x[1]
    K15                                                               r  acceleration_x[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.417ns (64.077%)  route 0.795ns (35.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X2Y143         FDCE                                         r  acceleration_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  acceleration_x_reg[2]/Q
                         net (fo=1, routed)           0.795     2.476    acceleration_x_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.729 r  acceleration_x_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.729    acceleration_x[2]
    J13                                                               r  acceleration_x[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.436ns (58.437%)  route 1.021ns (41.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  acceleration_x_reg[9]/Q
                         net (fo=1, routed)           1.021     2.666    acceleration_x_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.308     3.974 r  acceleration_x_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.974    acceleration_x[9]
    T15                                                               r  acceleration_x[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.393ns (54.972%)  route 1.141ns (45.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  acceleration_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  acceleration_x_reg[4]/Q
                         net (fo=1, routed)           1.141     2.799    acceleration_x_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.051 r  acceleration_x_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.051    acceleration_x[4]
    R18                                                               r  acceleration_x[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.392ns (53.613%)  route 1.205ns (46.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  acceleration_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  acceleration_x_reg[3]/Q
                         net (fo=1, routed)           1.205     2.862    acceleration_x_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.113 r  acceleration_x_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.113    acceleration_x[3]
    N14                                                               r  acceleration_x[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.373ns (49.113%)  route 1.423ns (50.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y142         FDCE                                         r  acceleration_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  acceleration_x_reg[11]/Q
                         net (fo=1, routed)           1.423     3.080    acceleration_x_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     4.312 r  acceleration_x_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.312    acceleration_x[11]
    T16                                                               r  acceleration_x[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.631ns (25.592%)  route 4.741ns (74.408%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          3.188     4.666    spi_master_0/reset_n_IBUF
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.153     4.819 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=32, routed)          1.553     6.372    count0
    SLICE_X3Y147         FDRE                                         r  count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.590     5.012    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  count_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.369ns  (logic 1.631ns (25.600%)  route 4.739ns (74.400%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          3.188     4.666    spi_master_0/reset_n_IBUF
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.153     4.819 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=32, routed)          1.551     6.369    count0
    SLICE_X1Y147         FDRE                                         r  count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.590     5.012    clk_IBUF_BUFG
    SLICE_X1Y147         FDRE                                         r  count_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.369ns  (logic 1.631ns (25.600%)  route 4.739ns (74.400%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          3.188     4.666    spi_master_0/reset_n_IBUF
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.153     4.819 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=32, routed)          1.551     6.369    count0
    SLICE_X1Y147         FDRE                                         r  count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.590     5.012    clk_IBUF_BUFG
    SLICE_X1Y147         FDRE                                         r  count_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.369ns  (logic 1.631ns (25.600%)  route 4.739ns (74.400%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          3.188     4.666    spi_master_0/reset_n_IBUF
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.153     4.819 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=32, routed)          1.551     6.369    count0
    SLICE_X1Y147         FDRE                                         r  count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.590     5.012    clk_IBUF_BUFG
    SLICE_X1Y147         FDRE                                         r  count_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.369ns  (logic 1.631ns (25.600%)  route 4.739ns (74.400%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          3.188     4.666    spi_master_0/reset_n_IBUF
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.153     4.819 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=32, routed)          1.551     6.369    count0
    SLICE_X1Y147         FDRE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.590     5.012    clk_IBUF_BUFG
    SLICE_X1Y147         FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.631ns (26.101%)  route 4.617ns (73.899%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          3.188     4.666    spi_master_0/reset_n_IBUF
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.153     4.819 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=32, routed)          1.429     6.247    count0
    SLICE_X4Y151         FDRE                                         r  count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.764     5.186    clk_IBUF_BUFG
    SLICE_X4Y151         FDRE                                         r  count_reg[29]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.631ns (26.101%)  route 4.617ns (73.899%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          3.188     4.666    spi_master_0/reset_n_IBUF
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.153     4.819 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=32, routed)          1.429     6.247    count0
    SLICE_X4Y151         FDRE                                         r  count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.764     5.186    clk_IBUF_BUFG
    SLICE_X4Y151         FDRE                                         r  count_reg[30]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.237ns  (logic 1.631ns (26.144%)  route 4.606ns (73.856%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          3.188     4.666    spi_master_0/reset_n_IBUF
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.153     4.819 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=32, routed)          1.418     6.237    count0
    SLICE_X1Y149         FDRE                                         r  count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.590     5.012    clk_IBUF_BUFG
    SLICE_X1Y149         FDRE                                         r  count_reg[25]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 1.631ns (26.699%)  route 4.477ns (73.301%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          3.188     4.666    spi_master_0/reset_n_IBUF
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.153     4.819 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=32, routed)          1.289     6.107    count0
    SLICE_X4Y150         FDRE                                         r  count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.764     5.186    clk_IBUF_BUFG
    SLICE_X4Y150         FDRE                                         r  count_reg[26]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 1.631ns (26.699%)  route 4.477ns (73.301%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          3.188     4.666    spi_master_0/reset_n_IBUF
    SLICE_X6Y145         LUT5 (Prop_lut5_I1_O)        0.153     4.819 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=32, routed)          1.289     6.107    count0
    SLICE_X4Y150         FDRE                                         r  count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.764     5.186    clk_IBUF_BUFG
    SLICE_X4Y150         FDRE                                         r  count_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.247ns (30.591%)  route 0.562ns (69.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.809    spi_master_0/D[0]
    SLICE_X2Y141         FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y141         FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.290ns (25.026%)  route 0.870ns (74.974%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          0.870     1.116    spi_master_0/reset_n_IBUF
    SLICE_X4Y140         LUT6 (Prop_lut6_I2_O)        0.045     1.161 r  spi_master_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.161    spi_master_0/count[1]_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  spi_master_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.866     2.032    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y140         FDRE                                         r  spi_master_0/count_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.290ns (21.992%)  route 1.030ns (78.008%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          1.030     1.276    spi_master_0/reset_n_IBUF
    SLICE_X4Y140         LUT6 (Prop_lut6_I2_O)        0.045     1.321 r  spi_master_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.321    spi_master_0/count[2]_i_1_n_0
    SLICE_X4Y140         FDRE                                         r  spi_master_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.866     2.032    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y140         FDRE                                         r  spi_master_0/count_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.290ns (21.435%)  route 1.065ns (78.565%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          1.065     1.310    spi_master_0/reset_n_IBUF
    SLICE_X6Y141         LUT5 (Prop_lut5_I1_O)        0.045     1.355 r  spi_master_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.355    spi_master_0/count[0]_i_1_n_0
    SLICE_X6Y141         FDRE                                         r  spi_master_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.866     2.032    spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  spi_master_0/count_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.335ns (24.470%)  route 1.035ns (75.530%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          0.900     1.146    spi_master_0/reset_n_IBUF
    SLICE_X1Y141         LUT4 (Prop_lut4_I0_O)        0.045     1.191 r  spi_master_0/sclk_i_2/O
                         net (fo=1, routed)           0.135     1.326    spi_master_0/sclk_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I4_O)        0.045     1.371 r  spi_master_0/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.371    spi_master_0/sclk_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  spi_master_0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  spi_master_0/sclk_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/continue_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.290ns (21.051%)  route 1.089ns (78.949%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          1.089     1.335    spi_master_0/reset_n_IBUF
    SLICE_X3Y140         LUT5 (Prop_lut5_I4_O)        0.045     1.380 r  spi_master_0/continue_i_1/O
                         net (fo=1, routed)           0.000     1.380    spi_master_0/continue_i_1_n_0
    SLICE_X3Y140         FDRE                                         r  spi_master_0/continue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.870     2.035    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y140         FDRE                                         r  spi_master_0/continue_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_ratio_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.288ns (20.845%)  route 1.095ns (79.155%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_n_IBUF_inst/O
                         net (fo=19, routed)          1.095     1.341    spi_master_0/reset_n_IBUF
    SLICE_X6Y141         LUT4 (Prop_lut4_I1_O)        0.043     1.384 r  spi_master_0/clk_ratio[31]_i_1/O
                         net (fo=1, routed)           0.000     1.384    spi_master_0/clk_ratio[31]_i_1_n_0
    SLICE_X6Y141         FDRE                                         r  spi_master_0/clk_ratio_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.866     2.032    spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  spi_master_0/clk_ratio_reg[31]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_ratio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.290ns (20.959%)  route 1.095ns (79.041%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          1.095     1.341    spi_master_0/reset_n_IBUF
    SLICE_X6Y141         LUT4 (Prop_lut4_I1_O)        0.045     1.386 r  spi_master_0/clk_ratio[2]_i_1/O
                         net (fo=1, routed)           0.000     1.386    spi_master_0/clk_ratio[2]_i_1_n_0
    SLICE_X6Y141         FDRE                                         r  spi_master_0/clk_ratio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.866     2.032    spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  spi_master_0/clk_ratio_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM_sequential_parameter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.290ns (20.844%)  route 1.103ns (79.156%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          1.103     1.348    spi_master_0/reset_n_IBUF
    SLICE_X6Y145         LUT6 (Prop_lut6_I2_O)        0.045     1.393 r  spi_master_0/FSM_sequential_parameter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.393    spi_master_0_n_5
    SLICE_X6Y145         FDRE                                         r  FSM_sequential_parameter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.867     2.033    clk_IBUF_BUFG
    SLICE_X6Y145         FDRE                                         r  FSM_sequential_parameter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/assert_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.290ns (20.089%)  route 1.155ns (79.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=19, routed)          1.155     1.401    spi_master_0/reset_n_IBUF
    SLICE_X6Y141         LUT5 (Prop_lut5_I1_O)        0.045     1.446 r  spi_master_0/assert_data_i_1/O
                         net (fo=1, routed)           0.000     1.446    spi_master_0/assert_data_i_1_n_0
    SLICE_X6Y141         FDRE                                         r  spi_master_0/assert_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.866     2.032    spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y141         FDRE                                         r  spi_master_0/assert_data_reg/C





