

================================================================
== Vitis HLS Report for 'string_copy'
================================================================
* Date:           Fri Nov 22 14:47:10 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lzw_fpga
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.70 ns|  3.560 ns|     1.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      513|  33.500 ns|  3.437 us|    5|  513|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_8_1  |        3|      511|         2|          2|          1|  1 ~ 255|       yes|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 5 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln8, void, i8 0, void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 6 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 7 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.85ns)   --->   "%icmp_ln8 = icmp_eq  i8 %i, i8 255" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 9 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 128"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.90ns)   --->   "%add_ln8 = add i8 %i, i8 1" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 11 'add' 'add_ln8' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void, void %.thread" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 12 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %i_cast" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 13 'getelementptr' 'src_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (1.35ns)   --->   "%src_load = load i8 %src_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 14 'load' 'src_load' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 15 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (1.35ns)   --->   "%src_load = load i8 %src_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 16 'load' 'src_load' <Predicate = (!icmp_ln8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln8_2 = icmp_eq  i8 %src_load, i8 0" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 17 'icmp' 'icmp_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%dest_addr = getelementptr i8 %dest, i64 0, i64 %i_cast" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11]   --->   Operation 18 'getelementptr' 'dest_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8_2, void, void %.thread" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 19 'br' 'br_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.35ns)   --->   "%store_ln9 = store i8 %src_load, i8 %dest_addr" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9]   --->   Operation 20 'store' 'store_ln9' <Predicate = (!icmp_ln8 & !icmp_ln8_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8]   --->   Operation 21 'br' 'br_ln8' <Predicate = (!icmp_ln8 & !icmp_ln8_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%dest_addr_2 = getelementptr i8 %dest, i64 0, i64 %i_cast" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11]   --->   Operation 22 'getelementptr' 'dest_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (1.35ns)   --->   "%store_ln11 = store i8 0, i8 %dest_addr_2" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11]   --->   Operation 23 'store' 'store_ln11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:12]   --->   Operation 24 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.7ns, clock uncertainty: 1.81ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) with incoming values : ('add_ln8', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) [5]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) with incoming values : ('add_ln8', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) [5]  (0 ns)
	'getelementptr' operation ('src_addr', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) [14]  (0 ns)
	'load' operation ('src_load', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) on array 'src' [15]  (1.35 ns)

 <State 3>: 3.56ns
The critical path consists of the following:
	'load' operation ('src_load', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) on array 'src' [15]  (1.35 ns)
	'store' operation ('store_ln9', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9) of variable 'src_load', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8 on array 'dest' [20]  (1.35 ns)
	blocking operation 0.856 ns on control path)

 <State 4>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('dest_addr_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11) [23]  (0 ns)
	'store' operation ('store_ln11', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11) of constant 0 on array 'dest' [24]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
