
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.081033                       # Number of seconds simulated
sim_ticks                                 81032692500                       # Number of ticks simulated
final_tick                                81032692500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  42382                       # Simulator instruction rate (inst/s)
host_op_rate                                    49138                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17316993                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                  4679.37                       # Real time elapsed on the host
sim_insts                                   198322271                       # Number of instructions simulated
sim_ops                                     229933664                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1178816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2498816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      3635520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7313152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1178816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1178816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2930432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2930432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            39044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        56805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              114268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45788                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45788                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           14547412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           30837134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      44864855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90249401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      14547412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14547412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36163577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36163577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36163577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          14547412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          30837134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     44864855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126412978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      114268                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45788                       # Number of write requests accepted
system.mem_ctrls.readBursts                    114268                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45788                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7199104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2928768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7313152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2930432                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1782                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3102                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   81032628500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                114268                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45788                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.943366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.108087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.334817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19066     43.30%     43.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12230     27.77%     71.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4512     10.25%     81.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2340      5.31%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1436      3.26%     89.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          910      2.07%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          620      1.41%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          410      0.93%     94.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2513      5.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44037                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.014942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.590058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.161563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2676     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2677                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.094509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.038419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.431167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1499     56.00%     56.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      1.46%     57.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              808     30.18%     87.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      6.84%     94.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               70      2.61%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               47      1.76%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.60%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.37%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2677                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4782937584                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6892050084                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  562430000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42520.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61270.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        88.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    83784                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30415                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     506276.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                160807080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 85448220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               425365500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              130280760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5128556160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2632710300                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            262661280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12445390260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7313284320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7704248760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36291296790                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            447.859940                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          74569194545                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    489970748                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2179736000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  28231945250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19044849385                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3793758957                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  27292432160                       # Time in different power states
system.mem_ctrls_1.actEnergy                153702780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 81672195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               377784540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              108596880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4925724960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2669508930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            257538240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11681747010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7078252800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8210387640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35546947755                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            438.674153                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          74503032280                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    482102018                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2093690000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  30452486250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  18432957041                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3953608952                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  25617848239                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                44095071                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25242060                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1984072                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23807828                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19646904                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.522874                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6748329                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             206786                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2219392                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2162823                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            56569                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        94860                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        162065386                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6121560                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      256566458                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    44095071                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28558056                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     151434291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3989314                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 8828                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           282                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        18262                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  86718026                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 76958                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          159577880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.855063                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.082070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17514847     10.98%     10.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 54118747     33.91%     44.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21924545     13.74%     58.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 66019741     41.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            159577880                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.272082                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.583105                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12657139                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              20929255                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 117606525                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6421156                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1963805                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             18628340                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 31642                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              274878547                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               8028913                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1963805                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21405036                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11807278                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         283771                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 114996503                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9121487                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              266929818                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3833825                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2538082                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2018867                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 215594                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2224189                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           357102478                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1260827361                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        354253094                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305760562                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 51341915                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9155                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6169                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12648740                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30303006                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24071388                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1187045                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5783527                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  263208867                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11901                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 244842604                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2332226                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        33287103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    103716691                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            386                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     159577880                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.534314                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.041569                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            34997108     21.93%     21.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            34518210     21.63%     43.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            61373551     38.46%     82.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27179182     17.03%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1509399      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 430      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       159577880                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                38112792     74.86%     74.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1174      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8171371     16.05%     90.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4624671      9.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             190420266     77.77%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1803226      0.74%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29834336     12.19%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22781793      9.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              244842604                       # Type of FU issued
system.cpu.iq.rate                           1.510764                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50910022                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.207930                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          702505290                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         296519273                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    240300612                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              295752585                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           693590                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4691806                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4700                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11541                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2270106                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1059116                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         65675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1963805                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3574769                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                271474                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           263220801                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30303006                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24071388                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6150                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  20522                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                235414                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11541                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1152197                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       893236                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2045433                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             242272194                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28913493                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2570410                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            33                       # number of nop insts executed
system.cpu.iew.exec_refs                     51332018                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 35992177                       # Number of branches executed
system.cpu.iew.exec_stores                   22418525                       # Number of stores executed
system.cpu.iew.exec_rate                     1.494904                       # Inst execution rate
system.cpu.iew.wb_sent                      240460690                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     240300628                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 155840094                       # num instructions producing a value
system.cpu.iew.wb_consumers                 361596006                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.482739                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.430978                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        29671212                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1953229                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    154913916                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.484267                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.805249                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     51981137     33.55%     33.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50509284     32.60%     66.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24801064     16.01%     82.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9564428      6.17%     88.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6519286      4.21%     92.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3534000      2.28%     94.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2610326      1.69%     96.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1435260      0.93%     97.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3959131      2.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    154913916                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322271                       # Number of instructions committed
system.cpu.commit.committedOps              229933664                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412482                       # Number of memory references committed
system.cpu.commit.loads                      25611200                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643063                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035272                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279493                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897224     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611200     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801266      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933664                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3959131                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    410558699                       # The number of ROB reads
system.cpu.rob.rob_writes                   523880539                       # The number of ROB writes
system.cpu.timesIdled                           32033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2487506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322271                       # Number of Instructions Simulated
system.cpu.committedOps                     229933664                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.817182                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.817182                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.223718                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.223718                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                300081962                       # number of integer regfile reads
system.cpu.int_regfile_writes               171842563                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 827209599                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142889868                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48834138                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  22757                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            689705                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.292362                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46559982                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            690729                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.407018                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.292362                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          645                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96598215                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96598215                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25841245                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25841245                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20707048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20707048                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5920                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5920                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46548293                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46548293                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46548293                       # number of overall hits
system.cpu.dcache.overall_hits::total        46548293                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       688488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        688488                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       705259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       705259                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           94                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           94                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1393747                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1393747                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1393747                       # number of overall misses
system.cpu.dcache.overall_misses::total       1393747                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10168374500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10168374500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7937564997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7937564997                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       877000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       877000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18105939497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18105939497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18105939497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18105939497                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26529733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26529733                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     47942040                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47942040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     47942040                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47942040                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025952                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032937                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032937                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.015630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029071                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029071                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14769.138315                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14769.138315                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11254.822692                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11254.822692                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  9329.787234                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9329.787234                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12990.836570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12990.836570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12990.836570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12990.836570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5687                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       624942                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               438                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55929                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.984018                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.173845                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       689705                       # number of writebacks
system.cpu.dcache.writebacks::total            689705                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       184251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       184251                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       518757                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       518757                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           94                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           94                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       703008                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       703008                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       703008                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       703008                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       504237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       504237                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186502                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186502                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       690739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       690739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       690739                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       690739                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6925115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6925115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2585502187                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2585502187                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9510617187                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9510617187                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9510617187                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9510617187                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.019006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014408                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014408                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014408                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014408                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13733.849361                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13733.849361                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13863.133838                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13863.133838                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13768.756632                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13768.756632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13768.756632                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13768.756632                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            295412                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.956706                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            86407072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            295668                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            292.243570                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.956706                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         173731482                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        173731482                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     86407072                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        86407072                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      86407072                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         86407072                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     86407072                       # number of overall hits
system.cpu.icache.overall_hits::total        86407072                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       310830                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        310830                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       310830                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         310830                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       310830                       # number of overall misses
system.cpu.icache.overall_misses::total        310830                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4438786160                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4438786160                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4438786160                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4438786160                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4438786160                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4438786160                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     86717902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     86717902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     86717902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     86717902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     86717902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     86717902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003584                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003584                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003584                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003584                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003584                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003584                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14280.430332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14280.430332                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14280.430332                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14280.430332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14280.430332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14280.430332                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       421579                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          641                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             18146                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.232613                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   128.200000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       295412                       # number of writebacks
system.cpu.icache.writebacks::total            295412                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        15150                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15150                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        15150                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15150                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        15150                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15150                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       295680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       295680                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       295680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       295680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       295680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       295680                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3982529192                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3982529192                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3982529192                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3982529192                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3982529192                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3982529192                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003410                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003410                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003410                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003410                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13469.051650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13469.051650                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13469.051650                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13469.051650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13469.051650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13469.051650                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1427162                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1429335                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 1913                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                174033                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    103806                       # number of replacements
system.l2.tags.tagsinuse                  3949.886845                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    107838                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2395000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3666.693280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   283.193566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.895189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.069139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964328                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           147                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3885                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.035889                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.948486                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16767329                       # Number of tag accesses
system.l2.tags.data_accesses                 16767329                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       536819                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           536819                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       443099                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           443099                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             172726                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172726                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          277244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             277244                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         476248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            476248                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                277244                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                648974                       # number of demand (read+write) hits
system.l2.demand_hits::total                   926218                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               277244                       # number of overall hits
system.l2.overall_hits::cpu.data               648974                       # number of overall hits
system.l2.overall_hits::total                  926218                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13777                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13777                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18425                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18425                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        27978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27978                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18425                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               41755                       # number of demand (read+write) misses
system.l2.demand_misses::total                  60180                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18425                       # number of overall misses
system.l2.overall_misses::cpu.data              41755                       # number of overall misses
system.l2.overall_misses::total                 60180                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1156032000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1156032000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1863820500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1863820500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3052345500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3052345500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1863820500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4208377500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6072198000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1863820500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4208377500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6072198000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       536819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       536819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       443099                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       443099                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       295669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         295669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       504226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        504226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            295669                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            690729                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               986398                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           295669                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           690729                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              986398                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.073870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073870                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.062316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.062316                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.055487                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055487                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.062316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.060451                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061010                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.062316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.060451                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061010                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83910.285258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83910.285258                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101157.150611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101157.150611                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 109098.059189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109098.059189                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101157.150611                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 100787.390732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100900.598205                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101157.150611                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 100787.390732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100900.598205                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11434                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                45788                       # number of writebacks
system.l2.writebacks::total                     45788                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          2198                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2198                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          512                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          512                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             2710                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2715                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            2710                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2715                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       241739                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         241739                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        11579                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11579                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18420                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        27466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27466                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          39045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57465                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         39045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       241739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           299204                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5201381211                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5201381211                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       156000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       156000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1003602500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1003602500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1752986500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1752986500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2855704500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2855704500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1752986500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3859307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5612293500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1752986500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3859307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5201381211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10813674711                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.062085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.062085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.062299                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062299                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.054472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054472                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.062299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.056527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058257                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.062299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.056527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303330                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 21516.516619                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21516.516619                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        15600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15600                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86674.367389                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86674.367389                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 95167.562432                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95167.562432                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103972.347630                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103972.347630                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 95167.562432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 98842.540658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97664.552336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 95167.562432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 98842.540658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 21516.516619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36141.477758                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        218085                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       108985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102690                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45788                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58018                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11578                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11578                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         102690                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       332353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 332353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10243584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10243584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            114279                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  114279    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              114279                       # Request fanout histogram
system.membus.reqLayer0.occupancy           448775629                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          601237682                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1971536                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       985136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         184935                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       184935                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  81032692500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            799904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       582607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       448298                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58018                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           263529                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        295680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       504226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       886759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2071183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2957942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     37829056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88347776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126176832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          367346                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2931136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1353754                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140480                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347485                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1163578     85.95%     85.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190176     14.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1353754                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1970885000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         443597339                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1036140416                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
