#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  5 10:03:07 2023
# Process ID: 16312
# Current directory: C:/Users/pen/Desktop/FPGA/DataMem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18920 C:\Users\pen\Desktop\FPGA\DataMem\DataMem.xpr
# Log file: C:/Users/pen/Desktop/FPGA/DataMem/vivado.log
# Journal file: C:/Users/pen/Desktop/FPGA/DataMem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pen/Desktop/FPGA/DataMem/DataMem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/PenProgram/Xilinx/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: DataMem
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1258.840 ; gain = 227.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:22]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:30]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:45]
INFO: [Synth 8-251] 0 :*xxxxxxxxx <= xxxxxxxx [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:45]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (1#1) [C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v:22]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1307.957 ; gain = 276.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1307.957 ; gain = 276.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1307.957 ; gain = 276.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1307.957 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1333.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1444.566 ; gain = 413.238
8 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1444.566 ; gain = 644.688
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  5 10:03:58 2023...
