#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 14 11:49:22 2022
# Process ID: 14160
# Current directory: C:/FPGAProjects/VGAUnsalan/VGAUnsalan.runs/synth_1
# Command line: vivado.exe -log VGA_top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_top_module.tcl
# Log file: C:/FPGAProjects/VGAUnsalan/VGAUnsalan.runs/synth_1/VGA_top_module.vds
# Journal file: C:/FPGAProjects/VGAUnsalan/VGAUnsalan.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGA_top_module.tcl -notrace
Command: synth_design -top VGA_top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15724
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.922 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_top_module' [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/sources_1/imports/Chapter12/VGA_top_module.vhd:13]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/FPGAProjects/VGAUnsalan/VGAUnsalan.runs/synth_1/.Xil/Vivado-14160-DESKTOP-AFNEJRD/realtime/clk_wiz_0_stub.v:5' bound to instance 'clock' of component 'clk_wiz_0' [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/sources_1/imports/Chapter12/VGA_top_module.vhd:47]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.runs/synth_1/.Xil/Vivado-14160-DESKTOP-AFNEJRD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.runs/synth_1/.Xil/Vivado-14160-DESKTOP-AFNEJRD/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at 'C:/FPGAProjects/VGAUnsalan/VGAUnsalan.runs/synth_1/.Xil/Vivado-14160-DESKTOP-AFNEJRD/realtime/dist_mem_gen_0_stub.v:6' bound to instance 'memory' of component 'dist_mem_gen_0' [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/sources_1/imports/Chapter12/VGA_top_module.vhd:50]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.runs/synth_1/.Xil/Vivado-14160-DESKTOP-AFNEJRD/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (2#1) [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.runs/synth_1/.Xil/Vivado-14160-DESKTOP-AFNEJRD/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-3491] module 'VGA_module' declared at 'C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/sources_1/imports/Chapter12/VGA_module.vhd:5' bound to instance 'VGA' of component 'VGA_module' [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/sources_1/imports/Chapter12/VGA_top_module.vhd:53]
INFO: [Synth 8-638] synthesizing module 'VGA_module' [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/sources_1/imports/Chapter12/VGA_module.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'VGA_module' (3#1) [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/sources_1/imports/Chapter12/VGA_module.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'VGA_top_module' (4#1) [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/sources_1/imports/Chapter12/VGA_top_module.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1008.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.922 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1008.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGAProjects/VGAUnsalan/VGAUnsalan.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock'
Finished Parsing XDC File [c:/FPGAProjects/VGAUnsalan/VGAUnsalan.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock'
Parsing XDC File [c:/FPGAProjects/VGAUnsalan/VGAUnsalan.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'memory'
Finished Parsing XDC File [c:/FPGAProjects/VGAUnsalan/VGAUnsalan.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'memory'
Parsing XDC File [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc:248]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc:249]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc:250]
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc:258]
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc:259]
Finished Parsing XDC File [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/VGA_top_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGAProjects/VGAUnsalan/VGAUnsalan.srcs/constrs_1/imports/Basys3 and Arty Top Modules/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1037.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1037.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1037.141 ; gain = 28.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1037.141 ; gain = 28.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/FPGAProjects/VGAUnsalan/VGAUnsalan.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/FPGAProjects/VGAUnsalan/VGAUnsalan.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clock. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for memory. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1037.141 ; gain = 28.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1037.141 ; gain = 28.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1037.141 ; gain = 28.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1037.141 ; gain = 28.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1040.020 ; gain = 31.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1040.836 ; gain = 31.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clock has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1047.574 ; gain = 38.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1047.574 ; gain = 38.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1047.574 ; gain = 38.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1047.574 ; gain = 38.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1047.574 ; gain = 38.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1047.574 ; gain = 38.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_wiz      |     1|
|2     |dist_mem_gen |     1|
|3     |CARRY4       |     4|
|4     |LUT1         |     3|
|5     |LUT2         |     4|
|6     |LUT3         |     6|
|7     |LUT4         |     6|
|8     |LUT5         |     7|
|9     |LUT6         |    11|
|10    |FDRE         |    31|
|11    |FDSE         |    13|
|12    |OBUF         |    10|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1047.574 ; gain = 38.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1047.574 ; gain = 10.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1047.574 ; gain = 38.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1056.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1064.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1064.887 ; gain = 55.965
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/FPGAProjects/VGAUnsalan/VGAUnsalan.runs/synth_1/VGA_top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_top_module_utilization_synth.rpt -pb VGA_top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 14 11:50:13 2022...
