# OSDT Weekly 2023-10-18 ç¬¬224æœŸ

ç‚¹å‡»ã€ŒæŸ¥çœ‹åŸæ–‡ã€è·³è½¬åˆ° GitHub ä¸Šå¯¹åº”æ–‡ä»¶ï¼Œé“¾æ¥å°±å¯ä»¥ç‚¹å‡»äº†ã€‚

### è¿‘æœŸæ´»åŠ¨

- [å‘¨å…­ä¸‹åˆ2ç‚¹ï¼Œè¥¿å®‰çº¿ä¸‹meetupï¼Œç»ˆäºè§é¢å•¦ï¼10æœˆ21æ—¥ï¼ŒååŸç›¸èšç¬¬8ç«™](https://mp.weixin.qq.com/s/i_4iduc5e87QvyZ8IUHiXg)

## ç¼–è¯‘ç¤¾åŒºçš„å…«å¦ä¿¡æ¯

- [C++ ä¸­æ–‡å‘¨åˆŠ ç¬¬ 134 æœŸ](https://mp.weixin.qq.com/s/wo2-RTP8r94dcYYHVabGmQ)

### GCC

- Intel Clear Water Forest and Panther Lake æ¥äº†
  [PATCH 0/3] Add Intel new cpu archs
  https://gcc.gnu.org/pipermail/gcc-patches/2023-October/633096.html

- è®¡ç®—æ‰€LoongArchè‡ªåŠ¨å‘é‡åŒ–ä¼˜åŒ–
  [PATCH 0/3] Optimize loongarch vector implementation.
  https://gcc.gnu.org/pipermail/gcc-patches/2023-October/633086.html

- éå¸¸å¥½çš„è®¨è®º Register allocation cost question
  https://gcc.gnu.org/pipermail/gcc/2023-October/242678.html

- Vectorizer for types with different size
  https://gcc.gnu.org/pipermail/gcc/2023-October/242719.html

- [PATCH V2 00/14] Refactor and cleanup vsetvl pass
  https://gcc.gnu.org/pipermail/gcc-patches/2023-October/633231.html

- [PATCH v7] Implement new RTL optimizations pass: fold-mem-offsets.
  https://gcc.gnu.org/pipermail/gcc-patches/2023-October/633149.html

- ç±»ä¼¼çš„RISC-V Patch Setæœ¬å‘¨å¾ˆå¤šï¼ŒåŸºæœ¬æ˜¯å¤§é™†RISC-Våˆåˆ›å…¬å¸è´¡çŒ®ï¼Œé¼“æŒï¼
  [PATCH v1] RISC-V: Support FP lceil/lceilf auto vectorization
  https://gcc.gnu.org/pipermail/gcc-patches/2023-October/632799.html

### Binutils/GDB

- å¯¹code sizeæœ‰ä¸€å®šæå‡çš„é“¾æ¥æ—¶ä¼˜åŒ–
  [PATCH 0/2] RISC-V: Preparation for more generic linker relaxation
  https://sourceware.org/pipermail/binutils/2023-October/129952.html

- [PATCH 0/4] sim: riscv: Compressed instruction simulation and semi-hosting support
  https://sourceware.org/pipermail/gdb-patches/2023-October/203337.html

- [PATCH 00/11] GDB: Require C++17
  https://sourceware.org/pipermail/gdb-patches/2023-October/203206.html

### GLIBC

- [PATCH v2 00/19] Improve loader environment variable handling
  https://sourceware.org/pipermail/libc-alpha/2023-October/152138.html

- [PATCH] RISC-V: Enable static-pie.
  https://sourceware.org/pipermail/libc-alpha/2023-October/152132.html

- å¾ˆé•¿çš„è®¨è®ºï¼Œæ¨èå¯¹Linuxå‘è¡Œç‰ˆé»˜è®¤é…ç½®æ€§èƒ½å¹²å…´è¶£çš„åŒå­¦é˜…è¯»
  RFC: system-wide default tunables
  https://sourceware.org/pipermail/libc-alpha/2023-October/151971.html

### LLVM/Clang/LLDB/LLD

æœ¬èŠ‚å†…å®¹æ¥è‡ª [LLVM Weekly ç¬¬ 511 æœŸ](http://llvmweekly.org/issue/511)ï¼Œ
[Alex Bradbury](https://www.linkedin.com/in/alex-bradbury/) å¤§å“¥æŒç»­ç¨³å®šè¾“å‡ºã€‚

* ä¼˜ç§€ï¼š I wrote up a summary of [some of the main RISC-V related developments for LLVM 17](https://muxup.com/2023q4/whats-new-for-risc-v-in-llvm-17).

* ğŸ‰MaskRayğŸ‰ Fangrui Song wrote about [global variable instrumentation in AddressSanitizer](https://maskray.me/blog/2023-10-15-address-sanitizer-global-variable-instrumentation).

* SYCL åœ¨å›½å†…æœ‰ç”¨æˆ·ä¸ï¼Ÿ Intel have posted a collection of SYCL related RFCs, all handily linked to from this [overview RFC on adding full support for the SYCL programming model](https://discourse.llvm.org/t/rfc-add-full-support-for-the-sycl-programming-model/74080).

* è®¨è®ºå¾ˆçƒ­çƒˆï¼š Chris Bieneman posted an [RFC proposal for project governance](https://discourse.llvm.org/t/rfc-a-proposal-for-project-governance/74021).  This was co-authored with Mehdi Amini, Aaron Ballman, Eric Christopher, and Reid Kleckner, and presented at the LLVM Dev Meeting last week.

* ç¾¡æ…•èƒ½å»ç¾å›½çš„ä¼™ä¼´ï¼š Various notes from discussions at the LLVM Dev Meeting were shared: [the LLVM libc roundtable](https://discourse.llvm.org/t/notes-from-the-llvm-libc-roundtable/74047), [Community.o workshop discussions](https://discourse.llvm.org/t/community-o-workshop-us-llvm-dev-meeting-2023/73994), and [ML-guided compiler optimization in LLVM workshop](https://discourse.llvm.org/t/llvm-dev23-ml-guided-compiler-optimization-in-llvm-workshop/73090/3).

* å¥½ï¼š MLIR News #57 [is out](https://discourse.llvm.org/t/mlir-news-57th-edition-11th-october-2023/73949), and as always provides a great rundown of recent MLIR developments.

* ç ä½ï¼š Some of the slides were [shared](https://discourse.llvm.org/t/practical-compiler-optimizations-for-wsc-workshop-us-llvm-dev-meeting-2023/73998) from the Compiler Optimizations for Warehouse Scale Computing Workshop at the LLVM Dev Meeting.

* æ³¨æ„ï¼š Jonas Devlieghere proposed [renaming lldb-vscode to lldb-dap](https://discourse.llvm.org/t/rfc-rename-lldb-vscode-to-lldb-dap/74075).  So far, all respondents are in favour.

* åŠ æ²¹ï¼Œç°åœ¨å¥½åƒæ•ˆæœè¿˜ä¸æ˜æ˜¾ï¼š Mingming Liu shared a proposal for [improving profile-guided call graph sort](https://discourse.llvm.org/t/rfc-for-better-call-graph-sort-build-a-more-complete-call-graph-by-adding-more-indirect-call-edges/74029).

* å‰å®³äº†ï¼š TSan gained support for 64-bit RISC-V.
  [46cb8d9](https://github.com/llvm/llvm-project/commit/46cb8d9a3252).

### QEMU (RISC-V)

- é£å¹³æµªé™

### RISC-V in China

- 10æœˆ18æ—¥ï¼Œç®—èƒ½å…¬å¸è”åˆ SiFiveã€PLCT Lab ç­‰ä¼™ä¼´åœ¨åŒ—äº¬ ICPark è¿›è¡Œäº†æ–°äº§å“ SG2380 çš„ Kickoff ä»ªå¼ã€‚
- PLCT Lab å‘èµ·äº† [é¦–å±Šã€ŒRISC-V è½¯ä»¶ç§»æ¤åŠä¼˜åŒ–é”¦æ ‡èµ›ã€](https://mp.weixin.qq.com/s/3q8f-KxgS4AY3IKLdXPSfg)

### RT-Thread ç¤¾åŒº

- é£å¹³æµªé™ã€‚æ‹›å‹Ÿå¿—æ„¿è€…å°ç¼–ã€‚

### TVM / AI Compilers

- é£å¹³æµªé™ã€‚æ‹›å‹Ÿå¿—æ„¿è€…å°ç¼–ã€‚

### æœ¬å‘¨å·¥å…·é“¾å²—ä½

**å¾€æœŸç¤¾æ‹›åŠå®ä¹ ç”Ÿæ‹›è˜é•¿æœŸæœ‰æ•ˆã€‚**

- [PLCT Lab æ–°å¼€æ”¾100åå¼€æºå®ä¹ å²—ä½ï¼Œé¢å‘ RISC-V ç§»æ¤æ“ä½œç³»ç»Ÿã€æ•°æ®åº“ã€ç½‘ç»œåŸºç¡€åº“](https://mp.weixin.qq.com/s/ebvIxcplB8Jtw18LMoXTTQ)
- [PLCT å®ä¹ ï¼š BJ100 RISC-V nettle å¼€å‘å®ä¹ ç”Ÿ](https://mp.weixin.qq.com/s/GEUKRlxILFpdHQbv-yxWQQ)
- [PLCT å®ä¹ ï¼š BJ99 RISC-V OpenSSL å¼€å‘å®ä¹ ç”Ÿ](https://mp.weixin.qq.com/s/pzy6sbW50r3aLw3Dt36oBQ)
- [PLCT å®ä¹ ï¼š BJ98 Flutter RISC-V å¼€å‘å®ä¹ ç”Ÿ](https://mp.weixin.qq.com/s/gQYT_rhtLE8jGg6WWAztDA)
- [å¼€æºå®ä¹ ï¼šç®—èƒ½ç§‘æŠ€æ‹›å‹ŸAIå¼€æºå·¥å…·é“¾å¼€å‘ï¼ˆTPU-MLIRé¡¹ç›®ï¼‰](https://mp.weixin.qq.com/s/IBJh0ip4k11PzIMZecsWSw)
- [DynamoRIO RISC-V ç§»æ¤å¼€å‘å®ä¹ ç”Ÿæ‹›è˜ï¼ˆPLCTå®éªŒå®¤ï¼‰](https://mp.weixin.qq.com/s/J_5TjT6DOqeOXJXQI5VQxw)
- [PLCTå®éªŒå®¤å¼€å§‹æ‹›å‹Ÿ Mono ç³»ç»Ÿå¼€å‘å®ä¹ ç”Ÿï¼Œè´Ÿè´£ RISC-V ç§»æ¤åŠä¼˜åŒ–](https://mp.weixin.qq.com/s/whEW7Hay1jIP1tBzIPay1A)
- [PLCTå®éªŒå®¤é•¿æœŸæ‹›å‹Ÿå®‰å“ç³»ç»Ÿï¼ˆAOSPï¼‰å¼€å‘å®ä¹ ç”Ÿï¼Œå‡çº§å’Œç»´æŠ¤ AOSP for RISC-V å¼€æºé¡¹ç›®](https://mp.weixin.qq.com/s/dJP2cEB1nex2inR5c-cJog)


### æœ¬å‘¨æ¨èé˜…è¯»

æœ¬å‘¨æ¨èï¼šã€Šäººä½“äº¤æ˜“ã€‹

ä½œè€…ï¼š æ–¯ç§‘ç‰¹Â·å¡å°¼

è¯‘è€…ï¼š å§šæ€¡å¹³

æ¨èï¼š å°ç¼–1å·

ä½œä¸ºä¸ªä½“ï¼Œæˆ‘ä»¬æ¯å¤©èƒ½å¤Ÿæ¥è§¦åˆ°çš„åªæ˜¯ä¸–ç•Œå¾®å°çš„ä¸€éƒ¨åˆ†ã€‚å¦‚æœæˆ‘ä»¬è¶³å¤Ÿå¹¸è¿ï¼Œå¯ä»¥ç”Ÿæ´»åœ¨æ²¡æœ‰æˆ˜äº‰å’Œé¥¥è’ã€æ²¡æœ‰ç˜Ÿç–«å’Œç–¯ç‹—å’¬äººçš„æ—¥å¸¸é‡Œï¼Œæ²¡æœ‰é«˜å¢™å›´å›°ï¼Œæ²¡æœ‰ç‚¸å¼¹è½°ç‚¸ã€‚å¦‚æœæˆ‘ä»¬æ›´åŠ å¾—åˆ°ä¸Šå¤©çš„çœ·é¡¾ï¼Œé‚£ä¹ˆä¼šé‡åˆ°åƒç½—ç¿”æ•™æˆè¿™æ ·æ¸…é†’çš„çŸ¥è¯†åˆ†å­å¹³é™çš„æé†’æˆ‘ä»¬ï¼Œæˆ‘ä»¬çš„æ‰€å¾—å¹¶éå®Œå…¨è‡ªå·±åŠªåŠ›æ‰€å¾—ï¼Œè€Œæ˜¯å¾ˆå¤§ç¨‹åº¦ä¸Šä¸ç”±è‡ªå·±é€‰æ‹©ã€‚

è¿™æœ¬ã€Šäººä½“äº¤æ˜“ã€‹æ˜¯ç»™å¯¹ä¸–ç•Œå……æ»¡å¥½å¥‡å’Œæ€€ç–‘çš„å°ä¼™ä¼´å‡†å¤‡çš„ã€‚å®ƒä¼šå‘ä½ æå‡ºä½ ä¸æ›¾æ³¨æ„è¿‡çš„é—®é¢˜ï¼Œæ­å¼€ç°åœ¨èµ„æœ¬ä¸»ä¹‰å’Œå¸‚åœºç»æµçš„å±‚å±‚åŒ…è£¹ä¹‹ä¸‹ï¼Œå°šæœªè¢«å®Œç¾å›ç­”çš„é“å¾·å›°å¢ƒ â€”â€” å¹¶ä¸”å¹¶ä¸æ˜¯å¾ˆå°‘è§çš„ä¼´éšç€è¿æ³•çŠ¯ç½ªå’Œå¼±è€…çš„å“­æ³£ã€‚å¦‚æœäººä½“å™¨å®˜å¯ä»¥è¢«ä¹°å–ï¼Œé‚£ä¹ˆä¸€å®šä¼šå¯¼è‡´å¼ºè€…å¯¹å¼±è€…çš„å‰¥å‰Šï¼›è€Œå¦‚æœäººä½“çš„å™¨å®˜æ‘˜å–è¢«å®Œå…¨çš„ç¦æ­¢ï¼Œé‚£ä¹ˆä¸€å®šä¼šåˆ›é€ å‡ºæ›´åŠ è„±ç¦»ç›‘ç®¡çš„é»‘å¸‚ã€‚

ç¡ä¸ªå¥½è§‰ï¼Œç„¶åç¿»å¼€è¿™æœ¬ä¹¦ï¼Œé¢å¯¹è¿™ä¸ªä¸–ç•Œçš„å¦ä¸€å±‚ç°æš—ã€‚