Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'SCL' to bel 'X0/Y13/io1'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'MOSI' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      242 LCs used as LUT4 only
Info:       77 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       25 LCs used as DFF only
Info: Packing carries..
Info:       58 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 105)
Info: promoting $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 [cen] (fanout 22)
Info: promoting $abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 [cen] (fanout 16)
Info: promoting $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 [cen] (fanout 16)
Info: promoting $PACKER_GND_NET (fanout 3)
Info: Constraining chains...
Info:       16 LCs used to legalise carry chains.
Info: Checksum: 0xa22e1cea

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0xb26517ac

Info: Device utilisation:
Info: 	         ICESTORM_LC:   420/ 1280    32%
Info: 	        ICESTORM_RAM:     3/   16    18%
Info: 	               SB_IO:     6/  112     5%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 320 cells, random placement wirelen = 4961.
Info:     at initial placer iter 0, wirelen = 106
Info:     at initial placer iter 1, wirelen = 85
Info:     at initial placer iter 2, wirelen = 84
Info:     at initial placer iter 3, wirelen = 85
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 156, spread = 1742, legal = 1807; time = 0.02s
Info:     at iteration #1, type SB_GB: wirelen solved = 1791, spread = 1817, legal = 1827; time = 0.00s
Info:     at iteration #1, type ICESTORM_RAM: wirelen solved = 1711, spread = 1718, legal = 1739; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 87, spread = 1864, legal = 1851; time = 0.04s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 246, spread = 1314, legal = 1552; time = 0.04s
Info:     at iteration #2, type SB_GB: wirelen solved = 1530, spread = 1552, legal = 1552; time = 0.00s
Info:     at iteration #2, type ICESTORM_RAM: wirelen solved = 1492, spread = 1492, legal = 1500; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 110, spread = 1544, legal = 1684; time = 0.03s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 293, spread = 1313, legal = 1504; time = 0.04s
Info:     at iteration #3, type SB_GB: wirelen solved = 1469, spread = 1500, legal = 1488; time = 0.00s
Info:     at iteration #3, type ICESTORM_RAM: wirelen solved = 1387, spread = 1387, legal = 1429; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 140, spread = 1330, legal = 1513; time = 0.02s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 271, spread = 1411, legal = 1495; time = 0.02s
Info:     at iteration #4, type SB_GB: wirelen solved = 1477, spread = 1499, legal = 1504; time = 0.00s
Info:     at iteration #4, type ICESTORM_RAM: wirelen solved = 1361, spread = 1361, legal = 1416; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 184, spread = 1220, legal = 1404; time = 0.03s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 292, spread = 1284, legal = 1396; time = 0.03s
Info:     at iteration #5, type SB_GB: wirelen solved = 1377, spread = 1399, legal = 1397; time = 0.00s
Info:     at iteration #5, type ICESTORM_RAM: wirelen solved = 1309, spread = 1309, legal = 1364; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 219, spread = 1234, legal = 1415; time = 0.03s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 265, spread = 1236, legal = 1351; time = 0.05s
Info:     at iteration #6, type SB_GB: wirelen solved = 1332, spread = 1353, legal = 1351; time = 0.00s
Info:     at iteration #6, type ICESTORM_RAM: wirelen solved = 1259, spread = 1259, legal = 1278; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 209, spread = 1236, legal = 1396; time = 0.05s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 329, spread = 1213, legal = 1334; time = 0.04s
Info:     at iteration #7, type SB_GB: wirelen solved = 1300, spread = 1322, legal = 1320; time = 0.00s
Info:     at iteration #7, type ICESTORM_RAM: wirelen solved = 1261, spread = 1265, legal = 1327; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 268, spread = 1229, legal = 1363; time = 0.04s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 366, spread = 1111, legal = 1283; time = 0.04s
Info:     at iteration #8, type SB_GB: wirelen solved = 1264, spread = 1285, legal = 1284; time = 0.00s
Info:     at iteration #8, type ICESTORM_RAM: wirelen solved = 1239, spread = 1239, legal = 1255; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 299, spread = 1174, legal = 1409; time = 0.02s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 376, spread = 1321, legal = 1399; time = 0.03s
Info:     at iteration #9, type SB_GB: wirelen solved = 1378, spread = 1408, legal = 1398; time = 0.00s
Info:     at iteration #9, type ICESTORM_RAM: wirelen solved = 1331, spread = 1331, legal = 1352; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 309, spread = 1114, legal = 1270; time = 0.03s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 451, spread = 1250, legal = 1295; time = 0.04s
Info:     at iteration #10, type SB_GB: wirelen solved = 1281, spread = 1297, legal = 1295; time = 0.02s
Info:     at iteration #10, type ICESTORM_RAM: wirelen solved = 1219, spread = 1217, legal = 1265; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 330, spread = 1032, legal = 1223; time = 0.05s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 536, spread = 1153, legal = 1281; time = 0.01s
Info:     at iteration #11, type SB_GB: wirelen solved = 1267, spread = 1282, legal = 1282; time = 0.00s
Info:     at iteration #11, type ICESTORM_RAM: wirelen solved = 1160, spread = 1175, legal = 1256; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 359, spread = 1005, legal = 1239; time = 0.02s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 446, spread = 1101, legal = 1204; time = 0.04s
Info:     at iteration #12, type SB_GB: wirelen solved = 1188, spread = 1203, legal = 1211; time = 0.01s
Info:     at iteration #12, type ICESTORM_RAM: wirelen solved = 1145, spread = 1164, legal = 1251; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 316, spread = 1033, legal = 1263; time = 0.02s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 504, spread = 1020, legal = 1230; time = 0.03s
Info:     at iteration #13, type SB_GB: wirelen solved = 1215, spread = 1238, legal = 1225; time = 0.00s
Info:     at iteration #13, type ICESTORM_RAM: wirelen solved = 1151, spread = 1255, legal = 1266; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 360, spread = 974, legal = 1253; time = 0.02s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 481, spread = 1047, legal = 1299; time = 0.04s
Info:     at iteration #14, type SB_GB: wirelen solved = 1281, spread = 1298, legal = 1299; time = 0.00s
Info:     at iteration #14, type ICESTORM_RAM: wirelen solved = 1230, spread = 1288, legal = 1337; time = 0.02s
Info:     at iteration #14, type ALL: wirelen solved = 400, spread = 999, legal = 1259; time = 0.03s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 489, spread = 1249, legal = 1340; time = 0.02s
Info:     at iteration #15, type SB_GB: wirelen solved = 1323, spread = 1339, legal = 1342; time = 0.00s
Info:     at iteration #15, type ICESTORM_RAM: wirelen solved = 1272, spread = 1274, legal = 1351; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 420, spread = 1036, legal = 1268; time = 0.01s
Info: HeAP Placer Time: 1.55s
Info:   of which solving equations: 1.05s
Info:   of which spreading cells: 0.12s
Info:   of which strict legalisation: 0.03s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 96, wirelen = 1223
Info:   at iteration #5: temp = 0.000000, timing cost = 110, wirelen = 952
Info:   at iteration #10: temp = 0.000000, timing cost = 117, wirelen = 879
Info:   at iteration #15: temp = 0.000000, timing cost = 103, wirelen = 847
Info:   at iteration #17: temp = 0.000000, timing cost = 106, wirelen = 861 
Info: SA placement time 0.46s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 67.51 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 5.63 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 12964,  13617) |***************** 
Info: [ 13617,  14270) |* 
Info: [ 14270,  14923) |********** 
Info: [ 14923,  15576) |******** 
Info: [ 15576,  16229) |********************************* 
Info: [ 16229,  16882) |*************************************** 
Info: [ 16882,  17535) |******** 
Info: [ 17535,  18188) |****************************************************** 
Info: [ 18188,  18841) |************************************** 
Info: [ 18841,  19494) |**** 
Info: [ 19494,  20147) |*********** 
Info: [ 20147,  20800) |************ 
Info: [ 20800,  21453) |*********** 
Info: [ 21453,  22106) |********************* 
Info: [ 22106,  22759) |******************************* 
Info: [ 22759,  23412) |*** 
Info: [ 23412,  24065) |********* 
Info: [ 24065,  24718) |********** 
Info: [ 24718,  25371) |********* 
Info: [ 25371,  26024) |******************************************************** 
Info: Checksum: 0xf484f029

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1323 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       63        846 |   63   846 |       388|       0.18       0.18|
Info:       1476 |      143       1243 |   80   397 |         0|       0.10       0.28|
Info: Routing complete.
Info: Router1 time 0.28s
Info: Checksum: 0x22e45274

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  3.2  3.2  Source cmd_bram_inst.cmd_memory.0.0.0_RAM.RDATA_0
Info:  0.9  4.0    Net cb_data_out[0] budget 3.506000 ns (3,5) -> (4,6)
Info:                Sink $abc$9120$auto$blifparse.cc:492:parse_blif$9146_LC.I0
Info:                Defined in:
Info:                  demo.v:123
Info:                  cmd_bram.v:11
Info:  0.7  4.7  Source $abc$9120$auto$blifparse.cc:492:parse_blif$9146_LC.O
Info:  0.9  5.6    Net $abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_ budget 3.506000 ns (4,6) -> (5,7)
Info:                Sink $abc$9120$auto$blifparse.cc:492:parse_blif$9286_LC.I0
Info:  0.7  6.2  Source $abc$9120$auto$blifparse.cc:492:parse_blif$9286_LC.O
Info:  1.9  8.1    Net $abc$9120$procmux$2478_Y[13]_new_ budget 3.564000 ns (5,7) -> (7,8)
Info:                Sink $abc$9120$auto$blifparse.cc:492:parse_blif$9317_LC.I2
Info:  0.6  8.7  Source $abc$9120$auto$blifparse.cc:492:parse_blif$9317_LC.O
Info:  0.9  9.5    Net $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478 budget 3.564000 ns (7,8) -> (8,9)
Info:                Sink $abc$9120$auto$blifparse.cc:492:parse_blif$9323_LC.I0
Info:  0.7 10.2  Source $abc$9120$auto$blifparse.cc:492:parse_blif$9323_LC.O
Info:  1.3 11.5    Net $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276 budget 3.564000 ns (8,9) -> (11,9)
Info:                Sink $abc$9120$auto$blifparse.cc:492:parse_blif$9322_LC.I1
Info:  0.6 12.1  Source $abc$9120$auto$blifparse.cc:492:parse_blif$9322_LC.O
Info:  1.8 13.9    Net $abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8364 budget 3.564000 ns (11,9) -> (11,9)
Info:                Sink $abc$9120$auto$blifparse.cc:492:parse_blif$9362_LC.CEN
Info:  0.1 14.0  Setup $abc$9120$auto$blifparse.cc:492:parse_blif$9362_LC.CEN
Info: 6.4 ns logic, 7.7 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $abc$9120$auto$blifparse.cc:492:parse_blif$9148_LC.O
Info:  2.3  3.1    Net $abc$9120$auto$ice40_ffinit.cc:141:execute$9052 budget 13.161000 ns (5,12) -> (11,9)
Info:                Sink $abc$9120$auto$blifparse.cc:492:parse_blif$9336_LC.I0
Info:  0.7  3.8  Source $abc$9120$auto$blifparse.cc:492:parse_blif$9336_LC.O
Info:  1.3  5.1    Net CS$SB_IO_OUT budget 13.160000 ns (11,9) -> (13,9)
Info:                Sink CS$sb_io.D_OUT_0
Info:                Defined in:
Info:                  demo.v:66
Info: 1.5 ns logic, 3.7 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 71.21 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 5.13 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 13734,  14349) |** 
Info: [ 14349,  14964) |********* 
Info: [ 14964,  15579) |******************************* 
Info: [ 15579,  16194) |***************** 
Info: [ 16194,  16809) |********************************** 
Info: [ 16809,  17424) |********* 
Info: [ 17424,  18039) |******************************** 
Info: [ 18039,  18654) |**************************************** 
Info: [ 18654,  19269) |**************** 
Info: [ 19269,  19884) |************ 
Info: [ 19884,  20499) |***************************** 
Info: [ 20499,  21114) |************** 
Info: [ 21114,  21729) |*********************** 
Info: [ 21729,  22344) |*************** 
Info: [ 22344,  22959) |************ 
Info: [ 22959,  23574) |****** 
Info: [ 23574,  24189) |************ 
Info: [ 24189,  24804) |********* 
Info: [ 24804,  25419) |***** 
Info: [ 25419,  26034) |********************************************************** 

Info: Program finished normally.
