// pattern_pwm module add dac_data [7:0]
module pattern_ad9748 #(
    parameter _PAT_WIDTH = 8  ,  // æ¨¡å¼å¯„å­˜å™¨å®½ï¿??
    parameter _DAC_WIDTH = 8    // æ¨¡å¼å¯„å­˜å™¨å®½ï¿??
) (
    input         clk,
    input         rst_n,        // å¼‚æ­¥å¤ä½ï¼ˆä½æœ‰æ•ˆï¿??
    input         pwm_en,       // ä½¿èƒ½ä¿¡å·
    input [7:0]   duty_num,     // å ç©ºæ¯”å‘¨æœŸæ•°
    input [15:0]  pulse_dessert,// è„‰å†²é—´éš”å‘¨æœŸï¿??
    input [7:0]   pulse_num,    // è„‰å†²æ¬¡æ•°ï¿??0=æ— é™ï¿??
    input  [_PAT_WIDTH-1:0] PAT, // æ¨¡å¼å¯„å­˜ï¿??
    output reg [_DAC_WIDTH-1:0]     dac_data,      // PWMè¾“å‡º
    output reg    pwm_out,      // PWMè¾“å‡º
    output reg    busy,         // å¿™ä¿¡ï¿??
    output reg    valid         // PWMç»“æŸæ ‡å¿—
);

// çŠ¶ï¿½?ï¿½æœºå®šä¹‰
localparam IDLE      = 3'd0;
localparam ACTIVE    = 3'd1;
localparam INTERVAL  = 3'd2;
localparam FINISH    = 3'd3;

reg [2:0]   state;
reg [7:0]   bit_cnt;           // ä½è®¡æ•°å™¨
reg [7:0]   duty_cnt;          // å ç©ºæ¯”è®¡æ•°å™¨
reg [15:0]  wait_cnt;          // é—´éš”è®¡æ•°ï¿??
reg [7:0]   pulse_cnt;         // è„‰å†²è®¡æ•°ï¿??
reg [7:0]   pat_bit;           // PATï¿??é«˜ä½ï¿??æµ‹ç»“ï¿??
reg         en_fall;           // ä½¿èƒ½ä¸‹é™æ²¿æ£€ï¿??
reg         last_pwm_en;       // ä½¿èƒ½ä¿¡å·ç¼“å­˜
reg         async_stop;        // å¼‚æ­¥åœæ­¢æ ‡å¿—

// PATï¿??é«˜ä½ï¿??æµ‹ï¿½?ï¿½è¾‘
integer i;
reg     found;
always @(*) begin
    pat_bit = 0;
    found = 0;
    for (i = _PAT_WIDTH-1; i >= 0; i = i-1) begin
        if (!found && PAT[i]) begin
            pat_bit = i;
            found = 1;
        end
    end
end

// ä½¿èƒ½ä¸‹é™æ²¿æ£€æµ‹å’Œå¼‚æ­¥åœæ­¢æ§åˆ¶
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        last_pwm_en <= 1'b0;
        async_stop <= 1'b0;
    end
    else begin
        last_pwm_en <= pwm_en;
        // ï¿??æµ‹åˆ°ä¸‹é™æ²¿ä¸”å¤„äºæ— é™æ¨¡å¼
        if ((~pwm_en) & last_pwm_en & (pulse_num == 0)) 
            async_stop <= 1'b1;
        // æ¸…é™¤å¼‚æ­¥åœæ­¢æ ‡å¿—
        if (state == FINISH)
            async_stop <= 1'b0;
    end
end

// ä¸»æ§åˆ¶ï¿½?ï¿½è¾‘
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        state      <= IDLE;
        pwm_out    <= 1'b0;
        busy       <= 1'b0;
        valid      <= 1'b0;
        bit_cnt    <= 8'd0;
        duty_cnt   <= 8'h00;
        wait_cnt   <= 16'd0;
        pulse_cnt  <= 8'd0;
    end
    else begin
        valid <= 1'b0;  // é»˜è®¤validä¸ºä½

        case(state)
            IDLE: begin
                if (pwm_en) begin
                    busy      <= 1'b1;
                    state     <= ACTIVE;
                    bit_cnt   <= 8'd0;
                    duty_cnt  <= 8'h00;
                    pulse_cnt <= 8'd0;
                    pwm_out   <= PAT[0];
                end
            end
            
            ACTIVE: begin
                // ä¼˜å…ˆå¤„ç†å¼‚æ­¥åœæ­¢
                if (async_stop) begin
                    state <= FINISH;
                    valid <= 1'b1;
                end
                else begin
                    if (duty_cnt < duty_num) begin
                        duty_cnt <= duty_cnt + 1'b1;
                    end
                    else begin
                        duty_cnt <= 8'h00;
                        if (bit_cnt < pat_bit) begin
                            bit_cnt <= bit_cnt + 1'b1;
                            pwm_out <= PAT[bit_cnt + 1];
                        end
                        else begin
                            pwm_out  <= 1'b0;
                            bit_cnt  <= 8'd0;
                            state    <= INTERVAL;
                            wait_cnt <= 16'd0;
                            // æ›´æ–°è„‰å†²è®¡æ•°ï¼ˆæœ‰é™æ¨¡å¼ï¼‰
                            if (pulse_num != 0) begin
                                pulse_cnt <= pulse_cnt + 1'b1;
                            end
                        end
                    end
                end
            end
            
            INTERVAL: begin
                // ä¼˜å…ˆå¤„ç†å¼‚æ­¥åœæ­¢
                if (async_stop) begin
                    state <= FINISH;
                    valid <= 1'b1;
                end
                else begin
                    if (wait_cnt < pulse_dessert) begin
                        wait_cnt <= wait_cnt + 1'b1;
                    end
                    else begin
                        // ï¿??æŸ¥ç»ˆæ­¢æ¡ï¿??
                        if ((pulse_num !=0 && pulse_cnt >= pulse_num) || 
                            (pulse_num ==0 && async_stop)) begin
                            state <= FINISH;
                            valid <= 1'b1;
                        end
                        else begin
                            state <= ACTIVE;
                            pwm_out <= PAT[0];
                        end
                        wait_cnt <= 16'd0;
                    end
                end
            end
            
            FINISH: begin
                busy  <= 1'b0;
                valid <= 1'b1;
                state <= IDLE;
                pwm_out <= 1'b0;
                // æ¸…é™¤ï¿??æœ‰å·¥ä½œçŠ¶ï¿??
                bit_cnt   <= 8'd0;
                duty_cnt  <= 8'h00;
                wait_cnt  <= 16'd0;
                pulse_cnt <= 8'd0;
            end
        endcase

        // å¼ºåˆ¶ç»ˆæ­¢å¤„ç†ï¼ˆæ‰€æœ‰çŠ¶æ€ï¼‰
        if (async_stop && state != FINISH) begin
            state <= FINISH;
            valid <= 1'b1;
        end
    end
end
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        dac_data <= {_DAC_WIDTH{1'b0}};
    end
    else begin
        if (pwm_out) begin
            dac_data <= {_DAC_WIDTH{1'b1}};
        end
        else begin
            dac_data <= {_DAC_WIDTH{1'b0}};
        end
    end
end
endmodule