{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650473901235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650473901236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 21:28:21 2022 " "Processing started: Wed Apr 20 21:28:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650473901236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650473901236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ABRCKT -c ABRCKT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ABRCKT -c ABRCKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650473901236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650473901833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650473901834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dld_lab1_abrckt.v 5 5 " "Found 5 design units, including 5 entities, in source file dld_lab1_abrckt.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_8_bit " "Found entity 1: Register_8_bit" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650473917221 ""} { "Info" "ISGN_ENTITY_NAME" "2 BRG_Counter " "Found entity 2: BRG_Counter" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650473917221 ""} { "Info" "ISGN_ENTITY_NAME" "3 ABRCKT_DataPath " "Found entity 3: ABRCKT_DataPath" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650473917221 ""} { "Info" "ISGN_ENTITY_NAME" "4 ABRCKT_CU " "Found entity 4: ABRCKT_CU" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650473917221 ""} { "Info" "ISGN_ENTITY_NAME" "5 ABRCKT " "Found entity 5: ABRCKT" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650473917221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650473917221 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DLD_Lab1_ABRCKT.v(30) " "Verilog HDL Instantiation warning at DLD_Lab1_ABRCKT.v(30): instance has no name" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650473917222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ABRCKT " "Elaborating entity \"ABRCKT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650473917255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABRCKT_DataPath ABRCKT_DataPath:Data_Path " "Elaborating entity \"ABRCKT_DataPath\" for hierarchy \"ABRCKT_DataPath:Data_Path\"" {  } { { "DLD_Lab1_ABRCKT.v" "Data_Path" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650473917264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_8_bit ABRCKT_DataPath:Data_Path\|Register_8_bit:BRG_Reg " "Elaborating entity \"Register_8_bit\" for hierarchy \"ABRCKT_DataPath:Data_Path\|Register_8_bit:BRG_Reg\"" {  } { { "DLD_Lab1_ABRCKT.v" "BRG_Reg" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650473917272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRG_Counter ABRCKT_DataPath:Data_Path\|BRG_Counter:comb_3 " "Elaborating entity \"BRG_Counter\" for hierarchy \"ABRCKT_DataPath:Data_Path\|BRG_Counter:comb_3\"" {  } { { "DLD_Lab1_ABRCKT.v" "comb_3" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650473917279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DLD_Lab1_ABRCKT.v(20) " "Verilog HDL assignment warning at DLD_Lab1_ABRCKT.v(20): truncated value with size 32 to match size of target (8)" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650473917279 "|ABRCKT|ABRCKT_DataPath:Data_Path|BRG_Counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABRCKT_CU ABRCKT_CU:CU " "Elaborating entity \"ABRCKT_CU\" for hierarchy \"ABRCKT_CU:CU\"" {  } { { "DLD_Lab1_ABRCKT.v" "CU" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650473917286 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "edges DLD_Lab1_ABRCKT.v(44) " "Verilog HDL Always Construct warning at DLD_Lab1_ABRCKT.v(44): variable \"edges\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650473917286 "|ABRCKT|ABRCKT_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DLD_Lab1_ABRCKT.v(44) " "Verilog HDL assignment warning at DLD_Lab1_ABRCKT.v(44): truncated value with size 32 to match size of target (3)" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650473917286 "|ABRCKT|ABRCKT_CU:CU"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "DLD_Lab1_ABRCKT.v(44) " "Verilog HDL Case Statement warning at DLD_Lab1_ABRCKT.v(44): case item expression covers a value already covered by a previous case item" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 44 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1650473917287 "|ABRCKT|ABRCKT_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ld_en DLD_Lab1_ABRCKT.v(40) " "Verilog HDL Always Construct warning at DLD_Lab1_ABRCKT.v(40): inferring latch(es) for variable \"ld_en\", which holds its previous value in one or more paths through the always construct" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650473917287 "|ABRCKT|ABRCKT_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UxRXIF DLD_Lab1_ABRCKT.v(40) " "Verilog HDL Always Construct warning at DLD_Lab1_ABRCKT.v(40): inferring latch(es) for variable \"UxRXIF\", which holds its previous value in one or more paths through the always construct" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650473917287 "|ABRCKT|ABRCKT_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "edges DLD_Lab1_ABRCKT.v(40) " "Verilog HDL Always Construct warning at DLD_Lab1_ABRCKT.v(40): inferring latch(es) for variable \"edges\", which holds its previous value in one or more paths through the always construct" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650473917287 "|ABRCKT|ABRCKT_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_rst DLD_Lab1_ABRCKT.v(40) " "Verilog HDL Always Construct warning at DLD_Lab1_ABRCKT.v(40): inferring latch(es) for variable \"cnt_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650473917287 "|ABRCKT|ABRCKT_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_en DLD_Lab1_ABRCKT.v(40) " "Verilog HDL Always Construct warning at DLD_Lab1_ABRCKT.v(40): inferring latch(es) for variable \"cnt_en\", which holds its previous value in one or more paths through the always construct" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650473917287 "|ABRCKT|ABRCKT_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DLD_Lab1_ABRCKT.v(56) " "Verilog HDL assignment warning at DLD_Lab1_ABRCKT.v(56): truncated value with size 32 to match size of target (1)" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650473917288 "|ABRCKT|ABRCKT_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_en DLD_Lab1_ABRCKT.v(40) " "Inferred latch for \"cnt_en\" at DLD_Lab1_ABRCKT.v(40)" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650473917288 "|ABRCKT|ABRCKT_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_rst DLD_Lab1_ABRCKT.v(40) " "Inferred latch for \"cnt_rst\" at DLD_Lab1_ABRCKT.v(40)" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650473917288 "|ABRCKT|ABRCKT_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edges\[0\] DLD_Lab1_ABRCKT.v(40) " "Inferred latch for \"edges\[0\]\" at DLD_Lab1_ABRCKT.v(40)" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650473917288 "|ABRCKT|ABRCKT_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edges\[1\] DLD_Lab1_ABRCKT.v(40) " "Inferred latch for \"edges\[1\]\" at DLD_Lab1_ABRCKT.v(40)" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650473917288 "|ABRCKT|ABRCKT_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edges\[2\] DLD_Lab1_ABRCKT.v(40) " "Inferred latch for \"edges\[2\]\" at DLD_Lab1_ABRCKT.v(40)" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650473917289 "|ABRCKT|ABRCKT_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UxRXIF DLD_Lab1_ABRCKT.v(40) " "Inferred latch for \"UxRXIF\" at DLD_Lab1_ABRCKT.v(40)" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650473917289 "|ABRCKT|ABRCKT_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_en DLD_Lab1_ABRCKT.v(40) " "Inferred latch for \"ld_en\" at DLD_Lab1_ABRCKT.v(40)" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650473917289 "|ABRCKT|ABRCKT_CU:CU"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "frequency_divider_input\[0\] GND " "Pin \"frequency_divider_input\[0\]\" is stuck at GND" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650473918174 "|ABRCKT|frequency_divider_input[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frequency_divider_input\[1\] GND " "Pin \"frequency_divider_input\[1\]\" is stuck at GND" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650473918174 "|ABRCKT|frequency_divider_input[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frequency_divider_input\[2\] GND " "Pin \"frequency_divider_input\[2\]\" is stuck at GND" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650473918174 "|ABRCKT|frequency_divider_input[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frequency_divider_input\[3\] GND " "Pin \"frequency_divider_input\[3\]\" is stuck at GND" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650473918174 "|ABRCKT|frequency_divider_input[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frequency_divider_input\[4\] GND " "Pin \"frequency_divider_input\[4\]\" is stuck at GND" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650473918174 "|ABRCKT|frequency_divider_input[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frequency_divider_input\[5\] GND " "Pin \"frequency_divider_input\[5\]\" is stuck at GND" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650473918174 "|ABRCKT|frequency_divider_input[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frequency_divider_input\[6\] GND " "Pin \"frequency_divider_input\[6\]\" is stuck at GND" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650473918174 "|ABRCKT|frequency_divider_input[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "frequency_divider_input\[7\] GND " "Pin \"frequency_divider_input\[7\]\" is stuck at GND" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650473918174 "|ABRCKT|frequency_divider_input[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UxRXIF GND " "Pin \"UxRXIF\" is stuck at GND" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650473918174 "|ABRCKT|UxRXIF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650473918174 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650473918180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650473918304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650473918304 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UxRX " "No output dependent on input pin \"UxRX\"" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650473918341 "|ABRCKT|UxRX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABAUD " "No output dependent on input pin \"ABAUD\"" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650473918341 "|ABRCKT|ABAUD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRGCLK " "No output dependent on input pin \"BRGCLK\"" {  } { { "DLD_Lab1_ABRCKT.v" "" { Text "D:/modelsim_ase/Projects/DLD_Lab1_ABRCKT.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650473918341 "|ABRCKT|BRGCLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650473918341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650473918341 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650473918341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650473918341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650473918356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 21:28:38 2022 " "Processing ended: Wed Apr 20 21:28:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650473918356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650473918356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650473918356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650473918356 ""}
