#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Sep 27 19:32:08 2025
# Process ID: 20740
# Current directory: /home/sysop/Digilent Projects/Clock_v10/Clock_v10.runs/synth_1
# Command line: vivado -log top_nexys_a7_rtc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_nexys_a7_rtc.tcl
# Log file: /home/sysop/Digilent Projects/Clock_v10/Clock_v10.runs/synth_1/top_nexys_a7_rtc.vds
# Journal file: /home/sysop/Digilent Projects/Clock_v10/Clock_v10.runs/synth_1/vivado.jou
# Running On: T480, OS: Linux, CPU Frequency: 3784.529 MHz, CPU Physical cores: 4, Host memory: 25081 MB
#-----------------------------------------------------------
source top_nexys_a7_rtc.tcl -notrace
Command: synth_design -top top_nexys_a7_rtc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20760
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2642.312 ; gain = 0.000 ; free physical = 11444 ; free virtual = 18560
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_nexys_a7_rtc' [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/src/top_nexys_a7_rtc.v:5]
INFO: [Synth 8-6157] synthesizing module 'tick_gen' [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/src/tick_gen.v:4]
	Parameter CLK_HZ bound to: 100000000 - type: integer 
	Parameter SCAN_HZ bound to: 4000 - type: integer 
	Parameter BLINK_HZ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen' (0#1) [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/src/tick_gen.v:4]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/src/debounce.v:4]
	Parameter CLK_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/src/debounce.v:4]
INFO: [Synth 8-6157] synthesizing module 'rtc_core' [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/src/rtc_core.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rtc_core' (0#1) [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/src/rtc_core.v:7]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_mux' [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/src/sevenseg_mux.v:5]
INFO: [Synth 8-226] default block is never used [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/src/sevenseg_mux.v:43]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_mux' (0#1) [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/src/sevenseg_mux.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_nexys_a7_rtc' (0#1) [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/src/top_nexys_a7_rtc.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.312 ; gain = 0.000 ; free physical = 12544 ; free virtual = 19661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.312 ; gain = 0.000 ; free physical = 12545 ; free virtual = 19662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.312 ; gain = 0.000 ; free physical = 12545 ; free virtual = 19662
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.312 ; gain = 0.000 ; free physical = 12539 ; free virtual = 19656
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/constr/nexys_a7_100t_rtc.xdc]
Finished Parsing XDC File [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/constr/nexys_a7_100t_rtc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sysop/Downloads/NexysA7_RTC_Clock_RT_shifted/constr/nexys_a7_100t_rtc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_nexys_a7_rtc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_nexys_a7_rtc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.340 ; gain = 0.000 ; free physical = 12447 ; free virtual = 19564
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.340 ; gain = 0.000 ; free physical = 12447 ; free virtual = 19564
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12521 ; free virtual = 19621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12521 ; free virtual = 19621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12521 ; free virtual = 19621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12512 ; free virtual = 19613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   22 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 16    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               22 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 262   
	   3 Input    4 Bit        Muxes := 52    
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12505 ; free virtual = 19611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12389 ; free virtual = 19495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12372 ; free virtual = 19477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12370 ; free virtual = 19475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12121 ; free virtual = 19235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12115 ; free virtual = 19228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12062 ; free virtual = 19175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12055 ; free virtual = 19168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12042 ; free virtual = 19155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12042 ; free virtual = 19155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    54|
|3     |LUT1   |     8|
|4     |LUT2   |   115|
|5     |LUT3   |    22|
|6     |LUT4   |    63|
|7     |LUT5   |    54|
|8     |LUT6   |    73|
|9     |FDRE   |   273|
|10    |IBUF   |     6|
|11    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12042 ; free virtual = 19155
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2706.340 ; gain = 0.000 ; free physical = 12135 ; free virtual = 19248
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2706.340 ; gain = 64.027 ; free physical = 12135 ; free virtual = 19248
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.340 ; gain = 0.000 ; free physical = 12268 ; free virtual = 19382
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.340 ; gain = 0.000 ; free physical = 12284 ; free virtual = 19398
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ec0ff8fb
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2706.340 ; gain = 64.031 ; free physical = 12508 ; free virtual = 19622
INFO: [Common 17-1381] The checkpoint '/home/sysop/Digilent Projects/Clock_v10/Clock_v10.runs/synth_1/top_nexys_a7_rtc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_nexys_a7_rtc_utilization_synth.rpt -pb top_nexys_a7_rtc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 19:32:49 2025...
