// Seed: 3340733700
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_6(id_7, (id_1), 1, 1, id_6);
  wire id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_6 = id_6 < 1, id_7;
  module_0(
      id_5, id_6, id_7, id_3, id_6, id_6, id_6
  );
endmodule
