
*** Running vivado
    with args -log log_fun_65536x16.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source log_fun_65536x16.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source log_fun_65536x16.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 338.980 ; gain = 129.313
INFO: [Synth 8-638] synthesizing module 'log_fun_65536x16' [c:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.srcs/sources_1/ip/log_fun_65536x16/synth/log_fun_65536x16.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'log_fun_65536x16' (11#1) [c:/Xilinx/Projects/swerling_model_rom/swerling_model_rom.srcs/sources_1/ip/log_fun_65536x16/synth/log_fun_65536x16.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:03:31 ; elapsed = 00:03:57 . Memory (MB): peak = 547.656 ; gain = 337.988
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:32 ; elapsed = 00:03:58 . Memory (MB): peak = 547.656 ; gain = 337.988
INFO: [Device 21-403] Loading part xa7a75tfgg484-2I
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 713.656 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:57 ; elapsed = 00:04:26 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:57 ; elapsed = 00:04:26 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:57 ; elapsed = 00:04:26 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:59 ; elapsed = 00:04:28 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:00 ; elapsed = 00:04:30 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:25 ; elapsed = 00:04:55 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished Timing Optimization : Time (s): cpu = 00:04:25 ; elapsed = 00:04:56 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished Technology Mapping : Time (s): cpu = 00:04:25 ; elapsed = 00:04:56 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished IO Insertion : Time (s): cpu = 00:04:26 ; elapsed = 00:04:57 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished Renaming Generated Instances : Time (s): cpu = 00:04:26 ; elapsed = 00:04:57 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:26 ; elapsed = 00:04:57 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished Renaming Generated Ports : Time (s): cpu = 00:04:26 ; elapsed = 00:04:57 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished Handling Custom Attributes : Time (s): cpu = 00:04:26 ; elapsed = 00:04:58 . Memory (MB): peak = 713.656 ; gain = 503.988
Finished Renaming Generated Nets : Time (s): cpu = 00:04:26 ; elapsed = 00:04:58 . Memory (MB): peak = 713.656 ; gain = 503.988

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT5       |    16|
|2     |LUT6       |    36|
|3     |MUXF7      |    18|
|4     |MUXF8      |     9|
|5     |RAMB36E1   |     1|
|6     |RAMB36E1_1 |    15|
|7     |RAMB36E1_2 |     7|
|8     |RAMB36E1_3 |     7|
|9     |FDRE       |     8|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:26 ; elapsed = 00:04:58 . Memory (MB): peak = 713.656 ; gain = 503.988
synth_design: Time (s): cpu = 00:04:20 ; elapsed = 00:04:38 . Memory (MB): peak = 713.656 ; gain = 452.344
