Info (10281): Verilog HDL Declaration information at CFI_comb_lite_stateful.v(41): object "overflow" differs only in case from object "OVERFLOW" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/CFI_comb_lite_stateful.v Line: 41
Info (10281): Verilog HDL Declaration information at CFI_comb_lite_stateful.v(49): object "WAIT_SYNC" differs only in case from object "wait_sync" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/CFI_comb_lite_stateful.v Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Dropbox/HAMS/my_first_hps-fpga_base/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
