ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0plus
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"I2C_PM.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.I2C_SaveConfig,"ax",%progbits
  20              		.align	2
  21              		.global	I2C_SaveConfig
  22              		.code	16
  23              		.thumb_func
  24              		.type	I2C_SaveConfig, %function
  25              	I2C_SaveConfig:
  26              	.LFB47:
  27              		.file 1 "Generated_Source\\PSoC6\\I2C_PM.c"
   1:Generated_Source\PSoC6/I2C_PM.c **** /*******************************************************************************
   2:Generated_Source\PSoC6/I2C_PM.c **** * File Name: I2C_PM.c
   3:Generated_Source\PSoC6/I2C_PM.c **** * Version 3.50
   4:Generated_Source\PSoC6/I2C_PM.c **** *
   5:Generated_Source\PSoC6/I2C_PM.c **** * Description:
   6:Generated_Source\PSoC6/I2C_PM.c **** *  This file provides low power mode APIs for the I2C component.
   7:Generated_Source\PSoC6/I2C_PM.c **** *
   8:Generated_Source\PSoC6/I2C_PM.c **** ********************************************************************************
   9:Generated_Source\PSoC6/I2C_PM.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/I2C_PM.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/I2C_PM.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/I2C_PM.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/I2C_PM.c **** *******************************************************************************/
  14:Generated_Source\PSoC6/I2C_PM.c **** 
  15:Generated_Source\PSoC6/I2C_PM.c **** #include "I2C_PVT.h"
  16:Generated_Source\PSoC6/I2C_PM.c **** 
  17:Generated_Source\PSoC6/I2C_PM.c **** I2C_BACKUP_STRUCT I2C_backup =
  18:Generated_Source\PSoC6/I2C_PM.c **** {
  19:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DISABLE,
  20:Generated_Source\PSoC6/I2C_PM.c **** 
  21:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_FF_IMPLEMENTED)
  22:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_XCFG,
  23:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_CFG,
  24:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_ADDR,
  25:Generated_Source\PSoC6/I2C_PM.c ****     LO8(I2C_DEFAULT_DIVIDE_FACTOR),
  26:Generated_Source\PSoC6/I2C_PM.c ****     HI8(I2C_DEFAULT_DIVIDE_FACTOR),
  27:Generated_Source\PSoC6/I2C_PM.c **** #else  /* (I2C_UDB_IMPLEMENTED) */
  28:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_CFG,
  29:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_FF_IMPLEMENTED) */
  30:Generated_Source\PSoC6/I2C_PM.c **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 2


  31:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_TIMEOUT_ENABLED)
  32:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_TMOUT_PERIOD,
  33:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DEFAULT_TMOUT_INTR_MASK,
  34:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_TIMEOUT_ENABLED) */
  35:Generated_Source\PSoC6/I2C_PM.c **** };
  36:Generated_Source\PSoC6/I2C_PM.c **** 
  37:Generated_Source\PSoC6/I2C_PM.c **** #if ((I2C_FF_IMPLEMENTED) && (I2C_WAKEUP_ENABLED))
  38:Generated_Source\PSoC6/I2C_PM.c ****     volatile uint8 I2C_wakeupSource;
  39:Generated_Source\PSoC6/I2C_PM.c **** #endif /* ((I2C_FF_IMPLEMENTED) && (I2C_WAKEUP_ENABLED)) */
  40:Generated_Source\PSoC6/I2C_PM.c **** 
  41:Generated_Source\PSoC6/I2C_PM.c **** 
  42:Generated_Source\PSoC6/I2C_PM.c **** /*******************************************************************************
  43:Generated_Source\PSoC6/I2C_PM.c **** * Function Name: I2C_SaveConfig
  44:Generated_Source\PSoC6/I2C_PM.c **** ********************************************************************************
  45:Generated_Source\PSoC6/I2C_PM.c **** *
  46:Generated_Source\PSoC6/I2C_PM.c **** * Summary:
  47:Generated_Source\PSoC6/I2C_PM.c **** *  The Enable wakeup from Sleep Mode selection influences this function
  48:Generated_Source\PSoC6/I2C_PM.c **** *  implementation:
  49:Generated_Source\PSoC6/I2C_PM.c **** *   Unchecked: Stores the component non-retention configuration registers.
  50:Generated_Source\PSoC6/I2C_PM.c **** *   Checked:   Disables the master, if it was enabled before, and enables
  51:Generated_Source\PSoC6/I2C_PM.c **** *              backup regulator of the I2C hardware. If a transaction intended
  52:Generated_Source\PSoC6/I2C_PM.c **** *              for component executes during this function call, it waits until
  53:Generated_Source\PSoC6/I2C_PM.c **** *              the current transaction is completed and I2C hardware is ready
  54:Generated_Source\PSoC6/I2C_PM.c **** *              to enter sleep mode. All subsequent I2C traffic is NAKed until
  55:Generated_Source\PSoC6/I2C_PM.c **** *              the device is put into sleep mode.
  56:Generated_Source\PSoC6/I2C_PM.c **** *
  57:Generated_Source\PSoC6/I2C_PM.c **** * Parameters:
  58:Generated_Source\PSoC6/I2C_PM.c **** *  None.
  59:Generated_Source\PSoC6/I2C_PM.c **** *
  60:Generated_Source\PSoC6/I2C_PM.c **** * Return:
  61:Generated_Source\PSoC6/I2C_PM.c **** *  None.
  62:Generated_Source\PSoC6/I2C_PM.c **** *
  63:Generated_Source\PSoC6/I2C_PM.c **** * Global Variables:
  64:Generated_Source\PSoC6/I2C_PM.c **** *  I2C_backup - The global variable used to save the component
  65:Generated_Source\PSoC6/I2C_PM.c **** *                            configuration and non-retention registers before
  66:Generated_Source\PSoC6/I2C_PM.c **** *                            entering the sleep mode.
  67:Generated_Source\PSoC6/I2C_PM.c **** *
  68:Generated_Source\PSoC6/I2C_PM.c **** * Reentrant:
  69:Generated_Source\PSoC6/I2C_PM.c **** *  No.
  70:Generated_Source\PSoC6/I2C_PM.c **** *
  71:Generated_Source\PSoC6/I2C_PM.c **** *******************************************************************************/
  72:Generated_Source\PSoC6/I2C_PM.c **** void I2C_SaveConfig(void) 
  73:Generated_Source\PSoC6/I2C_PM.c **** {
  28              		.loc 1 73 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  74:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_FF_IMPLEMENTED)
  75:Generated_Source\PSoC6/I2C_PM.c ****     #if (I2C_WAKEUP_ENABLED)
  76:Generated_Source\PSoC6/I2C_PM.c ****         uint8 intState;
  77:Generated_Source\PSoC6/I2C_PM.c ****     #endif /* (I2C_WAKEUP_ENABLED) */
  78:Generated_Source\PSoC6/I2C_PM.c **** 
  79:Generated_Source\PSoC6/I2C_PM.c ****     /* Store registers before enter low power mode */
  80:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.cfg     = I2C_CFG_REG;
  81:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.xcfg    = I2C_XCFG_REG;
  82:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.addr    = I2C_ADDR_REG;
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 3


  83:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.clkDiv1 = I2C_CLKDIV1_REG;
  84:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.clkDiv2 = I2C_CLKDIV2_REG;
  85:Generated_Source\PSoC6/I2C_PM.c **** 
  86:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_WAKEUP_ENABLED)
  87:Generated_Source\PSoC6/I2C_PM.c ****     /* Disable master */
  88:Generated_Source\PSoC6/I2C_PM.c ****     I2C_CFG_REG &= (uint8) ~I2C_ENABLE_MASTER;
  89:Generated_Source\PSoC6/I2C_PM.c **** 
  90:Generated_Source\PSoC6/I2C_PM.c ****     /* Enable backup regulator to keep block powered in low power mode */
  91:Generated_Source\PSoC6/I2C_PM.c ****     intState = CyEnterCriticalSection();
  92:Generated_Source\PSoC6/I2C_PM.c ****     I2C_PWRSYS_CR1_REG |= I2C_PWRSYS_CR1_I2C_REG_BACKUP;
  93:Generated_Source\PSoC6/I2C_PM.c ****     CyExitCriticalSection(intState);
  94:Generated_Source\PSoC6/I2C_PM.c **** 
  95:Generated_Source\PSoC6/I2C_PM.c ****     /* 1) Set force NACK to ignore I2C transactions;
  96:Generated_Source\PSoC6/I2C_PM.c ****     *  2) Wait unti I2C is ready go to Sleep; !!
  97:Generated_Source\PSoC6/I2C_PM.c ****     *  3) These bits are cleared on wake up.
  98:Generated_Source\PSoC6/I2C_PM.c ****     */
  99:Generated_Source\PSoC6/I2C_PM.c ****     /* Wait when block is ready for sleep */
 100:Generated_Source\PSoC6/I2C_PM.c ****     I2C_XCFG_REG |= I2C_XCFG_FORCE_NACK;
 101:Generated_Source\PSoC6/I2C_PM.c ****     while (0u == (I2C_XCFG_REG & I2C_XCFG_RDY_TO_SLEEP))
 102:Generated_Source\PSoC6/I2C_PM.c ****     {
 103:Generated_Source\PSoC6/I2C_PM.c ****     }
 104:Generated_Source\PSoC6/I2C_PM.c **** 
 105:Generated_Source\PSoC6/I2C_PM.c ****     /* Setup wakeup interrupt */
 106:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DisableInt();
 107:Generated_Source\PSoC6/I2C_PM.c ****     (void) CyIntSetVector(I2C_ISR_NUMBER, &I2C_WAKEUP_ISR);
 108:Generated_Source\PSoC6/I2C_PM.c ****     I2C_wakeupSource = 0u;
 109:Generated_Source\PSoC6/I2C_PM.c ****     I2C_EnableInt();
 110:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_WAKEUP_ENABLED) */
 111:Generated_Source\PSoC6/I2C_PM.c **** 
 112:Generated_Source\PSoC6/I2C_PM.c **** #else
 113:Generated_Source\PSoC6/I2C_PM.c ****     /* Store only address match bit */
 114:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.control = (I2C_CFG_REG & I2C_CTRL_ANY_ADDRESS_MASK);
  33              		.loc 1 114 0
  34 0000 034B     		ldr	r3, .L2
  35 0002 1A78     		ldrb	r2, [r3]
  36 0004 0823     		movs	r3, #8
  37 0006 1340     		ands	r3, r2
  38 0008 024A     		ldr	r2, .L2+4
  39 000a 5370     		strb	r3, [r2, #1]
 115:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_FF_IMPLEMENTED) */
 116:Generated_Source\PSoC6/I2C_PM.c **** 
 117:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_TIMEOUT_ENABLED)
 118:Generated_Source\PSoC6/I2C_PM.c ****     I2C_TimeoutSaveConfig();
 119:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_TIMEOUT_ENABLED) */
 120:Generated_Source\PSoC6/I2C_PM.c **** }
  40              		.loc 1 120 0
  41              		@ sp needed
  42 000c 7047     		bx	lr
  43              	.L3:
  44 000e C046     		.align	2
  45              	.L2:
  46 0010 14173440 		.word	1077155604
  47 0014 00000000 		.word	.LANCHOR0
  48              		.cfi_endproc
  49              	.LFE47:
  50              		.size	I2C_SaveConfig, .-I2C_SaveConfig
  51              		.section	.text.I2C_Sleep,"ax",%progbits
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 4


  52              		.align	2
  53              		.global	I2C_Sleep
  54              		.code	16
  55              		.thumb_func
  56              		.type	I2C_Sleep, %function
  57              	I2C_Sleep:
  58              	.LFB48:
 121:Generated_Source\PSoC6/I2C_PM.c **** 
 122:Generated_Source\PSoC6/I2C_PM.c **** 
 123:Generated_Source\PSoC6/I2C_PM.c **** /*******************************************************************************
 124:Generated_Source\PSoC6/I2C_PM.c **** * Function Name: I2C_Sleep
 125:Generated_Source\PSoC6/I2C_PM.c **** ********************************************************************************
 126:Generated_Source\PSoC6/I2C_PM.c **** *
 127:Generated_Source\PSoC6/I2C_PM.c **** * Summary:
 128:Generated_Source\PSoC6/I2C_PM.c **** *  This is the preferred method to prepare the component before device enters
 129:Generated_Source\PSoC6/I2C_PM.c **** *  sleep mode. The Enable wakeup from Sleep Mode selection influences this
 130:Generated_Source\PSoC6/I2C_PM.c **** *  function implementation:
 131:Generated_Source\PSoC6/I2C_PM.c **** *   Unchecked: Checks current I2C component state, saves it, and disables the
 132:Generated_Source\PSoC6/I2C_PM.c **** *              component by calling I2C_Stop() if it is currently enabled.
 133:Generated_Source\PSoC6/I2C_PM.c **** *              I2C_SaveConfig() is then called to save the component
 134:Generated_Source\PSoC6/I2C_PM.c **** *              non-retention configuration registers.
 135:Generated_Source\PSoC6/I2C_PM.c **** *   Checked:   If a transaction intended for component executes during this
 136:Generated_Source\PSoC6/I2C_PM.c **** *              function call, it waits until the current transaction is
 137:Generated_Source\PSoC6/I2C_PM.c **** *              completed. All subsequent I2C traffic intended for component
 138:Generated_Source\PSoC6/I2C_PM.c **** *              is NAKed until the device is put to sleep mode. The address
 139:Generated_Source\PSoC6/I2C_PM.c **** *              match event wakes up the device.
 140:Generated_Source\PSoC6/I2C_PM.c **** *
 141:Generated_Source\PSoC6/I2C_PM.c **** * Parameters:
 142:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 143:Generated_Source\PSoC6/I2C_PM.c **** *
 144:Generated_Source\PSoC6/I2C_PM.c **** * Return:
 145:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 146:Generated_Source\PSoC6/I2C_PM.c **** *
 147:Generated_Source\PSoC6/I2C_PM.c **** * Reentrant:
 148:Generated_Source\PSoC6/I2C_PM.c **** *  No.
 149:Generated_Source\PSoC6/I2C_PM.c **** *
 150:Generated_Source\PSoC6/I2C_PM.c **** *******************************************************************************/
 151:Generated_Source\PSoC6/I2C_PM.c **** void I2C_Sleep(void) 
 152:Generated_Source\PSoC6/I2C_PM.c **** {
  59              		.loc 1 152 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63 0000 10B5     		push	{r4, lr}
  64              		.cfi_def_cfa_offset 8
  65              		.cfi_offset 4, -8
  66              		.cfi_offset 14, -4
 153:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_WAKEUP_ENABLED)
 154:Generated_Source\PSoC6/I2C_PM.c ****     /* Do not enable block after exit low power mode if it is wakeup source */
 155:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.enableState = I2C_DISABLE;
 156:Generated_Source\PSoC6/I2C_PM.c **** 
 157:Generated_Source\PSoC6/I2C_PM.c ****     #if (I2C_TIMEOUT_ENABLED)
 158:Generated_Source\PSoC6/I2C_PM.c ****         I2C_TimeoutStop();
 159:Generated_Source\PSoC6/I2C_PM.c ****     #endif /* (I2C_TIMEOUT_ENABLED) */
 160:Generated_Source\PSoC6/I2C_PM.c **** 
 161:Generated_Source\PSoC6/I2C_PM.c **** #else
 162:Generated_Source\PSoC6/I2C_PM.c ****     /* Store enable state */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 5


 163:Generated_Source\PSoC6/I2C_PM.c ****     I2C_backup.enableState = (uint8) I2C_IS_ENABLED;
  67              		.loc 1 163 0
  68 0002 064B     		ldr	r3, .L6
  69 0004 1B78     		ldrb	r3, [r3]
  70 0006 5B08     		lsrs	r3, r3, #1
  71 0008 0122     		movs	r2, #1
  72 000a 1340     		ands	r3, r2
  73 000c 044A     		ldr	r2, .L6+4
  74 000e 1370     		strb	r3, [r2]
 164:Generated_Source\PSoC6/I2C_PM.c **** 
 165:Generated_Source\PSoC6/I2C_PM.c ****     if (0u != I2C_backup.enableState)
  75              		.loc 1 165 0
  76 0010 01D0     		beq	.L5
 166:Generated_Source\PSoC6/I2C_PM.c ****     {
 167:Generated_Source\PSoC6/I2C_PM.c ****         I2C_Stop();
  77              		.loc 1 167 0
  78 0012 FFF7FEFF 		bl	I2C_Stop
  79              	.LVL0:
  80              	.L5:
 168:Generated_Source\PSoC6/I2C_PM.c ****     }
 169:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_WAKEUP_ENABLED) */
 170:Generated_Source\PSoC6/I2C_PM.c **** 
 171:Generated_Source\PSoC6/I2C_PM.c ****     I2C_SaveConfig();
  81              		.loc 1 171 0
  82 0016 FFF7FEFF 		bl	I2C_SaveConfig
  83              	.LVL1:
 172:Generated_Source\PSoC6/I2C_PM.c **** }
  84              		.loc 1 172 0
  85              		@ sp needed
  86 001a 10BD     		pop	{r4, pc}
  87              	.L7:
  88              		.align	2
  89              	.L6:
  90 001c 14173440 		.word	1077155604
  91 0020 00000000 		.word	.LANCHOR0
  92              		.cfi_endproc
  93              	.LFE48:
  94              		.size	I2C_Sleep, .-I2C_Sleep
  95              		.section	.text.I2C_RestoreConfig,"ax",%progbits
  96              		.align	2
  97              		.global	I2C_RestoreConfig
  98              		.code	16
  99              		.thumb_func
 100              		.type	I2C_RestoreConfig, %function
 101              	I2C_RestoreConfig:
 102              	.LFB49:
 173:Generated_Source\PSoC6/I2C_PM.c **** 
 174:Generated_Source\PSoC6/I2C_PM.c **** 
 175:Generated_Source\PSoC6/I2C_PM.c **** /*******************************************************************************
 176:Generated_Source\PSoC6/I2C_PM.c **** * Function Name: I2C_RestoreConfig
 177:Generated_Source\PSoC6/I2C_PM.c **** ********************************************************************************
 178:Generated_Source\PSoC6/I2C_PM.c **** *
 179:Generated_Source\PSoC6/I2C_PM.c **** * Summary:
 180:Generated_Source\PSoC6/I2C_PM.c **** *  The Enable wakeup from Sleep Mode selection influences this function
 181:Generated_Source\PSoC6/I2C_PM.c **** *  implementation:
 182:Generated_Source\PSoC6/I2C_PM.c **** *   Unchecked: Restores the component non-retention configuration registers
 183:Generated_Source\PSoC6/I2C_PM.c **** *              to the state they were in before I2C_Sleep() or I2C_SaveConfig()
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 6


 184:Generated_Source\PSoC6/I2C_PM.c **** *              was called.
 185:Generated_Source\PSoC6/I2C_PM.c **** *   Checked:   Disables the backup regulator of the I2C hardware. Sets up the
 186:Generated_Source\PSoC6/I2C_PM.c **** *              regular component interrupt handler and generates the component
 187:Generated_Source\PSoC6/I2C_PM.c **** *              interrupt if it was wake up source to release the bus and
 188:Generated_Source\PSoC6/I2C_PM.c **** *              continue in-coming I2C transaction.
 189:Generated_Source\PSoC6/I2C_PM.c **** *
 190:Generated_Source\PSoC6/I2C_PM.c **** * Parameters:
 191:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 192:Generated_Source\PSoC6/I2C_PM.c **** *
 193:Generated_Source\PSoC6/I2C_PM.c **** * Return:
 194:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 195:Generated_Source\PSoC6/I2C_PM.c **** *
 196:Generated_Source\PSoC6/I2C_PM.c **** * Global Variables:
 197:Generated_Source\PSoC6/I2C_PM.c **** *  I2C_backup - The global variable used to save the component
 198:Generated_Source\PSoC6/I2C_PM.c **** *                            configuration and non-retention registers before
 199:Generated_Source\PSoC6/I2C_PM.c **** *                            exiting the sleep mode.
 200:Generated_Source\PSoC6/I2C_PM.c **** *
 201:Generated_Source\PSoC6/I2C_PM.c **** * Reentrant:
 202:Generated_Source\PSoC6/I2C_PM.c **** *  No.
 203:Generated_Source\PSoC6/I2C_PM.c **** *
 204:Generated_Source\PSoC6/I2C_PM.c **** * Side Effects:
 205:Generated_Source\PSoC6/I2C_PM.c **** *  Calling this function before I2C_SaveConfig() or
 206:Generated_Source\PSoC6/I2C_PM.c **** *  I2C_Sleep() will lead to unpredictable results.
 207:Generated_Source\PSoC6/I2C_PM.c **** *
 208:Generated_Source\PSoC6/I2C_PM.c **** *******************************************************************************/
 209:Generated_Source\PSoC6/I2C_PM.c **** void I2C_RestoreConfig(void) 
 210:Generated_Source\PSoC6/I2C_PM.c **** {
 103              		.loc 1 210 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		@ link register save eliminated.
 211:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_FF_IMPLEMENTED)
 212:Generated_Source\PSoC6/I2C_PM.c ****     uint8 intState;
 213:Generated_Source\PSoC6/I2C_PM.c **** 
 214:Generated_Source\PSoC6/I2C_PM.c ****     if (I2C_CHECK_PWRSYS_I2C_BACKUP)
 215:Generated_Source\PSoC6/I2C_PM.c ****     /* Low power mode was Sleep - backup regulator is enabled */
 216:Generated_Source\PSoC6/I2C_PM.c ****     {
 217:Generated_Source\PSoC6/I2C_PM.c ****         /* Enable backup regulator in active mode */
 218:Generated_Source\PSoC6/I2C_PM.c ****         intState = CyEnterCriticalSection();
 219:Generated_Source\PSoC6/I2C_PM.c ****         I2C_PWRSYS_CR1_REG &= (uint8) ~I2C_PWRSYS_CR1_I2C_REG_BACKUP;
 220:Generated_Source\PSoC6/I2C_PM.c ****         CyExitCriticalSection(intState);
 221:Generated_Source\PSoC6/I2C_PM.c **** 
 222:Generated_Source\PSoC6/I2C_PM.c ****         /* Restore master */
 223:Generated_Source\PSoC6/I2C_PM.c ****         I2C_CFG_REG = I2C_backup.cfg;
 224:Generated_Source\PSoC6/I2C_PM.c ****     }
 225:Generated_Source\PSoC6/I2C_PM.c ****     else
 226:Generated_Source\PSoC6/I2C_PM.c ****     /* Low power mode was Hibernate - backup regulator is disabled. All registers are cleared */
 227:Generated_Source\PSoC6/I2C_PM.c ****     {
 228:Generated_Source\PSoC6/I2C_PM.c ****     #if (I2C_WAKEUP_ENABLED)
 229:Generated_Source\PSoC6/I2C_PM.c ****         /* Disable power to block before register restore */
 230:Generated_Source\PSoC6/I2C_PM.c ****         intState = CyEnterCriticalSection();
 231:Generated_Source\PSoC6/I2C_PM.c ****         I2C_ACT_PWRMGR_REG  &= (uint8) ~I2C_ACT_PWR_EN;
 232:Generated_Source\PSoC6/I2C_PM.c ****         I2C_STBY_PWRMGR_REG &= (uint8) ~I2C_STBY_PWR_EN;
 233:Generated_Source\PSoC6/I2C_PM.c ****         CyExitCriticalSection(intState);
 234:Generated_Source\PSoC6/I2C_PM.c **** 
 235:Generated_Source\PSoC6/I2C_PM.c ****         /* Enable component in I2C_Wakeup() after register restore */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 7


 236:Generated_Source\PSoC6/I2C_PM.c ****         I2C_backup.enableState = I2C_ENABLE;
 237:Generated_Source\PSoC6/I2C_PM.c ****     #endif /* (I2C_WAKEUP_ENABLED) */
 238:Generated_Source\PSoC6/I2C_PM.c **** 
 239:Generated_Source\PSoC6/I2C_PM.c ****         /* Restore component registers after Hibernate */
 240:Generated_Source\PSoC6/I2C_PM.c ****         I2C_XCFG_REG    = I2C_backup.xcfg;
 241:Generated_Source\PSoC6/I2C_PM.c ****         I2C_CFG_REG     = I2C_backup.cfg;
 242:Generated_Source\PSoC6/I2C_PM.c ****         I2C_ADDR_REG    = I2C_backup.addr;
 243:Generated_Source\PSoC6/I2C_PM.c ****         I2C_CLKDIV1_REG = I2C_backup.clkDiv1;
 244:Generated_Source\PSoC6/I2C_PM.c ****         I2C_CLKDIV2_REG = I2C_backup.clkDiv2;
 245:Generated_Source\PSoC6/I2C_PM.c ****     }
 246:Generated_Source\PSoC6/I2C_PM.c **** 
 247:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_WAKEUP_ENABLED)
 248:Generated_Source\PSoC6/I2C_PM.c ****     I2C_DisableInt();
 249:Generated_Source\PSoC6/I2C_PM.c ****     (void) CyIntSetVector(I2C_ISR_NUMBER, &I2C_ISR);
 250:Generated_Source\PSoC6/I2C_PM.c ****     if (0u != I2C_wakeupSource)
 251:Generated_Source\PSoC6/I2C_PM.c ****     {
 252:Generated_Source\PSoC6/I2C_PM.c ****         /* Generate interrupt to process incoming transaction */
 253:Generated_Source\PSoC6/I2C_PM.c ****         I2C_SetPendingInt();
 254:Generated_Source\PSoC6/I2C_PM.c ****     }
 255:Generated_Source\PSoC6/I2C_PM.c ****     I2C_EnableInt();
 256:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_WAKEUP_ENABLED) */
 257:Generated_Source\PSoC6/I2C_PM.c **** 
 258:Generated_Source\PSoC6/I2C_PM.c **** #else
 259:Generated_Source\PSoC6/I2C_PM.c ****     I2C_CFG_REG = I2C_backup.control;
 108              		.loc 1 259 0
 109 0000 024B     		ldr	r3, .L9
 110 0002 5A78     		ldrb	r2, [r3, #1]
 111 0004 024B     		ldr	r3, .L9+4
 112 0006 1A70     		strb	r2, [r3]
 260:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_FF_IMPLEMENTED) */
 261:Generated_Source\PSoC6/I2C_PM.c **** 
 262:Generated_Source\PSoC6/I2C_PM.c **** #if (I2C_TIMEOUT_ENABLED)
 263:Generated_Source\PSoC6/I2C_PM.c ****     I2C_TimeoutRestoreConfig();
 264:Generated_Source\PSoC6/I2C_PM.c **** #endif /* (I2C_TIMEOUT_ENABLED) */
 265:Generated_Source\PSoC6/I2C_PM.c **** }
 113              		.loc 1 265 0
 114              		@ sp needed
 115 0008 7047     		bx	lr
 116              	.L10:
 117 000a C046     		.align	2
 118              	.L9:
 119 000c 00000000 		.word	.LANCHOR0
 120 0010 14173440 		.word	1077155604
 121              		.cfi_endproc
 122              	.LFE49:
 123              		.size	I2C_RestoreConfig, .-I2C_RestoreConfig
 124              		.section	.text.I2C_Wakeup,"ax",%progbits
 125              		.align	2
 126              		.global	I2C_Wakeup
 127              		.code	16
 128              		.thumb_func
 129              		.type	I2C_Wakeup, %function
 130              	I2C_Wakeup:
 131              	.LFB50:
 266:Generated_Source\PSoC6/I2C_PM.c **** 
 267:Generated_Source\PSoC6/I2C_PM.c **** 
 268:Generated_Source\PSoC6/I2C_PM.c **** /*******************************************************************************
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 8


 269:Generated_Source\PSoC6/I2C_PM.c **** * Function Name: I2C_Wakeup
 270:Generated_Source\PSoC6/I2C_PM.c **** ********************************************************************************
 271:Generated_Source\PSoC6/I2C_PM.c **** *
 272:Generated_Source\PSoC6/I2C_PM.c **** * Summary:
 273:Generated_Source\PSoC6/I2C_PM.c **** *  This is the preferred method to prepare the component for active mode
 274:Generated_Source\PSoC6/I2C_PM.c **** *  operation (when device exits sleep mode). The Enable wakeup from Sleep Mode
 275:Generated_Source\PSoC6/I2C_PM.c **** *  selection influences this function implementation:
 276:Generated_Source\PSoC6/I2C_PM.c **** *   Unchecked: Restores the component non-retention configuration registers
 277:Generated_Source\PSoC6/I2C_PM.c **** *              by calling I2C_RestoreConfig(). If the component was enabled
 278:Generated_Source\PSoC6/I2C_PM.c **** *              before the I2C_Sleep() function was called, I2C_Wakeup()
 279:Generated_Source\PSoC6/I2C_PM.c **** *              re-enables it.
 280:Generated_Source\PSoC6/I2C_PM.c **** *   Checked:   Enables  master functionality if it was enabled before sleep,
 281:Generated_Source\PSoC6/I2C_PM.c **** *              and disables the backup regulator of the I2C hardware.
 282:Generated_Source\PSoC6/I2C_PM.c **** *              The incoming transaction continues as soon as the regular
 283:Generated_Source\PSoC6/I2C_PM.c **** *              I2C interrupt handler is set up (global interrupts has to be
 284:Generated_Source\PSoC6/I2C_PM.c **** *              enabled to service I2C component interrupt).
 285:Generated_Source\PSoC6/I2C_PM.c **** *
 286:Generated_Source\PSoC6/I2C_PM.c **** * Parameters:
 287:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 288:Generated_Source\PSoC6/I2C_PM.c **** *
 289:Generated_Source\PSoC6/I2C_PM.c **** * Return:
 290:Generated_Source\PSoC6/I2C_PM.c **** *  None.
 291:Generated_Source\PSoC6/I2C_PM.c **** *
 292:Generated_Source\PSoC6/I2C_PM.c **** * Reentrant:
 293:Generated_Source\PSoC6/I2C_PM.c **** *  No.
 294:Generated_Source\PSoC6/I2C_PM.c **** *
 295:Generated_Source\PSoC6/I2C_PM.c **** * Side Effects:
 296:Generated_Source\PSoC6/I2C_PM.c **** *  Calling this function before I2C_SaveConfig() or
 297:Generated_Source\PSoC6/I2C_PM.c **** *  I2C_Sleep() will lead to unpredictable results.
 298:Generated_Source\PSoC6/I2C_PM.c **** *
 299:Generated_Source\PSoC6/I2C_PM.c **** *******************************************************************************/
 300:Generated_Source\PSoC6/I2C_PM.c **** void I2C_Wakeup(void) 
 301:Generated_Source\PSoC6/I2C_PM.c **** {
 132              		.loc 1 301 0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 0
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136 0000 10B5     		push	{r4, lr}
 137              		.cfi_def_cfa_offset 8
 138              		.cfi_offset 4, -8
 139              		.cfi_offset 14, -4
 302:Generated_Source\PSoC6/I2C_PM.c ****     I2C_RestoreConfig();
 140              		.loc 1 302 0
 141 0002 FFF7FEFF 		bl	I2C_RestoreConfig
 142              	.LVL2:
 303:Generated_Source\PSoC6/I2C_PM.c **** 
 304:Generated_Source\PSoC6/I2C_PM.c ****     /* Restore component enable state */
 305:Generated_Source\PSoC6/I2C_PM.c ****     if (0u != I2C_backup.enableState)
 143              		.loc 1 305 0
 144 0006 054B     		ldr	r3, .L13
 145 0008 1B78     		ldrb	r3, [r3]
 146 000a 002B     		cmp	r3, #0
 147 000c 05D0     		beq	.L11
 306:Generated_Source\PSoC6/I2C_PM.c ****     {
 307:Generated_Source\PSoC6/I2C_PM.c ****         I2C_Enable();
 148              		.loc 1 307 0
 149 000e FFF7FEFF 		bl	I2C_Enable
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 9


 150              	.LVL3:
 151              	.LBB4:
 152              	.LBB5:
 153              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm0plus.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @version  V5.0.4
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * @date     10. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 10


  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __ARM_PCS_VFP
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 11


 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  extern "C" {
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 12


 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                 Register Abstraction
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   Core Register contain:
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core Register
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core NVIC Register
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SCB Register
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SysTick Register
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core MPU Register
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Core Register type definitions.
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } APSR_Type;
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 13


 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } IPSR_Type;
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } xPSR_Type;
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 14


 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef union
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   struct
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } CONTROL_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RSERVED1[31U];
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 15


 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** }  NVIC_Type;
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } SCB_Type;
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 16


 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 17


 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } SysTick_Type;
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 18


 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** typedef struct
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** } MPU_Type;
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Control Register Definitions */
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 19


 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 20


 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*@} */
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*******************************************************************************
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   Core Function Interface contains:
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core NVIC Functions
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core SysTick Functions
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   - Core Register Access Functions
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  ******************************************************************************/
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** */
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 21


 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   @{
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M0+ */
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M0+ */
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #endif
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #else
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** 
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** /**
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \brief   Enable Interrupt
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****  */
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h **** {
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****   {
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 22


 154              		.loc 2 737 0
 155 0012 8022     		movs	r2, #128
 156 0014 D204     		lsls	r2, r2, #19
 157 0016 024B     		ldr	r3, .L13+4
 158 0018 1A60     		str	r2, [r3]
 159              	.LVL4:
 160              	.L11:
 161              	.LBE5:
 162              	.LBE4:
 308:Generated_Source\PSoC6/I2C_PM.c ****         I2C_EnableInt();
 309:Generated_Source\PSoC6/I2C_PM.c ****     }
 310:Generated_Source\PSoC6/I2C_PM.c ****     else
 311:Generated_Source\PSoC6/I2C_PM.c ****     {
 312:Generated_Source\PSoC6/I2C_PM.c ****     #if (I2C_TIMEOUT_ENABLED)
 313:Generated_Source\PSoC6/I2C_PM.c ****         I2C_TimeoutEnable();
 314:Generated_Source\PSoC6/I2C_PM.c ****     #endif /* (I2C_TIMEOUT_ENABLED) */
 315:Generated_Source\PSoC6/I2C_PM.c ****     }
 316:Generated_Source\PSoC6/I2C_PM.c **** }
 163              		.loc 1 316 0
 164              		@ sp needed
 165 001a 10BD     		pop	{r4, pc}
 166              	.L14:
 167              		.align	2
 168              	.L13:
 169 001c 00000000 		.word	.LANCHOR0
 170 0020 00E100E0 		.word	-536813312
 171              		.cfi_endproc
 172              	.LFE50:
 173              		.size	I2C_Wakeup, .-I2C_Wakeup
 174              		.global	I2C_backup
 175              		.bss
 176              		.align	2
 177              		.set	.LANCHOR0,. + 0
 178              		.type	I2C_backup, %object
 179              		.size	I2C_backup, 2
 180              	I2C_backup:
 181 0000 0000     		.space	2
 182              		.text
 183              	.Letext0:
 184              		.file 3 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 185              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 186              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 187              		.file 6 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 188              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 189              		.file 8 "Generated_Source\\PSoC6\\I2C.h"
 190              		.section	.debug_info,"",%progbits
 191              	.Ldebug_info0:
 192 0000 44080000 		.4byte	0x844
 193 0004 0400     		.2byte	0x4
 194 0006 00000000 		.4byte	.Ldebug_abbrev0
 195 000a 04       		.byte	0x4
 196 000b 01       		.uleb128 0x1
 197 000c A3070000 		.4byte	.LASF174
 198 0010 0C       		.byte	0xc
 199 0011 91040000 		.4byte	.LASF175
 200 0015 DA040000 		.4byte	.LASF176
 201 0019 00000000 		.4byte	.Ldebug_ranges0+0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 23


 202 001d 00000000 		.4byte	0
 203 0021 00000000 		.4byte	.Ldebug_line0
 204 0025 02       		.uleb128 0x2
 205 0026 02       		.byte	0x2
 206 0027 1C010000 		.4byte	0x11c
 207 002b 03       		.byte	0x3
 208 002c 24       		.byte	0x24
 209 002d 1C010000 		.4byte	0x11c
 210 0031 03       		.uleb128 0x3
 211 0032 70000000 		.4byte	.LASF0
 212 0036 71       		.sleb128 -15
 213 0037 03       		.uleb128 0x3
 214 0038 A6080000 		.4byte	.LASF1
 215 003c 72       		.sleb128 -14
 216 003d 03       		.uleb128 0x3
 217 003e 92020000 		.4byte	.LASF2
 218 0042 73       		.sleb128 -13
 219 0043 03       		.uleb128 0x3
 220 0044 53050000 		.4byte	.LASF3
 221 0048 7B       		.sleb128 -5
 222 0049 03       		.uleb128 0x3
 223 004a 97070000 		.4byte	.LASF4
 224 004e 7E       		.sleb128 -2
 225 004f 03       		.uleb128 0x3
 226 0050 57040000 		.4byte	.LASF5
 227 0054 7F       		.sleb128 -1
 228 0055 04       		.uleb128 0x4
 229 0056 2C050000 		.4byte	.LASF6
 230 005a 00       		.byte	0
 231 005b 04       		.uleb128 0x4
 232 005c D1090000 		.4byte	.LASF7
 233 0060 01       		.byte	0x1
 234 0061 04       		.uleb128 0x4
 235 0062 22060000 		.4byte	.LASF8
 236 0066 02       		.byte	0x2
 237 0067 04       		.uleb128 0x4
 238 0068 DC010000 		.4byte	.LASF9
 239 006c 03       		.byte	0x3
 240 006d 04       		.uleb128 0x4
 241 006e EF020000 		.4byte	.LASF10
 242 0072 04       		.byte	0x4
 243 0073 04       		.uleb128 0x4
 244 0074 50070000 		.4byte	.LASF11
 245 0078 05       		.byte	0x5
 246 0079 04       		.uleb128 0x4
 247 007a 1E090000 		.4byte	.LASF12
 248 007e 06       		.byte	0x6
 249 007f 04       		.uleb128 0x4
 250 0080 300A0000 		.4byte	.LASF13
 251 0084 07       		.byte	0x7
 252 0085 04       		.uleb128 0x4
 253 0086 C1030000 		.4byte	.LASF14
 254 008a 08       		.byte	0x8
 255 008b 04       		.uleb128 0x4
 256 008c 45050000 		.4byte	.LASF15
 257 0090 09       		.byte	0x9
 258 0091 04       		.uleb128 0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 24


 259 0092 D1080000 		.4byte	.LASF16
 260 0096 0A       		.byte	0xa
 261 0097 04       		.uleb128 0x4
 262 0098 EA090000 		.4byte	.LASF17
 263 009c 0B       		.byte	0xb
 264 009d 04       		.uleb128 0x4
 265 009e 8A030000 		.4byte	.LASF18
 266 00a2 0C       		.byte	0xc
 267 00a3 04       		.uleb128 0x4
 268 00a4 A8000000 		.4byte	.LASF19
 269 00a8 0D       		.byte	0xd
 270 00a9 04       		.uleb128 0x4
 271 00aa 47060000 		.4byte	.LASF20
 272 00ae 0E       		.byte	0xe
 273 00af 04       		.uleb128 0x4
 274 00b0 3E000000 		.4byte	.LASF21
 275 00b4 0F       		.byte	0xf
 276 00b5 04       		.uleb128 0x4
 277 00b6 A4010000 		.4byte	.LASF22
 278 00ba 10       		.byte	0x10
 279 00bb 04       		.uleb128 0x4
 280 00bc B0020000 		.4byte	.LASF23
 281 00c0 11       		.byte	0x11
 282 00c1 04       		.uleb128 0x4
 283 00c2 46080000 		.4byte	.LASF24
 284 00c6 12       		.byte	0x12
 285 00c7 04       		.uleb128 0x4
 286 00c8 87050000 		.4byte	.LASF25
 287 00cc 13       		.byte	0x13
 288 00cd 04       		.uleb128 0x4
 289 00ce 3F030000 		.4byte	.LASF26
 290 00d2 14       		.byte	0x14
 291 00d3 04       		.uleb128 0x4
 292 00d4 27040000 		.4byte	.LASF27
 293 00d8 15       		.byte	0x15
 294 00d9 04       		.uleb128 0x4
 295 00da 63090000 		.4byte	.LASF28
 296 00de 16       		.byte	0x16
 297 00df 04       		.uleb128 0x4
 298 00e0 900A0000 		.4byte	.LASF29
 299 00e4 17       		.byte	0x17
 300 00e5 04       		.uleb128 0x4
 301 00e6 38010000 		.4byte	.LASF30
 302 00ea 18       		.byte	0x18
 303 00eb 04       		.uleb128 0x4
 304 00ec A4050000 		.4byte	.LASF31
 305 00f0 19       		.byte	0x19
 306 00f1 04       		.uleb128 0x4
 307 00f2 D8000000 		.4byte	.LASF32
 308 00f6 1A       		.byte	0x1a
 309 00f7 04       		.uleb128 0x4
 310 00f8 97080000 		.4byte	.LASF33
 311 00fc 1B       		.byte	0x1b
 312 00fd 04       		.uleb128 0x4
 313 00fe 1F020000 		.4byte	.LASF34
 314 0102 1C       		.byte	0x1c
 315 0103 04       		.uleb128 0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 25


 316 0104 57030000 		.4byte	.LASF35
 317 0108 1D       		.byte	0x1d
 318 0109 04       		.uleb128 0x4
 319 010a 39090000 		.4byte	.LASF36
 320 010e 1E       		.byte	0x1e
 321 010f 04       		.uleb128 0x4
 322 0110 A1020000 		.4byte	.LASF37
 323 0114 1F       		.byte	0x1f
 324 0115 04       		.uleb128 0x4
 325 0116 F6060000 		.4byte	.LASF38
 326 011a F0       		.byte	0xf0
 327 011b 00       		.byte	0
 328 011c 05       		.uleb128 0x5
 329 011d 02       		.byte	0x2
 330 011e 05       		.byte	0x5
 331 011f 07070000 		.4byte	.LASF39
 332 0123 06       		.uleb128 0x6
 333 0124 7A080000 		.4byte	.LASF42
 334 0128 03       		.byte	0x3
 335 0129 F4       		.byte	0xf4
 336 012a 25000000 		.4byte	0x25
 337 012e 05       		.uleb128 0x5
 338 012f 01       		.byte	0x1
 339 0130 08       		.byte	0x8
 340 0131 AB060000 		.4byte	.LASF40
 341 0135 05       		.uleb128 0x5
 342 0136 01       		.byte	0x1
 343 0137 06       		.byte	0x6
 344 0138 83010000 		.4byte	.LASF41
 345 013c 06       		.uleb128 0x6
 346 013d 89000000 		.4byte	.LASF43
 347 0141 04       		.byte	0x4
 348 0142 1D       		.byte	0x1d
 349 0143 2E010000 		.4byte	0x12e
 350 0147 06       		.uleb128 0x6
 351 0148 E5020000 		.4byte	.LASF44
 352 014c 04       		.byte	0x4
 353 014d 29       		.byte	0x29
 354 014e 1C010000 		.4byte	0x11c
 355 0152 06       		.uleb128 0x6
 356 0153 6F080000 		.4byte	.LASF45
 357 0157 04       		.byte	0x4
 358 0158 2B       		.byte	0x2b
 359 0159 5D010000 		.4byte	0x15d
 360 015d 05       		.uleb128 0x5
 361 015e 02       		.byte	0x2
 362 015f 07       		.byte	0x7
 363 0160 F4080000 		.4byte	.LASF46
 364 0164 06       		.uleb128 0x6
 365 0165 BA080000 		.4byte	.LASF47
 366 0169 04       		.byte	0x4
 367 016a 3F       		.byte	0x3f
 368 016b 6F010000 		.4byte	0x16f
 369 016f 05       		.uleb128 0x5
 370 0170 04       		.byte	0x4
 371 0171 05       		.byte	0x5
 372 0172 F4010000 		.4byte	.LASF48
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 26


 373 0176 06       		.uleb128 0x6
 374 0177 CA020000 		.4byte	.LASF49
 375 017b 04       		.byte	0x4
 376 017c 41       		.byte	0x41
 377 017d 81010000 		.4byte	0x181
 378 0181 05       		.uleb128 0x5
 379 0182 04       		.byte	0x4
 380 0183 07       		.byte	0x7
 381 0184 78030000 		.4byte	.LASF50
 382 0188 05       		.uleb128 0x5
 383 0189 08       		.byte	0x8
 384 018a 05       		.byte	0x5
 385 018b 75010000 		.4byte	.LASF51
 386 018f 05       		.uleb128 0x5
 387 0190 08       		.byte	0x8
 388 0191 07       		.byte	0x7
 389 0192 F6000000 		.4byte	.LASF52
 390 0196 07       		.uleb128 0x7
 391 0197 04       		.byte	0x4
 392 0198 05       		.byte	0x5
 393 0199 696E7400 		.ascii	"int\000"
 394 019d 05       		.uleb128 0x5
 395 019e 04       		.byte	0x4
 396 019f 07       		.byte	0x7
 397 01a0 32030000 		.4byte	.LASF53
 398 01a4 06       		.uleb128 0x6
 399 01a5 96090000 		.4byte	.LASF54
 400 01a9 05       		.byte	0x5
 401 01aa 18       		.byte	0x18
 402 01ab 3C010000 		.4byte	0x13c
 403 01af 06       		.uleb128 0x6
 404 01b0 6D010000 		.4byte	.LASF55
 405 01b4 05       		.byte	0x5
 406 01b5 20       		.byte	0x20
 407 01b6 47010000 		.4byte	0x147
 408 01ba 06       		.uleb128 0x6
 409 01bb 4E030000 		.4byte	.LASF56
 410 01bf 05       		.byte	0x5
 411 01c0 24       		.byte	0x24
 412 01c1 52010000 		.4byte	0x152
 413 01c5 06       		.uleb128 0x6
 414 01c6 A3060000 		.4byte	.LASF57
 415 01ca 05       		.byte	0x5
 416 01cb 2C       		.byte	0x2c
 417 01cc 64010000 		.4byte	0x164
 418 01d0 06       		.uleb128 0x6
 419 01d1 8E070000 		.4byte	.LASF58
 420 01d5 05       		.byte	0x5
 421 01d6 30       		.byte	0x30
 422 01d7 76010000 		.4byte	0x176
 423 01db 08       		.uleb128 0x8
 424 01dc 2003     		.2byte	0x320
 425 01de 02       		.byte	0x2
 426 01df 4801     		.2byte	0x148
 427 01e1 6D020000 		.4byte	0x26d
 428 01e5 09       		.uleb128 0x9
 429 01e6 11070000 		.4byte	.LASF59
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 27


 430 01ea 02       		.byte	0x2
 431 01eb 4A01     		.2byte	0x14a
 432 01ed 89020000 		.4byte	0x289
 433 01f1 00       		.byte	0
 434 01f2 09       		.uleb128 0x9
 435 01f3 56060000 		.4byte	.LASF60
 436 01f7 02       		.byte	0x2
 437 01f8 4B01     		.2byte	0x14b
 438 01fa 8E020000 		.4byte	0x28e
 439 01fe 04       		.byte	0x4
 440 01ff 09       		.uleb128 0x9
 441 0200 DB050000 		.4byte	.LASF61
 442 0204 02       		.byte	0x2
 443 0205 4C01     		.2byte	0x14c
 444 0207 9E020000 		.4byte	0x29e
 445 020b 80       		.byte	0x80
 446 020c 09       		.uleb128 0x9
 447 020d 9E090000 		.4byte	.LASF62
 448 0211 02       		.byte	0x2
 449 0212 4D01     		.2byte	0x14d
 450 0214 8E020000 		.4byte	0x28e
 451 0218 84       		.byte	0x84
 452 0219 0A       		.uleb128 0xa
 453 021a 33010000 		.4byte	.LASF63
 454 021e 02       		.byte	0x2
 455 021f 4E01     		.2byte	0x14e
 456 0221 A3020000 		.4byte	0x2a3
 457 0225 0001     		.2byte	0x100
 458 0227 0A       		.uleb128 0xa
 459 0228 46070000 		.4byte	.LASF64
 460 022c 02       		.byte	0x2
 461 022d 4F01     		.2byte	0x14f
 462 022f 8E020000 		.4byte	0x28e
 463 0233 0401     		.2byte	0x104
 464 0235 0A       		.uleb128 0xa
 465 0236 12000000 		.4byte	.LASF65
 466 023a 02       		.byte	0x2
 467 023b 5001     		.2byte	0x150
 468 023d A8020000 		.4byte	0x2a8
 469 0241 8001     		.2byte	0x180
 470 0243 0A       		.uleb128 0xa
 471 0244 6A060000 		.4byte	.LASF66
 472 0248 02       		.byte	0x2
 473 0249 5101     		.2byte	0x151
 474 024b 8E020000 		.4byte	0x28e
 475 024f 8401     		.2byte	0x184
 476 0251 0A       		.uleb128 0xa
 477 0252 6C070000 		.4byte	.LASF67
 478 0256 02       		.byte	0x2
 479 0257 5201     		.2byte	0x152
 480 0259 AD020000 		.4byte	0x2ad
 481 025d 0002     		.2byte	0x200
 482 025f 0B       		.uleb128 0xb
 483 0260 495000   		.ascii	"IP\000"
 484 0263 02       		.byte	0x2
 485 0264 5301     		.2byte	0x153
 486 0266 CD020000 		.4byte	0x2cd
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 28


 487 026a 0003     		.2byte	0x300
 488 026c 00       		.byte	0
 489 026d 0C       		.uleb128 0xc
 490 026e 84020000 		.4byte	0x284
 491 0272 7D020000 		.4byte	0x27d
 492 0276 0D       		.uleb128 0xd
 493 0277 7D020000 		.4byte	0x27d
 494 027b 00       		.byte	0
 495 027c 00       		.byte	0
 496 027d 05       		.uleb128 0x5
 497 027e 04       		.byte	0x4
 498 027f 07       		.byte	0x7
 499 0280 23050000 		.4byte	.LASF68
 500 0284 0E       		.uleb128 0xe
 501 0285 D0010000 		.4byte	0x1d0
 502 0289 0E       		.uleb128 0xe
 503 028a 6D020000 		.4byte	0x26d
 504 028e 0C       		.uleb128 0xc
 505 028f D0010000 		.4byte	0x1d0
 506 0293 9E020000 		.4byte	0x29e
 507 0297 0D       		.uleb128 0xd
 508 0298 7D020000 		.4byte	0x27d
 509 029c 1E       		.byte	0x1e
 510 029d 00       		.byte	0
 511 029e 0E       		.uleb128 0xe
 512 029f 6D020000 		.4byte	0x26d
 513 02a3 0E       		.uleb128 0xe
 514 02a4 6D020000 		.4byte	0x26d
 515 02a8 0E       		.uleb128 0xe
 516 02a9 6D020000 		.4byte	0x26d
 517 02ad 0C       		.uleb128 0xc
 518 02ae D0010000 		.4byte	0x1d0
 519 02b2 BD020000 		.4byte	0x2bd
 520 02b6 0D       		.uleb128 0xd
 521 02b7 7D020000 		.4byte	0x27d
 522 02bb 3F       		.byte	0x3f
 523 02bc 00       		.byte	0
 524 02bd 0C       		.uleb128 0xc
 525 02be 84020000 		.4byte	0x284
 526 02c2 CD020000 		.4byte	0x2cd
 527 02c6 0D       		.uleb128 0xd
 528 02c7 7D020000 		.4byte	0x27d
 529 02cb 07       		.byte	0x7
 530 02cc 00       		.byte	0
 531 02cd 0E       		.uleb128 0xe
 532 02ce BD020000 		.4byte	0x2bd
 533 02d2 0F       		.uleb128 0xf
 534 02d3 16070000 		.4byte	.LASF69
 535 02d7 02       		.byte	0x2
 536 02d8 5401     		.2byte	0x154
 537 02da DB010000 		.4byte	0x1db
 538 02de 0E       		.uleb128 0xe
 539 02df A4010000 		.4byte	0x1a4
 540 02e3 05       		.uleb128 0x5
 541 02e4 08       		.byte	0x8
 542 02e5 04       		.byte	0x4
 543 02e6 35080000 		.4byte	.LASF70
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 29


 544 02ea 10       		.uleb128 0x10
 545 02eb B8       		.byte	0xb8
 546 02ec 06       		.byte	0x6
 547 02ed 34       		.byte	0x34
 548 02ee FB060000 		.4byte	0x6fb
 549 02f2 11       		.uleb128 0x11
 550 02f3 CE000000 		.4byte	.LASF71
 551 02f7 06       		.byte	0x6
 552 02f8 37       		.byte	0x37
 553 02f9 D0010000 		.4byte	0x1d0
 554 02fd 00       		.byte	0
 555 02fe 11       		.uleb128 0x11
 556 02ff BF020000 		.4byte	.LASF72
 557 0303 06       		.byte	0x6
 558 0304 38       		.byte	0x38
 559 0305 D0010000 		.4byte	0x1d0
 560 0309 04       		.byte	0x4
 561 030a 11       		.uleb128 0x11
 562 030b 2E020000 		.4byte	.LASF73
 563 030f 06       		.byte	0x6
 564 0310 39       		.byte	0x39
 565 0311 D0010000 		.4byte	0x1d0
 566 0315 08       		.byte	0x8
 567 0316 11       		.uleb128 0x11
 568 0317 9B060000 		.4byte	.LASF74
 569 031b 06       		.byte	0x6
 570 031c 3A       		.byte	0x3a
 571 031d D0010000 		.4byte	0x1d0
 572 0321 0C       		.byte	0xc
 573 0322 11       		.uleb128 0x11
 574 0323 B3010000 		.4byte	.LASF75
 575 0327 06       		.byte	0x6
 576 0328 3B       		.byte	0x3b
 577 0329 D0010000 		.4byte	0x1d0
 578 032d 10       		.byte	0x10
 579 032e 11       		.uleb128 0x11
 580 032f EA010000 		.4byte	.LASF76
 581 0333 06       		.byte	0x6
 582 0334 3C       		.byte	0x3c
 583 0335 D0010000 		.4byte	0x1d0
 584 0339 14       		.byte	0x14
 585 033a 11       		.uleb128 0x11
 586 033b A4030000 		.4byte	.LASF77
 587 033f 06       		.byte	0x6
 588 0340 3D       		.byte	0x3d
 589 0341 D0010000 		.4byte	0x1d0
 590 0345 18       		.byte	0x18
 591 0346 11       		.uleb128 0x11
 592 0347 67000000 		.4byte	.LASF78
 593 034b 06       		.byte	0x6
 594 034c 3E       		.byte	0x3e
 595 034d D0010000 		.4byte	0x1d0
 596 0351 1C       		.byte	0x1c
 597 0352 11       		.uleb128 0x11
 598 0353 280A0000 		.4byte	.LASF79
 599 0357 06       		.byte	0x6
 600 0358 3F       		.byte	0x3f
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 30


 601 0359 D0010000 		.4byte	0x1d0
 602 035d 20       		.byte	0x20
 603 035e 11       		.uleb128 0x11
 604 035f FF050000 		.4byte	.LASF80
 605 0363 06       		.byte	0x6
 606 0364 40       		.byte	0x40
 607 0365 D0010000 		.4byte	0x1d0
 608 0369 24       		.byte	0x24
 609 036a 11       		.uleb128 0x11
 610 036b B1040000 		.4byte	.LASF81
 611 036f 06       		.byte	0x6
 612 0370 43       		.byte	0x43
 613 0371 A4010000 		.4byte	0x1a4
 614 0375 28       		.byte	0x28
 615 0376 11       		.uleb128 0x11
 616 0377 4D000000 		.4byte	.LASF82
 617 037b 06       		.byte	0x6
 618 037c 44       		.byte	0x44
 619 037d A4010000 		.4byte	0x1a4
 620 0381 29       		.byte	0x29
 621 0382 11       		.uleb128 0x11
 622 0383 1E0A0000 		.4byte	.LASF83
 623 0387 06       		.byte	0x6
 624 0388 45       		.byte	0x45
 625 0389 A4010000 		.4byte	0x1a4
 626 038d 2A       		.byte	0x2a
 627 038e 11       		.uleb128 0x11
 628 038f F1050000 		.4byte	.LASF84
 629 0393 06       		.byte	0x6
 630 0394 46       		.byte	0x46
 631 0395 A4010000 		.4byte	0x1a4
 632 0399 2B       		.byte	0x2b
 633 039a 11       		.uleb128 0x11
 634 039b F9030000 		.4byte	.LASF85
 635 039f 06       		.byte	0x6
 636 03a0 47       		.byte	0x47
 637 03a1 A4010000 		.4byte	0x1a4
 638 03a5 2C       		.byte	0x2c
 639 03a6 11       		.uleb128 0x11
 640 03a7 C4080000 		.4byte	.LASF86
 641 03ab 06       		.byte	0x6
 642 03ac 48       		.byte	0x48
 643 03ad A4010000 		.4byte	0x1a4
 644 03b1 2D       		.byte	0x2d
 645 03b2 11       		.uleb128 0x11
 646 03b3 BC010000 		.4byte	.LASF87
 647 03b7 06       		.byte	0x6
 648 03b8 49       		.byte	0x49
 649 03b9 A4010000 		.4byte	0x1a4
 650 03bd 2E       		.byte	0x2e
 651 03be 11       		.uleb128 0x11
 652 03bf C3040000 		.4byte	.LASF88
 653 03c3 06       		.byte	0x6
 654 03c4 4A       		.byte	0x4a
 655 03c5 A4010000 		.4byte	0x1a4
 656 03c9 2F       		.byte	0x2f
 657 03ca 11       		.uleb128 0x11
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 31


 658 03cb B3050000 		.4byte	.LASF89
 659 03cf 06       		.byte	0x6
 660 03d0 4B       		.byte	0x4b
 661 03d1 A4010000 		.4byte	0x1a4
 662 03d5 30       		.byte	0x30
 663 03d6 11       		.uleb128 0x11
 664 03d7 99030000 		.4byte	.LASF90
 665 03db 06       		.byte	0x6
 666 03dc 4E       		.byte	0x4e
 667 03dd A4010000 		.4byte	0x1a4
 668 03e1 31       		.byte	0x31
 669 03e2 11       		.uleb128 0x11
 670 03e3 7B000000 		.4byte	.LASF91
 671 03e7 06       		.byte	0x6
 672 03e8 4F       		.byte	0x4f
 673 03e9 A4010000 		.4byte	0x1a4
 674 03ed 32       		.byte	0x32
 675 03ee 11       		.uleb128 0x11
 676 03ef 26030000 		.4byte	.LASF92
 677 03f3 06       		.byte	0x6
 678 03f4 50       		.byte	0x50
 679 03f5 A4010000 		.4byte	0x1a4
 680 03f9 33       		.byte	0x33
 681 03fa 11       		.uleb128 0x11
 682 03fb 5F050000 		.4byte	.LASF93
 683 03ff 06       		.byte	0x6
 684 0400 51       		.byte	0x51
 685 0401 A4010000 		.4byte	0x1a4
 686 0405 34       		.byte	0x34
 687 0406 11       		.uleb128 0x11
 688 0407 2C090000 		.4byte	.LASF94
 689 040b 06       		.byte	0x6
 690 040c 52       		.byte	0x52
 691 040d AF010000 		.4byte	0x1af
 692 0411 36       		.byte	0x36
 693 0412 11       		.uleb128 0x11
 694 0413 4E020000 		.4byte	.LASF95
 695 0417 06       		.byte	0x6
 696 0418 53       		.byte	0x53
 697 0419 AF010000 		.4byte	0x1af
 698 041d 38       		.byte	0x38
 699 041e 11       		.uleb128 0x11
 700 041f 72090000 		.4byte	.LASF96
 701 0423 06       		.byte	0x6
 702 0424 54       		.byte	0x54
 703 0425 AF010000 		.4byte	0x1af
 704 0429 3A       		.byte	0x3a
 705 042a 11       		.uleb128 0x11
 706 042b 0F0A0000 		.4byte	.LASF97
 707 042f 06       		.byte	0x6
 708 0430 55       		.byte	0x55
 709 0431 A4010000 		.4byte	0x1a4
 710 0435 3C       		.byte	0x3c
 711 0436 11       		.uleb128 0x11
 712 0437 75020000 		.4byte	.LASF98
 713 043b 06       		.byte	0x6
 714 043c 56       		.byte	0x56
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 32


 715 043d A4010000 		.4byte	0x1a4
 716 0441 3D       		.byte	0x3d
 717 0442 11       		.uleb128 0x11
 718 0443 5E070000 		.4byte	.LASF99
 719 0447 06       		.byte	0x6
 720 0448 57       		.byte	0x57
 721 0449 A4010000 		.4byte	0x1a4
 722 044d 3E       		.byte	0x3e
 723 044e 11       		.uleb128 0x11
 724 044f 5B000000 		.4byte	.LASF100
 725 0453 06       		.byte	0x6
 726 0454 58       		.byte	0x58
 727 0455 A4010000 		.4byte	0x1a4
 728 0459 3F       		.byte	0x3f
 729 045a 11       		.uleb128 0x11
 730 045b 0A060000 		.4byte	.LASF101
 731 045f 06       		.byte	0x6
 732 0460 59       		.byte	0x59
 733 0461 A4010000 		.4byte	0x1a4
 734 0465 40       		.byte	0x40
 735 0466 11       		.uleb128 0x11
 736 0467 D5020000 		.4byte	.LASF102
 737 046b 06       		.byte	0x6
 738 046c 5A       		.byte	0x5a
 739 046d A4010000 		.4byte	0x1a4
 740 0471 41       		.byte	0x41
 741 0472 11       		.uleb128 0x11
 742 0473 36040000 		.4byte	.LASF103
 743 0477 06       		.byte	0x6
 744 0478 5B       		.byte	0x5b
 745 0479 A4010000 		.4byte	0x1a4
 746 047d 42       		.byte	0x42
 747 047e 11       		.uleb128 0x11
 748 047f D0050000 		.4byte	.LASF104
 749 0483 06       		.byte	0x6
 750 0484 5C       		.byte	0x5c
 751 0485 A4010000 		.4byte	0x1a4
 752 0489 43       		.byte	0x43
 753 048a 11       		.uleb128 0x11
 754 048b 3D020000 		.4byte	.LASF105
 755 048f 06       		.byte	0x6
 756 0490 5D       		.byte	0x5d
 757 0491 A4010000 		.4byte	0x1a4
 758 0495 44       		.byte	0x44
 759 0496 11       		.uleb128 0x11
 760 0497 00000000 		.4byte	.LASF106
 761 049b 06       		.byte	0x6
 762 049c 5E       		.byte	0x5e
 763 049d D0010000 		.4byte	0x1d0
 764 04a1 48       		.byte	0x48
 765 04a2 11       		.uleb128 0x11
 766 04a3 11020000 		.4byte	.LASF107
 767 04a7 06       		.byte	0x6
 768 04a8 5F       		.byte	0x5f
 769 04a9 D0010000 		.4byte	0x1d0
 770 04ad 4C       		.byte	0x4c
 771 04ae 11       		.uleb128 0x11
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 33


 772 04af 7F0A0000 		.4byte	.LASF108
 773 04b3 06       		.byte	0x6
 774 04b4 60       		.byte	0x60
 775 04b5 A4010000 		.4byte	0x1a4
 776 04b9 50       		.byte	0x50
 777 04ba 11       		.uleb128 0x11
 778 04bb 47010000 		.4byte	.LASF109
 779 04bf 06       		.byte	0x6
 780 04c0 61       		.byte	0x61
 781 04c1 A4010000 		.4byte	0x1a4
 782 04c5 51       		.byte	0x51
 783 04c6 11       		.uleb128 0x11
 784 04c7 660A0000 		.4byte	.LASF110
 785 04cb 06       		.byte	0x6
 786 04cc 62       		.byte	0x62
 787 04cd A4010000 		.4byte	0x1a4
 788 04d1 52       		.byte	0x52
 789 04d2 11       		.uleb128 0x11
 790 04d3 540A0000 		.4byte	.LASF111
 791 04d7 06       		.byte	0x6
 792 04d8 63       		.byte	0x63
 793 04d9 A4010000 		.4byte	0x1a4
 794 04dd 53       		.byte	0x53
 795 04de 11       		.uleb128 0x11
 796 04df 76070000 		.4byte	.LASF112
 797 04e3 06       		.byte	0x6
 798 04e4 64       		.byte	0x64
 799 04e5 A4010000 		.4byte	0x1a4
 800 04e9 54       		.byte	0x54
 801 04ea 11       		.uleb128 0x11
 802 04eb 59010000 		.4byte	.LASF113
 803 04ef 06       		.byte	0x6
 804 04f0 65       		.byte	0x65
 805 04f1 A4010000 		.4byte	0x1a4
 806 04f5 55       		.byte	0x55
 807 04f6 11       		.uleb128 0x11
 808 04f7 E0080000 		.4byte	.LASF114
 809 04fb 06       		.byte	0x6
 810 04fc 66       		.byte	0x66
 811 04fd A4010000 		.4byte	0x1a4
 812 0501 56       		.byte	0x56
 813 0502 11       		.uleb128 0x11
 814 0503 AD030000 		.4byte	.LASF115
 815 0507 06       		.byte	0x6
 816 0508 67       		.byte	0x67
 817 0509 A4010000 		.4byte	0x1a4
 818 050d 57       		.byte	0x57
 819 050e 11       		.uleb128 0x11
 820 050f 17000000 		.4byte	.LASF116
 821 0513 06       		.byte	0x6
 822 0514 68       		.byte	0x68
 823 0515 A4010000 		.4byte	0x1a4
 824 0519 58       		.byte	0x58
 825 051a 11       		.uleb128 0x11
 826 051b B9060000 		.4byte	.LASF117
 827 051f 06       		.byte	0x6
 828 0520 69       		.byte	0x69
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 34


 829 0521 A4010000 		.4byte	0x1a4
 830 0525 59       		.byte	0x59
 831 0526 11       		.uleb128 0x11
 832 0527 3A050000 		.4byte	.LASF118
 833 052b 06       		.byte	0x6
 834 052c 6E       		.byte	0x6e
 835 052d BA010000 		.4byte	0x1ba
 836 0531 5A       		.byte	0x5a
 837 0532 11       		.uleb128 0x11
 838 0533 07090000 		.4byte	.LASF119
 839 0537 06       		.byte	0x6
 840 0538 6F       		.byte	0x6f
 841 0539 BA010000 		.4byte	0x1ba
 842 053d 5C       		.byte	0x5c
 843 053e 11       		.uleb128 0x11
 844 053f E7000000 		.4byte	.LASF120
 845 0543 06       		.byte	0x6
 846 0544 70       		.byte	0x70
 847 0545 A4010000 		.4byte	0x1a4
 848 0549 5E       		.byte	0x5e
 849 054a 11       		.uleb128 0x11
 850 054b 80060000 		.4byte	.LASF121
 851 054f 06       		.byte	0x6
 852 0550 71       		.byte	0x71
 853 0551 A4010000 		.4byte	0x1a4
 854 0555 5F       		.byte	0x5f
 855 0556 11       		.uleb128 0x11
 856 0557 BF050000 		.4byte	.LASF122
 857 055b 06       		.byte	0x6
 858 055c 72       		.byte	0x72
 859 055d A4010000 		.4byte	0x1a4
 860 0561 60       		.byte	0x60
 861 0562 11       		.uleb128 0x11
 862 0563 36060000 		.4byte	.LASF123
 863 0567 06       		.byte	0x6
 864 0568 73       		.byte	0x73
 865 0569 D0010000 		.4byte	0x1d0
 866 056d 64       		.byte	0x64
 867 056e 11       		.uleb128 0x11
 868 056f 0D010000 		.4byte	.LASF124
 869 0573 06       		.byte	0x6
 870 0574 76       		.byte	0x76
 871 0575 BA010000 		.4byte	0x1ba
 872 0579 68       		.byte	0x68
 873 057a 11       		.uleb128 0x11
 874 057b 66030000 		.4byte	.LASF125
 875 057f 06       		.byte	0x6
 876 0580 77       		.byte	0x77
 877 0581 BA010000 		.4byte	0x1ba
 878 0585 6A       		.byte	0x6a
 879 0586 11       		.uleb128 0x11
 880 0587 CF030000 		.4byte	.LASF126
 881 058b 06       		.byte	0x6
 882 058c 78       		.byte	0x78
 883 058d BA010000 		.4byte	0x1ba
 884 0591 6C       		.byte	0x6c
 885 0592 11       		.uleb128 0x11
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 35


 886 0593 EC030000 		.4byte	.LASF127
 887 0597 06       		.byte	0x6
 888 0598 79       		.byte	0x79
 889 0599 BA010000 		.4byte	0x1ba
 890 059d 6E       		.byte	0x6e
 891 059e 11       		.uleb128 0x11
 892 059f 32070000 		.4byte	.LASF128
 893 05a3 06       		.byte	0x6
 894 05a4 7B       		.byte	0x7b
 895 05a5 A4010000 		.4byte	0x1a4
 896 05a9 70       		.byte	0x70
 897 05aa 11       		.uleb128 0x11
 898 05ab 8F010000 		.4byte	.LASF129
 899 05af 06       		.byte	0x6
 900 05b0 7C       		.byte	0x7c
 901 05b1 A4010000 		.4byte	0x1a4
 902 05b5 71       		.byte	0x71
 903 05b6 11       		.uleb128 0x11
 904 05b7 3E0A0000 		.4byte	.LASF130
 905 05bb 06       		.byte	0x6
 906 05bc 7D       		.byte	0x7d
 907 05bd A4010000 		.4byte	0x1a4
 908 05c1 72       		.byte	0x72
 909 05c2 11       		.uleb128 0x11
 910 05c3 70050000 		.4byte	.LASF131
 911 05c7 06       		.byte	0x6
 912 05c8 7E       		.byte	0x7e
 913 05c9 A4010000 		.4byte	0x1a4
 914 05cd 73       		.byte	0x73
 915 05ce 11       		.uleb128 0x11
 916 05cf 80020000 		.4byte	.LASF132
 917 05d3 06       		.byte	0x6
 918 05d4 80       		.byte	0x80
 919 05d5 BA010000 		.4byte	0x1ba
 920 05d9 74       		.byte	0x74
 921 05da 11       		.uleb128 0x11
 922 05db 84080000 		.4byte	.LASF133
 923 05df 06       		.byte	0x6
 924 05e0 81       		.byte	0x81
 925 05e1 BA010000 		.4byte	0x1ba
 926 05e5 76       		.byte	0x76
 927 05e6 11       		.uleb128 0x11
 928 05e7 60020000 		.4byte	.LASF134
 929 05eb 06       		.byte	0x6
 930 05ec 82       		.byte	0x82
 931 05ed BA010000 		.4byte	0x1ba
 932 05f1 78       		.byte	0x78
 933 05f2 11       		.uleb128 0x11
 934 05f3 93000000 		.4byte	.LASF135
 935 05f7 06       		.byte	0x6
 936 05f8 83       		.byte	0x83
 937 05f9 BA010000 		.4byte	0x1ba
 938 05fd 7A       		.byte	0x7a
 939 05fe 11       		.uleb128 0x11
 940 05ff BC090000 		.4byte	.LASF136
 941 0603 06       		.byte	0x6
 942 0604 86       		.byte	0x86
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 36


 943 0605 A4010000 		.4byte	0x1a4
 944 0609 7C       		.byte	0x7c
 945 060a 11       		.uleb128 0x11
 946 060b 52090000 		.4byte	.LASF137
 947 060f 06       		.byte	0x6
 948 0610 87       		.byte	0x87
 949 0611 A4010000 		.4byte	0x1a4
 950 0615 7D       		.byte	0x7d
 951 0616 11       		.uleb128 0x11
 952 0617 2B000000 		.4byte	.LASF138
 953 061b 06       		.byte	0x6
 954 061c 88       		.byte	0x88
 955 061d A4010000 		.4byte	0x1a4
 956 0621 7E       		.byte	0x7e
 957 0622 11       		.uleb128 0x11
 958 0623 FD010000 		.4byte	.LASF139
 959 0627 06       		.byte	0x6
 960 0628 89       		.byte	0x89
 961 0629 A4010000 		.4byte	0x1a4
 962 062d 7F       		.byte	0x7f
 963 062e 11       		.uleb128 0x11
 964 062f 12030000 		.4byte	.LASF140
 965 0633 06       		.byte	0x6
 966 0634 8A       		.byte	0x8a
 967 0635 A4010000 		.4byte	0x1a4
 968 0639 80       		.byte	0x80
 969 063a 11       		.uleb128 0x11
 970 063b 7A040000 		.4byte	.LASF141
 971 063f 06       		.byte	0x6
 972 0640 8D       		.byte	0x8d
 973 0641 D0010000 		.4byte	0x1d0
 974 0645 84       		.byte	0x84
 975 0646 11       		.uleb128 0x11
 976 0647 B7000000 		.4byte	.LASF142
 977 064b 06       		.byte	0x6
 978 064c 8E       		.byte	0x8e
 979 064d D0010000 		.4byte	0x1d0
 980 0651 88       		.byte	0x88
 981 0652 11       		.uleb128 0x11
 982 0653 A7090000 		.4byte	.LASF143
 983 0657 06       		.byte	0x6
 984 0658 8F       		.byte	0x8f
 985 0659 D0010000 		.4byte	0x1d0
 986 065d 8C       		.byte	0x8c
 987 065e 11       		.uleb128 0x11
 988 065f CD060000 		.4byte	.LASF144
 989 0663 06       		.byte	0x6
 990 0664 90       		.byte	0x90
 991 0665 D0010000 		.4byte	0x1d0
 992 0669 90       		.byte	0x90
 993 066a 11       		.uleb128 0x11
 994 066b FD020000 		.4byte	.LASF145
 995 066f 06       		.byte	0x6
 996 0670 91       		.byte	0x91
 997 0671 D0010000 		.4byte	0x1d0
 998 0675 94       		.byte	0x94
 999 0676 11       		.uleb128 0x11
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 37


 1000 0677 64040000 		.4byte	.LASF146
 1001 067b 06       		.byte	0x6
 1002 067c 92       		.byte	0x92
 1003 067d D0010000 		.4byte	0x1d0
 1004 0681 98       		.byte	0x98
 1005 0682 11       		.uleb128 0x11
 1006 0683 F9090000 		.4byte	.LASF147
 1007 0687 06       		.byte	0x6
 1008 0688 93       		.byte	0x93
 1009 0689 D0010000 		.4byte	0x1d0
 1010 068d 9C       		.byte	0x9c
 1011 068e 11       		.uleb128 0x11
 1012 068f 1D010000 		.4byte	.LASF148
 1013 0693 06       		.byte	0x6
 1014 0694 94       		.byte	0x94
 1015 0695 D0010000 		.4byte	0x1d0
 1016 0699 A0       		.byte	0xa0
 1017 069a 11       		.uleb128 0x11
 1018 069b C7010000 		.4byte	.LASF149
 1019 069f 06       		.byte	0x6
 1020 06a0 95       		.byte	0x95
 1021 06a1 BA010000 		.4byte	0x1ba
 1022 06a5 A4       		.byte	0xa4
 1023 06a6 11       		.uleb128 0x11
 1024 06a7 42040000 		.4byte	.LASF150
 1025 06ab 06       		.byte	0x6
 1026 06ac 96       		.byte	0x96
 1027 06ad BA010000 		.4byte	0x1ba
 1028 06b1 A6       		.byte	0xa6
 1029 06b2 11       		.uleb128 0x11
 1030 06b3 74060000 		.4byte	.LASF151
 1031 06b7 06       		.byte	0x6
 1032 06b8 97       		.byte	0x97
 1033 06b9 BA010000 		.4byte	0x1ba
 1034 06bd A8       		.byte	0xa8
 1035 06be 11       		.uleb128 0x11
 1036 06bf 55080000 		.4byte	.LASF152
 1037 06c3 06       		.byte	0x6
 1038 06c4 98       		.byte	0x98
 1039 06c5 BA010000 		.4byte	0x1ba
 1040 06c9 AA       		.byte	0xaa
 1041 06ca 11       		.uleb128 0x11
 1042 06cb DE030000 		.4byte	.LASF153
 1043 06cf 06       		.byte	0x6
 1044 06d0 99       		.byte	0x99
 1045 06d1 BA010000 		.4byte	0x1ba
 1046 06d5 AC       		.byte	0xac
 1047 06d6 11       		.uleb128 0x11
 1048 06d7 96050000 		.4byte	.LASF154
 1049 06db 06       		.byte	0x6
 1050 06dc 9A       		.byte	0x9a
 1051 06dd BA010000 		.4byte	0x1ba
 1052 06e1 AE       		.byte	0xae
 1053 06e2 11       		.uleb128 0x11
 1054 06e3 10090000 		.4byte	.LASF155
 1055 06e7 06       		.byte	0x6
 1056 06e8 9D       		.byte	0x9d
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 38


 1057 06e9 BA010000 		.4byte	0x1ba
 1058 06ed B0       		.byte	0xb0
 1059 06ee 11       		.uleb128 0x11
 1060 06ef E2060000 		.4byte	.LASF156
 1061 06f3 06       		.byte	0x6
 1062 06f4 9E       		.byte	0x9e
 1063 06f5 D0010000 		.4byte	0x1d0
 1064 06f9 B4       		.byte	0xb4
 1065 06fa 00       		.byte	0
 1066 06fb 06       		.uleb128 0x6
 1067 06fc 05040000 		.4byte	.LASF157
 1068 0700 06       		.byte	0x6
 1069 0701 9F       		.byte	0x9f
 1070 0702 EA020000 		.4byte	0x2ea
 1071 0706 05       		.uleb128 0x5
 1072 0707 01       		.byte	0x1
 1073 0708 08       		.byte	0x8
 1074 0709 41080000 		.4byte	.LASF158
 1075 070d 05       		.uleb128 0x5
 1076 070e 04       		.byte	0x4
 1077 070f 04       		.byte	0x4
 1078 0710 30060000 		.4byte	.LASF159
 1079 0714 05       		.uleb128 0x5
 1080 0715 08       		.byte	0x8
 1081 0716 04       		.byte	0x4
 1082 0717 59020000 		.4byte	.LASF160
 1083 071b 0F       		.uleb128 0xf
 1084 071c 37020000 		.4byte	.LASF161
 1085 0720 07       		.byte	0x7
 1086 0721 EA03     		.2byte	0x3ea
 1087 0723 A4010000 		.4byte	0x1a4
 1088 0727 0F       		.uleb128 0xf
 1089 0728 96060000 		.4byte	.LASF162
 1090 072c 07       		.byte	0x7
 1091 072d F603     		.2byte	0x3f6
 1092 072f DE020000 		.4byte	0x2de
 1093 0733 10       		.uleb128 0x10
 1094 0734 02       		.byte	0x2
 1095 0735 08       		.byte	0x8
 1096 0736 73       		.byte	0x73
 1097 0737 54070000 		.4byte	0x754
 1098 073b 11       		.uleb128 0x11
 1099 073c 63080000 		.4byte	.LASF163
 1100 0740 08       		.byte	0x8
 1101 0741 75       		.byte	0x75
 1102 0742 1B070000 		.4byte	0x71b
 1103 0746 00       		.byte	0
 1104 0747 11       		.uleb128 0x11
 1105 0748 86070000 		.4byte	.LASF164
 1106 074c 08       		.byte	0x8
 1107 074d 7E       		.byte	0x7e
 1108 074e 1B070000 		.4byte	0x71b
 1109 0752 01       		.byte	0x1
 1110 0753 00       		.byte	0
 1111 0754 06       		.uleb128 0x6
 1112 0755 20070000 		.4byte	.LASF165
 1113 0759 08       		.byte	0x8
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 39


 1114 075a 86       		.byte	0x86
 1115 075b 33070000 		.4byte	0x733
 1116 075f 12       		.uleb128 0x12
 1117 0760 E0050000 		.4byte	.LASF177
 1118 0764 02       		.byte	0x2
 1119 0765 DD02     		.2byte	0x2dd
 1120 0767 03       		.byte	0x3
 1121 0768 79070000 		.4byte	0x779
 1122 076c 13       		.uleb128 0x13
 1123 076d BE040000 		.4byte	.LASF178
 1124 0771 02       		.byte	0x2
 1125 0772 DD02     		.2byte	0x2dd
 1126 0774 23010000 		.4byte	0x123
 1127 0778 00       		.byte	0
 1128 0779 14       		.uleb128 0x14
 1129 077a 87090000 		.4byte	.LASF166
 1130 077e 01       		.byte	0x1
 1131 077f 48       		.byte	0x48
 1132 0780 00000000 		.4byte	.LFB47
 1133 0784 18000000 		.4byte	.LFE47-.LFB47
 1134 0788 01       		.uleb128 0x1
 1135 0789 9C       		.byte	0x9c
 1136 078a 15       		.uleb128 0x15
 1137 078b 48090000 		.4byte	.LASF168
 1138 078f 01       		.byte	0x1
 1139 0790 97       		.byte	0x97
 1140 0791 00000000 		.4byte	.LFB48
 1141 0795 24000000 		.4byte	.LFE48-.LFB48
 1142 0799 01       		.uleb128 0x1
 1143 079a 9C       		.byte	0x9c
 1144 079b B2070000 		.4byte	0x7b2
 1145 079f 16       		.uleb128 0x16
 1146 07a0 16000000 		.4byte	.LVL0
 1147 07a4 31080000 		.4byte	0x831
 1148 07a8 16       		.uleb128 0x16
 1149 07a9 1A000000 		.4byte	.LVL1
 1150 07ad 79070000 		.4byte	0x779
 1151 07b1 00       		.byte	0
 1152 07b2 14       		.uleb128 0x14
 1153 07b3 15040000 		.4byte	.LASF167
 1154 07b7 01       		.byte	0x1
 1155 07b8 D1       		.byte	0xd1
 1156 07b9 00000000 		.4byte	.LFB49
 1157 07bd 14000000 		.4byte	.LFE49-.LFB49
 1158 07c1 01       		.uleb128 0x1
 1159 07c2 9C       		.byte	0x9c
 1160 07c3 17       		.uleb128 0x17
 1161 07c4 17060000 		.4byte	.LASF169
 1162 07c8 01       		.byte	0x1
 1163 07c9 2C01     		.2byte	0x12c
 1164 07cb 00000000 		.4byte	.LFB50
 1165 07cf 24000000 		.4byte	.LFE50-.LFB50
 1166 07d3 01       		.uleb128 0x1
 1167 07d4 9C       		.byte	0x9c
 1168 07d5 0A080000 		.4byte	0x80a
 1169 07d9 18       		.uleb128 0x18
 1170 07da 5F070000 		.4byte	0x75f
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 40


 1171 07de 12000000 		.4byte	.LBB4
 1172 07e2 08000000 		.4byte	.LBE4-.LBB4
 1173 07e6 01       		.byte	0x1
 1174 07e7 3401     		.2byte	0x134
 1175 07e9 F7070000 		.4byte	0x7f7
 1176 07ed 19       		.uleb128 0x19
 1177 07ee 6C070000 		.4byte	0x76c
 1178 07f2 00000000 		.4byte	.LLST0
 1179 07f6 00       		.byte	0
 1180 07f7 16       		.uleb128 0x16
 1181 07f8 06000000 		.4byte	.LVL2
 1182 07fc B2070000 		.4byte	0x7b2
 1183 0800 16       		.uleb128 0x16
 1184 0801 12000000 		.4byte	.LVL3
 1185 0805 3C080000 		.4byte	0x83c
 1186 0809 00       		.byte	0
 1187 080a 1A       		.uleb128 0x1a
 1188 080b 60060000 		.4byte	.LASF170
 1189 080f 06       		.byte	0x6
 1190 0810 A7       		.byte	0xa7
 1191 0811 15080000 		.4byte	0x815
 1192 0815 1B       		.uleb128 0x1b
 1193 0816 04       		.byte	0x4
 1194 0817 1B080000 		.4byte	0x81b
 1195 081b 1C       		.uleb128 0x1c
 1196 081c FB060000 		.4byte	0x6fb
 1197 0820 1D       		.uleb128 0x1d
 1198 0821 DF090000 		.4byte	.LASF171
 1199 0825 01       		.byte	0x1
 1200 0826 11       		.byte	0x11
 1201 0827 54070000 		.4byte	0x754
 1202 082b 05       		.uleb128 0x5
 1203 082c 03       		.byte	0x3
 1204 082d 00000000 		.4byte	I2C_backup
 1205 0831 1E       		.uleb128 0x1e
 1206 0832 760A0000 		.4byte	.LASF172
 1207 0836 760A0000 		.4byte	.LASF172
 1208 083a 08       		.byte	0x8
 1209 083b 91       		.byte	0x91
 1210 083c 1E       		.uleb128 0x1e
 1211 083d CF040000 		.4byte	.LASF173
 1212 0841 CF040000 		.4byte	.LASF173
 1213 0845 08       		.byte	0x8
 1214 0846 8E       		.byte	0x8e
 1215 0847 00       		.byte	0
 1216              		.section	.debug_abbrev,"",%progbits
 1217              	.Ldebug_abbrev0:
 1218 0000 01       		.uleb128 0x1
 1219 0001 11       		.uleb128 0x11
 1220 0002 01       		.byte	0x1
 1221 0003 25       		.uleb128 0x25
 1222 0004 0E       		.uleb128 0xe
 1223 0005 13       		.uleb128 0x13
 1224 0006 0B       		.uleb128 0xb
 1225 0007 03       		.uleb128 0x3
 1226 0008 0E       		.uleb128 0xe
 1227 0009 1B       		.uleb128 0x1b
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 41


 1228 000a 0E       		.uleb128 0xe
 1229 000b 55       		.uleb128 0x55
 1230 000c 17       		.uleb128 0x17
 1231 000d 11       		.uleb128 0x11
 1232 000e 01       		.uleb128 0x1
 1233 000f 10       		.uleb128 0x10
 1234 0010 17       		.uleb128 0x17
 1235 0011 00       		.byte	0
 1236 0012 00       		.byte	0
 1237 0013 02       		.uleb128 0x2
 1238 0014 04       		.uleb128 0x4
 1239 0015 01       		.byte	0x1
 1240 0016 0B       		.uleb128 0xb
 1241 0017 0B       		.uleb128 0xb
 1242 0018 49       		.uleb128 0x49
 1243 0019 13       		.uleb128 0x13
 1244 001a 3A       		.uleb128 0x3a
 1245 001b 0B       		.uleb128 0xb
 1246 001c 3B       		.uleb128 0x3b
 1247 001d 0B       		.uleb128 0xb
 1248 001e 01       		.uleb128 0x1
 1249 001f 13       		.uleb128 0x13
 1250 0020 00       		.byte	0
 1251 0021 00       		.byte	0
 1252 0022 03       		.uleb128 0x3
 1253 0023 28       		.uleb128 0x28
 1254 0024 00       		.byte	0
 1255 0025 03       		.uleb128 0x3
 1256 0026 0E       		.uleb128 0xe
 1257 0027 1C       		.uleb128 0x1c
 1258 0028 0D       		.uleb128 0xd
 1259 0029 00       		.byte	0
 1260 002a 00       		.byte	0
 1261 002b 04       		.uleb128 0x4
 1262 002c 28       		.uleb128 0x28
 1263 002d 00       		.byte	0
 1264 002e 03       		.uleb128 0x3
 1265 002f 0E       		.uleb128 0xe
 1266 0030 1C       		.uleb128 0x1c
 1267 0031 0B       		.uleb128 0xb
 1268 0032 00       		.byte	0
 1269 0033 00       		.byte	0
 1270 0034 05       		.uleb128 0x5
 1271 0035 24       		.uleb128 0x24
 1272 0036 00       		.byte	0
 1273 0037 0B       		.uleb128 0xb
 1274 0038 0B       		.uleb128 0xb
 1275 0039 3E       		.uleb128 0x3e
 1276 003a 0B       		.uleb128 0xb
 1277 003b 03       		.uleb128 0x3
 1278 003c 0E       		.uleb128 0xe
 1279 003d 00       		.byte	0
 1280 003e 00       		.byte	0
 1281 003f 06       		.uleb128 0x6
 1282 0040 16       		.uleb128 0x16
 1283 0041 00       		.byte	0
 1284 0042 03       		.uleb128 0x3
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 42


 1285 0043 0E       		.uleb128 0xe
 1286 0044 3A       		.uleb128 0x3a
 1287 0045 0B       		.uleb128 0xb
 1288 0046 3B       		.uleb128 0x3b
 1289 0047 0B       		.uleb128 0xb
 1290 0048 49       		.uleb128 0x49
 1291 0049 13       		.uleb128 0x13
 1292 004a 00       		.byte	0
 1293 004b 00       		.byte	0
 1294 004c 07       		.uleb128 0x7
 1295 004d 24       		.uleb128 0x24
 1296 004e 00       		.byte	0
 1297 004f 0B       		.uleb128 0xb
 1298 0050 0B       		.uleb128 0xb
 1299 0051 3E       		.uleb128 0x3e
 1300 0052 0B       		.uleb128 0xb
 1301 0053 03       		.uleb128 0x3
 1302 0054 08       		.uleb128 0x8
 1303 0055 00       		.byte	0
 1304 0056 00       		.byte	0
 1305 0057 08       		.uleb128 0x8
 1306 0058 13       		.uleb128 0x13
 1307 0059 01       		.byte	0x1
 1308 005a 0B       		.uleb128 0xb
 1309 005b 05       		.uleb128 0x5
 1310 005c 3A       		.uleb128 0x3a
 1311 005d 0B       		.uleb128 0xb
 1312 005e 3B       		.uleb128 0x3b
 1313 005f 05       		.uleb128 0x5
 1314 0060 01       		.uleb128 0x1
 1315 0061 13       		.uleb128 0x13
 1316 0062 00       		.byte	0
 1317 0063 00       		.byte	0
 1318 0064 09       		.uleb128 0x9
 1319 0065 0D       		.uleb128 0xd
 1320 0066 00       		.byte	0
 1321 0067 03       		.uleb128 0x3
 1322 0068 0E       		.uleb128 0xe
 1323 0069 3A       		.uleb128 0x3a
 1324 006a 0B       		.uleb128 0xb
 1325 006b 3B       		.uleb128 0x3b
 1326 006c 05       		.uleb128 0x5
 1327 006d 49       		.uleb128 0x49
 1328 006e 13       		.uleb128 0x13
 1329 006f 38       		.uleb128 0x38
 1330 0070 0B       		.uleb128 0xb
 1331 0071 00       		.byte	0
 1332 0072 00       		.byte	0
 1333 0073 0A       		.uleb128 0xa
 1334 0074 0D       		.uleb128 0xd
 1335 0075 00       		.byte	0
 1336 0076 03       		.uleb128 0x3
 1337 0077 0E       		.uleb128 0xe
 1338 0078 3A       		.uleb128 0x3a
 1339 0079 0B       		.uleb128 0xb
 1340 007a 3B       		.uleb128 0x3b
 1341 007b 05       		.uleb128 0x5
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 43


 1342 007c 49       		.uleb128 0x49
 1343 007d 13       		.uleb128 0x13
 1344 007e 38       		.uleb128 0x38
 1345 007f 05       		.uleb128 0x5
 1346 0080 00       		.byte	0
 1347 0081 00       		.byte	0
 1348 0082 0B       		.uleb128 0xb
 1349 0083 0D       		.uleb128 0xd
 1350 0084 00       		.byte	0
 1351 0085 03       		.uleb128 0x3
 1352 0086 08       		.uleb128 0x8
 1353 0087 3A       		.uleb128 0x3a
 1354 0088 0B       		.uleb128 0xb
 1355 0089 3B       		.uleb128 0x3b
 1356 008a 05       		.uleb128 0x5
 1357 008b 49       		.uleb128 0x49
 1358 008c 13       		.uleb128 0x13
 1359 008d 38       		.uleb128 0x38
 1360 008e 05       		.uleb128 0x5
 1361 008f 00       		.byte	0
 1362 0090 00       		.byte	0
 1363 0091 0C       		.uleb128 0xc
 1364 0092 01       		.uleb128 0x1
 1365 0093 01       		.byte	0x1
 1366 0094 49       		.uleb128 0x49
 1367 0095 13       		.uleb128 0x13
 1368 0096 01       		.uleb128 0x1
 1369 0097 13       		.uleb128 0x13
 1370 0098 00       		.byte	0
 1371 0099 00       		.byte	0
 1372 009a 0D       		.uleb128 0xd
 1373 009b 21       		.uleb128 0x21
 1374 009c 00       		.byte	0
 1375 009d 49       		.uleb128 0x49
 1376 009e 13       		.uleb128 0x13
 1377 009f 2F       		.uleb128 0x2f
 1378 00a0 0B       		.uleb128 0xb
 1379 00a1 00       		.byte	0
 1380 00a2 00       		.byte	0
 1381 00a3 0E       		.uleb128 0xe
 1382 00a4 35       		.uleb128 0x35
 1383 00a5 00       		.byte	0
 1384 00a6 49       		.uleb128 0x49
 1385 00a7 13       		.uleb128 0x13
 1386 00a8 00       		.byte	0
 1387 00a9 00       		.byte	0
 1388 00aa 0F       		.uleb128 0xf
 1389 00ab 16       		.uleb128 0x16
 1390 00ac 00       		.byte	0
 1391 00ad 03       		.uleb128 0x3
 1392 00ae 0E       		.uleb128 0xe
 1393 00af 3A       		.uleb128 0x3a
 1394 00b0 0B       		.uleb128 0xb
 1395 00b1 3B       		.uleb128 0x3b
 1396 00b2 05       		.uleb128 0x5
 1397 00b3 49       		.uleb128 0x49
 1398 00b4 13       		.uleb128 0x13
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 44


 1399 00b5 00       		.byte	0
 1400 00b6 00       		.byte	0
 1401 00b7 10       		.uleb128 0x10
 1402 00b8 13       		.uleb128 0x13
 1403 00b9 01       		.byte	0x1
 1404 00ba 0B       		.uleb128 0xb
 1405 00bb 0B       		.uleb128 0xb
 1406 00bc 3A       		.uleb128 0x3a
 1407 00bd 0B       		.uleb128 0xb
 1408 00be 3B       		.uleb128 0x3b
 1409 00bf 0B       		.uleb128 0xb
 1410 00c0 01       		.uleb128 0x1
 1411 00c1 13       		.uleb128 0x13
 1412 00c2 00       		.byte	0
 1413 00c3 00       		.byte	0
 1414 00c4 11       		.uleb128 0x11
 1415 00c5 0D       		.uleb128 0xd
 1416 00c6 00       		.byte	0
 1417 00c7 03       		.uleb128 0x3
 1418 00c8 0E       		.uleb128 0xe
 1419 00c9 3A       		.uleb128 0x3a
 1420 00ca 0B       		.uleb128 0xb
 1421 00cb 3B       		.uleb128 0x3b
 1422 00cc 0B       		.uleb128 0xb
 1423 00cd 49       		.uleb128 0x49
 1424 00ce 13       		.uleb128 0x13
 1425 00cf 38       		.uleb128 0x38
 1426 00d0 0B       		.uleb128 0xb
 1427 00d1 00       		.byte	0
 1428 00d2 00       		.byte	0
 1429 00d3 12       		.uleb128 0x12
 1430 00d4 2E       		.uleb128 0x2e
 1431 00d5 01       		.byte	0x1
 1432 00d6 03       		.uleb128 0x3
 1433 00d7 0E       		.uleb128 0xe
 1434 00d8 3A       		.uleb128 0x3a
 1435 00d9 0B       		.uleb128 0xb
 1436 00da 3B       		.uleb128 0x3b
 1437 00db 05       		.uleb128 0x5
 1438 00dc 27       		.uleb128 0x27
 1439 00dd 19       		.uleb128 0x19
 1440 00de 20       		.uleb128 0x20
 1441 00df 0B       		.uleb128 0xb
 1442 00e0 01       		.uleb128 0x1
 1443 00e1 13       		.uleb128 0x13
 1444 00e2 00       		.byte	0
 1445 00e3 00       		.byte	0
 1446 00e4 13       		.uleb128 0x13
 1447 00e5 05       		.uleb128 0x5
 1448 00e6 00       		.byte	0
 1449 00e7 03       		.uleb128 0x3
 1450 00e8 0E       		.uleb128 0xe
 1451 00e9 3A       		.uleb128 0x3a
 1452 00ea 0B       		.uleb128 0xb
 1453 00eb 3B       		.uleb128 0x3b
 1454 00ec 05       		.uleb128 0x5
 1455 00ed 49       		.uleb128 0x49
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 45


 1456 00ee 13       		.uleb128 0x13
 1457 00ef 00       		.byte	0
 1458 00f0 00       		.byte	0
 1459 00f1 14       		.uleb128 0x14
 1460 00f2 2E       		.uleb128 0x2e
 1461 00f3 00       		.byte	0
 1462 00f4 3F       		.uleb128 0x3f
 1463 00f5 19       		.uleb128 0x19
 1464 00f6 03       		.uleb128 0x3
 1465 00f7 0E       		.uleb128 0xe
 1466 00f8 3A       		.uleb128 0x3a
 1467 00f9 0B       		.uleb128 0xb
 1468 00fa 3B       		.uleb128 0x3b
 1469 00fb 0B       		.uleb128 0xb
 1470 00fc 27       		.uleb128 0x27
 1471 00fd 19       		.uleb128 0x19
 1472 00fe 11       		.uleb128 0x11
 1473 00ff 01       		.uleb128 0x1
 1474 0100 12       		.uleb128 0x12
 1475 0101 06       		.uleb128 0x6
 1476 0102 40       		.uleb128 0x40
 1477 0103 18       		.uleb128 0x18
 1478 0104 9742     		.uleb128 0x2117
 1479 0106 19       		.uleb128 0x19
 1480 0107 00       		.byte	0
 1481 0108 00       		.byte	0
 1482 0109 15       		.uleb128 0x15
 1483 010a 2E       		.uleb128 0x2e
 1484 010b 01       		.byte	0x1
 1485 010c 3F       		.uleb128 0x3f
 1486 010d 19       		.uleb128 0x19
 1487 010e 03       		.uleb128 0x3
 1488 010f 0E       		.uleb128 0xe
 1489 0110 3A       		.uleb128 0x3a
 1490 0111 0B       		.uleb128 0xb
 1491 0112 3B       		.uleb128 0x3b
 1492 0113 0B       		.uleb128 0xb
 1493 0114 27       		.uleb128 0x27
 1494 0115 19       		.uleb128 0x19
 1495 0116 11       		.uleb128 0x11
 1496 0117 01       		.uleb128 0x1
 1497 0118 12       		.uleb128 0x12
 1498 0119 06       		.uleb128 0x6
 1499 011a 40       		.uleb128 0x40
 1500 011b 18       		.uleb128 0x18
 1501 011c 9742     		.uleb128 0x2117
 1502 011e 19       		.uleb128 0x19
 1503 011f 01       		.uleb128 0x1
 1504 0120 13       		.uleb128 0x13
 1505 0121 00       		.byte	0
 1506 0122 00       		.byte	0
 1507 0123 16       		.uleb128 0x16
 1508 0124 898201   		.uleb128 0x4109
 1509 0127 00       		.byte	0
 1510 0128 11       		.uleb128 0x11
 1511 0129 01       		.uleb128 0x1
 1512 012a 31       		.uleb128 0x31
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 46


 1513 012b 13       		.uleb128 0x13
 1514 012c 00       		.byte	0
 1515 012d 00       		.byte	0
 1516 012e 17       		.uleb128 0x17
 1517 012f 2E       		.uleb128 0x2e
 1518 0130 01       		.byte	0x1
 1519 0131 3F       		.uleb128 0x3f
 1520 0132 19       		.uleb128 0x19
 1521 0133 03       		.uleb128 0x3
 1522 0134 0E       		.uleb128 0xe
 1523 0135 3A       		.uleb128 0x3a
 1524 0136 0B       		.uleb128 0xb
 1525 0137 3B       		.uleb128 0x3b
 1526 0138 05       		.uleb128 0x5
 1527 0139 27       		.uleb128 0x27
 1528 013a 19       		.uleb128 0x19
 1529 013b 11       		.uleb128 0x11
 1530 013c 01       		.uleb128 0x1
 1531 013d 12       		.uleb128 0x12
 1532 013e 06       		.uleb128 0x6
 1533 013f 40       		.uleb128 0x40
 1534 0140 18       		.uleb128 0x18
 1535 0141 9742     		.uleb128 0x2117
 1536 0143 19       		.uleb128 0x19
 1537 0144 01       		.uleb128 0x1
 1538 0145 13       		.uleb128 0x13
 1539 0146 00       		.byte	0
 1540 0147 00       		.byte	0
 1541 0148 18       		.uleb128 0x18
 1542 0149 1D       		.uleb128 0x1d
 1543 014a 01       		.byte	0x1
 1544 014b 31       		.uleb128 0x31
 1545 014c 13       		.uleb128 0x13
 1546 014d 11       		.uleb128 0x11
 1547 014e 01       		.uleb128 0x1
 1548 014f 12       		.uleb128 0x12
 1549 0150 06       		.uleb128 0x6
 1550 0151 58       		.uleb128 0x58
 1551 0152 0B       		.uleb128 0xb
 1552 0153 59       		.uleb128 0x59
 1553 0154 05       		.uleb128 0x5
 1554 0155 01       		.uleb128 0x1
 1555 0156 13       		.uleb128 0x13
 1556 0157 00       		.byte	0
 1557 0158 00       		.byte	0
 1558 0159 19       		.uleb128 0x19
 1559 015a 05       		.uleb128 0x5
 1560 015b 00       		.byte	0
 1561 015c 31       		.uleb128 0x31
 1562 015d 13       		.uleb128 0x13
 1563 015e 02       		.uleb128 0x2
 1564 015f 17       		.uleb128 0x17
 1565 0160 00       		.byte	0
 1566 0161 00       		.byte	0
 1567 0162 1A       		.uleb128 0x1a
 1568 0163 34       		.uleb128 0x34
 1569 0164 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 47


 1570 0165 03       		.uleb128 0x3
 1571 0166 0E       		.uleb128 0xe
 1572 0167 3A       		.uleb128 0x3a
 1573 0168 0B       		.uleb128 0xb
 1574 0169 3B       		.uleb128 0x3b
 1575 016a 0B       		.uleb128 0xb
 1576 016b 49       		.uleb128 0x49
 1577 016c 13       		.uleb128 0x13
 1578 016d 3F       		.uleb128 0x3f
 1579 016e 19       		.uleb128 0x19
 1580 016f 3C       		.uleb128 0x3c
 1581 0170 19       		.uleb128 0x19
 1582 0171 00       		.byte	0
 1583 0172 00       		.byte	0
 1584 0173 1B       		.uleb128 0x1b
 1585 0174 0F       		.uleb128 0xf
 1586 0175 00       		.byte	0
 1587 0176 0B       		.uleb128 0xb
 1588 0177 0B       		.uleb128 0xb
 1589 0178 49       		.uleb128 0x49
 1590 0179 13       		.uleb128 0x13
 1591 017a 00       		.byte	0
 1592 017b 00       		.byte	0
 1593 017c 1C       		.uleb128 0x1c
 1594 017d 26       		.uleb128 0x26
 1595 017e 00       		.byte	0
 1596 017f 49       		.uleb128 0x49
 1597 0180 13       		.uleb128 0x13
 1598 0181 00       		.byte	0
 1599 0182 00       		.byte	0
 1600 0183 1D       		.uleb128 0x1d
 1601 0184 34       		.uleb128 0x34
 1602 0185 00       		.byte	0
 1603 0186 03       		.uleb128 0x3
 1604 0187 0E       		.uleb128 0xe
 1605 0188 3A       		.uleb128 0x3a
 1606 0189 0B       		.uleb128 0xb
 1607 018a 3B       		.uleb128 0x3b
 1608 018b 0B       		.uleb128 0xb
 1609 018c 49       		.uleb128 0x49
 1610 018d 13       		.uleb128 0x13
 1611 018e 3F       		.uleb128 0x3f
 1612 018f 19       		.uleb128 0x19
 1613 0190 02       		.uleb128 0x2
 1614 0191 18       		.uleb128 0x18
 1615 0192 00       		.byte	0
 1616 0193 00       		.byte	0
 1617 0194 1E       		.uleb128 0x1e
 1618 0195 2E       		.uleb128 0x2e
 1619 0196 00       		.byte	0
 1620 0197 3F       		.uleb128 0x3f
 1621 0198 19       		.uleb128 0x19
 1622 0199 3C       		.uleb128 0x3c
 1623 019a 19       		.uleb128 0x19
 1624 019b 6E       		.uleb128 0x6e
 1625 019c 0E       		.uleb128 0xe
 1626 019d 03       		.uleb128 0x3
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 48


 1627 019e 0E       		.uleb128 0xe
 1628 019f 3A       		.uleb128 0x3a
 1629 01a0 0B       		.uleb128 0xb
 1630 01a1 3B       		.uleb128 0x3b
 1631 01a2 0B       		.uleb128 0xb
 1632 01a3 00       		.byte	0
 1633 01a4 00       		.byte	0
 1634 01a5 00       		.byte	0
 1635              		.section	.debug_loc,"",%progbits
 1636              	.Ldebug_loc0:
 1637              	.LLST0:
 1638 0000 12000000 		.4byte	.LVL3
 1639 0004 1A000000 		.4byte	.LVL4
 1640 0008 0300     		.2byte	0x3
 1641 000a 08       		.byte	0x8
 1642 000b 7A       		.byte	0x7a
 1643 000c 9F       		.byte	0x9f
 1644 000d 00000000 		.4byte	0
 1645 0011 00000000 		.4byte	0
 1646              		.section	.debug_aranges,"",%progbits
 1647 0000 34000000 		.4byte	0x34
 1648 0004 0200     		.2byte	0x2
 1649 0006 00000000 		.4byte	.Ldebug_info0
 1650 000a 04       		.byte	0x4
 1651 000b 00       		.byte	0
 1652 000c 0000     		.2byte	0
 1653 000e 0000     		.2byte	0
 1654 0010 00000000 		.4byte	.LFB47
 1655 0014 18000000 		.4byte	.LFE47-.LFB47
 1656 0018 00000000 		.4byte	.LFB48
 1657 001c 24000000 		.4byte	.LFE48-.LFB48
 1658 0020 00000000 		.4byte	.LFB49
 1659 0024 14000000 		.4byte	.LFE49-.LFB49
 1660 0028 00000000 		.4byte	.LFB50
 1661 002c 24000000 		.4byte	.LFE50-.LFB50
 1662 0030 00000000 		.4byte	0
 1663 0034 00000000 		.4byte	0
 1664              		.section	.debug_ranges,"",%progbits
 1665              	.Ldebug_ranges0:
 1666 0000 00000000 		.4byte	.LFB47
 1667 0004 18000000 		.4byte	.LFE47
 1668 0008 00000000 		.4byte	.LFB48
 1669 000c 24000000 		.4byte	.LFE48
 1670 0010 00000000 		.4byte	.LFB49
 1671 0014 14000000 		.4byte	.LFE49
 1672 0018 00000000 		.4byte	.LFB50
 1673 001c 24000000 		.4byte	.LFE50
 1674 0020 00000000 		.4byte	0
 1675 0024 00000000 		.4byte	0
 1676              		.section	.debug_line,"",%progbits
 1677              	.Ldebug_line0:
 1678 0000 A9020000 		.section	.debug_str,"MS",%progbits,1
 1678      02004502 
 1678      00000201 
 1678      FB0E0D00 
 1678      01010101 
 1679              	.LASF106:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 49


 1680 0000 70726F74 		.ascii	"protBusMasterMask\000"
 1680      4275734D 
 1680      61737465 
 1680      724D6173 
 1680      6B00
 1681              	.LASF65:
 1682 0012 49435052 		.ascii	"ICPR\000"
 1682      00
 1683              	.LASF116:
 1684 0017 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 1684      6843746C 
 1684      4D61696E 
 1684      57733346 
 1684      72657100 
 1685              	.LASF138:
 1686 002b 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 1686      50727443 
 1686      6667496E 
 1686      4F666673 
 1686      657400
 1687              	.LASF21:
 1688 003e 4E766963 		.ascii	"NvicMux15_IRQn\000"
 1688      4D757831 
 1688      355F4952 
 1688      516E00
 1689              	.LASF82:
 1690 004d 63727970 		.ascii	"cryptoVersion\000"
 1690      746F5665 
 1690      7273696F 
 1690      6E00
 1691              	.LASF100:
 1692 005b 70657269 		.ascii	"periClockNr\000"
 1692      436C6F63 
 1692      6B4E7200 
 1693              	.LASF78:
 1694 0067 70617373 		.ascii	"passBase\000"
 1694      42617365 
 1694      00
 1695              	.LASF0:
 1696 0070 52657365 		.ascii	"Reset_IRQn\000"
 1696      745F4952 
 1696      516E00
 1697              	.LASF91:
 1698 007b 63707573 		.ascii	"cpussIpcIrqNr\000"
 1698      73497063 
 1698      4972714E 
 1698      7200
 1699              	.LASF43:
 1700 0089 5F5F7569 		.ascii	"__uint8_t\000"
 1700      6E74385F 
 1700      7400
 1701              	.LASF135:
 1702 0093 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 1702      44697632 
 1702      345F3543 
 1702      746C4F66 
 1702      66736574 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 50


 1703              	.LASF19:
 1704 00a8 4E766963 		.ascii	"NvicMux13_IRQn\000"
 1704      4D757831 
 1704      335F4952 
 1704      516E00
 1705              	.LASF142:
 1706 00b7 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 1706      73436D34 
 1706      436C6F63 
 1706      6B43746C 
 1706      4F666673 
 1707              	.LASF71:
 1708 00ce 63707573 		.ascii	"cpussBase\000"
 1708      73426173 
 1708      6500
 1709              	.LASF32:
 1710 00d8 4E766963 		.ascii	"NvicMux26_IRQn\000"
 1710      4D757832 
 1710      365F4952 
 1710      516E00
 1711              	.LASF120:
 1712 00e7 64774368 		.ascii	"dwChCtlPrioPos\000"
 1712      43746C50 
 1712      72696F50 
 1712      6F7300
 1713              	.LASF52:
 1714 00f6 6C6F6E67 		.ascii	"long long unsigned int\000"
 1714      206C6F6E 
 1714      6720756E 
 1714      7369676E 
 1714      65642069 
 1715              	.LASF124:
 1716 010d 70657269 		.ascii	"periTrCmdOffset\000"
 1716      5472436D 
 1716      644F6666 
 1716      73657400 
 1717              	.LASF148:
 1718 011d 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 1718      73537973 
 1718      5469636B 
 1718      43746C4F 
 1718      66667365 
 1719              	.LASF63:
 1720 0133 49535052 		.ascii	"ISPR\000"
 1720      00
 1721              	.LASF30:
 1722 0138 4E766963 		.ascii	"NvicMux24_IRQn\000"
 1722      4D757832 
 1722      345F4952 
 1722      516E00
 1723              	.LASF109:
 1724 0147 666C6173 		.ascii	"flashPipeRequired\000"
 1724      68506970 
 1724      65526571 
 1724      75697265 
 1724      6400
 1725              	.LASF113:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 51


 1726 0159 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 1726      6843746C 
 1726      4D61696E 
 1726      57733046 
 1726      72657100 
 1727              	.LASF55:
 1728 016d 696E7431 		.ascii	"int16_t\000"
 1728      365F7400 
 1729              	.LASF51:
 1730 0175 6C6F6E67 		.ascii	"long long int\000"
 1730      206C6F6E 
 1730      6720696E 
 1730      7400
 1731              	.LASF41:
 1732 0183 7369676E 		.ascii	"signed char\000"
 1732      65642063 
 1732      68617200 
 1733              	.LASF129:
 1734 018f 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 1734      44697643 
 1734      6D645479 
 1734      70655365 
 1734      6C506F73 
 1735              	.LASF22:
 1736 01a4 4E766963 		.ascii	"NvicMux16_IRQn\000"
 1736      4D757831 
 1736      365F4952 
 1736      516E00
 1737              	.LASF75:
 1738 01b3 70726F74 		.ascii	"protBase\000"
 1738      42617365 
 1738      00
 1739              	.LASF87:
 1740 01bc 69706356 		.ascii	"ipcVersion\000"
 1740      65727369 
 1740      6F6E00
 1741              	.LASF149:
 1742 01c7 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 1742      73436D30 
 1742      4E6D6943 
 1742      746C4F66 
 1742      66736574 
 1743              	.LASF9:
 1744 01dc 4E766963 		.ascii	"NvicMux3_IRQn\000"
 1744      4D757833 
 1744      5F495251 
 1744      6E00
 1745              	.LASF76:
 1746 01ea 6873696F 		.ascii	"hsiomBase\000"
 1746      6D426173 
 1746      6500
 1747              	.LASF48:
 1748 01f4 6C6F6E67 		.ascii	"long int\000"
 1748      20696E74 
 1748      00
 1749              	.LASF139:
 1750 01fd 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 52


 1750      50727443 
 1750      66674F75 
 1750      744F6666 
 1750      73657400 
 1751              	.LASF107:
 1752 0211 63727970 		.ascii	"cryptoMemSize\000"
 1752      746F4D65 
 1752      6D53697A 
 1752      6500
 1753              	.LASF34:
 1754 021f 4E766963 		.ascii	"NvicMux28_IRQn\000"
 1754      4D757832 
 1754      385F4952 
 1754      516E00
 1755              	.LASF73:
 1756 022e 70657269 		.ascii	"periBase\000"
 1756      42617365 
 1756      00
 1757              	.LASF161:
 1758 0237 75696E74 		.ascii	"uint8\000"
 1758      3800
 1759              	.LASF105:
 1760 023d 73797350 		.ascii	"sysPmSimoPresent\000"
 1760      6D53696D 
 1760      6F507265 
 1760      73656E74 
 1760      00
 1761              	.LASF95:
 1762 024e 63707573 		.ascii	"cpussFmIrq\000"
 1762      73466D49 
 1762      727100
 1763              	.LASF160:
 1764 0259 646F7562 		.ascii	"double\000"
 1764      6C6500
 1765              	.LASF134:
 1766 0260 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 1766      44697631 
 1766      365F3543 
 1766      746C4F66 
 1766      66736574 
 1767              	.LASF98:
 1768 0275 73727373 		.ascii	"srssNumPll\000"
 1768      4E756D50 
 1768      6C6C00
 1769              	.LASF132:
 1770 0280 70657269 		.ascii	"periDiv8CtlOffset\000"
 1770      44697638 
 1770      43746C4F 
 1770      66667365 
 1770      7400
 1771              	.LASF2:
 1772 0292 48617264 		.ascii	"HardFault_IRQn\000"
 1772      4661756C 
 1772      745F4952 
 1772      516E00
 1773              	.LASF37:
 1774 02a1 4E766963 		.ascii	"NvicMux31_IRQn\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 53


 1774      4D757833 
 1774      315F4952 
 1774      516E00
 1775              	.LASF23:
 1776 02b0 4E766963 		.ascii	"NvicMux17_IRQn\000"
 1776      4D757831 
 1776      375F4952 
 1776      516E00
 1777              	.LASF72:
 1778 02bf 666C6173 		.ascii	"flashcBase\000"
 1778      68634261 
 1778      736500
 1779              	.LASF49:
 1780 02ca 5F5F7569 		.ascii	"__uint32_t\000"
 1780      6E743332 
 1780      5F7400
 1781              	.LASF102:
 1782 02d5 70617373 		.ascii	"passSarChannels\000"
 1782      53617243 
 1782      68616E6E 
 1782      656C7300 
 1783              	.LASF44:
 1784 02e5 5F5F696E 		.ascii	"__int16_t\000"
 1784      7431365F 
 1784      7400
 1785              	.LASF10:
 1786 02ef 4E766963 		.ascii	"NvicMux4_IRQn\000"
 1786      4D757834 
 1786      5F495251 
 1786      6E00
 1787              	.LASF145:
 1788 02fd 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 1788      73436D34 
 1788      50777243 
 1788      746C4F66 
 1788      66736574 
 1789              	.LASF140:
 1790 0312 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 1790      50727443 
 1790      66675369 
 1790      6F4F6666 
 1790      73657400 
 1791              	.LASF92:
 1792 0326 63707573 		.ascii	"cpussDwChNr\000"
 1792      73447743 
 1792      684E7200 
 1793              	.LASF53:
 1794 0332 756E7369 		.ascii	"unsigned int\000"
 1794      676E6564 
 1794      20696E74 
 1794      00
 1795              	.LASF26:
 1796 033f 4E766963 		.ascii	"NvicMux20_IRQn\000"
 1796      4D757832 
 1796      305F4952 
 1796      516E00
 1797              	.LASF56:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 54


 1798 034e 75696E74 		.ascii	"uint16_t\000"
 1798      31365F74 
 1798      00
 1799              	.LASF35:
 1800 0357 4E766963 		.ascii	"NvicMux29_IRQn\000"
 1800      4D757832 
 1800      395F4952 
 1800      516E00
 1801              	.LASF125:
 1802 0366 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 1802      5472436D 
 1802      64477253 
 1802      656C4D73 
 1802      6B00
 1803              	.LASF50:
 1804 0378 6C6F6E67 		.ascii	"long unsigned int\000"
 1804      20756E73 
 1804      69676E65 
 1804      6420696E 
 1804      7400
 1805              	.LASF18:
 1806 038a 4E766963 		.ascii	"NvicMux12_IRQn\000"
 1806      4D757831 
 1806      325F4952 
 1806      516E00
 1807              	.LASF90:
 1808 0399 63707573 		.ascii	"cpussIpcNr\000"
 1808      73497063 
 1808      4E7200
 1809              	.LASF77:
 1810 03a4 6770696F 		.ascii	"gpioBase\000"
 1810      42617365 
 1810      00
 1811              	.LASF115:
 1812 03ad 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 1812      6843746C 
 1812      4D61696E 
 1812      57733246 
 1812      72657100 
 1813              	.LASF14:
 1814 03c1 4E766963 		.ascii	"NvicMux8_IRQn\000"
 1814      4D757838 
 1814      5F495251 
 1814      6E00
 1815              	.LASF126:
 1816 03cf 70657269 		.ascii	"periTrGrOffset\000"
 1816      54724772 
 1816      4F666673 
 1816      657400
 1817              	.LASF153:
 1818 03de 63707573 		.ascii	"cpussRam1Ctl0\000"
 1818      7352616D 
 1818      3143746C 
 1818      3000
 1819              	.LASF127:
 1820 03ec 70657269 		.ascii	"periTrGrSize\000"
 1820      54724772 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 55


 1820      53697A65 
 1820      00
 1821              	.LASF85:
 1822 03f9 6770696F 		.ascii	"gpioVersion\000"
 1822      56657273 
 1822      696F6E00 
 1823              	.LASF157:
 1824 0405 63795F73 		.ascii	"cy_stc_device_t\000"
 1824      74635F64 
 1824      65766963 
 1824      655F7400 
 1825              	.LASF167:
 1826 0415 4932435F 		.ascii	"I2C_RestoreConfig\000"
 1826      52657374 
 1826      6F726543 
 1826      6F6E6669 
 1826      6700
 1827              	.LASF27:
 1828 0427 4E766963 		.ascii	"NvicMux21_IRQn\000"
 1828      4D757832 
 1828      315F4952 
 1828      516E00
 1829              	.LASF103:
 1830 0436 65704D6F 		.ascii	"epMonitorNr\000"
 1830      6E69746F 
 1830      724E7200 
 1831              	.LASF150:
 1832 0442 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 1832      73436D34 
 1832      4E6D6943 
 1832      746C4F66 
 1832      66736574 
 1833              	.LASF5:
 1834 0457 53797354 		.ascii	"SysTick_IRQn\000"
 1834      69636B5F 
 1834      4952516E 
 1834      00
 1835              	.LASF146:
 1836 0464 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 1836      73547269 
 1836      6D52616D 
 1836      43746C4F 
 1836      66667365 
 1837              	.LASF141:
 1838 047a 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 1838      73436D30 
 1838      436C6F63 
 1838      6B43746C 
 1838      4F666673 
 1839              	.LASF175:
 1840 0491 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_PM.c\000"
 1840      72617465 
 1840      645F536F 
 1840      75726365 
 1840      5C50536F 
 1841              	.LASF81:
 1842 04b1 63707573 		.ascii	"cpussVersion\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 56


 1842      73566572 
 1842      73696F6E 
 1842      00
 1843              	.LASF178:
 1844 04be 4952516E 		.ascii	"IRQn\000"
 1844      00
 1845              	.LASF88:
 1846 04c3 70657269 		.ascii	"periVersion\000"
 1846      56657273 
 1846      696F6E00 
 1847              	.LASF173:
 1848 04cf 4932435F 		.ascii	"I2C_Enable\000"
 1848      456E6162 
 1848      6C6500
 1849              	.LASF176:
 1850 04da 433A5C55 		.ascii	"C:\\Users\\shizh\\Desktop\\ECMO\\ecmo_psoc6_ws\\CY8"
 1850      73657273 
 1850      5C736869 
 1850      7A685C44 
 1850      65736B74 
 1851 0507 4350524F 		.ascii	"CPROTO-063-BLE_Master.cydsn\000"
 1851      544F2D30 
 1851      36332D42 
 1851      4C455F4D 
 1851      61737465 
 1852              	.LASF68:
 1853 0523 73697A65 		.ascii	"sizetype\000"
 1853      74797065 
 1853      00
 1854              	.LASF6:
 1855 052c 4E766963 		.ascii	"NvicMux0_IRQn\000"
 1855      4D757830 
 1855      5F495251 
 1855      6E00
 1856              	.LASF118:
 1857 053a 64774368 		.ascii	"dwChOffset\000"
 1857      4F666673 
 1857      657400
 1858              	.LASF15:
 1859 0545 4E766963 		.ascii	"NvicMux9_IRQn\000"
 1859      4D757839 
 1859      5F495251 
 1859      6E00
 1860              	.LASF3:
 1861 0553 53564361 		.ascii	"SVCall_IRQn\000"
 1861      6C6C5F49 
 1861      52516E00 
 1862              	.LASF93:
 1863 055f 63707573 		.ascii	"cpussFlashPaSize\000"
 1863      73466C61 
 1863      73685061 
 1863      53697A65 
 1863      00
 1864              	.LASF131:
 1865 0570 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 1865      44697643 
 1865      6D645061 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 57


 1865      54797065 
 1865      53656C50 
 1866              	.LASF25:
 1867 0587 4E766963 		.ascii	"NvicMux19_IRQn\000"
 1867      4D757831 
 1867      395F4952 
 1867      516E00
 1868              	.LASF154:
 1869 0596 63707573 		.ascii	"cpussRam2Ctl0\000"
 1869      7352616D 
 1869      3243746C 
 1869      3000
 1870              	.LASF31:
 1871 05a4 4E766963 		.ascii	"NvicMux25_IRQn\000"
 1871      4D757832 
 1871      355F4952 
 1871      516E00
 1872              	.LASF89:
 1873 05b3 70726F74 		.ascii	"protVersion\000"
 1873      56657273 
 1873      696F6E00 
 1874              	.LASF122:
 1875 05bf 64775374 		.ascii	"dwStatusChIdxPos\000"
 1875      61747573 
 1875      43684964 
 1875      78506F73 
 1875      00
 1876              	.LASF104:
 1877 05d0 75646250 		.ascii	"udbPresent\000"
 1877      72657365 
 1877      6E7400
 1878              	.LASF61:
 1879 05db 49434552 		.ascii	"ICER\000"
 1879      00
 1880              	.LASF177:
 1881 05e0 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 1881      49435F45 
 1881      6E61626C 
 1881      65495251 
 1881      00
 1882              	.LASF84:
 1883 05f1 666C6173 		.ascii	"flashcVersion\000"
 1883      68635665 
 1883      7273696F 
 1883      6E00
 1884              	.LASF80:
 1885 05ff 63727970 		.ascii	"cryptoBase\000"
 1885      746F4261 
 1885      736500
 1886              	.LASF101:
 1887 060a 736D6966 		.ascii	"smifDeviceNr\000"
 1887      44657669 
 1887      63654E72 
 1887      00
 1888              	.LASF169:
 1889 0617 4932435F 		.ascii	"I2C_Wakeup\000"
 1889      57616B65 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 58


 1889      757000
 1890              	.LASF8:
 1891 0622 4E766963 		.ascii	"NvicMux2_IRQn\000"
 1891      4D757832 
 1891      5F495251 
 1891      6E00
 1892              	.LASF159:
 1893 0630 666C6F61 		.ascii	"float\000"
 1893      7400
 1894              	.LASF123:
 1895 0636 64775374 		.ascii	"dwStatusChIdxMsk\000"
 1895      61747573 
 1895      43684964 
 1895      784D736B 
 1895      00
 1896              	.LASF20:
 1897 0647 4E766963 		.ascii	"NvicMux14_IRQn\000"
 1897      4D757831 
 1897      345F4952 
 1897      516E00
 1898              	.LASF60:
 1899 0656 52455345 		.ascii	"RESERVED0\000"
 1899      52564544 
 1899      3000
 1900              	.LASF170:
 1901 0660 63795F64 		.ascii	"cy_device\000"
 1901      65766963 
 1901      6500
 1902              	.LASF66:
 1903 066a 52455345 		.ascii	"RESERVED3\000"
 1903      52564544 
 1903      3300
 1904              	.LASF151:
 1905 0674 63707573 		.ascii	"cpussRomCtl\000"
 1905      73526F6D 
 1905      43746C00 
 1906              	.LASF121:
 1907 0680 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 1907      43746C50 
 1907      7265656D 
 1907      70746162 
 1907      6C65506F 
 1908              	.LASF162:
 1909 0696 72656738 		.ascii	"reg8\000"
 1909      00
 1910              	.LASF74:
 1911 069b 75646242 		.ascii	"udbBase\000"
 1911      61736500 
 1912              	.LASF57:
 1913 06a3 696E7433 		.ascii	"int32_t\000"
 1913      325F7400 
 1914              	.LASF40:
 1915 06ab 756E7369 		.ascii	"unsigned char\000"
 1915      676E6564 
 1915      20636861 
 1915      7200
 1916              	.LASF117:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 59


 1917 06b9 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 1917      6843746C 
 1917      4D61696E 
 1917      57733446 
 1917      72657100 
 1918              	.LASF144:
 1919 06cd 63707573 		.ascii	"cpussCm0StatusOffset\000"
 1919      73436D30 
 1919      53746174 
 1919      75734F66 
 1919      66736574 
 1920              	.LASF156:
 1921 06e2 6970634C 		.ascii	"ipcLockStatusOffset\000"
 1921      6F636B53 
 1921      74617475 
 1921      734F6666 
 1921      73657400 
 1922              	.LASF38:
 1923 06f6 756E636F 		.ascii	"unconnected_IRQn\000"
 1923      6E6E6563 
 1923      7465645F 
 1923      4952516E 
 1923      00
 1924              	.LASF39:
 1925 0707 73686F72 		.ascii	"short int\000"
 1925      7420696E 
 1925      7400
 1926              	.LASF59:
 1927 0711 49534552 		.ascii	"ISER\000"
 1927      00
 1928              	.LASF69:
 1929 0716 4E564943 		.ascii	"NVIC_Type\000"
 1929      5F547970 
 1929      6500
 1930              	.LASF165:
 1931 0720 4932435F 		.ascii	"I2C_BACKUP_STRUCT\000"
 1931      4241434B 
 1931      55505F53 
 1931      54525543 
 1931      5400
 1932              	.LASF128:
 1933 0732 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 1933      44697643 
 1933      6D644469 
 1933      7653656C 
 1933      4D736B00 
 1934              	.LASF64:
 1935 0746 52455345 		.ascii	"RESERVED2\000"
 1935      52564544 
 1935      3200
 1936              	.LASF11:
 1937 0750 4E766963 		.ascii	"NvicMux5_IRQn\000"
 1937      4D757835 
 1937      5F495251 
 1937      6E00
 1938              	.LASF99:
 1939 075e 73727373 		.ascii	"srssNumHfroot\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 60


 1939      4E756D48 
 1939      66726F6F 
 1939      7400
 1940              	.LASF67:
 1941 076c 52455345 		.ascii	"RESERVED4\000"
 1941      52564544 
 1941      3400
 1942              	.LASF112:
 1943 0776 666C6173 		.ascii	"flashEraseDelay\000"
 1943      68457261 
 1943      73654465 
 1943      6C617900 
 1944              	.LASF164:
 1945 0786 636F6E74 		.ascii	"control\000"
 1945      726F6C00 
 1946              	.LASF58:
 1947 078e 75696E74 		.ascii	"uint32_t\000"
 1947      33325F74 
 1947      00
 1948              	.LASF4:
 1949 0797 50656E64 		.ascii	"PendSV_IRQn\000"
 1949      53565F49 
 1949      52516E00 
 1950              	.LASF174:
 1951 07a3 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1951      43313120 
 1951      352E342E 
 1951      31203230 
 1951      31363036 
 1952 07d6 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0plus -mthumb -"
 1952      20726576 
 1952      6973696F 
 1952      6E203233 
 1952      37373135 
 1953 0809 67202D4F 		.ascii	"g -Og -ffunction-sections -ffat-lto-objects\000"
 1953      67202D66 
 1953      66756E63 
 1953      74696F6E 
 1953      2D736563 
 1954              	.LASF70:
 1955 0835 6C6F6E67 		.ascii	"long double\000"
 1955      20646F75 
 1955      626C6500 
 1956              	.LASF158:
 1957 0841 63686172 		.ascii	"char\000"
 1957      00
 1958              	.LASF24:
 1959 0846 4E766963 		.ascii	"NvicMux18_IRQn\000"
 1959      4D757831 
 1959      385F4952 
 1959      516E00
 1960              	.LASF152:
 1961 0855 63707573 		.ascii	"cpussRam0Ctl0\000"
 1961      7352616D 
 1961      3043746C 
 1961      3000
 1962              	.LASF163:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 61


 1963 0863 656E6162 		.ascii	"enableState\000"
 1963      6C655374 
 1963      61746500 
 1964              	.LASF45:
 1965 086f 5F5F7569 		.ascii	"__uint16_t\000"
 1965      6E743136 
 1965      5F7400
 1966              	.LASF42:
 1967 087a 4952516E 		.ascii	"IRQn_Type\000"
 1967      5F547970 
 1967      6500
 1968              	.LASF133:
 1969 0884 70657269 		.ascii	"periDiv16CtlOffset\000"
 1969      44697631 
 1969      3643746C 
 1969      4F666673 
 1969      657400
 1970              	.LASF33:
 1971 0897 4E766963 		.ascii	"NvicMux27_IRQn\000"
 1971      4D757832 
 1971      375F4952 
 1971      516E00
 1972              	.LASF1:
 1973 08a6 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 1973      61736B61 
 1973      626C6549 
 1973      6E745F49 
 1973      52516E00 
 1974              	.LASF47:
 1975 08ba 5F5F696E 		.ascii	"__int32_t\000"
 1975      7433325F 
 1975      7400
 1976              	.LASF86:
 1977 08c4 6873696F 		.ascii	"hsiomVersion\000"
 1977      6D566572 
 1977      73696F6E 
 1977      00
 1978              	.LASF16:
 1979 08d1 4E766963 		.ascii	"NvicMux10_IRQn\000"
 1979      4D757831 
 1979      305F4952 
 1979      516E00
 1980              	.LASF114:
 1981 08e0 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 1981      6843746C 
 1981      4D61696E 
 1981      57733146 
 1981      72657100 
 1982              	.LASF46:
 1983 08f4 73686F72 		.ascii	"short unsigned int\000"
 1983      7420756E 
 1983      7369676E 
 1983      65642069 
 1983      6E7400
 1984              	.LASF119:
 1985 0907 64774368 		.ascii	"dwChSize\000"
 1985      53697A65 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 62


 1985      00
 1986              	.LASF155:
 1987 0910 69706353 		.ascii	"ipcStructSize\000"
 1987      74727563 
 1987      7453697A 
 1987      6500
 1988              	.LASF12:
 1989 091e 4E766963 		.ascii	"NvicMux6_IRQn\000"
 1989      4D757836 
 1989      5F495251 
 1989      6E00
 1990              	.LASF94:
 1991 092c 63707573 		.ascii	"cpussIpc0Irq\000"
 1991      73497063 
 1991      30497271 
 1991      00
 1992              	.LASF36:
 1993 0939 4E766963 		.ascii	"NvicMux30_IRQn\000"
 1993      4D757833 
 1993      305F4952 
 1993      516E00
 1994              	.LASF168:
 1995 0948 4932435F 		.ascii	"I2C_Sleep\000"
 1995      536C6565 
 1995      7000
 1996              	.LASF137:
 1997 0952 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 1997      50727443 
 1997      66674F66 
 1997      66736574 
 1997      00
 1998              	.LASF28:
 1999 0963 4E766963 		.ascii	"NvicMux22_IRQn\000"
 1999      4D757832 
 1999      325F4952 
 1999      516E00
 2000              	.LASF96:
 2001 0972 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2001      734E6F74 
 2001      436F6E6E 
 2001      65637465 
 2001      64497271 
 2002              	.LASF166:
 2003 0987 4932435F 		.ascii	"I2C_SaveConfig\000"
 2003      53617665 
 2003      436F6E66 
 2003      696700
 2004              	.LASF54:
 2005 0996 75696E74 		.ascii	"uint8_t\000"
 2005      385F7400 
 2006              	.LASF62:
 2007 099e 52534552 		.ascii	"RSERVED1\000"
 2007      56454431 
 2007      00
 2008              	.LASF143:
 2009 09a7 63707573 		.ascii	"cpussCm4StatusOffset\000"
 2009      73436D34 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 63


 2009      53746174 
 2009      75734F66 
 2009      66736574 
 2010              	.LASF136:
 2011 09bc 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 2011      50727449 
 2011      6E747243 
 2011      66674F66 
 2011      66736574 
 2012              	.LASF7:
 2013 09d1 4E766963 		.ascii	"NvicMux1_IRQn\000"
 2013      4D757831 
 2013      5F495251 
 2013      6E00
 2014              	.LASF171:
 2015 09df 4932435F 		.ascii	"I2C_backup\000"
 2015      6261636B 
 2015      757000
 2016              	.LASF17:
 2017 09ea 4E766963 		.ascii	"NvicMux11_IRQn\000"
 2017      4D757831 
 2017      315F4952 
 2017      516E00
 2018              	.LASF147:
 2019 09f9 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 2019      73547269 
 2019      6D526F6D 
 2019      43746C4F 
 2019      66667365 
 2020              	.LASF97:
 2021 0a0f 73727373 		.ascii	"srssNumClkpath\000"
 2021      4E756D43 
 2021      6C6B7061 
 2021      746800
 2022              	.LASF83:
 2023 0a1e 64775665 		.ascii	"dwVersion\000"
 2023      7273696F 
 2023      6E00
 2024              	.LASF79:
 2025 0a28 69706342 		.ascii	"ipcBase\000"
 2025      61736500 
 2026              	.LASF13:
 2027 0a30 4E766963 		.ascii	"NvicMux7_IRQn\000"
 2027      4D757837 
 2027      5F495251 
 2027      6E00
 2028              	.LASF130:
 2029 0a3e 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2029      44697643 
 2029      6D645061 
 2029      44697653 
 2029      656C506F 
 2030              	.LASF111:
 2031 0a54 666C6173 		.ascii	"flashProgramDelay\000"
 2031      6850726F 
 2031      6772616D 
 2031      44656C61 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\cc7dwVCH.s 			page 64


 2031      7900
 2032              	.LASF110:
 2033 0a66 666C6173 		.ascii	"flashWriteDelay\000"
 2033      68577269 
 2033      74654465 
 2033      6C617900 
 2034              	.LASF172:
 2035 0a76 4932435F 		.ascii	"I2C_Stop\000"
 2035      53746F70 
 2035      00
 2036              	.LASF108:
 2037 0a7f 666C6173 		.ascii	"flashRwwRequired\000"
 2037      68527777 
 2037      52657175 
 2037      69726564 
 2037      00
 2038              	.LASF29:
 2039 0a90 4E766963 		.ascii	"NvicMux23_IRQn\000"
 2039      4D757832 
 2039      335F4952 
 2039      516E00
 2040              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
