// Seed: 1240678764
module module_0 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri0 id_4
);
  wire id_6;
  wire id_7;
  tri  id_8 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input  supply0 id_0,
    output uwire   id_1,
    input  supply0 id_2
    , id_5, id_6,
    output logic   id_3
);
  supply1 id_7;
  module_0(
      id_7, id_2, id_7, id_2, id_7
  );
  initial id_3 <= 1;
  assign id_7 = id_0;
  wire id_8;
endmodule
