
main_drive_f4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006910  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  08006aa0  08006aa0  00016aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006cc4  08006cc4  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08006cc4  08006cc4  00016cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ccc  08006ccc  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ccc  08006ccc  00016ccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006cd0  08006cd0  00016cd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006cd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          000005f0  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000065c  2000065c  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00011e9c  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000284f  00000000  00000000  00031f7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e48  00000000  00000000  000347d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000b15  00000000  00000000  00035618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024be1  00000000  00000000  0003612d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00012933  00000000  00000000  0005ad0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dd980  00000000  00000000  0006d641  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004788  00000000  00000000  0014afc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  0014f74c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006a88 	.word	0x08006a88

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006a88 	.word	0x08006a88

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <TIM3_Init>:

volatile int temp_x,temp_y;
volatile uint8_t temp1 = 100,temp2 = 100;

void TIM3_Init(void)	///50Hz PWM (4 pin: 2 BLDC, !
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08e      	sub	sp, #56	; 0x38
 8000580:	af00      	add	r7, sp, #0


  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000582:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	605a      	str	r2, [r3, #4]
 800058c:	609a      	str	r2, [r3, #8]
 800058e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000590:	f107 0320 	add.w	r3, r7, #32
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800059a:	1d3b      	adds	r3, r7, #4
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	609a      	str	r2, [r3, #8]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	611a      	str	r2, [r3, #16]
 80005a8:	615a      	str	r2, [r3, #20]
 80005aa:	619a      	str	r2, [r3, #24]


  htim3.Instance = TIM3;
 80005ac:	4b45      	ldr	r3, [pc, #276]	; (80006c4 <TIM3_Init+0x148>)
 80005ae:	4a46      	ldr	r2, [pc, #280]	; (80006c8 <TIM3_Init+0x14c>)
 80005b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 719;
 80005b2:	4b44      	ldr	r3, [pc, #272]	; (80006c4 <TIM3_Init+0x148>)
 80005b4:	f240 22cf 	movw	r2, #719	; 0x2cf
 80005b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005ba:	4b42      	ldr	r3, [pc, #264]	; (80006c4 <TIM3_Init+0x148>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000;
 80005c0:	4b40      	ldr	r3, [pc, #256]	; (80006c4 <TIM3_Init+0x148>)
 80005c2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80005c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005c8:	4b3e      	ldr	r3, [pc, #248]	; (80006c4 <TIM3_Init+0x148>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005ce:	4b3d      	ldr	r3, [pc, #244]	; (80006c4 <TIM3_Init+0x148>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80005d4:	483b      	ldr	r0, [pc, #236]	; (80006c4 <TIM3_Init+0x148>)
 80005d6:	f002 fd1d 	bl	8003014 <HAL_TIM_Base_Init>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <TIM3_Init+0x68>
	  {
		Error_Handler();
 80005e0:	f000 fb9e 	bl	8000d20 <Error_Handler>
	  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005e8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80005ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005ee:	4619      	mov	r1, r3
 80005f0:	4834      	ldr	r0, [pc, #208]	; (80006c4 <TIM3_Init+0x148>)
 80005f2:	f003 f8f5 	bl	80037e0 <HAL_TIM_ConfigClockSource>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <TIM3_Init+0x84>
	  {
		Error_Handler();
 80005fc:	f000 fb90 	bl	8000d20 <Error_Handler>
	  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000600:	4830      	ldr	r0, [pc, #192]	; (80006c4 <TIM3_Init+0x148>)
 8000602:	f002 fdaf 	bl	8003164 <HAL_TIM_PWM_Init>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <TIM3_Init+0x94>
	  {
		Error_Handler();
 800060c:	f000 fb88 	bl	8000d20 <Error_Handler>
	  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000610:	482c      	ldr	r0, [pc, #176]	; (80006c4 <TIM3_Init+0x148>)
 8000612:	f002 fd4e 	bl	80030b2 <HAL_TIM_OC_Init>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <TIM3_Init+0xa4>
	  {
		Error_Handler();
 800061c:	f000 fb80 	bl	8000d20 <Error_Handler>
	  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000620:	2300      	movs	r3, #0
 8000622:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000624:	2300      	movs	r3, #0
 8000626:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000628:	f107 0320 	add.w	r3, r7, #32
 800062c:	4619      	mov	r1, r3
 800062e:	4825      	ldr	r0, [pc, #148]	; (80006c4 <TIM3_Init+0x148>)
 8000630:	f003 fccc 	bl	8003fcc <HAL_TIMEx_MasterConfigSynchronization>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <TIM3_Init+0xc2>
	  {
		Error_Handler();
 800063a:	f000 fb71 	bl	8000d20 <Error_Handler>
	  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800063e:	2360      	movs	r3, #96	; 0x60
 8000640:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0; /// 100 200(min max)
 8000642:	2300      	movs	r3, #0
 8000644:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000646:	2300      	movs	r3, #0
 8000648:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800064a:	2300      	movs	r3, #0
 800064c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	2200      	movs	r2, #0
 8000652:	4619      	mov	r1, r3
 8000654:	481b      	ldr	r0, [pc, #108]	; (80006c4 <TIM3_Init+0x148>)
 8000656:	f003 f801 	bl	800365c <HAL_TIM_PWM_ConfigChannel>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <TIM3_Init+0xe8>
	  {
		Error_Handler();
 8000660:	f000 fb5e 	bl	8000d20 <Error_Handler>
	  }
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	2204      	movs	r2, #4
 8000668:	4619      	mov	r1, r3
 800066a:	4816      	ldr	r0, [pc, #88]	; (80006c4 <TIM3_Init+0x148>)
 800066c:	f002 ff9a 	bl	80035a4 <HAL_TIM_OC_ConfigChannel>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <TIM3_Init+0xfe>
	  {
		Error_Handler();
 8000676:	f000 fb53 	bl	8000d20 <Error_Handler>
	  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	2208      	movs	r2, #8
 800067e:	4619      	mov	r1, r3
 8000680:	4810      	ldr	r0, [pc, #64]	; (80006c4 <TIM3_Init+0x148>)
 8000682:	f002 ffeb 	bl	800365c <HAL_TIM_PWM_ConfigChannel>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <TIM3_Init+0x114>
	  {
		Error_Handler();
 800068c:	f000 fb48 	bl	8000d20 <Error_Handler>
	  }
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000690:	1d3b      	adds	r3, r7, #4
 8000692:	220c      	movs	r2, #12
 8000694:	4619      	mov	r1, r3
 8000696:	480b      	ldr	r0, [pc, #44]	; (80006c4 <TIM3_Init+0x148>)
 8000698:	f002 ff84 	bl	80035a4 <HAL_TIM_OC_ConfigChannel>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <TIM3_Init+0x12a>
	  {
		Error_Handler();
 80006a2:	f000 fb3d 	bl	8000d20 <Error_Handler>
	  }

  HAL_TIM_MspPostInit(&htim3);
 80006a6:	4807      	ldr	r0, [pc, #28]	; (80006c4 <TIM3_Init+0x148>)
 80006a8:	f001 f908 	bl	80018bc <HAL_TIM_MspPostInit>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80006ac:	2100      	movs	r1, #0
 80006ae:	4805      	ldr	r0, [pc, #20]	; (80006c4 <TIM3_Init+0x148>)
 80006b0:	f002 fda8 	bl	8003204 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80006b4:	2104      	movs	r1, #4
 80006b6:	4803      	ldr	r0, [pc, #12]	; (80006c4 <TIM3_Init+0x148>)
 80006b8:	f002 fda4 	bl	8003204 <HAL_TIM_PWM_Start>
}
 80006bc:	bf00      	nop
 80006be:	3738      	adds	r7, #56	; 0x38
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000394 	.word	0x20000394
 80006c8:	40000400 	.word	0x40000400

080006cc <TIM2_Init>:

void TIM2_Init(void)	///dong co goc tam
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08e      	sub	sp, #56	; 0x38
 80006d0:	af00      	add	r7, sp, #0


  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006e0:	f107 0320 	add.w	r3, r7, #32
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006ea:	1d3b      	adds	r3, r7, #4
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]
 80006f8:	615a      	str	r2, [r3, #20]
 80006fa:	619a      	str	r2, [r3, #24]


  htim2.Instance = TIM2;
 80006fc:	4b3a      	ldr	r3, [pc, #232]	; (80007e8 <TIM2_Init+0x11c>)
 80006fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000702:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000704:	4b38      	ldr	r3, [pc, #224]	; (80007e8 <TIM2_Init+0x11c>)
 8000706:	2247      	movs	r2, #71	; 0x47
 8000708:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800070a:	4b37      	ldr	r3, [pc, #220]	; (80007e8 <TIM2_Init+0x11c>)
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8000710:	4b35      	ldr	r3, [pc, #212]	; (80007e8 <TIM2_Init+0x11c>)
 8000712:	2264      	movs	r2, #100	; 0x64
 8000714:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000716:	4b34      	ldr	r3, [pc, #208]	; (80007e8 <TIM2_Init+0x11c>)
 8000718:	2200      	movs	r2, #0
 800071a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800071c:	4b32      	ldr	r3, [pc, #200]	; (80007e8 <TIM2_Init+0x11c>)
 800071e:	2200      	movs	r2, #0
 8000720:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000722:	4831      	ldr	r0, [pc, #196]	; (80007e8 <TIM2_Init+0x11c>)
 8000724:	f002 fc76 	bl	8003014 <HAL_TIM_Base_Init>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <TIM2_Init+0x66>
	  {
		Error_Handler();
 800072e:	f000 faf7 	bl	8000d20 <Error_Handler>
	  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000732:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000736:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000738:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800073c:	4619      	mov	r1, r3
 800073e:	482a      	ldr	r0, [pc, #168]	; (80007e8 <TIM2_Init+0x11c>)
 8000740:	f003 f84e 	bl	80037e0 <HAL_TIM_ConfigClockSource>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <TIM2_Init+0x82>
	  {
		Error_Handler();
 800074a:	f000 fae9 	bl	8000d20 <Error_Handler>
	  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800074e:	4826      	ldr	r0, [pc, #152]	; (80007e8 <TIM2_Init+0x11c>)
 8000750:	f002 fd08 	bl	8003164 <HAL_TIM_PWM_Init>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <TIM2_Init+0x92>
	  {
		Error_Handler();
 800075a:	f000 fae1 	bl	8000d20 <Error_Handler>
	  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800075e:	4822      	ldr	r0, [pc, #136]	; (80007e8 <TIM2_Init+0x11c>)
 8000760:	f002 fca7 	bl	80030b2 <HAL_TIM_OC_Init>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <TIM2_Init+0xa2>
	  {
		Error_Handler();
 800076a:	f000 fad9 	bl	8000d20 <Error_Handler>
	  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800076e:	2300      	movs	r3, #0
 8000770:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000772:	2300      	movs	r3, #0
 8000774:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000776:	f107 0320 	add.w	r3, r7, #32
 800077a:	4619      	mov	r1, r3
 800077c:	481a      	ldr	r0, [pc, #104]	; (80007e8 <TIM2_Init+0x11c>)
 800077e:	f003 fc25 	bl	8003fcc <HAL_TIMEx_MasterConfigSynchronization>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <TIM2_Init+0xc0>
	  {
		Error_Handler();
 8000788:	f000 faca 	bl	8000d20 <Error_Handler>
	  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800078c:	2360      	movs	r3, #96	; 0x60
 800078e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000798:	2300      	movs	r3, #0
 800079a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	2200      	movs	r2, #0
 80007a0:	4619      	mov	r1, r3
 80007a2:	4811      	ldr	r0, [pc, #68]	; (80007e8 <TIM2_Init+0x11c>)
 80007a4:	f002 ff5a 	bl	800365c <HAL_TIM_PWM_ConfigChannel>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <TIM2_Init+0xe6>
	  {
		Error_Handler();
 80007ae:	f000 fab7 	bl	8000d20 <Error_Handler>
	  }
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2204      	movs	r2, #4
 80007b6:	4619      	mov	r1, r3
 80007b8:	480b      	ldr	r0, [pc, #44]	; (80007e8 <TIM2_Init+0x11c>)
 80007ba:	f002 fef3 	bl	80035a4 <HAL_TIM_OC_ConfigChannel>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <TIM2_Init+0xfc>
	  {
		Error_Handler();
 80007c4:	f000 faac 	bl	8000d20 <Error_Handler>
//  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
//	  {
//		Error_Handler();
//	  }

  HAL_TIM_MspPostInit(&htim2);
 80007c8:	4807      	ldr	r0, [pc, #28]	; (80007e8 <TIM2_Init+0x11c>)
 80007ca:	f001 f877 	bl	80018bc <HAL_TIM_MspPostInit>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80007ce:	2100      	movs	r1, #0
 80007d0:	4805      	ldr	r0, [pc, #20]	; (80007e8 <TIM2_Init+0x11c>)
 80007d2:	f002 fd17 	bl	8003204 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80007d6:	2104      	movs	r1, #4
 80007d8:	4803      	ldr	r0, [pc, #12]	; (80007e8 <TIM2_Init+0x11c>)
 80007da:	f002 fd13 	bl	8003204 <HAL_TIM_PWM_Start>
}
 80007de:	bf00      	nop
 80007e0:	3738      	adds	r7, #56	; 0x38
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	200004b0 	.word	0x200004b0

080007ec <angle_adjust>:
void angle_adjust(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0

	temp_y = values[3];
 80007f0:	4b3f      	ldr	r3, [pc, #252]	; (80008f0 <angle_adjust+0x104>)
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	4a3f      	ldr	r2, [pc, #252]	; (80008f4 <angle_adjust+0x108>)
 80007f6:	6013      	str	r3, [r2, #0]


	if (abs(temp_y) < 63 ) temp_y = 0;
 80007f8:	4b3e      	ldr	r3, [pc, #248]	; (80008f4 <angle_adjust+0x108>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	bfb8      	it	lt
 8000800:	425b      	neglt	r3, r3
 8000802:	2b3e      	cmp	r3, #62	; 0x3e
 8000804:	dc02      	bgt.n	800080c <angle_adjust+0x20>
 8000806:	4b3b      	ldr	r3, [pc, #236]	; (80008f4 <angle_adjust+0x108>)
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]

	if(values[13]  && temp_y > 65)
 800080c:	4b38      	ldr	r3, [pc, #224]	; (80008f0 <angle_adjust+0x104>)
 800080e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000810:	2b00      	cmp	r3, #0
 8000812:	d00c      	beq.n	800082e <angle_adjust+0x42>
 8000814:	4b37      	ldr	r3, [pc, #220]	; (80008f4 <angle_adjust+0x108>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	2b41      	cmp	r3, #65	; 0x41
 800081a:	dd08      	ble.n	800082e <angle_adjust+0x42>
	{
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,90);
 800081c:	4b36      	ldr	r3, [pc, #216]	; (80008f8 <angle_adjust+0x10c>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	225a      	movs	r2, #90	; 0x5a
 8000822:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,0);
 8000824:	4b34      	ldr	r3, [pc, #208]	; (80008f8 <angle_adjust+0x10c>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2200      	movs	r2, #0
 800082a:	639a      	str	r2, [r3, #56]	; 0x38
 800082c:	e019      	b.n	8000862 <angle_adjust+0x76>

	}else if (values[13]  && temp_y < -65)
 800082e:	4b30      	ldr	r3, [pc, #192]	; (80008f0 <angle_adjust+0x104>)
 8000830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000832:	2b00      	cmp	r3, #0
 8000834:	d00d      	beq.n	8000852 <angle_adjust+0x66>
 8000836:	4b2f      	ldr	r3, [pc, #188]	; (80008f4 <angle_adjust+0x108>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f113 0f41 	cmn.w	r3, #65	; 0x41
 800083e:	da08      	bge.n	8000852 <angle_adjust+0x66>
	{
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,0);
 8000840:	4b2d      	ldr	r3, [pc, #180]	; (80008f8 <angle_adjust+0x10c>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	2200      	movs	r2, #0
 8000846:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,90);
 8000848:	4b2b      	ldr	r3, [pc, #172]	; (80008f8 <angle_adjust+0x10c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	225a      	movs	r2, #90	; 0x5a
 800084e:	639a      	str	r2, [r3, #56]	; 0x38
 8000850:	e007      	b.n	8000862 <angle_adjust+0x76>
	}  else
	{
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,0);
 8000852:	4b29      	ldr	r3, [pc, #164]	; (80008f8 <angle_adjust+0x10c>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	2200      	movs	r2, #0
 8000858:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,0);
 800085a:	4b27      	ldr	r3, [pc, #156]	; (80008f8 <angle_adjust+0x10c>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	2200      	movs	r2, #0
 8000860:	639a      	str	r2, [r3, #56]	; 0x38
	}

		if(values[4])
 8000862:	4b23      	ldr	r3, [pc, #140]	; (80008f0 <angle_adjust+0x104>)
 8000864:	691b      	ldr	r3, [r3, #16]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d025      	beq.n	80008b6 <angle_adjust+0xca>
		{
			if(temp1 >= 100 && temp1 <= 160)
 800086a:	4b24      	ldr	r3, [pc, #144]	; (80008fc <angle_adjust+0x110>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	b2db      	uxtb	r3, r3
 8000870:	2b63      	cmp	r3, #99	; 0x63
 8000872:	d929      	bls.n	80008c8 <angle_adjust+0xdc>
 8000874:	4b21      	ldr	r3, [pc, #132]	; (80008fc <angle_adjust+0x110>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	b2db      	uxtb	r3, r3
 800087a:	2ba0      	cmp	r3, #160	; 0xa0
 800087c:	d824      	bhi.n	80008c8 <angle_adjust+0xdc>
				{
					__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,temp1);
 800087e:	4b1f      	ldr	r3, [pc, #124]	; (80008fc <angle_adjust+0x110>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	b2da      	uxtb	r2, r3
 8000884:	4b1e      	ldr	r3, [pc, #120]	; (8000900 <angle_adjust+0x114>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	635a      	str	r2, [r3, #52]	; 0x34

					temp1 = temp1 + 5;
 800088a:	4b1c      	ldr	r3, [pc, #112]	; (80008fc <angle_adjust+0x110>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	b2db      	uxtb	r3, r3
 8000890:	3305      	adds	r3, #5
 8000892:	b2da      	uxtb	r2, r3
 8000894:	4b19      	ldr	r3, [pc, #100]	; (80008fc <angle_adjust+0x110>)
 8000896:	701a      	strb	r2, [r3, #0]
					if (temp1 > 160)
 8000898:	4b18      	ldr	r3, [pc, #96]	; (80008fc <angle_adjust+0x110>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	b2db      	uxtb	r3, r3
 800089e:	2ba0      	cmp	r3, #160	; 0xa0
 80008a0:	d912      	bls.n	80008c8 <angle_adjust+0xdc>
					{
						temp1 = 160;
 80008a2:	4b16      	ldr	r3, [pc, #88]	; (80008fc <angle_adjust+0x110>)
 80008a4:	22a0      	movs	r2, #160	; 0xa0
 80008a6:	701a      	strb	r2, [r3, #0]
						__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,temp1);
 80008a8:	4b14      	ldr	r3, [pc, #80]	; (80008fc <angle_adjust+0x110>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	4b14      	ldr	r3, [pc, #80]	; (8000900 <angle_adjust+0x114>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	635a      	str	r2, [r3, #52]	; 0x34
 80008b4:	e008      	b.n	80008c8 <angle_adjust+0xdc>
					}
				}
		}else
		{
			temp1 = 100;
 80008b6:	4b11      	ldr	r3, [pc, #68]	; (80008fc <angle_adjust+0x110>)
 80008b8:	2264      	movs	r2, #100	; 0x64
 80008ba:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,temp1);
 80008bc:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <angle_adjust+0x110>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <angle_adjust+0x114>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	635a      	str	r2, [r3, #52]	; 0x34
		}

	if(values[10])
 80008c8:	4b09      	ldr	r3, [pc, #36]	; (80008f0 <angle_adjust+0x104>)
 80008ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d006      	beq.n	80008de <angle_adjust+0xf2>
		{
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 1);
 80008d0:	2201      	movs	r2, #1
 80008d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008d6:	480b      	ldr	r0, [pc, #44]	; (8000904 <angle_adjust+0x118>)
 80008d8:	f001 ff2a 	bl	8002730 <HAL_GPIO_WritePin>
	//	}




}
 80008dc:	e005      	b.n	80008ea <angle_adjust+0xfe>
		}else {HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);}
 80008de:	2200      	movs	r2, #0
 80008e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e4:	4807      	ldr	r0, [pc, #28]	; (8000904 <angle_adjust+0x118>)
 80008e6:	f001 ff23 	bl	8002730 <HAL_GPIO_WritePin>
}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	200005b4 	.word	0x200005b4
 80008f4:	20000258 	.word	0x20000258
 80008f8:	200004b0 	.word	0x200004b0
 80008fc:	20000000 	.word	0x20000000
 8000900:	20000394 	.word	0x20000394
 8000904:	40020c00 	.word	0x40020c00

08000908 <HAL_TIM_PeriodElapsedCallback>:
  HAL_TIM_MspPostInit(&htim4);

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a06      	ldr	r2, [pc, #24]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d104      	bne.n	8000924 <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		time_run++;
 800091a:	4b06      	ldr	r3, [pc, #24]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	3301      	adds	r3, #1
 8000920:	4a04      	ldr	r2, [pc, #16]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000922:	6013      	str	r3, [r2, #0]
	}
}
 8000924:	bf00      	nop
 8000926:	370c      	adds	r7, #12
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr
 8000930:	40000800 	.word	0x40000800
 8000934:	200002b0 	.word	0x200002b0

08000938 <main>:

//static void MX_USART2_UART_Init(void);
//static void MX_USART3_UART_Init(void);

int main(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0

	HAL_Init();
 800093c:	f001 fb46 	bl	8001fcc <HAL_Init>


	SystemClock_Config();
 8000940:	f000 f88e 	bl	8000a60 <SystemClock_Config>

	MX_GPIO_Init();
 8000944:	f000 f8f6 	bl	8000b34 <MX_GPIO_Init>


	MX_USART5_UART_Init();
 8000948:	f000 fce6 	bl	8001318 <MX_USART5_UART_Init>

	PWM_Init();
 800094c:	f000 fb64 	bl	8001018 <PWM_Init>
	TIM3_Init();
 8000950:	f7ff fe14 	bl	800057c <TIM3_Init>
	TIM2_Init();
 8000954:	f7ff feba 	bl	80006cc <TIM2_Init>


	if(flag != 1)
 8000958:	4b0a      	ldr	r3, [pc, #40]	; (8000984 <main+0x4c>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d009      	beq.n	8000974 <main+0x3c>
	{
		memset(&data, 0, sizeof(data));
 8000960:	223c      	movs	r2, #60	; 0x3c
 8000962:	2100      	movs	r1, #0
 8000964:	4808      	ldr	r0, [pc, #32]	; (8000988 <main+0x50>)
 8000966:	f004 fcbe 	bl	80052e6 <memset>
		HAL_UART_Receive_IT(&huart5,&rcv_buffer,1);
 800096a:	2201      	movs	r2, #1
 800096c:	4907      	ldr	r1, [pc, #28]	; (800098c <main+0x54>)
 800096e:	4808      	ldr	r0, [pc, #32]	; (8000990 <main+0x58>)
 8000970:	f003 fc5b 	bl	800422a <HAL_UART_Receive_IT>
	}
	while (1)
	{
//	  Hand_Control();
//	  flag =0;
		if(flag)
 8000974:	4b03      	ldr	r3, [pc, #12]	; (8000984 <main+0x4c>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d0fb      	beq.n	8000974 <main+0x3c>
		{
			Hand_Control();
 800097c:	f000 fe36 	bl	80015ec <Hand_Control>
		if(flag)
 8000980:	e7f8      	b.n	8000974 <main+0x3c>
 8000982:	bf00      	nop
 8000984:	20000090 	.word	0x20000090
 8000988:	20000618 	.word	0x20000618
 800098c:	200005b0 	.word	0x200005b0
 8000990:	200003dc 	.word	0x200003dc

08000994 <HAL_UART_RxCpltCallback>:
}



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART5)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a24      	ldr	r2, [pc, #144]	; (8000a34 <HAL_UART_RxCpltCallback+0xa0>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d142      	bne.n	8000a2c <HAL_UART_RxCpltCallback+0x98>
	{

		if ((rcv_buffer == 'd') & (flag != 1))
 80009a6:	4b24      	ldr	r3, [pc, #144]	; (8000a38 <HAL_UART_RxCpltCallback+0xa4>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b64      	cmp	r3, #100	; 0x64
 80009ac:	bf0c      	ite	eq
 80009ae:	2301      	moveq	r3, #1
 80009b0:	2300      	movne	r3, #0
 80009b2:	b2da      	uxtb	r2, r3
 80009b4:	4b21      	ldr	r3, [pc, #132]	; (8000a3c <HAL_UART_RxCpltCallback+0xa8>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	bf14      	ite	ne
 80009bc:	2301      	movne	r3, #1
 80009be:	2300      	moveq	r3, #0
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	4013      	ands	r3, r2
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d00b      	beq.n	80009e2 <HAL_UART_RxCpltCallback+0x4e>
		{
			count = 0;
 80009ca:	4b1d      	ldr	r3, [pc, #116]	; (8000a40 <HAL_UART_RxCpltCallback+0xac>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	701a      	strb	r2, [r3, #0]
			flag = 1;
 80009d0:	4b1a      	ldr	r3, [pc, #104]	; (8000a3c <HAL_UART_RxCpltCallback+0xa8>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	701a      	strb	r2, [r3, #0]

			HAL_UART_Receive_IT(&huart5,&rcv_buffer,1);
 80009d6:	2201      	movs	r2, #1
 80009d8:	4917      	ldr	r1, [pc, #92]	; (8000a38 <HAL_UART_RxCpltCallback+0xa4>)
 80009da:	481a      	ldr	r0, [pc, #104]	; (8000a44 <HAL_UART_RxCpltCallback+0xb0>)
 80009dc:	f003 fc25 	bl	800422a <HAL_UART_Receive_IT>

		}


	}
}
 80009e0:	e024      	b.n	8000a2c <HAL_UART_RxCpltCallback+0x98>
		}else if ((rcv_buffer != 'd') & (flag != 1))
 80009e2:	4b15      	ldr	r3, [pc, #84]	; (8000a38 <HAL_UART_RxCpltCallback+0xa4>)
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b64      	cmp	r3, #100	; 0x64
 80009e8:	bf14      	ite	ne
 80009ea:	2301      	movne	r3, #1
 80009ec:	2300      	moveq	r3, #0
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	4b12      	ldr	r3, [pc, #72]	; (8000a3c <HAL_UART_RxCpltCallback+0xa8>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	bf14      	ite	ne
 80009f8:	2301      	movne	r3, #1
 80009fa:	2300      	moveq	r3, #0
 80009fc:	b2db      	uxtb	r3, r3
 80009fe:	4013      	ands	r3, r2
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d012      	beq.n	8000a2c <HAL_UART_RxCpltCallback+0x98>
			data[count++] = rcv_buffer;
 8000a06:	4b0e      	ldr	r3, [pc, #56]	; (8000a40 <HAL_UART_RxCpltCallback+0xac>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	1c5a      	adds	r2, r3, #1
 8000a0c:	b2d1      	uxtb	r1, r2
 8000a0e:	4a0c      	ldr	r2, [pc, #48]	; (8000a40 <HAL_UART_RxCpltCallback+0xac>)
 8000a10:	7011      	strb	r1, [r2, #0]
 8000a12:	461a      	mov	r2, r3
 8000a14:	4b08      	ldr	r3, [pc, #32]	; (8000a38 <HAL_UART_RxCpltCallback+0xa4>)
 8000a16:	7819      	ldrb	r1, [r3, #0]
 8000a18:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <HAL_UART_RxCpltCallback+0xb4>)
 8000a1a:	5499      	strb	r1, [r3, r2]
			HAL_UART_Receive_IT(&huart5,&rcv_buffer,1);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4906      	ldr	r1, [pc, #24]	; (8000a38 <HAL_UART_RxCpltCallback+0xa4>)
 8000a20:	4808      	ldr	r0, [pc, #32]	; (8000a44 <HAL_UART_RxCpltCallback+0xb0>)
 8000a22:	f003 fc02 	bl	800422a <HAL_UART_Receive_IT>
			flag = 0;
 8000a26:	4b05      	ldr	r3, [pc, #20]	; (8000a3c <HAL_UART_RxCpltCallback+0xa8>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	701a      	strb	r2, [r3, #0]
}
 8000a2c:	bf00      	nop
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40005000 	.word	0x40005000
 8000a38:	200005b0 	.word	0x200005b0
 8000a3c:	20000090 	.word	0x20000090
 8000a40:	20000654 	.word	0x20000654
 8000a44:	200003dc 	.word	0x200003dc
 8000a48:	20000618 	.word	0x20000618

08000a4c <HAL_TIM_IC_CaptureCallback>:


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
	uint16_t count;
	if(htim->Instance == TIM3)
	{

	}
}
 8000a54:	bf00      	nop
 8000a56:	370c      	adds	r7, #12
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr

08000a60 <SystemClock_Config>:
void SystemClock_Config(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b094      	sub	sp, #80	; 0x50
 8000a64:	af00      	add	r7, sp, #0
//  {
//    Error_Handler();
//  }


	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a66:	f107 0320 	add.w	r3, r7, #32
 8000a6a:	2230      	movs	r2, #48	; 0x30
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f004 fc39 	bl	80052e6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a74:	f107 030c 	add.w	r3, r7, #12
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
 8000a82:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	__HAL_RCC_PWR_CLK_ENABLE();
 8000a84:	2300      	movs	r3, #0
 8000a86:	60bb      	str	r3, [r7, #8]
 8000a88:	4b28      	ldr	r3, [pc, #160]	; (8000b2c <SystemClock_Config+0xcc>)
 8000a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8c:	4a27      	ldr	r2, [pc, #156]	; (8000b2c <SystemClock_Config+0xcc>)
 8000a8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a92:	6413      	str	r3, [r2, #64]	; 0x40
 8000a94:	4b25      	ldr	r3, [pc, #148]	; (8000b2c <SystemClock_Config+0xcc>)
 8000a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a9c:	60bb      	str	r3, [r7, #8]
 8000a9e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	4b22      	ldr	r3, [pc, #136]	; (8000b30 <SystemClock_Config+0xd0>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a21      	ldr	r2, [pc, #132]	; (8000b30 <SystemClock_Config+0xd0>)
 8000aaa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aae:	6013      	str	r3, [r2, #0]
 8000ab0:	4b1f      	ldr	r3, [pc, #124]	; (8000b30 <SystemClock_Config+0xd0>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ab8:	607b      	str	r3, [r7, #4]
 8000aba:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000abc:	2302      	movs	r3, #2
 8000abe:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ac4:	2310      	movs	r3, #16
 8000ac6:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000acc:	2300      	movs	r3, #0
 8000ace:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000ad0:	2308      	movs	r3, #8
 8000ad2:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 144;
 8000ad4:	2390      	movs	r3, #144	; 0x90
 8000ad6:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000adc:	2304      	movs	r3, #4
 8000ade:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ae0:	f107 0320 	add.w	r3, r7, #32
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f001 fe3d 	bl	8002764 <HAL_RCC_OscConfig>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <SystemClock_Config+0x94>
	{
	Error_Handler();
 8000af0:	f000 f916 	bl	8000d20 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000af4:	230f      	movs	r3, #15
 8000af6:	60fb      	str	r3, [r7, #12]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af8:	2302      	movs	r3, #2
 8000afa:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b00:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b04:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b0a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b0c:	f107 030c 	add.w	r3, r7, #12
 8000b10:	2104      	movs	r1, #4
 8000b12:	4618      	mov	r0, r3
 8000b14:	f002 f89e 	bl	8002c54 <HAL_RCC_ClockConfig>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <SystemClock_Config+0xc2>
	{
	Error_Handler();
 8000b1e:	f000 f8ff 	bl	8000d20 <Error_Handler>
//
//	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
//	  {
//	    Error_Handler();
//	  }
}
 8000b22:	bf00      	nop
 8000b24:	3750      	adds	r7, #80	; 0x50
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40023800 	.word	0x40023800
 8000b30:	40007000 	.word	0x40007000

08000b34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08a      	sub	sp, #40	; 0x28
 8000b38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3a:	f107 0314 	add.w	r3, r7, #20
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	60da      	str	r2, [r3, #12]
 8000b48:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	4b6e      	ldr	r3, [pc, #440]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b52:	4a6d      	ldr	r2, [pc, #436]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000b54:	f043 0310 	orr.w	r3, r3, #16
 8000b58:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5a:	4b6b      	ldr	r3, [pc, #428]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5e:	f003 0310 	and.w	r3, r3, #16
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
 8000b6a:	4b67      	ldr	r3, [pc, #412]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6e:	4a66      	ldr	r2, [pc, #408]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000b70:	f043 0304 	orr.w	r3, r3, #4
 8000b74:	6313      	str	r3, [r2, #48]	; 0x30
 8000b76:	4b64      	ldr	r3, [pc, #400]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7a:	f003 0304 	and.w	r3, r3, #4
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	60bb      	str	r3, [r7, #8]
 8000b86:	4b60      	ldr	r3, [pc, #384]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8a:	4a5f      	ldr	r2, [pc, #380]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000b8c:	f043 0301 	orr.w	r3, r3, #1
 8000b90:	6313      	str	r3, [r2, #48]	; 0x30
 8000b92:	4b5d      	ldr	r3, [pc, #372]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	f003 0301 	and.w	r3, r3, #1
 8000b9a:	60bb      	str	r3, [r7, #8]
 8000b9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	607b      	str	r3, [r7, #4]
 8000ba2:	4b59      	ldr	r3, [pc, #356]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4a58      	ldr	r2, [pc, #352]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000ba8:	f043 0302 	orr.w	r3, r3, #2
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b56      	ldr	r3, [pc, #344]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f003 0302 	and.w	r3, r3, #2
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	603b      	str	r3, [r7, #0]
 8000bbe:	4b52      	ldr	r3, [pc, #328]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc2:	4a51      	ldr	r2, [pc, #324]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000bc4:	f043 0308 	orr.w	r3, r3, #8
 8000bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bca:	4b4f      	ldr	r3, [pc, #316]	; (8000d08 <MX_GPIO_Init+0x1d4>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	f003 0308 	and.w	r3, r3, #8
 8000bd2:	603b      	str	r3, [r7, #0]
 8000bd4:	683b      	ldr	r3, [r7, #0]


  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000bd6:	237f      	movs	r3, #127	; 0x7f
 8000bd8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2300      	movs	r3, #0
 8000be4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000be6:	f107 0314 	add.w	r3, r7, #20
 8000bea:	4619      	mov	r1, r3
 8000bec:	4847      	ldr	r0, [pc, #284]	; (8000d0c <MX_GPIO_Init+0x1d8>)
 8000bee:	f001 fc03 	bl	80023f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC3 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8000bf2:	f24f 030f 	movw	r3, #61455	; 0xf00f
 8000bf6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c00:	2300      	movs	r3, #0
 8000c02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c04:	f107 0314 	add.w	r3, r7, #20
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4841      	ldr	r0, [pc, #260]	; (8000d10 <MX_GPIO_Init+0x1dc>)
 8000c0c:	f001 fbf4 	bl	80023f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c10:	23f0      	movs	r3, #240	; 0xf0
 8000c12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c14:	2302      	movs	r3, #2
 8000c16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c20:	2305      	movs	r3, #5
 8000c22:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c24:	f107 0314 	add.w	r3, r7, #20
 8000c28:	4619      	mov	r1, r3
 8000c2a:	483a      	ldr	r0, [pc, #232]	; (8000d14 <MX_GPIO_Init+0x1e0>)
 8000c2c:	f001 fbe4 	bl	80023f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8000c30:	f24f 0304 	movw	r3, #61444	; 0xf004
 8000c34:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	4619      	mov	r1, r3
 8000c44:	4834      	ldr	r0, [pc, #208]	; (8000d18 <MX_GPIO_Init+0x1e4>)
 8000c46:	f001 fbd7 	bl	80023f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000c4a:	f64f 7380 	movw	r3, #65408	; 0xff80
 8000c4e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c50:	2300      	movs	r3, #0
 8000c52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	482b      	ldr	r0, [pc, #172]	; (8000d0c <MX_GPIO_Init+0x1d8>)
 8000c60:	f001 fbca 	bl	80023f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD4 PD5
                           PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_4|GPIO_PIN_5
 8000c64:	f44f 737c 	mov.w	r3, #1008	; 0x3f0
 8000c68:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c72:	f107 0314 	add.w	r3, r7, #20
 8000c76:	4619      	mov	r1, r3
 8000c78:	4828      	ldr	r0, [pc, #160]	; (8000d1c <MX_GPIO_Init+0x1e8>)
 8000c7a:	f001 fbbd 	bl	80023f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 PD15 PD2
                           PD3 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_15|GPIO_PIN_2
 8000c7e:	f64e 430f 	movw	r3, #60431	; 0xec0f
 8000c82:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3 | GPIO_PIN_14|GPIO_PIN_0 | GPIO_PIN_1| GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c84:	2301      	movs	r3, #1
 8000c86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c90:	f107 0314 	add.w	r3, r7, #20
 8000c94:	4619      	mov	r1, r3
 8000c96:	4821      	ldr	r0, [pc, #132]	; (8000d1c <MX_GPIO_Init+0x1e8>)
 8000c98:	f001 fbae 	bl	80023f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000c9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ca0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000caa:	2303      	movs	r3, #3
 8000cac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000cae:	230c      	movs	r3, #12
 8000cb0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cb2:	f107 0314 	add.w	r3, r7, #20
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4818      	ldr	r0, [pc, #96]	; (8000d1c <MX_GPIO_Init+0x1e8>)
 8000cba:	f001 fb9d 	bl	80023f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000cbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd0:	f107 0314 	add.w	r3, r7, #20
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	480f      	ldr	r0, [pc, #60]	; (8000d14 <MX_GPIO_Init+0x1e0>)
 8000cd8:	f001 fb8e 	bl	80023f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000cdc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ce0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cea:	2303      	movs	r3, #3
 8000cec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000cee:	2308      	movs	r3, #8
 8000cf0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf2:	f107 0314 	add.w	r3, r7, #20
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4805      	ldr	r0, [pc, #20]	; (8000d10 <MX_GPIO_Init+0x1dc>)
 8000cfa:	f001 fb7d 	bl	80023f8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cfe:	bf00      	nop
 8000d00:	3728      	adds	r7, #40	; 0x28
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40021000 	.word	0x40021000
 8000d10:	40020800 	.word	0x40020800
 8000d14:	40020000 	.word	0x40020000
 8000d18:	40020400 	.word	0x40020400
 8000d1c:	40020c00 	.word	0x40020c00

08000d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d24:	b672      	cpsid	i
}
 8000d26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d28:	e7fe      	b.n	8000d28 <Error_Handler+0x8>
	...

08000d2c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1,htim8,htim5;


void MX_TIM1_Init(void)//5kHz
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b096      	sub	sp, #88	; 0x58
 8000d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d32:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d40:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	60da      	str	r2, [r3, #12]
 8000d58:	611a      	str	r2, [r3, #16]
 8000d5a:	615a      	str	r2, [r3, #20]
 8000d5c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d5e:	1d3b      	adds	r3, r7, #4
 8000d60:	2220      	movs	r2, #32
 8000d62:	2100      	movs	r1, #0
 8000d64:	4618      	mov	r0, r3
 8000d66:	f004 fabe 	bl	80052e6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d6a:	4b50      	ldr	r3, [pc, #320]	; (8000eac <MX_TIM1_Init+0x180>)
 8000d6c:	4a50      	ldr	r2, [pc, #320]	; (8000eb0 <MX_TIM1_Init+0x184>)
 8000d6e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000d70:	4b4e      	ldr	r3, [pc, #312]	; (8000eac <MX_TIM1_Init+0x180>)
 8000d72:	2247      	movs	r2, #71	; 0x47
 8000d74:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d76:	4b4d      	ldr	r3, [pc, #308]	; (8000eac <MX_TIM1_Init+0x180>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 400;
 8000d7c:	4b4b      	ldr	r3, [pc, #300]	; (8000eac <MX_TIM1_Init+0x180>)
 8000d7e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000d82:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d84:	4b49      	ldr	r3, [pc, #292]	; (8000eac <MX_TIM1_Init+0x180>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d8a:	4b48      	ldr	r3, [pc, #288]	; (8000eac <MX_TIM1_Init+0x180>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d90:	4b46      	ldr	r3, [pc, #280]	; (8000eac <MX_TIM1_Init+0x180>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d96:	4845      	ldr	r0, [pc, #276]	; (8000eac <MX_TIM1_Init+0x180>)
 8000d98:	f002 f93c 	bl	8003014 <HAL_TIM_Base_Init>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000da2:	f7ff ffbd 	bl	8000d20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000da6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000daa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000dac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000db0:	4619      	mov	r1, r3
 8000db2:	483e      	ldr	r0, [pc, #248]	; (8000eac <MX_TIM1_Init+0x180>)
 8000db4:	f002 fd14 	bl	80037e0 <HAL_TIM_ConfigClockSource>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000dbe:	f7ff ffaf 	bl	8000d20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000dc2:	483a      	ldr	r0, [pc, #232]	; (8000eac <MX_TIM1_Init+0x180>)
 8000dc4:	f002 f9ce 	bl	8003164 <HAL_TIM_PWM_Init>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000dce:	f7ff ffa7 	bl	8000d20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000dda:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000dde:	4619      	mov	r1, r3
 8000de0:	4832      	ldr	r0, [pc, #200]	; (8000eac <MX_TIM1_Init+0x180>)
 8000de2:	f003 f8f3 	bl	8003fcc <HAL_TIMEx_MasterConfigSynchronization>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000dec:	f7ff ff98 	bl	8000d20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000df0:	2360      	movs	r3, #96	; 0x60
 8000df2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e00:	2300      	movs	r3, #0
 8000e02:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e04:	2300      	movs	r3, #0
 8000e06:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e10:	2200      	movs	r2, #0
 8000e12:	4619      	mov	r1, r3
 8000e14:	4825      	ldr	r0, [pc, #148]	; (8000eac <MX_TIM1_Init+0x180>)
 8000e16:	f002 fc21 	bl	800365c <HAL_TIM_PWM_ConfigChannel>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000e20:	f7ff ff7e 	bl	8000d20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e28:	2204      	movs	r2, #4
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	481f      	ldr	r0, [pc, #124]	; (8000eac <MX_TIM1_Init+0x180>)
 8000e2e:	f002 fc15 	bl	800365c <HAL_TIM_PWM_ConfigChannel>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000e38:	f7ff ff72 	bl	8000d20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e40:	2208      	movs	r2, #8
 8000e42:	4619      	mov	r1, r3
 8000e44:	4819      	ldr	r0, [pc, #100]	; (8000eac <MX_TIM1_Init+0x180>)
 8000e46:	f002 fc09 	bl	800365c <HAL_TIM_PWM_ConfigChannel>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8000e50:	f7ff ff66 	bl	8000d20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e58:	220c      	movs	r2, #12
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4813      	ldr	r0, [pc, #76]	; (8000eac <MX_TIM1_Init+0x180>)
 8000e5e:	f002 fbfd 	bl	800365c <HAL_TIM_PWM_ConfigChannel>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8000e68:	f7ff ff5a 	bl	8000d20 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e70:	2300      	movs	r3, #0
 8000e72:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e74:	2300      	movs	r3, #0
 8000e76:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e84:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e86:	2300      	movs	r3, #0
 8000e88:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4807      	ldr	r0, [pc, #28]	; (8000eac <MX_TIM1_Init+0x180>)
 8000e90:	f003 f918 	bl	80040c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8000e9a:	f7ff ff41 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000e9e:	4803      	ldr	r0, [pc, #12]	; (8000eac <MX_TIM1_Init+0x180>)
 8000ea0:	f000 fd0c 	bl	80018bc <HAL_TIM_MspPostInit>

}
 8000ea4:	bf00      	nop
 8000ea6:	3758      	adds	r7, #88	; 0x58
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	20000468 	.word	0x20000468
 8000eb0:	40010000 	.word	0x40010000

08000eb4 <MX_TIM8_Init>:

void MX_TIM8_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b092      	sub	sp, #72	; 0x48
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ec4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
 8000ed4:	615a      	str	r2, [r3, #20]
 8000ed6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	2220      	movs	r2, #32
 8000edc:	2100      	movs	r1, #0
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f004 fa01 	bl	80052e6 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000ee4:	4b4a      	ldr	r3, [pc, #296]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000ee6:	4a4b      	ldr	r2, [pc, #300]	; (8001014 <MX_TIM8_Init+0x160>)
 8000ee8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 8000eea:	4b49      	ldr	r3, [pc, #292]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000eec:	2247      	movs	r2, #71	; 0x47
 8000eee:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ef0:	4b47      	ldr	r3, [pc, #284]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 400;
 8000ef6:	4b46      	ldr	r3, [pc, #280]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000ef8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000efc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000efe:	4b44      	ldr	r3, [pc, #272]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000f04:	4b42      	ldr	r3, [pc, #264]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f0a:	4b41      	ldr	r3, [pc, #260]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000f10:	483f      	ldr	r0, [pc, #252]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000f12:	f002 f927 	bl	8003164 <HAL_TIM_PWM_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8000f1c:	f7ff ff00 	bl	8000d20 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8000f20:	483b      	ldr	r0, [pc, #236]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000f22:	f002 f8c6 	bl	80030b2 <HAL_TIM_OC_Init>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8000f2c:	f7ff fef8 	bl	8000d20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f30:	2300      	movs	r3, #0
 8000f32:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f34:	2300      	movs	r3, #0
 8000f36:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000f38:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4834      	ldr	r0, [pc, #208]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000f40:	f003 f844 	bl	8003fcc <HAL_TIMEx_MasterConfigSynchronization>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 8000f4a:	f7ff fee9 	bl	8000d20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f4e:	2360      	movs	r3, #96	; 0x60
 8000f50:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000f52:	2300      	movs	r3, #0
 8000f54:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f56:	2300      	movs	r3, #0
 8000f58:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f62:	2300      	movs	r3, #0
 8000f64:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f66:	2300      	movs	r3, #0
 8000f68:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f6e:	2200      	movs	r2, #0
 8000f70:	4619      	mov	r1, r3
 8000f72:	4827      	ldr	r0, [pc, #156]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000f74:	f002 fb72 	bl	800365c <HAL_TIM_PWM_ConfigChannel>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_TIM8_Init+0xce>
  {
    Error_Handler();
 8000f7e:	f7ff fecf 	bl	8000d20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f86:	2204      	movs	r2, #4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4821      	ldr	r0, [pc, #132]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000f8c:	f002 fb66 	bl	800365c <HAL_TIM_PWM_ConfigChannel>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_TIM8_Init+0xe6>
  {
    Error_Handler();
 8000f96:	f7ff fec3 	bl	8000d20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f9e:	2208      	movs	r2, #8
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	481b      	ldr	r0, [pc, #108]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000fa4:	f002 fb5a 	bl	800365c <HAL_TIM_PWM_ConfigChannel>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 8000fae:	f7ff feb7 	bl	8000d20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000fb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fba:	220c      	movs	r2, #12
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4814      	ldr	r0, [pc, #80]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000fc0:	f002 faf0 	bl	80035a4 <HAL_TIM_OC_ConfigChannel>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_TIM8_Init+0x11a>
  {
    Error_Handler();
 8000fca:	f7ff fea9 	bl	8000d20 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000fe2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fe6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000fec:	1d3b      	adds	r3, r7, #4
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4807      	ldr	r0, [pc, #28]	; (8001010 <MX_TIM8_Init+0x15c>)
 8000ff2:	f003 f867 	bl	80040c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM8_Init+0x14c>
  {
    Error_Handler();
 8000ffc:	f7ff fe90 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001000:	4803      	ldr	r0, [pc, #12]	; (8001010 <MX_TIM8_Init+0x15c>)
 8001002:	f000 fc5b 	bl	80018bc <HAL_TIM_MspPostInit>

}
 8001006:	bf00      	nop
 8001008:	3748      	adds	r7, #72	; 0x48
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000564 	.word	0x20000564
 8001014:	40010400 	.word	0x40010400

08001018 <PWM_Init>:




void PWM_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	MX_TIM1_Init();
 800101c:	f7ff fe86 	bl	8000d2c <MX_TIM1_Init>
	MX_TIM8_Init();
 8001020:	f7ff ff48 	bl	8000eb4 <MX_TIM8_Init>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001024:	2100      	movs	r1, #0
 8001026:	4810      	ldr	r0, [pc, #64]	; (8001068 <PWM_Init+0x50>)
 8001028:	f002 f8ec 	bl	8003204 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800102c:	2104      	movs	r1, #4
 800102e:	480e      	ldr	r0, [pc, #56]	; (8001068 <PWM_Init+0x50>)
 8001030:	f002 f8e8 	bl	8003204 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001034:	2108      	movs	r1, #8
 8001036:	480c      	ldr	r0, [pc, #48]	; (8001068 <PWM_Init+0x50>)
 8001038:	f002 f8e4 	bl	8003204 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800103c:	210c      	movs	r1, #12
 800103e:	480a      	ldr	r0, [pc, #40]	; (8001068 <PWM_Init+0x50>)
 8001040:	f002 f8e0 	bl	8003204 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001044:	2100      	movs	r1, #0
 8001046:	4809      	ldr	r0, [pc, #36]	; (800106c <PWM_Init+0x54>)
 8001048:	f002 f8dc 	bl	8003204 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800104c:	2104      	movs	r1, #4
 800104e:	4807      	ldr	r0, [pc, #28]	; (800106c <PWM_Init+0x54>)
 8001050:	f002 f8d8 	bl	8003204 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8001054:	2108      	movs	r1, #8
 8001056:	4805      	ldr	r0, [pc, #20]	; (800106c <PWM_Init+0x54>)
 8001058:	f002 f8d4 	bl	8003204 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 800105c:	210c      	movs	r1, #12
 800105e:	4803      	ldr	r0, [pc, #12]	; (800106c <PWM_Init+0x54>)
 8001060:	f002 f8d0 	bl	8003204 <HAL_TIM_PWM_Start>
//	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,120);
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 1);
//	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,120);
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);

}
 8001064:	bf00      	nop
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000468 	.word	0x20000468
 800106c:	20000564 	.word	0x20000564

08001070 <st_motor1>:

void st_motor1(int speed)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	if(speed_shift(speed) > 0){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);}
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f000 f935 	bl	80012e8 <speed_shift>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	dd05      	ble.n	8001090 <st_motor1+0x20>
 8001084:	2201      	movs	r2, #1
 8001086:	2101      	movs	r1, #1
 8001088:	480f      	ldr	r0, [pc, #60]	; (80010c8 <st_motor1+0x58>)
 800108a:	f001 fb51 	bl	8002730 <HAL_GPIO_WritePin>
 800108e:	e00a      	b.n	80010a6 <st_motor1+0x36>
	else if(speed_shift(speed) <0){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 0);}
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f000 f929 	bl	80012e8 <speed_shift>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	da04      	bge.n	80010a6 <st_motor1+0x36>
 800109c:	2200      	movs	r2, #0
 800109e:	2101      	movs	r1, #1
 80010a0:	4809      	ldr	r0, [pc, #36]	; (80010c8 <st_motor1+0x58>)
 80010a2:	f001 fb45 	bl	8002730 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,abs(speed_shift(speed))-12);
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f000 f91e 	bl	80012e8 <speed_shift>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	bfb8      	it	lt
 80010b2:	425b      	neglt	r3, r3
 80010b4:	f1a3 020c 	sub.w	r2, r3, #12
 80010b8:	4b04      	ldr	r3, [pc, #16]	; (80010cc <st_motor1+0x5c>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	635a      	str	r2, [r3, #52]	; 0x34

}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40020c00 	.word	0x40020c00
 80010cc:	20000468 	.word	0x20000468

080010d0 <st_motor2>:

void st_motor2(int speed)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	if(speed_shift(speed) > 0){HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);}
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f000 f905 	bl	80012e8 <speed_shift>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	dd06      	ble.n	80010f2 <st_motor2+0x22>
 80010e4:	2201      	movs	r2, #1
 80010e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ea:	4810      	ldr	r0, [pc, #64]	; (800112c <st_motor2+0x5c>)
 80010ec:	f001 fb20 	bl	8002730 <HAL_GPIO_WritePin>
 80010f0:	e00b      	b.n	800110a <st_motor2+0x3a>
	else if(speed_shift(speed) <0){HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);}
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f000 f8f8 	bl	80012e8 <speed_shift>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	da05      	bge.n	800110a <st_motor2+0x3a>
 80010fe:	2200      	movs	r2, #0
 8001100:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001104:	4809      	ldr	r0, [pc, #36]	; (800112c <st_motor2+0x5c>)
 8001106:	f001 fb13 	bl	8002730 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,abs(speed_shift(speed))-12);
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f000 f8ec 	bl	80012e8 <speed_shift>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	bfb8      	it	lt
 8001116:	425b      	neglt	r3, r3
 8001118:	f1a3 020c 	sub.w	r2, r3, #12
 800111c:	4b04      	ldr	r3, [pc, #16]	; (8001130 <st_motor2+0x60>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	639a      	str	r2, [r3, #56]	; 0x38

}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	40020000 	.word	0x40020000
 8001130:	20000468 	.word	0x20000468

08001134 <st_motor3>:

void st_motor3(int speed)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
	if(speed_shift(speed) > 0){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, 1);}
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f000 f8d3 	bl	80012e8 <speed_shift>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	dd05      	ble.n	8001154 <st_motor3+0x20>
 8001148:	2201      	movs	r2, #1
 800114a:	2108      	movs	r1, #8
 800114c:	480f      	ldr	r0, [pc, #60]	; (800118c <st_motor3+0x58>)
 800114e:	f001 faef 	bl	8002730 <HAL_GPIO_WritePin>
 8001152:	e00a      	b.n	800116a <st_motor3+0x36>
	else if(speed_shift(speed) <0){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, 0);}
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f000 f8c7 	bl	80012e8 <speed_shift>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	da04      	bge.n	800116a <st_motor3+0x36>
 8001160:	2200      	movs	r2, #0
 8001162:	2108      	movs	r1, #8
 8001164:	4809      	ldr	r0, [pc, #36]	; (800118c <st_motor3+0x58>)
 8001166:	f001 fae3 	bl	8002730 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,abs(speed_shift(speed))-12);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f000 f8bc 	bl	80012e8 <speed_shift>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	bfb8      	it	lt
 8001176:	425b      	neglt	r3, r3
 8001178:	f1a3 020c 	sub.w	r2, r3, #12
 800117c:	4b04      	ldr	r3, [pc, #16]	; (8001190 <st_motor3+0x5c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	63da      	str	r2, [r3, #60]	; 0x3c

}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40020c00 	.word	0x40020c00
 8001190:	20000468 	.word	0x20000468

08001194 <st_motor4>:

void st_motor4(int speed)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
	if(speed_shift(speed) > 0){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, 1);}
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f000 f8a3 	bl	80012e8 <speed_shift>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	dd05      	ble.n	80011b4 <st_motor4+0x20>
 80011a8:	2201      	movs	r2, #1
 80011aa:	2102      	movs	r1, #2
 80011ac:	480f      	ldr	r0, [pc, #60]	; (80011ec <st_motor4+0x58>)
 80011ae:	f001 fabf 	bl	8002730 <HAL_GPIO_WritePin>
 80011b2:	e00a      	b.n	80011ca <st_motor4+0x36>
	else if(speed_shift(speed) <0){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, 0);}
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f000 f897 	bl	80012e8 <speed_shift>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	da04      	bge.n	80011ca <st_motor4+0x36>
 80011c0:	2200      	movs	r2, #0
 80011c2:	2102      	movs	r1, #2
 80011c4:	4809      	ldr	r0, [pc, #36]	; (80011ec <st_motor4+0x58>)
 80011c6:	f001 fab3 	bl	8002730 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,abs(speed_shift(speed))-12);
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f000 f88c 	bl	80012e8 <speed_shift>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	bfb8      	it	lt
 80011d6:	425b      	neglt	r3, r3
 80011d8:	f1a3 020c 	sub.w	r2, r3, #12
 80011dc:	4b04      	ldr	r3, [pc, #16]	; (80011f0 <st_motor4+0x5c>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	641a      	str	r2, [r3, #64]	; 0x40

}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40020c00 	.word	0x40020c00
 80011f0:	20000468 	.word	0x20000468

080011f4 <chay_thang>:

//////////**************************************************************////////////////////////

void chay_thang(int speed)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	st_motor1(speed);//DC 1
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f7ff ff37 	bl	8001070 <st_motor1>
	st_motor2(speed);//DC 2
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff ff64 	bl	80010d0 <st_motor2>
	st_motor3(-speed);//DC 3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	425b      	negs	r3, r3
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff ff91 	bl	8001134 <st_motor3>
	st_motor4(-speed);//DC 4
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	425b      	negs	r3, r3
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff ffbc 	bl	8001194 <st_motor4>

}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <chay_phai>:
	st_motor3(speed);//DC 3
	st_motor4(speed);//DC 4
}

void chay_phai(int speed)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
	st_motor1(-speed);//DC 1
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	425b      	negs	r3, r3
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ff1d 	bl	8001070 <st_motor1>
	st_motor2(speed);//DC 2
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff ff4a 	bl	80010d0 <st_motor2>
	st_motor3(-speed);//DC 3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	425b      	negs	r3, r3
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff ff77 	bl	8001134 <st_motor3>
	st_motor4(speed);//DC 4
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f7ff ffa4 	bl	8001194 <st_motor4>
}
 800124c:	bf00      	nop
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <xoay_phai>:
	st_motor3(8);//DC 3
	st_motor4(-speed);//DC 4
}

void xoay_phai(int speed)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	st_motor1(speed);//DC 1
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f7ff ff07 	bl	8001070 <st_motor1>
	st_motor2(speed);//DC 2
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff ff34 	bl	80010d0 <st_motor2>
	st_motor3(speed);//DC 3
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff ff63 	bl	8001134 <st_motor3>
	st_motor4(speed);//DC 4
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff ff90 	bl	8001194 <st_motor4>
}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}

0800127c <xoay_trai>:

void xoay_trai(int speed)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	st_motor1(-speed);//DC 1
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	425b      	negs	r3, r3
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff fef1 	bl	8001070 <st_motor1>
	st_motor2(-speed);//DC 2
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	425b      	negs	r3, r3
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff ff1c 	bl	80010d0 <st_motor2>
	st_motor3(-speed);//DC 3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	425b      	negs	r3, r3
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ff49 	bl	8001134 <st_motor3>
	st_motor4(-speed);//DC 4
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	425b      	negs	r3, r3
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff ff74 	bl	8001194 <st_motor4>
}
 80012ac:	bf00      	nop
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <stop>:
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,8);
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,8);
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,8);
}
void stop(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,12);
 80012b8:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <stop+0x30>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	220c      	movs	r2, #12
 80012be:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,12);
 80012c0:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <stop+0x30>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	220c      	movs	r2, #12
 80012c6:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,12);
 80012c8:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <stop+0x30>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	220c      	movs	r2, #12
 80012ce:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,12);
 80012d0:	4b04      	ldr	r3, [pc, #16]	; (80012e4 <stop+0x30>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	220c      	movs	r2, #12
 80012d6:	639a      	str	r2, [r3, #56]	; 0x38

}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	20000468 	.word	0x20000468

080012e8 <speed_shift>:
///////////////////////////////////////Loai truong hop khoa cung dong co/////////////////////////////////

int speed_shift(int speed)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
	if(speed <0){return (speed - 12);}
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	da02      	bge.n	80012fc <speed_shift+0x14>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	3b0c      	subs	r3, #12
 80012fa:	e007      	b.n	800130c <speed_shift+0x24>
	if(speed >0){return (speed + 12);}
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	dd02      	ble.n	8001308 <speed_shift+0x20>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	330c      	adds	r3, #12
 8001306:	e001      	b.n	800130c <speed_shift+0x24>
	else {return (speed + 12);}
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	330c      	adds	r3, #12

}
 800130c:	4618      	mov	r0, r3
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <MX_USART5_UART_Init>:
					16: Share		| 17: Option 		| 18: PS_Button 	| 19: Tounch_pad 	| 20:Battery 												*/
uint16_t sspeed;
uint8_t flag =0;

void MX_USART5_UART_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0


  huart5.Instance = UART5;
 800131c:	4b11      	ldr	r3, [pc, #68]	; (8001364 <MX_USART5_UART_Init+0x4c>)
 800131e:	4a12      	ldr	r2, [pc, #72]	; (8001368 <MX_USART5_UART_Init+0x50>)
 8001320:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 19200;
 8001322:	4b10      	ldr	r3, [pc, #64]	; (8001364 <MX_USART5_UART_Init+0x4c>)
 8001324:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001328:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800132a:	4b0e      	ldr	r3, [pc, #56]	; (8001364 <MX_USART5_UART_Init+0x4c>)
 800132c:	2200      	movs	r2, #0
 800132e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001330:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <MX_USART5_UART_Init+0x4c>)
 8001332:	2200      	movs	r2, #0
 8001334:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <MX_USART5_UART_Init+0x4c>)
 8001338:	2200      	movs	r2, #0
 800133a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800133c:	4b09      	ldr	r3, [pc, #36]	; (8001364 <MX_USART5_UART_Init+0x4c>)
 800133e:	220c      	movs	r2, #12
 8001340:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001342:	4b08      	ldr	r3, [pc, #32]	; (8001364 <MX_USART5_UART_Init+0x4c>)
 8001344:	2200      	movs	r2, #0
 8001346:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001348:	4b06      	ldr	r3, [pc, #24]	; (8001364 <MX_USART5_UART_Init+0x4c>)
 800134a:	2200      	movs	r2, #0
 800134c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800134e:	4805      	ldr	r0, [pc, #20]	; (8001364 <MX_USART5_UART_Init+0x4c>)
 8001350:	f002 ff1e 	bl	8004190 <HAL_UART_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_USART5_UART_Init+0x46>
  {
    Error_Handler();
 800135a:	f7ff fce1 	bl	8000d20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	200003dc 	.word	0x200003dc
 8001368:	40005000 	.word	0x40005000

0800136c <split_array>:

void split_array(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0



     // Mng  lu cc gi tr
    char *token;
    char delim[] = ","; // K t phn tch gia cc gi tr
 8001372:	232c      	movs	r3, #44	; 0x2c
 8001374:	80bb      	strh	r3, [r7, #4]
    int i = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	60bb      	str	r3, [r7, #8]

    // S dng strtok  tch chui
    token = strtok(data, delim);
 800137a:	1d3b      	adds	r3, r7, #4
 800137c:	4619      	mov	r1, r3
 800137e:	480f      	ldr	r0, [pc, #60]	; (80013bc <split_array+0x50>)
 8001380:	f003 ffba 	bl	80052f8 <strtok>
 8001384:	60f8      	str	r0, [r7, #12]

    // Duyt qua cc phn t  c tch
    while (token != NULL) {
 8001386:	e011      	b.n	80013ac <split_array+0x40>
        sscanf(token, "%d", &values[i]); // Chuyn i chui thnh s nguyn v lu vo mng
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4a0c      	ldr	r2, [pc, #48]	; (80013c0 <split_array+0x54>)
 800138e:	4413      	add	r3, r2
 8001390:	461a      	mov	r2, r3
 8001392:	490c      	ldr	r1, [pc, #48]	; (80013c4 <split_array+0x58>)
 8001394:	68f8      	ldr	r0, [r7, #12]
 8001396:	f003 ff35 	bl	8005204 <siscanf>
        i++;
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	3301      	adds	r3, #1
 800139e:	60bb      	str	r3, [r7, #8]
        token = strtok(NULL, delim); // Tip tc tch chui
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	4619      	mov	r1, r3
 80013a4:	2000      	movs	r0, #0
 80013a6:	f003 ffa7 	bl	80052f8 <strtok>
 80013aa:	60f8      	str	r0, [r7, #12]
    while (token != NULL) {
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1ea      	bne.n	8001388 <split_array+0x1c>
    }

}
 80013b2:	bf00      	nop
 80013b4:	bf00      	nop
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20000618 	.word	0x20000618
 80013c0:	200005b4 	.word	0x200005b4
 80013c4:	08006aa0 	.word	0x08006aa0

080013c8 <Control_Move>:




void Control_Move(void)
{
 80013c8:	b590      	push	{r4, r7, lr}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
	int tempy,tempx,xoay;
	xoay =	values[2];
 80013ce:	4b82      	ldr	r3, [pc, #520]	; (80015d8 <Control_Move+0x210>)
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	607b      	str	r3, [r7, #4]
	tempy = values[1];
 80013d4:	4b80      	ldr	r3, [pc, #512]	; (80015d8 <Control_Move+0x210>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	60fb      	str	r3, [r7, #12]
	tempx = values[0];
 80013da:	4b7f      	ldr	r3, [pc, #508]	; (80015d8 <Control_Move+0x210>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	60bb      	str	r3, [r7, #8]
	//gioi han gia tri
	if(abs(tempx) < 63)
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	f113 0f3e 	cmn.w	r3, #62	; 0x3e
 80013e6:	db04      	blt.n	80013f2 <Control_Move+0x2a>
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	2b3e      	cmp	r3, #62	; 0x3e
 80013ec:	dc01      	bgt.n	80013f2 <Control_Move+0x2a>
	{
		tempx = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	60bb      	str	r3, [r7, #8]
	}

	if(abs(tempy) < 63)
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	f113 0f3e 	cmn.w	r3, #62	; 0x3e
 80013f8:	db04      	blt.n	8001404 <Control_Move+0x3c>
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2b3e      	cmp	r3, #62	; 0x3e
 80013fe:	dc01      	bgt.n	8001404 <Control_Move+0x3c>
	{
		tempy = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	60fb      	str	r3, [r7, #12]
	}

	if(abs(xoay) < 63)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f113 0f3e 	cmn.w	r3, #62	; 0x3e
 800140a:	db04      	blt.n	8001416 <Control_Move+0x4e>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b3e      	cmp	r3, #62	; 0x3e
 8001410:	dc01      	bgt.n	8001416 <Control_Move+0x4e>
	{
		xoay = 0;
 8001412:	2300      	movs	r3, #0
 8001414:	607b      	str	r3, [r7, #4]
	}

	if(abs(tempx) > abs(tempy))
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800141c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	2b00      	cmp	r3, #0
 8001424:	bfb8      	it	lt
 8001426:	425b      	neglt	r3, r3
 8001428:	429a      	cmp	r2, r3
 800142a:	dd02      	ble.n	8001432 <Control_Move+0x6a>
	{
		tempy = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	e00c      	b.n	800144c <Control_Move+0x84>
	}
	else if(abs(tempx) < abs(tempy))
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001438:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2b00      	cmp	r3, #0
 8001440:	bfb8      	it	lt
 8001442:	425b      	neglt	r3, r3
 8001444:	429a      	cmp	r2, r3
 8001446:	da01      	bge.n	800144c <Control_Move+0x84>
	{
		tempx = 0;
 8001448:	2300      	movs	r3, #0
 800144a:	60bb      	str	r3, [r7, #8]
	}


		if(  (values[12] == 1  ||  values[14] == 1)   &&  (abs(tempy)>0 || abs(tempx)>0 || abs(xoay)> 0) )
 800144c:	4b62      	ldr	r3, [pc, #392]	; (80015d8 <Control_Move+0x210>)
 800144e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001450:	2b01      	cmp	r3, #1
 8001452:	d004      	beq.n	800145e <Control_Move+0x96>
 8001454:	4b60      	ldr	r3, [pc, #384]	; (80015d8 <Control_Move+0x210>)
 8001456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001458:	2b01      	cmp	r3, #1
 800145a:	f040 80a6 	bne.w	80015aa <Control_Move+0x1e2>
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	2b00      	cmp	r3, #0
 8001462:	bfb8      	it	lt
 8001464:	425b      	neglt	r3, r3
 8001466:	2b00      	cmp	r3, #0
 8001468:	dc0c      	bgt.n	8001484 <Control_Move+0xbc>
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	2b00      	cmp	r3, #0
 800146e:	bfb8      	it	lt
 8001470:	425b      	neglt	r3, r3
 8001472:	2b00      	cmp	r3, #0
 8001474:	dc06      	bgt.n	8001484 <Control_Move+0xbc>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2b00      	cmp	r3, #0
 800147a:	bfb8      	it	lt
 800147c:	425b      	neglt	r3, r3
 800147e:	2b00      	cmp	r3, #0
 8001480:	f340 8093 	ble.w	80015aa <Control_Move+0x1e2>
		{// neu EABLE
			if( values[12]  && abs(tempy)>0)
 8001484:	4b54      	ldr	r3, [pc, #336]	; (80015d8 <Control_Move+0x210>)
 8001486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001488:	2b00      	cmp	r3, #0
 800148a:	d019      	beq.n	80014c0 <Control_Move+0xf8>
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	2b00      	cmp	r3, #0
 8001490:	bfb8      	it	lt
 8001492:	425b      	neglt	r3, r3
 8001494:	2b00      	cmp	r3, #0
 8001496:	dd13      	ble.n	80014c0 <Control_Move+0xf8>
				{
					sspeed = Basic_speed;
 8001498:	4b50      	ldr	r3, [pc, #320]	; (80015dc <Control_Move+0x214>)
 800149a:	2282      	movs	r2, #130	; 0x82
 800149c:	801a      	strh	r2, [r3, #0]
					RobotSpeed_y = sspeed * sign(tempy);
 800149e:	4b4f      	ldr	r3, [pc, #316]	; (80015dc <Control_Move+0x214>)
 80014a0:	881b      	ldrh	r3, [r3, #0]
 80014a2:	461c      	mov	r4, r3
 80014a4:	68f8      	ldr	r0, [r7, #12]
 80014a6:	f000 f8b5 	bl	8001614 <sign>
 80014aa:	4603      	mov	r3, r0
 80014ac:	fb04 f303 	mul.w	r3, r4, r3
 80014b0:	4a4b      	ldr	r2, [pc, #300]	; (80015e0 <Control_Move+0x218>)
 80014b2:	6013      	str	r3, [r2, #0]
					chay_thang(	RobotSpeed_y);
 80014b4:	4b4a      	ldr	r3, [pc, #296]	; (80015e0 <Control_Move+0x218>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff fe9b 	bl	80011f4 <chay_thang>
 80014be:	e020      	b.n	8001502 <Control_Move+0x13a>
				}else if( values[14]  &&  abs(tempy)>0)
 80014c0:	4b45      	ldr	r3, [pc, #276]	; (80015d8 <Control_Move+0x210>)
 80014c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d019      	beq.n	80014fc <Control_Move+0x134>
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	bfb8      	it	lt
 80014ce:	425b      	neglt	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	dd13      	ble.n	80014fc <Control_Move+0x134>
				{
					sspeed=Fast_speed;
 80014d4:	4b41      	ldr	r3, [pc, #260]	; (80015dc <Control_Move+0x214>)
 80014d6:	22c8      	movs	r2, #200	; 0xc8
 80014d8:	801a      	strh	r2, [r3, #0]
					RobotSpeed_y=  sspeed * sign(tempy);
 80014da:	4b40      	ldr	r3, [pc, #256]	; (80015dc <Control_Move+0x214>)
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	461c      	mov	r4, r3
 80014e0:	68f8      	ldr	r0, [r7, #12]
 80014e2:	f000 f897 	bl	8001614 <sign>
 80014e6:	4603      	mov	r3, r0
 80014e8:	fb04 f303 	mul.w	r3, r4, r3
 80014ec:	4a3c      	ldr	r2, [pc, #240]	; (80015e0 <Control_Move+0x218>)
 80014ee:	6013      	str	r3, [r2, #0]
					chay_thang(	RobotSpeed_y);
 80014f0:	4b3b      	ldr	r3, [pc, #236]	; (80015e0 <Control_Move+0x218>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff fe7d 	bl	80011f4 <chay_thang>
 80014fa:	e002      	b.n	8001502 <Control_Move+0x13a>
				}		else RobotSpeed_y=0;
 80014fc:	4b38      	ldr	r3, [pc, #224]	; (80015e0 <Control_Move+0x218>)
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]

			if( values[12]  && sign(tempx)>0 )
 8001502:	4b35      	ldr	r3, [pc, #212]	; (80015d8 <Control_Move+0x210>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	2b00      	cmp	r3, #0
 8001508:	d019      	beq.n	800153e <Control_Move+0x176>
 800150a:	68b8      	ldr	r0, [r7, #8]
 800150c:	f000 f882 	bl	8001614 <sign>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	dd13      	ble.n	800153e <Control_Move+0x176>
				{
					sspeed = Basic_speed;
 8001516:	4b31      	ldr	r3, [pc, #196]	; (80015dc <Control_Move+0x214>)
 8001518:	2282      	movs	r2, #130	; 0x82
 800151a:	801a      	strh	r2, [r3, #0]
					RobotSpeed_x = sspeed * sign(tempx) ;
 800151c:	4b2f      	ldr	r3, [pc, #188]	; (80015dc <Control_Move+0x214>)
 800151e:	881b      	ldrh	r3, [r3, #0]
 8001520:	461c      	mov	r4, r3
 8001522:	68b8      	ldr	r0, [r7, #8]
 8001524:	f000 f876 	bl	8001614 <sign>
 8001528:	4603      	mov	r3, r0
 800152a:	fb04 f303 	mul.w	r3, r4, r3
 800152e:	4a2d      	ldr	r2, [pc, #180]	; (80015e4 <Control_Move+0x21c>)
 8001530:	6013      	str	r3, [r2, #0]
					chay_phai(RobotSpeed_x);
 8001532:	4b2c      	ldr	r3, [pc, #176]	; (80015e4 <Control_Move+0x21c>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff fe74 	bl	8001224 <chay_phai>
 800153c:	e020      	b.n	8001580 <Control_Move+0x1b8>
				}else if( values[12]  &&  sign(tempx)<0)
 800153e:	4b26      	ldr	r3, [pc, #152]	; (80015d8 <Control_Move+0x210>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	2b00      	cmp	r3, #0
 8001544:	d019      	beq.n	800157a <Control_Move+0x1b2>
 8001546:	68b8      	ldr	r0, [r7, #8]
 8001548:	f000 f864 	bl	8001614 <sign>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	da13      	bge.n	800157a <Control_Move+0x1b2>
				{
					sspeed = Basic_speed;
 8001552:	4b22      	ldr	r3, [pc, #136]	; (80015dc <Control_Move+0x214>)
 8001554:	2282      	movs	r2, #130	; 0x82
 8001556:	801a      	strh	r2, [r3, #0]
					RobotSpeed_x =  sspeed * sign(tempx) ;
 8001558:	4b20      	ldr	r3, [pc, #128]	; (80015dc <Control_Move+0x214>)
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	461c      	mov	r4, r3
 800155e:	68b8      	ldr	r0, [r7, #8]
 8001560:	f000 f858 	bl	8001614 <sign>
 8001564:	4603      	mov	r3, r0
 8001566:	fb04 f303 	mul.w	r3, r4, r3
 800156a:	4a1e      	ldr	r2, [pc, #120]	; (80015e4 <Control_Move+0x21c>)
 800156c:	6013      	str	r3, [r2, #0]
					chay_phai(RobotSpeed_x);
 800156e:	4b1d      	ldr	r3, [pc, #116]	; (80015e4 <Control_Move+0x21c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4618      	mov	r0, r3
 8001574:	f7ff fe56 	bl	8001224 <chay_phai>
 8001578:	e002      	b.n	8001580 <Control_Move+0x1b8>
				}		else RobotSpeed_x = 0;
 800157a:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <Control_Move+0x21c>)
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
			//xoay
			 if(    values[12]  &&   xoay > 0 )    	xoay_phai(Turn_speed);
 8001580:	4b15      	ldr	r3, [pc, #84]	; (80015d8 <Control_Move+0x210>)
 8001582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001584:	2b00      	cmp	r3, #0
 8001586:	d005      	beq.n	8001594 <Control_Move+0x1cc>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	dd02      	ble.n	8001594 <Control_Move+0x1cc>
 800158e:	2048      	movs	r0, #72	; 0x48
 8001590:	f7ff fe60 	bl	8001254 <xoay_phai>
			 if(    values[12]  &&   xoay < 0 )    	xoay_trai(Turn_speed);
 8001594:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <Control_Move+0x210>)
 8001596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001598:	2b00      	cmp	r3, #0
 800159a:	d00f      	beq.n	80015bc <Control_Move+0x1f4>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	da0c      	bge.n	80015bc <Control_Move+0x1f4>
 80015a2:	2048      	movs	r0, #72	; 0x48
 80015a4:	f7ff fe6a 	bl	800127c <xoay_trai>
 80015a8:	e008      	b.n	80015bc <Control_Move+0x1f4>


		}else
		{

			stop();// neu nut 9 and 11  = 0 thi stop het
 80015aa:	f7ff fe83 	bl	80012b4 <stop>
			RobotSpeed_x=0;
 80015ae:	4b0d      	ldr	r3, [pc, #52]	; (80015e4 <Control_Move+0x21c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
			RobotSpeed_y=0;
 80015b4:	4b0a      	ldr	r3, [pc, #40]	; (80015e0 <Control_Move+0x218>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	e000      	b.n	80015be <Control_Move+0x1f6>
			 if(    values[12]  &&   xoay < 0 )    	xoay_trai(Turn_speed);
 80015bc:	bf00      	nop

//		 if(values[16] == 1)
//		 {
//			 tha_long();
//		 }
		tempx=0;
 80015be:	2300      	movs	r3, #0
 80015c0:	60bb      	str	r3, [r7, #8]
		tempy=0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
		xoay=0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	607b      	str	r3, [r7, #4]
		flag = 0;
 80015ca:	4b07      	ldr	r3, [pc, #28]	; (80015e8 <Control_Move+0x220>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]
}
 80015d0:	bf00      	nop
 80015d2:	3714      	adds	r7, #20
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd90      	pop	{r4, r7, pc}
 80015d8:	200005b4 	.word	0x200005b4
 80015dc:	200005b2 	.word	0x200005b2
 80015e0:	20000088 	.word	0x20000088
 80015e4:	2000008c 	.word	0x2000008c
 80015e8:	20000090 	.word	0x20000090

080015ec <Hand_Control>:

void Hand_Control(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
	split_array();
 80015f0:	f7ff febc 	bl	800136c <split_array>
	angle_adjust();
 80015f4:	f7ff f8fa 	bl	80007ec <angle_adjust>
	Control_Move();
 80015f8:	f7ff fee6 	bl	80013c8 <Control_Move>
	HAL_UART_Receive_IT(&huart5,&rcv_buffer,1);
 80015fc:	2201      	movs	r2, #1
 80015fe:	4903      	ldr	r1, [pc, #12]	; (800160c <Hand_Control+0x20>)
 8001600:	4803      	ldr	r0, [pc, #12]	; (8001610 <Hand_Control+0x24>)
 8001602:	f002 fe12 	bl	800422a <HAL_UART_Receive_IT>
	//HAL_Delay(10);
}
 8001606:	bf00      	nop
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	200005b0 	.word	0x200005b0
 8001610:	200003dc 	.word	0x200003dc

08001614 <sign>:


int  sign(int number)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
	int dau;
	if(number > 0)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	dd02      	ble.n	8001628 <sign+0x14>
	{
		dau = 1;
 8001622:	2301      	movs	r3, #1
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	e008      	b.n	800163a <sign+0x26>
	}
	else if(number < 0)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	da03      	bge.n	8001636 <sign+0x22>
	{
		dau = -1;
 800162e:	f04f 33ff 	mov.w	r3, #4294967295
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	e001      	b.n	800163a <sign+0x26>
	}else dau = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	60fb      	str	r3, [r7, #12]
	return dau;
 800163a:	68fb      	ldr	r3, [r7, #12]
}
 800163c:	4618      	mov	r0, r3
 800163e:	3714      	adds	r7, #20
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <HAL_MspInit>:




void HAL_MspInit(void)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	607b      	str	r3, [r7, #4]
 8001652:	4b10      	ldr	r3, [pc, #64]	; (8001694 <HAL_MspInit+0x4c>)
 8001654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001656:	4a0f      	ldr	r2, [pc, #60]	; (8001694 <HAL_MspInit+0x4c>)
 8001658:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800165c:	6453      	str	r3, [r2, #68]	; 0x44
 800165e:	4b0d      	ldr	r3, [pc, #52]	; (8001694 <HAL_MspInit+0x4c>)
 8001660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001662:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	603b      	str	r3, [r7, #0]
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <HAL_MspInit+0x4c>)
 8001670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001672:	4a08      	ldr	r2, [pc, #32]	; (8001694 <HAL_MspInit+0x4c>)
 8001674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001678:	6413      	str	r3, [r2, #64]	; 0x40
 800167a:	4b06      	ldr	r3, [pc, #24]	; (8001694 <HAL_MspInit+0x4c>)
 800167c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001682:	603b      	str	r3, [r7, #0]
 8001684:	683b      	ldr	r3, [r7, #0]

}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800

08001698 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001698:	b480      	push	{r7}
 800169a:	b087      	sub	sp, #28
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a29      	ldr	r2, [pc, #164]	; (800174c <HAL_TIM_Base_MspInit+0xb4>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d10e      	bne.n	80016c8 <HAL_TIM_Base_MspInit+0x30>
  {

    __HAL_RCC_TIM1_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	617b      	str	r3, [r7, #20]
 80016ae:	4b28      	ldr	r3, [pc, #160]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 80016b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b2:	4a27      	ldr	r2, [pc, #156]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	6453      	str	r3, [r2, #68]	; 0x44
 80016ba:	4b25      	ldr	r3, [pc, #148]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 80016bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	617b      	str	r3, [r7, #20]
 80016c4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_TIM4_CLK_ENABLE();

  }

}
 80016c6:	e03a      	b.n	800173e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016d0:	d10e      	bne.n	80016f0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	613b      	str	r3, [r7, #16]
 80016d6:	4b1e      	ldr	r3, [pc, #120]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016da:	4a1d      	ldr	r2, [pc, #116]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	6413      	str	r3, [r2, #64]	; 0x40
 80016e2:	4b1b      	ldr	r3, [pc, #108]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	613b      	str	r3, [r7, #16]
 80016ec:	693b      	ldr	r3, [r7, #16]
}
 80016ee:	e026      	b.n	800173e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a17      	ldr	r2, [pc, #92]	; (8001754 <HAL_TIM_Base_MspInit+0xbc>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d10e      	bne.n	8001718 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	4b14      	ldr	r3, [pc, #80]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001702:	4a13      	ldr	r2, [pc, #76]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 8001704:	f043 0302 	orr.w	r3, r3, #2
 8001708:	6413      	str	r3, [r2, #64]	; 0x40
 800170a:	4b11      	ldr	r3, [pc, #68]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
}
 8001716:	e012      	b.n	800173e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a0e      	ldr	r2, [pc, #56]	; (8001758 <HAL_TIM_Base_MspInit+0xc0>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d10d      	bne.n	800173e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	60bb      	str	r3, [r7, #8]
 8001726:	4b0a      	ldr	r3, [pc, #40]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172a:	4a09      	ldr	r2, [pc, #36]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 800172c:	f043 0304 	orr.w	r3, r3, #4
 8001730:	6413      	str	r3, [r2, #64]	; 0x40
 8001732:	4b07      	ldr	r3, [pc, #28]	; (8001750 <HAL_TIM_Base_MspInit+0xb8>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	60bb      	str	r3, [r7, #8]
 800173c:	68bb      	ldr	r3, [r7, #8]
}
 800173e:	bf00      	nop
 8001740:	371c      	adds	r7, #28
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	40010000 	.word	0x40010000
 8001750:	40023800 	.word	0x40023800
 8001754:	40000400 	.word	0x40000400
 8001758:	40000800 	.word	0x40000800

0800175c <HAL_TIM_PWM_MspInit>:


void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b08e      	sub	sp, #56	; 0x38
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001764:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
 8001772:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a4b      	ldr	r2, [pc, #300]	; (80018a8 <HAL_TIM_PWM_MspInit+0x14c>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d10d      	bne.n	800179a <HAL_TIM_PWM_MspInit+0x3e>
  {

    __HAL_RCC_TIM5_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	623b      	str	r3, [r7, #32]
 8001782:	4b4a      	ldr	r3, [pc, #296]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 8001784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001786:	4a49      	ldr	r2, [pc, #292]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 8001788:	f043 0308 	orr.w	r3, r3, #8
 800178c:	6413      	str	r3, [r2, #64]	; 0x40
 800178e:	4b47      	ldr	r3, [pc, #284]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 8001790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001792:	f003 0308 	and.w	r3, r3, #8
 8001796:	623b      	str	r3, [r7, #32]
 8001798:	6a3b      	ldr	r3, [r7, #32]

  }
  if(htim->Instance==TIM2)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017a2:	d14b      	bne.n	800183c <HAL_TIM_PWM_MspInit+0xe0>
    {


      __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a4:	2300      	movs	r3, #0
 80017a6:	61fb      	str	r3, [r7, #28]
 80017a8:	4b40      	ldr	r3, [pc, #256]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 80017aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ac:	4a3f      	ldr	r2, [pc, #252]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 80017ae:	f043 0301 	orr.w	r3, r3, #1
 80017b2:	6313      	str	r3, [r2, #48]	; 0x30
 80017b4:	4b3d      	ldr	r3, [pc, #244]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 80017b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b8:	f003 0301 	and.w	r3, r3, #1
 80017bc:	61fb      	str	r3, [r7, #28]
 80017be:	69fb      	ldr	r3, [r7, #28]
      __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c0:	2300      	movs	r3, #0
 80017c2:	61bb      	str	r3, [r7, #24]
 80017c4:	4b39      	ldr	r3, [pc, #228]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 80017c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c8:	4a38      	ldr	r2, [pc, #224]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 80017ca:	f043 0302 	orr.w	r3, r3, #2
 80017ce:	6313      	str	r3, [r2, #48]	; 0x30
 80017d0:	4b36      	ldr	r3, [pc, #216]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 80017d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d4:	f003 0302 	and.w	r3, r3, #2
 80017d8:	61bb      	str	r3, [r7, #24]
 80017da:	69bb      	ldr	r3, [r7, #24]
      /**TIM2 GPIO Configuration
      PA15     ------> TIM2_CH1
      PB3     ------> TIM2_CH2
      */
      GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017e0:	627b      	str	r3, [r7, #36]	; 0x24
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	2302      	movs	r3, #2
 80017e4:	62bb      	str	r3, [r7, #40]	; 0x28
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ea:	2300      	movs	r3, #0
 80017ec:	633b      	str	r3, [r7, #48]	; 0x30
      GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017ee:	2301      	movs	r3, #1
 80017f0:	637b      	str	r3, [r7, #52]	; 0x34
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017f6:	4619      	mov	r1, r3
 80017f8:	482d      	ldr	r0, [pc, #180]	; (80018b0 <HAL_TIM_PWM_MspInit+0x154>)
 80017fa:	f000 fdfd 	bl	80023f8 <HAL_GPIO_Init>

      GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017fe:	2308      	movs	r3, #8
 8001800:	627b      	str	r3, [r7, #36]	; 0x24
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001802:	2302      	movs	r3, #2
 8001804:	62bb      	str	r3, [r7, #40]	; 0x28
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	62fb      	str	r3, [r7, #44]	; 0x2c
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180a:	2300      	movs	r3, #0
 800180c:	633b      	str	r3, [r7, #48]	; 0x30
      GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800180e:	2301      	movs	r3, #1
 8001810:	637b      	str	r3, [r7, #52]	; 0x34
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001812:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001816:	4619      	mov	r1, r3
 8001818:	4826      	ldr	r0, [pc, #152]	; (80018b4 <HAL_TIM_PWM_MspInit+0x158>)
 800181a:	f000 fded 	bl	80023f8 <HAL_GPIO_Init>
      __HAL_RCC_TIM2_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
 8001822:	4b22      	ldr	r3, [pc, #136]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 8001824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001826:	4a21      	ldr	r2, [pc, #132]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6413      	str	r3, [r2, #64]	; 0x40
 800182e:	4b1f      	ldr	r3, [pc, #124]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 8001830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	697b      	ldr	r3, [r7, #20]
      __HAL_RCC_TIM3_CLK_ENABLE();
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
    }
}
 800183a:	e030      	b.n	800189e <HAL_TIM_PWM_MspInit+0x142>
    else if(htim->Instance==TIM3)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a1d      	ldr	r2, [pc, #116]	; (80018b8 <HAL_TIM_PWM_MspInit+0x15c>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d12b      	bne.n	800189e <HAL_TIM_PWM_MspInit+0x142>
      __HAL_RCC_GPIOB_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	613b      	str	r3, [r7, #16]
 800184a:	4b18      	ldr	r3, [pc, #96]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a17      	ldr	r2, [pc, #92]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 8001850:	f043 0302 	orr.w	r3, r3, #2
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b15      	ldr	r3, [pc, #84]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	693b      	ldr	r3, [r7, #16]
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;//|GPIO_PIN_8|GPIO_PIN_9;
 8001862:	2330      	movs	r3, #48	; 0x30
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001866:	2302      	movs	r3, #2
 8001868:	62bb      	str	r3, [r7, #40]	; 0x28
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	62fb      	str	r3, [r7, #44]	; 0x2c
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	633b      	str	r3, [r7, #48]	; 0x30
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001872:	2302      	movs	r3, #2
 8001874:	637b      	str	r3, [r7, #52]	; 0x34
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001876:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800187a:	4619      	mov	r1, r3
 800187c:	480d      	ldr	r0, [pc, #52]	; (80018b4 <HAL_TIM_PWM_MspInit+0x158>)
 800187e:	f000 fdbb 	bl	80023f8 <HAL_GPIO_Init>
      __HAL_RCC_TIM3_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	4b09      	ldr	r3, [pc, #36]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	4a08      	ldr	r2, [pc, #32]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 800188c:	f043 0302 	orr.w	r3, r3, #2
 8001890:	6413      	str	r3, [r2, #64]	; 0x40
 8001892:	4b06      	ldr	r3, [pc, #24]	; (80018ac <HAL_TIM_PWM_MspInit+0x150>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
}
 800189e:	bf00      	nop
 80018a0:	3738      	adds	r7, #56	; 0x38
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40000c00 	.word	0x40000c00
 80018ac:	40023800 	.word	0x40023800
 80018b0:	40020000 	.word	0x40020000
 80018b4:	40020400 	.word	0x40020400
 80018b8:	40000400 	.word	0x40000400

080018bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b090      	sub	sp, #64	; 0x40
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	60da      	str	r2, [r3, #12]
 80018d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a7f      	ldr	r2, [pc, #508]	; (8001ad8 <HAL_TIM_MspPostInit+0x21c>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d12d      	bne.n	800193a <HAL_TIM_MspPostInit+0x7e>
  {

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80018e2:	4b7e      	ldr	r3, [pc, #504]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	4a7d      	ldr	r2, [pc, #500]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6313      	str	r3, [r2, #48]	; 0x30
 80018ee:	4b7b      	ldr	r3, [pc, #492]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80018f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80018fa:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80018fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001900:	2302      	movs	r3, #2
 8001902:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001908:	2300      	movs	r3, #0
 800190a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800190c:	2301      	movs	r3, #1
 800190e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001910:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001914:	4619      	mov	r1, r3
 8001916:	4872      	ldr	r0, [pc, #456]	; (8001ae0 <HAL_TIM_MspPostInit+0x224>)
 8001918:	f000 fd6e 	bl	80023f8 <HAL_GPIO_Init>
    __HAL_RCC_TIM1_CLK_ENABLE();
 800191c:	2300      	movs	r3, #0
 800191e:	627b      	str	r3, [r7, #36]	; 0x24
 8001920:	4b6e      	ldr	r3, [pc, #440]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001924:	4a6d      	ldr	r2, [pc, #436]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001926:	f043 0301 	orr.w	r3, r3, #1
 800192a:	6453      	str	r3, [r2, #68]	; 0x44
 800192c:	4b6b      	ldr	r3, [pc, #428]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 800192e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
        __HAL_RCC_TIM8_CLK_ENABLE();
  }


}
 8001938:	e0ca      	b.n	8001ad0 <HAL_TIM_MspPostInit+0x214>
  else if(htim->Instance==TIM2)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001942:	d13d      	bne.n	80019c0 <HAL_TIM_MspPostInit+0x104>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001944:	2300      	movs	r3, #0
 8001946:	623b      	str	r3, [r7, #32]
 8001948:	4b64      	ldr	r3, [pc, #400]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 800194a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194c:	4a63      	ldr	r2, [pc, #396]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	6313      	str	r3, [r2, #48]	; 0x30
 8001954:	4b61      	ldr	r3, [pc, #388]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	623b      	str	r3, [r7, #32]
 800195e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001960:	2300      	movs	r3, #0
 8001962:	61fb      	str	r3, [r7, #28]
 8001964:	4b5d      	ldr	r3, [pc, #372]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001968:	4a5c      	ldr	r2, [pc, #368]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 800196a:	f043 0302 	orr.w	r3, r3, #2
 800196e:	6313      	str	r3, [r2, #48]	; 0x30
 8001970:	4b5a      	ldr	r3, [pc, #360]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001974:	f003 0302 	and.w	r3, r3, #2
 8001978:	61fb      	str	r3, [r7, #28]
 800197a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800197c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001980:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001982:	2302      	movs	r3, #2
 8001984:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198a:	2300      	movs	r3, #0
 800198c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800198e:	2301      	movs	r3, #1
 8001990:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001992:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001996:	4619      	mov	r1, r3
 8001998:	4851      	ldr	r0, [pc, #324]	; (8001ae0 <HAL_TIM_MspPostInit+0x224>)
 800199a:	f000 fd2d 	bl	80023f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800199e:	2308      	movs	r3, #8
 80019a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a2:	2302      	movs	r3, #2
 80019a4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019aa:	2300      	movs	r3, #0
 80019ac:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019ae:	2301      	movs	r3, #1
 80019b0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019b6:	4619      	mov	r1, r3
 80019b8:	484a      	ldr	r0, [pc, #296]	; (8001ae4 <HAL_TIM_MspPostInit+0x228>)
 80019ba:	f000 fd1d 	bl	80023f8 <HAL_GPIO_Init>
}
 80019be:	e087      	b.n	8001ad0 <HAL_TIM_MspPostInit+0x214>
  else if(htim->Instance==TIM3)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a48      	ldr	r2, [pc, #288]	; (8001ae8 <HAL_TIM_MspPostInit+0x22c>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d12c      	bne.n	8001a24 <HAL_TIM_MspPostInit+0x168>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ca:	2300      	movs	r3, #0
 80019cc:	61bb      	str	r3, [r7, #24]
 80019ce:	4b43      	ldr	r3, [pc, #268]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	4a42      	ldr	r2, [pc, #264]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 80019d4:	f043 0302 	orr.w	r3, r3, #2
 80019d8:	6313      	str	r3, [r2, #48]	; 0x30
 80019da:	4b40      	ldr	r3, [pc, #256]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	61bb      	str	r3, [r7, #24]
 80019e4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;//|GPIO_PIN_8|GPIO_PIN_9;
 80019e6:	2330      	movs	r3, #48	; 0x30
 80019e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ea:	2302      	movs	r3, #2
 80019ec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f2:	2300      	movs	r3, #0
 80019f4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019f6:	2302      	movs	r3, #2
 80019f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019fe:	4619      	mov	r1, r3
 8001a00:	4838      	ldr	r0, [pc, #224]	; (8001ae4 <HAL_TIM_MspPostInit+0x228>)
 8001a02:	f000 fcf9 	bl	80023f8 <HAL_GPIO_Init>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	617b      	str	r3, [r7, #20]
 8001a0a:	4b34      	ldr	r3, [pc, #208]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0e:	4a33      	ldr	r2, [pc, #204]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001a10:	f043 0302 	orr.w	r3, r3, #2
 8001a14:	6413      	str	r3, [r2, #64]	; 0x40
 8001a16:	4b31      	ldr	r3, [pc, #196]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	697b      	ldr	r3, [r7, #20]
}
 8001a22:	e055      	b.n	8001ad0 <HAL_TIM_MspPostInit+0x214>
  else if(htim->Instance==TIM5)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a30      	ldr	r2, [pc, #192]	; (8001aec <HAL_TIM_MspPostInit+0x230>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d11e      	bne.n	8001a6c <HAL_TIM_MspPostInit+0x1b0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	613b      	str	r3, [r7, #16]
 8001a32:	4b2a      	ldr	r3, [pc, #168]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	4a29      	ldr	r2, [pc, #164]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3e:	4b27      	ldr	r3, [pc, #156]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	613b      	str	r3, [r7, #16]
 8001a48:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a56:	2300      	movs	r3, #0
 8001a58:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a62:	4619      	mov	r1, r3
 8001a64:	481e      	ldr	r0, [pc, #120]	; (8001ae0 <HAL_TIM_MspPostInit+0x224>)
 8001a66:	f000 fcc7 	bl	80023f8 <HAL_GPIO_Init>
}
 8001a6a:	e031      	b.n	8001ad0 <HAL_TIM_MspPostInit+0x214>
    else if(htim->Instance==TIM8)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a1f      	ldr	r2, [pc, #124]	; (8001af0 <HAL_TIM_MspPostInit+0x234>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d12c      	bne.n	8001ad0 <HAL_TIM_MspPostInit+0x214>
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	4b18      	ldr	r3, [pc, #96]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a17      	ldr	r2, [pc, #92]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001a80:	f043 0304 	orr.w	r3, r3, #4
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b15      	ldr	r3, [pc, #84]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0304 	and.w	r3, r3, #4
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
        GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001a92:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001a96:	62fb      	str	r3, [r7, #44]	; 0x2c
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	633b      	str	r3, [r7, #48]	; 0x30
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	637b      	str	r3, [r7, #52]	; 0x34
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	63bb      	str	r3, [r7, #56]	; 0x38
        GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
        HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001aac:	4619      	mov	r1, r3
 8001aae:	4811      	ldr	r0, [pc, #68]	; (8001af4 <HAL_TIM_MspPostInit+0x238>)
 8001ab0:	f000 fca2 	bl	80023f8 <HAL_GPIO_Init>
        __HAL_RCC_TIM8_CLK_ENABLE();
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	60bb      	str	r3, [r7, #8]
 8001ab8:	4b08      	ldr	r3, [pc, #32]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001abc:	4a07      	ldr	r2, [pc, #28]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001abe:	f043 0302 	orr.w	r3, r3, #2
 8001ac2:	6453      	str	r3, [r2, #68]	; 0x44
 8001ac4:	4b05      	ldr	r3, [pc, #20]	; (8001adc <HAL_TIM_MspPostInit+0x220>)
 8001ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	60bb      	str	r3, [r7, #8]
 8001ace:	68bb      	ldr	r3, [r7, #8]
}
 8001ad0:	bf00      	nop
 8001ad2:	3740      	adds	r7, #64	; 0x40
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40010000 	.word	0x40010000
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40020000 	.word	0x40020000
 8001ae4:	40020400 	.word	0x40020400
 8001ae8:	40000400 	.word	0x40000400
 8001aec:	40000c00 	.word	0x40000c00
 8001af0:	40010400 	.word	0x40010400
 8001af4:	40020800 	.word	0x40020800

08001af8 <HAL_UART_MspInit>:

}


void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b090      	sub	sp, #64	; 0x40
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a75      	ldr	r2, [pc, #468]	; (8001cec <HAL_UART_MspInit+0x1f4>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d134      	bne.n	8001b84 <HAL_UART_MspInit+0x8c>
  {
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b1e:	4b74      	ldr	r3, [pc, #464]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b22:	4a73      	ldr	r2, [pc, #460]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001b24:	f043 0310 	orr.w	r3, r3, #16
 8001b28:	6453      	str	r3, [r2, #68]	; 0x44
 8001b2a:	4b71      	ldr	r3, [pc, #452]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b2e:	f003 0310 	and.w	r3, r3, #16
 8001b32:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b34:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	627b      	str	r3, [r7, #36]	; 0x24
 8001b3a:	4b6d      	ldr	r3, [pc, #436]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a6c      	ldr	r2, [pc, #432]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001b40:	f043 0302 	orr.w	r3, r3, #2
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b6a      	ldr	r3, [pc, #424]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b52:	23c0      	movs	r3, #192	; 0xc0
 8001b54:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b56:	2302      	movs	r3, #2
 8001b58:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b62:	2307      	movs	r3, #7
 8001b64:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4861      	ldr	r0, [pc, #388]	; (8001cf4 <HAL_UART_MspInit+0x1fc>)
 8001b6e:	f000 fc43 	bl	80023f8 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(USART1_IRQn, 0, 3);
 8001b72:	2203      	movs	r2, #3
 8001b74:	2100      	movs	r1, #0
 8001b76:	2025      	movs	r0, #37	; 0x25
 8001b78:	f000 fb75 	bl	8002266 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b7c:	2025      	movs	r0, #37	; 0x25
 8001b7e:	f000 fb8e 	bl	800229e <HAL_NVIC_EnableIRQ>
      HAL_NVIC_SetPriority(UART5_IRQn, 0, 3);
      HAL_NVIC_EnableIRQ(UART5_IRQn);

    }

}
 8001b82:	e0ae      	b.n	8001ce2 <HAL_UART_MspInit+0x1ea>
  else if(huart->Instance==USART2)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a5b      	ldr	r2, [pc, #364]	; (8001cf8 <HAL_UART_MspInit+0x200>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d134      	bne.n	8001bf8 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	623b      	str	r3, [r7, #32]
 8001b92:	4b57      	ldr	r3, [pc, #348]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	4a56      	ldr	r2, [pc, #344]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b9e:	4b54      	ldr	r3, [pc, #336]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba6:	623b      	str	r3, [r7, #32]
 8001ba8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
 8001bae:	4b50      	ldr	r3, [pc, #320]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb2:	4a4f      	ldr	r2, [pc, #316]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bba:	4b4d      	ldr	r3, [pc, #308]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	61fb      	str	r3, [r7, #28]
 8001bc4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001bc6:	230c      	movs	r3, #12
 8001bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bca:	2302      	movs	r3, #2
 8001bcc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bd6:	2307      	movs	r3, #7
 8001bd8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bde:	4619      	mov	r1, r3
 8001be0:	4846      	ldr	r0, [pc, #280]	; (8001cfc <HAL_UART_MspInit+0x204>)
 8001be2:	f000 fc09 	bl	80023f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001be6:	2200      	movs	r2, #0
 8001be8:	2100      	movs	r1, #0
 8001bea:	2026      	movs	r0, #38	; 0x26
 8001bec:	f000 fb3b 	bl	8002266 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001bf0:	2026      	movs	r0, #38	; 0x26
 8001bf2:	f000 fb54 	bl	800229e <HAL_NVIC_EnableIRQ>
}
 8001bf6:	e074      	b.n	8001ce2 <HAL_UART_MspInit+0x1ea>
  else if(huart->Instance==USART3)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a40      	ldr	r2, [pc, #256]	; (8001d00 <HAL_UART_MspInit+0x208>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d135      	bne.n	8001c6e <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	61bb      	str	r3, [r7, #24]
 8001c06:	4b3a      	ldr	r3, [pc, #232]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0a:	4a39      	ldr	r2, [pc, #228]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001c0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c10:	6413      	str	r3, [r2, #64]	; 0x40
 8001c12:	4b37      	ldr	r3, [pc, #220]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c1a:	61bb      	str	r3, [r7, #24]
 8001c1c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	4b33      	ldr	r3, [pc, #204]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	4a32      	ldr	r2, [pc, #200]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001c28:	f043 0302 	orr.w	r3, r3, #2
 8001c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2e:	4b30      	ldr	r3, [pc, #192]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	617b      	str	r3, [r7, #20]
 8001c38:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c3a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	2302      	movs	r3, #2
 8001c42:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c4c:	2307      	movs	r3, #7
 8001c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c54:	4619      	mov	r1, r3
 8001c56:	4827      	ldr	r0, [pc, #156]	; (8001cf4 <HAL_UART_MspInit+0x1fc>)
 8001c58:	f000 fbce 	bl	80023f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2100      	movs	r1, #0
 8001c60:	2027      	movs	r0, #39	; 0x27
 8001c62:	f000 fb00 	bl	8002266 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001c66:	2027      	movs	r0, #39	; 0x27
 8001c68:	f000 fb19 	bl	800229e <HAL_NVIC_EnableIRQ>
}
 8001c6c:	e039      	b.n	8001ce2 <HAL_UART_MspInit+0x1ea>
  else if(huart->Instance==UART5)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a24      	ldr	r2, [pc, #144]	; (8001d04 <HAL_UART_MspInit+0x20c>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d134      	bne.n	8001ce2 <HAL_UART_MspInit+0x1ea>
      __HAL_RCC_UART5_CLK_ENABLE();
 8001c78:	2300      	movs	r3, #0
 8001c7a:	613b      	str	r3, [r7, #16]
 8001c7c:	4b1c      	ldr	r3, [pc, #112]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c80:	4a1b      	ldr	r2, [pc, #108]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001c82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001c86:	6413      	str	r3, [r2, #64]	; 0x40
 8001c88:	4b19      	ldr	r3, [pc, #100]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c90:	613b      	str	r3, [r7, #16]
 8001c92:	693b      	ldr	r3, [r7, #16]
      __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c94:	2300      	movs	r3, #0
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	4b15      	ldr	r3, [pc, #84]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9c:	4a14      	ldr	r2, [pc, #80]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001c9e:	f043 0308 	orr.w	r3, r3, #8
 8001ca2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca4:	4b12      	ldr	r3, [pc, #72]	; (8001cf0 <HAL_UART_MspInit+0x1f8>)
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca8:	f003 0308 	and.w	r3, r3, #8
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	68fb      	ldr	r3, [r7, #12]
      GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 8001cb0:	f241 0304 	movw	r3, #4100	; 0x1004
 8001cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	633b      	str	r3, [r7, #48]	; 0x30
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	637b      	str	r3, [r7, #52]	; 0x34
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	63bb      	str	r3, [r7, #56]	; 0x38
      GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001cc2:	2308      	movs	r3, #8
 8001cc4:	63fb      	str	r3, [r7, #60]	; 0x3c
      HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cca:	4619      	mov	r1, r3
 8001ccc:	480e      	ldr	r0, [pc, #56]	; (8001d08 <HAL_UART_MspInit+0x210>)
 8001cce:	f000 fb93 	bl	80023f8 <HAL_GPIO_Init>
      HAL_NVIC_SetPriority(UART5_IRQn, 0, 3);
 8001cd2:	2203      	movs	r2, #3
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	2035      	movs	r0, #53	; 0x35
 8001cd8:	f000 fac5 	bl	8002266 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001cdc:	2035      	movs	r0, #53	; 0x35
 8001cde:	f000 fade 	bl	800229e <HAL_NVIC_EnableIRQ>
}
 8001ce2:	bf00      	nop
 8001ce4:	3740      	adds	r7, #64	; 0x40
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40011000 	.word	0x40011000
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40020400 	.word	0x40020400
 8001cf8:	40004400 	.word	0x40004400
 8001cfc:	40020000 	.word	0x40020000
 8001d00:	40004800 	.word	0x40004800
 8001d04:	40005000 	.word	0x40005000
 8001d08:	40020c00 	.word	0x40020c00

08001d0c <NMI_Handler>:
extern UART_HandleTypeDef huart3;

extern TIM_HandleTypeDef  htim3;
extern TIM_HandleTypeDef  htim4;
void NMI_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0

  while (1)
 8001d10:	e7fe      	b.n	8001d10 <NMI_Handler+0x4>
	...

08001d14 <TIM4_IRQHandler>:
  }
  /* USER CODE END NonMaskableInt_IRQn 1 */
}

void TIM4_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim4);
 8001d18:	4802      	ldr	r0, [pc, #8]	; (8001d24 <TIM4_IRQHandler+0x10>)
 8001d1a:	f001 fb3b 	bl	8003394 <HAL_TIM_IRQHandler>
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000268 	.word	0x20000268

08001d28 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim3);
 8001d2c:	4802      	ldr	r0, [pc, #8]	; (8001d38 <TIM3_IRQHandler+0x10>)
 8001d2e:	f001 fb31 	bl	8003394 <HAL_TIM_IRQHandler>
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000394 	.word	0x20000394

08001d3c <HardFault_Handler>:

void HardFault_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d40:	e7fe      	b.n	8001d40 <HardFault_Handler+0x4>

08001d42 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d42:	b480      	push	{r7}
 8001d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d46:	e7fe      	b.n	8001d46 <MemManage_Handler+0x4>

08001d48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d4c:	e7fe      	b.n	8001d4c <BusFault_Handler+0x4>

08001d4e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d52:	e7fe      	b.n	8001d52 <UsageFault_Handler+0x4>

08001d54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d82:	f000 f975 	bl	8002070 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
	...

08001d8c <UART5_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001d90:	4802      	ldr	r0, [pc, #8]	; (8001d9c <UART5_IRQHandler+0x10>)
 8001d92:	f002 fa7b 	bl	800428c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	200003dc 	.word	0x200003dc

08001da0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001da4:	4802      	ldr	r0, [pc, #8]	; (8001db0 <USART2_IRQHandler+0x10>)
 8001da6:	f002 fa71 	bl	800428c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	200004f8 	.word	0x200004f8

08001db4 <USART3_IRQHandler>:


void USART3_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001db8:	4802      	ldr	r0, [pc, #8]	; (8001dc4 <USART3_IRQHandler+0x10>)
 8001dba:	f002 fa67 	bl	800428c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	200002b4 	.word	0x200002b4

08001dc8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  return 1;
 8001dcc:	2301      	movs	r3, #1
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <_kill>:

int _kill(int pid, int sig)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001de2:	f003 fb2b 	bl	800543c <__errno>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2216      	movs	r2, #22
 8001dea:	601a      	str	r2, [r3, #0]
  return -1;
 8001dec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3708      	adds	r7, #8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <_exit>:

void _exit (int status)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e00:	f04f 31ff 	mov.w	r1, #4294967295
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f7ff ffe7 	bl	8001dd8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e0a:	e7fe      	b.n	8001e0a <_exit+0x12>

08001e0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e18:	2300      	movs	r3, #0
 8001e1a:	617b      	str	r3, [r7, #20]
 8001e1c:	e00a      	b.n	8001e34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e1e:	f3af 8000 	nop.w
 8001e22:	4601      	mov	r1, r0
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	1c5a      	adds	r2, r3, #1
 8001e28:	60ba      	str	r2, [r7, #8]
 8001e2a:	b2ca      	uxtb	r2, r1
 8001e2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	3301      	adds	r3, #1
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	697a      	ldr	r2, [r7, #20]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	dbf0      	blt.n	8001e1e <_read+0x12>
  }

  return len;
 8001e3c:	687b      	ldr	r3, [r7, #4]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b086      	sub	sp, #24
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	60f8      	str	r0, [r7, #12]
 8001e4e:	60b9      	str	r1, [r7, #8]
 8001e50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e52:	2300      	movs	r3, #0
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	e009      	b.n	8001e6c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	1c5a      	adds	r2, r3, #1
 8001e5c:	60ba      	str	r2, [r7, #8]
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	617b      	str	r3, [r7, #20]
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	dbf1      	blt.n	8001e58 <_write+0x12>
  }
  return len;
 8001e74:	687b      	ldr	r3, [r7, #4]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3718      	adds	r7, #24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <_close>:

int _close(int file)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	b083      	sub	sp, #12
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b083      	sub	sp, #12
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
 8001e9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ea6:	605a      	str	r2, [r3, #4]
  return 0;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr

08001eb6 <_isatty>:

int _isatty(int file)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ebe:	2301      	movs	r3, #1
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3714      	adds	r7, #20
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
	...

08001ee8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ef0:	4a14      	ldr	r2, [pc, #80]	; (8001f44 <_sbrk+0x5c>)
 8001ef2:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <_sbrk+0x60>)
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001efc:	4b13      	ldr	r3, [pc, #76]	; (8001f4c <_sbrk+0x64>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d102      	bne.n	8001f0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f04:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <_sbrk+0x64>)
 8001f06:	4a12      	ldr	r2, [pc, #72]	; (8001f50 <_sbrk+0x68>)
 8001f08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f0a:	4b10      	ldr	r3, [pc, #64]	; (8001f4c <_sbrk+0x64>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4413      	add	r3, r2
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d207      	bcs.n	8001f28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f18:	f003 fa90 	bl	800543c <__errno>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	220c      	movs	r2, #12
 8001f20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f22:	f04f 33ff 	mov.w	r3, #4294967295
 8001f26:	e009      	b.n	8001f3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f28:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <_sbrk+0x64>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f2e:	4b07      	ldr	r3, [pc, #28]	; (8001f4c <_sbrk+0x64>)
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4413      	add	r3, r2
 8001f36:	4a05      	ldr	r2, [pc, #20]	; (8001f4c <_sbrk+0x64>)
 8001f38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20020000 	.word	0x20020000
 8001f48:	00000400 	.word	0x00000400
 8001f4c:	20000094 	.word	0x20000094
 8001f50:	20000660 	.word	0x20000660

08001f54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f58:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <SystemInit+0x20>)
 8001f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f5e:	4a05      	ldr	r2, [pc, #20]	; (8001f74 <SystemInit+0x20>)
 8001f60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f68:	bf00      	nop
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	e000ed00 	.word	0xe000ed00

08001f78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fb0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f7c:	480d      	ldr	r0, [pc, #52]	; (8001fb4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f7e:	490e      	ldr	r1, [pc, #56]	; (8001fb8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f80:	4a0e      	ldr	r2, [pc, #56]	; (8001fbc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f84:	e002      	b.n	8001f8c <LoopCopyDataInit>

08001f86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f8a:	3304      	adds	r3, #4

08001f8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f90:	d3f9      	bcc.n	8001f86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f92:	4a0b      	ldr	r2, [pc, #44]	; (8001fc0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f94:	4c0b      	ldr	r4, [pc, #44]	; (8001fc4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f98:	e001      	b.n	8001f9e <LoopFillZerobss>

08001f9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f9c:	3204      	adds	r2, #4

08001f9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fa0:	d3fb      	bcc.n	8001f9a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001fa2:	f7ff ffd7 	bl	8001f54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fa6:	f003 fa4f 	bl	8005448 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001faa:	f7fe fcc5 	bl	8000938 <main>
  bx  lr    
 8001fae:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fb0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fb8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001fbc:	08006cd4 	.word	0x08006cd4
  ldr r2, =_sbss
 8001fc0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001fc4:	2000065c 	.word	0x2000065c

08001fc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fc8:	e7fe      	b.n	8001fc8 <ADC_IRQHandler>
	...

08001fcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fd0:	4b0e      	ldr	r3, [pc, #56]	; (800200c <HAL_Init+0x40>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a0d      	ldr	r2, [pc, #52]	; (800200c <HAL_Init+0x40>)
 8001fd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	; (800200c <HAL_Init+0x40>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a0a      	ldr	r2, [pc, #40]	; (800200c <HAL_Init+0x40>)
 8001fe2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fe6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fe8:	4b08      	ldr	r3, [pc, #32]	; (800200c <HAL_Init+0x40>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a07      	ldr	r2, [pc, #28]	; (800200c <HAL_Init+0x40>)
 8001fee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ff4:	2003      	movs	r0, #3
 8001ff6:	f000 f92b 	bl	8002250 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ffa:	200f      	movs	r0, #15
 8001ffc:	f000 f808 	bl	8002010 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002000:	f7ff fb22 	bl	8001648 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40023c00 	.word	0x40023c00

08002010 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002018:	4b12      	ldr	r3, [pc, #72]	; (8002064 <HAL_InitTick+0x54>)
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b12      	ldr	r3, [pc, #72]	; (8002068 <HAL_InitTick+0x58>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	4619      	mov	r1, r3
 8002022:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002026:	fbb3 f3f1 	udiv	r3, r3, r1
 800202a:	fbb2 f3f3 	udiv	r3, r2, r3
 800202e:	4618      	mov	r0, r3
 8002030:	f000 f943 	bl	80022ba <HAL_SYSTICK_Config>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e00e      	b.n	800205c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2b0f      	cmp	r3, #15
 8002042:	d80a      	bhi.n	800205a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002044:	2200      	movs	r2, #0
 8002046:	6879      	ldr	r1, [r7, #4]
 8002048:	f04f 30ff 	mov.w	r0, #4294967295
 800204c:	f000 f90b 	bl	8002266 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002050:	4a06      	ldr	r2, [pc, #24]	; (800206c <HAL_InitTick+0x5c>)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002056:	2300      	movs	r3, #0
 8002058:	e000      	b.n	800205c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
}
 800205c:	4618      	mov	r0, r3
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	20000004 	.word	0x20000004
 8002068:	2000000c 	.word	0x2000000c
 800206c:	20000008 	.word	0x20000008

08002070 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002074:	4b06      	ldr	r3, [pc, #24]	; (8002090 <HAL_IncTick+0x20>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	461a      	mov	r2, r3
 800207a:	4b06      	ldr	r3, [pc, #24]	; (8002094 <HAL_IncTick+0x24>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4413      	add	r3, r2
 8002080:	4a04      	ldr	r2, [pc, #16]	; (8002094 <HAL_IncTick+0x24>)
 8002082:	6013      	str	r3, [r2, #0]
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	2000000c 	.word	0x2000000c
 8002094:	20000658 	.word	0x20000658

08002098 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  return uwTick;
 800209c:	4b03      	ldr	r3, [pc, #12]	; (80020ac <HAL_GetTick+0x14>)
 800209e:	681b      	ldr	r3, [r3, #0]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	20000658 	.word	0x20000658

080020b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c0:	4b0c      	ldr	r3, [pc, #48]	; (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020c6:	68ba      	ldr	r2, [r7, #8]
 80020c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020cc:	4013      	ands	r3, r2
 80020ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020e2:	4a04      	ldr	r2, [pc, #16]	; (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	60d3      	str	r3, [r2, #12]
}
 80020e8:	bf00      	nop
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	e000ed00 	.word	0xe000ed00

080020f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020fc:	4b04      	ldr	r3, [pc, #16]	; (8002110 <__NVIC_GetPriorityGrouping+0x18>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	0a1b      	lsrs	r3, r3, #8
 8002102:	f003 0307 	and.w	r3, r3, #7
}
 8002106:	4618      	mov	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	2b00      	cmp	r3, #0
 8002124:	db0b      	blt.n	800213e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	f003 021f 	and.w	r2, r3, #31
 800212c:	4907      	ldr	r1, [pc, #28]	; (800214c <__NVIC_EnableIRQ+0x38>)
 800212e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002132:	095b      	lsrs	r3, r3, #5
 8002134:	2001      	movs	r0, #1
 8002136:	fa00 f202 	lsl.w	r2, r0, r2
 800213a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000e100 	.word	0xe000e100

08002150 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	6039      	str	r1, [r7, #0]
 800215a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002160:	2b00      	cmp	r3, #0
 8002162:	db0a      	blt.n	800217a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	b2da      	uxtb	r2, r3
 8002168:	490c      	ldr	r1, [pc, #48]	; (800219c <__NVIC_SetPriority+0x4c>)
 800216a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216e:	0112      	lsls	r2, r2, #4
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	440b      	add	r3, r1
 8002174:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002178:	e00a      	b.n	8002190 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	b2da      	uxtb	r2, r3
 800217e:	4908      	ldr	r1, [pc, #32]	; (80021a0 <__NVIC_SetPriority+0x50>)
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	3b04      	subs	r3, #4
 8002188:	0112      	lsls	r2, r2, #4
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	440b      	add	r3, r1
 800218e:	761a      	strb	r2, [r3, #24]
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	e000e100 	.word	0xe000e100
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b089      	sub	sp, #36	; 0x24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	f1c3 0307 	rsb	r3, r3, #7
 80021be:	2b04      	cmp	r3, #4
 80021c0:	bf28      	it	cs
 80021c2:	2304      	movcs	r3, #4
 80021c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	3304      	adds	r3, #4
 80021ca:	2b06      	cmp	r3, #6
 80021cc:	d902      	bls.n	80021d4 <NVIC_EncodePriority+0x30>
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	3b03      	subs	r3, #3
 80021d2:	e000      	b.n	80021d6 <NVIC_EncodePriority+0x32>
 80021d4:	2300      	movs	r3, #0
 80021d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d8:	f04f 32ff 	mov.w	r2, #4294967295
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43da      	mvns	r2, r3
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	401a      	ands	r2, r3
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021ec:	f04f 31ff 	mov.w	r1, #4294967295
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	fa01 f303 	lsl.w	r3, r1, r3
 80021f6:	43d9      	mvns	r1, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021fc:	4313      	orrs	r3, r2
         );
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3724      	adds	r7, #36	; 0x24
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
	...

0800220c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3b01      	subs	r3, #1
 8002218:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800221c:	d301      	bcc.n	8002222 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800221e:	2301      	movs	r3, #1
 8002220:	e00f      	b.n	8002242 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002222:	4a0a      	ldr	r2, [pc, #40]	; (800224c <SysTick_Config+0x40>)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3b01      	subs	r3, #1
 8002228:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800222a:	210f      	movs	r1, #15
 800222c:	f04f 30ff 	mov.w	r0, #4294967295
 8002230:	f7ff ff8e 	bl	8002150 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002234:	4b05      	ldr	r3, [pc, #20]	; (800224c <SysTick_Config+0x40>)
 8002236:	2200      	movs	r2, #0
 8002238:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800223a:	4b04      	ldr	r3, [pc, #16]	; (800224c <SysTick_Config+0x40>)
 800223c:	2207      	movs	r2, #7
 800223e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	e000e010 	.word	0xe000e010

08002250 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f7ff ff29 	bl	80020b0 <__NVIC_SetPriorityGrouping>
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002266:	b580      	push	{r7, lr}
 8002268:	b086      	sub	sp, #24
 800226a:	af00      	add	r7, sp, #0
 800226c:	4603      	mov	r3, r0
 800226e:	60b9      	str	r1, [r7, #8]
 8002270:	607a      	str	r2, [r7, #4]
 8002272:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002274:	2300      	movs	r3, #0
 8002276:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002278:	f7ff ff3e 	bl	80020f8 <__NVIC_GetPriorityGrouping>
 800227c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	68b9      	ldr	r1, [r7, #8]
 8002282:	6978      	ldr	r0, [r7, #20]
 8002284:	f7ff ff8e 	bl	80021a4 <NVIC_EncodePriority>
 8002288:	4602      	mov	r2, r0
 800228a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800228e:	4611      	mov	r1, r2
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff ff5d 	bl	8002150 <__NVIC_SetPriority>
}
 8002296:	bf00      	nop
 8002298:	3718      	adds	r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	4603      	mov	r3, r0
 80022a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff ff31 	bl	8002114 <__NVIC_EnableIRQ>
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b082      	sub	sp, #8
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f7ff ffa2 	bl	800220c <SysTick_Config>
 80022c8:	4603      	mov	r3, r0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b084      	sub	sp, #16
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022de:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80022e0:	f7ff feda 	bl	8002098 <HAL_GetTick>
 80022e4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d008      	beq.n	8002304 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2280      	movs	r2, #128	; 0x80
 80022f6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e052      	b.n	80023aa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f022 0216 	bic.w	r2, r2, #22
 8002312:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	695a      	ldr	r2, [r3, #20]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002322:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002328:	2b00      	cmp	r3, #0
 800232a:	d103      	bne.n	8002334 <HAL_DMA_Abort+0x62>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002330:	2b00      	cmp	r3, #0
 8002332:	d007      	beq.n	8002344 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 0208 	bic.w	r2, r2, #8
 8002342:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f022 0201 	bic.w	r2, r2, #1
 8002352:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002354:	e013      	b.n	800237e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002356:	f7ff fe9f 	bl	8002098 <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b05      	cmp	r3, #5
 8002362:	d90c      	bls.n	800237e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2220      	movs	r2, #32
 8002368:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2203      	movs	r2, #3
 800236e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e015      	b.n	80023aa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1e4      	bne.n	8002356 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002390:	223f      	movs	r2, #63	; 0x3f
 8002392:	409a      	lsls	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3710      	adds	r7, #16
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023b2:	b480      	push	{r7}
 80023b4:	b083      	sub	sp, #12
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d004      	beq.n	80023d0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2280      	movs	r2, #128	; 0x80
 80023ca:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e00c      	b.n	80023ea <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2205      	movs	r2, #5
 80023d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 0201 	bic.w	r2, r2, #1
 80023e6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
	...

080023f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b089      	sub	sp, #36	; 0x24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002402:	2300      	movs	r3, #0
 8002404:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002406:	2300      	movs	r3, #0
 8002408:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800240a:	2300      	movs	r3, #0
 800240c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800240e:	2300      	movs	r3, #0
 8002410:	61fb      	str	r3, [r7, #28]
 8002412:	e16b      	b.n	80026ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002414:	2201      	movs	r2, #1
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	4013      	ands	r3, r2
 8002426:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002428:	693a      	ldr	r2, [r7, #16]
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	429a      	cmp	r2, r3
 800242e:	f040 815a 	bne.w	80026e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f003 0303 	and.w	r3, r3, #3
 800243a:	2b01      	cmp	r3, #1
 800243c:	d005      	beq.n	800244a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002446:	2b02      	cmp	r3, #2
 8002448:	d130      	bne.n	80024ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	2203      	movs	r2, #3
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43db      	mvns	r3, r3
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	4013      	ands	r3, r2
 8002460:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	68da      	ldr	r2, [r3, #12]
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	fa02 f303 	lsl.w	r3, r2, r3
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	4313      	orrs	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002480:	2201      	movs	r2, #1
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	43db      	mvns	r3, r3
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	4013      	ands	r3, r2
 800248e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	091b      	lsrs	r3, r3, #4
 8002496:	f003 0201 	and.w	r2, r3, #1
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f003 0303 	and.w	r3, r3, #3
 80024b4:	2b03      	cmp	r3, #3
 80024b6:	d017      	beq.n	80024e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	2203      	movs	r2, #3
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	43db      	mvns	r3, r3
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	4013      	ands	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	4313      	orrs	r3, r2
 80024e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f003 0303 	and.w	r3, r3, #3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d123      	bne.n	800253c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	08da      	lsrs	r2, r3, #3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3208      	adds	r2, #8
 80024fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002500:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	f003 0307 	and.w	r3, r3, #7
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	220f      	movs	r2, #15
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	691a      	ldr	r2, [r3, #16]
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	f003 0307 	and.w	r3, r3, #7
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	69ba      	ldr	r2, [r7, #24]
 800252a:	4313      	orrs	r3, r2
 800252c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	08da      	lsrs	r2, r3, #3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3208      	adds	r2, #8
 8002536:	69b9      	ldr	r1, [r7, #24]
 8002538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	2203      	movs	r2, #3
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	43db      	mvns	r3, r3
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	4013      	ands	r3, r2
 8002552:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f003 0203 	and.w	r2, r3, #3
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	69ba      	ldr	r2, [r7, #24]
 8002566:	4313      	orrs	r3, r2
 8002568:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002578:	2b00      	cmp	r3, #0
 800257a:	f000 80b4 	beq.w	80026e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257e:	2300      	movs	r3, #0
 8002580:	60fb      	str	r3, [r7, #12]
 8002582:	4b60      	ldr	r3, [pc, #384]	; (8002704 <HAL_GPIO_Init+0x30c>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002586:	4a5f      	ldr	r2, [pc, #380]	; (8002704 <HAL_GPIO_Init+0x30c>)
 8002588:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800258c:	6453      	str	r3, [r2, #68]	; 0x44
 800258e:	4b5d      	ldr	r3, [pc, #372]	; (8002704 <HAL_GPIO_Init+0x30c>)
 8002590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002592:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002596:	60fb      	str	r3, [r7, #12]
 8002598:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800259a:	4a5b      	ldr	r2, [pc, #364]	; (8002708 <HAL_GPIO_Init+0x310>)
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	089b      	lsrs	r3, r3, #2
 80025a0:	3302      	adds	r3, #2
 80025a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	f003 0303 	and.w	r3, r3, #3
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	220f      	movs	r2, #15
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	43db      	mvns	r3, r3
 80025b8:	69ba      	ldr	r2, [r7, #24]
 80025ba:	4013      	ands	r3, r2
 80025bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a52      	ldr	r2, [pc, #328]	; (800270c <HAL_GPIO_Init+0x314>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d02b      	beq.n	800261e <HAL_GPIO_Init+0x226>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a51      	ldr	r2, [pc, #324]	; (8002710 <HAL_GPIO_Init+0x318>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d025      	beq.n	800261a <HAL_GPIO_Init+0x222>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a50      	ldr	r2, [pc, #320]	; (8002714 <HAL_GPIO_Init+0x31c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d01f      	beq.n	8002616 <HAL_GPIO_Init+0x21e>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a4f      	ldr	r2, [pc, #316]	; (8002718 <HAL_GPIO_Init+0x320>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d019      	beq.n	8002612 <HAL_GPIO_Init+0x21a>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a4e      	ldr	r2, [pc, #312]	; (800271c <HAL_GPIO_Init+0x324>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d013      	beq.n	800260e <HAL_GPIO_Init+0x216>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a4d      	ldr	r2, [pc, #308]	; (8002720 <HAL_GPIO_Init+0x328>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d00d      	beq.n	800260a <HAL_GPIO_Init+0x212>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a4c      	ldr	r2, [pc, #304]	; (8002724 <HAL_GPIO_Init+0x32c>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d007      	beq.n	8002606 <HAL_GPIO_Init+0x20e>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a4b      	ldr	r2, [pc, #300]	; (8002728 <HAL_GPIO_Init+0x330>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d101      	bne.n	8002602 <HAL_GPIO_Init+0x20a>
 80025fe:	2307      	movs	r3, #7
 8002600:	e00e      	b.n	8002620 <HAL_GPIO_Init+0x228>
 8002602:	2308      	movs	r3, #8
 8002604:	e00c      	b.n	8002620 <HAL_GPIO_Init+0x228>
 8002606:	2306      	movs	r3, #6
 8002608:	e00a      	b.n	8002620 <HAL_GPIO_Init+0x228>
 800260a:	2305      	movs	r3, #5
 800260c:	e008      	b.n	8002620 <HAL_GPIO_Init+0x228>
 800260e:	2304      	movs	r3, #4
 8002610:	e006      	b.n	8002620 <HAL_GPIO_Init+0x228>
 8002612:	2303      	movs	r3, #3
 8002614:	e004      	b.n	8002620 <HAL_GPIO_Init+0x228>
 8002616:	2302      	movs	r3, #2
 8002618:	e002      	b.n	8002620 <HAL_GPIO_Init+0x228>
 800261a:	2301      	movs	r3, #1
 800261c:	e000      	b.n	8002620 <HAL_GPIO_Init+0x228>
 800261e:	2300      	movs	r3, #0
 8002620:	69fa      	ldr	r2, [r7, #28]
 8002622:	f002 0203 	and.w	r2, r2, #3
 8002626:	0092      	lsls	r2, r2, #2
 8002628:	4093      	lsls	r3, r2
 800262a:	69ba      	ldr	r2, [r7, #24]
 800262c:	4313      	orrs	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002630:	4935      	ldr	r1, [pc, #212]	; (8002708 <HAL_GPIO_Init+0x310>)
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	089b      	lsrs	r3, r3, #2
 8002636:	3302      	adds	r3, #2
 8002638:	69ba      	ldr	r2, [r7, #24]
 800263a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800263e:	4b3b      	ldr	r3, [pc, #236]	; (800272c <HAL_GPIO_Init+0x334>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	43db      	mvns	r3, r3
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	4013      	ands	r3, r2
 800264c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d003      	beq.n	8002662 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	4313      	orrs	r3, r2
 8002660:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002662:	4a32      	ldr	r2, [pc, #200]	; (800272c <HAL_GPIO_Init+0x334>)
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002668:	4b30      	ldr	r3, [pc, #192]	; (800272c <HAL_GPIO_Init+0x334>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	43db      	mvns	r3, r3
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	4013      	ands	r3, r2
 8002676:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d003      	beq.n	800268c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	4313      	orrs	r3, r2
 800268a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800268c:	4a27      	ldr	r2, [pc, #156]	; (800272c <HAL_GPIO_Init+0x334>)
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002692:	4b26      	ldr	r3, [pc, #152]	; (800272c <HAL_GPIO_Init+0x334>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	43db      	mvns	r3, r3
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	4013      	ands	r3, r2
 80026a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026b6:	4a1d      	ldr	r2, [pc, #116]	; (800272c <HAL_GPIO_Init+0x334>)
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026bc:	4b1b      	ldr	r3, [pc, #108]	; (800272c <HAL_GPIO_Init+0x334>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	4313      	orrs	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026e0:	4a12      	ldr	r2, [pc, #72]	; (800272c <HAL_GPIO_Init+0x334>)
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3301      	adds	r3, #1
 80026ea:	61fb      	str	r3, [r7, #28]
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	2b0f      	cmp	r3, #15
 80026f0:	f67f ae90 	bls.w	8002414 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026f4:	bf00      	nop
 80026f6:	bf00      	nop
 80026f8:	3724      	adds	r7, #36	; 0x24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	40023800 	.word	0x40023800
 8002708:	40013800 	.word	0x40013800
 800270c:	40020000 	.word	0x40020000
 8002710:	40020400 	.word	0x40020400
 8002714:	40020800 	.word	0x40020800
 8002718:	40020c00 	.word	0x40020c00
 800271c:	40021000 	.word	0x40021000
 8002720:	40021400 	.word	0x40021400
 8002724:	40021800 	.word	0x40021800
 8002728:	40021c00 	.word	0x40021c00
 800272c:	40013c00 	.word	0x40013c00

08002730 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	460b      	mov	r3, r1
 800273a:	807b      	strh	r3, [r7, #2]
 800273c:	4613      	mov	r3, r2
 800273e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002740:	787b      	ldrb	r3, [r7, #1]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d003      	beq.n	800274e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002746:	887a      	ldrh	r2, [r7, #2]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800274c:	e003      	b.n	8002756 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800274e:	887b      	ldrh	r3, [r7, #2]
 8002750:	041a      	lsls	r2, r3, #16
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	619a      	str	r2, [r3, #24]
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
	...

08002764 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d101      	bne.n	8002776 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e267      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	2b00      	cmp	r3, #0
 8002780:	d075      	beq.n	800286e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002782:	4b88      	ldr	r3, [pc, #544]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 030c 	and.w	r3, r3, #12
 800278a:	2b04      	cmp	r3, #4
 800278c:	d00c      	beq.n	80027a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800278e:	4b85      	ldr	r3, [pc, #532]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002796:	2b08      	cmp	r3, #8
 8002798:	d112      	bne.n	80027c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800279a:	4b82      	ldr	r3, [pc, #520]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027a6:	d10b      	bne.n	80027c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a8:	4b7e      	ldr	r3, [pc, #504]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d05b      	beq.n	800286c <HAL_RCC_OscConfig+0x108>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d157      	bne.n	800286c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e242      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027c8:	d106      	bne.n	80027d8 <HAL_RCC_OscConfig+0x74>
 80027ca:	4b76      	ldr	r3, [pc, #472]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a75      	ldr	r2, [pc, #468]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80027d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027d4:	6013      	str	r3, [r2, #0]
 80027d6:	e01d      	b.n	8002814 <HAL_RCC_OscConfig+0xb0>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027e0:	d10c      	bne.n	80027fc <HAL_RCC_OscConfig+0x98>
 80027e2:	4b70      	ldr	r3, [pc, #448]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a6f      	ldr	r2, [pc, #444]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80027e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027ec:	6013      	str	r3, [r2, #0]
 80027ee:	4b6d      	ldr	r3, [pc, #436]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a6c      	ldr	r2, [pc, #432]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80027f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	e00b      	b.n	8002814 <HAL_RCC_OscConfig+0xb0>
 80027fc:	4b69      	ldr	r3, [pc, #420]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a68      	ldr	r2, [pc, #416]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 8002802:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002806:	6013      	str	r3, [r2, #0]
 8002808:	4b66      	ldr	r3, [pc, #408]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a65      	ldr	r2, [pc, #404]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 800280e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002812:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d013      	beq.n	8002844 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800281c:	f7ff fc3c 	bl	8002098 <HAL_GetTick>
 8002820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002824:	f7ff fc38 	bl	8002098 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b64      	cmp	r3, #100	; 0x64
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e207      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002836:	4b5b      	ldr	r3, [pc, #364]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d0f0      	beq.n	8002824 <HAL_RCC_OscConfig+0xc0>
 8002842:	e014      	b.n	800286e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002844:	f7ff fc28 	bl	8002098 <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800284c:	f7ff fc24 	bl	8002098 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b64      	cmp	r3, #100	; 0x64
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e1f3      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800285e:	4b51      	ldr	r3, [pc, #324]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d1f0      	bne.n	800284c <HAL_RCC_OscConfig+0xe8>
 800286a:	e000      	b.n	800286e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800286c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d063      	beq.n	8002942 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800287a:	4b4a      	ldr	r3, [pc, #296]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f003 030c 	and.w	r3, r3, #12
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00b      	beq.n	800289e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002886:	4b47      	ldr	r3, [pc, #284]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800288e:	2b08      	cmp	r3, #8
 8002890:	d11c      	bne.n	80028cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002892:	4b44      	ldr	r3, [pc, #272]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d116      	bne.n	80028cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800289e:	4b41      	ldr	r3, [pc, #260]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d005      	beq.n	80028b6 <HAL_RCC_OscConfig+0x152>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d001      	beq.n	80028b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e1c7      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b6:	4b3b      	ldr	r3, [pc, #236]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	00db      	lsls	r3, r3, #3
 80028c4:	4937      	ldr	r1, [pc, #220]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80028c6:	4313      	orrs	r3, r2
 80028c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028ca:	e03a      	b.n	8002942 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d020      	beq.n	8002916 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028d4:	4b34      	ldr	r3, [pc, #208]	; (80029a8 <HAL_RCC_OscConfig+0x244>)
 80028d6:	2201      	movs	r2, #1
 80028d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028da:	f7ff fbdd 	bl	8002098 <HAL_GetTick>
 80028de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028e0:	e008      	b.n	80028f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028e2:	f7ff fbd9 	bl	8002098 <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e1a8      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028f4:	4b2b      	ldr	r3, [pc, #172]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d0f0      	beq.n	80028e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002900:	4b28      	ldr	r3, [pc, #160]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	4925      	ldr	r1, [pc, #148]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 8002910:	4313      	orrs	r3, r2
 8002912:	600b      	str	r3, [r1, #0]
 8002914:	e015      	b.n	8002942 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002916:	4b24      	ldr	r3, [pc, #144]	; (80029a8 <HAL_RCC_OscConfig+0x244>)
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291c:	f7ff fbbc 	bl	8002098 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002924:	f7ff fbb8 	bl	8002098 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e187      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002936:	4b1b      	ldr	r3, [pc, #108]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1f0      	bne.n	8002924 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0308 	and.w	r3, r3, #8
 800294a:	2b00      	cmp	r3, #0
 800294c:	d036      	beq.n	80029bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d016      	beq.n	8002984 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002956:	4b15      	ldr	r3, [pc, #84]	; (80029ac <HAL_RCC_OscConfig+0x248>)
 8002958:	2201      	movs	r2, #1
 800295a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800295c:	f7ff fb9c 	bl	8002098 <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002964:	f7ff fb98 	bl	8002098 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e167      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002976:	4b0b      	ldr	r3, [pc, #44]	; (80029a4 <HAL_RCC_OscConfig+0x240>)
 8002978:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d0f0      	beq.n	8002964 <HAL_RCC_OscConfig+0x200>
 8002982:	e01b      	b.n	80029bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002984:	4b09      	ldr	r3, [pc, #36]	; (80029ac <HAL_RCC_OscConfig+0x248>)
 8002986:	2200      	movs	r2, #0
 8002988:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800298a:	f7ff fb85 	bl	8002098 <HAL_GetTick>
 800298e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002990:	e00e      	b.n	80029b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002992:	f7ff fb81 	bl	8002098 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d907      	bls.n	80029b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e150      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
 80029a4:	40023800 	.word	0x40023800
 80029a8:	42470000 	.word	0x42470000
 80029ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029b0:	4b88      	ldr	r3, [pc, #544]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 80029b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1ea      	bne.n	8002992 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0304 	and.w	r3, r3, #4
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	f000 8097 	beq.w	8002af8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029ca:	2300      	movs	r3, #0
 80029cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029ce:	4b81      	ldr	r3, [pc, #516]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d10f      	bne.n	80029fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029da:	2300      	movs	r3, #0
 80029dc:	60bb      	str	r3, [r7, #8]
 80029de:	4b7d      	ldr	r3, [pc, #500]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 80029e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e2:	4a7c      	ldr	r2, [pc, #496]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 80029e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029e8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ea:	4b7a      	ldr	r3, [pc, #488]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029f2:	60bb      	str	r3, [r7, #8]
 80029f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029f6:	2301      	movs	r3, #1
 80029f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029fa:	4b77      	ldr	r3, [pc, #476]	; (8002bd8 <HAL_RCC_OscConfig+0x474>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d118      	bne.n	8002a38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a06:	4b74      	ldr	r3, [pc, #464]	; (8002bd8 <HAL_RCC_OscConfig+0x474>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a73      	ldr	r2, [pc, #460]	; (8002bd8 <HAL_RCC_OscConfig+0x474>)
 8002a0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a12:	f7ff fb41 	bl	8002098 <HAL_GetTick>
 8002a16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a18:	e008      	b.n	8002a2c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a1a:	f7ff fb3d 	bl	8002098 <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e10c      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a2c:	4b6a      	ldr	r3, [pc, #424]	; (8002bd8 <HAL_RCC_OscConfig+0x474>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d0f0      	beq.n	8002a1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d106      	bne.n	8002a4e <HAL_RCC_OscConfig+0x2ea>
 8002a40:	4b64      	ldr	r3, [pc, #400]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a44:	4a63      	ldr	r2, [pc, #396]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002a46:	f043 0301 	orr.w	r3, r3, #1
 8002a4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002a4c:	e01c      	b.n	8002a88 <HAL_RCC_OscConfig+0x324>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	2b05      	cmp	r3, #5
 8002a54:	d10c      	bne.n	8002a70 <HAL_RCC_OscConfig+0x30c>
 8002a56:	4b5f      	ldr	r3, [pc, #380]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a5a:	4a5e      	ldr	r2, [pc, #376]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002a5c:	f043 0304 	orr.w	r3, r3, #4
 8002a60:	6713      	str	r3, [r2, #112]	; 0x70
 8002a62:	4b5c      	ldr	r3, [pc, #368]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a66:	4a5b      	ldr	r2, [pc, #364]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002a68:	f043 0301 	orr.w	r3, r3, #1
 8002a6c:	6713      	str	r3, [r2, #112]	; 0x70
 8002a6e:	e00b      	b.n	8002a88 <HAL_RCC_OscConfig+0x324>
 8002a70:	4b58      	ldr	r3, [pc, #352]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a74:	4a57      	ldr	r2, [pc, #348]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002a76:	f023 0301 	bic.w	r3, r3, #1
 8002a7a:	6713      	str	r3, [r2, #112]	; 0x70
 8002a7c:	4b55      	ldr	r3, [pc, #340]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a80:	4a54      	ldr	r2, [pc, #336]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002a82:	f023 0304 	bic.w	r3, r3, #4
 8002a86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d015      	beq.n	8002abc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a90:	f7ff fb02 	bl	8002098 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a96:	e00a      	b.n	8002aae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a98:	f7ff fafe 	bl	8002098 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e0cb      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aae:	4b49      	ldr	r3, [pc, #292]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d0ee      	beq.n	8002a98 <HAL_RCC_OscConfig+0x334>
 8002aba:	e014      	b.n	8002ae6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002abc:	f7ff faec 	bl	8002098 <HAL_GetTick>
 8002ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ac2:	e00a      	b.n	8002ada <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ac4:	f7ff fae8 	bl	8002098 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e0b5      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ada:	4b3e      	ldr	r3, [pc, #248]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1ee      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ae6:	7dfb      	ldrb	r3, [r7, #23]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d105      	bne.n	8002af8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002aec:	4b39      	ldr	r3, [pc, #228]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af0:	4a38      	ldr	r2, [pc, #224]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002af2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002af6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 80a1 	beq.w	8002c44 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b02:	4b34      	ldr	r3, [pc, #208]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 030c 	and.w	r3, r3, #12
 8002b0a:	2b08      	cmp	r3, #8
 8002b0c:	d05c      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d141      	bne.n	8002b9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b16:	4b31      	ldr	r3, [pc, #196]	; (8002bdc <HAL_RCC_OscConfig+0x478>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b1c:	f7ff fabc 	bl	8002098 <HAL_GetTick>
 8002b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b22:	e008      	b.n	8002b36 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b24:	f7ff fab8 	bl	8002098 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e087      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b36:	4b27      	ldr	r3, [pc, #156]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1f0      	bne.n	8002b24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	69da      	ldr	r2, [r3, #28]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b50:	019b      	lsls	r3, r3, #6
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b58:	085b      	lsrs	r3, r3, #1
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	041b      	lsls	r3, r3, #16
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b64:	061b      	lsls	r3, r3, #24
 8002b66:	491b      	ldr	r1, [pc, #108]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b6c:	4b1b      	ldr	r3, [pc, #108]	; (8002bdc <HAL_RCC_OscConfig+0x478>)
 8002b6e:	2201      	movs	r2, #1
 8002b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b72:	f7ff fa91 	bl	8002098 <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b7a:	f7ff fa8d 	bl	8002098 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e05c      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b8c:	4b11      	ldr	r3, [pc, #68]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d0f0      	beq.n	8002b7a <HAL_RCC_OscConfig+0x416>
 8002b98:	e054      	b.n	8002c44 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b9a:	4b10      	ldr	r3, [pc, #64]	; (8002bdc <HAL_RCC_OscConfig+0x478>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba0:	f7ff fa7a 	bl	8002098 <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba6:	e008      	b.n	8002bba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ba8:	f7ff fa76 	bl	8002098 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e045      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bba:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <HAL_RCC_OscConfig+0x470>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d1f0      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x444>
 8002bc6:	e03d      	b.n	8002c44 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d107      	bne.n	8002be0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e038      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40007000 	.word	0x40007000
 8002bdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002be0:	4b1b      	ldr	r3, [pc, #108]	; (8002c50 <HAL_RCC_OscConfig+0x4ec>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d028      	beq.n	8002c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d121      	bne.n	8002c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d11a      	bne.n	8002c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002c10:	4013      	ands	r3, r2
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d111      	bne.n	8002c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c26:	085b      	lsrs	r3, r3, #1
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d107      	bne.n	8002c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d001      	beq.n	8002c44 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e000      	b.n	8002c46 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3718      	adds	r7, #24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40023800 	.word	0x40023800

08002c54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d101      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e0cc      	b.n	8002e02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c68:	4b68      	ldr	r3, [pc, #416]	; (8002e0c <HAL_RCC_ClockConfig+0x1b8>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0307 	and.w	r3, r3, #7
 8002c70:	683a      	ldr	r2, [r7, #0]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d90c      	bls.n	8002c90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c76:	4b65      	ldr	r3, [pc, #404]	; (8002e0c <HAL_RCC_ClockConfig+0x1b8>)
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	b2d2      	uxtb	r2, r2
 8002c7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c7e:	4b63      	ldr	r3, [pc, #396]	; (8002e0c <HAL_RCC_ClockConfig+0x1b8>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0307 	and.w	r3, r3, #7
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d001      	beq.n	8002c90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e0b8      	b.n	8002e02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d020      	beq.n	8002cde <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0304 	and.w	r3, r3, #4
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d005      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ca8:	4b59      	ldr	r3, [pc, #356]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	4a58      	ldr	r2, [pc, #352]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002cae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002cb2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0308 	and.w	r3, r3, #8
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d005      	beq.n	8002ccc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cc0:	4b53      	ldr	r3, [pc, #332]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	4a52      	ldr	r2, [pc, #328]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002cca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ccc:	4b50      	ldr	r3, [pc, #320]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	494d      	ldr	r1, [pc, #308]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d044      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d107      	bne.n	8002d02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cf2:	4b47      	ldr	r3, [pc, #284]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d119      	bne.n	8002d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e07f      	b.n	8002e02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d003      	beq.n	8002d12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d0e:	2b03      	cmp	r3, #3
 8002d10:	d107      	bne.n	8002d22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d12:	4b3f      	ldr	r3, [pc, #252]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d109      	bne.n	8002d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e06f      	b.n	8002e02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d22:	4b3b      	ldr	r3, [pc, #236]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d101      	bne.n	8002d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e067      	b.n	8002e02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d32:	4b37      	ldr	r3, [pc, #220]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f023 0203 	bic.w	r2, r3, #3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	4934      	ldr	r1, [pc, #208]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d44:	f7ff f9a8 	bl	8002098 <HAL_GetTick>
 8002d48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d4a:	e00a      	b.n	8002d62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d4c:	f7ff f9a4 	bl	8002098 <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e04f      	b.n	8002e02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d62:	4b2b      	ldr	r3, [pc, #172]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 020c 	and.w	r2, r3, #12
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d1eb      	bne.n	8002d4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d74:	4b25      	ldr	r3, [pc, #148]	; (8002e0c <HAL_RCC_ClockConfig+0x1b8>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0307 	and.w	r3, r3, #7
 8002d7c:	683a      	ldr	r2, [r7, #0]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d20c      	bcs.n	8002d9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d82:	4b22      	ldr	r3, [pc, #136]	; (8002e0c <HAL_RCC_ClockConfig+0x1b8>)
 8002d84:	683a      	ldr	r2, [r7, #0]
 8002d86:	b2d2      	uxtb	r2, r2
 8002d88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d8a:	4b20      	ldr	r3, [pc, #128]	; (8002e0c <HAL_RCC_ClockConfig+0x1b8>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d001      	beq.n	8002d9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e032      	b.n	8002e02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0304 	and.w	r3, r3, #4
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d008      	beq.n	8002dba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002da8:	4b19      	ldr	r3, [pc, #100]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	4916      	ldr	r1, [pc, #88]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0308 	and.w	r3, r3, #8
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d009      	beq.n	8002dda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dc6:	4b12      	ldr	r3, [pc, #72]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	490e      	ldr	r1, [pc, #56]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002dda:	f000 f821 	bl	8002e20 <HAL_RCC_GetSysClockFreq>
 8002dde:	4602      	mov	r2, r0
 8002de0:	4b0b      	ldr	r3, [pc, #44]	; (8002e10 <HAL_RCC_ClockConfig+0x1bc>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	091b      	lsrs	r3, r3, #4
 8002de6:	f003 030f 	and.w	r3, r3, #15
 8002dea:	490a      	ldr	r1, [pc, #40]	; (8002e14 <HAL_RCC_ClockConfig+0x1c0>)
 8002dec:	5ccb      	ldrb	r3, [r1, r3]
 8002dee:	fa22 f303 	lsr.w	r3, r2, r3
 8002df2:	4a09      	ldr	r2, [pc, #36]	; (8002e18 <HAL_RCC_ClockConfig+0x1c4>)
 8002df4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002df6:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <HAL_RCC_ClockConfig+0x1c8>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff f908 	bl	8002010 <HAL_InitTick>

  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3710      	adds	r7, #16
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40023c00 	.word	0x40023c00
 8002e10:	40023800 	.word	0x40023800
 8002e14:	08006ab0 	.word	0x08006ab0
 8002e18:	20000004 	.word	0x20000004
 8002e1c:	20000008 	.word	0x20000008

08002e20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e24:	b090      	sub	sp, #64	; 0x40
 8002e26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	637b      	str	r3, [r7, #52]	; 0x34
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e30:	2300      	movs	r3, #0
 8002e32:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002e34:	2300      	movs	r3, #0
 8002e36:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e38:	4b59      	ldr	r3, [pc, #356]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f003 030c 	and.w	r3, r3, #12
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	d00d      	beq.n	8002e60 <HAL_RCC_GetSysClockFreq+0x40>
 8002e44:	2b08      	cmp	r3, #8
 8002e46:	f200 80a1 	bhi.w	8002f8c <HAL_RCC_GetSysClockFreq+0x16c>
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d002      	beq.n	8002e54 <HAL_RCC_GetSysClockFreq+0x34>
 8002e4e:	2b04      	cmp	r3, #4
 8002e50:	d003      	beq.n	8002e5a <HAL_RCC_GetSysClockFreq+0x3a>
 8002e52:	e09b      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e54:	4b53      	ldr	r3, [pc, #332]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e56:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002e58:	e09b      	b.n	8002f92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e5a:	4b53      	ldr	r3, [pc, #332]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e5c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002e5e:	e098      	b.n	8002f92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e60:	4b4f      	ldr	r3, [pc, #316]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e68:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e6a:	4b4d      	ldr	r3, [pc, #308]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d028      	beq.n	8002ec8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e76:	4b4a      	ldr	r3, [pc, #296]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	099b      	lsrs	r3, r3, #6
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	623b      	str	r3, [r7, #32]
 8002e80:	627a      	str	r2, [r7, #36]	; 0x24
 8002e82:	6a3b      	ldr	r3, [r7, #32]
 8002e84:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002e88:	2100      	movs	r1, #0
 8002e8a:	4b47      	ldr	r3, [pc, #284]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e8c:	fb03 f201 	mul.w	r2, r3, r1
 8002e90:	2300      	movs	r3, #0
 8002e92:	fb00 f303 	mul.w	r3, r0, r3
 8002e96:	4413      	add	r3, r2
 8002e98:	4a43      	ldr	r2, [pc, #268]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e9a:	fba0 1202 	umull	r1, r2, r0, r2
 8002e9e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ea0:	460a      	mov	r2, r1
 8002ea2:	62ba      	str	r2, [r7, #40]	; 0x28
 8002ea4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ea6:	4413      	add	r3, r2
 8002ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eac:	2200      	movs	r2, #0
 8002eae:	61bb      	str	r3, [r7, #24]
 8002eb0:	61fa      	str	r2, [r7, #28]
 8002eb2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002eb6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002eba:	f7fd f9e1 	bl	8000280 <__aeabi_uldivmod>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ec6:	e053      	b.n	8002f70 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ec8:	4b35      	ldr	r3, [pc, #212]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	099b      	lsrs	r3, r3, #6
 8002ece:	2200      	movs	r2, #0
 8002ed0:	613b      	str	r3, [r7, #16]
 8002ed2:	617a      	str	r2, [r7, #20]
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002eda:	f04f 0b00 	mov.w	fp, #0
 8002ede:	4652      	mov	r2, sl
 8002ee0:	465b      	mov	r3, fp
 8002ee2:	f04f 0000 	mov.w	r0, #0
 8002ee6:	f04f 0100 	mov.w	r1, #0
 8002eea:	0159      	lsls	r1, r3, #5
 8002eec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ef0:	0150      	lsls	r0, r2, #5
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	ebb2 080a 	subs.w	r8, r2, sl
 8002efa:	eb63 090b 	sbc.w	r9, r3, fp
 8002efe:	f04f 0200 	mov.w	r2, #0
 8002f02:	f04f 0300 	mov.w	r3, #0
 8002f06:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002f0a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002f0e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002f12:	ebb2 0408 	subs.w	r4, r2, r8
 8002f16:	eb63 0509 	sbc.w	r5, r3, r9
 8002f1a:	f04f 0200 	mov.w	r2, #0
 8002f1e:	f04f 0300 	mov.w	r3, #0
 8002f22:	00eb      	lsls	r3, r5, #3
 8002f24:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f28:	00e2      	lsls	r2, r4, #3
 8002f2a:	4614      	mov	r4, r2
 8002f2c:	461d      	mov	r5, r3
 8002f2e:	eb14 030a 	adds.w	r3, r4, sl
 8002f32:	603b      	str	r3, [r7, #0]
 8002f34:	eb45 030b 	adc.w	r3, r5, fp
 8002f38:	607b      	str	r3, [r7, #4]
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	f04f 0300 	mov.w	r3, #0
 8002f42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f46:	4629      	mov	r1, r5
 8002f48:	028b      	lsls	r3, r1, #10
 8002f4a:	4621      	mov	r1, r4
 8002f4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f50:	4621      	mov	r1, r4
 8002f52:	028a      	lsls	r2, r1, #10
 8002f54:	4610      	mov	r0, r2
 8002f56:	4619      	mov	r1, r3
 8002f58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	60bb      	str	r3, [r7, #8]
 8002f5e:	60fa      	str	r2, [r7, #12]
 8002f60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f64:	f7fd f98c 	bl	8000280 <__aeabi_uldivmod>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f70:	4b0b      	ldr	r3, [pc, #44]	; (8002fa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	0c1b      	lsrs	r3, r3, #16
 8002f76:	f003 0303 	and.w	r3, r3, #3
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002f80:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f88:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002f8a:	e002      	b.n	8002f92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f8c:	4b05      	ldr	r3, [pc, #20]	; (8002fa4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002f8e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002f90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3740      	adds	r7, #64	; 0x40
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40023800 	.word	0x40023800
 8002fa4:	00f42400 	.word	0x00f42400
 8002fa8:	017d7840 	.word	0x017d7840

08002fac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fb0:	4b03      	ldr	r3, [pc, #12]	; (8002fc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	20000004 	.word	0x20000004

08002fc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002fc8:	f7ff fff0 	bl	8002fac <HAL_RCC_GetHCLKFreq>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	4b05      	ldr	r3, [pc, #20]	; (8002fe4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	0a9b      	lsrs	r3, r3, #10
 8002fd4:	f003 0307 	and.w	r3, r3, #7
 8002fd8:	4903      	ldr	r1, [pc, #12]	; (8002fe8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fda:	5ccb      	ldrb	r3, [r1, r3]
 8002fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40023800 	.word	0x40023800
 8002fe8:	08006ac0 	.word	0x08006ac0

08002fec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ff0:	f7ff ffdc 	bl	8002fac <HAL_RCC_GetHCLKFreq>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4b05      	ldr	r3, [pc, #20]	; (800300c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	0b5b      	lsrs	r3, r3, #13
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	4903      	ldr	r1, [pc, #12]	; (8003010 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003002:	5ccb      	ldrb	r3, [r1, r3]
 8003004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003008:	4618      	mov	r0, r3
 800300a:	bd80      	pop	{r7, pc}
 800300c:	40023800 	.word	0x40023800
 8003010:	08006ac0 	.word	0x08006ac0

08003014 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e041      	b.n	80030aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800302c:	b2db      	uxtb	r3, r3
 800302e:	2b00      	cmp	r3, #0
 8003030:	d106      	bne.n	8003040 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f7fe fb2c 	bl	8001698 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2202      	movs	r2, #2
 8003044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3304      	adds	r3, #4
 8003050:	4619      	mov	r1, r3
 8003052:	4610      	mov	r0, r2
 8003054:	f000 fcaa 	bl	80039ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2201      	movs	r2, #1
 8003064:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b082      	sub	sp, #8
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d101      	bne.n	80030c4 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e041      	b.n	8003148 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d106      	bne.n	80030de <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f000 f839 	bl	8003150 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2202      	movs	r2, #2
 80030e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	3304      	adds	r3, #4
 80030ee:	4619      	mov	r1, r3
 80030f0:	4610      	mov	r0, r2
 80030f2:	f000 fc5b 	bl	80039ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2201      	movs	r2, #1
 8003112:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2201      	movs	r2, #1
 8003122:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2201      	movs	r2, #1
 8003132:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2201      	movs	r2, #1
 8003142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	3708      	adds	r7, #8
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e041      	b.n	80031fa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d106      	bne.n	8003190 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f7fe fae6 	bl	800175c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2202      	movs	r2, #2
 8003194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	3304      	adds	r3, #4
 80031a0:	4619      	mov	r1, r3
 80031a2:	4610      	mov	r0, r2
 80031a4:	f000 fc02 	bl	80039ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
	...

08003204 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d109      	bne.n	8003228 <HAL_TIM_PWM_Start+0x24>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800321a:	b2db      	uxtb	r3, r3
 800321c:	2b01      	cmp	r3, #1
 800321e:	bf14      	ite	ne
 8003220:	2301      	movne	r3, #1
 8003222:	2300      	moveq	r3, #0
 8003224:	b2db      	uxtb	r3, r3
 8003226:	e022      	b.n	800326e <HAL_TIM_PWM_Start+0x6a>
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	2b04      	cmp	r3, #4
 800322c:	d109      	bne.n	8003242 <HAL_TIM_PWM_Start+0x3e>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b01      	cmp	r3, #1
 8003238:	bf14      	ite	ne
 800323a:	2301      	movne	r3, #1
 800323c:	2300      	moveq	r3, #0
 800323e:	b2db      	uxtb	r3, r3
 8003240:	e015      	b.n	800326e <HAL_TIM_PWM_Start+0x6a>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	2b08      	cmp	r3, #8
 8003246:	d109      	bne.n	800325c <HAL_TIM_PWM_Start+0x58>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b01      	cmp	r3, #1
 8003252:	bf14      	ite	ne
 8003254:	2301      	movne	r3, #1
 8003256:	2300      	moveq	r3, #0
 8003258:	b2db      	uxtb	r3, r3
 800325a:	e008      	b.n	800326e <HAL_TIM_PWM_Start+0x6a>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003262:	b2db      	uxtb	r3, r3
 8003264:	2b01      	cmp	r3, #1
 8003266:	bf14      	ite	ne
 8003268:	2301      	movne	r3, #1
 800326a:	2300      	moveq	r3, #0
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e07c      	b.n	8003370 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d104      	bne.n	8003286 <HAL_TIM_PWM_Start+0x82>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2202      	movs	r2, #2
 8003280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003284:	e013      	b.n	80032ae <HAL_TIM_PWM_Start+0xaa>
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	2b04      	cmp	r3, #4
 800328a:	d104      	bne.n	8003296 <HAL_TIM_PWM_Start+0x92>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2202      	movs	r2, #2
 8003290:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003294:	e00b      	b.n	80032ae <HAL_TIM_PWM_Start+0xaa>
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	2b08      	cmp	r3, #8
 800329a:	d104      	bne.n	80032a6 <HAL_TIM_PWM_Start+0xa2>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2202      	movs	r2, #2
 80032a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032a4:	e003      	b.n	80032ae <HAL_TIM_PWM_Start+0xaa>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2202      	movs	r2, #2
 80032aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2201      	movs	r2, #1
 80032b4:	6839      	ldr	r1, [r7, #0]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f000 fe62 	bl	8003f80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a2d      	ldr	r2, [pc, #180]	; (8003378 <HAL_TIM_PWM_Start+0x174>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d004      	beq.n	80032d0 <HAL_TIM_PWM_Start+0xcc>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a2c      	ldr	r2, [pc, #176]	; (800337c <HAL_TIM_PWM_Start+0x178>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d101      	bne.n	80032d4 <HAL_TIM_PWM_Start+0xd0>
 80032d0:	2301      	movs	r3, #1
 80032d2:	e000      	b.n	80032d6 <HAL_TIM_PWM_Start+0xd2>
 80032d4:	2300      	movs	r3, #0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d007      	beq.n	80032ea <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a22      	ldr	r2, [pc, #136]	; (8003378 <HAL_TIM_PWM_Start+0x174>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d022      	beq.n	800333a <HAL_TIM_PWM_Start+0x136>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032fc:	d01d      	beq.n	800333a <HAL_TIM_PWM_Start+0x136>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a1f      	ldr	r2, [pc, #124]	; (8003380 <HAL_TIM_PWM_Start+0x17c>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d018      	beq.n	800333a <HAL_TIM_PWM_Start+0x136>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a1d      	ldr	r2, [pc, #116]	; (8003384 <HAL_TIM_PWM_Start+0x180>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d013      	beq.n	800333a <HAL_TIM_PWM_Start+0x136>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a1c      	ldr	r2, [pc, #112]	; (8003388 <HAL_TIM_PWM_Start+0x184>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d00e      	beq.n	800333a <HAL_TIM_PWM_Start+0x136>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a16      	ldr	r2, [pc, #88]	; (800337c <HAL_TIM_PWM_Start+0x178>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d009      	beq.n	800333a <HAL_TIM_PWM_Start+0x136>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a18      	ldr	r2, [pc, #96]	; (800338c <HAL_TIM_PWM_Start+0x188>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d004      	beq.n	800333a <HAL_TIM_PWM_Start+0x136>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a16      	ldr	r2, [pc, #88]	; (8003390 <HAL_TIM_PWM_Start+0x18c>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d111      	bne.n	800335e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2b06      	cmp	r3, #6
 800334a:	d010      	beq.n	800336e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 0201 	orr.w	r2, r2, #1
 800335a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800335c:	e007      	b.n	800336e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f042 0201 	orr.w	r2, r2, #1
 800336c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	3710      	adds	r7, #16
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40010000 	.word	0x40010000
 800337c:	40010400 	.word	0x40010400
 8003380:	40000400 	.word	0x40000400
 8003384:	40000800 	.word	0x40000800
 8003388:	40000c00 	.word	0x40000c00
 800338c:	40014000 	.word	0x40014000
 8003390:	40001800 	.word	0x40001800

08003394 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d122      	bne.n	80033f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	f003 0302 	and.w	r3, r3, #2
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d11b      	bne.n	80033f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f06f 0202 	mvn.w	r2, #2
 80033c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2201      	movs	r2, #1
 80033c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	f003 0303 	and.w	r3, r3, #3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d003      	beq.n	80033de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f7fd fb38 	bl	8000a4c <HAL_TIM_IC_CaptureCallback>
 80033dc:	e005      	b.n	80033ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 fac5 	bl	800396e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 facc 	bl	8003982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	f003 0304 	and.w	r3, r3, #4
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d122      	bne.n	8003444 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b04      	cmp	r3, #4
 800340a:	d11b      	bne.n	8003444 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f06f 0204 	mvn.w	r2, #4
 8003414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2202      	movs	r2, #2
 800341a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7fd fb0e 	bl	8000a4c <HAL_TIM_IC_CaptureCallback>
 8003430:	e005      	b.n	800343e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 fa9b 	bl	800396e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 faa2 	bl	8003982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	f003 0308 	and.w	r3, r3, #8
 800344e:	2b08      	cmp	r3, #8
 8003450:	d122      	bne.n	8003498 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	f003 0308 	and.w	r3, r3, #8
 800345c:	2b08      	cmp	r3, #8
 800345e:	d11b      	bne.n	8003498 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f06f 0208 	mvn.w	r2, #8
 8003468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2204      	movs	r2, #4
 800346e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	69db      	ldr	r3, [r3, #28]
 8003476:	f003 0303 	and.w	r3, r3, #3
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f7fd fae4 	bl	8000a4c <HAL_TIM_IC_CaptureCallback>
 8003484:	e005      	b.n	8003492 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 fa71 	bl	800396e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 fa78 	bl	8003982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	f003 0310 	and.w	r3, r3, #16
 80034a2:	2b10      	cmp	r3, #16
 80034a4:	d122      	bne.n	80034ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	f003 0310 	and.w	r3, r3, #16
 80034b0:	2b10      	cmp	r3, #16
 80034b2:	d11b      	bne.n	80034ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f06f 0210 	mvn.w	r2, #16
 80034bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2208      	movs	r2, #8
 80034c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	69db      	ldr	r3, [r3, #28]
 80034ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7fd faba 	bl	8000a4c <HAL_TIM_IC_CaptureCallback>
 80034d8:	e005      	b.n	80034e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 fa47 	bl	800396e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 fa4e 	bl	8003982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	f003 0301 	and.w	r3, r3, #1
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d10e      	bne.n	8003518 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	2b01      	cmp	r3, #1
 8003506:	d107      	bne.n	8003518 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f06f 0201 	mvn.w	r2, #1
 8003510:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7fd f9f8 	bl	8000908 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003522:	2b80      	cmp	r3, #128	; 0x80
 8003524:	d10e      	bne.n	8003544 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003530:	2b80      	cmp	r3, #128	; 0x80
 8003532:	d107      	bne.n	8003544 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800353c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 fe1c 	bl	800417c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800354e:	2b40      	cmp	r3, #64	; 0x40
 8003550:	d10e      	bne.n	8003570 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800355c:	2b40      	cmp	r3, #64	; 0x40
 800355e:	d107      	bne.n	8003570 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f000 fa13 	bl	8003996 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	f003 0320 	and.w	r3, r3, #32
 800357a:	2b20      	cmp	r3, #32
 800357c:	d10e      	bne.n	800359c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	f003 0320 	and.w	r3, r3, #32
 8003588:	2b20      	cmp	r3, #32
 800358a:	d107      	bne.n	800359c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f06f 0220 	mvn.w	r2, #32
 8003594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 fde6 	bl	8004168 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800359c:	bf00      	nop
 800359e:	3708      	adds	r7, #8
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035b0:	2300      	movs	r3, #0
 80035b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d101      	bne.n	80035c2 <HAL_TIM_OC_ConfigChannel+0x1e>
 80035be:	2302      	movs	r3, #2
 80035c0:	e048      	b.n	8003654 <HAL_TIM_OC_ConfigChannel+0xb0>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b0c      	cmp	r3, #12
 80035ce:	d839      	bhi.n	8003644 <HAL_TIM_OC_ConfigChannel+0xa0>
 80035d0:	a201      	add	r2, pc, #4	; (adr r2, 80035d8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80035d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d6:	bf00      	nop
 80035d8:	0800360d 	.word	0x0800360d
 80035dc:	08003645 	.word	0x08003645
 80035e0:	08003645 	.word	0x08003645
 80035e4:	08003645 	.word	0x08003645
 80035e8:	0800361b 	.word	0x0800361b
 80035ec:	08003645 	.word	0x08003645
 80035f0:	08003645 	.word	0x08003645
 80035f4:	08003645 	.word	0x08003645
 80035f8:	08003629 	.word	0x08003629
 80035fc:	08003645 	.word	0x08003645
 8003600:	08003645 	.word	0x08003645
 8003604:	08003645 	.word	0x08003645
 8003608:	08003637 	.word	0x08003637
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68b9      	ldr	r1, [r7, #8]
 8003612:	4618      	mov	r0, r3
 8003614:	f000 fa6a 	bl	8003aec <TIM_OC1_SetConfig>
      break;
 8003618:	e017      	b.n	800364a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68b9      	ldr	r1, [r7, #8]
 8003620:	4618      	mov	r0, r3
 8003622:	f000 fad3 	bl	8003bcc <TIM_OC2_SetConfig>
      break;
 8003626:	e010      	b.n	800364a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68b9      	ldr	r1, [r7, #8]
 800362e:	4618      	mov	r0, r3
 8003630:	f000 fb42 	bl	8003cb8 <TIM_OC3_SetConfig>
      break;
 8003634:	e009      	b.n	800364a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68b9      	ldr	r1, [r7, #8]
 800363c:	4618      	mov	r0, r3
 800363e:	f000 fbaf 	bl	8003da0 <TIM_OC4_SetConfig>
      break;
 8003642:	e002      	b.n	800364a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	75fb      	strb	r3, [r7, #23]
      break;
 8003648:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003652:	7dfb      	ldrb	r3, [r7, #23]
}
 8003654:	4618      	mov	r0, r3
 8003656:	3718      	adds	r7, #24
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b086      	sub	sp, #24
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003668:	2300      	movs	r3, #0
 800366a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003672:	2b01      	cmp	r3, #1
 8003674:	d101      	bne.n	800367a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003676:	2302      	movs	r3, #2
 8003678:	e0ae      	b.n	80037d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2201      	movs	r2, #1
 800367e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2b0c      	cmp	r3, #12
 8003686:	f200 809f 	bhi.w	80037c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800368a:	a201      	add	r2, pc, #4	; (adr r2, 8003690 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800368c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003690:	080036c5 	.word	0x080036c5
 8003694:	080037c9 	.word	0x080037c9
 8003698:	080037c9 	.word	0x080037c9
 800369c:	080037c9 	.word	0x080037c9
 80036a0:	08003705 	.word	0x08003705
 80036a4:	080037c9 	.word	0x080037c9
 80036a8:	080037c9 	.word	0x080037c9
 80036ac:	080037c9 	.word	0x080037c9
 80036b0:	08003747 	.word	0x08003747
 80036b4:	080037c9 	.word	0x080037c9
 80036b8:	080037c9 	.word	0x080037c9
 80036bc:	080037c9 	.word	0x080037c9
 80036c0:	08003787 	.word	0x08003787
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68b9      	ldr	r1, [r7, #8]
 80036ca:	4618      	mov	r0, r3
 80036cc:	f000 fa0e 	bl	8003aec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	699a      	ldr	r2, [r3, #24]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f042 0208 	orr.w	r2, r2, #8
 80036de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	699a      	ldr	r2, [r3, #24]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f022 0204 	bic.w	r2, r2, #4
 80036ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6999      	ldr	r1, [r3, #24]
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	691a      	ldr	r2, [r3, #16]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	430a      	orrs	r2, r1
 8003700:	619a      	str	r2, [r3, #24]
      break;
 8003702:	e064      	b.n	80037ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68b9      	ldr	r1, [r7, #8]
 800370a:	4618      	mov	r0, r3
 800370c:	f000 fa5e 	bl	8003bcc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	699a      	ldr	r2, [r3, #24]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800371e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	699a      	ldr	r2, [r3, #24]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800372e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6999      	ldr	r1, [r3, #24]
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	021a      	lsls	r2, r3, #8
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	430a      	orrs	r2, r1
 8003742:	619a      	str	r2, [r3, #24]
      break;
 8003744:	e043      	b.n	80037ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68b9      	ldr	r1, [r7, #8]
 800374c:	4618      	mov	r0, r3
 800374e:	f000 fab3 	bl	8003cb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	69da      	ldr	r2, [r3, #28]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f042 0208 	orr.w	r2, r2, #8
 8003760:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	69da      	ldr	r2, [r3, #28]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f022 0204 	bic.w	r2, r2, #4
 8003770:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	69d9      	ldr	r1, [r3, #28]
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	430a      	orrs	r2, r1
 8003782:	61da      	str	r2, [r3, #28]
      break;
 8003784:	e023      	b.n	80037ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	68b9      	ldr	r1, [r7, #8]
 800378c:	4618      	mov	r0, r3
 800378e:	f000 fb07 	bl	8003da0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	69da      	ldr	r2, [r3, #28]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	69da      	ldr	r2, [r3, #28]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	69d9      	ldr	r1, [r3, #28]
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	021a      	lsls	r2, r3, #8
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	430a      	orrs	r2, r1
 80037c4:	61da      	str	r2, [r3, #28]
      break;
 80037c6:	e002      	b.n	80037ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	75fb      	strb	r3, [r7, #23]
      break;
 80037cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80037d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3718      	adds	r7, #24
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ea:	2300      	movs	r3, #0
 80037ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d101      	bne.n	80037fc <HAL_TIM_ConfigClockSource+0x1c>
 80037f8:	2302      	movs	r3, #2
 80037fa:	e0b4      	b.n	8003966 <HAL_TIM_ConfigClockSource+0x186>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2202      	movs	r2, #2
 8003808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800381a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003822:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68ba      	ldr	r2, [r7, #8]
 800382a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003834:	d03e      	beq.n	80038b4 <HAL_TIM_ConfigClockSource+0xd4>
 8003836:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800383a:	f200 8087 	bhi.w	800394c <HAL_TIM_ConfigClockSource+0x16c>
 800383e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003842:	f000 8086 	beq.w	8003952 <HAL_TIM_ConfigClockSource+0x172>
 8003846:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800384a:	d87f      	bhi.n	800394c <HAL_TIM_ConfigClockSource+0x16c>
 800384c:	2b70      	cmp	r3, #112	; 0x70
 800384e:	d01a      	beq.n	8003886 <HAL_TIM_ConfigClockSource+0xa6>
 8003850:	2b70      	cmp	r3, #112	; 0x70
 8003852:	d87b      	bhi.n	800394c <HAL_TIM_ConfigClockSource+0x16c>
 8003854:	2b60      	cmp	r3, #96	; 0x60
 8003856:	d050      	beq.n	80038fa <HAL_TIM_ConfigClockSource+0x11a>
 8003858:	2b60      	cmp	r3, #96	; 0x60
 800385a:	d877      	bhi.n	800394c <HAL_TIM_ConfigClockSource+0x16c>
 800385c:	2b50      	cmp	r3, #80	; 0x50
 800385e:	d03c      	beq.n	80038da <HAL_TIM_ConfigClockSource+0xfa>
 8003860:	2b50      	cmp	r3, #80	; 0x50
 8003862:	d873      	bhi.n	800394c <HAL_TIM_ConfigClockSource+0x16c>
 8003864:	2b40      	cmp	r3, #64	; 0x40
 8003866:	d058      	beq.n	800391a <HAL_TIM_ConfigClockSource+0x13a>
 8003868:	2b40      	cmp	r3, #64	; 0x40
 800386a:	d86f      	bhi.n	800394c <HAL_TIM_ConfigClockSource+0x16c>
 800386c:	2b30      	cmp	r3, #48	; 0x30
 800386e:	d064      	beq.n	800393a <HAL_TIM_ConfigClockSource+0x15a>
 8003870:	2b30      	cmp	r3, #48	; 0x30
 8003872:	d86b      	bhi.n	800394c <HAL_TIM_ConfigClockSource+0x16c>
 8003874:	2b20      	cmp	r3, #32
 8003876:	d060      	beq.n	800393a <HAL_TIM_ConfigClockSource+0x15a>
 8003878:	2b20      	cmp	r3, #32
 800387a:	d867      	bhi.n	800394c <HAL_TIM_ConfigClockSource+0x16c>
 800387c:	2b00      	cmp	r3, #0
 800387e:	d05c      	beq.n	800393a <HAL_TIM_ConfigClockSource+0x15a>
 8003880:	2b10      	cmp	r3, #16
 8003882:	d05a      	beq.n	800393a <HAL_TIM_ConfigClockSource+0x15a>
 8003884:	e062      	b.n	800394c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6818      	ldr	r0, [r3, #0]
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	6899      	ldr	r1, [r3, #8]
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685a      	ldr	r2, [r3, #4]
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	f000 fb53 	bl	8003f40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80038a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	609a      	str	r2, [r3, #8]
      break;
 80038b2:	e04f      	b.n	8003954 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6818      	ldr	r0, [r3, #0]
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	6899      	ldr	r1, [r3, #8]
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685a      	ldr	r2, [r3, #4]
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f000 fb3c 	bl	8003f40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	689a      	ldr	r2, [r3, #8]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038d6:	609a      	str	r2, [r3, #8]
      break;
 80038d8:	e03c      	b.n	8003954 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6818      	ldr	r0, [r3, #0]
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	6859      	ldr	r1, [r3, #4]
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	461a      	mov	r2, r3
 80038e8:	f000 fab0 	bl	8003e4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2150      	movs	r1, #80	; 0x50
 80038f2:	4618      	mov	r0, r3
 80038f4:	f000 fb09 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 80038f8:	e02c      	b.n	8003954 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6818      	ldr	r0, [r3, #0]
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	6859      	ldr	r1, [r3, #4]
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	461a      	mov	r2, r3
 8003908:	f000 facf 	bl	8003eaa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2160      	movs	r1, #96	; 0x60
 8003912:	4618      	mov	r0, r3
 8003914:	f000 faf9 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 8003918:	e01c      	b.n	8003954 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6818      	ldr	r0, [r3, #0]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	6859      	ldr	r1, [r3, #4]
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	461a      	mov	r2, r3
 8003928:	f000 fa90 	bl	8003e4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2140      	movs	r1, #64	; 0x40
 8003932:	4618      	mov	r0, r3
 8003934:	f000 fae9 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 8003938:	e00c      	b.n	8003954 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4619      	mov	r1, r3
 8003944:	4610      	mov	r0, r2
 8003946:	f000 fae0 	bl	8003f0a <TIM_ITRx_SetConfig>
      break;
 800394a:	e003      	b.n	8003954 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	73fb      	strb	r3, [r7, #15]
      break;
 8003950:	e000      	b.n	8003954 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003952:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2201      	movs	r2, #1
 8003958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003964:	7bfb      	ldrb	r3, [r7, #15]
}
 8003966:	4618      	mov	r0, r3
 8003968:	3710      	adds	r7, #16
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800396e:	b480      	push	{r7}
 8003970:	b083      	sub	sp, #12
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003982:	b480      	push	{r7}
 8003984:	b083      	sub	sp, #12
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800398a:	bf00      	nop
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800399e:	bf00      	nop
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
	...

080039ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b085      	sub	sp, #20
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a40      	ldr	r2, [pc, #256]	; (8003ac0 <TIM_Base_SetConfig+0x114>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d013      	beq.n	80039ec <TIM_Base_SetConfig+0x40>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ca:	d00f      	beq.n	80039ec <TIM_Base_SetConfig+0x40>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a3d      	ldr	r2, [pc, #244]	; (8003ac4 <TIM_Base_SetConfig+0x118>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d00b      	beq.n	80039ec <TIM_Base_SetConfig+0x40>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a3c      	ldr	r2, [pc, #240]	; (8003ac8 <TIM_Base_SetConfig+0x11c>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d007      	beq.n	80039ec <TIM_Base_SetConfig+0x40>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a3b      	ldr	r2, [pc, #236]	; (8003acc <TIM_Base_SetConfig+0x120>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d003      	beq.n	80039ec <TIM_Base_SetConfig+0x40>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a3a      	ldr	r2, [pc, #232]	; (8003ad0 <TIM_Base_SetConfig+0x124>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d108      	bne.n	80039fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a2f      	ldr	r2, [pc, #188]	; (8003ac0 <TIM_Base_SetConfig+0x114>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d02b      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a0c:	d027      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a2c      	ldr	r2, [pc, #176]	; (8003ac4 <TIM_Base_SetConfig+0x118>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d023      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a2b      	ldr	r2, [pc, #172]	; (8003ac8 <TIM_Base_SetConfig+0x11c>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d01f      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a2a      	ldr	r2, [pc, #168]	; (8003acc <TIM_Base_SetConfig+0x120>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d01b      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a29      	ldr	r2, [pc, #164]	; (8003ad0 <TIM_Base_SetConfig+0x124>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d017      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a28      	ldr	r2, [pc, #160]	; (8003ad4 <TIM_Base_SetConfig+0x128>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d013      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a27      	ldr	r2, [pc, #156]	; (8003ad8 <TIM_Base_SetConfig+0x12c>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d00f      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a26      	ldr	r2, [pc, #152]	; (8003adc <TIM_Base_SetConfig+0x130>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d00b      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a25      	ldr	r2, [pc, #148]	; (8003ae0 <TIM_Base_SetConfig+0x134>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d007      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a24      	ldr	r2, [pc, #144]	; (8003ae4 <TIM_Base_SetConfig+0x138>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d003      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a23      	ldr	r2, [pc, #140]	; (8003ae8 <TIM_Base_SetConfig+0x13c>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d108      	bne.n	8003a70 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a0a      	ldr	r2, [pc, #40]	; (8003ac0 <TIM_Base_SetConfig+0x114>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d003      	beq.n	8003aa4 <TIM_Base_SetConfig+0xf8>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a0c      	ldr	r2, [pc, #48]	; (8003ad0 <TIM_Base_SetConfig+0x124>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d103      	bne.n	8003aac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	691a      	ldr	r2, [r3, #16]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	615a      	str	r2, [r3, #20]
}
 8003ab2:	bf00      	nop
 8003ab4:	3714      	adds	r7, #20
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	40010000 	.word	0x40010000
 8003ac4:	40000400 	.word	0x40000400
 8003ac8:	40000800 	.word	0x40000800
 8003acc:	40000c00 	.word	0x40000c00
 8003ad0:	40010400 	.word	0x40010400
 8003ad4:	40014000 	.word	0x40014000
 8003ad8:	40014400 	.word	0x40014400
 8003adc:	40014800 	.word	0x40014800
 8003ae0:	40001800 	.word	0x40001800
 8003ae4:	40001c00 	.word	0x40001c00
 8003ae8:	40002000 	.word	0x40002000

08003aec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b087      	sub	sp, #28
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a1b      	ldr	r3, [r3, #32]
 8003afa:	f023 0201 	bic.w	r2, r3, #1
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f023 0303 	bic.w	r3, r3, #3
 8003b22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	f023 0302 	bic.w	r3, r3, #2
 8003b34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4a20      	ldr	r2, [pc, #128]	; (8003bc4 <TIM_OC1_SetConfig+0xd8>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d003      	beq.n	8003b50 <TIM_OC1_SetConfig+0x64>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a1f      	ldr	r2, [pc, #124]	; (8003bc8 <TIM_OC1_SetConfig+0xdc>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d10c      	bne.n	8003b6a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	f023 0308 	bic.w	r3, r3, #8
 8003b56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f023 0304 	bic.w	r3, r3, #4
 8003b68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a15      	ldr	r2, [pc, #84]	; (8003bc4 <TIM_OC1_SetConfig+0xd8>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d003      	beq.n	8003b7a <TIM_OC1_SetConfig+0x8e>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a14      	ldr	r2, [pc, #80]	; (8003bc8 <TIM_OC1_SetConfig+0xdc>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d111      	bne.n	8003b9e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	693a      	ldr	r2, [r7, #16]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	693a      	ldr	r2, [r7, #16]
 8003ba2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	621a      	str	r2, [r3, #32]
}
 8003bb8:	bf00      	nop
 8003bba:	371c      	adds	r7, #28
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	40010000 	.word	0x40010000
 8003bc8:	40010400 	.word	0x40010400

08003bcc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b087      	sub	sp, #28
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
 8003bda:	f023 0210 	bic.w	r2, r3, #16
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	021b      	lsls	r3, r3, #8
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f023 0320 	bic.w	r3, r3, #32
 8003c16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4a22      	ldr	r2, [pc, #136]	; (8003cb0 <TIM_OC2_SetConfig+0xe4>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d003      	beq.n	8003c34 <TIM_OC2_SetConfig+0x68>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	4a21      	ldr	r2, [pc, #132]	; (8003cb4 <TIM_OC2_SetConfig+0xe8>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d10d      	bne.n	8003c50 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c4e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a17      	ldr	r2, [pc, #92]	; (8003cb0 <TIM_OC2_SetConfig+0xe4>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d003      	beq.n	8003c60 <TIM_OC2_SetConfig+0x94>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	4a16      	ldr	r2, [pc, #88]	; (8003cb4 <TIM_OC2_SetConfig+0xe8>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d113      	bne.n	8003c88 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	695b      	ldr	r3, [r3, #20]
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	699b      	ldr	r3, [r3, #24]
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	693a      	ldr	r2, [r7, #16]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	693a      	ldr	r2, [r7, #16]
 8003c8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685a      	ldr	r2, [r3, #4]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	621a      	str	r2, [r3, #32]
}
 8003ca2:	bf00      	nop
 8003ca4:	371c      	adds	r7, #28
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	40010000 	.word	0x40010000
 8003cb4:	40010400 	.word	0x40010400

08003cb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b087      	sub	sp, #28
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69db      	ldr	r3, [r3, #28]
 8003cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f023 0303 	bic.w	r3, r3, #3
 8003cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	021b      	lsls	r3, r3, #8
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a21      	ldr	r2, [pc, #132]	; (8003d98 <TIM_OC3_SetConfig+0xe0>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d003      	beq.n	8003d1e <TIM_OC3_SetConfig+0x66>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a20      	ldr	r2, [pc, #128]	; (8003d9c <TIM_OC3_SetConfig+0xe4>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d10d      	bne.n	8003d3a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	021b      	lsls	r3, r3, #8
 8003d2c:	697a      	ldr	r2, [r7, #20]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a16      	ldr	r2, [pc, #88]	; (8003d98 <TIM_OC3_SetConfig+0xe0>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d003      	beq.n	8003d4a <TIM_OC3_SetConfig+0x92>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a15      	ldr	r2, [pc, #84]	; (8003d9c <TIM_OC3_SetConfig+0xe4>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d113      	bne.n	8003d72 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	011b      	lsls	r3, r3, #4
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	699b      	ldr	r3, [r3, #24]
 8003d6a:	011b      	lsls	r3, r3, #4
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	693a      	ldr	r2, [r7, #16]
 8003d76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	685a      	ldr	r2, [r3, #4]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	697a      	ldr	r2, [r7, #20]
 8003d8a:	621a      	str	r2, [r3, #32]
}
 8003d8c:	bf00      	nop
 8003d8e:	371c      	adds	r7, #28
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr
 8003d98:	40010000 	.word	0x40010000
 8003d9c:	40010400 	.word	0x40010400

08003da0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b087      	sub	sp, #28
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a1b      	ldr	r3, [r3, #32]
 8003dae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a1b      	ldr	r3, [r3, #32]
 8003dba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	69db      	ldr	r3, [r3, #28]
 8003dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	021b      	lsls	r3, r3, #8
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003dea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	031b      	lsls	r3, r3, #12
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a12      	ldr	r2, [pc, #72]	; (8003e44 <TIM_OC4_SetConfig+0xa4>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d003      	beq.n	8003e08 <TIM_OC4_SetConfig+0x68>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a11      	ldr	r2, [pc, #68]	; (8003e48 <TIM_OC4_SetConfig+0xa8>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d109      	bne.n	8003e1c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	695b      	ldr	r3, [r3, #20]
 8003e14:	019b      	lsls	r3, r3, #6
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	68fa      	ldr	r2, [r7, #12]
 8003e26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	693a      	ldr	r2, [r7, #16]
 8003e34:	621a      	str	r2, [r3, #32]
}
 8003e36:	bf00      	nop
 8003e38:	371c      	adds	r7, #28
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	40010000 	.word	0x40010000
 8003e48:	40010400 	.word	0x40010400

08003e4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b087      	sub	sp, #28
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6a1b      	ldr	r3, [r3, #32]
 8003e5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6a1b      	ldr	r3, [r3, #32]
 8003e62:	f023 0201 	bic.w	r2, r3, #1
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	011b      	lsls	r3, r3, #4
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	f023 030a 	bic.w	r3, r3, #10
 8003e88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	697a      	ldr	r2, [r7, #20]
 8003e9c:	621a      	str	r2, [r3, #32]
}
 8003e9e:	bf00      	nop
 8003ea0:	371c      	adds	r7, #28
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr

08003eaa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b087      	sub	sp, #28
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	60f8      	str	r0, [r7, #12]
 8003eb2:	60b9      	str	r1, [r7, #8]
 8003eb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6a1b      	ldr	r3, [r3, #32]
 8003eba:	f023 0210 	bic.w	r2, r3, #16
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6a1b      	ldr	r3, [r3, #32]
 8003ecc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003ed4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	031b      	lsls	r3, r3, #12
 8003eda:	697a      	ldr	r2, [r7, #20]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003ee6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	011b      	lsls	r3, r3, #4
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	697a      	ldr	r2, [r7, #20]
 8003ef6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	693a      	ldr	r2, [r7, #16]
 8003efc:	621a      	str	r2, [r3, #32]
}
 8003efe:	bf00      	nop
 8003f00:	371c      	adds	r7, #28
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr

08003f0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	b085      	sub	sp, #20
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
 8003f12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f22:	683a      	ldr	r2, [r7, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f043 0307 	orr.w	r3, r3, #7
 8003f2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	609a      	str	r2, [r3, #8]
}
 8003f34:	bf00      	nop
 8003f36:	3714      	adds	r7, #20
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b087      	sub	sp, #28
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	607a      	str	r2, [r7, #4]
 8003f4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	021a      	lsls	r2, r3, #8
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	431a      	orrs	r2, r3
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	697a      	ldr	r2, [r7, #20]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	609a      	str	r2, [r3, #8]
}
 8003f74:	bf00      	nop
 8003f76:	371c      	adds	r7, #28
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b087      	sub	sp, #28
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	f003 031f 	and.w	r3, r3, #31
 8003f92:	2201      	movs	r2, #1
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6a1a      	ldr	r2, [r3, #32]
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	401a      	ands	r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6a1a      	ldr	r2, [r3, #32]
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	f003 031f 	and.w	r3, r3, #31
 8003fb2:	6879      	ldr	r1, [r7, #4]
 8003fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8003fb8:	431a      	orrs	r2, r3
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	621a      	str	r2, [r3, #32]
}
 8003fbe:	bf00      	nop
 8003fc0:	371c      	adds	r7, #28
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
	...

08003fcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d101      	bne.n	8003fe4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	e05a      	b.n	800409a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2202      	movs	r2, #2
 8003ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800400a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	68fa      	ldr	r2, [r7, #12]
 8004012:	4313      	orrs	r3, r2
 8004014:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a21      	ldr	r2, [pc, #132]	; (80040a8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d022      	beq.n	800406e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004030:	d01d      	beq.n	800406e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a1d      	ldr	r2, [pc, #116]	; (80040ac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d018      	beq.n	800406e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a1b      	ldr	r2, [pc, #108]	; (80040b0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d013      	beq.n	800406e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a1a      	ldr	r2, [pc, #104]	; (80040b4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d00e      	beq.n	800406e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a18      	ldr	r2, [pc, #96]	; (80040b8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d009      	beq.n	800406e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a17      	ldr	r2, [pc, #92]	; (80040bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d004      	beq.n	800406e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a15      	ldr	r2, [pc, #84]	; (80040c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d10c      	bne.n	8004088 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004074:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	68ba      	ldr	r2, [r7, #8]
 800407c:	4313      	orrs	r3, r2
 800407e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68ba      	ldr	r2, [r7, #8]
 8004086:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3714      	adds	r7, #20
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	40010000 	.word	0x40010000
 80040ac:	40000400 	.word	0x40000400
 80040b0:	40000800 	.word	0x40000800
 80040b4:	40000c00 	.word	0x40000c00
 80040b8:	40010400 	.word	0x40010400
 80040bc:	40014000 	.word	0x40014000
 80040c0:	40001800 	.word	0x40001800

080040c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80040ce:	2300      	movs	r3, #0
 80040d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d101      	bne.n	80040e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80040dc:	2302      	movs	r3, #2
 80040de:	e03d      	b.n	800415c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	4313      	orrs	r3, r2
 8004102:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	4313      	orrs	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4313      	orrs	r3, r2
 800411e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	4313      	orrs	r3, r2
 800412c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	4313      	orrs	r3, r2
 800413a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	4313      	orrs	r3, r2
 8004148:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	3714      	adds	r7, #20
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e03f      	b.n	8004222 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d106      	bne.n	80041bc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f7fd fc9e 	bl	8001af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2224      	movs	r2, #36	; 0x24
 80041c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68da      	ldr	r2, [r3, #12]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041d2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f000 fcdf 	bl	8004b98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	691a      	ldr	r2, [r3, #16]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80041e8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	695a      	ldr	r2, [r3, #20]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80041f8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68da      	ldr	r2, [r3, #12]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004208:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2220      	movs	r2, #32
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2220      	movs	r2, #32
 800421c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3708      	adds	r7, #8
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}

0800422a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b084      	sub	sp, #16
 800422e:	af00      	add	r7, sp, #0
 8004230:	60f8      	str	r0, [r7, #12]
 8004232:	60b9      	str	r1, [r7, #8]
 8004234:	4613      	mov	r3, r2
 8004236:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800423e:	b2db      	uxtb	r3, r3
 8004240:	2b20      	cmp	r3, #32
 8004242:	d11d      	bne.n	8004280 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d002      	beq.n	8004250 <HAL_UART_Receive_IT+0x26>
 800424a:	88fb      	ldrh	r3, [r7, #6]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d101      	bne.n	8004254 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e016      	b.n	8004282 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800425a:	2b01      	cmp	r3, #1
 800425c:	d101      	bne.n	8004262 <HAL_UART_Receive_IT+0x38>
 800425e:	2302      	movs	r3, #2
 8004260:	e00f      	b.n	8004282 <HAL_UART_Receive_IT+0x58>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2200      	movs	r2, #0
 800426e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004270:	88fb      	ldrh	r3, [r7, #6]
 8004272:	461a      	mov	r2, r3
 8004274:	68b9      	ldr	r1, [r7, #8]
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f000 fab6 	bl	80047e8 <UART_Start_Receive_IT>
 800427c:	4603      	mov	r3, r0
 800427e:	e000      	b.n	8004282 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004280:	2302      	movs	r3, #2
  }
}
 8004282:	4618      	mov	r0, r3
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
	...

0800428c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b0ba      	sub	sp, #232	; 0xe8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80042b2:	2300      	movs	r3, #0
 80042b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80042be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042c2:	f003 030f 	and.w	r3, r3, #15
 80042c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80042ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d10f      	bne.n	80042f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042d6:	f003 0320 	and.w	r3, r3, #32
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d009      	beq.n	80042f2 <HAL_UART_IRQHandler+0x66>
 80042de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042e2:	f003 0320 	and.w	r3, r3, #32
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d003      	beq.n	80042f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 fb99 	bl	8004a22 <UART_Receive_IT>
      return;
 80042f0:	e256      	b.n	80047a0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80042f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	f000 80de 	beq.w	80044b8 <HAL_UART_IRQHandler+0x22c>
 80042fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004300:	f003 0301 	and.w	r3, r3, #1
 8004304:	2b00      	cmp	r3, #0
 8004306:	d106      	bne.n	8004316 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800430c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 80d1 	beq.w	80044b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00b      	beq.n	800433a <HAL_UART_IRQHandler+0xae>
 8004322:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800432a:	2b00      	cmp	r3, #0
 800432c:	d005      	beq.n	800433a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	f043 0201 	orr.w	r2, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800433a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800433e:	f003 0304 	and.w	r3, r3, #4
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00b      	beq.n	800435e <HAL_UART_IRQHandler+0xd2>
 8004346:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	2b00      	cmp	r3, #0
 8004350:	d005      	beq.n	800435e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004356:	f043 0202 	orr.w	r2, r3, #2
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800435e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00b      	beq.n	8004382 <HAL_UART_IRQHandler+0xf6>
 800436a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	d005      	beq.n	8004382 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	f043 0204 	orr.w	r2, r3, #4
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004386:	f003 0308 	and.w	r3, r3, #8
 800438a:	2b00      	cmp	r3, #0
 800438c:	d011      	beq.n	80043b2 <HAL_UART_IRQHandler+0x126>
 800438e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004392:	f003 0320 	and.w	r3, r3, #32
 8004396:	2b00      	cmp	r3, #0
 8004398:	d105      	bne.n	80043a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800439a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800439e:	f003 0301 	and.w	r3, r3, #1
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d005      	beq.n	80043b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043aa:	f043 0208 	orr.w	r2, r3, #8
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f000 81ed 	beq.w	8004796 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043c0:	f003 0320 	and.w	r3, r3, #32
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d008      	beq.n	80043da <HAL_UART_IRQHandler+0x14e>
 80043c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043cc:	f003 0320 	and.w	r3, r3, #32
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d002      	beq.n	80043da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 fb24 	bl	8004a22 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e4:	2b40      	cmp	r3, #64	; 0x40
 80043e6:	bf0c      	ite	eq
 80043e8:	2301      	moveq	r3, #1
 80043ea:	2300      	movne	r3, #0
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f6:	f003 0308 	and.w	r3, r3, #8
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d103      	bne.n	8004406 <HAL_UART_IRQHandler+0x17a>
 80043fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004402:	2b00      	cmp	r3, #0
 8004404:	d04f      	beq.n	80044a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 fa2c 	bl	8004864 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004416:	2b40      	cmp	r3, #64	; 0x40
 8004418:	d141      	bne.n	800449e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	3314      	adds	r3, #20
 8004420:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004424:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004428:	e853 3f00 	ldrex	r3, [r3]
 800442c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004430:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004434:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004438:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	3314      	adds	r3, #20
 8004442:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004446:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800444a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800444e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004452:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004456:	e841 2300 	strex	r3, r2, [r1]
 800445a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800445e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1d9      	bne.n	800441a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446a:	2b00      	cmp	r3, #0
 800446c:	d013      	beq.n	8004496 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004472:	4a7d      	ldr	r2, [pc, #500]	; (8004668 <HAL_UART_IRQHandler+0x3dc>)
 8004474:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447a:	4618      	mov	r0, r3
 800447c:	f7fd ff99 	bl	80023b2 <HAL_DMA_Abort_IT>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d016      	beq.n	80044b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800448a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004490:	4610      	mov	r0, r2
 8004492:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004494:	e00e      	b.n	80044b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f990 	bl	80047bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800449c:	e00a      	b.n	80044b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 f98c 	bl	80047bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044a4:	e006      	b.n	80044b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 f988 	bl	80047bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80044b2:	e170      	b.n	8004796 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044b4:	bf00      	nop
    return;
 80044b6:	e16e      	b.n	8004796 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044bc:	2b01      	cmp	r3, #1
 80044be:	f040 814a 	bne.w	8004756 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80044c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044c6:	f003 0310 	and.w	r3, r3, #16
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f000 8143 	beq.w	8004756 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80044d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044d4:	f003 0310 	and.w	r3, r3, #16
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f000 813c 	beq.w	8004756 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044de:	2300      	movs	r3, #0
 80044e0:	60bb      	str	r3, [r7, #8]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	60bb      	str	r3, [r7, #8]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	60bb      	str	r3, [r7, #8]
 80044f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044fe:	2b40      	cmp	r3, #64	; 0x40
 8004500:	f040 80b4 	bne.w	800466c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004510:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004514:	2b00      	cmp	r3, #0
 8004516:	f000 8140 	beq.w	800479a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800451e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004522:	429a      	cmp	r2, r3
 8004524:	f080 8139 	bcs.w	800479a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800452e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800453a:	f000 8088 	beq.w	800464e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	330c      	adds	r3, #12
 8004544:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004548:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800454c:	e853 3f00 	ldrex	r3, [r3]
 8004550:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004554:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004558:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800455c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	330c      	adds	r3, #12
 8004566:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800456a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800456e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004572:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004576:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800457a:	e841 2300 	strex	r3, r2, [r1]
 800457e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004582:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1d9      	bne.n	800453e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	3314      	adds	r3, #20
 8004590:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004592:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004594:	e853 3f00 	ldrex	r3, [r3]
 8004598:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800459a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800459c:	f023 0301 	bic.w	r3, r3, #1
 80045a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	3314      	adds	r3, #20
 80045aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80045ae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80045b2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80045b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80045ba:	e841 2300 	strex	r3, r2, [r1]
 80045be:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80045c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1e1      	bne.n	800458a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	3314      	adds	r3, #20
 80045cc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80045d0:	e853 3f00 	ldrex	r3, [r3]
 80045d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80045d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	3314      	adds	r3, #20
 80045e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80045ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80045ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80045f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80045f2:	e841 2300 	strex	r3, r2, [r1]
 80045f6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80045f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1e3      	bne.n	80045c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2220      	movs	r2, #32
 8004602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	330c      	adds	r3, #12
 8004612:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004614:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004616:	e853 3f00 	ldrex	r3, [r3]
 800461a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800461c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800461e:	f023 0310 	bic.w	r3, r3, #16
 8004622:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	330c      	adds	r3, #12
 800462c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004630:	65ba      	str	r2, [r7, #88]	; 0x58
 8004632:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004634:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004636:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004638:	e841 2300 	strex	r3, r2, [r1]
 800463c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800463e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004640:	2b00      	cmp	r3, #0
 8004642:	d1e3      	bne.n	800460c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004648:	4618      	mov	r0, r3
 800464a:	f7fd fe42 	bl	80022d2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004656:	b29b      	uxth	r3, r3
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	b29b      	uxth	r3, r3
 800465c:	4619      	mov	r1, r3
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 f8b6 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004664:	e099      	b.n	800479a <HAL_UART_IRQHandler+0x50e>
 8004666:	bf00      	nop
 8004668:	0800492b 	.word	0x0800492b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004674:	b29b      	uxth	r3, r3
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004680:	b29b      	uxth	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	f000 808b 	beq.w	800479e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004688:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800468c:	2b00      	cmp	r3, #0
 800468e:	f000 8086 	beq.w	800479e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	330c      	adds	r3, #12
 8004698:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800469a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800469c:	e853 3f00 	ldrex	r3, [r3]
 80046a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80046a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80046a8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	330c      	adds	r3, #12
 80046b2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80046b6:	647a      	str	r2, [r7, #68]	; 0x44
 80046b8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80046bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80046be:	e841 2300 	strex	r3, r2, [r1]
 80046c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80046c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1e3      	bne.n	8004692 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	3314      	adds	r3, #20
 80046d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d4:	e853 3f00 	ldrex	r3, [r3]
 80046d8:	623b      	str	r3, [r7, #32]
   return(result);
 80046da:	6a3b      	ldr	r3, [r7, #32]
 80046dc:	f023 0301 	bic.w	r3, r3, #1
 80046e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	3314      	adds	r3, #20
 80046ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80046ee:	633a      	str	r2, [r7, #48]	; 0x30
 80046f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046f6:	e841 2300 	strex	r3, r2, [r1]
 80046fa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80046fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1e3      	bne.n	80046ca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2220      	movs	r2, #32
 8004706:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	330c      	adds	r3, #12
 8004716:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	e853 3f00 	ldrex	r3, [r3]
 800471e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f023 0310 	bic.w	r3, r3, #16
 8004726:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	330c      	adds	r3, #12
 8004730:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004734:	61fa      	str	r2, [r7, #28]
 8004736:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004738:	69b9      	ldr	r1, [r7, #24]
 800473a:	69fa      	ldr	r2, [r7, #28]
 800473c:	e841 2300 	strex	r3, r2, [r1]
 8004740:	617b      	str	r3, [r7, #20]
   return(result);
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d1e3      	bne.n	8004710 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004748:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800474c:	4619      	mov	r1, r3
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f000 f83e 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004754:	e023      	b.n	800479e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800475a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800475e:	2b00      	cmp	r3, #0
 8004760:	d009      	beq.n	8004776 <HAL_UART_IRQHandler+0x4ea>
 8004762:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f000 f8ef 	bl	8004952 <UART_Transmit_IT>
    return;
 8004774:	e014      	b.n	80047a0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800477a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00e      	beq.n	80047a0 <HAL_UART_IRQHandler+0x514>
 8004782:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800478a:	2b00      	cmp	r3, #0
 800478c:	d008      	beq.n	80047a0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f000 f92f 	bl	80049f2 <UART_EndTransmit_IT>
    return;
 8004794:	e004      	b.n	80047a0 <HAL_UART_IRQHandler+0x514>
    return;
 8004796:	bf00      	nop
 8004798:	e002      	b.n	80047a0 <HAL_UART_IRQHandler+0x514>
      return;
 800479a:	bf00      	nop
 800479c:	e000      	b.n	80047a0 <HAL_UART_IRQHandler+0x514>
      return;
 800479e:	bf00      	nop
  }
}
 80047a0:	37e8      	adds	r7, #232	; 0xe8
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop

080047a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	460b      	mov	r3, r1
 80047da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	4613      	mov	r3, r2
 80047f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	88fa      	ldrh	r2, [r7, #6]
 8004800:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	88fa      	ldrh	r2, [r7, #6]
 8004806:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2222      	movs	r2, #34	; 0x22
 8004812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d007      	beq.n	8004836 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68da      	ldr	r2, [r3, #12]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004834:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	695a      	ldr	r2, [r3, #20]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f042 0201 	orr.w	r2, r2, #1
 8004844:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68da      	ldr	r2, [r3, #12]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 0220 	orr.w	r2, r2, #32
 8004854:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004864:	b480      	push	{r7}
 8004866:	b095      	sub	sp, #84	; 0x54
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	330c      	adds	r3, #12
 8004872:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004876:	e853 3f00 	ldrex	r3, [r3]
 800487a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800487c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800487e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004882:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	330c      	adds	r3, #12
 800488a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800488c:	643a      	str	r2, [r7, #64]	; 0x40
 800488e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004890:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004892:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004894:	e841 2300 	strex	r3, r2, [r1]
 8004898:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800489a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1e5      	bne.n	800486c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	3314      	adds	r3, #20
 80048a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a8:	6a3b      	ldr	r3, [r7, #32]
 80048aa:	e853 3f00 	ldrex	r3, [r3]
 80048ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	f023 0301 	bic.w	r3, r3, #1
 80048b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	3314      	adds	r3, #20
 80048be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048c8:	e841 2300 	strex	r3, r2, [r1]
 80048cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80048ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1e5      	bne.n	80048a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d119      	bne.n	8004910 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	330c      	adds	r3, #12
 80048e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	e853 3f00 	ldrex	r3, [r3]
 80048ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	f023 0310 	bic.w	r3, r3, #16
 80048f2:	647b      	str	r3, [r7, #68]	; 0x44
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	330c      	adds	r3, #12
 80048fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80048fc:	61ba      	str	r2, [r7, #24]
 80048fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004900:	6979      	ldr	r1, [r7, #20]
 8004902:	69ba      	ldr	r2, [r7, #24]
 8004904:	e841 2300 	strex	r3, r2, [r1]
 8004908:	613b      	str	r3, [r7, #16]
   return(result);
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1e5      	bne.n	80048dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2220      	movs	r2, #32
 8004914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800491e:	bf00      	nop
 8004920:	3754      	adds	r7, #84	; 0x54
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr

0800492a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800492a:	b580      	push	{r7, lr}
 800492c:	b084      	sub	sp, #16
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004936:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2200      	movs	r2, #0
 8004942:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f7ff ff39 	bl	80047bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800494a:	bf00      	nop
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004952:	b480      	push	{r7}
 8004954:	b085      	sub	sp, #20
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b21      	cmp	r3, #33	; 0x21
 8004964:	d13e      	bne.n	80049e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800496e:	d114      	bne.n	800499a <UART_Transmit_IT+0x48>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	691b      	ldr	r3, [r3, #16]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d110      	bne.n	800499a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	881b      	ldrh	r3, [r3, #0]
 8004982:	461a      	mov	r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800498c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	1c9a      	adds	r2, r3, #2
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	621a      	str	r2, [r3, #32]
 8004998:	e008      	b.n	80049ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a1b      	ldr	r3, [r3, #32]
 800499e:	1c59      	adds	r1, r3, #1
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	6211      	str	r1, [r2, #32]
 80049a4:	781a      	ldrb	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	3b01      	subs	r3, #1
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	4619      	mov	r1, r3
 80049ba:	84d1      	strh	r1, [r2, #38]	; 0x26
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d10f      	bne.n	80049e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68da      	ldr	r2, [r3, #12]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68da      	ldr	r2, [r3, #12]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80049e0:	2300      	movs	r3, #0
 80049e2:	e000      	b.n	80049e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80049e4:	2302      	movs	r3, #2
  }
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3714      	adds	r7, #20
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr

080049f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80049f2:	b580      	push	{r7, lr}
 80049f4:	b082      	sub	sp, #8
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68da      	ldr	r2, [r3, #12]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a08:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2220      	movs	r2, #32
 8004a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f7ff fec8 	bl	80047a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3708      	adds	r7, #8
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b08c      	sub	sp, #48	; 0x30
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2b22      	cmp	r3, #34	; 0x22
 8004a34:	f040 80ab 	bne.w	8004b8e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a40:	d117      	bne.n	8004a72 <UART_Receive_IT+0x50>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d113      	bne.n	8004a72 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a52:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a64:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a6a:	1c9a      	adds	r2, r3, #2
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	629a      	str	r2, [r3, #40]	; 0x28
 8004a70:	e026      	b.n	8004ac0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a76:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a84:	d007      	beq.n	8004a96 <UART_Receive_IT+0x74>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10a      	bne.n	8004aa4 <UART_Receive_IT+0x82>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d106      	bne.n	8004aa4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	b2da      	uxtb	r2, r3
 8004a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aa0:	701a      	strb	r2, [r3, #0]
 8004aa2:	e008      	b.n	8004ab6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ab0:	b2da      	uxtb	r2, r3
 8004ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ab4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aba:	1c5a      	adds	r2, r3, #1
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	4619      	mov	r1, r3
 8004ace:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d15a      	bne.n	8004b8a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68da      	ldr	r2, [r3, #12]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 0220 	bic.w	r2, r2, #32
 8004ae2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	68da      	ldr	r2, [r3, #12]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004af2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	695a      	ldr	r2, [r3, #20]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f022 0201 	bic.w	r2, r2, #1
 8004b02:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2220      	movs	r2, #32
 8004b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d135      	bne.n	8004b80 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	330c      	adds	r3, #12
 8004b20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	e853 3f00 	ldrex	r3, [r3]
 8004b28:	613b      	str	r3, [r7, #16]
   return(result);
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f023 0310 	bic.w	r3, r3, #16
 8004b30:	627b      	str	r3, [r7, #36]	; 0x24
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	330c      	adds	r3, #12
 8004b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b3a:	623a      	str	r2, [r7, #32]
 8004b3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3e:	69f9      	ldr	r1, [r7, #28]
 8004b40:	6a3a      	ldr	r2, [r7, #32]
 8004b42:	e841 2300 	strex	r3, r2, [r1]
 8004b46:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d1e5      	bne.n	8004b1a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0310 	and.w	r3, r3, #16
 8004b58:	2b10      	cmp	r3, #16
 8004b5a:	d10a      	bne.n	8004b72 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	60fb      	str	r3, [r7, #12]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004b76:	4619      	mov	r1, r3
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f7ff fe29 	bl	80047d0 <HAL_UARTEx_RxEventCallback>
 8004b7e:	e002      	b.n	8004b86 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f7fb ff07 	bl	8000994 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004b86:	2300      	movs	r3, #0
 8004b88:	e002      	b.n	8004b90 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	e000      	b.n	8004b90 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004b8e:	2302      	movs	r3, #2
  }
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3730      	adds	r7, #48	; 0x30
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b9c:	b0c0      	sub	sp, #256	; 0x100
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bb4:	68d9      	ldr	r1, [r3, #12]
 8004bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	ea40 0301 	orr.w	r3, r0, r1
 8004bc0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bd4:	695b      	ldr	r3, [r3, #20]
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004bf0:	f021 010c 	bic.w	r1, r1, #12
 8004bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004bfe:	430b      	orrs	r3, r1
 8004c00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c12:	6999      	ldr	r1, [r3, #24]
 8004c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	ea40 0301 	orr.w	r3, r0, r1
 8004c1e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	4b8f      	ldr	r3, [pc, #572]	; (8004e64 <UART_SetConfig+0x2cc>)
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d005      	beq.n	8004c38 <UART_SetConfig+0xa0>
 8004c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	4b8d      	ldr	r3, [pc, #564]	; (8004e68 <UART_SetConfig+0x2d0>)
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d104      	bne.n	8004c42 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c38:	f7fe f9d8 	bl	8002fec <HAL_RCC_GetPCLK2Freq>
 8004c3c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004c40:	e003      	b.n	8004c4a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c42:	f7fe f9bf 	bl	8002fc4 <HAL_RCC_GetPCLK1Freq>
 8004c46:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c4e:	69db      	ldr	r3, [r3, #28]
 8004c50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c54:	f040 810c 	bne.w	8004e70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004c62:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004c66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004c6a:	4622      	mov	r2, r4
 8004c6c:	462b      	mov	r3, r5
 8004c6e:	1891      	adds	r1, r2, r2
 8004c70:	65b9      	str	r1, [r7, #88]	; 0x58
 8004c72:	415b      	adcs	r3, r3
 8004c74:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004c7a:	4621      	mov	r1, r4
 8004c7c:	eb12 0801 	adds.w	r8, r2, r1
 8004c80:	4629      	mov	r1, r5
 8004c82:	eb43 0901 	adc.w	r9, r3, r1
 8004c86:	f04f 0200 	mov.w	r2, #0
 8004c8a:	f04f 0300 	mov.w	r3, #0
 8004c8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c9a:	4690      	mov	r8, r2
 8004c9c:	4699      	mov	r9, r3
 8004c9e:	4623      	mov	r3, r4
 8004ca0:	eb18 0303 	adds.w	r3, r8, r3
 8004ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004ca8:	462b      	mov	r3, r5
 8004caa:	eb49 0303 	adc.w	r3, r9, r3
 8004cae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004cbe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004cc2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004cc6:	460b      	mov	r3, r1
 8004cc8:	18db      	adds	r3, r3, r3
 8004cca:	653b      	str	r3, [r7, #80]	; 0x50
 8004ccc:	4613      	mov	r3, r2
 8004cce:	eb42 0303 	adc.w	r3, r2, r3
 8004cd2:	657b      	str	r3, [r7, #84]	; 0x54
 8004cd4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004cd8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004cdc:	f7fb fad0 	bl	8000280 <__aeabi_uldivmod>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	4b61      	ldr	r3, [pc, #388]	; (8004e6c <UART_SetConfig+0x2d4>)
 8004ce6:	fba3 2302 	umull	r2, r3, r3, r2
 8004cea:	095b      	lsrs	r3, r3, #5
 8004cec:	011c      	lsls	r4, r3, #4
 8004cee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004cf8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004cfc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004d00:	4642      	mov	r2, r8
 8004d02:	464b      	mov	r3, r9
 8004d04:	1891      	adds	r1, r2, r2
 8004d06:	64b9      	str	r1, [r7, #72]	; 0x48
 8004d08:	415b      	adcs	r3, r3
 8004d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004d10:	4641      	mov	r1, r8
 8004d12:	eb12 0a01 	adds.w	sl, r2, r1
 8004d16:	4649      	mov	r1, r9
 8004d18:	eb43 0b01 	adc.w	fp, r3, r1
 8004d1c:	f04f 0200 	mov.w	r2, #0
 8004d20:	f04f 0300 	mov.w	r3, #0
 8004d24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d30:	4692      	mov	sl, r2
 8004d32:	469b      	mov	fp, r3
 8004d34:	4643      	mov	r3, r8
 8004d36:	eb1a 0303 	adds.w	r3, sl, r3
 8004d3a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d3e:	464b      	mov	r3, r9
 8004d40:	eb4b 0303 	adc.w	r3, fp, r3
 8004d44:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004d54:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004d58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	18db      	adds	r3, r3, r3
 8004d60:	643b      	str	r3, [r7, #64]	; 0x40
 8004d62:	4613      	mov	r3, r2
 8004d64:	eb42 0303 	adc.w	r3, r2, r3
 8004d68:	647b      	str	r3, [r7, #68]	; 0x44
 8004d6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004d6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004d72:	f7fb fa85 	bl	8000280 <__aeabi_uldivmod>
 8004d76:	4602      	mov	r2, r0
 8004d78:	460b      	mov	r3, r1
 8004d7a:	4611      	mov	r1, r2
 8004d7c:	4b3b      	ldr	r3, [pc, #236]	; (8004e6c <UART_SetConfig+0x2d4>)
 8004d7e:	fba3 2301 	umull	r2, r3, r3, r1
 8004d82:	095b      	lsrs	r3, r3, #5
 8004d84:	2264      	movs	r2, #100	; 0x64
 8004d86:	fb02 f303 	mul.w	r3, r2, r3
 8004d8a:	1acb      	subs	r3, r1, r3
 8004d8c:	00db      	lsls	r3, r3, #3
 8004d8e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004d92:	4b36      	ldr	r3, [pc, #216]	; (8004e6c <UART_SetConfig+0x2d4>)
 8004d94:	fba3 2302 	umull	r2, r3, r3, r2
 8004d98:	095b      	lsrs	r3, r3, #5
 8004d9a:	005b      	lsls	r3, r3, #1
 8004d9c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004da0:	441c      	add	r4, r3
 8004da2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004da6:	2200      	movs	r2, #0
 8004da8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004dac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004db0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004db4:	4642      	mov	r2, r8
 8004db6:	464b      	mov	r3, r9
 8004db8:	1891      	adds	r1, r2, r2
 8004dba:	63b9      	str	r1, [r7, #56]	; 0x38
 8004dbc:	415b      	adcs	r3, r3
 8004dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dc0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004dc4:	4641      	mov	r1, r8
 8004dc6:	1851      	adds	r1, r2, r1
 8004dc8:	6339      	str	r1, [r7, #48]	; 0x30
 8004dca:	4649      	mov	r1, r9
 8004dcc:	414b      	adcs	r3, r1
 8004dce:	637b      	str	r3, [r7, #52]	; 0x34
 8004dd0:	f04f 0200 	mov.w	r2, #0
 8004dd4:	f04f 0300 	mov.w	r3, #0
 8004dd8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004ddc:	4659      	mov	r1, fp
 8004dde:	00cb      	lsls	r3, r1, #3
 8004de0:	4651      	mov	r1, sl
 8004de2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004de6:	4651      	mov	r1, sl
 8004de8:	00ca      	lsls	r2, r1, #3
 8004dea:	4610      	mov	r0, r2
 8004dec:	4619      	mov	r1, r3
 8004dee:	4603      	mov	r3, r0
 8004df0:	4642      	mov	r2, r8
 8004df2:	189b      	adds	r3, r3, r2
 8004df4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004df8:	464b      	mov	r3, r9
 8004dfa:	460a      	mov	r2, r1
 8004dfc:	eb42 0303 	adc.w	r3, r2, r3
 8004e00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004e10:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004e14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004e18:	460b      	mov	r3, r1
 8004e1a:	18db      	adds	r3, r3, r3
 8004e1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e1e:	4613      	mov	r3, r2
 8004e20:	eb42 0303 	adc.w	r3, r2, r3
 8004e24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004e2e:	f7fb fa27 	bl	8000280 <__aeabi_uldivmod>
 8004e32:	4602      	mov	r2, r0
 8004e34:	460b      	mov	r3, r1
 8004e36:	4b0d      	ldr	r3, [pc, #52]	; (8004e6c <UART_SetConfig+0x2d4>)
 8004e38:	fba3 1302 	umull	r1, r3, r3, r2
 8004e3c:	095b      	lsrs	r3, r3, #5
 8004e3e:	2164      	movs	r1, #100	; 0x64
 8004e40:	fb01 f303 	mul.w	r3, r1, r3
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	00db      	lsls	r3, r3, #3
 8004e48:	3332      	adds	r3, #50	; 0x32
 8004e4a:	4a08      	ldr	r2, [pc, #32]	; (8004e6c <UART_SetConfig+0x2d4>)
 8004e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e50:	095b      	lsrs	r3, r3, #5
 8004e52:	f003 0207 	and.w	r2, r3, #7
 8004e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4422      	add	r2, r4
 8004e5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e60:	e106      	b.n	8005070 <UART_SetConfig+0x4d8>
 8004e62:	bf00      	nop
 8004e64:	40011000 	.word	0x40011000
 8004e68:	40011400 	.word	0x40011400
 8004e6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e74:	2200      	movs	r2, #0
 8004e76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004e7a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004e7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004e82:	4642      	mov	r2, r8
 8004e84:	464b      	mov	r3, r9
 8004e86:	1891      	adds	r1, r2, r2
 8004e88:	6239      	str	r1, [r7, #32]
 8004e8a:	415b      	adcs	r3, r3
 8004e8c:	627b      	str	r3, [r7, #36]	; 0x24
 8004e8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e92:	4641      	mov	r1, r8
 8004e94:	1854      	adds	r4, r2, r1
 8004e96:	4649      	mov	r1, r9
 8004e98:	eb43 0501 	adc.w	r5, r3, r1
 8004e9c:	f04f 0200 	mov.w	r2, #0
 8004ea0:	f04f 0300 	mov.w	r3, #0
 8004ea4:	00eb      	lsls	r3, r5, #3
 8004ea6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004eaa:	00e2      	lsls	r2, r4, #3
 8004eac:	4614      	mov	r4, r2
 8004eae:	461d      	mov	r5, r3
 8004eb0:	4643      	mov	r3, r8
 8004eb2:	18e3      	adds	r3, r4, r3
 8004eb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004eb8:	464b      	mov	r3, r9
 8004eba:	eb45 0303 	adc.w	r3, r5, r3
 8004ebe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004ece:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004ed2:	f04f 0200 	mov.w	r2, #0
 8004ed6:	f04f 0300 	mov.w	r3, #0
 8004eda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004ede:	4629      	mov	r1, r5
 8004ee0:	008b      	lsls	r3, r1, #2
 8004ee2:	4621      	mov	r1, r4
 8004ee4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ee8:	4621      	mov	r1, r4
 8004eea:	008a      	lsls	r2, r1, #2
 8004eec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004ef0:	f7fb f9c6 	bl	8000280 <__aeabi_uldivmod>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	4b60      	ldr	r3, [pc, #384]	; (800507c <UART_SetConfig+0x4e4>)
 8004efa:	fba3 2302 	umull	r2, r3, r3, r2
 8004efe:	095b      	lsrs	r3, r3, #5
 8004f00:	011c      	lsls	r4, r3, #4
 8004f02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f06:	2200      	movs	r2, #0
 8004f08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004f0c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004f10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004f14:	4642      	mov	r2, r8
 8004f16:	464b      	mov	r3, r9
 8004f18:	1891      	adds	r1, r2, r2
 8004f1a:	61b9      	str	r1, [r7, #24]
 8004f1c:	415b      	adcs	r3, r3
 8004f1e:	61fb      	str	r3, [r7, #28]
 8004f20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f24:	4641      	mov	r1, r8
 8004f26:	1851      	adds	r1, r2, r1
 8004f28:	6139      	str	r1, [r7, #16]
 8004f2a:	4649      	mov	r1, r9
 8004f2c:	414b      	adcs	r3, r1
 8004f2e:	617b      	str	r3, [r7, #20]
 8004f30:	f04f 0200 	mov.w	r2, #0
 8004f34:	f04f 0300 	mov.w	r3, #0
 8004f38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f3c:	4659      	mov	r1, fp
 8004f3e:	00cb      	lsls	r3, r1, #3
 8004f40:	4651      	mov	r1, sl
 8004f42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f46:	4651      	mov	r1, sl
 8004f48:	00ca      	lsls	r2, r1, #3
 8004f4a:	4610      	mov	r0, r2
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	4603      	mov	r3, r0
 8004f50:	4642      	mov	r2, r8
 8004f52:	189b      	adds	r3, r3, r2
 8004f54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004f58:	464b      	mov	r3, r9
 8004f5a:	460a      	mov	r2, r1
 8004f5c:	eb42 0303 	adc.w	r3, r2, r3
 8004f60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	67bb      	str	r3, [r7, #120]	; 0x78
 8004f6e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004f70:	f04f 0200 	mov.w	r2, #0
 8004f74:	f04f 0300 	mov.w	r3, #0
 8004f78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004f7c:	4649      	mov	r1, r9
 8004f7e:	008b      	lsls	r3, r1, #2
 8004f80:	4641      	mov	r1, r8
 8004f82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f86:	4641      	mov	r1, r8
 8004f88:	008a      	lsls	r2, r1, #2
 8004f8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004f8e:	f7fb f977 	bl	8000280 <__aeabi_uldivmod>
 8004f92:	4602      	mov	r2, r0
 8004f94:	460b      	mov	r3, r1
 8004f96:	4611      	mov	r1, r2
 8004f98:	4b38      	ldr	r3, [pc, #224]	; (800507c <UART_SetConfig+0x4e4>)
 8004f9a:	fba3 2301 	umull	r2, r3, r3, r1
 8004f9e:	095b      	lsrs	r3, r3, #5
 8004fa0:	2264      	movs	r2, #100	; 0x64
 8004fa2:	fb02 f303 	mul.w	r3, r2, r3
 8004fa6:	1acb      	subs	r3, r1, r3
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	3332      	adds	r3, #50	; 0x32
 8004fac:	4a33      	ldr	r2, [pc, #204]	; (800507c <UART_SetConfig+0x4e4>)
 8004fae:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb2:	095b      	lsrs	r3, r3, #5
 8004fb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fb8:	441c      	add	r4, r3
 8004fba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	673b      	str	r3, [r7, #112]	; 0x70
 8004fc2:	677a      	str	r2, [r7, #116]	; 0x74
 8004fc4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004fc8:	4642      	mov	r2, r8
 8004fca:	464b      	mov	r3, r9
 8004fcc:	1891      	adds	r1, r2, r2
 8004fce:	60b9      	str	r1, [r7, #8]
 8004fd0:	415b      	adcs	r3, r3
 8004fd2:	60fb      	str	r3, [r7, #12]
 8004fd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fd8:	4641      	mov	r1, r8
 8004fda:	1851      	adds	r1, r2, r1
 8004fdc:	6039      	str	r1, [r7, #0]
 8004fde:	4649      	mov	r1, r9
 8004fe0:	414b      	adcs	r3, r1
 8004fe2:	607b      	str	r3, [r7, #4]
 8004fe4:	f04f 0200 	mov.w	r2, #0
 8004fe8:	f04f 0300 	mov.w	r3, #0
 8004fec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004ff0:	4659      	mov	r1, fp
 8004ff2:	00cb      	lsls	r3, r1, #3
 8004ff4:	4651      	mov	r1, sl
 8004ff6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ffa:	4651      	mov	r1, sl
 8004ffc:	00ca      	lsls	r2, r1, #3
 8004ffe:	4610      	mov	r0, r2
 8005000:	4619      	mov	r1, r3
 8005002:	4603      	mov	r3, r0
 8005004:	4642      	mov	r2, r8
 8005006:	189b      	adds	r3, r3, r2
 8005008:	66bb      	str	r3, [r7, #104]	; 0x68
 800500a:	464b      	mov	r3, r9
 800500c:	460a      	mov	r2, r1
 800500e:	eb42 0303 	adc.w	r3, r2, r3
 8005012:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	663b      	str	r3, [r7, #96]	; 0x60
 800501e:	667a      	str	r2, [r7, #100]	; 0x64
 8005020:	f04f 0200 	mov.w	r2, #0
 8005024:	f04f 0300 	mov.w	r3, #0
 8005028:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800502c:	4649      	mov	r1, r9
 800502e:	008b      	lsls	r3, r1, #2
 8005030:	4641      	mov	r1, r8
 8005032:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005036:	4641      	mov	r1, r8
 8005038:	008a      	lsls	r2, r1, #2
 800503a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800503e:	f7fb f91f 	bl	8000280 <__aeabi_uldivmod>
 8005042:	4602      	mov	r2, r0
 8005044:	460b      	mov	r3, r1
 8005046:	4b0d      	ldr	r3, [pc, #52]	; (800507c <UART_SetConfig+0x4e4>)
 8005048:	fba3 1302 	umull	r1, r3, r3, r2
 800504c:	095b      	lsrs	r3, r3, #5
 800504e:	2164      	movs	r1, #100	; 0x64
 8005050:	fb01 f303 	mul.w	r3, r1, r3
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	011b      	lsls	r3, r3, #4
 8005058:	3332      	adds	r3, #50	; 0x32
 800505a:	4a08      	ldr	r2, [pc, #32]	; (800507c <UART_SetConfig+0x4e4>)
 800505c:	fba2 2303 	umull	r2, r3, r2, r3
 8005060:	095b      	lsrs	r3, r3, #5
 8005062:	f003 020f 	and.w	r2, r3, #15
 8005066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4422      	add	r2, r4
 800506e:	609a      	str	r2, [r3, #8]
}
 8005070:	bf00      	nop
 8005072:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005076:	46bd      	mov	sp, r7
 8005078:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800507c:	51eb851f 	.word	0x51eb851f

08005080 <std>:
 8005080:	2300      	movs	r3, #0
 8005082:	b510      	push	{r4, lr}
 8005084:	4604      	mov	r4, r0
 8005086:	e9c0 3300 	strd	r3, r3, [r0]
 800508a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800508e:	6083      	str	r3, [r0, #8]
 8005090:	8181      	strh	r1, [r0, #12]
 8005092:	6643      	str	r3, [r0, #100]	; 0x64
 8005094:	81c2      	strh	r2, [r0, #14]
 8005096:	6183      	str	r3, [r0, #24]
 8005098:	4619      	mov	r1, r3
 800509a:	2208      	movs	r2, #8
 800509c:	305c      	adds	r0, #92	; 0x5c
 800509e:	f000 f922 	bl	80052e6 <memset>
 80050a2:	4b0d      	ldr	r3, [pc, #52]	; (80050d8 <std+0x58>)
 80050a4:	6263      	str	r3, [r4, #36]	; 0x24
 80050a6:	4b0d      	ldr	r3, [pc, #52]	; (80050dc <std+0x5c>)
 80050a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80050aa:	4b0d      	ldr	r3, [pc, #52]	; (80050e0 <std+0x60>)
 80050ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050ae:	4b0d      	ldr	r3, [pc, #52]	; (80050e4 <std+0x64>)
 80050b0:	6323      	str	r3, [r4, #48]	; 0x30
 80050b2:	4b0d      	ldr	r3, [pc, #52]	; (80050e8 <std+0x68>)
 80050b4:	6224      	str	r4, [r4, #32]
 80050b6:	429c      	cmp	r4, r3
 80050b8:	d006      	beq.n	80050c8 <std+0x48>
 80050ba:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80050be:	4294      	cmp	r4, r2
 80050c0:	d002      	beq.n	80050c8 <std+0x48>
 80050c2:	33d0      	adds	r3, #208	; 0xd0
 80050c4:	429c      	cmp	r4, r3
 80050c6:	d105      	bne.n	80050d4 <std+0x54>
 80050c8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80050cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050d0:	f000 b9de 	b.w	8005490 <__retarget_lock_init_recursive>
 80050d4:	bd10      	pop	{r4, pc}
 80050d6:	bf00      	nop
 80050d8:	0800525d 	.word	0x0800525d
 80050dc:	08005283 	.word	0x08005283
 80050e0:	080052bb 	.word	0x080052bb
 80050e4:	080052df 	.word	0x080052df
 80050e8:	20000098 	.word	0x20000098

080050ec <stdio_exit_handler>:
 80050ec:	4a02      	ldr	r2, [pc, #8]	; (80050f8 <stdio_exit_handler+0xc>)
 80050ee:	4903      	ldr	r1, [pc, #12]	; (80050fc <stdio_exit_handler+0x10>)
 80050f0:	4803      	ldr	r0, [pc, #12]	; (8005100 <stdio_exit_handler+0x14>)
 80050f2:	f000 b869 	b.w	80051c8 <_fwalk_sglue>
 80050f6:	bf00      	nop
 80050f8:	20000010 	.word	0x20000010
 80050fc:	08005e21 	.word	0x08005e21
 8005100:	2000001c 	.word	0x2000001c

08005104 <cleanup_stdio>:
 8005104:	6841      	ldr	r1, [r0, #4]
 8005106:	4b0c      	ldr	r3, [pc, #48]	; (8005138 <cleanup_stdio+0x34>)
 8005108:	4299      	cmp	r1, r3
 800510a:	b510      	push	{r4, lr}
 800510c:	4604      	mov	r4, r0
 800510e:	d001      	beq.n	8005114 <cleanup_stdio+0x10>
 8005110:	f000 fe86 	bl	8005e20 <_fflush_r>
 8005114:	68a1      	ldr	r1, [r4, #8]
 8005116:	4b09      	ldr	r3, [pc, #36]	; (800513c <cleanup_stdio+0x38>)
 8005118:	4299      	cmp	r1, r3
 800511a:	d002      	beq.n	8005122 <cleanup_stdio+0x1e>
 800511c:	4620      	mov	r0, r4
 800511e:	f000 fe7f 	bl	8005e20 <_fflush_r>
 8005122:	68e1      	ldr	r1, [r4, #12]
 8005124:	4b06      	ldr	r3, [pc, #24]	; (8005140 <cleanup_stdio+0x3c>)
 8005126:	4299      	cmp	r1, r3
 8005128:	d004      	beq.n	8005134 <cleanup_stdio+0x30>
 800512a:	4620      	mov	r0, r4
 800512c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005130:	f000 be76 	b.w	8005e20 <_fflush_r>
 8005134:	bd10      	pop	{r4, pc}
 8005136:	bf00      	nop
 8005138:	20000098 	.word	0x20000098
 800513c:	20000100 	.word	0x20000100
 8005140:	20000168 	.word	0x20000168

08005144 <global_stdio_init.part.0>:
 8005144:	b510      	push	{r4, lr}
 8005146:	4b0b      	ldr	r3, [pc, #44]	; (8005174 <global_stdio_init.part.0+0x30>)
 8005148:	4c0b      	ldr	r4, [pc, #44]	; (8005178 <global_stdio_init.part.0+0x34>)
 800514a:	4a0c      	ldr	r2, [pc, #48]	; (800517c <global_stdio_init.part.0+0x38>)
 800514c:	601a      	str	r2, [r3, #0]
 800514e:	4620      	mov	r0, r4
 8005150:	2200      	movs	r2, #0
 8005152:	2104      	movs	r1, #4
 8005154:	f7ff ff94 	bl	8005080 <std>
 8005158:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800515c:	2201      	movs	r2, #1
 800515e:	2109      	movs	r1, #9
 8005160:	f7ff ff8e 	bl	8005080 <std>
 8005164:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005168:	2202      	movs	r2, #2
 800516a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800516e:	2112      	movs	r1, #18
 8005170:	f7ff bf86 	b.w	8005080 <std>
 8005174:	200001d0 	.word	0x200001d0
 8005178:	20000098 	.word	0x20000098
 800517c:	080050ed 	.word	0x080050ed

08005180 <__sfp_lock_acquire>:
 8005180:	4801      	ldr	r0, [pc, #4]	; (8005188 <__sfp_lock_acquire+0x8>)
 8005182:	f000 b986 	b.w	8005492 <__retarget_lock_acquire_recursive>
 8005186:	bf00      	nop
 8005188:	200001d9 	.word	0x200001d9

0800518c <__sfp_lock_release>:
 800518c:	4801      	ldr	r0, [pc, #4]	; (8005194 <__sfp_lock_release+0x8>)
 800518e:	f000 b981 	b.w	8005494 <__retarget_lock_release_recursive>
 8005192:	bf00      	nop
 8005194:	200001d9 	.word	0x200001d9

08005198 <__sinit>:
 8005198:	b510      	push	{r4, lr}
 800519a:	4604      	mov	r4, r0
 800519c:	f7ff fff0 	bl	8005180 <__sfp_lock_acquire>
 80051a0:	6a23      	ldr	r3, [r4, #32]
 80051a2:	b11b      	cbz	r3, 80051ac <__sinit+0x14>
 80051a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051a8:	f7ff bff0 	b.w	800518c <__sfp_lock_release>
 80051ac:	4b04      	ldr	r3, [pc, #16]	; (80051c0 <__sinit+0x28>)
 80051ae:	6223      	str	r3, [r4, #32]
 80051b0:	4b04      	ldr	r3, [pc, #16]	; (80051c4 <__sinit+0x2c>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d1f5      	bne.n	80051a4 <__sinit+0xc>
 80051b8:	f7ff ffc4 	bl	8005144 <global_stdio_init.part.0>
 80051bc:	e7f2      	b.n	80051a4 <__sinit+0xc>
 80051be:	bf00      	nop
 80051c0:	08005105 	.word	0x08005105
 80051c4:	200001d0 	.word	0x200001d0

080051c8 <_fwalk_sglue>:
 80051c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051cc:	4607      	mov	r7, r0
 80051ce:	4688      	mov	r8, r1
 80051d0:	4614      	mov	r4, r2
 80051d2:	2600      	movs	r6, #0
 80051d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051d8:	f1b9 0901 	subs.w	r9, r9, #1
 80051dc:	d505      	bpl.n	80051ea <_fwalk_sglue+0x22>
 80051de:	6824      	ldr	r4, [r4, #0]
 80051e0:	2c00      	cmp	r4, #0
 80051e2:	d1f7      	bne.n	80051d4 <_fwalk_sglue+0xc>
 80051e4:	4630      	mov	r0, r6
 80051e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051ea:	89ab      	ldrh	r3, [r5, #12]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d907      	bls.n	8005200 <_fwalk_sglue+0x38>
 80051f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051f4:	3301      	adds	r3, #1
 80051f6:	d003      	beq.n	8005200 <_fwalk_sglue+0x38>
 80051f8:	4629      	mov	r1, r5
 80051fa:	4638      	mov	r0, r7
 80051fc:	47c0      	blx	r8
 80051fe:	4306      	orrs	r6, r0
 8005200:	3568      	adds	r5, #104	; 0x68
 8005202:	e7e9      	b.n	80051d8 <_fwalk_sglue+0x10>

08005204 <siscanf>:
 8005204:	b40e      	push	{r1, r2, r3}
 8005206:	b510      	push	{r4, lr}
 8005208:	b09f      	sub	sp, #124	; 0x7c
 800520a:	ac21      	add	r4, sp, #132	; 0x84
 800520c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005210:	f854 2b04 	ldr.w	r2, [r4], #4
 8005214:	9201      	str	r2, [sp, #4]
 8005216:	f8ad 101c 	strh.w	r1, [sp, #28]
 800521a:	9004      	str	r0, [sp, #16]
 800521c:	9008      	str	r0, [sp, #32]
 800521e:	f7fa ffd7 	bl	80001d0 <strlen>
 8005222:	4b0c      	ldr	r3, [pc, #48]	; (8005254 <siscanf+0x50>)
 8005224:	9005      	str	r0, [sp, #20]
 8005226:	9009      	str	r0, [sp, #36]	; 0x24
 8005228:	930d      	str	r3, [sp, #52]	; 0x34
 800522a:	480b      	ldr	r0, [pc, #44]	; (8005258 <siscanf+0x54>)
 800522c:	9a01      	ldr	r2, [sp, #4]
 800522e:	6800      	ldr	r0, [r0, #0]
 8005230:	9403      	str	r4, [sp, #12]
 8005232:	2300      	movs	r3, #0
 8005234:	9311      	str	r3, [sp, #68]	; 0x44
 8005236:	9316      	str	r3, [sp, #88]	; 0x58
 8005238:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800523c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8005240:	a904      	add	r1, sp, #16
 8005242:	4623      	mov	r3, r4
 8005244:	f000 faa0 	bl	8005788 <__ssvfiscanf_r>
 8005248:	b01f      	add	sp, #124	; 0x7c
 800524a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800524e:	b003      	add	sp, #12
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	0800527f 	.word	0x0800527f
 8005258:	20000068 	.word	0x20000068

0800525c <__sread>:
 800525c:	b510      	push	{r4, lr}
 800525e:	460c      	mov	r4, r1
 8005260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005264:	f000 f8c6 	bl	80053f4 <_read_r>
 8005268:	2800      	cmp	r0, #0
 800526a:	bfab      	itete	ge
 800526c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800526e:	89a3      	ldrhlt	r3, [r4, #12]
 8005270:	181b      	addge	r3, r3, r0
 8005272:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005276:	bfac      	ite	ge
 8005278:	6563      	strge	r3, [r4, #84]	; 0x54
 800527a:	81a3      	strhlt	r3, [r4, #12]
 800527c:	bd10      	pop	{r4, pc}

0800527e <__seofread>:
 800527e:	2000      	movs	r0, #0
 8005280:	4770      	bx	lr

08005282 <__swrite>:
 8005282:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005286:	461f      	mov	r7, r3
 8005288:	898b      	ldrh	r3, [r1, #12]
 800528a:	05db      	lsls	r3, r3, #23
 800528c:	4605      	mov	r5, r0
 800528e:	460c      	mov	r4, r1
 8005290:	4616      	mov	r6, r2
 8005292:	d505      	bpl.n	80052a0 <__swrite+0x1e>
 8005294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005298:	2302      	movs	r3, #2
 800529a:	2200      	movs	r2, #0
 800529c:	f000 f898 	bl	80053d0 <_lseek_r>
 80052a0:	89a3      	ldrh	r3, [r4, #12]
 80052a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052aa:	81a3      	strh	r3, [r4, #12]
 80052ac:	4632      	mov	r2, r6
 80052ae:	463b      	mov	r3, r7
 80052b0:	4628      	mov	r0, r5
 80052b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052b6:	f000 b8af 	b.w	8005418 <_write_r>

080052ba <__sseek>:
 80052ba:	b510      	push	{r4, lr}
 80052bc:	460c      	mov	r4, r1
 80052be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052c2:	f000 f885 	bl	80053d0 <_lseek_r>
 80052c6:	1c43      	adds	r3, r0, #1
 80052c8:	89a3      	ldrh	r3, [r4, #12]
 80052ca:	bf15      	itete	ne
 80052cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80052ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80052d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80052d6:	81a3      	strheq	r3, [r4, #12]
 80052d8:	bf18      	it	ne
 80052da:	81a3      	strhne	r3, [r4, #12]
 80052dc:	bd10      	pop	{r4, pc}

080052de <__sclose>:
 80052de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052e2:	f000 b865 	b.w	80053b0 <_close_r>

080052e6 <memset>:
 80052e6:	4402      	add	r2, r0
 80052e8:	4603      	mov	r3, r0
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d100      	bne.n	80052f0 <memset+0xa>
 80052ee:	4770      	bx	lr
 80052f0:	f803 1b01 	strb.w	r1, [r3], #1
 80052f4:	e7f9      	b.n	80052ea <memset+0x4>
	...

080052f8 <strtok>:
 80052f8:	4b16      	ldr	r3, [pc, #88]	; (8005354 <strtok+0x5c>)
 80052fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80052fc:	681e      	ldr	r6, [r3, #0]
 80052fe:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8005300:	4605      	mov	r5, r0
 8005302:	b9fc      	cbnz	r4, 8005344 <strtok+0x4c>
 8005304:	2050      	movs	r0, #80	; 0x50
 8005306:	9101      	str	r1, [sp, #4]
 8005308:	f000 f930 	bl	800556c <malloc>
 800530c:	9901      	ldr	r1, [sp, #4]
 800530e:	6470      	str	r0, [r6, #68]	; 0x44
 8005310:	4602      	mov	r2, r0
 8005312:	b920      	cbnz	r0, 800531e <strtok+0x26>
 8005314:	4b10      	ldr	r3, [pc, #64]	; (8005358 <strtok+0x60>)
 8005316:	4811      	ldr	r0, [pc, #68]	; (800535c <strtok+0x64>)
 8005318:	215b      	movs	r1, #91	; 0x5b
 800531a:	f000 f8bd 	bl	8005498 <__assert_func>
 800531e:	e9c0 4400 	strd	r4, r4, [r0]
 8005322:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005326:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800532a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800532e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8005332:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8005336:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800533a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800533e:	6184      	str	r4, [r0, #24]
 8005340:	7704      	strb	r4, [r0, #28]
 8005342:	6244      	str	r4, [r0, #36]	; 0x24
 8005344:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8005346:	2301      	movs	r3, #1
 8005348:	4628      	mov	r0, r5
 800534a:	b002      	add	sp, #8
 800534c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005350:	f000 b806 	b.w	8005360 <__strtok_r>
 8005354:	20000068 	.word	0x20000068
 8005358:	08006ac8 	.word	0x08006ac8
 800535c:	08006adf 	.word	0x08006adf

08005360 <__strtok_r>:
 8005360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005362:	b908      	cbnz	r0, 8005368 <__strtok_r+0x8>
 8005364:	6810      	ldr	r0, [r2, #0]
 8005366:	b188      	cbz	r0, 800538c <__strtok_r+0x2c>
 8005368:	4604      	mov	r4, r0
 800536a:	4620      	mov	r0, r4
 800536c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005370:	460f      	mov	r7, r1
 8005372:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005376:	b91e      	cbnz	r6, 8005380 <__strtok_r+0x20>
 8005378:	b965      	cbnz	r5, 8005394 <__strtok_r+0x34>
 800537a:	6015      	str	r5, [r2, #0]
 800537c:	4628      	mov	r0, r5
 800537e:	e005      	b.n	800538c <__strtok_r+0x2c>
 8005380:	42b5      	cmp	r5, r6
 8005382:	d1f6      	bne.n	8005372 <__strtok_r+0x12>
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1f0      	bne.n	800536a <__strtok_r+0xa>
 8005388:	6014      	str	r4, [r2, #0]
 800538a:	7003      	strb	r3, [r0, #0]
 800538c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800538e:	461c      	mov	r4, r3
 8005390:	e00c      	b.n	80053ac <__strtok_r+0x4c>
 8005392:	b915      	cbnz	r5, 800539a <__strtok_r+0x3a>
 8005394:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005398:	460e      	mov	r6, r1
 800539a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800539e:	42ab      	cmp	r3, r5
 80053a0:	d1f7      	bne.n	8005392 <__strtok_r+0x32>
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d0f3      	beq.n	800538e <__strtok_r+0x2e>
 80053a6:	2300      	movs	r3, #0
 80053a8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80053ac:	6014      	str	r4, [r2, #0]
 80053ae:	e7ed      	b.n	800538c <__strtok_r+0x2c>

080053b0 <_close_r>:
 80053b0:	b538      	push	{r3, r4, r5, lr}
 80053b2:	4d06      	ldr	r5, [pc, #24]	; (80053cc <_close_r+0x1c>)
 80053b4:	2300      	movs	r3, #0
 80053b6:	4604      	mov	r4, r0
 80053b8:	4608      	mov	r0, r1
 80053ba:	602b      	str	r3, [r5, #0]
 80053bc:	f7fc fd5f 	bl	8001e7e <_close>
 80053c0:	1c43      	adds	r3, r0, #1
 80053c2:	d102      	bne.n	80053ca <_close_r+0x1a>
 80053c4:	682b      	ldr	r3, [r5, #0]
 80053c6:	b103      	cbz	r3, 80053ca <_close_r+0x1a>
 80053c8:	6023      	str	r3, [r4, #0]
 80053ca:	bd38      	pop	{r3, r4, r5, pc}
 80053cc:	200001d4 	.word	0x200001d4

080053d0 <_lseek_r>:
 80053d0:	b538      	push	{r3, r4, r5, lr}
 80053d2:	4d07      	ldr	r5, [pc, #28]	; (80053f0 <_lseek_r+0x20>)
 80053d4:	4604      	mov	r4, r0
 80053d6:	4608      	mov	r0, r1
 80053d8:	4611      	mov	r1, r2
 80053da:	2200      	movs	r2, #0
 80053dc:	602a      	str	r2, [r5, #0]
 80053de:	461a      	mov	r2, r3
 80053e0:	f7fc fd74 	bl	8001ecc <_lseek>
 80053e4:	1c43      	adds	r3, r0, #1
 80053e6:	d102      	bne.n	80053ee <_lseek_r+0x1e>
 80053e8:	682b      	ldr	r3, [r5, #0]
 80053ea:	b103      	cbz	r3, 80053ee <_lseek_r+0x1e>
 80053ec:	6023      	str	r3, [r4, #0]
 80053ee:	bd38      	pop	{r3, r4, r5, pc}
 80053f0:	200001d4 	.word	0x200001d4

080053f4 <_read_r>:
 80053f4:	b538      	push	{r3, r4, r5, lr}
 80053f6:	4d07      	ldr	r5, [pc, #28]	; (8005414 <_read_r+0x20>)
 80053f8:	4604      	mov	r4, r0
 80053fa:	4608      	mov	r0, r1
 80053fc:	4611      	mov	r1, r2
 80053fe:	2200      	movs	r2, #0
 8005400:	602a      	str	r2, [r5, #0]
 8005402:	461a      	mov	r2, r3
 8005404:	f7fc fd02 	bl	8001e0c <_read>
 8005408:	1c43      	adds	r3, r0, #1
 800540a:	d102      	bne.n	8005412 <_read_r+0x1e>
 800540c:	682b      	ldr	r3, [r5, #0]
 800540e:	b103      	cbz	r3, 8005412 <_read_r+0x1e>
 8005410:	6023      	str	r3, [r4, #0]
 8005412:	bd38      	pop	{r3, r4, r5, pc}
 8005414:	200001d4 	.word	0x200001d4

08005418 <_write_r>:
 8005418:	b538      	push	{r3, r4, r5, lr}
 800541a:	4d07      	ldr	r5, [pc, #28]	; (8005438 <_write_r+0x20>)
 800541c:	4604      	mov	r4, r0
 800541e:	4608      	mov	r0, r1
 8005420:	4611      	mov	r1, r2
 8005422:	2200      	movs	r2, #0
 8005424:	602a      	str	r2, [r5, #0]
 8005426:	461a      	mov	r2, r3
 8005428:	f7fc fd0d 	bl	8001e46 <_write>
 800542c:	1c43      	adds	r3, r0, #1
 800542e:	d102      	bne.n	8005436 <_write_r+0x1e>
 8005430:	682b      	ldr	r3, [r5, #0]
 8005432:	b103      	cbz	r3, 8005436 <_write_r+0x1e>
 8005434:	6023      	str	r3, [r4, #0]
 8005436:	bd38      	pop	{r3, r4, r5, pc}
 8005438:	200001d4 	.word	0x200001d4

0800543c <__errno>:
 800543c:	4b01      	ldr	r3, [pc, #4]	; (8005444 <__errno+0x8>)
 800543e:	6818      	ldr	r0, [r3, #0]
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	20000068 	.word	0x20000068

08005448 <__libc_init_array>:
 8005448:	b570      	push	{r4, r5, r6, lr}
 800544a:	4d0d      	ldr	r5, [pc, #52]	; (8005480 <__libc_init_array+0x38>)
 800544c:	4c0d      	ldr	r4, [pc, #52]	; (8005484 <__libc_init_array+0x3c>)
 800544e:	1b64      	subs	r4, r4, r5
 8005450:	10a4      	asrs	r4, r4, #2
 8005452:	2600      	movs	r6, #0
 8005454:	42a6      	cmp	r6, r4
 8005456:	d109      	bne.n	800546c <__libc_init_array+0x24>
 8005458:	4d0b      	ldr	r5, [pc, #44]	; (8005488 <__libc_init_array+0x40>)
 800545a:	4c0c      	ldr	r4, [pc, #48]	; (800548c <__libc_init_array+0x44>)
 800545c:	f001 fb14 	bl	8006a88 <_init>
 8005460:	1b64      	subs	r4, r4, r5
 8005462:	10a4      	asrs	r4, r4, #2
 8005464:	2600      	movs	r6, #0
 8005466:	42a6      	cmp	r6, r4
 8005468:	d105      	bne.n	8005476 <__libc_init_array+0x2e>
 800546a:	bd70      	pop	{r4, r5, r6, pc}
 800546c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005470:	4798      	blx	r3
 8005472:	3601      	adds	r6, #1
 8005474:	e7ee      	b.n	8005454 <__libc_init_array+0xc>
 8005476:	f855 3b04 	ldr.w	r3, [r5], #4
 800547a:	4798      	blx	r3
 800547c:	3601      	adds	r6, #1
 800547e:	e7f2      	b.n	8005466 <__libc_init_array+0x1e>
 8005480:	08006ccc 	.word	0x08006ccc
 8005484:	08006ccc 	.word	0x08006ccc
 8005488:	08006ccc 	.word	0x08006ccc
 800548c:	08006cd0 	.word	0x08006cd0

08005490 <__retarget_lock_init_recursive>:
 8005490:	4770      	bx	lr

08005492 <__retarget_lock_acquire_recursive>:
 8005492:	4770      	bx	lr

08005494 <__retarget_lock_release_recursive>:
 8005494:	4770      	bx	lr
	...

08005498 <__assert_func>:
 8005498:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800549a:	4614      	mov	r4, r2
 800549c:	461a      	mov	r2, r3
 800549e:	4b09      	ldr	r3, [pc, #36]	; (80054c4 <__assert_func+0x2c>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4605      	mov	r5, r0
 80054a4:	68d8      	ldr	r0, [r3, #12]
 80054a6:	b14c      	cbz	r4, 80054bc <__assert_func+0x24>
 80054a8:	4b07      	ldr	r3, [pc, #28]	; (80054c8 <__assert_func+0x30>)
 80054aa:	9100      	str	r1, [sp, #0]
 80054ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80054b0:	4906      	ldr	r1, [pc, #24]	; (80054cc <__assert_func+0x34>)
 80054b2:	462b      	mov	r3, r5
 80054b4:	f000 fcdc 	bl	8005e70 <fiprintf>
 80054b8:	f000 fd7e 	bl	8005fb8 <abort>
 80054bc:	4b04      	ldr	r3, [pc, #16]	; (80054d0 <__assert_func+0x38>)
 80054be:	461c      	mov	r4, r3
 80054c0:	e7f3      	b.n	80054aa <__assert_func+0x12>
 80054c2:	bf00      	nop
 80054c4:	20000068 	.word	0x20000068
 80054c8:	08006b39 	.word	0x08006b39
 80054cc:	08006b46 	.word	0x08006b46
 80054d0:	08006b74 	.word	0x08006b74

080054d4 <_free_r>:
 80054d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80054d6:	2900      	cmp	r1, #0
 80054d8:	d044      	beq.n	8005564 <_free_r+0x90>
 80054da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054de:	9001      	str	r0, [sp, #4]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f1a1 0404 	sub.w	r4, r1, #4
 80054e6:	bfb8      	it	lt
 80054e8:	18e4      	addlt	r4, r4, r3
 80054ea:	f000 f8e7 	bl	80056bc <__malloc_lock>
 80054ee:	4a1e      	ldr	r2, [pc, #120]	; (8005568 <_free_r+0x94>)
 80054f0:	9801      	ldr	r0, [sp, #4]
 80054f2:	6813      	ldr	r3, [r2, #0]
 80054f4:	b933      	cbnz	r3, 8005504 <_free_r+0x30>
 80054f6:	6063      	str	r3, [r4, #4]
 80054f8:	6014      	str	r4, [r2, #0]
 80054fa:	b003      	add	sp, #12
 80054fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005500:	f000 b8e2 	b.w	80056c8 <__malloc_unlock>
 8005504:	42a3      	cmp	r3, r4
 8005506:	d908      	bls.n	800551a <_free_r+0x46>
 8005508:	6825      	ldr	r5, [r4, #0]
 800550a:	1961      	adds	r1, r4, r5
 800550c:	428b      	cmp	r3, r1
 800550e:	bf01      	itttt	eq
 8005510:	6819      	ldreq	r1, [r3, #0]
 8005512:	685b      	ldreq	r3, [r3, #4]
 8005514:	1949      	addeq	r1, r1, r5
 8005516:	6021      	streq	r1, [r4, #0]
 8005518:	e7ed      	b.n	80054f6 <_free_r+0x22>
 800551a:	461a      	mov	r2, r3
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	b10b      	cbz	r3, 8005524 <_free_r+0x50>
 8005520:	42a3      	cmp	r3, r4
 8005522:	d9fa      	bls.n	800551a <_free_r+0x46>
 8005524:	6811      	ldr	r1, [r2, #0]
 8005526:	1855      	adds	r5, r2, r1
 8005528:	42a5      	cmp	r5, r4
 800552a:	d10b      	bne.n	8005544 <_free_r+0x70>
 800552c:	6824      	ldr	r4, [r4, #0]
 800552e:	4421      	add	r1, r4
 8005530:	1854      	adds	r4, r2, r1
 8005532:	42a3      	cmp	r3, r4
 8005534:	6011      	str	r1, [r2, #0]
 8005536:	d1e0      	bne.n	80054fa <_free_r+0x26>
 8005538:	681c      	ldr	r4, [r3, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	6053      	str	r3, [r2, #4]
 800553e:	440c      	add	r4, r1
 8005540:	6014      	str	r4, [r2, #0]
 8005542:	e7da      	b.n	80054fa <_free_r+0x26>
 8005544:	d902      	bls.n	800554c <_free_r+0x78>
 8005546:	230c      	movs	r3, #12
 8005548:	6003      	str	r3, [r0, #0]
 800554a:	e7d6      	b.n	80054fa <_free_r+0x26>
 800554c:	6825      	ldr	r5, [r4, #0]
 800554e:	1961      	adds	r1, r4, r5
 8005550:	428b      	cmp	r3, r1
 8005552:	bf04      	itt	eq
 8005554:	6819      	ldreq	r1, [r3, #0]
 8005556:	685b      	ldreq	r3, [r3, #4]
 8005558:	6063      	str	r3, [r4, #4]
 800555a:	bf04      	itt	eq
 800555c:	1949      	addeq	r1, r1, r5
 800555e:	6021      	streq	r1, [r4, #0]
 8005560:	6054      	str	r4, [r2, #4]
 8005562:	e7ca      	b.n	80054fa <_free_r+0x26>
 8005564:	b003      	add	sp, #12
 8005566:	bd30      	pop	{r4, r5, pc}
 8005568:	200001dc 	.word	0x200001dc

0800556c <malloc>:
 800556c:	4b02      	ldr	r3, [pc, #8]	; (8005578 <malloc+0xc>)
 800556e:	4601      	mov	r1, r0
 8005570:	6818      	ldr	r0, [r3, #0]
 8005572:	f000 b823 	b.w	80055bc <_malloc_r>
 8005576:	bf00      	nop
 8005578:	20000068 	.word	0x20000068

0800557c <sbrk_aligned>:
 800557c:	b570      	push	{r4, r5, r6, lr}
 800557e:	4e0e      	ldr	r6, [pc, #56]	; (80055b8 <sbrk_aligned+0x3c>)
 8005580:	460c      	mov	r4, r1
 8005582:	6831      	ldr	r1, [r6, #0]
 8005584:	4605      	mov	r5, r0
 8005586:	b911      	cbnz	r1, 800558e <sbrk_aligned+0x12>
 8005588:	f000 fcf8 	bl	8005f7c <_sbrk_r>
 800558c:	6030      	str	r0, [r6, #0]
 800558e:	4621      	mov	r1, r4
 8005590:	4628      	mov	r0, r5
 8005592:	f000 fcf3 	bl	8005f7c <_sbrk_r>
 8005596:	1c43      	adds	r3, r0, #1
 8005598:	d00a      	beq.n	80055b0 <sbrk_aligned+0x34>
 800559a:	1cc4      	adds	r4, r0, #3
 800559c:	f024 0403 	bic.w	r4, r4, #3
 80055a0:	42a0      	cmp	r0, r4
 80055a2:	d007      	beq.n	80055b4 <sbrk_aligned+0x38>
 80055a4:	1a21      	subs	r1, r4, r0
 80055a6:	4628      	mov	r0, r5
 80055a8:	f000 fce8 	bl	8005f7c <_sbrk_r>
 80055ac:	3001      	adds	r0, #1
 80055ae:	d101      	bne.n	80055b4 <sbrk_aligned+0x38>
 80055b0:	f04f 34ff 	mov.w	r4, #4294967295
 80055b4:	4620      	mov	r0, r4
 80055b6:	bd70      	pop	{r4, r5, r6, pc}
 80055b8:	200001e0 	.word	0x200001e0

080055bc <_malloc_r>:
 80055bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055c0:	1ccd      	adds	r5, r1, #3
 80055c2:	f025 0503 	bic.w	r5, r5, #3
 80055c6:	3508      	adds	r5, #8
 80055c8:	2d0c      	cmp	r5, #12
 80055ca:	bf38      	it	cc
 80055cc:	250c      	movcc	r5, #12
 80055ce:	2d00      	cmp	r5, #0
 80055d0:	4607      	mov	r7, r0
 80055d2:	db01      	blt.n	80055d8 <_malloc_r+0x1c>
 80055d4:	42a9      	cmp	r1, r5
 80055d6:	d905      	bls.n	80055e4 <_malloc_r+0x28>
 80055d8:	230c      	movs	r3, #12
 80055da:	603b      	str	r3, [r7, #0]
 80055dc:	2600      	movs	r6, #0
 80055de:	4630      	mov	r0, r6
 80055e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055e4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80056b8 <_malloc_r+0xfc>
 80055e8:	f000 f868 	bl	80056bc <__malloc_lock>
 80055ec:	f8d8 3000 	ldr.w	r3, [r8]
 80055f0:	461c      	mov	r4, r3
 80055f2:	bb5c      	cbnz	r4, 800564c <_malloc_r+0x90>
 80055f4:	4629      	mov	r1, r5
 80055f6:	4638      	mov	r0, r7
 80055f8:	f7ff ffc0 	bl	800557c <sbrk_aligned>
 80055fc:	1c43      	adds	r3, r0, #1
 80055fe:	4604      	mov	r4, r0
 8005600:	d155      	bne.n	80056ae <_malloc_r+0xf2>
 8005602:	f8d8 4000 	ldr.w	r4, [r8]
 8005606:	4626      	mov	r6, r4
 8005608:	2e00      	cmp	r6, #0
 800560a:	d145      	bne.n	8005698 <_malloc_r+0xdc>
 800560c:	2c00      	cmp	r4, #0
 800560e:	d048      	beq.n	80056a2 <_malloc_r+0xe6>
 8005610:	6823      	ldr	r3, [r4, #0]
 8005612:	4631      	mov	r1, r6
 8005614:	4638      	mov	r0, r7
 8005616:	eb04 0903 	add.w	r9, r4, r3
 800561a:	f000 fcaf 	bl	8005f7c <_sbrk_r>
 800561e:	4581      	cmp	r9, r0
 8005620:	d13f      	bne.n	80056a2 <_malloc_r+0xe6>
 8005622:	6821      	ldr	r1, [r4, #0]
 8005624:	1a6d      	subs	r5, r5, r1
 8005626:	4629      	mov	r1, r5
 8005628:	4638      	mov	r0, r7
 800562a:	f7ff ffa7 	bl	800557c <sbrk_aligned>
 800562e:	3001      	adds	r0, #1
 8005630:	d037      	beq.n	80056a2 <_malloc_r+0xe6>
 8005632:	6823      	ldr	r3, [r4, #0]
 8005634:	442b      	add	r3, r5
 8005636:	6023      	str	r3, [r4, #0]
 8005638:	f8d8 3000 	ldr.w	r3, [r8]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d038      	beq.n	80056b2 <_malloc_r+0xf6>
 8005640:	685a      	ldr	r2, [r3, #4]
 8005642:	42a2      	cmp	r2, r4
 8005644:	d12b      	bne.n	800569e <_malloc_r+0xe2>
 8005646:	2200      	movs	r2, #0
 8005648:	605a      	str	r2, [r3, #4]
 800564a:	e00f      	b.n	800566c <_malloc_r+0xb0>
 800564c:	6822      	ldr	r2, [r4, #0]
 800564e:	1b52      	subs	r2, r2, r5
 8005650:	d41f      	bmi.n	8005692 <_malloc_r+0xd6>
 8005652:	2a0b      	cmp	r2, #11
 8005654:	d917      	bls.n	8005686 <_malloc_r+0xca>
 8005656:	1961      	adds	r1, r4, r5
 8005658:	42a3      	cmp	r3, r4
 800565a:	6025      	str	r5, [r4, #0]
 800565c:	bf18      	it	ne
 800565e:	6059      	strne	r1, [r3, #4]
 8005660:	6863      	ldr	r3, [r4, #4]
 8005662:	bf08      	it	eq
 8005664:	f8c8 1000 	streq.w	r1, [r8]
 8005668:	5162      	str	r2, [r4, r5]
 800566a:	604b      	str	r3, [r1, #4]
 800566c:	4638      	mov	r0, r7
 800566e:	f104 060b 	add.w	r6, r4, #11
 8005672:	f000 f829 	bl	80056c8 <__malloc_unlock>
 8005676:	f026 0607 	bic.w	r6, r6, #7
 800567a:	1d23      	adds	r3, r4, #4
 800567c:	1af2      	subs	r2, r6, r3
 800567e:	d0ae      	beq.n	80055de <_malloc_r+0x22>
 8005680:	1b9b      	subs	r3, r3, r6
 8005682:	50a3      	str	r3, [r4, r2]
 8005684:	e7ab      	b.n	80055de <_malloc_r+0x22>
 8005686:	42a3      	cmp	r3, r4
 8005688:	6862      	ldr	r2, [r4, #4]
 800568a:	d1dd      	bne.n	8005648 <_malloc_r+0x8c>
 800568c:	f8c8 2000 	str.w	r2, [r8]
 8005690:	e7ec      	b.n	800566c <_malloc_r+0xb0>
 8005692:	4623      	mov	r3, r4
 8005694:	6864      	ldr	r4, [r4, #4]
 8005696:	e7ac      	b.n	80055f2 <_malloc_r+0x36>
 8005698:	4634      	mov	r4, r6
 800569a:	6876      	ldr	r6, [r6, #4]
 800569c:	e7b4      	b.n	8005608 <_malloc_r+0x4c>
 800569e:	4613      	mov	r3, r2
 80056a0:	e7cc      	b.n	800563c <_malloc_r+0x80>
 80056a2:	230c      	movs	r3, #12
 80056a4:	603b      	str	r3, [r7, #0]
 80056a6:	4638      	mov	r0, r7
 80056a8:	f000 f80e 	bl	80056c8 <__malloc_unlock>
 80056ac:	e797      	b.n	80055de <_malloc_r+0x22>
 80056ae:	6025      	str	r5, [r4, #0]
 80056b0:	e7dc      	b.n	800566c <_malloc_r+0xb0>
 80056b2:	605b      	str	r3, [r3, #4]
 80056b4:	deff      	udf	#255	; 0xff
 80056b6:	bf00      	nop
 80056b8:	200001dc 	.word	0x200001dc

080056bc <__malloc_lock>:
 80056bc:	4801      	ldr	r0, [pc, #4]	; (80056c4 <__malloc_lock+0x8>)
 80056be:	f7ff bee8 	b.w	8005492 <__retarget_lock_acquire_recursive>
 80056c2:	bf00      	nop
 80056c4:	200001d8 	.word	0x200001d8

080056c8 <__malloc_unlock>:
 80056c8:	4801      	ldr	r0, [pc, #4]	; (80056d0 <__malloc_unlock+0x8>)
 80056ca:	f7ff bee3 	b.w	8005494 <__retarget_lock_release_recursive>
 80056ce:	bf00      	nop
 80056d0:	200001d8 	.word	0x200001d8

080056d4 <_sungetc_r>:
 80056d4:	b538      	push	{r3, r4, r5, lr}
 80056d6:	1c4b      	adds	r3, r1, #1
 80056d8:	4614      	mov	r4, r2
 80056da:	d103      	bne.n	80056e4 <_sungetc_r+0x10>
 80056dc:	f04f 35ff 	mov.w	r5, #4294967295
 80056e0:	4628      	mov	r0, r5
 80056e2:	bd38      	pop	{r3, r4, r5, pc}
 80056e4:	8993      	ldrh	r3, [r2, #12]
 80056e6:	f023 0320 	bic.w	r3, r3, #32
 80056ea:	8193      	strh	r3, [r2, #12]
 80056ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80056ee:	6852      	ldr	r2, [r2, #4]
 80056f0:	b2cd      	uxtb	r5, r1
 80056f2:	b18b      	cbz	r3, 8005718 <_sungetc_r+0x44>
 80056f4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80056f6:	4293      	cmp	r3, r2
 80056f8:	dd08      	ble.n	800570c <_sungetc_r+0x38>
 80056fa:	6823      	ldr	r3, [r4, #0]
 80056fc:	1e5a      	subs	r2, r3, #1
 80056fe:	6022      	str	r2, [r4, #0]
 8005700:	f803 5c01 	strb.w	r5, [r3, #-1]
 8005704:	6863      	ldr	r3, [r4, #4]
 8005706:	3301      	adds	r3, #1
 8005708:	6063      	str	r3, [r4, #4]
 800570a:	e7e9      	b.n	80056e0 <_sungetc_r+0xc>
 800570c:	4621      	mov	r1, r4
 800570e:	f000 fbfa 	bl	8005f06 <__submore>
 8005712:	2800      	cmp	r0, #0
 8005714:	d0f1      	beq.n	80056fa <_sungetc_r+0x26>
 8005716:	e7e1      	b.n	80056dc <_sungetc_r+0x8>
 8005718:	6921      	ldr	r1, [r4, #16]
 800571a:	6823      	ldr	r3, [r4, #0]
 800571c:	b151      	cbz	r1, 8005734 <_sungetc_r+0x60>
 800571e:	4299      	cmp	r1, r3
 8005720:	d208      	bcs.n	8005734 <_sungetc_r+0x60>
 8005722:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8005726:	42a9      	cmp	r1, r5
 8005728:	d104      	bne.n	8005734 <_sungetc_r+0x60>
 800572a:	3b01      	subs	r3, #1
 800572c:	3201      	adds	r2, #1
 800572e:	6023      	str	r3, [r4, #0]
 8005730:	6062      	str	r2, [r4, #4]
 8005732:	e7d5      	b.n	80056e0 <_sungetc_r+0xc>
 8005734:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8005738:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800573c:	6363      	str	r3, [r4, #52]	; 0x34
 800573e:	2303      	movs	r3, #3
 8005740:	63a3      	str	r3, [r4, #56]	; 0x38
 8005742:	4623      	mov	r3, r4
 8005744:	f803 5f46 	strb.w	r5, [r3, #70]!
 8005748:	6023      	str	r3, [r4, #0]
 800574a:	2301      	movs	r3, #1
 800574c:	e7dc      	b.n	8005708 <_sungetc_r+0x34>

0800574e <__ssrefill_r>:
 800574e:	b510      	push	{r4, lr}
 8005750:	460c      	mov	r4, r1
 8005752:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005754:	b169      	cbz	r1, 8005772 <__ssrefill_r+0x24>
 8005756:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800575a:	4299      	cmp	r1, r3
 800575c:	d001      	beq.n	8005762 <__ssrefill_r+0x14>
 800575e:	f7ff feb9 	bl	80054d4 <_free_r>
 8005762:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005764:	6063      	str	r3, [r4, #4]
 8005766:	2000      	movs	r0, #0
 8005768:	6360      	str	r0, [r4, #52]	; 0x34
 800576a:	b113      	cbz	r3, 8005772 <__ssrefill_r+0x24>
 800576c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800576e:	6023      	str	r3, [r4, #0]
 8005770:	bd10      	pop	{r4, pc}
 8005772:	6923      	ldr	r3, [r4, #16]
 8005774:	6023      	str	r3, [r4, #0]
 8005776:	2300      	movs	r3, #0
 8005778:	6063      	str	r3, [r4, #4]
 800577a:	89a3      	ldrh	r3, [r4, #12]
 800577c:	f043 0320 	orr.w	r3, r3, #32
 8005780:	81a3      	strh	r3, [r4, #12]
 8005782:	f04f 30ff 	mov.w	r0, #4294967295
 8005786:	e7f3      	b.n	8005770 <__ssrefill_r+0x22>

08005788 <__ssvfiscanf_r>:
 8005788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800578c:	460c      	mov	r4, r1
 800578e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8005792:	2100      	movs	r1, #0
 8005794:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8005798:	49a6      	ldr	r1, [pc, #664]	; (8005a34 <__ssvfiscanf_r+0x2ac>)
 800579a:	91a0      	str	r1, [sp, #640]	; 0x280
 800579c:	f10d 0804 	add.w	r8, sp, #4
 80057a0:	49a5      	ldr	r1, [pc, #660]	; (8005a38 <__ssvfiscanf_r+0x2b0>)
 80057a2:	4fa6      	ldr	r7, [pc, #664]	; (8005a3c <__ssvfiscanf_r+0x2b4>)
 80057a4:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8005a40 <__ssvfiscanf_r+0x2b8>
 80057a8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80057ac:	4606      	mov	r6, r0
 80057ae:	91a1      	str	r1, [sp, #644]	; 0x284
 80057b0:	9300      	str	r3, [sp, #0]
 80057b2:	7813      	ldrb	r3, [r2, #0]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f000 815a 	beq.w	8005a6e <__ssvfiscanf_r+0x2e6>
 80057ba:	5cf9      	ldrb	r1, [r7, r3]
 80057bc:	f011 0108 	ands.w	r1, r1, #8
 80057c0:	f102 0501 	add.w	r5, r2, #1
 80057c4:	d019      	beq.n	80057fa <__ssvfiscanf_r+0x72>
 80057c6:	6863      	ldr	r3, [r4, #4]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	dd0f      	ble.n	80057ec <__ssvfiscanf_r+0x64>
 80057cc:	6823      	ldr	r3, [r4, #0]
 80057ce:	781a      	ldrb	r2, [r3, #0]
 80057d0:	5cba      	ldrb	r2, [r7, r2]
 80057d2:	0712      	lsls	r2, r2, #28
 80057d4:	d401      	bmi.n	80057da <__ssvfiscanf_r+0x52>
 80057d6:	462a      	mov	r2, r5
 80057d8:	e7eb      	b.n	80057b2 <__ssvfiscanf_r+0x2a>
 80057da:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80057dc:	3201      	adds	r2, #1
 80057de:	9245      	str	r2, [sp, #276]	; 0x114
 80057e0:	6862      	ldr	r2, [r4, #4]
 80057e2:	3301      	adds	r3, #1
 80057e4:	3a01      	subs	r2, #1
 80057e6:	6062      	str	r2, [r4, #4]
 80057e8:	6023      	str	r3, [r4, #0]
 80057ea:	e7ec      	b.n	80057c6 <__ssvfiscanf_r+0x3e>
 80057ec:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80057ee:	4621      	mov	r1, r4
 80057f0:	4630      	mov	r0, r6
 80057f2:	4798      	blx	r3
 80057f4:	2800      	cmp	r0, #0
 80057f6:	d0e9      	beq.n	80057cc <__ssvfiscanf_r+0x44>
 80057f8:	e7ed      	b.n	80057d6 <__ssvfiscanf_r+0x4e>
 80057fa:	2b25      	cmp	r3, #37	; 0x25
 80057fc:	d012      	beq.n	8005824 <__ssvfiscanf_r+0x9c>
 80057fe:	469a      	mov	sl, r3
 8005800:	6863      	ldr	r3, [r4, #4]
 8005802:	2b00      	cmp	r3, #0
 8005804:	f340 8091 	ble.w	800592a <__ssvfiscanf_r+0x1a2>
 8005808:	6822      	ldr	r2, [r4, #0]
 800580a:	7813      	ldrb	r3, [r2, #0]
 800580c:	4553      	cmp	r3, sl
 800580e:	f040 812e 	bne.w	8005a6e <__ssvfiscanf_r+0x2e6>
 8005812:	6863      	ldr	r3, [r4, #4]
 8005814:	3b01      	subs	r3, #1
 8005816:	6063      	str	r3, [r4, #4]
 8005818:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800581a:	3201      	adds	r2, #1
 800581c:	3301      	adds	r3, #1
 800581e:	6022      	str	r2, [r4, #0]
 8005820:	9345      	str	r3, [sp, #276]	; 0x114
 8005822:	e7d8      	b.n	80057d6 <__ssvfiscanf_r+0x4e>
 8005824:	9141      	str	r1, [sp, #260]	; 0x104
 8005826:	9143      	str	r1, [sp, #268]	; 0x10c
 8005828:	7853      	ldrb	r3, [r2, #1]
 800582a:	2b2a      	cmp	r3, #42	; 0x2a
 800582c:	bf02      	ittt	eq
 800582e:	2310      	moveq	r3, #16
 8005830:	1c95      	addeq	r5, r2, #2
 8005832:	9341      	streq	r3, [sp, #260]	; 0x104
 8005834:	220a      	movs	r2, #10
 8005836:	46aa      	mov	sl, r5
 8005838:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800583c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8005840:	2b09      	cmp	r3, #9
 8005842:	d91c      	bls.n	800587e <__ssvfiscanf_r+0xf6>
 8005844:	487e      	ldr	r0, [pc, #504]	; (8005a40 <__ssvfiscanf_r+0x2b8>)
 8005846:	2203      	movs	r2, #3
 8005848:	f7fa fcca 	bl	80001e0 <memchr>
 800584c:	b138      	cbz	r0, 800585e <__ssvfiscanf_r+0xd6>
 800584e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005850:	eba0 0009 	sub.w	r0, r0, r9
 8005854:	2301      	movs	r3, #1
 8005856:	4083      	lsls	r3, r0
 8005858:	4313      	orrs	r3, r2
 800585a:	9341      	str	r3, [sp, #260]	; 0x104
 800585c:	4655      	mov	r5, sl
 800585e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005862:	2b78      	cmp	r3, #120	; 0x78
 8005864:	d806      	bhi.n	8005874 <__ssvfiscanf_r+0xec>
 8005866:	2b57      	cmp	r3, #87	; 0x57
 8005868:	d810      	bhi.n	800588c <__ssvfiscanf_r+0x104>
 800586a:	2b25      	cmp	r3, #37	; 0x25
 800586c:	d0c7      	beq.n	80057fe <__ssvfiscanf_r+0x76>
 800586e:	d857      	bhi.n	8005920 <__ssvfiscanf_r+0x198>
 8005870:	2b00      	cmp	r3, #0
 8005872:	d065      	beq.n	8005940 <__ssvfiscanf_r+0x1b8>
 8005874:	2303      	movs	r3, #3
 8005876:	9347      	str	r3, [sp, #284]	; 0x11c
 8005878:	230a      	movs	r3, #10
 800587a:	9342      	str	r3, [sp, #264]	; 0x108
 800587c:	e076      	b.n	800596c <__ssvfiscanf_r+0x1e4>
 800587e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8005880:	fb02 1103 	mla	r1, r2, r3, r1
 8005884:	3930      	subs	r1, #48	; 0x30
 8005886:	9143      	str	r1, [sp, #268]	; 0x10c
 8005888:	4655      	mov	r5, sl
 800588a:	e7d4      	b.n	8005836 <__ssvfiscanf_r+0xae>
 800588c:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8005890:	2a20      	cmp	r2, #32
 8005892:	d8ef      	bhi.n	8005874 <__ssvfiscanf_r+0xec>
 8005894:	a101      	add	r1, pc, #4	; (adr r1, 800589c <__ssvfiscanf_r+0x114>)
 8005896:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800589a:	bf00      	nop
 800589c:	0800594f 	.word	0x0800594f
 80058a0:	08005875 	.word	0x08005875
 80058a4:	08005875 	.word	0x08005875
 80058a8:	080059ad 	.word	0x080059ad
 80058ac:	08005875 	.word	0x08005875
 80058b0:	08005875 	.word	0x08005875
 80058b4:	08005875 	.word	0x08005875
 80058b8:	08005875 	.word	0x08005875
 80058bc:	08005875 	.word	0x08005875
 80058c0:	08005875 	.word	0x08005875
 80058c4:	08005875 	.word	0x08005875
 80058c8:	080059c3 	.word	0x080059c3
 80058cc:	080059a9 	.word	0x080059a9
 80058d0:	08005927 	.word	0x08005927
 80058d4:	08005927 	.word	0x08005927
 80058d8:	08005927 	.word	0x08005927
 80058dc:	08005875 	.word	0x08005875
 80058e0:	08005965 	.word	0x08005965
 80058e4:	08005875 	.word	0x08005875
 80058e8:	08005875 	.word	0x08005875
 80058ec:	08005875 	.word	0x08005875
 80058f0:	08005875 	.word	0x08005875
 80058f4:	080059d3 	.word	0x080059d3
 80058f8:	080059a1 	.word	0x080059a1
 80058fc:	08005947 	.word	0x08005947
 8005900:	08005875 	.word	0x08005875
 8005904:	08005875 	.word	0x08005875
 8005908:	080059cf 	.word	0x080059cf
 800590c:	08005875 	.word	0x08005875
 8005910:	080059a9 	.word	0x080059a9
 8005914:	08005875 	.word	0x08005875
 8005918:	08005875 	.word	0x08005875
 800591c:	0800594f 	.word	0x0800594f
 8005920:	3b45      	subs	r3, #69	; 0x45
 8005922:	2b02      	cmp	r3, #2
 8005924:	d8a6      	bhi.n	8005874 <__ssvfiscanf_r+0xec>
 8005926:	2305      	movs	r3, #5
 8005928:	e01f      	b.n	800596a <__ssvfiscanf_r+0x1e2>
 800592a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800592c:	4621      	mov	r1, r4
 800592e:	4630      	mov	r0, r6
 8005930:	4798      	blx	r3
 8005932:	2800      	cmp	r0, #0
 8005934:	f43f af68 	beq.w	8005808 <__ssvfiscanf_r+0x80>
 8005938:	9844      	ldr	r0, [sp, #272]	; 0x110
 800593a:	2800      	cmp	r0, #0
 800593c:	f040 808d 	bne.w	8005a5a <__ssvfiscanf_r+0x2d2>
 8005940:	f04f 30ff 	mov.w	r0, #4294967295
 8005944:	e08f      	b.n	8005a66 <__ssvfiscanf_r+0x2de>
 8005946:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005948:	f042 0220 	orr.w	r2, r2, #32
 800594c:	9241      	str	r2, [sp, #260]	; 0x104
 800594e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005950:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005954:	9241      	str	r2, [sp, #260]	; 0x104
 8005956:	2210      	movs	r2, #16
 8005958:	2b6f      	cmp	r3, #111	; 0x6f
 800595a:	9242      	str	r2, [sp, #264]	; 0x108
 800595c:	bf34      	ite	cc
 800595e:	2303      	movcc	r3, #3
 8005960:	2304      	movcs	r3, #4
 8005962:	e002      	b.n	800596a <__ssvfiscanf_r+0x1e2>
 8005964:	2300      	movs	r3, #0
 8005966:	9342      	str	r3, [sp, #264]	; 0x108
 8005968:	2303      	movs	r3, #3
 800596a:	9347      	str	r3, [sp, #284]	; 0x11c
 800596c:	6863      	ldr	r3, [r4, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	dd3d      	ble.n	80059ee <__ssvfiscanf_r+0x266>
 8005972:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005974:	0659      	lsls	r1, r3, #25
 8005976:	d404      	bmi.n	8005982 <__ssvfiscanf_r+0x1fa>
 8005978:	6823      	ldr	r3, [r4, #0]
 800597a:	781a      	ldrb	r2, [r3, #0]
 800597c:	5cba      	ldrb	r2, [r7, r2]
 800597e:	0712      	lsls	r2, r2, #28
 8005980:	d43c      	bmi.n	80059fc <__ssvfiscanf_r+0x274>
 8005982:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8005984:	2b02      	cmp	r3, #2
 8005986:	dc4b      	bgt.n	8005a20 <__ssvfiscanf_r+0x298>
 8005988:	466b      	mov	r3, sp
 800598a:	4622      	mov	r2, r4
 800598c:	a941      	add	r1, sp, #260	; 0x104
 800598e:	4630      	mov	r0, r6
 8005990:	f000 f872 	bl	8005a78 <_scanf_chars>
 8005994:	2801      	cmp	r0, #1
 8005996:	d06a      	beq.n	8005a6e <__ssvfiscanf_r+0x2e6>
 8005998:	2802      	cmp	r0, #2
 800599a:	f47f af1c 	bne.w	80057d6 <__ssvfiscanf_r+0x4e>
 800599e:	e7cb      	b.n	8005938 <__ssvfiscanf_r+0x1b0>
 80059a0:	2308      	movs	r3, #8
 80059a2:	9342      	str	r3, [sp, #264]	; 0x108
 80059a4:	2304      	movs	r3, #4
 80059a6:	e7e0      	b.n	800596a <__ssvfiscanf_r+0x1e2>
 80059a8:	220a      	movs	r2, #10
 80059aa:	e7d5      	b.n	8005958 <__ssvfiscanf_r+0x1d0>
 80059ac:	4629      	mov	r1, r5
 80059ae:	4640      	mov	r0, r8
 80059b0:	f000 fa70 	bl	8005e94 <__sccl>
 80059b4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80059b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059ba:	9341      	str	r3, [sp, #260]	; 0x104
 80059bc:	4605      	mov	r5, r0
 80059be:	2301      	movs	r3, #1
 80059c0:	e7d3      	b.n	800596a <__ssvfiscanf_r+0x1e2>
 80059c2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80059c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059c8:	9341      	str	r3, [sp, #260]	; 0x104
 80059ca:	2300      	movs	r3, #0
 80059cc:	e7cd      	b.n	800596a <__ssvfiscanf_r+0x1e2>
 80059ce:	2302      	movs	r3, #2
 80059d0:	e7cb      	b.n	800596a <__ssvfiscanf_r+0x1e2>
 80059d2:	9841      	ldr	r0, [sp, #260]	; 0x104
 80059d4:	06c3      	lsls	r3, r0, #27
 80059d6:	f53f aefe 	bmi.w	80057d6 <__ssvfiscanf_r+0x4e>
 80059da:	9b00      	ldr	r3, [sp, #0]
 80059dc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80059de:	1d19      	adds	r1, r3, #4
 80059e0:	9100      	str	r1, [sp, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	07c0      	lsls	r0, r0, #31
 80059e6:	bf4c      	ite	mi
 80059e8:	801a      	strhmi	r2, [r3, #0]
 80059ea:	601a      	strpl	r2, [r3, #0]
 80059ec:	e6f3      	b.n	80057d6 <__ssvfiscanf_r+0x4e>
 80059ee:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80059f0:	4621      	mov	r1, r4
 80059f2:	4630      	mov	r0, r6
 80059f4:	4798      	blx	r3
 80059f6:	2800      	cmp	r0, #0
 80059f8:	d0bb      	beq.n	8005972 <__ssvfiscanf_r+0x1ea>
 80059fa:	e79d      	b.n	8005938 <__ssvfiscanf_r+0x1b0>
 80059fc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80059fe:	3201      	adds	r2, #1
 8005a00:	9245      	str	r2, [sp, #276]	; 0x114
 8005a02:	6862      	ldr	r2, [r4, #4]
 8005a04:	3a01      	subs	r2, #1
 8005a06:	2a00      	cmp	r2, #0
 8005a08:	6062      	str	r2, [r4, #4]
 8005a0a:	dd02      	ble.n	8005a12 <__ssvfiscanf_r+0x28a>
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	6023      	str	r3, [r4, #0]
 8005a10:	e7b2      	b.n	8005978 <__ssvfiscanf_r+0x1f0>
 8005a12:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005a14:	4621      	mov	r1, r4
 8005a16:	4630      	mov	r0, r6
 8005a18:	4798      	blx	r3
 8005a1a:	2800      	cmp	r0, #0
 8005a1c:	d0ac      	beq.n	8005978 <__ssvfiscanf_r+0x1f0>
 8005a1e:	e78b      	b.n	8005938 <__ssvfiscanf_r+0x1b0>
 8005a20:	2b04      	cmp	r3, #4
 8005a22:	dc0f      	bgt.n	8005a44 <__ssvfiscanf_r+0x2bc>
 8005a24:	466b      	mov	r3, sp
 8005a26:	4622      	mov	r2, r4
 8005a28:	a941      	add	r1, sp, #260	; 0x104
 8005a2a:	4630      	mov	r0, r6
 8005a2c:	f000 f87e 	bl	8005b2c <_scanf_i>
 8005a30:	e7b0      	b.n	8005994 <__ssvfiscanf_r+0x20c>
 8005a32:	bf00      	nop
 8005a34:	080056d5 	.word	0x080056d5
 8005a38:	0800574f 	.word	0x0800574f
 8005a3c:	08006b95 	.word	0x08006b95
 8005a40:	08006b75 	.word	0x08006b75
 8005a44:	4b0b      	ldr	r3, [pc, #44]	; (8005a74 <__ssvfiscanf_r+0x2ec>)
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	f43f aec5 	beq.w	80057d6 <__ssvfiscanf_r+0x4e>
 8005a4c:	466b      	mov	r3, sp
 8005a4e:	4622      	mov	r2, r4
 8005a50:	a941      	add	r1, sp, #260	; 0x104
 8005a52:	4630      	mov	r0, r6
 8005a54:	f3af 8000 	nop.w
 8005a58:	e79c      	b.n	8005994 <__ssvfiscanf_r+0x20c>
 8005a5a:	89a3      	ldrh	r3, [r4, #12]
 8005a5c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005a60:	bf18      	it	ne
 8005a62:	f04f 30ff 	movne.w	r0, #4294967295
 8005a66:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8005a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a6e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8005a70:	e7f9      	b.n	8005a66 <__ssvfiscanf_r+0x2de>
 8005a72:	bf00      	nop
 8005a74:	00000000 	.word	0x00000000

08005a78 <_scanf_chars>:
 8005a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a7c:	4615      	mov	r5, r2
 8005a7e:	688a      	ldr	r2, [r1, #8]
 8005a80:	4680      	mov	r8, r0
 8005a82:	460c      	mov	r4, r1
 8005a84:	b932      	cbnz	r2, 8005a94 <_scanf_chars+0x1c>
 8005a86:	698a      	ldr	r2, [r1, #24]
 8005a88:	2a00      	cmp	r2, #0
 8005a8a:	bf0c      	ite	eq
 8005a8c:	2201      	moveq	r2, #1
 8005a8e:	f04f 32ff 	movne.w	r2, #4294967295
 8005a92:	608a      	str	r2, [r1, #8]
 8005a94:	6822      	ldr	r2, [r4, #0]
 8005a96:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8005b28 <_scanf_chars+0xb0>
 8005a9a:	06d1      	lsls	r1, r2, #27
 8005a9c:	bf5f      	itttt	pl
 8005a9e:	681a      	ldrpl	r2, [r3, #0]
 8005aa0:	1d11      	addpl	r1, r2, #4
 8005aa2:	6019      	strpl	r1, [r3, #0]
 8005aa4:	6816      	ldrpl	r6, [r2, #0]
 8005aa6:	2700      	movs	r7, #0
 8005aa8:	69a0      	ldr	r0, [r4, #24]
 8005aaa:	b188      	cbz	r0, 8005ad0 <_scanf_chars+0x58>
 8005aac:	2801      	cmp	r0, #1
 8005aae:	d107      	bne.n	8005ac0 <_scanf_chars+0x48>
 8005ab0:	682a      	ldr	r2, [r5, #0]
 8005ab2:	7811      	ldrb	r1, [r2, #0]
 8005ab4:	6962      	ldr	r2, [r4, #20]
 8005ab6:	5c52      	ldrb	r2, [r2, r1]
 8005ab8:	b952      	cbnz	r2, 8005ad0 <_scanf_chars+0x58>
 8005aba:	2f00      	cmp	r7, #0
 8005abc:	d031      	beq.n	8005b22 <_scanf_chars+0xaa>
 8005abe:	e022      	b.n	8005b06 <_scanf_chars+0x8e>
 8005ac0:	2802      	cmp	r0, #2
 8005ac2:	d120      	bne.n	8005b06 <_scanf_chars+0x8e>
 8005ac4:	682b      	ldr	r3, [r5, #0]
 8005ac6:	781b      	ldrb	r3, [r3, #0]
 8005ac8:	f819 3003 	ldrb.w	r3, [r9, r3]
 8005acc:	071b      	lsls	r3, r3, #28
 8005ace:	d41a      	bmi.n	8005b06 <_scanf_chars+0x8e>
 8005ad0:	6823      	ldr	r3, [r4, #0]
 8005ad2:	06da      	lsls	r2, r3, #27
 8005ad4:	bf5e      	ittt	pl
 8005ad6:	682b      	ldrpl	r3, [r5, #0]
 8005ad8:	781b      	ldrbpl	r3, [r3, #0]
 8005ada:	f806 3b01 	strbpl.w	r3, [r6], #1
 8005ade:	682a      	ldr	r2, [r5, #0]
 8005ae0:	686b      	ldr	r3, [r5, #4]
 8005ae2:	3201      	adds	r2, #1
 8005ae4:	602a      	str	r2, [r5, #0]
 8005ae6:	68a2      	ldr	r2, [r4, #8]
 8005ae8:	3b01      	subs	r3, #1
 8005aea:	3a01      	subs	r2, #1
 8005aec:	606b      	str	r3, [r5, #4]
 8005aee:	3701      	adds	r7, #1
 8005af0:	60a2      	str	r2, [r4, #8]
 8005af2:	b142      	cbz	r2, 8005b06 <_scanf_chars+0x8e>
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	dcd7      	bgt.n	8005aa8 <_scanf_chars+0x30>
 8005af8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005afc:	4629      	mov	r1, r5
 8005afe:	4640      	mov	r0, r8
 8005b00:	4798      	blx	r3
 8005b02:	2800      	cmp	r0, #0
 8005b04:	d0d0      	beq.n	8005aa8 <_scanf_chars+0x30>
 8005b06:	6823      	ldr	r3, [r4, #0]
 8005b08:	f013 0310 	ands.w	r3, r3, #16
 8005b0c:	d105      	bne.n	8005b1a <_scanf_chars+0xa2>
 8005b0e:	68e2      	ldr	r2, [r4, #12]
 8005b10:	3201      	adds	r2, #1
 8005b12:	60e2      	str	r2, [r4, #12]
 8005b14:	69a2      	ldr	r2, [r4, #24]
 8005b16:	b102      	cbz	r2, 8005b1a <_scanf_chars+0xa2>
 8005b18:	7033      	strb	r3, [r6, #0]
 8005b1a:	6923      	ldr	r3, [r4, #16]
 8005b1c:	443b      	add	r3, r7
 8005b1e:	6123      	str	r3, [r4, #16]
 8005b20:	2000      	movs	r0, #0
 8005b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b26:	bf00      	nop
 8005b28:	08006b95 	.word	0x08006b95

08005b2c <_scanf_i>:
 8005b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b30:	4698      	mov	r8, r3
 8005b32:	4b74      	ldr	r3, [pc, #464]	; (8005d04 <_scanf_i+0x1d8>)
 8005b34:	460c      	mov	r4, r1
 8005b36:	4682      	mov	sl, r0
 8005b38:	4616      	mov	r6, r2
 8005b3a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005b3e:	b087      	sub	sp, #28
 8005b40:	ab03      	add	r3, sp, #12
 8005b42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005b46:	4b70      	ldr	r3, [pc, #448]	; (8005d08 <_scanf_i+0x1dc>)
 8005b48:	69a1      	ldr	r1, [r4, #24]
 8005b4a:	4a70      	ldr	r2, [pc, #448]	; (8005d0c <_scanf_i+0x1e0>)
 8005b4c:	2903      	cmp	r1, #3
 8005b4e:	bf18      	it	ne
 8005b50:	461a      	movne	r2, r3
 8005b52:	68a3      	ldr	r3, [r4, #8]
 8005b54:	9201      	str	r2, [sp, #4]
 8005b56:	1e5a      	subs	r2, r3, #1
 8005b58:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005b5c:	bf88      	it	hi
 8005b5e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005b62:	4627      	mov	r7, r4
 8005b64:	bf82      	ittt	hi
 8005b66:	eb03 0905 	addhi.w	r9, r3, r5
 8005b6a:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005b6e:	60a3      	strhi	r3, [r4, #8]
 8005b70:	f857 3b1c 	ldr.w	r3, [r7], #28
 8005b74:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8005b78:	bf98      	it	ls
 8005b7a:	f04f 0900 	movls.w	r9, #0
 8005b7e:	6023      	str	r3, [r4, #0]
 8005b80:	463d      	mov	r5, r7
 8005b82:	f04f 0b00 	mov.w	fp, #0
 8005b86:	6831      	ldr	r1, [r6, #0]
 8005b88:	ab03      	add	r3, sp, #12
 8005b8a:	7809      	ldrb	r1, [r1, #0]
 8005b8c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8005b90:	2202      	movs	r2, #2
 8005b92:	f7fa fb25 	bl	80001e0 <memchr>
 8005b96:	b328      	cbz	r0, 8005be4 <_scanf_i+0xb8>
 8005b98:	f1bb 0f01 	cmp.w	fp, #1
 8005b9c:	d159      	bne.n	8005c52 <_scanf_i+0x126>
 8005b9e:	6862      	ldr	r2, [r4, #4]
 8005ba0:	b92a      	cbnz	r2, 8005bae <_scanf_i+0x82>
 8005ba2:	6822      	ldr	r2, [r4, #0]
 8005ba4:	2308      	movs	r3, #8
 8005ba6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005baa:	6063      	str	r3, [r4, #4]
 8005bac:	6022      	str	r2, [r4, #0]
 8005bae:	6822      	ldr	r2, [r4, #0]
 8005bb0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8005bb4:	6022      	str	r2, [r4, #0]
 8005bb6:	68a2      	ldr	r2, [r4, #8]
 8005bb8:	1e51      	subs	r1, r2, #1
 8005bba:	60a1      	str	r1, [r4, #8]
 8005bbc:	b192      	cbz	r2, 8005be4 <_scanf_i+0xb8>
 8005bbe:	6832      	ldr	r2, [r6, #0]
 8005bc0:	1c51      	adds	r1, r2, #1
 8005bc2:	6031      	str	r1, [r6, #0]
 8005bc4:	7812      	ldrb	r2, [r2, #0]
 8005bc6:	f805 2b01 	strb.w	r2, [r5], #1
 8005bca:	6872      	ldr	r2, [r6, #4]
 8005bcc:	3a01      	subs	r2, #1
 8005bce:	2a00      	cmp	r2, #0
 8005bd0:	6072      	str	r2, [r6, #4]
 8005bd2:	dc07      	bgt.n	8005be4 <_scanf_i+0xb8>
 8005bd4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8005bd8:	4631      	mov	r1, r6
 8005bda:	4650      	mov	r0, sl
 8005bdc:	4790      	blx	r2
 8005bde:	2800      	cmp	r0, #0
 8005be0:	f040 8085 	bne.w	8005cee <_scanf_i+0x1c2>
 8005be4:	f10b 0b01 	add.w	fp, fp, #1
 8005be8:	f1bb 0f03 	cmp.w	fp, #3
 8005bec:	d1cb      	bne.n	8005b86 <_scanf_i+0x5a>
 8005bee:	6863      	ldr	r3, [r4, #4]
 8005bf0:	b90b      	cbnz	r3, 8005bf6 <_scanf_i+0xca>
 8005bf2:	230a      	movs	r3, #10
 8005bf4:	6063      	str	r3, [r4, #4]
 8005bf6:	6863      	ldr	r3, [r4, #4]
 8005bf8:	4945      	ldr	r1, [pc, #276]	; (8005d10 <_scanf_i+0x1e4>)
 8005bfa:	6960      	ldr	r0, [r4, #20]
 8005bfc:	1ac9      	subs	r1, r1, r3
 8005bfe:	f000 f949 	bl	8005e94 <__sccl>
 8005c02:	f04f 0b00 	mov.w	fp, #0
 8005c06:	68a3      	ldr	r3, [r4, #8]
 8005c08:	6822      	ldr	r2, [r4, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d03d      	beq.n	8005c8a <_scanf_i+0x15e>
 8005c0e:	6831      	ldr	r1, [r6, #0]
 8005c10:	6960      	ldr	r0, [r4, #20]
 8005c12:	f891 c000 	ldrb.w	ip, [r1]
 8005c16:	f810 000c 	ldrb.w	r0, [r0, ip]
 8005c1a:	2800      	cmp	r0, #0
 8005c1c:	d035      	beq.n	8005c8a <_scanf_i+0x15e>
 8005c1e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8005c22:	d124      	bne.n	8005c6e <_scanf_i+0x142>
 8005c24:	0510      	lsls	r0, r2, #20
 8005c26:	d522      	bpl.n	8005c6e <_scanf_i+0x142>
 8005c28:	f10b 0b01 	add.w	fp, fp, #1
 8005c2c:	f1b9 0f00 	cmp.w	r9, #0
 8005c30:	d003      	beq.n	8005c3a <_scanf_i+0x10e>
 8005c32:	3301      	adds	r3, #1
 8005c34:	f109 39ff 	add.w	r9, r9, #4294967295
 8005c38:	60a3      	str	r3, [r4, #8]
 8005c3a:	6873      	ldr	r3, [r6, #4]
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	6073      	str	r3, [r6, #4]
 8005c42:	dd1b      	ble.n	8005c7c <_scanf_i+0x150>
 8005c44:	6833      	ldr	r3, [r6, #0]
 8005c46:	3301      	adds	r3, #1
 8005c48:	6033      	str	r3, [r6, #0]
 8005c4a:	68a3      	ldr	r3, [r4, #8]
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	60a3      	str	r3, [r4, #8]
 8005c50:	e7d9      	b.n	8005c06 <_scanf_i+0xda>
 8005c52:	f1bb 0f02 	cmp.w	fp, #2
 8005c56:	d1ae      	bne.n	8005bb6 <_scanf_i+0x8a>
 8005c58:	6822      	ldr	r2, [r4, #0]
 8005c5a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8005c5e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005c62:	d1bf      	bne.n	8005be4 <_scanf_i+0xb8>
 8005c64:	2310      	movs	r3, #16
 8005c66:	6063      	str	r3, [r4, #4]
 8005c68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c6c:	e7a2      	b.n	8005bb4 <_scanf_i+0x88>
 8005c6e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8005c72:	6022      	str	r2, [r4, #0]
 8005c74:	780b      	ldrb	r3, [r1, #0]
 8005c76:	f805 3b01 	strb.w	r3, [r5], #1
 8005c7a:	e7de      	b.n	8005c3a <_scanf_i+0x10e>
 8005c7c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005c80:	4631      	mov	r1, r6
 8005c82:	4650      	mov	r0, sl
 8005c84:	4798      	blx	r3
 8005c86:	2800      	cmp	r0, #0
 8005c88:	d0df      	beq.n	8005c4a <_scanf_i+0x11e>
 8005c8a:	6823      	ldr	r3, [r4, #0]
 8005c8c:	05d9      	lsls	r1, r3, #23
 8005c8e:	d50d      	bpl.n	8005cac <_scanf_i+0x180>
 8005c90:	42bd      	cmp	r5, r7
 8005c92:	d909      	bls.n	8005ca8 <_scanf_i+0x17c>
 8005c94:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005c98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005c9c:	4632      	mov	r2, r6
 8005c9e:	4650      	mov	r0, sl
 8005ca0:	4798      	blx	r3
 8005ca2:	f105 39ff 	add.w	r9, r5, #4294967295
 8005ca6:	464d      	mov	r5, r9
 8005ca8:	42bd      	cmp	r5, r7
 8005caa:	d028      	beq.n	8005cfe <_scanf_i+0x1d2>
 8005cac:	6822      	ldr	r2, [r4, #0]
 8005cae:	f012 0210 	ands.w	r2, r2, #16
 8005cb2:	d113      	bne.n	8005cdc <_scanf_i+0x1b0>
 8005cb4:	702a      	strb	r2, [r5, #0]
 8005cb6:	6863      	ldr	r3, [r4, #4]
 8005cb8:	9e01      	ldr	r6, [sp, #4]
 8005cba:	4639      	mov	r1, r7
 8005cbc:	4650      	mov	r0, sl
 8005cbe:	47b0      	blx	r6
 8005cc0:	f8d8 3000 	ldr.w	r3, [r8]
 8005cc4:	6821      	ldr	r1, [r4, #0]
 8005cc6:	1d1a      	adds	r2, r3, #4
 8005cc8:	f8c8 2000 	str.w	r2, [r8]
 8005ccc:	f011 0f20 	tst.w	r1, #32
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	d00f      	beq.n	8005cf4 <_scanf_i+0x1c8>
 8005cd4:	6018      	str	r0, [r3, #0]
 8005cd6:	68e3      	ldr	r3, [r4, #12]
 8005cd8:	3301      	adds	r3, #1
 8005cda:	60e3      	str	r3, [r4, #12]
 8005cdc:	6923      	ldr	r3, [r4, #16]
 8005cde:	1bed      	subs	r5, r5, r7
 8005ce0:	445d      	add	r5, fp
 8005ce2:	442b      	add	r3, r5
 8005ce4:	6123      	str	r3, [r4, #16]
 8005ce6:	2000      	movs	r0, #0
 8005ce8:	b007      	add	sp, #28
 8005cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cee:	f04f 0b00 	mov.w	fp, #0
 8005cf2:	e7ca      	b.n	8005c8a <_scanf_i+0x15e>
 8005cf4:	07ca      	lsls	r2, r1, #31
 8005cf6:	bf4c      	ite	mi
 8005cf8:	8018      	strhmi	r0, [r3, #0]
 8005cfa:	6018      	strpl	r0, [r3, #0]
 8005cfc:	e7eb      	b.n	8005cd6 <_scanf_i+0x1aa>
 8005cfe:	2001      	movs	r0, #1
 8005d00:	e7f2      	b.n	8005ce8 <_scanf_i+0x1bc>
 8005d02:	bf00      	nop
 8005d04:	08006aa4 	.word	0x08006aa4
 8005d08:	08006211 	.word	0x08006211
 8005d0c:	08006129 	.word	0x08006129
 8005d10:	08006b89 	.word	0x08006b89

08005d14 <__sflush_r>:
 8005d14:	898a      	ldrh	r2, [r1, #12]
 8005d16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d1a:	4605      	mov	r5, r0
 8005d1c:	0710      	lsls	r0, r2, #28
 8005d1e:	460c      	mov	r4, r1
 8005d20:	d458      	bmi.n	8005dd4 <__sflush_r+0xc0>
 8005d22:	684b      	ldr	r3, [r1, #4]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	dc05      	bgt.n	8005d34 <__sflush_r+0x20>
 8005d28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	dc02      	bgt.n	8005d34 <__sflush_r+0x20>
 8005d2e:	2000      	movs	r0, #0
 8005d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d36:	2e00      	cmp	r6, #0
 8005d38:	d0f9      	beq.n	8005d2e <__sflush_r+0x1a>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d40:	682f      	ldr	r7, [r5, #0]
 8005d42:	6a21      	ldr	r1, [r4, #32]
 8005d44:	602b      	str	r3, [r5, #0]
 8005d46:	d032      	beq.n	8005dae <__sflush_r+0x9a>
 8005d48:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d4a:	89a3      	ldrh	r3, [r4, #12]
 8005d4c:	075a      	lsls	r2, r3, #29
 8005d4e:	d505      	bpl.n	8005d5c <__sflush_r+0x48>
 8005d50:	6863      	ldr	r3, [r4, #4]
 8005d52:	1ac0      	subs	r0, r0, r3
 8005d54:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d56:	b10b      	cbz	r3, 8005d5c <__sflush_r+0x48>
 8005d58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d5a:	1ac0      	subs	r0, r0, r3
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	4602      	mov	r2, r0
 8005d60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d62:	6a21      	ldr	r1, [r4, #32]
 8005d64:	4628      	mov	r0, r5
 8005d66:	47b0      	blx	r6
 8005d68:	1c43      	adds	r3, r0, #1
 8005d6a:	89a3      	ldrh	r3, [r4, #12]
 8005d6c:	d106      	bne.n	8005d7c <__sflush_r+0x68>
 8005d6e:	6829      	ldr	r1, [r5, #0]
 8005d70:	291d      	cmp	r1, #29
 8005d72:	d82b      	bhi.n	8005dcc <__sflush_r+0xb8>
 8005d74:	4a29      	ldr	r2, [pc, #164]	; (8005e1c <__sflush_r+0x108>)
 8005d76:	410a      	asrs	r2, r1
 8005d78:	07d6      	lsls	r6, r2, #31
 8005d7a:	d427      	bmi.n	8005dcc <__sflush_r+0xb8>
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	6062      	str	r2, [r4, #4]
 8005d80:	04d9      	lsls	r1, r3, #19
 8005d82:	6922      	ldr	r2, [r4, #16]
 8005d84:	6022      	str	r2, [r4, #0]
 8005d86:	d504      	bpl.n	8005d92 <__sflush_r+0x7e>
 8005d88:	1c42      	adds	r2, r0, #1
 8005d8a:	d101      	bne.n	8005d90 <__sflush_r+0x7c>
 8005d8c:	682b      	ldr	r3, [r5, #0]
 8005d8e:	b903      	cbnz	r3, 8005d92 <__sflush_r+0x7e>
 8005d90:	6560      	str	r0, [r4, #84]	; 0x54
 8005d92:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d94:	602f      	str	r7, [r5, #0]
 8005d96:	2900      	cmp	r1, #0
 8005d98:	d0c9      	beq.n	8005d2e <__sflush_r+0x1a>
 8005d9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d9e:	4299      	cmp	r1, r3
 8005da0:	d002      	beq.n	8005da8 <__sflush_r+0x94>
 8005da2:	4628      	mov	r0, r5
 8005da4:	f7ff fb96 	bl	80054d4 <_free_r>
 8005da8:	2000      	movs	r0, #0
 8005daa:	6360      	str	r0, [r4, #52]	; 0x34
 8005dac:	e7c0      	b.n	8005d30 <__sflush_r+0x1c>
 8005dae:	2301      	movs	r3, #1
 8005db0:	4628      	mov	r0, r5
 8005db2:	47b0      	blx	r6
 8005db4:	1c41      	adds	r1, r0, #1
 8005db6:	d1c8      	bne.n	8005d4a <__sflush_r+0x36>
 8005db8:	682b      	ldr	r3, [r5, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d0c5      	beq.n	8005d4a <__sflush_r+0x36>
 8005dbe:	2b1d      	cmp	r3, #29
 8005dc0:	d001      	beq.n	8005dc6 <__sflush_r+0xb2>
 8005dc2:	2b16      	cmp	r3, #22
 8005dc4:	d101      	bne.n	8005dca <__sflush_r+0xb6>
 8005dc6:	602f      	str	r7, [r5, #0]
 8005dc8:	e7b1      	b.n	8005d2e <__sflush_r+0x1a>
 8005dca:	89a3      	ldrh	r3, [r4, #12]
 8005dcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dd0:	81a3      	strh	r3, [r4, #12]
 8005dd2:	e7ad      	b.n	8005d30 <__sflush_r+0x1c>
 8005dd4:	690f      	ldr	r7, [r1, #16]
 8005dd6:	2f00      	cmp	r7, #0
 8005dd8:	d0a9      	beq.n	8005d2e <__sflush_r+0x1a>
 8005dda:	0793      	lsls	r3, r2, #30
 8005ddc:	680e      	ldr	r6, [r1, #0]
 8005dde:	bf08      	it	eq
 8005de0:	694b      	ldreq	r3, [r1, #20]
 8005de2:	600f      	str	r7, [r1, #0]
 8005de4:	bf18      	it	ne
 8005de6:	2300      	movne	r3, #0
 8005de8:	eba6 0807 	sub.w	r8, r6, r7
 8005dec:	608b      	str	r3, [r1, #8]
 8005dee:	f1b8 0f00 	cmp.w	r8, #0
 8005df2:	dd9c      	ble.n	8005d2e <__sflush_r+0x1a>
 8005df4:	6a21      	ldr	r1, [r4, #32]
 8005df6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005df8:	4643      	mov	r3, r8
 8005dfa:	463a      	mov	r2, r7
 8005dfc:	4628      	mov	r0, r5
 8005dfe:	47b0      	blx	r6
 8005e00:	2800      	cmp	r0, #0
 8005e02:	dc06      	bgt.n	8005e12 <__sflush_r+0xfe>
 8005e04:	89a3      	ldrh	r3, [r4, #12]
 8005e06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e0a:	81a3      	strh	r3, [r4, #12]
 8005e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e10:	e78e      	b.n	8005d30 <__sflush_r+0x1c>
 8005e12:	4407      	add	r7, r0
 8005e14:	eba8 0800 	sub.w	r8, r8, r0
 8005e18:	e7e9      	b.n	8005dee <__sflush_r+0xda>
 8005e1a:	bf00      	nop
 8005e1c:	dfbffffe 	.word	0xdfbffffe

08005e20 <_fflush_r>:
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	690b      	ldr	r3, [r1, #16]
 8005e24:	4605      	mov	r5, r0
 8005e26:	460c      	mov	r4, r1
 8005e28:	b913      	cbnz	r3, 8005e30 <_fflush_r+0x10>
 8005e2a:	2500      	movs	r5, #0
 8005e2c:	4628      	mov	r0, r5
 8005e2e:	bd38      	pop	{r3, r4, r5, pc}
 8005e30:	b118      	cbz	r0, 8005e3a <_fflush_r+0x1a>
 8005e32:	6a03      	ldr	r3, [r0, #32]
 8005e34:	b90b      	cbnz	r3, 8005e3a <_fflush_r+0x1a>
 8005e36:	f7ff f9af 	bl	8005198 <__sinit>
 8005e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d0f3      	beq.n	8005e2a <_fflush_r+0xa>
 8005e42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e44:	07d0      	lsls	r0, r2, #31
 8005e46:	d404      	bmi.n	8005e52 <_fflush_r+0x32>
 8005e48:	0599      	lsls	r1, r3, #22
 8005e4a:	d402      	bmi.n	8005e52 <_fflush_r+0x32>
 8005e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e4e:	f7ff fb20 	bl	8005492 <__retarget_lock_acquire_recursive>
 8005e52:	4628      	mov	r0, r5
 8005e54:	4621      	mov	r1, r4
 8005e56:	f7ff ff5d 	bl	8005d14 <__sflush_r>
 8005e5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e5c:	07da      	lsls	r2, r3, #31
 8005e5e:	4605      	mov	r5, r0
 8005e60:	d4e4      	bmi.n	8005e2c <_fflush_r+0xc>
 8005e62:	89a3      	ldrh	r3, [r4, #12]
 8005e64:	059b      	lsls	r3, r3, #22
 8005e66:	d4e1      	bmi.n	8005e2c <_fflush_r+0xc>
 8005e68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e6a:	f7ff fb13 	bl	8005494 <__retarget_lock_release_recursive>
 8005e6e:	e7dd      	b.n	8005e2c <_fflush_r+0xc>

08005e70 <fiprintf>:
 8005e70:	b40e      	push	{r1, r2, r3}
 8005e72:	b503      	push	{r0, r1, lr}
 8005e74:	4601      	mov	r1, r0
 8005e76:	ab03      	add	r3, sp, #12
 8005e78:	4805      	ldr	r0, [pc, #20]	; (8005e90 <fiprintf+0x20>)
 8005e7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e7e:	6800      	ldr	r0, [r0, #0]
 8005e80:	9301      	str	r3, [sp, #4]
 8005e82:	f000 f9f1 	bl	8006268 <_vfiprintf_r>
 8005e86:	b002      	add	sp, #8
 8005e88:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e8c:	b003      	add	sp, #12
 8005e8e:	4770      	bx	lr
 8005e90:	20000068 	.word	0x20000068

08005e94 <__sccl>:
 8005e94:	b570      	push	{r4, r5, r6, lr}
 8005e96:	780b      	ldrb	r3, [r1, #0]
 8005e98:	4604      	mov	r4, r0
 8005e9a:	2b5e      	cmp	r3, #94	; 0x5e
 8005e9c:	bf0b      	itete	eq
 8005e9e:	784b      	ldrbeq	r3, [r1, #1]
 8005ea0:	1c4a      	addne	r2, r1, #1
 8005ea2:	1c8a      	addeq	r2, r1, #2
 8005ea4:	2100      	movne	r1, #0
 8005ea6:	bf08      	it	eq
 8005ea8:	2101      	moveq	r1, #1
 8005eaa:	3801      	subs	r0, #1
 8005eac:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8005eb0:	f800 1f01 	strb.w	r1, [r0, #1]!
 8005eb4:	42a8      	cmp	r0, r5
 8005eb6:	d1fb      	bne.n	8005eb0 <__sccl+0x1c>
 8005eb8:	b90b      	cbnz	r3, 8005ebe <__sccl+0x2a>
 8005eba:	1e50      	subs	r0, r2, #1
 8005ebc:	bd70      	pop	{r4, r5, r6, pc}
 8005ebe:	f081 0101 	eor.w	r1, r1, #1
 8005ec2:	54e1      	strb	r1, [r4, r3]
 8005ec4:	4610      	mov	r0, r2
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005ecc:	2d2d      	cmp	r5, #45	; 0x2d
 8005ece:	d005      	beq.n	8005edc <__sccl+0x48>
 8005ed0:	2d5d      	cmp	r5, #93	; 0x5d
 8005ed2:	d016      	beq.n	8005f02 <__sccl+0x6e>
 8005ed4:	2d00      	cmp	r5, #0
 8005ed6:	d0f1      	beq.n	8005ebc <__sccl+0x28>
 8005ed8:	462b      	mov	r3, r5
 8005eda:	e7f2      	b.n	8005ec2 <__sccl+0x2e>
 8005edc:	7846      	ldrb	r6, [r0, #1]
 8005ede:	2e5d      	cmp	r6, #93	; 0x5d
 8005ee0:	d0fa      	beq.n	8005ed8 <__sccl+0x44>
 8005ee2:	42b3      	cmp	r3, r6
 8005ee4:	dcf8      	bgt.n	8005ed8 <__sccl+0x44>
 8005ee6:	3002      	adds	r0, #2
 8005ee8:	461a      	mov	r2, r3
 8005eea:	3201      	adds	r2, #1
 8005eec:	4296      	cmp	r6, r2
 8005eee:	54a1      	strb	r1, [r4, r2]
 8005ef0:	dcfb      	bgt.n	8005eea <__sccl+0x56>
 8005ef2:	1af2      	subs	r2, r6, r3
 8005ef4:	3a01      	subs	r2, #1
 8005ef6:	1c5d      	adds	r5, r3, #1
 8005ef8:	42b3      	cmp	r3, r6
 8005efa:	bfa8      	it	ge
 8005efc:	2200      	movge	r2, #0
 8005efe:	18ab      	adds	r3, r5, r2
 8005f00:	e7e1      	b.n	8005ec6 <__sccl+0x32>
 8005f02:	4610      	mov	r0, r2
 8005f04:	e7da      	b.n	8005ebc <__sccl+0x28>

08005f06 <__submore>:
 8005f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f0a:	460c      	mov	r4, r1
 8005f0c:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005f0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f12:	4299      	cmp	r1, r3
 8005f14:	d11d      	bne.n	8005f52 <__submore+0x4c>
 8005f16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005f1a:	f7ff fb4f 	bl	80055bc <_malloc_r>
 8005f1e:	b918      	cbnz	r0, 8005f28 <__submore+0x22>
 8005f20:	f04f 30ff 	mov.w	r0, #4294967295
 8005f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f2c:	63a3      	str	r3, [r4, #56]	; 0x38
 8005f2e:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005f32:	6360      	str	r0, [r4, #52]	; 0x34
 8005f34:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8005f38:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005f3c:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8005f40:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005f44:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8005f48:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8005f4c:	6020      	str	r0, [r4, #0]
 8005f4e:	2000      	movs	r0, #0
 8005f50:	e7e8      	b.n	8005f24 <__submore+0x1e>
 8005f52:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005f54:	0077      	lsls	r7, r6, #1
 8005f56:	463a      	mov	r2, r7
 8005f58:	f000 f835 	bl	8005fc6 <_realloc_r>
 8005f5c:	4605      	mov	r5, r0
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	d0de      	beq.n	8005f20 <__submore+0x1a>
 8005f62:	eb00 0806 	add.w	r8, r0, r6
 8005f66:	4601      	mov	r1, r0
 8005f68:	4632      	mov	r2, r6
 8005f6a:	4640      	mov	r0, r8
 8005f6c:	f000 f816 	bl	8005f9c <memcpy>
 8005f70:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8005f74:	f8c4 8000 	str.w	r8, [r4]
 8005f78:	e7e9      	b.n	8005f4e <__submore+0x48>
	...

08005f7c <_sbrk_r>:
 8005f7c:	b538      	push	{r3, r4, r5, lr}
 8005f7e:	4d06      	ldr	r5, [pc, #24]	; (8005f98 <_sbrk_r+0x1c>)
 8005f80:	2300      	movs	r3, #0
 8005f82:	4604      	mov	r4, r0
 8005f84:	4608      	mov	r0, r1
 8005f86:	602b      	str	r3, [r5, #0]
 8005f88:	f7fb ffae 	bl	8001ee8 <_sbrk>
 8005f8c:	1c43      	adds	r3, r0, #1
 8005f8e:	d102      	bne.n	8005f96 <_sbrk_r+0x1a>
 8005f90:	682b      	ldr	r3, [r5, #0]
 8005f92:	b103      	cbz	r3, 8005f96 <_sbrk_r+0x1a>
 8005f94:	6023      	str	r3, [r4, #0]
 8005f96:	bd38      	pop	{r3, r4, r5, pc}
 8005f98:	200001d4 	.word	0x200001d4

08005f9c <memcpy>:
 8005f9c:	440a      	add	r2, r1
 8005f9e:	4291      	cmp	r1, r2
 8005fa0:	f100 33ff 	add.w	r3, r0, #4294967295
 8005fa4:	d100      	bne.n	8005fa8 <memcpy+0xc>
 8005fa6:	4770      	bx	lr
 8005fa8:	b510      	push	{r4, lr}
 8005faa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fb2:	4291      	cmp	r1, r2
 8005fb4:	d1f9      	bne.n	8005faa <memcpy+0xe>
 8005fb6:	bd10      	pop	{r4, pc}

08005fb8 <abort>:
 8005fb8:	b508      	push	{r3, lr}
 8005fba:	2006      	movs	r0, #6
 8005fbc:	f000 fcbc 	bl	8006938 <raise>
 8005fc0:	2001      	movs	r0, #1
 8005fc2:	f7fb ff19 	bl	8001df8 <_exit>

08005fc6 <_realloc_r>:
 8005fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fca:	4680      	mov	r8, r0
 8005fcc:	4614      	mov	r4, r2
 8005fce:	460e      	mov	r6, r1
 8005fd0:	b921      	cbnz	r1, 8005fdc <_realloc_r+0x16>
 8005fd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005fd6:	4611      	mov	r1, r2
 8005fd8:	f7ff baf0 	b.w	80055bc <_malloc_r>
 8005fdc:	b92a      	cbnz	r2, 8005fea <_realloc_r+0x24>
 8005fde:	f7ff fa79 	bl	80054d4 <_free_r>
 8005fe2:	4625      	mov	r5, r4
 8005fe4:	4628      	mov	r0, r5
 8005fe6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fea:	f000 fcc1 	bl	8006970 <_malloc_usable_size_r>
 8005fee:	4284      	cmp	r4, r0
 8005ff0:	4607      	mov	r7, r0
 8005ff2:	d802      	bhi.n	8005ffa <_realloc_r+0x34>
 8005ff4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005ff8:	d812      	bhi.n	8006020 <_realloc_r+0x5a>
 8005ffa:	4621      	mov	r1, r4
 8005ffc:	4640      	mov	r0, r8
 8005ffe:	f7ff fadd 	bl	80055bc <_malloc_r>
 8006002:	4605      	mov	r5, r0
 8006004:	2800      	cmp	r0, #0
 8006006:	d0ed      	beq.n	8005fe4 <_realloc_r+0x1e>
 8006008:	42bc      	cmp	r4, r7
 800600a:	4622      	mov	r2, r4
 800600c:	4631      	mov	r1, r6
 800600e:	bf28      	it	cs
 8006010:	463a      	movcs	r2, r7
 8006012:	f7ff ffc3 	bl	8005f9c <memcpy>
 8006016:	4631      	mov	r1, r6
 8006018:	4640      	mov	r0, r8
 800601a:	f7ff fa5b 	bl	80054d4 <_free_r>
 800601e:	e7e1      	b.n	8005fe4 <_realloc_r+0x1e>
 8006020:	4635      	mov	r5, r6
 8006022:	e7df      	b.n	8005fe4 <_realloc_r+0x1e>

08006024 <_strtol_l.constprop.0>:
 8006024:	2b01      	cmp	r3, #1
 8006026:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800602a:	d001      	beq.n	8006030 <_strtol_l.constprop.0+0xc>
 800602c:	2b24      	cmp	r3, #36	; 0x24
 800602e:	d906      	bls.n	800603e <_strtol_l.constprop.0+0x1a>
 8006030:	f7ff fa04 	bl	800543c <__errno>
 8006034:	2316      	movs	r3, #22
 8006036:	6003      	str	r3, [r0, #0]
 8006038:	2000      	movs	r0, #0
 800603a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800603e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006124 <_strtol_l.constprop.0+0x100>
 8006042:	460d      	mov	r5, r1
 8006044:	462e      	mov	r6, r5
 8006046:	f815 4b01 	ldrb.w	r4, [r5], #1
 800604a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800604e:	f017 0708 	ands.w	r7, r7, #8
 8006052:	d1f7      	bne.n	8006044 <_strtol_l.constprop.0+0x20>
 8006054:	2c2d      	cmp	r4, #45	; 0x2d
 8006056:	d132      	bne.n	80060be <_strtol_l.constprop.0+0x9a>
 8006058:	782c      	ldrb	r4, [r5, #0]
 800605a:	2701      	movs	r7, #1
 800605c:	1cb5      	adds	r5, r6, #2
 800605e:	2b00      	cmp	r3, #0
 8006060:	d05b      	beq.n	800611a <_strtol_l.constprop.0+0xf6>
 8006062:	2b10      	cmp	r3, #16
 8006064:	d109      	bne.n	800607a <_strtol_l.constprop.0+0x56>
 8006066:	2c30      	cmp	r4, #48	; 0x30
 8006068:	d107      	bne.n	800607a <_strtol_l.constprop.0+0x56>
 800606a:	782c      	ldrb	r4, [r5, #0]
 800606c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006070:	2c58      	cmp	r4, #88	; 0x58
 8006072:	d14d      	bne.n	8006110 <_strtol_l.constprop.0+0xec>
 8006074:	786c      	ldrb	r4, [r5, #1]
 8006076:	2310      	movs	r3, #16
 8006078:	3502      	adds	r5, #2
 800607a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800607e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006082:	f04f 0e00 	mov.w	lr, #0
 8006086:	fbb8 f9f3 	udiv	r9, r8, r3
 800608a:	4676      	mov	r6, lr
 800608c:	fb03 8a19 	mls	sl, r3, r9, r8
 8006090:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006094:	f1bc 0f09 	cmp.w	ip, #9
 8006098:	d816      	bhi.n	80060c8 <_strtol_l.constprop.0+0xa4>
 800609a:	4664      	mov	r4, ip
 800609c:	42a3      	cmp	r3, r4
 800609e:	dd24      	ble.n	80060ea <_strtol_l.constprop.0+0xc6>
 80060a0:	f1be 3fff 	cmp.w	lr, #4294967295
 80060a4:	d008      	beq.n	80060b8 <_strtol_l.constprop.0+0x94>
 80060a6:	45b1      	cmp	r9, r6
 80060a8:	d31c      	bcc.n	80060e4 <_strtol_l.constprop.0+0xc0>
 80060aa:	d101      	bne.n	80060b0 <_strtol_l.constprop.0+0x8c>
 80060ac:	45a2      	cmp	sl, r4
 80060ae:	db19      	blt.n	80060e4 <_strtol_l.constprop.0+0xc0>
 80060b0:	fb06 4603 	mla	r6, r6, r3, r4
 80060b4:	f04f 0e01 	mov.w	lr, #1
 80060b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80060bc:	e7e8      	b.n	8006090 <_strtol_l.constprop.0+0x6c>
 80060be:	2c2b      	cmp	r4, #43	; 0x2b
 80060c0:	bf04      	itt	eq
 80060c2:	782c      	ldrbeq	r4, [r5, #0]
 80060c4:	1cb5      	addeq	r5, r6, #2
 80060c6:	e7ca      	b.n	800605e <_strtol_l.constprop.0+0x3a>
 80060c8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80060cc:	f1bc 0f19 	cmp.w	ip, #25
 80060d0:	d801      	bhi.n	80060d6 <_strtol_l.constprop.0+0xb2>
 80060d2:	3c37      	subs	r4, #55	; 0x37
 80060d4:	e7e2      	b.n	800609c <_strtol_l.constprop.0+0x78>
 80060d6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80060da:	f1bc 0f19 	cmp.w	ip, #25
 80060de:	d804      	bhi.n	80060ea <_strtol_l.constprop.0+0xc6>
 80060e0:	3c57      	subs	r4, #87	; 0x57
 80060e2:	e7db      	b.n	800609c <_strtol_l.constprop.0+0x78>
 80060e4:	f04f 3eff 	mov.w	lr, #4294967295
 80060e8:	e7e6      	b.n	80060b8 <_strtol_l.constprop.0+0x94>
 80060ea:	f1be 3fff 	cmp.w	lr, #4294967295
 80060ee:	d105      	bne.n	80060fc <_strtol_l.constprop.0+0xd8>
 80060f0:	2322      	movs	r3, #34	; 0x22
 80060f2:	6003      	str	r3, [r0, #0]
 80060f4:	4646      	mov	r6, r8
 80060f6:	b942      	cbnz	r2, 800610a <_strtol_l.constprop.0+0xe6>
 80060f8:	4630      	mov	r0, r6
 80060fa:	e79e      	b.n	800603a <_strtol_l.constprop.0+0x16>
 80060fc:	b107      	cbz	r7, 8006100 <_strtol_l.constprop.0+0xdc>
 80060fe:	4276      	negs	r6, r6
 8006100:	2a00      	cmp	r2, #0
 8006102:	d0f9      	beq.n	80060f8 <_strtol_l.constprop.0+0xd4>
 8006104:	f1be 0f00 	cmp.w	lr, #0
 8006108:	d000      	beq.n	800610c <_strtol_l.constprop.0+0xe8>
 800610a:	1e69      	subs	r1, r5, #1
 800610c:	6011      	str	r1, [r2, #0]
 800610e:	e7f3      	b.n	80060f8 <_strtol_l.constprop.0+0xd4>
 8006110:	2430      	movs	r4, #48	; 0x30
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1b1      	bne.n	800607a <_strtol_l.constprop.0+0x56>
 8006116:	2308      	movs	r3, #8
 8006118:	e7af      	b.n	800607a <_strtol_l.constprop.0+0x56>
 800611a:	2c30      	cmp	r4, #48	; 0x30
 800611c:	d0a5      	beq.n	800606a <_strtol_l.constprop.0+0x46>
 800611e:	230a      	movs	r3, #10
 8006120:	e7ab      	b.n	800607a <_strtol_l.constprop.0+0x56>
 8006122:	bf00      	nop
 8006124:	08006b95 	.word	0x08006b95

08006128 <_strtol_r>:
 8006128:	f7ff bf7c 	b.w	8006024 <_strtol_l.constprop.0>

0800612c <_strtoul_l.constprop.0>:
 800612c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006130:	4f36      	ldr	r7, [pc, #216]	; (800620c <_strtoul_l.constprop.0+0xe0>)
 8006132:	4686      	mov	lr, r0
 8006134:	460d      	mov	r5, r1
 8006136:	4628      	mov	r0, r5
 8006138:	f815 4b01 	ldrb.w	r4, [r5], #1
 800613c:	5d3e      	ldrb	r6, [r7, r4]
 800613e:	f016 0608 	ands.w	r6, r6, #8
 8006142:	d1f8      	bne.n	8006136 <_strtoul_l.constprop.0+0xa>
 8006144:	2c2d      	cmp	r4, #45	; 0x2d
 8006146:	d130      	bne.n	80061aa <_strtoul_l.constprop.0+0x7e>
 8006148:	782c      	ldrb	r4, [r5, #0]
 800614a:	2601      	movs	r6, #1
 800614c:	1c85      	adds	r5, r0, #2
 800614e:	2b00      	cmp	r3, #0
 8006150:	d057      	beq.n	8006202 <_strtoul_l.constprop.0+0xd6>
 8006152:	2b10      	cmp	r3, #16
 8006154:	d109      	bne.n	800616a <_strtoul_l.constprop.0+0x3e>
 8006156:	2c30      	cmp	r4, #48	; 0x30
 8006158:	d107      	bne.n	800616a <_strtoul_l.constprop.0+0x3e>
 800615a:	7828      	ldrb	r0, [r5, #0]
 800615c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006160:	2858      	cmp	r0, #88	; 0x58
 8006162:	d149      	bne.n	80061f8 <_strtoul_l.constprop.0+0xcc>
 8006164:	786c      	ldrb	r4, [r5, #1]
 8006166:	2310      	movs	r3, #16
 8006168:	3502      	adds	r5, #2
 800616a:	f04f 38ff 	mov.w	r8, #4294967295
 800616e:	2700      	movs	r7, #0
 8006170:	fbb8 f8f3 	udiv	r8, r8, r3
 8006174:	fb03 f908 	mul.w	r9, r3, r8
 8006178:	ea6f 0909 	mvn.w	r9, r9
 800617c:	4638      	mov	r0, r7
 800617e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006182:	f1bc 0f09 	cmp.w	ip, #9
 8006186:	d815      	bhi.n	80061b4 <_strtoul_l.constprop.0+0x88>
 8006188:	4664      	mov	r4, ip
 800618a:	42a3      	cmp	r3, r4
 800618c:	dd23      	ble.n	80061d6 <_strtoul_l.constprop.0+0xaa>
 800618e:	f1b7 3fff 	cmp.w	r7, #4294967295
 8006192:	d007      	beq.n	80061a4 <_strtoul_l.constprop.0+0x78>
 8006194:	4580      	cmp	r8, r0
 8006196:	d31b      	bcc.n	80061d0 <_strtoul_l.constprop.0+0xa4>
 8006198:	d101      	bne.n	800619e <_strtoul_l.constprop.0+0x72>
 800619a:	45a1      	cmp	r9, r4
 800619c:	db18      	blt.n	80061d0 <_strtoul_l.constprop.0+0xa4>
 800619e:	fb00 4003 	mla	r0, r0, r3, r4
 80061a2:	2701      	movs	r7, #1
 80061a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80061a8:	e7e9      	b.n	800617e <_strtoul_l.constprop.0+0x52>
 80061aa:	2c2b      	cmp	r4, #43	; 0x2b
 80061ac:	bf04      	itt	eq
 80061ae:	782c      	ldrbeq	r4, [r5, #0]
 80061b0:	1c85      	addeq	r5, r0, #2
 80061b2:	e7cc      	b.n	800614e <_strtoul_l.constprop.0+0x22>
 80061b4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80061b8:	f1bc 0f19 	cmp.w	ip, #25
 80061bc:	d801      	bhi.n	80061c2 <_strtoul_l.constprop.0+0x96>
 80061be:	3c37      	subs	r4, #55	; 0x37
 80061c0:	e7e3      	b.n	800618a <_strtoul_l.constprop.0+0x5e>
 80061c2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80061c6:	f1bc 0f19 	cmp.w	ip, #25
 80061ca:	d804      	bhi.n	80061d6 <_strtoul_l.constprop.0+0xaa>
 80061cc:	3c57      	subs	r4, #87	; 0x57
 80061ce:	e7dc      	b.n	800618a <_strtoul_l.constprop.0+0x5e>
 80061d0:	f04f 37ff 	mov.w	r7, #4294967295
 80061d4:	e7e6      	b.n	80061a4 <_strtoul_l.constprop.0+0x78>
 80061d6:	1c7b      	adds	r3, r7, #1
 80061d8:	d106      	bne.n	80061e8 <_strtoul_l.constprop.0+0xbc>
 80061da:	2322      	movs	r3, #34	; 0x22
 80061dc:	f8ce 3000 	str.w	r3, [lr]
 80061e0:	4638      	mov	r0, r7
 80061e2:	b932      	cbnz	r2, 80061f2 <_strtoul_l.constprop.0+0xc6>
 80061e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80061e8:	b106      	cbz	r6, 80061ec <_strtoul_l.constprop.0+0xc0>
 80061ea:	4240      	negs	r0, r0
 80061ec:	2a00      	cmp	r2, #0
 80061ee:	d0f9      	beq.n	80061e4 <_strtoul_l.constprop.0+0xb8>
 80061f0:	b107      	cbz	r7, 80061f4 <_strtoul_l.constprop.0+0xc8>
 80061f2:	1e69      	subs	r1, r5, #1
 80061f4:	6011      	str	r1, [r2, #0]
 80061f6:	e7f5      	b.n	80061e4 <_strtoul_l.constprop.0+0xb8>
 80061f8:	2430      	movs	r4, #48	; 0x30
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d1b5      	bne.n	800616a <_strtoul_l.constprop.0+0x3e>
 80061fe:	2308      	movs	r3, #8
 8006200:	e7b3      	b.n	800616a <_strtoul_l.constprop.0+0x3e>
 8006202:	2c30      	cmp	r4, #48	; 0x30
 8006204:	d0a9      	beq.n	800615a <_strtoul_l.constprop.0+0x2e>
 8006206:	230a      	movs	r3, #10
 8006208:	e7af      	b.n	800616a <_strtoul_l.constprop.0+0x3e>
 800620a:	bf00      	nop
 800620c:	08006b95 	.word	0x08006b95

08006210 <_strtoul_r>:
 8006210:	f7ff bf8c 	b.w	800612c <_strtoul_l.constprop.0>

08006214 <__sfputc_r>:
 8006214:	6893      	ldr	r3, [r2, #8]
 8006216:	3b01      	subs	r3, #1
 8006218:	2b00      	cmp	r3, #0
 800621a:	b410      	push	{r4}
 800621c:	6093      	str	r3, [r2, #8]
 800621e:	da08      	bge.n	8006232 <__sfputc_r+0x1e>
 8006220:	6994      	ldr	r4, [r2, #24]
 8006222:	42a3      	cmp	r3, r4
 8006224:	db01      	blt.n	800622a <__sfputc_r+0x16>
 8006226:	290a      	cmp	r1, #10
 8006228:	d103      	bne.n	8006232 <__sfputc_r+0x1e>
 800622a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800622e:	f000 bac5 	b.w	80067bc <__swbuf_r>
 8006232:	6813      	ldr	r3, [r2, #0]
 8006234:	1c58      	adds	r0, r3, #1
 8006236:	6010      	str	r0, [r2, #0]
 8006238:	7019      	strb	r1, [r3, #0]
 800623a:	4608      	mov	r0, r1
 800623c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006240:	4770      	bx	lr

08006242 <__sfputs_r>:
 8006242:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006244:	4606      	mov	r6, r0
 8006246:	460f      	mov	r7, r1
 8006248:	4614      	mov	r4, r2
 800624a:	18d5      	adds	r5, r2, r3
 800624c:	42ac      	cmp	r4, r5
 800624e:	d101      	bne.n	8006254 <__sfputs_r+0x12>
 8006250:	2000      	movs	r0, #0
 8006252:	e007      	b.n	8006264 <__sfputs_r+0x22>
 8006254:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006258:	463a      	mov	r2, r7
 800625a:	4630      	mov	r0, r6
 800625c:	f7ff ffda 	bl	8006214 <__sfputc_r>
 8006260:	1c43      	adds	r3, r0, #1
 8006262:	d1f3      	bne.n	800624c <__sfputs_r+0xa>
 8006264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006268 <_vfiprintf_r>:
 8006268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800626c:	460d      	mov	r5, r1
 800626e:	b09d      	sub	sp, #116	; 0x74
 8006270:	4614      	mov	r4, r2
 8006272:	4698      	mov	r8, r3
 8006274:	4606      	mov	r6, r0
 8006276:	b118      	cbz	r0, 8006280 <_vfiprintf_r+0x18>
 8006278:	6a03      	ldr	r3, [r0, #32]
 800627a:	b90b      	cbnz	r3, 8006280 <_vfiprintf_r+0x18>
 800627c:	f7fe ff8c 	bl	8005198 <__sinit>
 8006280:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006282:	07d9      	lsls	r1, r3, #31
 8006284:	d405      	bmi.n	8006292 <_vfiprintf_r+0x2a>
 8006286:	89ab      	ldrh	r3, [r5, #12]
 8006288:	059a      	lsls	r2, r3, #22
 800628a:	d402      	bmi.n	8006292 <_vfiprintf_r+0x2a>
 800628c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800628e:	f7ff f900 	bl	8005492 <__retarget_lock_acquire_recursive>
 8006292:	89ab      	ldrh	r3, [r5, #12]
 8006294:	071b      	lsls	r3, r3, #28
 8006296:	d501      	bpl.n	800629c <_vfiprintf_r+0x34>
 8006298:	692b      	ldr	r3, [r5, #16]
 800629a:	b99b      	cbnz	r3, 80062c4 <_vfiprintf_r+0x5c>
 800629c:	4629      	mov	r1, r5
 800629e:	4630      	mov	r0, r6
 80062a0:	f000 faca 	bl	8006838 <__swsetup_r>
 80062a4:	b170      	cbz	r0, 80062c4 <_vfiprintf_r+0x5c>
 80062a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062a8:	07dc      	lsls	r4, r3, #31
 80062aa:	d504      	bpl.n	80062b6 <_vfiprintf_r+0x4e>
 80062ac:	f04f 30ff 	mov.w	r0, #4294967295
 80062b0:	b01d      	add	sp, #116	; 0x74
 80062b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062b6:	89ab      	ldrh	r3, [r5, #12]
 80062b8:	0598      	lsls	r0, r3, #22
 80062ba:	d4f7      	bmi.n	80062ac <_vfiprintf_r+0x44>
 80062bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062be:	f7ff f8e9 	bl	8005494 <__retarget_lock_release_recursive>
 80062c2:	e7f3      	b.n	80062ac <_vfiprintf_r+0x44>
 80062c4:	2300      	movs	r3, #0
 80062c6:	9309      	str	r3, [sp, #36]	; 0x24
 80062c8:	2320      	movs	r3, #32
 80062ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80062ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80062d2:	2330      	movs	r3, #48	; 0x30
 80062d4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006488 <_vfiprintf_r+0x220>
 80062d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062dc:	f04f 0901 	mov.w	r9, #1
 80062e0:	4623      	mov	r3, r4
 80062e2:	469a      	mov	sl, r3
 80062e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062e8:	b10a      	cbz	r2, 80062ee <_vfiprintf_r+0x86>
 80062ea:	2a25      	cmp	r2, #37	; 0x25
 80062ec:	d1f9      	bne.n	80062e2 <_vfiprintf_r+0x7a>
 80062ee:	ebba 0b04 	subs.w	fp, sl, r4
 80062f2:	d00b      	beq.n	800630c <_vfiprintf_r+0xa4>
 80062f4:	465b      	mov	r3, fp
 80062f6:	4622      	mov	r2, r4
 80062f8:	4629      	mov	r1, r5
 80062fa:	4630      	mov	r0, r6
 80062fc:	f7ff ffa1 	bl	8006242 <__sfputs_r>
 8006300:	3001      	adds	r0, #1
 8006302:	f000 80a9 	beq.w	8006458 <_vfiprintf_r+0x1f0>
 8006306:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006308:	445a      	add	r2, fp
 800630a:	9209      	str	r2, [sp, #36]	; 0x24
 800630c:	f89a 3000 	ldrb.w	r3, [sl]
 8006310:	2b00      	cmp	r3, #0
 8006312:	f000 80a1 	beq.w	8006458 <_vfiprintf_r+0x1f0>
 8006316:	2300      	movs	r3, #0
 8006318:	f04f 32ff 	mov.w	r2, #4294967295
 800631c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006320:	f10a 0a01 	add.w	sl, sl, #1
 8006324:	9304      	str	r3, [sp, #16]
 8006326:	9307      	str	r3, [sp, #28]
 8006328:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800632c:	931a      	str	r3, [sp, #104]	; 0x68
 800632e:	4654      	mov	r4, sl
 8006330:	2205      	movs	r2, #5
 8006332:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006336:	4854      	ldr	r0, [pc, #336]	; (8006488 <_vfiprintf_r+0x220>)
 8006338:	f7f9 ff52 	bl	80001e0 <memchr>
 800633c:	9a04      	ldr	r2, [sp, #16]
 800633e:	b9d8      	cbnz	r0, 8006378 <_vfiprintf_r+0x110>
 8006340:	06d1      	lsls	r1, r2, #27
 8006342:	bf44      	itt	mi
 8006344:	2320      	movmi	r3, #32
 8006346:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800634a:	0713      	lsls	r3, r2, #28
 800634c:	bf44      	itt	mi
 800634e:	232b      	movmi	r3, #43	; 0x2b
 8006350:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006354:	f89a 3000 	ldrb.w	r3, [sl]
 8006358:	2b2a      	cmp	r3, #42	; 0x2a
 800635a:	d015      	beq.n	8006388 <_vfiprintf_r+0x120>
 800635c:	9a07      	ldr	r2, [sp, #28]
 800635e:	4654      	mov	r4, sl
 8006360:	2000      	movs	r0, #0
 8006362:	f04f 0c0a 	mov.w	ip, #10
 8006366:	4621      	mov	r1, r4
 8006368:	f811 3b01 	ldrb.w	r3, [r1], #1
 800636c:	3b30      	subs	r3, #48	; 0x30
 800636e:	2b09      	cmp	r3, #9
 8006370:	d94d      	bls.n	800640e <_vfiprintf_r+0x1a6>
 8006372:	b1b0      	cbz	r0, 80063a2 <_vfiprintf_r+0x13a>
 8006374:	9207      	str	r2, [sp, #28]
 8006376:	e014      	b.n	80063a2 <_vfiprintf_r+0x13a>
 8006378:	eba0 0308 	sub.w	r3, r0, r8
 800637c:	fa09 f303 	lsl.w	r3, r9, r3
 8006380:	4313      	orrs	r3, r2
 8006382:	9304      	str	r3, [sp, #16]
 8006384:	46a2      	mov	sl, r4
 8006386:	e7d2      	b.n	800632e <_vfiprintf_r+0xc6>
 8006388:	9b03      	ldr	r3, [sp, #12]
 800638a:	1d19      	adds	r1, r3, #4
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	9103      	str	r1, [sp, #12]
 8006390:	2b00      	cmp	r3, #0
 8006392:	bfbb      	ittet	lt
 8006394:	425b      	neglt	r3, r3
 8006396:	f042 0202 	orrlt.w	r2, r2, #2
 800639a:	9307      	strge	r3, [sp, #28]
 800639c:	9307      	strlt	r3, [sp, #28]
 800639e:	bfb8      	it	lt
 80063a0:	9204      	strlt	r2, [sp, #16]
 80063a2:	7823      	ldrb	r3, [r4, #0]
 80063a4:	2b2e      	cmp	r3, #46	; 0x2e
 80063a6:	d10c      	bne.n	80063c2 <_vfiprintf_r+0x15a>
 80063a8:	7863      	ldrb	r3, [r4, #1]
 80063aa:	2b2a      	cmp	r3, #42	; 0x2a
 80063ac:	d134      	bne.n	8006418 <_vfiprintf_r+0x1b0>
 80063ae:	9b03      	ldr	r3, [sp, #12]
 80063b0:	1d1a      	adds	r2, r3, #4
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	9203      	str	r2, [sp, #12]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	bfb8      	it	lt
 80063ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80063be:	3402      	adds	r4, #2
 80063c0:	9305      	str	r3, [sp, #20]
 80063c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006498 <_vfiprintf_r+0x230>
 80063c6:	7821      	ldrb	r1, [r4, #0]
 80063c8:	2203      	movs	r2, #3
 80063ca:	4650      	mov	r0, sl
 80063cc:	f7f9 ff08 	bl	80001e0 <memchr>
 80063d0:	b138      	cbz	r0, 80063e2 <_vfiprintf_r+0x17a>
 80063d2:	9b04      	ldr	r3, [sp, #16]
 80063d4:	eba0 000a 	sub.w	r0, r0, sl
 80063d8:	2240      	movs	r2, #64	; 0x40
 80063da:	4082      	lsls	r2, r0
 80063dc:	4313      	orrs	r3, r2
 80063de:	3401      	adds	r4, #1
 80063e0:	9304      	str	r3, [sp, #16]
 80063e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063e6:	4829      	ldr	r0, [pc, #164]	; (800648c <_vfiprintf_r+0x224>)
 80063e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063ec:	2206      	movs	r2, #6
 80063ee:	f7f9 fef7 	bl	80001e0 <memchr>
 80063f2:	2800      	cmp	r0, #0
 80063f4:	d03f      	beq.n	8006476 <_vfiprintf_r+0x20e>
 80063f6:	4b26      	ldr	r3, [pc, #152]	; (8006490 <_vfiprintf_r+0x228>)
 80063f8:	bb1b      	cbnz	r3, 8006442 <_vfiprintf_r+0x1da>
 80063fa:	9b03      	ldr	r3, [sp, #12]
 80063fc:	3307      	adds	r3, #7
 80063fe:	f023 0307 	bic.w	r3, r3, #7
 8006402:	3308      	adds	r3, #8
 8006404:	9303      	str	r3, [sp, #12]
 8006406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006408:	443b      	add	r3, r7
 800640a:	9309      	str	r3, [sp, #36]	; 0x24
 800640c:	e768      	b.n	80062e0 <_vfiprintf_r+0x78>
 800640e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006412:	460c      	mov	r4, r1
 8006414:	2001      	movs	r0, #1
 8006416:	e7a6      	b.n	8006366 <_vfiprintf_r+0xfe>
 8006418:	2300      	movs	r3, #0
 800641a:	3401      	adds	r4, #1
 800641c:	9305      	str	r3, [sp, #20]
 800641e:	4619      	mov	r1, r3
 8006420:	f04f 0c0a 	mov.w	ip, #10
 8006424:	4620      	mov	r0, r4
 8006426:	f810 2b01 	ldrb.w	r2, [r0], #1
 800642a:	3a30      	subs	r2, #48	; 0x30
 800642c:	2a09      	cmp	r2, #9
 800642e:	d903      	bls.n	8006438 <_vfiprintf_r+0x1d0>
 8006430:	2b00      	cmp	r3, #0
 8006432:	d0c6      	beq.n	80063c2 <_vfiprintf_r+0x15a>
 8006434:	9105      	str	r1, [sp, #20]
 8006436:	e7c4      	b.n	80063c2 <_vfiprintf_r+0x15a>
 8006438:	fb0c 2101 	mla	r1, ip, r1, r2
 800643c:	4604      	mov	r4, r0
 800643e:	2301      	movs	r3, #1
 8006440:	e7f0      	b.n	8006424 <_vfiprintf_r+0x1bc>
 8006442:	ab03      	add	r3, sp, #12
 8006444:	9300      	str	r3, [sp, #0]
 8006446:	462a      	mov	r2, r5
 8006448:	4b12      	ldr	r3, [pc, #72]	; (8006494 <_vfiprintf_r+0x22c>)
 800644a:	a904      	add	r1, sp, #16
 800644c:	4630      	mov	r0, r6
 800644e:	f3af 8000 	nop.w
 8006452:	4607      	mov	r7, r0
 8006454:	1c78      	adds	r0, r7, #1
 8006456:	d1d6      	bne.n	8006406 <_vfiprintf_r+0x19e>
 8006458:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800645a:	07d9      	lsls	r1, r3, #31
 800645c:	d405      	bmi.n	800646a <_vfiprintf_r+0x202>
 800645e:	89ab      	ldrh	r3, [r5, #12]
 8006460:	059a      	lsls	r2, r3, #22
 8006462:	d402      	bmi.n	800646a <_vfiprintf_r+0x202>
 8006464:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006466:	f7ff f815 	bl	8005494 <__retarget_lock_release_recursive>
 800646a:	89ab      	ldrh	r3, [r5, #12]
 800646c:	065b      	lsls	r3, r3, #25
 800646e:	f53f af1d 	bmi.w	80062ac <_vfiprintf_r+0x44>
 8006472:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006474:	e71c      	b.n	80062b0 <_vfiprintf_r+0x48>
 8006476:	ab03      	add	r3, sp, #12
 8006478:	9300      	str	r3, [sp, #0]
 800647a:	462a      	mov	r2, r5
 800647c:	4b05      	ldr	r3, [pc, #20]	; (8006494 <_vfiprintf_r+0x22c>)
 800647e:	a904      	add	r1, sp, #16
 8006480:	4630      	mov	r0, r6
 8006482:	f000 f879 	bl	8006578 <_printf_i>
 8006486:	e7e4      	b.n	8006452 <_vfiprintf_r+0x1ea>
 8006488:	08006c95 	.word	0x08006c95
 800648c:	08006c9b 	.word	0x08006c9b
 8006490:	00000000 	.word	0x00000000
 8006494:	08006243 	.word	0x08006243
 8006498:	08006b75 	.word	0x08006b75

0800649c <_printf_common>:
 800649c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064a0:	4616      	mov	r6, r2
 80064a2:	4699      	mov	r9, r3
 80064a4:	688a      	ldr	r2, [r1, #8]
 80064a6:	690b      	ldr	r3, [r1, #16]
 80064a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064ac:	4293      	cmp	r3, r2
 80064ae:	bfb8      	it	lt
 80064b0:	4613      	movlt	r3, r2
 80064b2:	6033      	str	r3, [r6, #0]
 80064b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80064b8:	4607      	mov	r7, r0
 80064ba:	460c      	mov	r4, r1
 80064bc:	b10a      	cbz	r2, 80064c2 <_printf_common+0x26>
 80064be:	3301      	adds	r3, #1
 80064c0:	6033      	str	r3, [r6, #0]
 80064c2:	6823      	ldr	r3, [r4, #0]
 80064c4:	0699      	lsls	r1, r3, #26
 80064c6:	bf42      	ittt	mi
 80064c8:	6833      	ldrmi	r3, [r6, #0]
 80064ca:	3302      	addmi	r3, #2
 80064cc:	6033      	strmi	r3, [r6, #0]
 80064ce:	6825      	ldr	r5, [r4, #0]
 80064d0:	f015 0506 	ands.w	r5, r5, #6
 80064d4:	d106      	bne.n	80064e4 <_printf_common+0x48>
 80064d6:	f104 0a19 	add.w	sl, r4, #25
 80064da:	68e3      	ldr	r3, [r4, #12]
 80064dc:	6832      	ldr	r2, [r6, #0]
 80064de:	1a9b      	subs	r3, r3, r2
 80064e0:	42ab      	cmp	r3, r5
 80064e2:	dc26      	bgt.n	8006532 <_printf_common+0x96>
 80064e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80064e8:	1e13      	subs	r3, r2, #0
 80064ea:	6822      	ldr	r2, [r4, #0]
 80064ec:	bf18      	it	ne
 80064ee:	2301      	movne	r3, #1
 80064f0:	0692      	lsls	r2, r2, #26
 80064f2:	d42b      	bmi.n	800654c <_printf_common+0xb0>
 80064f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064f8:	4649      	mov	r1, r9
 80064fa:	4638      	mov	r0, r7
 80064fc:	47c0      	blx	r8
 80064fe:	3001      	adds	r0, #1
 8006500:	d01e      	beq.n	8006540 <_printf_common+0xa4>
 8006502:	6823      	ldr	r3, [r4, #0]
 8006504:	6922      	ldr	r2, [r4, #16]
 8006506:	f003 0306 	and.w	r3, r3, #6
 800650a:	2b04      	cmp	r3, #4
 800650c:	bf02      	ittt	eq
 800650e:	68e5      	ldreq	r5, [r4, #12]
 8006510:	6833      	ldreq	r3, [r6, #0]
 8006512:	1aed      	subeq	r5, r5, r3
 8006514:	68a3      	ldr	r3, [r4, #8]
 8006516:	bf0c      	ite	eq
 8006518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800651c:	2500      	movne	r5, #0
 800651e:	4293      	cmp	r3, r2
 8006520:	bfc4      	itt	gt
 8006522:	1a9b      	subgt	r3, r3, r2
 8006524:	18ed      	addgt	r5, r5, r3
 8006526:	2600      	movs	r6, #0
 8006528:	341a      	adds	r4, #26
 800652a:	42b5      	cmp	r5, r6
 800652c:	d11a      	bne.n	8006564 <_printf_common+0xc8>
 800652e:	2000      	movs	r0, #0
 8006530:	e008      	b.n	8006544 <_printf_common+0xa8>
 8006532:	2301      	movs	r3, #1
 8006534:	4652      	mov	r2, sl
 8006536:	4649      	mov	r1, r9
 8006538:	4638      	mov	r0, r7
 800653a:	47c0      	blx	r8
 800653c:	3001      	adds	r0, #1
 800653e:	d103      	bne.n	8006548 <_printf_common+0xac>
 8006540:	f04f 30ff 	mov.w	r0, #4294967295
 8006544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006548:	3501      	adds	r5, #1
 800654a:	e7c6      	b.n	80064da <_printf_common+0x3e>
 800654c:	18e1      	adds	r1, r4, r3
 800654e:	1c5a      	adds	r2, r3, #1
 8006550:	2030      	movs	r0, #48	; 0x30
 8006552:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006556:	4422      	add	r2, r4
 8006558:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800655c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006560:	3302      	adds	r3, #2
 8006562:	e7c7      	b.n	80064f4 <_printf_common+0x58>
 8006564:	2301      	movs	r3, #1
 8006566:	4622      	mov	r2, r4
 8006568:	4649      	mov	r1, r9
 800656a:	4638      	mov	r0, r7
 800656c:	47c0      	blx	r8
 800656e:	3001      	adds	r0, #1
 8006570:	d0e6      	beq.n	8006540 <_printf_common+0xa4>
 8006572:	3601      	adds	r6, #1
 8006574:	e7d9      	b.n	800652a <_printf_common+0x8e>
	...

08006578 <_printf_i>:
 8006578:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800657c:	7e0f      	ldrb	r7, [r1, #24]
 800657e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006580:	2f78      	cmp	r7, #120	; 0x78
 8006582:	4691      	mov	r9, r2
 8006584:	4680      	mov	r8, r0
 8006586:	460c      	mov	r4, r1
 8006588:	469a      	mov	sl, r3
 800658a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800658e:	d807      	bhi.n	80065a0 <_printf_i+0x28>
 8006590:	2f62      	cmp	r7, #98	; 0x62
 8006592:	d80a      	bhi.n	80065aa <_printf_i+0x32>
 8006594:	2f00      	cmp	r7, #0
 8006596:	f000 80d4 	beq.w	8006742 <_printf_i+0x1ca>
 800659a:	2f58      	cmp	r7, #88	; 0x58
 800659c:	f000 80c0 	beq.w	8006720 <_printf_i+0x1a8>
 80065a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80065a8:	e03a      	b.n	8006620 <_printf_i+0xa8>
 80065aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80065ae:	2b15      	cmp	r3, #21
 80065b0:	d8f6      	bhi.n	80065a0 <_printf_i+0x28>
 80065b2:	a101      	add	r1, pc, #4	; (adr r1, 80065b8 <_printf_i+0x40>)
 80065b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065b8:	08006611 	.word	0x08006611
 80065bc:	08006625 	.word	0x08006625
 80065c0:	080065a1 	.word	0x080065a1
 80065c4:	080065a1 	.word	0x080065a1
 80065c8:	080065a1 	.word	0x080065a1
 80065cc:	080065a1 	.word	0x080065a1
 80065d0:	08006625 	.word	0x08006625
 80065d4:	080065a1 	.word	0x080065a1
 80065d8:	080065a1 	.word	0x080065a1
 80065dc:	080065a1 	.word	0x080065a1
 80065e0:	080065a1 	.word	0x080065a1
 80065e4:	08006729 	.word	0x08006729
 80065e8:	08006651 	.word	0x08006651
 80065ec:	080066e3 	.word	0x080066e3
 80065f0:	080065a1 	.word	0x080065a1
 80065f4:	080065a1 	.word	0x080065a1
 80065f8:	0800674b 	.word	0x0800674b
 80065fc:	080065a1 	.word	0x080065a1
 8006600:	08006651 	.word	0x08006651
 8006604:	080065a1 	.word	0x080065a1
 8006608:	080065a1 	.word	0x080065a1
 800660c:	080066eb 	.word	0x080066eb
 8006610:	682b      	ldr	r3, [r5, #0]
 8006612:	1d1a      	adds	r2, r3, #4
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	602a      	str	r2, [r5, #0]
 8006618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800661c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006620:	2301      	movs	r3, #1
 8006622:	e09f      	b.n	8006764 <_printf_i+0x1ec>
 8006624:	6820      	ldr	r0, [r4, #0]
 8006626:	682b      	ldr	r3, [r5, #0]
 8006628:	0607      	lsls	r7, r0, #24
 800662a:	f103 0104 	add.w	r1, r3, #4
 800662e:	6029      	str	r1, [r5, #0]
 8006630:	d501      	bpl.n	8006636 <_printf_i+0xbe>
 8006632:	681e      	ldr	r6, [r3, #0]
 8006634:	e003      	b.n	800663e <_printf_i+0xc6>
 8006636:	0646      	lsls	r6, r0, #25
 8006638:	d5fb      	bpl.n	8006632 <_printf_i+0xba>
 800663a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800663e:	2e00      	cmp	r6, #0
 8006640:	da03      	bge.n	800664a <_printf_i+0xd2>
 8006642:	232d      	movs	r3, #45	; 0x2d
 8006644:	4276      	negs	r6, r6
 8006646:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800664a:	485a      	ldr	r0, [pc, #360]	; (80067b4 <_printf_i+0x23c>)
 800664c:	230a      	movs	r3, #10
 800664e:	e012      	b.n	8006676 <_printf_i+0xfe>
 8006650:	682b      	ldr	r3, [r5, #0]
 8006652:	6820      	ldr	r0, [r4, #0]
 8006654:	1d19      	adds	r1, r3, #4
 8006656:	6029      	str	r1, [r5, #0]
 8006658:	0605      	lsls	r5, r0, #24
 800665a:	d501      	bpl.n	8006660 <_printf_i+0xe8>
 800665c:	681e      	ldr	r6, [r3, #0]
 800665e:	e002      	b.n	8006666 <_printf_i+0xee>
 8006660:	0641      	lsls	r1, r0, #25
 8006662:	d5fb      	bpl.n	800665c <_printf_i+0xe4>
 8006664:	881e      	ldrh	r6, [r3, #0]
 8006666:	4853      	ldr	r0, [pc, #332]	; (80067b4 <_printf_i+0x23c>)
 8006668:	2f6f      	cmp	r7, #111	; 0x6f
 800666a:	bf0c      	ite	eq
 800666c:	2308      	moveq	r3, #8
 800666e:	230a      	movne	r3, #10
 8006670:	2100      	movs	r1, #0
 8006672:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006676:	6865      	ldr	r5, [r4, #4]
 8006678:	60a5      	str	r5, [r4, #8]
 800667a:	2d00      	cmp	r5, #0
 800667c:	bfa2      	ittt	ge
 800667e:	6821      	ldrge	r1, [r4, #0]
 8006680:	f021 0104 	bicge.w	r1, r1, #4
 8006684:	6021      	strge	r1, [r4, #0]
 8006686:	b90e      	cbnz	r6, 800668c <_printf_i+0x114>
 8006688:	2d00      	cmp	r5, #0
 800668a:	d04b      	beq.n	8006724 <_printf_i+0x1ac>
 800668c:	4615      	mov	r5, r2
 800668e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006692:	fb03 6711 	mls	r7, r3, r1, r6
 8006696:	5dc7      	ldrb	r7, [r0, r7]
 8006698:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800669c:	4637      	mov	r7, r6
 800669e:	42bb      	cmp	r3, r7
 80066a0:	460e      	mov	r6, r1
 80066a2:	d9f4      	bls.n	800668e <_printf_i+0x116>
 80066a4:	2b08      	cmp	r3, #8
 80066a6:	d10b      	bne.n	80066c0 <_printf_i+0x148>
 80066a8:	6823      	ldr	r3, [r4, #0]
 80066aa:	07de      	lsls	r6, r3, #31
 80066ac:	d508      	bpl.n	80066c0 <_printf_i+0x148>
 80066ae:	6923      	ldr	r3, [r4, #16]
 80066b0:	6861      	ldr	r1, [r4, #4]
 80066b2:	4299      	cmp	r1, r3
 80066b4:	bfde      	ittt	le
 80066b6:	2330      	movle	r3, #48	; 0x30
 80066b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80066bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80066c0:	1b52      	subs	r2, r2, r5
 80066c2:	6122      	str	r2, [r4, #16]
 80066c4:	f8cd a000 	str.w	sl, [sp]
 80066c8:	464b      	mov	r3, r9
 80066ca:	aa03      	add	r2, sp, #12
 80066cc:	4621      	mov	r1, r4
 80066ce:	4640      	mov	r0, r8
 80066d0:	f7ff fee4 	bl	800649c <_printf_common>
 80066d4:	3001      	adds	r0, #1
 80066d6:	d14a      	bne.n	800676e <_printf_i+0x1f6>
 80066d8:	f04f 30ff 	mov.w	r0, #4294967295
 80066dc:	b004      	add	sp, #16
 80066de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	f043 0320 	orr.w	r3, r3, #32
 80066e8:	6023      	str	r3, [r4, #0]
 80066ea:	4833      	ldr	r0, [pc, #204]	; (80067b8 <_printf_i+0x240>)
 80066ec:	2778      	movs	r7, #120	; 0x78
 80066ee:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80066f2:	6823      	ldr	r3, [r4, #0]
 80066f4:	6829      	ldr	r1, [r5, #0]
 80066f6:	061f      	lsls	r7, r3, #24
 80066f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80066fc:	d402      	bmi.n	8006704 <_printf_i+0x18c>
 80066fe:	065f      	lsls	r7, r3, #25
 8006700:	bf48      	it	mi
 8006702:	b2b6      	uxthmi	r6, r6
 8006704:	07df      	lsls	r7, r3, #31
 8006706:	bf48      	it	mi
 8006708:	f043 0320 	orrmi.w	r3, r3, #32
 800670c:	6029      	str	r1, [r5, #0]
 800670e:	bf48      	it	mi
 8006710:	6023      	strmi	r3, [r4, #0]
 8006712:	b91e      	cbnz	r6, 800671c <_printf_i+0x1a4>
 8006714:	6823      	ldr	r3, [r4, #0]
 8006716:	f023 0320 	bic.w	r3, r3, #32
 800671a:	6023      	str	r3, [r4, #0]
 800671c:	2310      	movs	r3, #16
 800671e:	e7a7      	b.n	8006670 <_printf_i+0xf8>
 8006720:	4824      	ldr	r0, [pc, #144]	; (80067b4 <_printf_i+0x23c>)
 8006722:	e7e4      	b.n	80066ee <_printf_i+0x176>
 8006724:	4615      	mov	r5, r2
 8006726:	e7bd      	b.n	80066a4 <_printf_i+0x12c>
 8006728:	682b      	ldr	r3, [r5, #0]
 800672a:	6826      	ldr	r6, [r4, #0]
 800672c:	6961      	ldr	r1, [r4, #20]
 800672e:	1d18      	adds	r0, r3, #4
 8006730:	6028      	str	r0, [r5, #0]
 8006732:	0635      	lsls	r5, r6, #24
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	d501      	bpl.n	800673c <_printf_i+0x1c4>
 8006738:	6019      	str	r1, [r3, #0]
 800673a:	e002      	b.n	8006742 <_printf_i+0x1ca>
 800673c:	0670      	lsls	r0, r6, #25
 800673e:	d5fb      	bpl.n	8006738 <_printf_i+0x1c0>
 8006740:	8019      	strh	r1, [r3, #0]
 8006742:	2300      	movs	r3, #0
 8006744:	6123      	str	r3, [r4, #16]
 8006746:	4615      	mov	r5, r2
 8006748:	e7bc      	b.n	80066c4 <_printf_i+0x14c>
 800674a:	682b      	ldr	r3, [r5, #0]
 800674c:	1d1a      	adds	r2, r3, #4
 800674e:	602a      	str	r2, [r5, #0]
 8006750:	681d      	ldr	r5, [r3, #0]
 8006752:	6862      	ldr	r2, [r4, #4]
 8006754:	2100      	movs	r1, #0
 8006756:	4628      	mov	r0, r5
 8006758:	f7f9 fd42 	bl	80001e0 <memchr>
 800675c:	b108      	cbz	r0, 8006762 <_printf_i+0x1ea>
 800675e:	1b40      	subs	r0, r0, r5
 8006760:	6060      	str	r0, [r4, #4]
 8006762:	6863      	ldr	r3, [r4, #4]
 8006764:	6123      	str	r3, [r4, #16]
 8006766:	2300      	movs	r3, #0
 8006768:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800676c:	e7aa      	b.n	80066c4 <_printf_i+0x14c>
 800676e:	6923      	ldr	r3, [r4, #16]
 8006770:	462a      	mov	r2, r5
 8006772:	4649      	mov	r1, r9
 8006774:	4640      	mov	r0, r8
 8006776:	47d0      	blx	sl
 8006778:	3001      	adds	r0, #1
 800677a:	d0ad      	beq.n	80066d8 <_printf_i+0x160>
 800677c:	6823      	ldr	r3, [r4, #0]
 800677e:	079b      	lsls	r3, r3, #30
 8006780:	d413      	bmi.n	80067aa <_printf_i+0x232>
 8006782:	68e0      	ldr	r0, [r4, #12]
 8006784:	9b03      	ldr	r3, [sp, #12]
 8006786:	4298      	cmp	r0, r3
 8006788:	bfb8      	it	lt
 800678a:	4618      	movlt	r0, r3
 800678c:	e7a6      	b.n	80066dc <_printf_i+0x164>
 800678e:	2301      	movs	r3, #1
 8006790:	4632      	mov	r2, r6
 8006792:	4649      	mov	r1, r9
 8006794:	4640      	mov	r0, r8
 8006796:	47d0      	blx	sl
 8006798:	3001      	adds	r0, #1
 800679a:	d09d      	beq.n	80066d8 <_printf_i+0x160>
 800679c:	3501      	adds	r5, #1
 800679e:	68e3      	ldr	r3, [r4, #12]
 80067a0:	9903      	ldr	r1, [sp, #12]
 80067a2:	1a5b      	subs	r3, r3, r1
 80067a4:	42ab      	cmp	r3, r5
 80067a6:	dcf2      	bgt.n	800678e <_printf_i+0x216>
 80067a8:	e7eb      	b.n	8006782 <_printf_i+0x20a>
 80067aa:	2500      	movs	r5, #0
 80067ac:	f104 0619 	add.w	r6, r4, #25
 80067b0:	e7f5      	b.n	800679e <_printf_i+0x226>
 80067b2:	bf00      	nop
 80067b4:	08006ca2 	.word	0x08006ca2
 80067b8:	08006cb3 	.word	0x08006cb3

080067bc <__swbuf_r>:
 80067bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067be:	460e      	mov	r6, r1
 80067c0:	4614      	mov	r4, r2
 80067c2:	4605      	mov	r5, r0
 80067c4:	b118      	cbz	r0, 80067ce <__swbuf_r+0x12>
 80067c6:	6a03      	ldr	r3, [r0, #32]
 80067c8:	b90b      	cbnz	r3, 80067ce <__swbuf_r+0x12>
 80067ca:	f7fe fce5 	bl	8005198 <__sinit>
 80067ce:	69a3      	ldr	r3, [r4, #24]
 80067d0:	60a3      	str	r3, [r4, #8]
 80067d2:	89a3      	ldrh	r3, [r4, #12]
 80067d4:	071a      	lsls	r2, r3, #28
 80067d6:	d525      	bpl.n	8006824 <__swbuf_r+0x68>
 80067d8:	6923      	ldr	r3, [r4, #16]
 80067da:	b31b      	cbz	r3, 8006824 <__swbuf_r+0x68>
 80067dc:	6823      	ldr	r3, [r4, #0]
 80067de:	6922      	ldr	r2, [r4, #16]
 80067e0:	1a98      	subs	r0, r3, r2
 80067e2:	6963      	ldr	r3, [r4, #20]
 80067e4:	b2f6      	uxtb	r6, r6
 80067e6:	4283      	cmp	r3, r0
 80067e8:	4637      	mov	r7, r6
 80067ea:	dc04      	bgt.n	80067f6 <__swbuf_r+0x3a>
 80067ec:	4621      	mov	r1, r4
 80067ee:	4628      	mov	r0, r5
 80067f0:	f7ff fb16 	bl	8005e20 <_fflush_r>
 80067f4:	b9e0      	cbnz	r0, 8006830 <__swbuf_r+0x74>
 80067f6:	68a3      	ldr	r3, [r4, #8]
 80067f8:	3b01      	subs	r3, #1
 80067fa:	60a3      	str	r3, [r4, #8]
 80067fc:	6823      	ldr	r3, [r4, #0]
 80067fe:	1c5a      	adds	r2, r3, #1
 8006800:	6022      	str	r2, [r4, #0]
 8006802:	701e      	strb	r6, [r3, #0]
 8006804:	6962      	ldr	r2, [r4, #20]
 8006806:	1c43      	adds	r3, r0, #1
 8006808:	429a      	cmp	r2, r3
 800680a:	d004      	beq.n	8006816 <__swbuf_r+0x5a>
 800680c:	89a3      	ldrh	r3, [r4, #12]
 800680e:	07db      	lsls	r3, r3, #31
 8006810:	d506      	bpl.n	8006820 <__swbuf_r+0x64>
 8006812:	2e0a      	cmp	r6, #10
 8006814:	d104      	bne.n	8006820 <__swbuf_r+0x64>
 8006816:	4621      	mov	r1, r4
 8006818:	4628      	mov	r0, r5
 800681a:	f7ff fb01 	bl	8005e20 <_fflush_r>
 800681e:	b938      	cbnz	r0, 8006830 <__swbuf_r+0x74>
 8006820:	4638      	mov	r0, r7
 8006822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006824:	4621      	mov	r1, r4
 8006826:	4628      	mov	r0, r5
 8006828:	f000 f806 	bl	8006838 <__swsetup_r>
 800682c:	2800      	cmp	r0, #0
 800682e:	d0d5      	beq.n	80067dc <__swbuf_r+0x20>
 8006830:	f04f 37ff 	mov.w	r7, #4294967295
 8006834:	e7f4      	b.n	8006820 <__swbuf_r+0x64>
	...

08006838 <__swsetup_r>:
 8006838:	b538      	push	{r3, r4, r5, lr}
 800683a:	4b2a      	ldr	r3, [pc, #168]	; (80068e4 <__swsetup_r+0xac>)
 800683c:	4605      	mov	r5, r0
 800683e:	6818      	ldr	r0, [r3, #0]
 8006840:	460c      	mov	r4, r1
 8006842:	b118      	cbz	r0, 800684c <__swsetup_r+0x14>
 8006844:	6a03      	ldr	r3, [r0, #32]
 8006846:	b90b      	cbnz	r3, 800684c <__swsetup_r+0x14>
 8006848:	f7fe fca6 	bl	8005198 <__sinit>
 800684c:	89a3      	ldrh	r3, [r4, #12]
 800684e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006852:	0718      	lsls	r0, r3, #28
 8006854:	d422      	bmi.n	800689c <__swsetup_r+0x64>
 8006856:	06d9      	lsls	r1, r3, #27
 8006858:	d407      	bmi.n	800686a <__swsetup_r+0x32>
 800685a:	2309      	movs	r3, #9
 800685c:	602b      	str	r3, [r5, #0]
 800685e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006862:	81a3      	strh	r3, [r4, #12]
 8006864:	f04f 30ff 	mov.w	r0, #4294967295
 8006868:	e034      	b.n	80068d4 <__swsetup_r+0x9c>
 800686a:	0758      	lsls	r0, r3, #29
 800686c:	d512      	bpl.n	8006894 <__swsetup_r+0x5c>
 800686e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006870:	b141      	cbz	r1, 8006884 <__swsetup_r+0x4c>
 8006872:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006876:	4299      	cmp	r1, r3
 8006878:	d002      	beq.n	8006880 <__swsetup_r+0x48>
 800687a:	4628      	mov	r0, r5
 800687c:	f7fe fe2a 	bl	80054d4 <_free_r>
 8006880:	2300      	movs	r3, #0
 8006882:	6363      	str	r3, [r4, #52]	; 0x34
 8006884:	89a3      	ldrh	r3, [r4, #12]
 8006886:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800688a:	81a3      	strh	r3, [r4, #12]
 800688c:	2300      	movs	r3, #0
 800688e:	6063      	str	r3, [r4, #4]
 8006890:	6923      	ldr	r3, [r4, #16]
 8006892:	6023      	str	r3, [r4, #0]
 8006894:	89a3      	ldrh	r3, [r4, #12]
 8006896:	f043 0308 	orr.w	r3, r3, #8
 800689a:	81a3      	strh	r3, [r4, #12]
 800689c:	6923      	ldr	r3, [r4, #16]
 800689e:	b94b      	cbnz	r3, 80068b4 <__swsetup_r+0x7c>
 80068a0:	89a3      	ldrh	r3, [r4, #12]
 80068a2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80068a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068aa:	d003      	beq.n	80068b4 <__swsetup_r+0x7c>
 80068ac:	4621      	mov	r1, r4
 80068ae:	4628      	mov	r0, r5
 80068b0:	f000 f88c 	bl	80069cc <__smakebuf_r>
 80068b4:	89a0      	ldrh	r0, [r4, #12]
 80068b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80068ba:	f010 0301 	ands.w	r3, r0, #1
 80068be:	d00a      	beq.n	80068d6 <__swsetup_r+0x9e>
 80068c0:	2300      	movs	r3, #0
 80068c2:	60a3      	str	r3, [r4, #8]
 80068c4:	6963      	ldr	r3, [r4, #20]
 80068c6:	425b      	negs	r3, r3
 80068c8:	61a3      	str	r3, [r4, #24]
 80068ca:	6923      	ldr	r3, [r4, #16]
 80068cc:	b943      	cbnz	r3, 80068e0 <__swsetup_r+0xa8>
 80068ce:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80068d2:	d1c4      	bne.n	800685e <__swsetup_r+0x26>
 80068d4:	bd38      	pop	{r3, r4, r5, pc}
 80068d6:	0781      	lsls	r1, r0, #30
 80068d8:	bf58      	it	pl
 80068da:	6963      	ldrpl	r3, [r4, #20]
 80068dc:	60a3      	str	r3, [r4, #8]
 80068de:	e7f4      	b.n	80068ca <__swsetup_r+0x92>
 80068e0:	2000      	movs	r0, #0
 80068e2:	e7f7      	b.n	80068d4 <__swsetup_r+0x9c>
 80068e4:	20000068 	.word	0x20000068

080068e8 <_raise_r>:
 80068e8:	291f      	cmp	r1, #31
 80068ea:	b538      	push	{r3, r4, r5, lr}
 80068ec:	4604      	mov	r4, r0
 80068ee:	460d      	mov	r5, r1
 80068f0:	d904      	bls.n	80068fc <_raise_r+0x14>
 80068f2:	2316      	movs	r3, #22
 80068f4:	6003      	str	r3, [r0, #0]
 80068f6:	f04f 30ff 	mov.w	r0, #4294967295
 80068fa:	bd38      	pop	{r3, r4, r5, pc}
 80068fc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80068fe:	b112      	cbz	r2, 8006906 <_raise_r+0x1e>
 8006900:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006904:	b94b      	cbnz	r3, 800691a <_raise_r+0x32>
 8006906:	4620      	mov	r0, r4
 8006908:	f000 f830 	bl	800696c <_getpid_r>
 800690c:	462a      	mov	r2, r5
 800690e:	4601      	mov	r1, r0
 8006910:	4620      	mov	r0, r4
 8006912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006916:	f000 b817 	b.w	8006948 <_kill_r>
 800691a:	2b01      	cmp	r3, #1
 800691c:	d00a      	beq.n	8006934 <_raise_r+0x4c>
 800691e:	1c59      	adds	r1, r3, #1
 8006920:	d103      	bne.n	800692a <_raise_r+0x42>
 8006922:	2316      	movs	r3, #22
 8006924:	6003      	str	r3, [r0, #0]
 8006926:	2001      	movs	r0, #1
 8006928:	e7e7      	b.n	80068fa <_raise_r+0x12>
 800692a:	2400      	movs	r4, #0
 800692c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006930:	4628      	mov	r0, r5
 8006932:	4798      	blx	r3
 8006934:	2000      	movs	r0, #0
 8006936:	e7e0      	b.n	80068fa <_raise_r+0x12>

08006938 <raise>:
 8006938:	4b02      	ldr	r3, [pc, #8]	; (8006944 <raise+0xc>)
 800693a:	4601      	mov	r1, r0
 800693c:	6818      	ldr	r0, [r3, #0]
 800693e:	f7ff bfd3 	b.w	80068e8 <_raise_r>
 8006942:	bf00      	nop
 8006944:	20000068 	.word	0x20000068

08006948 <_kill_r>:
 8006948:	b538      	push	{r3, r4, r5, lr}
 800694a:	4d07      	ldr	r5, [pc, #28]	; (8006968 <_kill_r+0x20>)
 800694c:	2300      	movs	r3, #0
 800694e:	4604      	mov	r4, r0
 8006950:	4608      	mov	r0, r1
 8006952:	4611      	mov	r1, r2
 8006954:	602b      	str	r3, [r5, #0]
 8006956:	f7fb fa3f 	bl	8001dd8 <_kill>
 800695a:	1c43      	adds	r3, r0, #1
 800695c:	d102      	bne.n	8006964 <_kill_r+0x1c>
 800695e:	682b      	ldr	r3, [r5, #0]
 8006960:	b103      	cbz	r3, 8006964 <_kill_r+0x1c>
 8006962:	6023      	str	r3, [r4, #0]
 8006964:	bd38      	pop	{r3, r4, r5, pc}
 8006966:	bf00      	nop
 8006968:	200001d4 	.word	0x200001d4

0800696c <_getpid_r>:
 800696c:	f7fb ba2c 	b.w	8001dc8 <_getpid>

08006970 <_malloc_usable_size_r>:
 8006970:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006974:	1f18      	subs	r0, r3, #4
 8006976:	2b00      	cmp	r3, #0
 8006978:	bfbc      	itt	lt
 800697a:	580b      	ldrlt	r3, [r1, r0]
 800697c:	18c0      	addlt	r0, r0, r3
 800697e:	4770      	bx	lr

08006980 <__swhatbuf_r>:
 8006980:	b570      	push	{r4, r5, r6, lr}
 8006982:	460c      	mov	r4, r1
 8006984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006988:	2900      	cmp	r1, #0
 800698a:	b096      	sub	sp, #88	; 0x58
 800698c:	4615      	mov	r5, r2
 800698e:	461e      	mov	r6, r3
 8006990:	da0d      	bge.n	80069ae <__swhatbuf_r+0x2e>
 8006992:	89a3      	ldrh	r3, [r4, #12]
 8006994:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006998:	f04f 0100 	mov.w	r1, #0
 800699c:	bf0c      	ite	eq
 800699e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80069a2:	2340      	movne	r3, #64	; 0x40
 80069a4:	2000      	movs	r0, #0
 80069a6:	6031      	str	r1, [r6, #0]
 80069a8:	602b      	str	r3, [r5, #0]
 80069aa:	b016      	add	sp, #88	; 0x58
 80069ac:	bd70      	pop	{r4, r5, r6, pc}
 80069ae:	466a      	mov	r2, sp
 80069b0:	f000 f848 	bl	8006a44 <_fstat_r>
 80069b4:	2800      	cmp	r0, #0
 80069b6:	dbec      	blt.n	8006992 <__swhatbuf_r+0x12>
 80069b8:	9901      	ldr	r1, [sp, #4]
 80069ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80069be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80069c2:	4259      	negs	r1, r3
 80069c4:	4159      	adcs	r1, r3
 80069c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069ca:	e7eb      	b.n	80069a4 <__swhatbuf_r+0x24>

080069cc <__smakebuf_r>:
 80069cc:	898b      	ldrh	r3, [r1, #12]
 80069ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069d0:	079d      	lsls	r5, r3, #30
 80069d2:	4606      	mov	r6, r0
 80069d4:	460c      	mov	r4, r1
 80069d6:	d507      	bpl.n	80069e8 <__smakebuf_r+0x1c>
 80069d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80069dc:	6023      	str	r3, [r4, #0]
 80069de:	6123      	str	r3, [r4, #16]
 80069e0:	2301      	movs	r3, #1
 80069e2:	6163      	str	r3, [r4, #20]
 80069e4:	b002      	add	sp, #8
 80069e6:	bd70      	pop	{r4, r5, r6, pc}
 80069e8:	ab01      	add	r3, sp, #4
 80069ea:	466a      	mov	r2, sp
 80069ec:	f7ff ffc8 	bl	8006980 <__swhatbuf_r>
 80069f0:	9900      	ldr	r1, [sp, #0]
 80069f2:	4605      	mov	r5, r0
 80069f4:	4630      	mov	r0, r6
 80069f6:	f7fe fde1 	bl	80055bc <_malloc_r>
 80069fa:	b948      	cbnz	r0, 8006a10 <__smakebuf_r+0x44>
 80069fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a00:	059a      	lsls	r2, r3, #22
 8006a02:	d4ef      	bmi.n	80069e4 <__smakebuf_r+0x18>
 8006a04:	f023 0303 	bic.w	r3, r3, #3
 8006a08:	f043 0302 	orr.w	r3, r3, #2
 8006a0c:	81a3      	strh	r3, [r4, #12]
 8006a0e:	e7e3      	b.n	80069d8 <__smakebuf_r+0xc>
 8006a10:	89a3      	ldrh	r3, [r4, #12]
 8006a12:	6020      	str	r0, [r4, #0]
 8006a14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a18:	81a3      	strh	r3, [r4, #12]
 8006a1a:	9b00      	ldr	r3, [sp, #0]
 8006a1c:	6163      	str	r3, [r4, #20]
 8006a1e:	9b01      	ldr	r3, [sp, #4]
 8006a20:	6120      	str	r0, [r4, #16]
 8006a22:	b15b      	cbz	r3, 8006a3c <__smakebuf_r+0x70>
 8006a24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a28:	4630      	mov	r0, r6
 8006a2a:	f000 f81d 	bl	8006a68 <_isatty_r>
 8006a2e:	b128      	cbz	r0, 8006a3c <__smakebuf_r+0x70>
 8006a30:	89a3      	ldrh	r3, [r4, #12]
 8006a32:	f023 0303 	bic.w	r3, r3, #3
 8006a36:	f043 0301 	orr.w	r3, r3, #1
 8006a3a:	81a3      	strh	r3, [r4, #12]
 8006a3c:	89a3      	ldrh	r3, [r4, #12]
 8006a3e:	431d      	orrs	r5, r3
 8006a40:	81a5      	strh	r5, [r4, #12]
 8006a42:	e7cf      	b.n	80069e4 <__smakebuf_r+0x18>

08006a44 <_fstat_r>:
 8006a44:	b538      	push	{r3, r4, r5, lr}
 8006a46:	4d07      	ldr	r5, [pc, #28]	; (8006a64 <_fstat_r+0x20>)
 8006a48:	2300      	movs	r3, #0
 8006a4a:	4604      	mov	r4, r0
 8006a4c:	4608      	mov	r0, r1
 8006a4e:	4611      	mov	r1, r2
 8006a50:	602b      	str	r3, [r5, #0]
 8006a52:	f7fb fa20 	bl	8001e96 <_fstat>
 8006a56:	1c43      	adds	r3, r0, #1
 8006a58:	d102      	bne.n	8006a60 <_fstat_r+0x1c>
 8006a5a:	682b      	ldr	r3, [r5, #0]
 8006a5c:	b103      	cbz	r3, 8006a60 <_fstat_r+0x1c>
 8006a5e:	6023      	str	r3, [r4, #0]
 8006a60:	bd38      	pop	{r3, r4, r5, pc}
 8006a62:	bf00      	nop
 8006a64:	200001d4 	.word	0x200001d4

08006a68 <_isatty_r>:
 8006a68:	b538      	push	{r3, r4, r5, lr}
 8006a6a:	4d06      	ldr	r5, [pc, #24]	; (8006a84 <_isatty_r+0x1c>)
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	4604      	mov	r4, r0
 8006a70:	4608      	mov	r0, r1
 8006a72:	602b      	str	r3, [r5, #0]
 8006a74:	f7fb fa1f 	bl	8001eb6 <_isatty>
 8006a78:	1c43      	adds	r3, r0, #1
 8006a7a:	d102      	bne.n	8006a82 <_isatty_r+0x1a>
 8006a7c:	682b      	ldr	r3, [r5, #0]
 8006a7e:	b103      	cbz	r3, 8006a82 <_isatty_r+0x1a>
 8006a80:	6023      	str	r3, [r4, #0]
 8006a82:	bd38      	pop	{r3, r4, r5, pc}
 8006a84:	200001d4 	.word	0x200001d4

08006a88 <_init>:
 8006a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8a:	bf00      	nop
 8006a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a8e:	bc08      	pop	{r3}
 8006a90:	469e      	mov	lr, r3
 8006a92:	4770      	bx	lr

08006a94 <_fini>:
 8006a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a96:	bf00      	nop
 8006a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a9a:	bc08      	pop	{r3}
 8006a9c:	469e      	mov	lr, r3
 8006a9e:	4770      	bx	lr
