{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606483531205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606483531206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 21:25:31 2020 " "Processing started: Fri Nov 27 21:25:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606483531206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483531206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer24s -c Timer24s " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer24s -c Timer24s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483531206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606483532411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606483532411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Seg1 seg1 Timer24s.v(7) " "Verilog HDL Declaration information at Timer24s.v(7): object \"Seg1\" differs only in case from object \"seg1\" in the same scope" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606483544173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Seg2 seg2 Timer24s.v(7) " "Verilog HDL Declaration information at Timer24s.v(7): object \"Seg2\" differs only in case from object \"seg2\" in the same scope" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606483544174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer24s.v 1 1 " "Found 1 design units, including 1 entities, in source file timer24s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer24s " "Found entity 1: Timer24s" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606483544175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer24s " "Elaborating entity \"Timer24s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606483544227 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Timer24s.v(54) " "Verilog HDL Case Statement warning at Timer24s.v(54): incomplete case statement has no default case item" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 54 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606483544252 "|Timer24s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg1 Timer24s.v(53) " "Verilog HDL Always Construct warning at Timer24s.v(53): inferring latch(es) for variable \"seg1\", which holds its previous value in one or more paths through the always construct" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606483544252 "|Timer24s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg2 Timer24s.v(53) " "Verilog HDL Always Construct warning at Timer24s.v(53): inferring latch(es) for variable \"seg2\", which holds its previous value in one or more paths through the always construct" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606483544252 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[0\] Timer24s.v(53) " "Inferred latch for \"seg2\[0\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[1\] Timer24s.v(53) " "Inferred latch for \"seg2\[1\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[2\] Timer24s.v(53) " "Inferred latch for \"seg2\[2\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[3\] Timer24s.v(53) " "Inferred latch for \"seg2\[3\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[4\] Timer24s.v(53) " "Inferred latch for \"seg2\[4\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[5\] Timer24s.v(53) " "Inferred latch for \"seg2\[5\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[6\] Timer24s.v(53) " "Inferred latch for \"seg2\[6\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[7\] Timer24s.v(53) " "Inferred latch for \"seg2\[7\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[8\] Timer24s.v(53) " "Inferred latch for \"seg2\[8\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] Timer24s.v(53) " "Inferred latch for \"seg1\[0\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] Timer24s.v(53) " "Inferred latch for \"seg1\[1\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] Timer24s.v(53) " "Inferred latch for \"seg1\[2\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] Timer24s.v(53) " "Inferred latch for \"seg1\[3\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] Timer24s.v(53) " "Inferred latch for \"seg1\[4\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544254 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] Timer24s.v(53) " "Inferred latch for \"seg1\[5\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544255 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] Timer24s.v(53) " "Inferred latch for \"seg1\[6\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544255 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[7\] Timer24s.v(53) " "Inferred latch for \"seg1\[7\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544255 "|Timer24s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[8\] Timer24s.v(53) " "Inferred latch for \"seg1\[8\]\" at Timer24s.v(53)" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483544255 "|Timer24s"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg1\[4\] seg1\[0\] " "Duplicate LATCH primitive \"seg1\[4\]\" merged with LATCH primitive \"seg1\[0\]\"" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606483544684 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg1\[3\] seg1\[0\] " "Duplicate LATCH primitive \"seg1\[3\]\" merged with LATCH primitive \"seg1\[0\]\"" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606483544684 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1606483544684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[0\] " "Latch seg1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Time\[1\] " "Ports D and ENA on the latch are fed by the same signal Time\[1\]" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606483544685 ""}  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606483544685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[2\] " "Latch seg1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Time\[4\] " "Ports D and ENA on the latch are fed by the same signal Time\[4\]" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606483544685 ""}  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606483544685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[5\] " "Latch seg1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Time\[1\] " "Ports D and ENA on the latch are fed by the same signal Time\[1\]" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606483544685 ""}  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606483544685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[6\] " "Latch seg1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Time\[4\] " "Ports D and ENA on the latch are fed by the same signal Time\[4\]" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606483544685 ""}  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606483544685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[0\] " "Latch seg2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Time\[3\] " "Ports D and ENA on the latch are fed by the same signal Time\[3\]" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606483544685 ""}  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606483544685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[1\] " "Latch seg2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Time\[4\] " "Ports D and ENA on the latch are fed by the same signal Time\[4\]" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606483544685 ""}  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606483544685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[2\] " "Latch seg2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Time\[0\] " "Ports D and ENA on the latch are fed by the same signal Time\[0\]" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606483544685 ""}  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606483544685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[3\] " "Latch seg2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Time\[4\] " "Ports D and ENA on the latch are fed by the same signal Time\[4\]" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606483544685 ""}  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606483544685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[4\] " "Latch seg2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Time\[0\] " "Ports D and ENA on the latch are fed by the same signal Time\[0\]" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606483544685 ""}  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606483544685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[5\] " "Latch seg2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Time\[0\] " "Ports D and ENA on the latch are fed by the same signal Time\[0\]" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606483544685 ""}  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606483544685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[6\] " "Latch seg2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Time\[4\] " "Ports D and ENA on the latch are fed by the same signal Time\[4\]" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606483544685 ""}  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606483544685 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Seg1\[1\] VCC " "Pin \"Seg1\[1\]\" is stuck at VCC" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606483544702 "|Timer24s|Seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg1\[7\] GND " "Pin \"Seg1\[7\]\" is stuck at GND" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606483544702 "|Timer24s|Seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg1\[8\] GND " "Pin \"Seg1\[8\]\" is stuck at GND" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606483544702 "|Timer24s|Seg1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg2\[7\] GND " "Pin \"Seg2\[7\]\" is stuck at GND" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606483544702 "|Timer24s|Seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg2\[8\] GND " "Pin \"Seg2\[8\]\" is stuck at GND" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606483544702 "|Timer24s|Seg2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606483544702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606483544769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProjects/20201127Timer24s/output_files/Timer24s.map.smsg " "Generated suppressed messages file D:/QuartusProjects/20201127Timer24s/output_files/Timer24s.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483545211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606483545523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606483545523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "Timer24s.v" "" { Text "D:/QuartusProjects/20201127Timer24s/Timer24s.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606483545566 "|Timer24s|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606483545566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606483545566 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606483545566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606483545566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606483545566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606483545588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 21:25:45 2020 " "Processing ended: Fri Nov 27 21:25:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606483545588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606483545588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606483545588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606483545588 ""}
