# system info dpic_bicg on 2023.04.05.16:27:20
system_info:
name,value
DEVICE,10AX115U1F45I1SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for dpic_bicg on 2023.04.05.16:27:20
files:
filepath,kind,attributes,module,is_top
sim/dpic_bicg.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,dpic_bicg,true
hls_sim_component_dpi_controller_10/sim/hls_sim_stream_sink_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
hls_sim_component_dpi_controller_10/sim/hls_sim_stream_source_dpi_bfm.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
hls_sim_component_dpi_controller_10/sim/hld_sim_latency_tracker.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
hls_sim_component_dpi_controller_10/sim/hls_sim_component_dpi_controller.sv,SYSTEM_VERILOG,,hls_sim_component_dpi_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dpic_bicg.dpic_bicg,hls_sim_component_dpi_controller
