// Seed: 1117106962
module module_0;
  assign id_1[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  assign id_3 = id_7;
  module_0();
  wire id_11;
  wire id_12;
  assign id_8 = 1;
  xnor (id_2, id_3, id_4, id_6, id_7, id_9);
endmodule
