<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › pci › ice1712 › envy24ht.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>envy24ht.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __SOUND_VT1724_H</span>
<span class="cp">#define __SOUND_VT1724_H</span>

<span class="cm">/*</span>
<span class="cm"> *   ALSA driver for ICEnsemble VT1724 (Envy24)</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (c) 2000 Jaroslav Kysela &lt;perex@perex.cz&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program; if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> *</span>
<span class="cm"> */</span>      

<span class="cp">#include &lt;sound/control.h&gt;</span>
<span class="cp">#include &lt;sound/ac97_codec.h&gt;</span>
<span class="cp">#include &lt;sound/rawmidi.h&gt;</span>
<span class="cp">#include &lt;sound/i2c.h&gt;</span>
<span class="cp">#include &lt;sound/pcm.h&gt;</span>

<span class="cp">#include &quot;ice1712.h&quot;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">ICE_EEP2_SYSCONF</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* 06 */</span>
	<span class="n">ICE_EEP2_ACLINK</span><span class="p">,</span>	<span class="cm">/* 07 */</span>
	<span class="n">ICE_EEP2_I2S</span><span class="p">,</span>		<span class="cm">/* 08 */</span>
	<span class="n">ICE_EEP2_SPDIF</span><span class="p">,</span>		<span class="cm">/* 09 */</span>
	<span class="n">ICE_EEP2_GPIO_DIR</span><span class="p">,</span>	<span class="cm">/* 0a */</span>
	<span class="n">ICE_EEP2_GPIO_DIR1</span><span class="p">,</span>	<span class="cm">/* 0b */</span>
	<span class="n">ICE_EEP2_GPIO_DIR2</span><span class="p">,</span>	<span class="cm">/* 0c */</span>
	<span class="n">ICE_EEP2_GPIO_MASK</span><span class="p">,</span>	<span class="cm">/* 0d */</span>
	<span class="n">ICE_EEP2_GPIO_MASK1</span><span class="p">,</span>	<span class="cm">/* 0e */</span>
	<span class="n">ICE_EEP2_GPIO_MASK2</span><span class="p">,</span>	<span class="cm">/* 0f */</span>
	<span class="n">ICE_EEP2_GPIO_STATE</span><span class="p">,</span>	<span class="cm">/* 10 */</span>
	<span class="n">ICE_EEP2_GPIO_STATE1</span><span class="p">,</span>	<span class="cm">/* 11 */</span>
	<span class="n">ICE_EEP2_GPIO_STATE2</span>	<span class="cm">/* 12 */</span>
<span class="p">};</span>
	
<span class="cm">/*</span>
<span class="cm"> *  Direct registers</span>
<span class="cm"> */</span>

<span class="cp">#define ICEREG1724(ice, x) ((ice)-&gt;port + VT1724_REG_##x)</span>

<span class="cp">#define VT1724_REG_CONTROL		0x00	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define   VT1724_RESET			0x80	</span><span class="cm">/* reset whole chip */</span><span class="cp"></span>
<span class="cp">#define VT1724_REG_IRQMASK		0x01	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define   VT1724_IRQ_MPU_RX		0x80</span>
<span class="cp">#define   VT1724_IRQ_MPU_TX		0x20</span>
<span class="cp">#define   VT1724_IRQ_MTPCM		0x10</span>
<span class="cp">#define VT1724_REG_IRQSTAT		0x02	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cm">/* look to VT1724_IRQ_* */</span>
<span class="cp">#define VT1724_REG_SYS_CFG		0x04	</span><span class="cm">/* byte - system configuration PCI60 on Envy24*/</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_CLOCK	0xc0</span>
<span class="cp">#define     VT1724_CFG_CLOCK512	0x00	</span><span class="cm">/* 22.5692Mhz, 44.1kHz*512 */</span><span class="cp"></span>
<span class="cp">#define     VT1724_CFG_CLOCK384  0x40	</span><span class="cm">/* 16.9344Mhz, 44.1kHz*384 */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_MPU401	0x20		</span><span class="cm">/* MPU401 UARTs */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_ADC_MASK	0x0c	</span><span class="cm">/* one, two or one and S/PDIF, stereo ADCs */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_ADC_NONE	0x0c	</span><span class="cm">/* no ADCs */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_DAC_MASK	0x03	</span><span class="cm">/* one, two, three, four stereo DACs */</span><span class="cp"></span>

<span class="cp">#define VT1724_REG_AC97_CFG		0x05	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_PRO_I2S	0x80	</span><span class="cm">/* multitrack converter: I2S or AC&#39;97 */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_AC97_PACKED	0x01	</span><span class="cm">/* split or packed mode - AC&#39;97 */</span><span class="cp"></span>

<span class="cp">#define VT1724_REG_I2S_FEATURES		0x06	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_I2S_VOLUME	0x80	</span><span class="cm">/* volume/mute capability */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_I2S_96KHZ	0x40	</span><span class="cm">/* supports 96kHz sampling */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_I2S_RESMASK	0x30	</span><span class="cm">/* resolution mask, 16,18,20,24-bit */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_I2S_192KHZ	0x08	</span><span class="cm">/* supports 192kHz sampling */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_I2S_OTHER	0x07	</span><span class="cm">/* other I2S IDs */</span><span class="cp"></span>

<span class="cp">#define VT1724_REG_SPDIF_CFG		0x07	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_SPDIF_OUT_EN	0x80	</span><span class="cm">/*Internal S/PDIF output is enabled*/</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_SPDIF_OUT_INT	0x40	</span><span class="cm">/*Internal S/PDIF output is implemented*/</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_I2S_CHIPID	0x3c	</span><span class="cm">/* I2S chip ID */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_SPDIF_IN	0x02	</span><span class="cm">/* S/PDIF input is present */</span><span class="cp"></span>
<span class="cp">#define   VT1724_CFG_SPDIF_OUT	0x01	</span><span class="cm">/* External S/PDIF output is present */</span><span class="cp"></span>

<span class="cm">/*there is no consumer AC97 codec with the VT1724*/</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><h1>define VT1724<em>REG</em>AC97_INDEX        0x08    /* byte */</h1>

<h1>define VT1724<em>REG</em>AC97_CMD        0x09    /* byte */</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define VT1724_REG_MPU_TXFIFO		0x0a	</span><span class="cm">/*byte ro. number of bytes in TX fifo*/</span><span class="cp"></span>
<span class="cp">#define VT1724_REG_MPU_RXFIFO		0x0b	</span><span class="cm">/*byte ro. number of bytes in RX fifo*/</span><span class="cp"></span>

<span class="cp">#define VT1724_REG_MPU_DATA		0x0c	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define VT1724_REG_MPU_CTRL		0x0d	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define   VT1724_MPU_UART	0x01</span>
<span class="cp">#define   VT1724_MPU_TX_EMPTY	0x02</span>
<span class="cp">#define   VT1724_MPU_TX_FULL	0x04</span>
<span class="cp">#define   VT1724_MPU_RX_EMPTY	0x08</span>
<span class="cp">#define   VT1724_MPU_RX_FULL	0x10</span>

<span class="cp">#define VT1724_REG_MPU_FIFO_WM	0x0e	</span><span class="cm">/*byte set the high/low watermarks for RX/TX fifos*/</span><span class="cp"></span>
<span class="cp">#define   VT1724_MPU_RX_FIFO	0x20	</span><span class="c1">//1=rx fifo watermark 0=tx fifo watermark</span>
<span class="cp">#define   VT1724_MPU_FIFO_MASK	0x1f	</span>

<span class="cp">#define VT1724_REG_I2C_DEV_ADDR	0x10	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define   VT1724_I2C_WRITE		0x01	</span><span class="cm">/* write direction */</span><span class="cp"></span>
<span class="cp">#define VT1724_REG_I2C_BYTE_ADDR	0x11	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define VT1724_REG_I2C_DATA		0x12	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define VT1724_REG_I2C_CTRL		0x13	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define   VT1724_I2C_EEPROM		0x80	</span><span class="cm">/* 1 = EEPROM exists */</span><span class="cp"></span>
<span class="cp">#define   VT1724_I2C_BUSY		0x01	</span><span class="cm">/* busy bit */</span><span class="cp"></span>

<span class="cp">#define VT1724_REG_GPIO_DATA	0x14	</span><span class="cm">/* word */</span><span class="cp"></span>
<span class="cp">#define VT1724_REG_GPIO_WRITE_MASK	0x16 </span><span class="cm">/* word */</span><span class="cp"></span>
<span class="cp">#define VT1724_REG_GPIO_DIRECTION	0x18 </span><span class="cm">/* dword? (3 bytes) 0=input 1=output. </span>
<span class="cm">						bit3 - during reset used for Eeprom power-on strapping</span>
<span class="cm">						if TESTEN# pin active, bit 2 always input*/</span><span class="cp"></span>
<span class="cp">#define VT1724_REG_POWERDOWN	0x1c</span>
<span class="cp">#define VT1724_REG_GPIO_DATA_22	0x1e </span><span class="cm">/* byte direction for GPIO 16:22 */</span><span class="cp"></span>
<span class="cp">#define VT1724_REG_GPIO_WRITE_MASK_22	0x1f </span><span class="cm">/* byte write mask for GPIO 16:22 */</span><span class="cp"></span>


<span class="cm">/* </span>
<span class="cm"> *  Professional multi-track direct control registers</span>
<span class="cm"> */</span>

<span class="cp">#define ICEMT1724(ice, x) ((ice)-&gt;profi_port + VT1724_MT_##x)</span>

<span class="cp">#define VT1724_MT_IRQ			0x00	</span><span class="cm">/* byte - interrupt mask */</span><span class="cp"></span>
<span class="cp">#define   VT1724_MULTI_PDMA4	0x80	</span><span class="cm">/* SPDIF Out / PDMA4 */</span><span class="cp"></span>
<span class="cp">#define	  VT1724_MULTI_PDMA3	0x40	</span><span class="cm">/* PDMA3 */</span><span class="cp"></span>
<span class="cp">#define   VT1724_MULTI_PDMA2	0x20	</span><span class="cm">/* PDMA2 */</span><span class="cp"></span>
<span class="cp">#define   VT1724_MULTI_PDMA1	0x10	</span><span class="cm">/* PDMA1 */</span><span class="cp"></span>
<span class="cp">#define   VT1724_MULTI_FIFO_ERR 0x08	</span><span class="cm">/* DMA FIFO underrun/overrun. */</span><span class="cp"></span>
<span class="cp">#define   VT1724_MULTI_RDMA1	0x04	</span><span class="cm">/* RDMA1 (S/PDIF input) */</span><span class="cp"></span>
<span class="cp">#define   VT1724_MULTI_RDMA0	0x02	</span><span class="cm">/* RMDA0 */</span><span class="cp"></span>
<span class="cp">#define   VT1724_MULTI_PDMA0	0x01	</span><span class="cm">/* MC Interleave/PDMA0 */</span><span class="cp"></span>

<span class="cp">#define VT1724_MT_RATE			0x01	</span><span class="cm">/* byte - sampling rate select */</span><span class="cp"></span>
<span class="cp">#define   VT1724_SPDIF_MASTER		0x10	</span><span class="cm">/* S/PDIF input is master clock */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_I2S_FORMAT		0x02	</span><span class="cm">/* byte - I2S data format */</span><span class="cp"></span>
<span class="cp">#define   VT1724_MT_I2S_MCLK_128X	0x08</span>
<span class="cp">#define   VT1724_MT_I2S_FORMAT_MASK	0x03</span>
<span class="cp">#define   VT1724_MT_I2S_FORMAT_I2S	0x00</span>
<span class="cp">#define VT1724_MT_DMA_INT_MASK		0x03	</span><span class="cm">/* byte -DMA Interrupt Mask */</span><span class="cp"></span>
<span class="cm">/* lool to VT1724_MULTI_* */</span>
<span class="cp">#define VT1724_MT_AC97_INDEX		0x04	</span><span class="cm">/* byte - AC&#39;97 index */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_AC97_CMD		0x05	</span><span class="cm">/* byte - AC&#39;97 command &amp; status */</span><span class="cp"></span>
<span class="cp">#define   VT1724_AC97_COLD	0x80	</span><span class="cm">/* cold reset */</span><span class="cp"></span>
<span class="cp">#define   VT1724_AC97_WARM	0x40	</span><span class="cm">/* warm reset */</span><span class="cp"></span>
<span class="cp">#define   VT1724_AC97_WRITE	0x20	</span><span class="cm">/* W: write, R: write in progress */</span><span class="cp"></span>
<span class="cp">#define   VT1724_AC97_READ	0x10	</span><span class="cm">/* W: read, R: read in progress */</span><span class="cp"></span>
<span class="cp">#define   VT1724_AC97_READY	0x08	</span><span class="cm">/* codec ready status bit */</span><span class="cp"></span>
<span class="cp">#define   VT1724_AC97_ID_MASK	0x03	</span><span class="cm">/* codec id mask */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_AC97_DATA		0x06	</span><span class="cm">/* word - AC&#39;97 data */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PLAYBACK_ADDR		0x10	</span><span class="cm">/* dword - playback address */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PLAYBACK_SIZE		0x14	</span><span class="cm">/* dword - playback size */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_DMA_CONTROL		0x18	</span><span class="cm">/* byte - control */</span><span class="cp"></span>
<span class="cp">#define   VT1724_PDMA4_START	0x80	</span><span class="cm">/* SPDIF out / PDMA4 start */</span><span class="cp"></span>
<span class="cp">#define   VT1724_PDMA3_START	0x40	</span><span class="cm">/* PDMA3 start */</span><span class="cp"></span>
<span class="cp">#define   VT1724_PDMA2_START	0x20	</span><span class="cm">/* PDMA2 start */</span><span class="cp"></span>
<span class="cp">#define   VT1724_PDMA1_START	0x10	</span><span class="cm">/* PDMA1 start */</span><span class="cp"></span>
<span class="cp">#define   VT1724_RDMA1_START	0x04	</span><span class="cm">/* RDMA1 start */</span><span class="cp"></span>
<span class="cp">#define   VT1724_RDMA0_START	0x02	</span><span class="cm">/* RMDA0 start */</span><span class="cp"></span>
<span class="cp">#define   VT1724_PDMA0_START	0x01	</span><span class="cm">/* MC Interleave / PDMA0 start */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_BURST			0x19	</span><span class="cm">/* Interleaved playback DMA Active streams / PCI burst size */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_DMA_FIFO_ERR		0x1a	</span><span class="cm">/*Global playback and record DMA FIFO Underrun/Overrun */</span><span class="cp"></span>
<span class="cp">#define   VT1724_PDMA4_UNDERRUN		0x80</span>
<span class="cp">#define   VT1724_PDMA2_UNDERRUN		0x40</span>
<span class="cp">#define   VT1724_PDMA3_UNDERRUN		0x20</span>
<span class="cp">#define   VT1724_PDMA1_UNDERRUN		0x10</span>
<span class="cp">#define   VT1724_RDMA1_UNDERRUN		0x04</span>
<span class="cp">#define   VT1724_RDMA0_UNDERRUN		0x02</span>
<span class="cp">#define   VT1724_PDMA0_UNDERRUN		0x01</span>
<span class="cp">#define VT1724_MT_DMA_PAUSE		0x1b	</span><span class="cm">/*Global playback and record DMA FIFO pause/resume */</span><span class="cp"></span>
<span class="cp">#define	  VT1724_PDMA4_PAUSE	0x80</span>
<span class="cp">#define	  VT1724_PDMA3_PAUSE	0x40</span>
<span class="cp">#define	  VT1724_PDMA2_PAUSE	0x20</span>
<span class="cp">#define	  VT1724_PDMA1_PAUSE	0x10</span>
<span class="cp">#define	  VT1724_RDMA1_PAUSE	0x04</span>
<span class="cp">#define	  VT1724_RDMA0_PAUSE	0x02</span>
<span class="cp">#define	  VT1724_PDMA0_PAUSE	0x01</span>
<span class="cp">#define VT1724_MT_PLAYBACK_COUNT	0x1c	</span><span class="cm">/* word - playback count */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_CAPTURE_ADDR		0x20	</span><span class="cm">/* dword - capture address */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_CAPTURE_SIZE		0x24	</span><span class="cm">/* word - capture size */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_CAPTURE_COUNT		0x26	</span><span class="cm">/* word - capture count */</span><span class="cp"></span>

<span class="cp">#define VT1724_MT_ROUTE_PLAYBACK	0x2c	</span><span class="cm">/* word */</span><span class="cp"></span>

<span class="cp">#define VT1724_MT_RDMA1_ADDR		0x30	</span><span class="cm">/* dword - RDMA1 capture address */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_RDMA1_SIZE		0x34	</span><span class="cm">/* word - RDMA1 capture size */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_RDMA1_COUNT		0x36	</span><span class="cm">/* word - RDMA1 capture count */</span><span class="cp"></span>

<span class="cp">#define VT1724_MT_SPDIF_CTRL		0x3c	</span><span class="cm">/* word */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_MONITOR_PEAKINDEX	0x3e	</span><span class="cm">/* byte */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_MONITOR_PEAKDATA	0x3f	</span><span class="cm">/* byte */</span><span class="cp"></span>

<span class="cm">/* concurrent stereo channels */</span>
<span class="cp">#define VT1724_MT_PDMA4_ADDR		0x40	</span><span class="cm">/* dword */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PDMA4_SIZE		0x44	</span><span class="cm">/* word */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PDMA4_COUNT		0x46	</span><span class="cm">/* word */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PDMA3_ADDR		0x50	</span><span class="cm">/* dword */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PDMA3_SIZE		0x54	</span><span class="cm">/* word */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PDMA3_COUNT		0x56	</span><span class="cm">/* word */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PDMA2_ADDR		0x60	</span><span class="cm">/* dword */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PDMA2_SIZE		0x64	</span><span class="cm">/* word */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PDMA2_COUNT		0x66	</span><span class="cm">/* word */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PDMA1_ADDR		0x70	</span><span class="cm">/* dword */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PDMA1_SIZE		0x74	</span><span class="cm">/* word */</span><span class="cp"></span>
<span class="cp">#define VT1724_MT_PDMA1_COUNT		0x76	</span><span class="cm">/* word */</span><span class="cp"></span>


<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">snd_vt1724_read_i2c</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_ice1712</span> <span class="o">*</span><span class="n">ice</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">addr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">snd_vt1724_write_i2c</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_ice1712</span> <span class="o">*</span><span class="n">ice</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __SOUND_VT1724_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
