###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 13:03:42 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.146
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.570
- Arrival Time                  2.551
= Slack Time                   17.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   17.019 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.684 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.570 | 
     | FE_OFC1_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |   19.496 | 
     | ALU/\ALU_OUT_reg[13] | RN ^       | SDFFRQX2M | 1.206 | 0.074 |   2.551 |   19.570 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.019 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.019 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.879 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M  | 0.080 | 0.005 |   0.146 |  -16.874 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.146
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.570
- Arrival Time                  2.550
= Slack Time                   17.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   17.019 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.684 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.571 | 
     | FE_OFC1_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.496 | 
     | ALU/\ALU_OUT_reg[12] | RN ^       | SDFFRQX2M | 1.206 | 0.074 |   2.550 |   19.570 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.019 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.019 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.879 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M  | 0.080 | 0.005 |   0.146 |  -16.874 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.146
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.570
- Arrival Time                  2.550
= Slack Time                   17.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   17.020 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.684 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.571 | 
     | FE_OFC1_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.496 | 
     | ALU/\ALU_OUT_reg[14] | RN ^       | SDFFRQX2M | 1.206 | 0.074 |   2.550 |   19.570 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.019 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.019 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.879 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M  | 0.080 | 0.005 |   0.146 |  -16.874 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.145
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.569
- Arrival Time                  2.550
= Slack Time                   17.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.020 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.684 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.571 | 
     | FE_OFC1_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |   19.496 | 
     | ALU/\ALU_OUT_reg[9] | RN ^       | SDFFRQX2M | 1.206 | 0.073 |   2.550 |   19.569 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.020 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.020 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.879 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M  | 0.080 | 0.005 |   0.145 |  -16.874 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.146
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.570
- Arrival Time                  2.550
= Slack Time                   17.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   17.020 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.684 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.571 | 
     | FE_OFC1_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.496 | 
     | ALU/\ALU_OUT_reg[11] | RN ^       | SDFFRQX2M | 1.206 | 0.074 |   2.550 |   19.570 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.020 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.020 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.879 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M  | 0.080 | 0.005 |   0.146 |  -16.874 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.146
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.570
- Arrival Time                  2.549
= Slack Time                   17.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   17.020 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.685 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.572 | 
     | FE_OFC1_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.497 | 
     | ALU/\ALU_OUT_reg[10] | RN ^       | SDFFRQX2M | 1.205 | 0.073 |   2.549 |   19.570 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.020 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.020 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.880 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M  | 0.080 | 0.005 |   0.146 |  -16.875 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.146
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.570
- Arrival Time                  2.549
= Slack Time                   17.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   17.021 | 
     | U6_mux2X1/U1         | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.686 | 
     | FE_OFC0_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.572 | 
     | FE_OFC1_SYNC_RST11   | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.497 | 
     | ALU/\ALU_OUT_reg[15] | RN ^       | SDFFRQX2M | 1.205 | 0.072 |   2.549 |   19.570 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.021 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.021 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.880 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M  | 0.080 | 0.005 |   0.146 |  -16.875 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.145
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.569
- Arrival Time                  2.547
= Slack Time                   17.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.022 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.687 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.574 | 
     | FE_OFC1_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.499 | 
     | ALU/\ALU_OUT_reg[8] | RN ^       | SDFFRQX2M | 1.203 | 0.071 |   2.547 |   19.569 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.022 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.022 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.882 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M  | 0.080 | 0.004 |   0.145 |  -16.877 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.145
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.570
- Arrival Time                  2.544
= Slack Time                   17.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.025 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.690 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.576 | 
     | FE_OFC1_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.502 | 
     | ALU/\ALU_OUT_reg[4] | RN ^       | SDFFRQX2M | 1.201 | 0.068 |   2.544 |   19.570 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.025 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.025 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.885 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M  | 0.080 | 0.004 |   0.145 |  -16.880 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.145
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.569
- Arrival Time                  2.542
= Slack Time                   17.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.027 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.692 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.578 | 
     | FE_OFC1_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.504 | 
     | ALU/\ALU_OUT_reg[6] | RN ^       | SDFFRQX2M | 1.199 | 0.066 |   2.542 |   19.569 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.027 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.027 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.886 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M  | 0.080 | 0.004 |   0.145 |  -16.882 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.145
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.569
- Arrival Time                  2.542
= Slack Time                   17.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.027 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.692 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.578 | 
     | FE_OFC1_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.504 | 
     | ALU/\ALU_OUT_reg[5] | RN ^       | SDFFRQX2M | 1.199 | 0.066 |   2.542 |   19.569 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.027 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.027 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.886 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M  | 0.080 | 0.004 |   0.145 |  -16.882 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.144
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.569
- Arrival Time                  2.542
= Slack Time                   17.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.028 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.692 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.579 | 
     | FE_OFC1_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.504 | 
     | ALU/\ALU_OUT_reg[3] | RN ^       | SDFFRQX2M | 1.198 | 0.065 |   2.542 |   19.569 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.027 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.027 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.887 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M  | 0.080 | 0.004 |   0.144 |  -16.883 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.145
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.569
- Arrival Time                  2.540
= Slack Time                   17.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.030 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.695 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.581 | 
     | FE_OFC1_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.506 | 
     | ALU/\ALU_OUT_reg[7] | RN ^       | SDFFRQX2M | 1.196 | 0.063 |   2.540 |   19.569 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.030 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.030 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.889 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M  | 0.080 | 0.004 |   0.145 |  -16.885 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.144
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.569
- Arrival Time                  2.538
= Slack Time                   17.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.031 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.696 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.582 | 
     | FE_OFC1_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.507 | 
     | ALU/\ALU_OUT_reg[2] | RN ^       | SDFFRQX2M | 1.195 | 0.061 |   2.538 |   19.569 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.031 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.031 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.890 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M  | 0.080 | 0.003 |   0.144 |  -16.887 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.143
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.568
- Arrival Time                  2.535
= Slack Time                   17.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.033 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.697 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.584 | 
     | FE_OFC1_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.509 | 
     | ALU/\ALU_OUT_reg[1] | RN ^       | SDFFRQX2M | 1.192 | 0.059 |   2.535 |   19.568 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.033 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.033 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.892 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M  | 0.080 | 0.002 |   0.143 |  -16.890 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.142
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.568
- Arrival Time                  2.534
= Slack Time                   17.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   17.033 | 
     | U6_mux2X1/U1       | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.698 | 
     | FE_OFC0_SYNC_RST11 | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.585 | 
     | FE_OFC1_SYNC_RST11 | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |   19.510 | 
     | ALU/OUT_VALID_reg  | RN ^       | SDFFRQX2M | 1.191 | 0.058 |   2.534 |   19.568 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.033 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.033 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.893 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M  | 0.080 | 0.002 |   0.142 |  -16.891 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.142
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.567
- Arrival Time                  2.533
= Slack Time                   17.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   17.034 | 
     | U6_mux2X1/U1        | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   17.699 | 
     | FE_OFC0_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   18.585 | 
     | FE_OFC1_SYNC_RST11  | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.476 |   19.511 | 
     | ALU/\ALU_OUT_reg[0] | RN ^       | SDFFRQX2M | 1.189 | 0.056 |   2.533 |   19.567 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.095 |       |   0.000 |  -17.034 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.034 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^  | CLKBUFX20M | 0.080 | 0.141 |   0.141 |  -16.893 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M  | 0.080 | 0.001 |   0.142 |  -16.892 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RSTSYNC1/\sync_reg_reg[1] /CK 
Endpoint:   RSTSYNC1/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.321
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.157
- Arrival Time                  0.265
= Slack Time                   19.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | RST_N ^    |           | 0.000 |       |   0.000 |   19.892 | 
     | U2_mux2X1/U1              | A ^ -> Y ^ | MX2X2M    | 0.308 | 0.264 |   0.264 |   20.156 | 
     | RSTSYNC1/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.308 | 0.002 |   0.265 |   20.157 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -19.892 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -19.869 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -19.841 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -19.688 | 
     | CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -19.547 | 
     | CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -19.394 | 
     | CLK_M__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -19.304 | 
     | CLK_M__L4_I2              | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -19.220 | 
     | RSTSYNC1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.086 | 0.006 |   0.678 |  -19.214 | 
     +------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RSTSYNC1/\sync_reg_reg[0] /CK 
Endpoint:   RSTSYNC1/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.678
- Setup                         0.314
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.164
- Arrival Time                  0.266
= Slack Time                   19.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | RST_N ^    |           | 0.000 |       |   0.000 |   19.899 | 
     | U2_mux2X1/U1              | A ^ -> Y ^ | MX2X2M    | 0.308 | 0.264 |   0.264 |   20.163 | 
     | RSTSYNC1/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.308 | 0.002 |   0.266 |   20.164 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |  -19.899 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.023 |  -19.876 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX8M  | 0.030 | 0.028 |   0.051 |  -19.848 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.153 |   0.204 |  -19.694 | 
     | CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.141 |   0.345 |  -19.554 | 
     | CLK_M__L2_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   0.498 |  -19.400 | 
     | CLK_M__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   0.588 |  -19.310 | 
     | CLK_M__L4_I2              | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   0.672 |  -19.226 | 
     | RSTSYNC1/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.086 | 0.006 |   0.678 |  -19.220 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[7][6] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[7][6] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[2]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.050
- Setup                         0.512
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.339
- Arrival Time                 20.072
= Slack Time                   81.267
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.070
     = Beginpoint Arrival Time           20.070
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[2] v |           | 0.122 |       |  20.070 |  101.336 | 
     | FIFO/MEM/\Reg_File_reg[7][6] | SI v    | SDFFRQX2M | 0.122 | 0.002 |  20.072 |  101.339 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -81.267 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -81.243 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -81.094 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -80.924 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -80.760 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -80.603 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -80.428 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -80.247 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -80.072 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -79.908 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -79.844 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -79.683 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -79.543 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -79.389 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -79.299 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -79.217 | 
     | FIFO/MEM/\Reg_File_reg[7][6] | CK ^       | SDFFRQX2M  | 0.085 | 0.001 |   2.050 |  -79.216 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RX/DUT2/\bit_cnt_reg[0] /CK 
Endpoint:   RX/DUT2/\bit_cnt_reg[0] /SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[0]                       (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.000
- Setup                         0.500
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.300
- Arrival Time                 20.025
= Slack Time                   81.275
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time           20.025
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance         |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |         |           |       |       |  Time   |   Time   | 
     |-------------------------+---------+-----------+-------+-------+---------+----------| 
     |                         | SI[0] v |           | 0.064 |       |  20.025 |  101.300 | 
     | RX/DUT2/\bit_cnt_reg[0] | SI v    | SDFFRQX2M | 0.064 | 0.000 |  20.025 |  101.300 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |  -0.000 |  -81.275 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -81.251 | 
     | scan_clk__L2_I1         | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -81.102 | 
     | scan_clk__L3_I0         | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -80.932 | 
     | scan_clk__L4_I0         | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -80.768 | 
     | scan_clk__L5_I0         | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -80.612 | 
     | scan_clk__L6_I0         | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -80.436 | 
     | scan_clk__L7_I0         | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -80.255 | 
     | scan_clk__L8_I0         | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -80.080 | 
     | scan_clk__L9_I0         | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -79.917 | 
     | scan_clk__L10_I1        | A v -> Y v | CLKBUFX2M  | 0.074 | 0.138 |   1.496 |  -79.779 | 
     | scan_clk__L11_I0        | A v -> Y ^ | INVX2M     | 0.082 | 0.072 |   1.568 |  -79.707 | 
     | U3_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.090 | 0.171 |   1.739 |  -79.536 | 
     | RX_CLK1__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.075 | 0.135 |   1.875 |  -79.400 | 
     | RX_CLK1__L2_I0          | A ^ -> Y ^ | BUFX32M    | 0.092 | 0.113 |   1.988 |  -79.287 | 
     | RX/DUT2/\bit_cnt_reg[0] | CK ^       | SDFFRQX2M  | 0.092 | 0.012 |   2.000 |  -79.275 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER/\Reg_File_reg[5][5] /CK 
Endpoint:   REGISTER/\Reg_File_reg[5][5] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          2.050
- Setup                         0.507
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.343
- Arrival Time                 20.051
= Slack Time                   81.292
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time           20.050
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[1] v |           | 0.095 |       |  20.050 |  101.342 | 
     | REGISTER/\Reg_File_reg[5][5] | SI v    | SDFFRQX2M | 0.095 | 0.001 |  20.051 |  101.343 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -81.292 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -81.268 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -81.119 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -80.949 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -80.785 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -80.628 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -80.453 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -80.272 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -80.097 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -79.933 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -79.869 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -79.708 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -79.568 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -79.414 | 
     | CLK_M__L3_I1                 | A ^ -> Y v | CLKINVX40M | 0.092 | 0.089 |   1.967 |  -79.325 | 
     | CLK_M__L4_I5                 | A v -> Y ^ | CLKINVX40M | 0.083 | 0.080 |   2.047 |  -79.244 | 
     | REGISTER/\Reg_File_reg[5][5] | CK ^       | SDFFRQX2M  | 0.083 | 0.002 |   2.050 |  -79.242 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin clock_divider_RX/div_clk_reg/CK 
Endpoint:   clock_divider_RX/div_clk_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.055
- Setup                         0.626
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.229
- Arrival Time                  3.022
= Slack Time                   97.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.207 | 
     | U7_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.131 | 0.177 |   0.177 |   97.383 | 
     | SYNC_RST22__Exclude_0        | A ^ -> Y ^ | BUFX2M    | 5.039 | 2.809 |   2.986 |  100.193 | 
     | clock_divider_RX/div_clk_reg | RN ^       | SDFFRQX2M | 5.041 | 0.036 |   3.022 |  100.229 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.207 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.183 | 
     | scan_clk__L2_I0              | A v -> Y ^ | INVX2M     | 0.054 | 0.042 |   0.066 |  -97.140 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.074 | 0.153 |   0.219 |  -96.988 | 
     | CLKR__L1_I0                  | A ^ -> Y ^ | CLKBUFX6M  | 0.074 | 0.135 |   0.354 |  -96.853 | 
     | CLKR__L2_I0                  | A ^ -> Y ^ | CLKBUFX4M  | 0.094 | 0.151 |   0.505 |  -96.701 | 
     | CLKR__L3_I0                  | A ^ -> Y ^ | CLKBUFX4M  | 0.090 | 0.154 |   0.659 |  -96.547 | 
     | CLKR__L4_I0                  | A ^ -> Y ^ | CLKBUFX4M  | 0.126 | 0.177 |   0.836 |  -96.370 | 
     | CLKR__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.137 |   0.973 |  -96.234 | 
     | CLKR__L6_I0                  | A ^ -> Y v | CLKINVX40M | 0.035 | 0.047 |   1.021 |  -96.186 | 
     | CLKR__L7_I0                  | A v -> Y ^ | CLKINVX32M | 0.031 | 0.034 |   1.055 |  -96.152 | 
     | clock_divider_RX/div_clk_reg | CK ^       | SDFFRQX2M  | 0.031 | 0.000 |   1.055 |  -96.152 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin clock_divider_TX/div_clk_reg/CK 
Endpoint:   clock_divider_TX/div_clk_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.055
- Setup                         0.626
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.229
- Arrival Time                  3.009
= Slack Time                   97.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.220 | 
     | U7_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.131 | 0.177 |   0.177 |   97.397 | 
     | SYNC_RST22__Exclude_0        | A ^ -> Y ^ | BUFX2M    | 5.039 | 2.809 |   2.986 |  100.206 | 
     | clock_divider_TX/div_clk_reg | RN ^       | SDFFRQX2M | 5.040 | 0.023 |   3.009 |  100.229 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.220 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.196 | 
     | scan_clk__L2_I0              | A v -> Y ^ | INVX2M     | 0.054 | 0.042 |   0.066 |  -97.154 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.074 | 0.153 |   0.219 |  -97.001 | 
     | CLKR__L1_I0                  | A ^ -> Y ^ | CLKBUFX6M  | 0.074 | 0.135 |   0.354 |  -96.866 | 
     | CLKR__L2_I0                  | A ^ -> Y ^ | CLKBUFX4M  | 0.094 | 0.151 |   0.505 |  -96.715 | 
     | CLKR__L3_I0                  | A ^ -> Y ^ | CLKBUFX4M  | 0.090 | 0.154 |   0.659 |  -96.561 | 
     | CLKR__L4_I0                  | A ^ -> Y ^ | CLKBUFX4M  | 0.126 | 0.177 |   0.836 |  -96.383 | 
     | CLKR__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.063 | 0.137 |   0.973 |  -96.247 | 
     | CLKR__L6_I0                  | A ^ -> Y v | CLKINVX40M | 0.035 | 0.047 |   1.021 |  -96.199 | 
     | CLKR__L7_I0                  | A v -> Y ^ | CLKINVX32M | 0.031 | 0.034 |   1.055 |  -96.165 | 
     | clock_divider_TX/div_clk_reg | CK ^       | SDFFRQX2M  | 0.031 | 0.000 |   1.055 |  -96.165 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[7][6] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[7][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.050
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.478
- Arrival Time                  3.497
= Slack Time                   97.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.980 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.645 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.532 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.457 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.425 | 
     | FIFO/MEM/\Reg_File_reg[7][6] | RN ^       | SDFFRQX2M | 1.177 | 0.052 |   3.497 |  101.478 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.980 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.956 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.807 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.637 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.474 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.317 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.141 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.961 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.785 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.622 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.557 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.397 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.256 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.103 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.013 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.931 | 
     | FIFO/MEM/\Reg_File_reg[7][6] | CK ^       | SDFFRQX2M  | 0.085 | 0.001 |   2.050 |  -95.930 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[7][1] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[7][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.051
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.478
- Arrival Time                  3.497
= Slack Time                   97.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.980 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.645 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.532 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.457 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.425 | 
     | FIFO/MEM/\Reg_File_reg[7][1] | RN ^       | SDFFRQX2M | 1.177 | 0.052 |   3.497 |  101.478 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.981 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.957 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.807 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.638 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.474 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.317 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.142 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.961 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.786 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.622 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.558 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.397 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.256 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.103 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.013 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.931 | 
     | FIFO/MEM/\Reg_File_reg[7][1] | CK ^       | SDFFRQX2M  | 0.085 | 0.001 |   2.051 |  -95.930 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin FIFO/sync_r2w/\sync_reg_reg[2][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[2][0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.055
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.482
- Arrival Time                  3.501
= Slack Time                   97.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   97.981 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.646 | 
     | FE_OFC0_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.532 | 
     | FE_OFC1_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.458 | 
     | FE_OFC2_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.426 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | RN ^       | SDFFRQX2M | 1.181 | 0.056 |   3.501 |  101.482 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.981 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.957 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.808 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.638 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.474 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.318 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.142 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.962 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.786 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.623 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.558 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.397 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.257 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.104 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.014 | 
     | CLK_M__L4_I2                      | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   2.051 |  -95.930 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.086 | 0.004 |   2.055 |  -95.926 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin FIFO/WR/wfull_reg/CK 
Endpoint:   FIFO/WR/wfull_reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.055
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.482
- Arrival Time                  3.501
= Slack Time                   97.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   97.981 | 
     | U6_mux2X1/U1       | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.646 | 
     | FE_OFC0_SYNC_RST11 | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.533 | 
     | FE_OFC1_SYNC_RST11 | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.458 | 
     | FE_OFC2_SYNC_RST11 | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.426 | 
     | FIFO/WR/wfull_reg  | RN ^       | SDFFRQX2M | 1.181 | 0.056 |   3.501 |  101.482 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.981 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.957 | 
     | scan_clk__L2_I1   | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.808 | 
     | scan_clk__L3_I0   | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.638 | 
     | scan_clk__L4_I0   | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.475 | 
     | scan_clk__L5_I0   | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.318 | 
     | scan_clk__L6_I0   | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.142 | 
     | scan_clk__L7_I0   | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.962 | 
     | scan_clk__L8_I0   | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.786 | 
     | scan_clk__L9_I0   | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.623 | 
     | scan_clk__L10_I0  | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.558 | 
     | U0_mux2X1/U1      | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.398 | 
     | CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.257 | 
     | CLK_M__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.104 | 
     | CLK_M__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.014 | 
     | CLK_M__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.086 | 0.084 |   2.051 |  -95.930 | 
     | FIFO/WR/wfull_reg | CK ^       | SDFFRQX2M  | 0.086 | 0.004 |   2.055 |  -95.926 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[5][0] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[5][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.052
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.479
- Arrival Time                  3.497
= Slack Time                   97.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.982 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.647 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.533 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.459 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.427 | 
     | FIFO/MEM/\Reg_File_reg[5][0] | RN ^       | SDFFRQX2M | 1.177 | 0.052 |   3.497 |  101.479 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.982 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.958 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.809 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.639 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.475 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.319 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.143 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.962 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.787 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.624 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.559 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.398 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.258 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.104 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.014 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.932 | 
     | FIFO/MEM/\Reg_File_reg[5][0] | CK ^       | SDFFRQX2M  | 0.085 | 0.002 |   2.052 |  -95.930 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[4][0] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[4][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.052
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.479
- Arrival Time                  3.497
= Slack Time                   97.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.982 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.647 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.534 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.459 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.427 | 
     | FIFO/MEM/\Reg_File_reg[4][0] | RN ^       | SDFFRQX2M | 1.177 | 0.052 |   3.497 |  101.479 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.982 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.958 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.809 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.639 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.476 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.319 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.143 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.963 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.787 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.624 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.559 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.399 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.258 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.105 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.015 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.933 | 
     | FIFO/MEM/\Reg_File_reg[4][0] | CK ^       | SDFFRQX2M  | 0.085 | 0.002 |   2.052 |  -95.930 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[0][7] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[0][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.052
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.479
- Arrival Time                  3.496
= Slack Time                   97.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.983 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.648 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.535 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.460 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.428 | 
     | FIFO/MEM/\Reg_File_reg[0][7] | RN ^       | SDFFRQX2M | 1.176 | 0.051 |   3.496 |  101.479 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.983 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.959 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.810 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.640 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.477 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.320 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.144 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.964 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.789 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.625 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.560 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.400 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.259 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.106 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.016 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.934 | 
     | FIFO/MEM/\Reg_File_reg[0][7] | CK ^       | SDFFRQX2M  | 0.085 | 0.002 |   2.052 |  -95.932 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin FIFO/sync_r2w/\sync_reg_reg[2][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[2][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.059
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.486
- Arrival Time                  3.501
= Slack Time                   97.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   97.985 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.650 | 
     | FE_OFC0_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.537 | 
     | FE_OFC1_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.462 | 
     | FE_OFC2_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.430 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | RN ^       | SDFFRQX2M | 1.181 | 0.056 |   3.501 |  101.486 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.985 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.961 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.812 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.642 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.479 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.322 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.146 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.966 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.790 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.627 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.562 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.402 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.261 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.108 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.018 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.936 | 
     | FIFO/sync_r2w/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.085 | 0.009 |   2.059 |  -95.926 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin FIFO/WR/\w_binary_reg[0] /CK 
Endpoint:   FIFO/WR/\w_binary_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.059
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.486
- Arrival Time                  3.501
= Slack Time                   97.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   97.986 | 
     | U6_mux2X1/U1             | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.650 | 
     | FE_OFC0_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.537 | 
     | FE_OFC1_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.462 | 
     | FE_OFC2_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.430 | 
     | FIFO/WR/\w_binary_reg[0] | RN ^       | SDFFRQX2M | 1.181 | 0.056 |   3.501 |  101.486 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.986 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.962 | 
     | scan_clk__L2_I1          | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.812 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.643 | 
     | scan_clk__L4_I0          | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.479 | 
     | scan_clk__L5_I0          | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.322 | 
     | scan_clk__L6_I0          | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.147 | 
     | scan_clk__L7_I0          | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.966 | 
     | scan_clk__L8_I0          | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.791 | 
     | scan_clk__L9_I0          | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.627 | 
     | scan_clk__L10_I0         | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.562 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.402 | 
     | CLK_M__L1_I0             | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.261 | 
     | CLK_M__L2_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.108 | 
     | CLK_M__L3_I0             | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.018 | 
     | CLK_M__L4_I1             | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.936 | 
     | FIFO/WR/\w_binary_reg[0] | CK ^       | SDFFRQX2M  | 0.085 | 0.009 |   2.059 |  -95.926 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[3][0] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[3][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.057
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.484
- Arrival Time                  3.498
= Slack Time                   97.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.986 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.650 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.537 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.462 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.431 | 
     | FIFO/MEM/\Reg_File_reg[3][0] | RN ^       | SDFFRQX2M | 1.179 | 0.054 |   3.498 |  101.484 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.986 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.962 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.813 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.643 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.479 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.322 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.147 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.966 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.791 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.627 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.563 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.402 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.262 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.108 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.018 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.936 | 
     | FIFO/MEM/\Reg_File_reg[3][0] | CK ^       | SDFFRQX2M  | 0.085 | 0.007 |   2.057 |  -95.928 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin FIFO/sync_r2w/\sync_reg_reg[3][0] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[3][0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.059
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.486
- Arrival Time                  3.500
= Slack Time                   97.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   97.986 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.651 | 
     | FE_OFC0_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.537 | 
     | FE_OFC1_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.462 | 
     | FE_OFC2_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.431 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | RN ^       | SDFFRQX2M | 1.181 | 0.055 |   3.500 |  101.486 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.986 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.962 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.813 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.643 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.479 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.322 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.147 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.966 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.791 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.627 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.563 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.402 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.262 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.108 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.018 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.936 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.085 | 0.009 |   2.059 |  -95.927 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[0][1] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[0][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.059
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.486
- Arrival Time                  3.500
= Slack Time                   97.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.986 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.651 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.537 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.462 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.431 | 
     | FIFO/MEM/\Reg_File_reg[0][1] | RN ^       | SDFFRQX2M | 1.180 | 0.055 |   3.500 |  101.486 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.986 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.962 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.813 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.643 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.479 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.322 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.147 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.966 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.791 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.627 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.563 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.402 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.262 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.108 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.018 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.936 | 
     | FIFO/MEM/\Reg_File_reg[0][1] | CK ^       | SDFFRQX2M  | 0.085 | 0.009 |   2.059 |  -95.927 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin FIFO/WR/\w_binary_reg[3] /CK 
Endpoint:   FIFO/WR/\w_binary_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.059
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.486
- Arrival Time                  3.499
= Slack Time                   97.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   97.986 | 
     | U6_mux2X1/U1             | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.651 | 
     | FE_OFC0_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.537 | 
     | FE_OFC1_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.463 | 
     | FE_OFC2_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.431 | 
     | FIFO/WR/\w_binary_reg[3] | RN ^       | SDFFRQX2M | 1.179 | 0.055 |   3.499 |  101.486 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.986 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.962 | 
     | scan_clk__L2_I1          | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.813 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.643 | 
     | scan_clk__L4_I0          | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.479 | 
     | scan_clk__L5_I0          | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.323 | 
     | scan_clk__L6_I0          | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.147 | 
     | scan_clk__L7_I0          | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.967 | 
     | scan_clk__L8_I0          | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.791 | 
     | scan_clk__L9_I0          | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.628 | 
     | scan_clk__L10_I0         | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.563 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.402 | 
     | CLK_M__L1_I0             | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.262 | 
     | CLK_M__L2_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.109 | 
     | CLK_M__L3_I0             | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.019 | 
     | CLK_M__L4_I1             | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.936 | 
     | FIFO/WR/\w_binary_reg[3] | CK ^       | SDFFRQX2M  | 0.085 | 0.009 |   2.059 |  -95.928 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin FIFO/sync_r2w/\sync_reg_reg[3][1] /CK 
Endpoint:   FIFO/sync_r2w/\sync_reg_reg[3][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.059
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.486
- Arrival Time                  3.500
= Slack Time                   97.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   97.986 | 
     | U6_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.651 | 
     | FE_OFC0_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.537 | 
     | FE_OFC1_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.463 | 
     | FE_OFC2_SYNC_RST11                | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.431 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | RN ^       | SDFFRQX2M | 1.180 | 0.055 |   3.500 |  101.486 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.986 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.962 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.813 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.643 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.480 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.323 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.147 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.967 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.791 | 
     | scan_clk__L9_I0                   | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.628 | 
     | scan_clk__L10_I0                  | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.563 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.403 | 
     | CLK_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.262 | 
     | CLK_M__L2_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.109 | 
     | CLK_M__L3_I0                      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.019 | 
     | CLK_M__L4_I1                      | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.937 | 
     | FIFO/sync_r2w/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.085 | 0.009 |   2.059 |  -95.927 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin FIFO/WR/\w_binary_reg[2] /CK 
Endpoint:   FIFO/WR/\w_binary_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.058
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.485
- Arrival Time                  3.499
= Slack Time                   97.987
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   97.987 | 
     | U6_mux2X1/U1             | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.652 | 
     | FE_OFC0_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.538 | 
     | FE_OFC1_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.463 | 
     | FE_OFC2_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.432 | 
     | FIFO/WR/\w_binary_reg[2] | RN ^       | SDFFRQX2M | 1.179 | 0.054 |   3.499 |  101.485 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.987 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.963 | 
     | scan_clk__L2_I1          | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.814 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.644 | 
     | scan_clk__L4_I0          | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.480 | 
     | scan_clk__L5_I0          | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.323 | 
     | scan_clk__L6_I0          | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.148 | 
     | scan_clk__L7_I0          | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.967 | 
     | scan_clk__L8_I0          | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.792 | 
     | scan_clk__L9_I0          | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.628 | 
     | scan_clk__L10_I0         | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.564 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.403 | 
     | CLK_M__L1_I0             | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.263 | 
     | CLK_M__L2_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.109 | 
     | CLK_M__L3_I0             | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.019 | 
     | CLK_M__L4_I1             | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.937 | 
     | FIFO/WR/\w_binary_reg[2] | CK ^       | SDFFRQX2M  | 0.085 | 0.009 |   2.059 |  -95.928 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin FIFO/WR/\w_binary_reg[1] /CK 
Endpoint:   FIFO/WR/\w_binary_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.058
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.485
- Arrival Time                  3.498
= Slack Time                   97.987
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   97.987 | 
     | U6_mux2X1/U1             | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.652 | 
     | FE_OFC0_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.539 | 
     | FE_OFC1_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.464 | 
     | FE_OFC2_SYNC_RST11       | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.432 | 
     | FIFO/WR/\w_binary_reg[1] | RN ^       | SDFFRQX2M | 1.178 | 0.053 |   3.498 |  101.485 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.987 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.963 | 
     | scan_clk__L2_I1          | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.814 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.644 | 
     | scan_clk__L4_I0          | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.481 | 
     | scan_clk__L5_I0          | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.324 | 
     | scan_clk__L6_I0          | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.148 | 
     | scan_clk__L7_I0          | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.968 | 
     | scan_clk__L8_I0          | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.793 | 
     | scan_clk__L9_I0          | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.629 | 
     | scan_clk__L10_I0         | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.564 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.404 | 
     | CLK_M__L1_I0             | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.263 | 
     | CLK_M__L2_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.110 | 
     | CLK_M__L3_I0             | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.020 | 
     | CLK_M__L4_I1             | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.938 | 
     | FIFO/WR/\w_binary_reg[1] | CK ^       | SDFFRQX2M  | 0.085 | 0.008 |   2.058 |  -95.929 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[0][0] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[0][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.058
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.485
- Arrival Time                  3.497
= Slack Time                   97.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.988 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.653 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.539 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.464 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.433 | 
     | FIFO/MEM/\Reg_File_reg[0][0] | RN ^       | SDFFRQX2M | 1.177 | 0.052 |   3.497 |  101.485 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.988 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.964 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.815 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.645 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.481 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.324 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.149 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.968 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.793 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.630 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.565 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.404 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.264 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.110 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.020 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.938 | 
     | FIFO/MEM/\Reg_File_reg[0][0] | CK ^       | SDFFRQX2M  | 0.085 | 0.008 |   2.058 |  -95.930 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[2][0] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[2][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.056
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.483
- Arrival Time                  3.494
= Slack Time                   97.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.989 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.654 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.540 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.465 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.434 | 
     | FIFO/MEM/\Reg_File_reg[2][0] | RN ^       | SDFFRQX2M | 1.176 | 0.049 |   3.494 |  101.483 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.989 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.965 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.816 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.646 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.482 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.326 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.150 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.969 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.794 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.631 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.566 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.405 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.265 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.111 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.021 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.939 | 
     | FIFO/MEM/\Reg_File_reg[2][0] | CK ^       | SDFFRQX2M  | 0.085 | 0.006 |   2.056 |  -95.933 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[1][0] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[1][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.057
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.484
- Arrival Time                  3.495
= Slack Time                   97.989
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.989 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.654 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.540 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.466 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.434 | 
     | FIFO/MEM/\Reg_File_reg[1][0] | RN ^       | SDFFRQX2M | 1.176 | 0.050 |   3.495 |  101.484 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.989 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.965 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.816 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.646 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.482 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.326 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.150 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.969 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.794 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.631 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.566 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.405 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.265 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.112 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.021 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.939 | 
     | FIFO/MEM/\Reg_File_reg[1][0] | CK ^       | SDFFRQX2M  | 0.085 | 0.007 |   2.057 |  -95.932 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[3][1] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[3][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.059
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.486
- Arrival Time                  3.493
= Slack Time                   97.993
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.993 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.658 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.545 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.470 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.438 | 
     | FIFO/MEM/\Reg_File_reg[3][1] | RN ^       | SDFFRQX2M | 1.176 | 0.048 |   3.493 |  101.486 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.994 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.970 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.820 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.651 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.487 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.330 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.155 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.974 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.799 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.635 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.571 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.410 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.269 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.116 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.026 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.944 | 
     | FIFO/MEM/\Reg_File_reg[3][1] | CK ^       | SDFFRQX2M  | 0.085 | 0.009 |   2.059 |  -95.934 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[1][1] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[1][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.056
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.483
- Arrival Time                  3.489
= Slack Time                   97.994
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.994 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.659 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.545 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.470 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.439 | 
     | FIFO/MEM/\Reg_File_reg[1][1] | RN ^       | SDFFRQX2M | 1.176 | 0.044 |   3.489 |  101.483 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.994 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.970 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.821 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.651 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.487 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.330 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.155 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.974 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.799 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.635 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.571 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.410 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.270 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.116 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.026 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.944 | 
     | FIFO/MEM/\Reg_File_reg[1][1] | CK ^       | SDFFRQX2M  | 0.085 | 0.006 |   2.056 |  -95.938 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[1][2] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[1][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.056
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.483
- Arrival Time                  3.488
= Slack Time                   97.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.995 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.659 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.546 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.471 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.440 | 
     | FIFO/MEM/\Reg_File_reg[1][2] | RN ^       | SDFFRQX2M | 1.176 | 0.043 |   3.488 |  101.483 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.995 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.971 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.822 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.652 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.488 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.331 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.156 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.975 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.800 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.636 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.572 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.411 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.271 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.117 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.027 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.945 | 
     | FIFO/MEM/\Reg_File_reg[1][2] | CK ^       | SDFFRQX2M  | 0.085 | 0.006 |   2.056 |  -95.939 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[2][1] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[2][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.059
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.486
- Arrival Time                  3.491
= Slack Time                   97.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.995 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.660 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.546 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.471 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.440 | 
     | FIFO/MEM/\Reg_File_reg[2][1] | RN ^       | SDFFRQX2M | 1.176 | 0.046 |   3.491 |  101.486 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.995 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.971 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.822 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.652 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.488 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.331 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.156 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.975 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.800 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.636 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.572 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.411 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.271 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.117 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.027 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.945 | 
     | FIFO/MEM/\Reg_File_reg[2][1] | CK ^       | SDFFRQX2M  | 0.085 | 0.009 |   2.059 |  -95.936 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[2][7] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[2][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.055
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.482
- Arrival Time                  3.487
= Slack Time                   97.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.995 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.660 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.546 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.471 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.440 | 
     | FIFO/MEM/\Reg_File_reg[2][7] | RN ^       | SDFFRQX2M | 1.176 | 0.042 |   3.487 |  101.482 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.995 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.971 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.822 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.652 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.488 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.331 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.156 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.975 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.800 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.637 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.572 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.411 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.271 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.117 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.027 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.945 | 
     | FIFO/MEM/\Reg_File_reg[2][7] | CK ^       | SDFFRQX2M  | 0.085 | 0.005 |   2.055 |  -95.940 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[1][7] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[1][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.054
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.481
- Arrival Time                  3.486
= Slack Time                   97.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.995 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.660 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.547 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.472 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.440 | 
     | FIFO/MEM/\Reg_File_reg[1][7] | RN ^       | SDFFRQX2M | 1.176 | 0.041 |   3.486 |  101.481 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.995 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.971 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.822 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.652 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.489 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.332 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.156 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.976 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.800 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.637 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.572 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.412 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.271 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.118 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.028 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.946 | 
     | FIFO/MEM/\Reg_File_reg[1][7] | CK ^       | SDFFRQX2M  | 0.085 | 0.005 |   2.054 |  -95.941 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin FIFO/MEM/\Reg_File_reg[3][7] /CK 
Endpoint:   FIFO/MEM/\Reg_File_reg[3][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          2.054
- Setup                         0.373
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.481
- Arrival Time                  3.485
= Slack Time                   97.996
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   97.996 | 
     | U6_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.983 | 0.665 |   0.665 |   98.661 | 
     | FE_OFC0_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.152 | 0.886 |   1.551 |   99.547 | 
     | FE_OFC1_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.177 | 0.925 |   2.477 |  100.472 | 
     | FE_OFC2_SYNC_RST11           | A ^ -> Y ^ | CLKBUFX8M | 1.173 | 0.968 |   3.445 |  101.441 | 
     | FIFO/MEM/\Reg_File_reg[3][7] | RN ^       | SDFFRQX2M | 1.176 | 0.040 |   3.485 |  101.481 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |  -0.000 |  -97.996 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.024 |   0.024 |  -97.972 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX4M  | 0.084 | 0.149 |   0.173 |  -97.823 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX4M  | 0.088 | 0.170 |   0.343 |  -97.653 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX4M  | 0.079 | 0.164 |   0.507 |  -97.489 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX4M  | 0.073 | 0.157 |   0.663 |  -97.332 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX4M  | 0.101 | 0.176 |   0.839 |  -97.157 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX4M  | 0.096 | 0.181 |   1.020 |  -96.976 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX4M  | 0.090 | 0.175 |   1.195 |  -96.801 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX4M  | 0.077 | 0.163 |   1.358 |  -96.637 | 
     | scan_clk__L10_I0             | A v -> Y ^ | INVX2M     | 0.067 | 0.065 |   1.423 |  -96.573 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.068 | 0.161 |   1.584 |  -96.412 | 
     | CLK_M__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.095 | 0.140 |   1.724 |  -96.272 | 
     | CLK_M__L2_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.097 | 0.154 |   1.878 |  -96.118 | 
     | CLK_M__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.095 | 0.090 |   1.968 |  -96.028 | 
     | CLK_M__L4_I1                 | A v -> Y ^ | CLKINVX40M | 0.085 | 0.082 |   2.050 |  -95.946 | 
     | FIFO/MEM/\Reg_File_reg[3][7] | CK ^       | SDFFRQX2M  | 0.085 | 0.004 |   2.054 |  -95.942 | 
     +---------------------------------------------------------------------------------------------+ 

