Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_48_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 77704 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_48_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 77704 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_48_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 77960 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77640 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_48_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77000 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_48_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77768 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_48_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_8_o_add_48_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_37_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 77512 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_48_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_106_OUT<23 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/pixel_counter<23 : 5> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_48_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_92_OUT<23 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78088 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_pixel_counter_lut<7 : 2>
   on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<19 : 6> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 6> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_115_OUT<23 : 6> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 6> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 6> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   6> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78856 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77128 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<18 : 6> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_pixel_counter_lut<7 : 2>
   on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 6> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_116_OUT<23 : 6> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 6> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 6> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   6> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78792 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<19 : 6> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 6> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_pixel_counter_lut<7 : 2>
   on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 6> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_116_OUT<23 : 6> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<23 : 6> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 6> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   6> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79176 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 6> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_121_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/pixel_counter<23 : 6> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78728 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77512 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_121_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/pixel_counter<23 : 5> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78472 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_121_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/pixel_counter<23 : 5> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78728 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77896 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_121_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/pixel_counter<23 : 5> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78664 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77768 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_121_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/pixel_counter<23 : 5> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_rowaddr[12]_mux_70_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78856 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 76936 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mLENGTH<6 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_107_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/ISA[12]_GND_37_o_mux_15_OUT<12 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_GND_39_o_mux_80_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79368 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mLENGTH<6 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_107_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/ISA[12]_GND_37_o_mux_15_OUT<12 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_GND_39_o_mux_80_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78920 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_106_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/ISA[12]_GND_37_o_mux_14_OUT<12 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_10_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_39_o_GND_39_o_mux_80_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_34_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78792 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78856 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_119_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78856 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_119_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78856 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77704 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_119_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78728 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77320 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/pixel_counter<31 : 5> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/GND_39_o_pixel_counter[31]_mux_71_OUT<31 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/pixel_counter[31]_GND_39_o_add_70_OUT<31 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_124_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78792 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/pixel_counter<31 : 5> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/GND_39_o_pixel_counter[31]_mux_73_OUT<31 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/pixel_counter[31]_GND_39_o_add_72_OUT<31 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_123_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78856 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_117_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78856 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77192 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_117_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78856 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77512 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_124_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79368 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77896 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_124_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78600 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_124_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78856 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77832 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mLENGTH<6 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mLENGTH[7]_rWR_LENGTH[7]_mux_130_OUT<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79816 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77960 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mLENGTH<6 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mLENGTH[7]_rWR_LENGTH[7]_mux_130_OUT<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79816 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 78152 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mLENGTH<6 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mLENGTH[7]_rWR_LENGTH[7]_mux_130_OUT<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79944 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77768 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mLENGTH<6 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mLENGTH[7]_rWR_LENGTH[7]_mux_130_OUT<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 80200 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 78664 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mLENGTH<6 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mLENGTH[7]_rWR_LENGTH[7]_mux_130_OUT<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0134<15 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79816 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 78792 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79560 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 78408 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79816 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79624 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79944 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 78792 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77896 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79624 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 78472 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79816 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 78536 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79816 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 78472 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79816 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 78728 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_129_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79688 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 78536 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 80456 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 78856 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/Madd_rRD1_ADDR[23]_GND_39_o_add_95_OUT_lut<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/Madd_rWR_ADDR[23]_GND_39_o_add_90_OUT_lut<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rRD1_ADDR[23]_GND_39_o_add_95_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rWR_ADDR[23]_GND_39_o_add_90_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rRD1_ADDR[23]_rRD1_ADDR[23]_mux_105_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rWR_ADDR[23]_rWR_ADDR[23]_mux_112_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_155_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79652 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/Madd_rRD1_ADDR[23]_GND_39_o_add_95_OUT_lut<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/Madd_rWR_ADDR[23]_GND_39_o_add_90_OUT_lut<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rRD1_ADDR[23]_GND_39_o_add_95_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rWR_ADDR[23]_GND_39_o_add_90_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rRD1_ADDR[23]_rRD1_ADDR[23]_mux_105_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rWR_ADDR[23]_rWR_ADDR[23]_mux_112_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_155_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79012 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77604 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/Madd_rRD1_ADDR[23]_GND_39_o_add_95_OUT_lut<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/Madd_rWR_ADDR[23]_GND_39_o_add_90_OUT_lut<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rRD1_ADDR[23]_GND_39_o_add_95_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_151_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rWR_ADDR[23]_GND_39_o_add_90_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rRD1_ADDR[23]_rRD1_ADDR[23]_mux_105_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rWR_ADDR[23]_rWR_ADDR[23]_mux_112_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79204 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77604 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/Madd_rWR_ADDR[23]_GND_39_o_add_84_OUT_lut<6 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rWR_ADDR[23]_GND_39_o_add_84_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/rWR_ADDR[23]_rWR_ADDR[23]_mux_106_OUT<23 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78628 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 76836 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<22 : 3> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<5 : 3> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<23 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_138_OUT<23 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<23 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 3> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   3> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78628 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77348 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_155_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79140 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 76708 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_155_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78628 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77604 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<5 : 3> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<22 : 3> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_155_OUT<23 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<23 : 3> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<23 :
   3> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79012 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77604 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_155_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79012 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77604 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_155_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78628 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 76900 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_155_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78244 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77604 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_155_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79076 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77604 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rRD1_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rRD1_ADDR<21 : 4> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Maccum_rWR_ADDR_lut<6 : 4> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/rWR_ADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/Result<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_mADDR[23]_mux_155_OUT<21 : 4> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<21 : 4> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<21 :
   4> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78628 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77284 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/next[5]_GND_12_o_add_39_OUT<4 : 2> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78628 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 76964 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78436 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 76836 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79012 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77476 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75880 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 74536 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_39_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75944 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 74920 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/ISA[12]_GND_22_o_mux_19_OUT<12 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_24_o_GND_24_o_mux_80_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_19_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_19_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75944 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 74408 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/ISA[12]_GND_22_o_mux_19_OUT<12 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_24_o_GND_24_o_mux_80_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_19_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_19_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75496 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 74920 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/Madd_next[5]_GND_12_o_add_42_OUT_cy<3 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_41_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_36_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75944 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 74408 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/ISA[12]_GND_22_o_mux_19_OUT<12 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/state[5]_GND_12_o_select_48_OUT<4 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/next[5]_GND_12_o_add_43_OUT<5 : 2> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_24_o_GND_24_o_mux_80_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_19_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_19_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75816 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 74920 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/ISA[12]_GND_23_o_mux_19_OUT<12 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<15 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/state[5]_GND_12_o_select_26_OUT<5 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_25_o_GND_25_o_mux_80_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_20_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_20_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75944 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 74920 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/ISA[12]_GND_23_o_mux_19_OUT<12 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/Result<20 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/state[5]_GND_12_o_select_26_OUT<5 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_25_o_GND_25_o_mux_80_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_20_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_20_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75688 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 74920 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/ISA[12]_GND_23_o_mux_19_OUT<12 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/state[5]_GND_12_o_select_26_OUT<5 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_25_o_GND_25_o_mux_80_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_20_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_20_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79008 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/ISA[12]_GND_23_o_mux_19_OUT<12 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/state[5]_GND_12_o_select_26_OUT<5 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_25_o_GND_25_o_mux_80_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_20_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_20_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79392 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77920 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77728 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/ISA[12]_GND_23_o_mux_19_OUT<12 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   LUPA300/REG_CONFIG/state[5]_GND_12_o_select_26_OUT<5 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_25_o_GND_25_o_mux_80_OUT<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_20_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_20_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79200 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77984 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0115<5 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_27_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_22_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_22_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 78688 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77984 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus SDRAMIF/SA<12 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/mADDR[23]_rWR_ADDR[23]_mux_125_OUT<22 : 5> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/mADDR<22 : 5> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_command/SA<12 : 0> on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus SDRAMIF/u_control_interface/SADDR<22 :
   5> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus LUPA300/REG_CONFIG/_n0115<5 : 0> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   SDRAMIF/u_command/GND_27_o_rowaddr[12]_mux_70_OUT<12 : 3> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_22_o_TMDS_green[9]_mux_34_OUT<9 : 1> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/GND_22_o_TMDS_red[9]_mux_33_OUT<7 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus HDMI_PORT2/iBLUE/q_m<7 : 3> on block top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iBLUE/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   HDMI_PORT2/iRED/TMDS_code[9]_TMDS_data[9]_mux_36_OUT<7 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 79008 kilobytes

Release 13.3 - ngc2edif O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_vga.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_vga.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_vga.edif ...
ngc2edif: Total memory usage is 77088 kilobytes

