

================================================================
== Vitis HLS Report for 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G'
================================================================
* Date:           Wed Nov 19 13:45:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        edge_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.320 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_G_Col_Loop_G  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg13 = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg12 = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg7 = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg6 = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%win2 = alloca i32 1" [edge_detect.cpp:20]   --->   Operation 12 'alloca' 'win2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%win1 = alloca i32 1" [edge_detect.cpp:19]   --->   Operation 13 'alloca' 'win1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%win0 = alloca i32 1" [edge_detect.cpp:18]   --->   Operation 14 'alloca' 'win0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [edge_detect.cpp:25]   --->   Operation 15 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [edge_detect.cpp:23]   --->   Operation 16 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%win2_6 = alloca i32 1" [edge_detect.cpp:20]   --->   Operation 18 'alloca' 'win2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%win1_6 = alloca i32 1" [edge_detect.cpp:19]   --->   Operation 19 'alloca' 'win1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%win0_6 = alloca i32 1" [edge_detect.cpp:18]   --->   Operation 20 'alloca' 'win0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_stream, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gauss_stream, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols" [edge_detect.cpp:16]   --->   Operation 23 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bound_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound" [edge_detect.cpp:16]   --->   Operation 24 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln18 = store i8 0, i8 %win0_6" [edge_detect.cpp:18]   --->   Operation 25 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 0, i8 %win1_6" [edge_detect.cpp:19]   --->   Operation 26 'store' 'store_ln19' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln20 = store i8 0, i8 %win2_6" [edge_detect.cpp:20]   --->   Operation 27 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln23 = store i31 0, i31 %r" [edge_detect.cpp:23]   --->   Operation 29 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln25 = store i31 0, i31 %c" [edge_detect.cpp:25]   --->   Operation 30 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln18 = store i8 0, i8 %win0" [edge_detect.cpp:18]   --->   Operation 31 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 0, i8 %win1" [edge_detect.cpp:19]   --->   Operation 32 'store' 'store_ln19' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln20 = store i8 0, i8 %win2" [edge_detect.cpp:20]   --->   Operation 33 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg6"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg7"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg12"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg13"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [edge_detect.cpp:23]   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.14ns)   --->   "%icmp_ln23 = icmp_eq  i64 %indvar_flatten_load, i64 %bound_read" [edge_detect.cpp:23]   --->   Operation 42 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.14ns)   --->   "%add_ln23 = add i64 %indvar_flatten_load, i64 1" [edge_detect.cpp:23]   --->   Operation 43 'add' 'add_ln23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc76.loopexit.i, void %gauss_stage.exit.exitStub" [edge_detect.cpp:23]   --->   Operation 44 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%c_load = load i31 %c" [edge_detect.cpp:25]   --->   Operation 45 'load' 'c_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i31 %c_load" [edge_detect.cpp:25]   --->   Operation 46 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.88ns)   --->   "%icmp_ln25 = icmp_slt  i32 %zext_ln25_1, i32 %cols_read" [edge_detect.cpp:25]   --->   Operation 47 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.25ns)   --->   "%select_ln23 = select i1 %icmp_ln25, i31 %c_load, i31 0" [edge_detect.cpp:23]   --->   Operation 48 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i31 %select_ln23" [edge_detect.cpp:25]   --->   Operation 49 'zext' 'zext_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.00ns)   --->   "%in_stream_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in_stream" [edge_detect.cpp:28]   --->   Operation 50 'read' 'in_stream_read' <Predicate = (!icmp_ln23)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr = getelementptr i8 %gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf, i64 0, i64 %zext_ln25" [edge_detect.cpp:30]   --->   Operation 51 'getelementptr' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr = getelementptr i8 %gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3, i64 0, i64 %zext_ln25" [edge_detect.cpp:30]   --->   Operation 52 'getelementptr' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr = getelementptr i8 %gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4, i64 0, i64 %zext_ln25" [edge_detect.cpp:30]   --->   Operation 53 'getelementptr' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%reuse_addr_reg13_load = load i64 %reuse_addr_reg13"   --->   Operation 54 'load' 'reuse_addr_reg13_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr" [edge_detect.cpp:40]   --->   Operation 55 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 56 [1/1] (1.14ns)   --->   "%addr_cmp16 = icmp_eq  i64 %reuse_addr_reg13_load, i64 %zext_ln25" [edge_detect.cpp:25]   --->   Operation 56 'icmp' 'addr_cmp16' <Predicate = (!icmp_ln23)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%reuse_addr_reg7_load = load i64 %reuse_addr_reg7"   --->   Operation 57 'load' 'reuse_addr_reg7_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr" [edge_detect.cpp:44]   --->   Operation 58 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 59 [1/1] (1.14ns)   --->   "%addr_cmp10 = icmp_eq  i64 %reuse_addr_reg7_load, i64 %zext_ln25" [edge_detect.cpp:25]   --->   Operation 59 'icmp' 'addr_cmp10' <Predicate = (!icmp_ln23)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 60 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr" [edge_detect.cpp:48]   --->   Operation 61 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 62 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln25" [edge_detect.cpp:25]   --->   Operation 62 'icmp' 'addr_cmp' <Predicate = (!icmp_ln23)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln25 = store i64 %zext_ln25, i64 %reuse_addr_reg13" [edge_detect.cpp:25]   --->   Operation 63 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln25 = store i64 %zext_ln25, i64 %reuse_addr_reg7" [edge_detect.cpp:25]   --->   Operation 64 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_2 : Operation 65 [1/1] (1.17ns)   --->   "%store_ln36 = store i8 %in_stream_read, i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr" [edge_detect.cpp:36]   --->   Operation 65 'store' 'store_ln36' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln25 = store i64 %zext_ln25, i64 %reuse_addr_reg" [edge_detect.cpp:25]   --->   Operation 66 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %select_ln23, i32 1, i32 30" [edge_detect.cpp:52]   --->   Operation 67 'partselect' 'tmp_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.86ns)   --->   "%icmp_ln52 = icmp_ne  i30 %tmp_8, i30 0" [edge_detect.cpp:52]   --->   Operation 68 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln23)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.87ns)   --->   "%add_ln25 = add i31 %select_ln23, i31 1" [edge_detect.cpp:25]   --->   Operation 69 'add' 'add_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln23 = store i64 %add_ln23, i64 %indvar_flatten" [edge_detect.cpp:23]   --->   Operation 70 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln25 = store i31 %add_ln25, i31 %c" [edge_detect.cpp:25]   --->   Operation 71 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%win2_9 = load i8 %win2_6"   --->   Operation 72 'load' 'win2_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%win1_9 = load i8 %win1_6" [edge_detect.cpp:63]   --->   Operation 73 'load' 'win1_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%win0_9 = load i8 %win0_6"   --->   Operation 74 'load' 'win0_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%win2_load = load i8 %win2" [edge_detect.cpp:58]   --->   Operation 75 'load' 'win2_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%win1_load = load i8 %win1"   --->   Operation 76 'load' 'win1_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [edge_detect.cpp:23]   --->   Operation 77 'load' 'r_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.87ns)   --->   "%add_ln23_1 = add i31 %r_load, i31 1" [edge_detect.cpp:23]   --->   Operation 78 'add' 'add_ln23_1' <Predicate = (!icmp_ln23 & !icmp_ln25)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.25ns)   --->   "%select_ln23_1 = select i1 %icmp_ln25, i31 %r_load, i31 %add_ln23_1" [edge_detect.cpp:23]   --->   Operation 79 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %select_ln23_1, i32 1, i32 30" [edge_detect.cpp:23]   --->   Operation 80 'partselect' 'tmp_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.86ns)   --->   "%icmp = icmp_ne  i30 %tmp_7, i30 0" [edge_detect.cpp:23]   --->   Operation 81 'icmp' 'icmp' <Predicate = (!icmp_ln23)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%reuse_reg12_load = load i8 %reuse_reg12"   --->   Operation 82 'load' 'reuse_reg12_load' <Predicate = (!icmp_ln23 & addr_cmp16)> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr" [edge_detect.cpp:40]   --->   Operation 83 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 84 [1/1] (0.30ns)   --->   "%win0_10 = select i1 %addr_cmp16, i8 %reuse_reg12_load, i8 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_load" [edge_detect.cpp:25]   --->   Operation 84 'select' 'win0_10' <Predicate = (!icmp_ln23)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%reuse_reg6_load = load i8 %reuse_reg6"   --->   Operation 85 'load' 'reuse_reg6_load' <Predicate = (!icmp_ln23 & addr_cmp10)> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr" [edge_detect.cpp:44]   --->   Operation 86 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 87 [1/1] (0.30ns)   --->   "%win1_10 = select i1 %addr_cmp10, i8 %reuse_reg6_load, i8 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load" [edge_detect.cpp:25]   --->   Operation 87 'select' 'win1_10' <Predicate = (!icmp_ln23)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i8 %reuse_reg"   --->   Operation 88 'load' 'reuse_reg_load' <Predicate = (!icmp_ln23 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (1.17ns)   --->   "%gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load = load i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_addr" [edge_detect.cpp:48]   --->   Operation 89 'load' 'gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 90 [1/1] (0.30ns)   --->   "%win2_10 = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_4_load" [edge_detect.cpp:25]   --->   Operation 90 'select' 'win2_10' <Predicate = (!icmp_ln23)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.17ns)   --->   "%store_ln34 = store i8 %win1_10, i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_addr" [edge_detect.cpp:34]   --->   Operation 91 'store' 'store_ln34' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln25 = store i8 %win1_10, i8 %reuse_reg12" [edge_detect.cpp:25]   --->   Operation 92 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 93 [1/1] (1.17ns)   --->   "%store_ln35 = store i8 %win2_10, i11 %gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_addr" [edge_detect.cpp:35]   --->   Operation 93 'store' 'store_ln35' <Predicate = (!icmp_ln23)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln25 = store i8 %win2_10, i8 %reuse_reg6" [edge_detect.cpp:25]   --->   Operation 94 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln28 = store i8 %in_stream_read, i8 %reuse_reg" [edge_detect.cpp:28]   --->   Operation 95 'store' 'store_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %win0_10" [edge_detect.cpp:58]   --->   Operation 96 'zext' 'zext_ln58' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i8 %win2_load" [edge_detect.cpp:58]   --->   Operation 97 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i8 %win2_10" [edge_detect.cpp:63]   --->   Operation 98 'zext' 'zext_ln63' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%win0_13_cast_i = zext i8 %win0_9"   --->   Operation 99 'zext' 'win0_13_cast_i' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%win1_12_cast_i = zext i8 %win1_load"   --->   Operation 100 'zext' 'win1_12_cast_i' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%win2_13_cast = zext i8 %win2_9"   --->   Operation 101 'zext' 'win2_13_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.70ns)   --->   "%empty = add i9 %win1_12_cast_i, i9 %win0_13_cast_i"   --->   Operation 102 'add' 'empty' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_cast_i = zext i9 %empty"   --->   Operation 103 'zext' 'p_cast_i' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%win1_14_cast = zext i8 %win1_10" [edge_detect.cpp:25]   --->   Operation 104 'zext' 'win1_14_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.70ns)   --->   "%tmp = add i9 %win2_13_cast, i9 %win1_14_cast" [edge_detect.cpp:25]   --->   Operation 105 'add' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %tmp" [edge_detect.cpp:25]   --->   Operation 106 'zext' 'tmp_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.71ns)   --->   "%tmp41_i = add i10 %tmp_cast, i10 %p_cast_i" [edge_detect.cpp:25]   --->   Operation 107 'add' 'tmp41_i' <Predicate = (!icmp_ln23)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln63_1 = add i9 %zext_ln58, i9 %zext_ln63" [edge_detect.cpp:63]   --->   Operation 108 'add' 'add_ln63_1' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i9 %add_ln63_1" [edge_detect.cpp:63]   --->   Operation 109 'zext' 'zext_ln63_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.71ns)   --->   "%add_ln63_2 = add i10 %zext_ln63_3, i10 %zext_ln58_1" [edge_detect.cpp:63]   --->   Operation 110 'add' 'add_ln63_2' <Predicate = (!icmp_ln23)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.38ns)   --->   "%store_ln18 = store i8 %win0_10, i8 %win0_6" [edge_detect.cpp:18]   --->   Operation 111 'store' 'store_ln18' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 112 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 %win1_10, i8 %win1_6" [edge_detect.cpp:19]   --->   Operation 112 'store' 'store_ln19' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln20 = store i8 %win2_10, i8 %win2_6" [edge_detect.cpp:20]   --->   Operation 113 'store' 'store_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln23 = store i31 %select_ln23_1, i31 %r" [edge_detect.cpp:23]   --->   Operation 114 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln19 = store i8 %win1_9, i8 %win1" [edge_detect.cpp:19]   --->   Operation 115 'store' 'store_ln19' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln20 = store i8 %win2_9, i8 %win2" [edge_detect.cpp:20]   --->   Operation 116 'store' 'store_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%win0_load = load i8 %win0" [edge_detect.cpp:53]   --->   Operation 117 'load' 'win0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Loop_G_Col_Loop_G_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [edge_detect.cpp:26]   --->   Operation 119 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node out_pix_1)   --->   "%and_ln52 = and i1 %icmp, i1 %icmp_ln52" [edge_detect.cpp:52]   --->   Operation 120 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i8 %win0_load" [edge_detect.cpp:53]   --->   Operation 121 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %win1_9, i2 0" [edge_detect.cpp:63]   --->   Operation 122 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln63_cast_i = zext i10 %shl_ln" [edge_detect.cpp:63]   --->   Operation 123 'zext' 'shl_ln63_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp5_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp41_i, i1 0" [edge_detect.cpp:25]   --->   Operation 124 'bitconcatenate' 'tmp5_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i11 %tmp5_i" [edge_detect.cpp:63]   --->   Operation 125 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63 = add i11 %shl_ln63_cast_i, i11 %zext_ln53" [edge_detect.cpp:63]   --->   Operation 126 'add' 'add_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i10 %add_ln63_2" [edge_detect.cpp:63]   --->   Operation 127 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln63_3 = add i11 %zext_ln63_4, i11 %add_ln63" [edge_detect.cpp:63]   --->   Operation 128 'add' 'add_ln63_3' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i11 %add_ln63_3" [edge_detect.cpp:63]   --->   Operation 129 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.73ns)   --->   "%sum = add i12 %zext_ln63_2, i12 %zext_ln63_1" [edge_detect.cpp:63]   --->   Operation 130 'add' 'sum' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node out_pix_1)   --->   "%out_pix = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sum, i32 4, i32 11" [edge_detect.cpp:69]   --->   Operation 131 'partselect' 'out_pix' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_pix_1 = select i1 %and_ln52, i8 %out_pix, i8 0" [edge_detect.cpp:52]   --->   Operation 132 'select' 'out_pix_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (1.35ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %gauss_stream, i8 %out_pix_1" [edge_detect.cpp:72]   --->   Operation 133 'write' 'write_ln72' <Predicate = true> <Delay = 1.35> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_4 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln18 = store i8 %win0_9, i8 %win0" [edge_detect.cpp:18]   --->   Operation 134 'store' 'store_ln18' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body11.i" [edge_detect.cpp:25]   --->   Operation 135 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 8 bit ('win0', edge_detect.cpp:18) [22]  (0.000 ns)
	'store' operation 0 bit ('store_ln18', edge_detect.cpp:18) of constant 0 on local variable 'win0', edge_detect.cpp:18 [27]  (0.387 ns)

 <State 2>: 3.320ns
The critical path consists of the following:
	'load' operation 64 bit ('indvar_flatten_load', edge_detect.cpp:23) on local variable 'indvar_flatten' [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln23', edge_detect.cpp:23) [48]  (1.147 ns)
	axis read operation ('in_stream_read', edge_detect.cpp:28) on port 'in_stream' (edge_detect.cpp:28) [67]  (1.000 ns)
	'store' operation 0 bit ('store_ln36', edge_detect.cpp:36) of variable 'in_stream_read', edge_detect.cpp:28 on array 'gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4' [92]  (1.173 ns)

 <State 3>: 2.896ns
The critical path consists of the following:
	'load' operation 8 bit ('gauss_stage_stream_ap_uint_0_stream_ap_uint_8_0_int_int_linebuf_3_load', edge_detect.cpp:44) on array 'gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3' [78]  (1.173 ns)
	'select' operation 8 bit ('win1', edge_detect.cpp:25) [80]  (0.303 ns)
	'add' operation 9 bit ('tmp', edge_detect.cpp:25) [110]  (0.705 ns)
	'add' operation 10 bit ('tmp41_i', edge_detect.cpp:25) [112]  (0.715 ns)

 <State 4>: 3.172ns
The critical path consists of the following:
	'load' operation 8 bit ('win0_load', edge_detect.cpp:53) on local variable 'win0', edge_detect.cpp:18 [54]  (0.000 ns)
	'add' operation 11 bit ('add_ln63', edge_detect.cpp:63) [115]  (0.000 ns)
	'add' operation 11 bit ('add_ln63_3', edge_detect.cpp:63) [120]  (0.777 ns)
	'add' operation 12 bit ('sum', edge_detect.cpp:63) [122]  (0.735 ns)
	'select' operation 8 bit ('out_pix', edge_detect.cpp:52) [124]  (0.303 ns)
	fifo write operation ('write_ln72', edge_detect.cpp:72) on port 'gauss_stream' (edge_detect.cpp:72) [125]  (1.357 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
