
*** Running vivado
    with args -log floating_point_Int32_to_Float32.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_Int32_to_Float32.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source floating_point_Int32_to_Float32.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 373.977 ; gain = 80.355
INFO: [Synth 8-638] synthesizing module 'floating_point_Int32_to_Float32' [c:/Users/Matthew/Desktop/LQR_Vivado/LQR_Hardware/LQR_Hardware.srcs/sources_1/ip/floating_point_Int32_to_Float32/synth/floating_point_Int32_to_Float32.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'floating_point_Int32_to_Float32' (16#1) [c:/Users/Matthew/Desktop/LQR_Vivado/LQR_Hardware/LQR_Hardware.srcs/sources_1/ip/floating_point_Int32_to_Float32/synth/floating_point_Int32_to_Float32.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 453.840 ; gain = 160.219
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 453.840 ; gain = 160.219
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 723.230 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 723.230 ; gain = 429.609
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 723.230 ; gain = 429.609

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |LUT2   |    60|
|3     |LUT3   |    76|
|4     |LUT4   |     5|
|5     |LUT5   |    26|
|6     |LUT6   |    45|
|7     |MUXCY  |    77|
|8     |SRL16E |     3|
|9     |XORCY  |    56|
|10    |FDE    |    16|
|11    |FDRE   |   283|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:05 . Memory (MB): peak = 723.230 ; gain = 429.609
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 723.230 ; gain = 429.609
