{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@114:124@HdlIdDef", "\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@119:129", "wire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\nwire ilas_monitor_reset_s;\nwire ilas_monitor_reset;\nwire buffer_ready_n_s;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@110:120", "\nreg ifs_ready = 1'b0;\nreg [2:0] frame_align = 'h00;\nreg [2:0] frame_align_int;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane.v@76:86", "wire [DATA_PATH_WIDTH-1:0]   eof_d;\nwire [DATA_PATH_WIDTH-1:0]   eomf_d;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_data_d;\nwire [DATA_PATH_WIDTH-1:0]   ilas_charisk_d;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH-1:0]   charisk_replaced;\nwire [7:0]                   scrambled_char[0:DATA_PATH_WIDTH-1];\nreg  [7:0]                   char_align[0:DATA_PATH_WIDTH-1];\n\njesd204_scrambler #(\n  .WIDTH(DATA_PATH_WIDTH*8),\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@111:121", "reg ifs_ready = 1'b0;\nreg [2:0] frame_align = 'h00;\nreg [2:0] frame_align_int;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@115:125", "wire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane.v@75:85", "wire                         tx_ready_d;\nwire [DATA_PATH_WIDTH-1:0]   eof_d;\nwire [DATA_PATH_WIDTH-1:0]   eomf_d;\nwire [DATA_PATH_WIDTH*8-1:0] ilas_data_d;\nwire [DATA_PATH_WIDTH-1:0]   ilas_charisk_d;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH-1:0]   charisk_replaced;\nwire [7:0]                   scrambled_char[0:DATA_PATH_WIDTH-1];\nreg  [7:0]                   char_align[0:DATA_PATH_WIDTH-1];\n\njesd204_scrambler #(\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@117:127", "wire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\nwire ilas_monitor_reset_s;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@113:123", "reg [2:0] frame_align_int;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@116:126", "wire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n\nreg  [DATA_PATH_WIDTH-1:0] unexpected_char;\nreg  [DATA_PATH_WIDTH-1:0] phy_char_err;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@112:122", "reg [2:0] frame_align = 'h00;\nreg [2:0] frame_align_int;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_scrambled;\n"]], "Diff Content": {"Delete": [[119, "wire [DATA_PATH_WIDTH*8-1:0] data_aligned;\n"]], "Add": []}}