
*** Running vivado
    with args -log top_level.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_level.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/asautaux/project_4/project_4.srcs/constrs_1/new/project_2.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_out'. [/home/asautaux/project_4/project_4.srcs/constrs_1/new/project_2.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'clk_out_OBUF'. [/home/asautaux/project_4/project_4.srcs/constrs_1/new/project_2.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'clk_out'. [/home/asautaux/project_4/project_4.srcs/constrs_1/new/project_2.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/asautaux/project_4/project_4.srcs/constrs_1/new/project_2.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/asautaux/project_4/project_4.srcs/constrs_1/new/project_2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1397.172 ; gain = 39.016 ; free physical = 10264 ; free virtual = 20232
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1c5096135

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c5096135

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.656 ; gain = 0.000 ; free physical = 9904 ; free virtual = 19872

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1c5096135

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.656 ; gain = 0.000 ; free physical = 9904 ; free virtual = 19872

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1c5096135

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1812.656 ; gain = 0.000 ; free physical = 9904 ; free virtual = 19872

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.656 ; gain = 0.000 ; free physical = 9904 ; free virtual = 19872
Ending Logic Optimization Task | Checksum: 1c5096135

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1812.656 ; gain = 0.000 ; free physical = 9904 ; free virtual = 19872

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c5096135

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1812.656 ; gain = 0.000 ; free physical = 9904 ; free virtual = 19872
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1812.656 ; gain = 454.500 ; free physical = 9904 ; free virtual = 19872
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1844.672 ; gain = 0.000 ; free physical = 9903 ; free virtual = 19872
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asautaux/project_4/project_4.runs/impl_2/top_level_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.676 ; gain = 0.000 ; free physical = 9891 ; free virtual = 19859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.676 ; gain = 0.000 ; free physical = 9891 ; free virtual = 19859

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 41838193

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1844.676 ; gain = 0.000 ; free physical = 9891 ; free virtual = 19859

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 41838193

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1844.676 ; gain = 0.000 ; free physical = 9891 ; free virtual = 19859
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 41838193

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9890 ; free virtual = 19858
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 41838193

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9890 ; free virtual = 19858

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 41838193

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9890 ; free virtual = 19858

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 59d24342

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9890 ; free virtual = 19858
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 59d24342

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9890 ; free virtual = 19858
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ccd5e139

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9890 ; free virtual = 19858

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 17db9b81f

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9889 ; free virtual = 19857

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 17db9b81f

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9889 ; free virtual = 19857
Phase 1.2.1 Place Init Design | Checksum: 1251409b5

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9885 ; free virtual = 19853
Phase 1.2 Build Placer Netlist Model | Checksum: 1251409b5

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9885 ; free virtual = 19853

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1251409b5

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9885 ; free virtual = 19853
Phase 1 Placer Initialization | Checksum: 1251409b5

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1862.672 ; gain = 17.996 ; free physical = 9885 ; free virtual = 19853

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 119f6e173

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9874 ; free virtual = 19842

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 119f6e173

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9874 ; free virtual = 19842

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14163713e

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9874 ; free virtual = 19842

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: df5f032a

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9874 ; free virtual = 19842

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: df5f032a

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9874 ; free virtual = 19842

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d5965b22

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9874 ; free virtual = 19842

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: d5965b22

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9874 ; free virtual = 19842

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 21c73ad59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a82e4bab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a82e4bab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1a82e4bab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837
Phase 3 Detail Placement | Checksum: 1a82e4bab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: fd3f2d0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.575. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 119c6fd83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837
Phase 4.1 Post Commit Optimization | Checksum: 119c6fd83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 119c6fd83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 119c6fd83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 119c6fd83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 119c6fd83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1399224cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1399224cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837
Ending Placer Task | Checksum: 1113850f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1886.684 ; gain = 42.008 ; free physical = 9869 ; free virtual = 19837
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1886.684 ; gain = 0.000 ; free physical = 9868 ; free virtual = 19837
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1886.684 ; gain = 0.000 ; free physical = 9864 ; free virtual = 19832
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1886.684 ; gain = 0.000 ; free physical = 9863 ; free virtual = 19832
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1886.684 ; gain = 0.000 ; free physical = 9863 ; free virtual = 19831
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 7e698bb2 ConstDB: 0 ShapeSum: 92cec543 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c40f3e4e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.348 ; gain = 169.664 ; free physical = 9663 ; free virtual = 19632

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c40f3e4e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.352 ; gain = 169.668 ; free physical = 9663 ; free virtual = 19632

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c40f3e4e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.352 ; gain = 169.668 ; free physical = 9652 ; free virtual = 19620

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c40f3e4e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2056.352 ; gain = 169.668 ; free physical = 9652 ; free virtual = 19620
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a1f50364

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9625 ; free virtual = 19602
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.625  | TNS=0.000  | WHS=-0.060 | THS=-0.458 |

Phase 2 Router Initialization | Checksum: 10ec48b47

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9625 ; free virtual = 19602

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 4a3b8054

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9622 ; free virtual = 19601

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 24a2ebbab

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9628 ; free virtual = 19606
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.513  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28f8e9118

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9628 ; free virtual = 19606
Phase 4 Rip-up And Reroute | Checksum: 28f8e9118

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9628 ; free virtual = 19606

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e7aa013f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9628 ; free virtual = 19606
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.513  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e7aa013f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9628 ; free virtual = 19606

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e7aa013f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9628 ; free virtual = 19606
Phase 5 Delay and Skew Optimization | Checksum: 1e7aa013f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9628 ; free virtual = 19606

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a947c08c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9628 ; free virtual = 19606
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.513  | TNS=0.000  | WHS=0.181  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a947c08c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9628 ; free virtual = 19606
Phase 6 Post Hold Fix | Checksum: 2a947c08c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9628 ; free virtual = 19606

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0194542 %
  Global Horizontal Routing Utilization  = 0.0127025 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2d2fe75b7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9618 ; free virtual = 19596

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2d2fe75b7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9618 ; free virtual = 19596

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2c2024866

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9616 ; free virtual = 19594

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.513  | TNS=0.000  | WHS=0.181  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2c2024866

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9616 ; free virtual = 19594
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9616 ; free virtual = 19594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2067.168 ; gain = 180.484 ; free physical = 9616 ; free virtual = 19594
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2067.168 ; gain = 0.000 ; free physical = 9613 ; free virtual = 19592
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/asautaux/project_4/project_4.runs/impl_2/top_level_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/asautaux/project_4/project_4.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Sep 28 16:45:41 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2407.156 ; gain = 291.949 ; free physical = 9292 ; free virtual = 19267
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top_level.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Sep 28 16:45:41 2016...

*** Running vivado
    with args -log top_level.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_level.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: open_checkpoint top_level_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1047.684 ; gain = 0.000 ; free physical = 10508 ; free virtual = 20478
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/asautaux/project_4/project_4.runs/impl_2/.Xil/Vivado-10473-spikepig.dhcp.lbl.gov/dcp/top_level.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_out'. [/home/asautaux/project_4/project_4.srcs/constrs_1/new/project_2.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'clk_out_OBUF'. [/home/asautaux/project_4/project_4.srcs/constrs_1/new/project_2.xdc:56]
Finished Parsing XDC File [/home/asautaux/project_4/project_4.runs/impl_2/.Xil/Vivado-10473-spikepig.dhcp.lbl.gov/dcp/top_level.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1335.145 ; gain = 0.000 ; free physical = 10263 ; free virtual = 20234
Restored from archive | CPU: 0.000000 secs | Memory: 0.039688 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1335.145 ; gain = 0.000 ; free physical = 10263 ; free virtual = 20234
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_level.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/asautaux/project_4/project_4.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Sep 28 16:46:12 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.777 ; gain = 439.633 ; free physical = 9848 ; free virtual = 19824
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top_level.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Sep 28 16:46:13 2016...
