Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Nov 24 16:49:11 2021
| Host         : timeMachine running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   345 |
|    Minimum number of control sets                        |   345 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   913 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   345 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    56 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     2 |
| >= 16              |   149 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             265 |          119 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             718 |          325 |
| Yes          | No                    | No                     |            2369 |          619 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            3209 |          867 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                   | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/reset                                                                                                                                                                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_3                                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                                                        | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_3                                                                                                                                                                  | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_3                                                                                                                                                                     | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                             | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/fifo_rctl/full_n_reg_3                                                                                                                                                                        | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__2_n_3                                                                                                                                                                 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                                                       | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__4_n_3                                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__3_n_3                                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                             | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__14_n_3                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_AXILiteS_s_axi_U/waddr                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__16_n_3                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__11_n_3                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                             | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                      | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                       | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                      | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                            | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                             | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_fmulbkb_U1/backward_fcc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                                                                                                     | design_1_i/backward_fcc_0/inst/backward_fcc_fmulbkb_U1/backward_fcc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__5_n_3                                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__7_n_3                                                                                                                                                               | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[7]_i_1__0_n_0                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[7]_i_1_n_0                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__6_n_3                                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                             | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__3_n_3                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__1_n_3                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                             | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_3                                                                                                                                                               | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[7]_i_1__0_n_0                                                                                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_3                                                                                                                                                               | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_3                                                                                                                                                                 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                         | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                         | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[7]_i_1_n_0                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                         | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__4_n_3                                                                                                                                                               | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                     | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/ap_rst_n_1[0]                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                                                     | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                      | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                                                    | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                9 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               10 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                                                                                                                  | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                               | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_fmulbkb_U1/ce_r                                                                                                                                                                                                  | design_1_i/backward_fcc_0/inst/backward_fcc_fmulbkb_U1/backward_fcc_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                                                        |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               14 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               13 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               12 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                             | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                            | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rreq/data_p2[29]_i_1__0_n_3                                                                                                                                                                                |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                              |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                              |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                             | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/buff_wdata/WEBWE[0]                                                                                                                                                                         | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/rs_wreq/SR[0]                                                                                                                                                                                                |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/WEBWE[0]                                                                                                                                                                         | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0[0]                                                                                                                                                                                   |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                     | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                             | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[34][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_NS_fsm12_out                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                                                    | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                     | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                      | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                                                     | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rdata/w_RREADY                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                   | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_AXILiteS_s_axi_U/p_0_in1_out                                                                                                                                                                                     | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_AXILiteS_s_axi_U/rdata                                                                                                                                                                                           | design_1_i/backward_fcc_0/inst/backward_fcc_AXILiteS_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                                                                |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_AXILiteS_s_axi_U/p_0_in3_out                                                                                                                                                                                     | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                  | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                               | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                         | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                      | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                      | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                       | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               21 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                               |               14 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                               |               14 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               21 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               21 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                               |               13 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                               |               14 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_x_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                               | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                               | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                             | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                             | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_db_m_axi_U/bus_write/buff_wdata/WEBWE[0]                                                                                                                                                                         | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               25 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               24 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_fmulbkb_U1/ce_r                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                               | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |               18 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/add_ln17_1_reg_4410                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                      | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                                               |               11 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                      | design_1_i/backward_fcc_0/inst/ap_NS_fsm14_out                                                                                                                                                                                                                                |               14 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[27]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               17 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[1][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[44][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[41]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dx_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                          | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |               14 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_w_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                           | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |               15 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                               |               20 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               19 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                               |               21 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               21 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                               |               12 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               14 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dy_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                          | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |               16 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                         | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |               20 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               77 |            165 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/backward_fcc_0/inst/backward_fcc_dw_m_axi_U/bus_write/buff_wdata/ap_rst_n_0                                                                                                                                                                                        |              101 |            254 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              120 |            272 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


