;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit V_RegFile : 
  module V_RegFile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip vs1 : UInt<5>, flip vs2 : UInt<5>, flip V_reg_write : UInt<1>, flip vd : UInt<5>, flip V_w_data : UInt<128>[16], flip reg_lmul : UInt<3>, flip reg_sew : UInt<3>, vdata1 : UInt<128>[16], vdata2 : UInt<128>[16]}
    
    wire _register_WIRE : UInt<128>[32] @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[0] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[1] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[2] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[3] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[4] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[5] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[6] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[7] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[8] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[9] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[10] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[11] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[12] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[13] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[14] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[15] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[16] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[17] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[18] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[19] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[20] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[21] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[22] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[23] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[24] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[25] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[26] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[27] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[28] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[29] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[30] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    _register_WIRE[31] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 22:33]
    reg register : UInt<128>[32], clock with : (reset => (reset, _register_WIRE)) @[VECTOR_REGISTER.scala 22:25]
    when io.V_reg_write : @[VECTOR_REGISTER.scala 24:25]
      node _T = neq(io.vd, UInt<1>("h00")) @[VECTOR_REGISTER.scala 25:17]
      when _T : @[VECTOR_REGISTER.scala 25:33]
        node _register_T = bits(io.vd, 3, 0)
        register[io.vd] <= io.V_w_data[_register_T] @[VECTOR_REGISTER.scala 26:23]
        skip @[VECTOR_REGISTER.scala 25:33]
      else : @[VECTOR_REGISTER.scala 27:17]
        register[io.vd] <= UInt<1>("h00") @[VECTOR_REGISTER.scala 28:23]
        skip @[VECTOR_REGISTER.scala 27:17]
      skip @[VECTOR_REGISTER.scala 24:25]
    wire _WIRE : UInt<128>[16] @[VECTOR_REGISTER.scala 31:21]
    _WIRE[0] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[1] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[2] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[3] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[4] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[5] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[6] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[7] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[8] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[9] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[10] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[11] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[12] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[13] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[14] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    _WIRE[15] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 31:21]
    io.vdata1[0] <= _WIRE[0] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[1] <= _WIRE[1] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[2] <= _WIRE[2] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[3] <= _WIRE[3] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[4] <= _WIRE[4] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[5] <= _WIRE[5] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[6] <= _WIRE[6] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[7] <= _WIRE[7] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[8] <= _WIRE[8] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[9] <= _WIRE[9] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[10] <= _WIRE[10] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[11] <= _WIRE[11] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[12] <= _WIRE[12] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[13] <= _WIRE[13] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[14] <= _WIRE[14] @[VECTOR_REGISTER.scala 31:11]
    io.vdata1[15] <= _WIRE[15] @[VECTOR_REGISTER.scala 31:11]
    wire _WIRE_1 : UInt<128>[16] @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[0] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[1] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[2] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[3] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[4] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[5] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[6] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[7] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[8] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[9] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[10] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[11] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[12] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[13] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[14] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    _WIRE_1[15] <= UInt<128>("h00") @[VECTOR_REGISTER.scala 32:21]
    io.vdata2[0] <= _WIRE_1[0] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[1] <= _WIRE_1[1] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[2] <= _WIRE_1[2] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[3] <= _WIRE_1[3] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[4] <= _WIRE_1[4] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[5] <= _WIRE_1[5] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[6] <= _WIRE_1[6] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[7] <= _WIRE_1[7] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[8] <= _WIRE_1[8] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[9] <= _WIRE_1[9] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[10] <= _WIRE_1[10] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[11] <= _WIRE_1[11] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[12] <= _WIRE_1[12] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[13] <= _WIRE_1[13] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[14] <= _WIRE_1[14] @[VECTOR_REGISTER.scala 32:11]
    io.vdata2[15] <= _WIRE_1[15] @[VECTOR_REGISTER.scala 32:11]
    node _T_1 = eq(io.reg_sew, UInt<2>("h03")) @[VECTOR_REGISTER.scala 34:20]
    when _T_1 : @[VECTOR_REGISTER.scala 34:34]
      node hi = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_2 = cat(hi, lo) @[Cat.scala 30:58]
      node hi_1 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_1 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_3 = cat(hi_1, lo_1) @[Cat.scala 30:58]
      node hi_2 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_2 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_4 = cat(hi_2, lo_2) @[Cat.scala 30:58]
      node hi_3 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_3 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_5 = cat(hi_3, lo_3) @[Cat.scala 30:58]
      node hi_4 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_4 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_6 = cat(hi_4, lo_4) @[Cat.scala 30:58]
      node hi_5 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_5 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_7 = cat(hi_5, lo_5) @[Cat.scala 30:58]
      node hi_6 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_6 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_8 = cat(hi_6, lo_6) @[Cat.scala 30:58]
      node hi_7 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_7 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_9 = cat(hi_7, lo_7) @[Cat.scala 30:58]
      node hi_8 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_8 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_10 = cat(hi_8, lo_8) @[Cat.scala 30:58]
      node hi_9 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_9 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_11 = cat(hi_9, lo_9) @[Cat.scala 30:58]
      node hi_10 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_10 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_12 = cat(hi_10, lo_10) @[Cat.scala 30:58]
      node hi_11 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_11 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_13 = cat(hi_11, lo_11) @[Cat.scala 30:58]
      node hi_12 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_12 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_14 = cat(hi_12, lo_12) @[Cat.scala 30:58]
      node hi_13 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_13 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_15 = cat(hi_13, lo_13) @[Cat.scala 30:58]
      node hi_14 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_14 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_16 = cat(hi_14, lo_14) @[Cat.scala 30:58]
      node hi_15 = bits(register[io.vs1], 127, 64) @[VECTOR_REGISTER.scala 37:20]
      node lo_15 = bits(register[io.vs1], 63, 0) @[VECTOR_REGISTER.scala 38:20]
      node _T_17 = cat(hi_15, lo_15) @[Cat.scala 30:58]
      wire _WIRE_2 : UInt<128>[16] @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[0] <= _T_2 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[1] <= _T_3 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[2] <= _T_4 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[3] <= _T_5 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[4] <= _T_6 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[5] <= _T_7 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[6] <= _T_8 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[7] <= _T_9 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[8] <= _T_10 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[9] <= _T_11 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[10] <= _T_12 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[11] <= _T_13 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[12] <= _T_14 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[13] <= _T_15 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[14] <= _T_16 @[VECTOR_REGISTER.scala 35:25]
      _WIRE_2[15] <= _T_17 @[VECTOR_REGISTER.scala 35:25]
      io.vdata1[0] <= _WIRE_2[0] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[1] <= _WIRE_2[1] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[2] <= _WIRE_2[2] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[3] <= _WIRE_2[3] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[4] <= _WIRE_2[4] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[5] <= _WIRE_2[5] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[6] <= _WIRE_2[6] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[7] <= _WIRE_2[7] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[8] <= _WIRE_2[8] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[9] <= _WIRE_2[9] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[10] <= _WIRE_2[10] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[11] <= _WIRE_2[11] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[12] <= _WIRE_2[12] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[13] <= _WIRE_2[13] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[14] <= _WIRE_2[14] @[VECTOR_REGISTER.scala 35:15]
      io.vdata1[15] <= _WIRE_2[15] @[VECTOR_REGISTER.scala 35:15]
      node hi_16 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_16 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_18 = cat(hi_16, lo_16) @[Cat.scala 30:58]
      node hi_17 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_17 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_19 = cat(hi_17, lo_17) @[Cat.scala 30:58]
      node hi_18 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_18 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_20 = cat(hi_18, lo_18) @[Cat.scala 30:58]
      node hi_19 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_19 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_21 = cat(hi_19, lo_19) @[Cat.scala 30:58]
      node hi_20 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_20 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_22 = cat(hi_20, lo_20) @[Cat.scala 30:58]
      node hi_21 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_21 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_23 = cat(hi_21, lo_21) @[Cat.scala 30:58]
      node hi_22 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_22 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_24 = cat(hi_22, lo_22) @[Cat.scala 30:58]
      node hi_23 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_23 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_25 = cat(hi_23, lo_23) @[Cat.scala 30:58]
      node hi_24 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_24 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_26 = cat(hi_24, lo_24) @[Cat.scala 30:58]
      node hi_25 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_25 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_27 = cat(hi_25, lo_25) @[Cat.scala 30:58]
      node hi_26 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_26 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_28 = cat(hi_26, lo_26) @[Cat.scala 30:58]
      node hi_27 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_27 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_29 = cat(hi_27, lo_27) @[Cat.scala 30:58]
      node hi_28 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_28 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_30 = cat(hi_28, lo_28) @[Cat.scala 30:58]
      node hi_29 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_29 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_31 = cat(hi_29, lo_29) @[Cat.scala 30:58]
      node hi_30 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_30 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_32 = cat(hi_30, lo_30) @[Cat.scala 30:58]
      node hi_31 = bits(register[io.vs2], 127, 64) @[VECTOR_REGISTER.scala 44:20]
      node lo_31 = bits(register[io.vs2], 63, 0) @[VECTOR_REGISTER.scala 45:20]
      node _T_33 = cat(hi_31, lo_31) @[Cat.scala 30:58]
      wire _WIRE_3 : UInt<128>[16] @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[0] <= _T_18 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[1] <= _T_19 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[2] <= _T_20 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[3] <= _T_21 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[4] <= _T_22 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[5] <= _T_23 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[6] <= _T_24 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[7] <= _T_25 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[8] <= _T_26 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[9] <= _T_27 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[10] <= _T_28 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[11] <= _T_29 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[12] <= _T_30 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[13] <= _T_31 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[14] <= _T_32 @[VECTOR_REGISTER.scala 42:25]
      _WIRE_3[15] <= _T_33 @[VECTOR_REGISTER.scala 42:25]
      io.vdata2[0] <= _WIRE_3[0] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[1] <= _WIRE_3[1] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[2] <= _WIRE_3[2] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[3] <= _WIRE_3[3] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[4] <= _WIRE_3[4] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[5] <= _WIRE_3[5] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[6] <= _WIRE_3[6] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[7] <= _WIRE_3[7] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[8] <= _WIRE_3[8] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[9] <= _WIRE_3[9] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[10] <= _WIRE_3[10] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[11] <= _WIRE_3[11] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[12] <= _WIRE_3[12] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[13] <= _WIRE_3[13] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[14] <= _WIRE_3[14] @[VECTOR_REGISTER.scala 42:15]
      io.vdata2[15] <= _WIRE_3[15] @[VECTOR_REGISTER.scala 42:15]
      skip @[VECTOR_REGISTER.scala 34:34]
    else : @[VECTOR_REGISTER.scala 48:40]
      node _T_34 = eq(io.reg_sew, UInt<2>("h02")) @[VECTOR_REGISTER.scala 48:26]
      when _T_34 : @[VECTOR_REGISTER.scala 48:40]
        node hi_hi = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_32 = cat(lo_hi, lo_lo) @[Cat.scala 30:58]
        node hi_32 = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
        node _T_35 = cat(hi_32, lo_32) @[Cat.scala 30:58]
        node hi_hi_1 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_1 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_1 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_1 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_33 = cat(lo_hi_1, lo_lo_1) @[Cat.scala 30:58]
        node hi_33 = cat(hi_hi_1, hi_lo_1) @[Cat.scala 30:58]
        node _T_36 = cat(hi_33, lo_33) @[Cat.scala 30:58]
        node hi_hi_2 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_2 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_2 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_2 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_34 = cat(lo_hi_2, lo_lo_2) @[Cat.scala 30:58]
        node hi_34 = cat(hi_hi_2, hi_lo_2) @[Cat.scala 30:58]
        node _T_37 = cat(hi_34, lo_34) @[Cat.scala 30:58]
        node hi_hi_3 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_3 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_3 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_3 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_35 = cat(lo_hi_3, lo_lo_3) @[Cat.scala 30:58]
        node hi_35 = cat(hi_hi_3, hi_lo_3) @[Cat.scala 30:58]
        node _T_38 = cat(hi_35, lo_35) @[Cat.scala 30:58]
        node hi_hi_4 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_4 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_4 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_4 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_36 = cat(lo_hi_4, lo_lo_4) @[Cat.scala 30:58]
        node hi_36 = cat(hi_hi_4, hi_lo_4) @[Cat.scala 30:58]
        node _T_39 = cat(hi_36, lo_36) @[Cat.scala 30:58]
        node hi_hi_5 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_5 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_5 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_5 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_37 = cat(lo_hi_5, lo_lo_5) @[Cat.scala 30:58]
        node hi_37 = cat(hi_hi_5, hi_lo_5) @[Cat.scala 30:58]
        node _T_40 = cat(hi_37, lo_37) @[Cat.scala 30:58]
        node hi_hi_6 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_6 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_6 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_6 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_38 = cat(lo_hi_6, lo_lo_6) @[Cat.scala 30:58]
        node hi_38 = cat(hi_hi_6, hi_lo_6) @[Cat.scala 30:58]
        node _T_41 = cat(hi_38, lo_38) @[Cat.scala 30:58]
        node hi_hi_7 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_7 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_7 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_7 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_39 = cat(lo_hi_7, lo_lo_7) @[Cat.scala 30:58]
        node hi_39 = cat(hi_hi_7, hi_lo_7) @[Cat.scala 30:58]
        node _T_42 = cat(hi_39, lo_39) @[Cat.scala 30:58]
        node hi_hi_8 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_8 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_8 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_8 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_40 = cat(lo_hi_8, lo_lo_8) @[Cat.scala 30:58]
        node hi_40 = cat(hi_hi_8, hi_lo_8) @[Cat.scala 30:58]
        node _T_43 = cat(hi_40, lo_40) @[Cat.scala 30:58]
        node hi_hi_9 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_9 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_9 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_9 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_41 = cat(lo_hi_9, lo_lo_9) @[Cat.scala 30:58]
        node hi_41 = cat(hi_hi_9, hi_lo_9) @[Cat.scala 30:58]
        node _T_44 = cat(hi_41, lo_41) @[Cat.scala 30:58]
        node hi_hi_10 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_10 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_10 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_10 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_42 = cat(lo_hi_10, lo_lo_10) @[Cat.scala 30:58]
        node hi_42 = cat(hi_hi_10, hi_lo_10) @[Cat.scala 30:58]
        node _T_45 = cat(hi_42, lo_42) @[Cat.scala 30:58]
        node hi_hi_11 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_11 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_11 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_11 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_43 = cat(lo_hi_11, lo_lo_11) @[Cat.scala 30:58]
        node hi_43 = cat(hi_hi_11, hi_lo_11) @[Cat.scala 30:58]
        node _T_46 = cat(hi_43, lo_43) @[Cat.scala 30:58]
        node hi_hi_12 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_12 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_12 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_12 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_44 = cat(lo_hi_12, lo_lo_12) @[Cat.scala 30:58]
        node hi_44 = cat(hi_hi_12, hi_lo_12) @[Cat.scala 30:58]
        node _T_47 = cat(hi_44, lo_44) @[Cat.scala 30:58]
        node hi_hi_13 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_13 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_13 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_13 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_45 = cat(lo_hi_13, lo_lo_13) @[Cat.scala 30:58]
        node hi_45 = cat(hi_hi_13, hi_lo_13) @[Cat.scala 30:58]
        node _T_48 = cat(hi_45, lo_45) @[Cat.scala 30:58]
        node hi_hi_14 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_14 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_14 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_14 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_46 = cat(lo_hi_14, lo_lo_14) @[Cat.scala 30:58]
        node hi_46 = cat(hi_hi_14, hi_lo_14) @[Cat.scala 30:58]
        node _T_49 = cat(hi_46, lo_46) @[Cat.scala 30:58]
        node hi_hi_15 = bits(register[io.vs1], 127, 96) @[VECTOR_REGISTER.scala 51:20]
        node hi_lo_15 = bits(register[io.vs1], 95, 64) @[VECTOR_REGISTER.scala 52:20]
        node lo_hi_15 = bits(register[io.vs1], 63, 32) @[VECTOR_REGISTER.scala 53:20]
        node lo_lo_15 = bits(register[io.vs1], 31, 0) @[VECTOR_REGISTER.scala 54:20]
        node lo_47 = cat(lo_hi_15, lo_lo_15) @[Cat.scala 30:58]
        node hi_47 = cat(hi_hi_15, hi_lo_15) @[Cat.scala 30:58]
        node _T_50 = cat(hi_47, lo_47) @[Cat.scala 30:58]
        wire _WIRE_4 : UInt<128>[16] @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[0] <= _T_35 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[1] <= _T_36 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[2] <= _T_37 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[3] <= _T_38 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[4] <= _T_39 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[5] <= _T_40 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[6] <= _T_41 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[7] <= _T_42 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[8] <= _T_43 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[9] <= _T_44 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[10] <= _T_45 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[11] <= _T_46 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[12] <= _T_47 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[13] <= _T_48 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[14] <= _T_49 @[VECTOR_REGISTER.scala 49:25]
        _WIRE_4[15] <= _T_50 @[VECTOR_REGISTER.scala 49:25]
        io.vdata1[0] <= _WIRE_4[0] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[1] <= _WIRE_4[1] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[2] <= _WIRE_4[2] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[3] <= _WIRE_4[3] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[4] <= _WIRE_4[4] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[5] <= _WIRE_4[5] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[6] <= _WIRE_4[6] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[7] <= _WIRE_4[7] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[8] <= _WIRE_4[8] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[9] <= _WIRE_4[9] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[10] <= _WIRE_4[10] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[11] <= _WIRE_4[11] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[12] <= _WIRE_4[12] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[13] <= _WIRE_4[13] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[14] <= _WIRE_4[14] @[VECTOR_REGISTER.scala 49:15]
        io.vdata1[15] <= _WIRE_4[15] @[VECTOR_REGISTER.scala 49:15]
        node hi_hi_16 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_16 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_16 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_16 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_48 = cat(lo_hi_16, lo_lo_16) @[Cat.scala 30:58]
        node hi_48 = cat(hi_hi_16, hi_lo_16) @[Cat.scala 30:58]
        node _T_51 = cat(hi_48, lo_48) @[Cat.scala 30:58]
        node hi_hi_17 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_17 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_17 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_17 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_49 = cat(lo_hi_17, lo_lo_17) @[Cat.scala 30:58]
        node hi_49 = cat(hi_hi_17, hi_lo_17) @[Cat.scala 30:58]
        node _T_52 = cat(hi_49, lo_49) @[Cat.scala 30:58]
        node hi_hi_18 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_18 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_18 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_18 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_50 = cat(lo_hi_18, lo_lo_18) @[Cat.scala 30:58]
        node hi_50 = cat(hi_hi_18, hi_lo_18) @[Cat.scala 30:58]
        node _T_53 = cat(hi_50, lo_50) @[Cat.scala 30:58]
        node hi_hi_19 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_19 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_19 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_19 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_51 = cat(lo_hi_19, lo_lo_19) @[Cat.scala 30:58]
        node hi_51 = cat(hi_hi_19, hi_lo_19) @[Cat.scala 30:58]
        node _T_54 = cat(hi_51, lo_51) @[Cat.scala 30:58]
        node hi_hi_20 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_20 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_20 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_20 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_52 = cat(lo_hi_20, lo_lo_20) @[Cat.scala 30:58]
        node hi_52 = cat(hi_hi_20, hi_lo_20) @[Cat.scala 30:58]
        node _T_55 = cat(hi_52, lo_52) @[Cat.scala 30:58]
        node hi_hi_21 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_21 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_21 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_21 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_53 = cat(lo_hi_21, lo_lo_21) @[Cat.scala 30:58]
        node hi_53 = cat(hi_hi_21, hi_lo_21) @[Cat.scala 30:58]
        node _T_56 = cat(hi_53, lo_53) @[Cat.scala 30:58]
        node hi_hi_22 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_22 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_22 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_22 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_54 = cat(lo_hi_22, lo_lo_22) @[Cat.scala 30:58]
        node hi_54 = cat(hi_hi_22, hi_lo_22) @[Cat.scala 30:58]
        node _T_57 = cat(hi_54, lo_54) @[Cat.scala 30:58]
        node hi_hi_23 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_23 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_23 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_23 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_55 = cat(lo_hi_23, lo_lo_23) @[Cat.scala 30:58]
        node hi_55 = cat(hi_hi_23, hi_lo_23) @[Cat.scala 30:58]
        node _T_58 = cat(hi_55, lo_55) @[Cat.scala 30:58]
        node hi_hi_24 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_24 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_24 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_24 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_56 = cat(lo_hi_24, lo_lo_24) @[Cat.scala 30:58]
        node hi_56 = cat(hi_hi_24, hi_lo_24) @[Cat.scala 30:58]
        node _T_59 = cat(hi_56, lo_56) @[Cat.scala 30:58]
        node hi_hi_25 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_25 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_25 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_25 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_57 = cat(lo_hi_25, lo_lo_25) @[Cat.scala 30:58]
        node hi_57 = cat(hi_hi_25, hi_lo_25) @[Cat.scala 30:58]
        node _T_60 = cat(hi_57, lo_57) @[Cat.scala 30:58]
        node hi_hi_26 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_26 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_26 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_26 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_58 = cat(lo_hi_26, lo_lo_26) @[Cat.scala 30:58]
        node hi_58 = cat(hi_hi_26, hi_lo_26) @[Cat.scala 30:58]
        node _T_61 = cat(hi_58, lo_58) @[Cat.scala 30:58]
        node hi_hi_27 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_27 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_27 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_27 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_59 = cat(lo_hi_27, lo_lo_27) @[Cat.scala 30:58]
        node hi_59 = cat(hi_hi_27, hi_lo_27) @[Cat.scala 30:58]
        node _T_62 = cat(hi_59, lo_59) @[Cat.scala 30:58]
        node hi_hi_28 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_28 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_28 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_28 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_60 = cat(lo_hi_28, lo_lo_28) @[Cat.scala 30:58]
        node hi_60 = cat(hi_hi_28, hi_lo_28) @[Cat.scala 30:58]
        node _T_63 = cat(hi_60, lo_60) @[Cat.scala 30:58]
        node hi_hi_29 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_29 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_29 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_29 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_61 = cat(lo_hi_29, lo_lo_29) @[Cat.scala 30:58]
        node hi_61 = cat(hi_hi_29, hi_lo_29) @[Cat.scala 30:58]
        node _T_64 = cat(hi_61, lo_61) @[Cat.scala 30:58]
        node hi_hi_30 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_30 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_30 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_30 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_62 = cat(lo_hi_30, lo_lo_30) @[Cat.scala 30:58]
        node hi_62 = cat(hi_hi_30, hi_lo_30) @[Cat.scala 30:58]
        node _T_65 = cat(hi_62, lo_62) @[Cat.scala 30:58]
        node hi_hi_31 = bits(register[io.vs2], 127, 96) @[VECTOR_REGISTER.scala 60:20]
        node hi_lo_31 = bits(register[io.vs2], 95, 64) @[VECTOR_REGISTER.scala 61:20]
        node lo_hi_31 = bits(register[io.vs2], 63, 32) @[VECTOR_REGISTER.scala 62:20]
        node lo_lo_31 = bits(register[io.vs2], 31, 0) @[VECTOR_REGISTER.scala 63:20]
        node lo_63 = cat(lo_hi_31, lo_lo_31) @[Cat.scala 30:58]
        node hi_63 = cat(hi_hi_31, hi_lo_31) @[Cat.scala 30:58]
        node _T_66 = cat(hi_63, lo_63) @[Cat.scala 30:58]
        wire _WIRE_5 : UInt<128>[16] @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[0] <= _T_51 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[1] <= _T_52 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[2] <= _T_53 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[3] <= _T_54 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[4] <= _T_55 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[5] <= _T_56 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[6] <= _T_57 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[7] <= _T_58 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[8] <= _T_59 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[9] <= _T_60 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[10] <= _T_61 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[11] <= _T_62 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[12] <= _T_63 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[13] <= _T_64 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[14] <= _T_65 @[VECTOR_REGISTER.scala 58:25]
        _WIRE_5[15] <= _T_66 @[VECTOR_REGISTER.scala 58:25]
        io.vdata2[0] <= _WIRE_5[0] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[1] <= _WIRE_5[1] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[2] <= _WIRE_5[2] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[3] <= _WIRE_5[3] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[4] <= _WIRE_5[4] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[5] <= _WIRE_5[5] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[6] <= _WIRE_5[6] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[7] <= _WIRE_5[7] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[8] <= _WIRE_5[8] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[9] <= _WIRE_5[9] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[10] <= _WIRE_5[10] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[11] <= _WIRE_5[11] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[12] <= _WIRE_5[12] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[13] <= _WIRE_5[13] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[14] <= _WIRE_5[14] @[VECTOR_REGISTER.scala 58:15]
        io.vdata2[15] <= _WIRE_5[15] @[VECTOR_REGISTER.scala 58:15]
        skip @[VECTOR_REGISTER.scala 48:40]
      else : @[VECTOR_REGISTER.scala 66:40]
        node _T_67 = eq(io.reg_sew, UInt<1>("h01")) @[VECTOR_REGISTER.scala 66:26]
        when _T_67 : @[VECTOR_REGISTER.scala 66:40]
          node hi_hi_hi = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_32 = cat(lo_lo_hi, lo_lo_lo) @[Cat.scala 30:58]
          node lo_hi_32 = cat(lo_hi_hi, lo_hi_lo) @[Cat.scala 30:58]
          node lo_64 = cat(lo_hi_32, lo_lo_32) @[Cat.scala 30:58]
          node hi_lo_32 = cat(hi_lo_hi, hi_lo_lo) @[Cat.scala 30:58]
          node hi_hi_32 = cat(hi_hi_hi, hi_hi_lo) @[Cat.scala 30:58]
          node hi_64 = cat(hi_hi_32, hi_lo_32) @[Cat.scala 30:58]
          node _T_68 = cat(hi_64, lo_64) @[Cat.scala 30:58]
          node hi_hi_hi_1 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_1 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_1 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_1 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_1 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_1 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_1 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_1 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_33 = cat(lo_lo_hi_1, lo_lo_lo_1) @[Cat.scala 30:58]
          node lo_hi_33 = cat(lo_hi_hi_1, lo_hi_lo_1) @[Cat.scala 30:58]
          node lo_65 = cat(lo_hi_33, lo_lo_33) @[Cat.scala 30:58]
          node hi_lo_33 = cat(hi_lo_hi_1, hi_lo_lo_1) @[Cat.scala 30:58]
          node hi_hi_33 = cat(hi_hi_hi_1, hi_hi_lo_1) @[Cat.scala 30:58]
          node hi_65 = cat(hi_hi_33, hi_lo_33) @[Cat.scala 30:58]
          node _T_69 = cat(hi_65, lo_65) @[Cat.scala 30:58]
          node hi_hi_hi_2 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_2 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_2 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_2 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_2 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_2 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_2 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_2 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_34 = cat(lo_lo_hi_2, lo_lo_lo_2) @[Cat.scala 30:58]
          node lo_hi_34 = cat(lo_hi_hi_2, lo_hi_lo_2) @[Cat.scala 30:58]
          node lo_66 = cat(lo_hi_34, lo_lo_34) @[Cat.scala 30:58]
          node hi_lo_34 = cat(hi_lo_hi_2, hi_lo_lo_2) @[Cat.scala 30:58]
          node hi_hi_34 = cat(hi_hi_hi_2, hi_hi_lo_2) @[Cat.scala 30:58]
          node hi_66 = cat(hi_hi_34, hi_lo_34) @[Cat.scala 30:58]
          node _T_70 = cat(hi_66, lo_66) @[Cat.scala 30:58]
          node hi_hi_hi_3 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_3 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_3 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_3 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_3 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_3 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_3 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_3 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_35 = cat(lo_lo_hi_3, lo_lo_lo_3) @[Cat.scala 30:58]
          node lo_hi_35 = cat(lo_hi_hi_3, lo_hi_lo_3) @[Cat.scala 30:58]
          node lo_67 = cat(lo_hi_35, lo_lo_35) @[Cat.scala 30:58]
          node hi_lo_35 = cat(hi_lo_hi_3, hi_lo_lo_3) @[Cat.scala 30:58]
          node hi_hi_35 = cat(hi_hi_hi_3, hi_hi_lo_3) @[Cat.scala 30:58]
          node hi_67 = cat(hi_hi_35, hi_lo_35) @[Cat.scala 30:58]
          node _T_71 = cat(hi_67, lo_67) @[Cat.scala 30:58]
          node hi_hi_hi_4 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_4 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_4 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_4 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_4 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_4 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_4 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_4 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_36 = cat(lo_lo_hi_4, lo_lo_lo_4) @[Cat.scala 30:58]
          node lo_hi_36 = cat(lo_hi_hi_4, lo_hi_lo_4) @[Cat.scala 30:58]
          node lo_68 = cat(lo_hi_36, lo_lo_36) @[Cat.scala 30:58]
          node hi_lo_36 = cat(hi_lo_hi_4, hi_lo_lo_4) @[Cat.scala 30:58]
          node hi_hi_36 = cat(hi_hi_hi_4, hi_hi_lo_4) @[Cat.scala 30:58]
          node hi_68 = cat(hi_hi_36, hi_lo_36) @[Cat.scala 30:58]
          node _T_72 = cat(hi_68, lo_68) @[Cat.scala 30:58]
          node hi_hi_hi_5 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_5 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_5 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_5 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_5 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_5 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_5 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_5 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_37 = cat(lo_lo_hi_5, lo_lo_lo_5) @[Cat.scala 30:58]
          node lo_hi_37 = cat(lo_hi_hi_5, lo_hi_lo_5) @[Cat.scala 30:58]
          node lo_69 = cat(lo_hi_37, lo_lo_37) @[Cat.scala 30:58]
          node hi_lo_37 = cat(hi_lo_hi_5, hi_lo_lo_5) @[Cat.scala 30:58]
          node hi_hi_37 = cat(hi_hi_hi_5, hi_hi_lo_5) @[Cat.scala 30:58]
          node hi_69 = cat(hi_hi_37, hi_lo_37) @[Cat.scala 30:58]
          node _T_73 = cat(hi_69, lo_69) @[Cat.scala 30:58]
          node hi_hi_hi_6 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_6 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_6 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_6 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_6 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_6 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_6 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_6 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_38 = cat(lo_lo_hi_6, lo_lo_lo_6) @[Cat.scala 30:58]
          node lo_hi_38 = cat(lo_hi_hi_6, lo_hi_lo_6) @[Cat.scala 30:58]
          node lo_70 = cat(lo_hi_38, lo_lo_38) @[Cat.scala 30:58]
          node hi_lo_38 = cat(hi_lo_hi_6, hi_lo_lo_6) @[Cat.scala 30:58]
          node hi_hi_38 = cat(hi_hi_hi_6, hi_hi_lo_6) @[Cat.scala 30:58]
          node hi_70 = cat(hi_hi_38, hi_lo_38) @[Cat.scala 30:58]
          node _T_74 = cat(hi_70, lo_70) @[Cat.scala 30:58]
          node hi_hi_hi_7 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_7 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_7 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_7 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_7 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_7 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_7 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_7 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_39 = cat(lo_lo_hi_7, lo_lo_lo_7) @[Cat.scala 30:58]
          node lo_hi_39 = cat(lo_hi_hi_7, lo_hi_lo_7) @[Cat.scala 30:58]
          node lo_71 = cat(lo_hi_39, lo_lo_39) @[Cat.scala 30:58]
          node hi_lo_39 = cat(hi_lo_hi_7, hi_lo_lo_7) @[Cat.scala 30:58]
          node hi_hi_39 = cat(hi_hi_hi_7, hi_hi_lo_7) @[Cat.scala 30:58]
          node hi_71 = cat(hi_hi_39, hi_lo_39) @[Cat.scala 30:58]
          node _T_75 = cat(hi_71, lo_71) @[Cat.scala 30:58]
          node hi_hi_hi_8 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_8 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_8 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_8 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_8 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_8 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_8 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_8 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_40 = cat(lo_lo_hi_8, lo_lo_lo_8) @[Cat.scala 30:58]
          node lo_hi_40 = cat(lo_hi_hi_8, lo_hi_lo_8) @[Cat.scala 30:58]
          node lo_72 = cat(lo_hi_40, lo_lo_40) @[Cat.scala 30:58]
          node hi_lo_40 = cat(hi_lo_hi_8, hi_lo_lo_8) @[Cat.scala 30:58]
          node hi_hi_40 = cat(hi_hi_hi_8, hi_hi_lo_8) @[Cat.scala 30:58]
          node hi_72 = cat(hi_hi_40, hi_lo_40) @[Cat.scala 30:58]
          node _T_76 = cat(hi_72, lo_72) @[Cat.scala 30:58]
          node hi_hi_hi_9 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_9 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_9 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_9 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_9 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_9 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_9 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_9 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_41 = cat(lo_lo_hi_9, lo_lo_lo_9) @[Cat.scala 30:58]
          node lo_hi_41 = cat(lo_hi_hi_9, lo_hi_lo_9) @[Cat.scala 30:58]
          node lo_73 = cat(lo_hi_41, lo_lo_41) @[Cat.scala 30:58]
          node hi_lo_41 = cat(hi_lo_hi_9, hi_lo_lo_9) @[Cat.scala 30:58]
          node hi_hi_41 = cat(hi_hi_hi_9, hi_hi_lo_9) @[Cat.scala 30:58]
          node hi_73 = cat(hi_hi_41, hi_lo_41) @[Cat.scala 30:58]
          node _T_77 = cat(hi_73, lo_73) @[Cat.scala 30:58]
          node hi_hi_hi_10 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_10 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_10 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_10 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_10 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_10 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_10 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_10 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_42 = cat(lo_lo_hi_10, lo_lo_lo_10) @[Cat.scala 30:58]
          node lo_hi_42 = cat(lo_hi_hi_10, lo_hi_lo_10) @[Cat.scala 30:58]
          node lo_74 = cat(lo_hi_42, lo_lo_42) @[Cat.scala 30:58]
          node hi_lo_42 = cat(hi_lo_hi_10, hi_lo_lo_10) @[Cat.scala 30:58]
          node hi_hi_42 = cat(hi_hi_hi_10, hi_hi_lo_10) @[Cat.scala 30:58]
          node hi_74 = cat(hi_hi_42, hi_lo_42) @[Cat.scala 30:58]
          node _T_78 = cat(hi_74, lo_74) @[Cat.scala 30:58]
          node hi_hi_hi_11 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_11 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_11 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_11 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_11 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_11 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_11 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_11 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_43 = cat(lo_lo_hi_11, lo_lo_lo_11) @[Cat.scala 30:58]
          node lo_hi_43 = cat(lo_hi_hi_11, lo_hi_lo_11) @[Cat.scala 30:58]
          node lo_75 = cat(lo_hi_43, lo_lo_43) @[Cat.scala 30:58]
          node hi_lo_43 = cat(hi_lo_hi_11, hi_lo_lo_11) @[Cat.scala 30:58]
          node hi_hi_43 = cat(hi_hi_hi_11, hi_hi_lo_11) @[Cat.scala 30:58]
          node hi_75 = cat(hi_hi_43, hi_lo_43) @[Cat.scala 30:58]
          node _T_79 = cat(hi_75, lo_75) @[Cat.scala 30:58]
          node hi_hi_hi_12 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_12 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_12 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_12 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_12 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_12 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_12 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_12 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_44 = cat(lo_lo_hi_12, lo_lo_lo_12) @[Cat.scala 30:58]
          node lo_hi_44 = cat(lo_hi_hi_12, lo_hi_lo_12) @[Cat.scala 30:58]
          node lo_76 = cat(lo_hi_44, lo_lo_44) @[Cat.scala 30:58]
          node hi_lo_44 = cat(hi_lo_hi_12, hi_lo_lo_12) @[Cat.scala 30:58]
          node hi_hi_44 = cat(hi_hi_hi_12, hi_hi_lo_12) @[Cat.scala 30:58]
          node hi_76 = cat(hi_hi_44, hi_lo_44) @[Cat.scala 30:58]
          node _T_80 = cat(hi_76, lo_76) @[Cat.scala 30:58]
          node hi_hi_hi_13 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_13 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_13 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_13 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_13 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_13 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_13 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_13 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_45 = cat(lo_lo_hi_13, lo_lo_lo_13) @[Cat.scala 30:58]
          node lo_hi_45 = cat(lo_hi_hi_13, lo_hi_lo_13) @[Cat.scala 30:58]
          node lo_77 = cat(lo_hi_45, lo_lo_45) @[Cat.scala 30:58]
          node hi_lo_45 = cat(hi_lo_hi_13, hi_lo_lo_13) @[Cat.scala 30:58]
          node hi_hi_45 = cat(hi_hi_hi_13, hi_hi_lo_13) @[Cat.scala 30:58]
          node hi_77 = cat(hi_hi_45, hi_lo_45) @[Cat.scala 30:58]
          node _T_81 = cat(hi_77, lo_77) @[Cat.scala 30:58]
          node hi_hi_hi_14 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_14 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_14 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_14 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_14 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_14 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_14 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_14 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_46 = cat(lo_lo_hi_14, lo_lo_lo_14) @[Cat.scala 30:58]
          node lo_hi_46 = cat(lo_hi_hi_14, lo_hi_lo_14) @[Cat.scala 30:58]
          node lo_78 = cat(lo_hi_46, lo_lo_46) @[Cat.scala 30:58]
          node hi_lo_46 = cat(hi_lo_hi_14, hi_lo_lo_14) @[Cat.scala 30:58]
          node hi_hi_46 = cat(hi_hi_hi_14, hi_hi_lo_14) @[Cat.scala 30:58]
          node hi_78 = cat(hi_hi_46, hi_lo_46) @[Cat.scala 30:58]
          node _T_82 = cat(hi_78, lo_78) @[Cat.scala 30:58]
          node hi_hi_hi_15 = bits(register[io.vs1], 127, 112) @[VECTOR_REGISTER.scala 69:20]
          node hi_hi_lo_15 = bits(register[io.vs1], 111, 96) @[VECTOR_REGISTER.scala 70:20]
          node hi_lo_hi_15 = bits(register[io.vs1], 95, 80) @[VECTOR_REGISTER.scala 71:20]
          node hi_lo_lo_15 = bits(register[io.vs1], 79, 64) @[VECTOR_REGISTER.scala 72:20]
          node lo_hi_hi_15 = bits(register[io.vs1], 63, 48) @[VECTOR_REGISTER.scala 73:20]
          node lo_hi_lo_15 = bits(register[io.vs1], 47, 32) @[VECTOR_REGISTER.scala 74:20]
          node lo_lo_hi_15 = bits(register[io.vs1], 31, 16) @[VECTOR_REGISTER.scala 75:20]
          node lo_lo_lo_15 = bits(register[io.vs1], 15, 0) @[VECTOR_REGISTER.scala 76:20]
          node lo_lo_47 = cat(lo_lo_hi_15, lo_lo_lo_15) @[Cat.scala 30:58]
          node lo_hi_47 = cat(lo_hi_hi_15, lo_hi_lo_15) @[Cat.scala 30:58]
          node lo_79 = cat(lo_hi_47, lo_lo_47) @[Cat.scala 30:58]
          node hi_lo_47 = cat(hi_lo_hi_15, hi_lo_lo_15) @[Cat.scala 30:58]
          node hi_hi_47 = cat(hi_hi_hi_15, hi_hi_lo_15) @[Cat.scala 30:58]
          node hi_79 = cat(hi_hi_47, hi_lo_47) @[Cat.scala 30:58]
          node _T_83 = cat(hi_79, lo_79) @[Cat.scala 30:58]
          wire _WIRE_6 : UInt<128>[16] @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[0] <= _T_68 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[1] <= _T_69 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[2] <= _T_70 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[3] <= _T_71 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[4] <= _T_72 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[5] <= _T_73 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[6] <= _T_74 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[7] <= _T_75 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[8] <= _T_76 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[9] <= _T_77 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[10] <= _T_78 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[11] <= _T_79 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[12] <= _T_80 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[13] <= _T_81 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[14] <= _T_82 @[VECTOR_REGISTER.scala 67:25]
          _WIRE_6[15] <= _T_83 @[VECTOR_REGISTER.scala 67:25]
          io.vdata1[0] <= _WIRE_6[0] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[1] <= _WIRE_6[1] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[2] <= _WIRE_6[2] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[3] <= _WIRE_6[3] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[4] <= _WIRE_6[4] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[5] <= _WIRE_6[5] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[6] <= _WIRE_6[6] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[7] <= _WIRE_6[7] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[8] <= _WIRE_6[8] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[9] <= _WIRE_6[9] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[10] <= _WIRE_6[10] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[11] <= _WIRE_6[11] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[12] <= _WIRE_6[12] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[13] <= _WIRE_6[13] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[14] <= _WIRE_6[14] @[VECTOR_REGISTER.scala 67:15]
          io.vdata1[15] <= _WIRE_6[15] @[VECTOR_REGISTER.scala 67:15]
          node hi_hi_hi_16 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_16 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_16 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_16 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_16 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_16 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_16 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_16 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_48 = cat(lo_lo_hi_16, lo_lo_lo_16) @[Cat.scala 30:58]
          node lo_hi_48 = cat(lo_hi_hi_16, lo_hi_lo_16) @[Cat.scala 30:58]
          node lo_80 = cat(lo_hi_48, lo_lo_48) @[Cat.scala 30:58]
          node hi_lo_48 = cat(hi_lo_hi_16, hi_lo_lo_16) @[Cat.scala 30:58]
          node hi_hi_48 = cat(hi_hi_hi_16, hi_hi_lo_16) @[Cat.scala 30:58]
          node hi_80 = cat(hi_hi_48, hi_lo_48) @[Cat.scala 30:58]
          node _T_84 = cat(hi_80, lo_80) @[Cat.scala 30:58]
          node hi_hi_hi_17 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_17 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_17 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_17 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_17 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_17 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_17 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_17 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_49 = cat(lo_lo_hi_17, lo_lo_lo_17) @[Cat.scala 30:58]
          node lo_hi_49 = cat(lo_hi_hi_17, lo_hi_lo_17) @[Cat.scala 30:58]
          node lo_81 = cat(lo_hi_49, lo_lo_49) @[Cat.scala 30:58]
          node hi_lo_49 = cat(hi_lo_hi_17, hi_lo_lo_17) @[Cat.scala 30:58]
          node hi_hi_49 = cat(hi_hi_hi_17, hi_hi_lo_17) @[Cat.scala 30:58]
          node hi_81 = cat(hi_hi_49, hi_lo_49) @[Cat.scala 30:58]
          node _T_85 = cat(hi_81, lo_81) @[Cat.scala 30:58]
          node hi_hi_hi_18 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_18 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_18 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_18 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_18 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_18 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_18 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_18 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_50 = cat(lo_lo_hi_18, lo_lo_lo_18) @[Cat.scala 30:58]
          node lo_hi_50 = cat(lo_hi_hi_18, lo_hi_lo_18) @[Cat.scala 30:58]
          node lo_82 = cat(lo_hi_50, lo_lo_50) @[Cat.scala 30:58]
          node hi_lo_50 = cat(hi_lo_hi_18, hi_lo_lo_18) @[Cat.scala 30:58]
          node hi_hi_50 = cat(hi_hi_hi_18, hi_hi_lo_18) @[Cat.scala 30:58]
          node hi_82 = cat(hi_hi_50, hi_lo_50) @[Cat.scala 30:58]
          node _T_86 = cat(hi_82, lo_82) @[Cat.scala 30:58]
          node hi_hi_hi_19 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_19 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_19 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_19 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_19 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_19 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_19 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_19 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_51 = cat(lo_lo_hi_19, lo_lo_lo_19) @[Cat.scala 30:58]
          node lo_hi_51 = cat(lo_hi_hi_19, lo_hi_lo_19) @[Cat.scala 30:58]
          node lo_83 = cat(lo_hi_51, lo_lo_51) @[Cat.scala 30:58]
          node hi_lo_51 = cat(hi_lo_hi_19, hi_lo_lo_19) @[Cat.scala 30:58]
          node hi_hi_51 = cat(hi_hi_hi_19, hi_hi_lo_19) @[Cat.scala 30:58]
          node hi_83 = cat(hi_hi_51, hi_lo_51) @[Cat.scala 30:58]
          node _T_87 = cat(hi_83, lo_83) @[Cat.scala 30:58]
          node hi_hi_hi_20 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_20 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_20 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_20 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_20 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_20 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_20 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_20 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_52 = cat(lo_lo_hi_20, lo_lo_lo_20) @[Cat.scala 30:58]
          node lo_hi_52 = cat(lo_hi_hi_20, lo_hi_lo_20) @[Cat.scala 30:58]
          node lo_84 = cat(lo_hi_52, lo_lo_52) @[Cat.scala 30:58]
          node hi_lo_52 = cat(hi_lo_hi_20, hi_lo_lo_20) @[Cat.scala 30:58]
          node hi_hi_52 = cat(hi_hi_hi_20, hi_hi_lo_20) @[Cat.scala 30:58]
          node hi_84 = cat(hi_hi_52, hi_lo_52) @[Cat.scala 30:58]
          node _T_88 = cat(hi_84, lo_84) @[Cat.scala 30:58]
          node hi_hi_hi_21 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_21 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_21 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_21 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_21 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_21 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_21 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_21 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_53 = cat(lo_lo_hi_21, lo_lo_lo_21) @[Cat.scala 30:58]
          node lo_hi_53 = cat(lo_hi_hi_21, lo_hi_lo_21) @[Cat.scala 30:58]
          node lo_85 = cat(lo_hi_53, lo_lo_53) @[Cat.scala 30:58]
          node hi_lo_53 = cat(hi_lo_hi_21, hi_lo_lo_21) @[Cat.scala 30:58]
          node hi_hi_53 = cat(hi_hi_hi_21, hi_hi_lo_21) @[Cat.scala 30:58]
          node hi_85 = cat(hi_hi_53, hi_lo_53) @[Cat.scala 30:58]
          node _T_89 = cat(hi_85, lo_85) @[Cat.scala 30:58]
          node hi_hi_hi_22 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_22 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_22 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_22 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_22 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_22 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_22 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_22 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_54 = cat(lo_lo_hi_22, lo_lo_lo_22) @[Cat.scala 30:58]
          node lo_hi_54 = cat(lo_hi_hi_22, lo_hi_lo_22) @[Cat.scala 30:58]
          node lo_86 = cat(lo_hi_54, lo_lo_54) @[Cat.scala 30:58]
          node hi_lo_54 = cat(hi_lo_hi_22, hi_lo_lo_22) @[Cat.scala 30:58]
          node hi_hi_54 = cat(hi_hi_hi_22, hi_hi_lo_22) @[Cat.scala 30:58]
          node hi_86 = cat(hi_hi_54, hi_lo_54) @[Cat.scala 30:58]
          node _T_90 = cat(hi_86, lo_86) @[Cat.scala 30:58]
          node hi_hi_hi_23 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_23 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_23 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_23 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_23 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_23 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_23 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_23 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_55 = cat(lo_lo_hi_23, lo_lo_lo_23) @[Cat.scala 30:58]
          node lo_hi_55 = cat(lo_hi_hi_23, lo_hi_lo_23) @[Cat.scala 30:58]
          node lo_87 = cat(lo_hi_55, lo_lo_55) @[Cat.scala 30:58]
          node hi_lo_55 = cat(hi_lo_hi_23, hi_lo_lo_23) @[Cat.scala 30:58]
          node hi_hi_55 = cat(hi_hi_hi_23, hi_hi_lo_23) @[Cat.scala 30:58]
          node hi_87 = cat(hi_hi_55, hi_lo_55) @[Cat.scala 30:58]
          node _T_91 = cat(hi_87, lo_87) @[Cat.scala 30:58]
          node hi_hi_hi_24 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_24 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_24 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_24 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_24 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_24 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_24 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_24 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_56 = cat(lo_lo_hi_24, lo_lo_lo_24) @[Cat.scala 30:58]
          node lo_hi_56 = cat(lo_hi_hi_24, lo_hi_lo_24) @[Cat.scala 30:58]
          node lo_88 = cat(lo_hi_56, lo_lo_56) @[Cat.scala 30:58]
          node hi_lo_56 = cat(hi_lo_hi_24, hi_lo_lo_24) @[Cat.scala 30:58]
          node hi_hi_56 = cat(hi_hi_hi_24, hi_hi_lo_24) @[Cat.scala 30:58]
          node hi_88 = cat(hi_hi_56, hi_lo_56) @[Cat.scala 30:58]
          node _T_92 = cat(hi_88, lo_88) @[Cat.scala 30:58]
          node hi_hi_hi_25 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_25 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_25 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_25 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_25 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_25 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_25 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_25 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_57 = cat(lo_lo_hi_25, lo_lo_lo_25) @[Cat.scala 30:58]
          node lo_hi_57 = cat(lo_hi_hi_25, lo_hi_lo_25) @[Cat.scala 30:58]
          node lo_89 = cat(lo_hi_57, lo_lo_57) @[Cat.scala 30:58]
          node hi_lo_57 = cat(hi_lo_hi_25, hi_lo_lo_25) @[Cat.scala 30:58]
          node hi_hi_57 = cat(hi_hi_hi_25, hi_hi_lo_25) @[Cat.scala 30:58]
          node hi_89 = cat(hi_hi_57, hi_lo_57) @[Cat.scala 30:58]
          node _T_93 = cat(hi_89, lo_89) @[Cat.scala 30:58]
          node hi_hi_hi_26 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_26 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_26 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_26 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_26 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_26 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_26 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_26 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_58 = cat(lo_lo_hi_26, lo_lo_lo_26) @[Cat.scala 30:58]
          node lo_hi_58 = cat(lo_hi_hi_26, lo_hi_lo_26) @[Cat.scala 30:58]
          node lo_90 = cat(lo_hi_58, lo_lo_58) @[Cat.scala 30:58]
          node hi_lo_58 = cat(hi_lo_hi_26, hi_lo_lo_26) @[Cat.scala 30:58]
          node hi_hi_58 = cat(hi_hi_hi_26, hi_hi_lo_26) @[Cat.scala 30:58]
          node hi_90 = cat(hi_hi_58, hi_lo_58) @[Cat.scala 30:58]
          node _T_94 = cat(hi_90, lo_90) @[Cat.scala 30:58]
          node hi_hi_hi_27 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_27 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_27 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_27 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_27 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_27 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_27 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_27 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_59 = cat(lo_lo_hi_27, lo_lo_lo_27) @[Cat.scala 30:58]
          node lo_hi_59 = cat(lo_hi_hi_27, lo_hi_lo_27) @[Cat.scala 30:58]
          node lo_91 = cat(lo_hi_59, lo_lo_59) @[Cat.scala 30:58]
          node hi_lo_59 = cat(hi_lo_hi_27, hi_lo_lo_27) @[Cat.scala 30:58]
          node hi_hi_59 = cat(hi_hi_hi_27, hi_hi_lo_27) @[Cat.scala 30:58]
          node hi_91 = cat(hi_hi_59, hi_lo_59) @[Cat.scala 30:58]
          node _T_95 = cat(hi_91, lo_91) @[Cat.scala 30:58]
          node hi_hi_hi_28 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_28 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_28 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_28 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_28 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_28 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_28 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_28 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_60 = cat(lo_lo_hi_28, lo_lo_lo_28) @[Cat.scala 30:58]
          node lo_hi_60 = cat(lo_hi_hi_28, lo_hi_lo_28) @[Cat.scala 30:58]
          node lo_92 = cat(lo_hi_60, lo_lo_60) @[Cat.scala 30:58]
          node hi_lo_60 = cat(hi_lo_hi_28, hi_lo_lo_28) @[Cat.scala 30:58]
          node hi_hi_60 = cat(hi_hi_hi_28, hi_hi_lo_28) @[Cat.scala 30:58]
          node hi_92 = cat(hi_hi_60, hi_lo_60) @[Cat.scala 30:58]
          node _T_96 = cat(hi_92, lo_92) @[Cat.scala 30:58]
          node hi_hi_hi_29 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_29 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_29 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_29 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_29 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_29 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_29 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_29 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_61 = cat(lo_lo_hi_29, lo_lo_lo_29) @[Cat.scala 30:58]
          node lo_hi_61 = cat(lo_hi_hi_29, lo_hi_lo_29) @[Cat.scala 30:58]
          node lo_93 = cat(lo_hi_61, lo_lo_61) @[Cat.scala 30:58]
          node hi_lo_61 = cat(hi_lo_hi_29, hi_lo_lo_29) @[Cat.scala 30:58]
          node hi_hi_61 = cat(hi_hi_hi_29, hi_hi_lo_29) @[Cat.scala 30:58]
          node hi_93 = cat(hi_hi_61, hi_lo_61) @[Cat.scala 30:58]
          node _T_97 = cat(hi_93, lo_93) @[Cat.scala 30:58]
          node hi_hi_hi_30 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_30 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_30 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_30 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_30 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_30 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_30 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_30 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_62 = cat(lo_lo_hi_30, lo_lo_lo_30) @[Cat.scala 30:58]
          node lo_hi_62 = cat(lo_hi_hi_30, lo_hi_lo_30) @[Cat.scala 30:58]
          node lo_94 = cat(lo_hi_62, lo_lo_62) @[Cat.scala 30:58]
          node hi_lo_62 = cat(hi_lo_hi_30, hi_lo_lo_30) @[Cat.scala 30:58]
          node hi_hi_62 = cat(hi_hi_hi_30, hi_hi_lo_30) @[Cat.scala 30:58]
          node hi_94 = cat(hi_hi_62, hi_lo_62) @[Cat.scala 30:58]
          node _T_98 = cat(hi_94, lo_94) @[Cat.scala 30:58]
          node hi_hi_hi_31 = bits(register[io.vs2], 127, 112) @[VECTOR_REGISTER.scala 82:20]
          node hi_hi_lo_31 = bits(register[io.vs2], 111, 96) @[VECTOR_REGISTER.scala 83:21]
          node hi_lo_hi_31 = bits(register[io.vs2], 95, 80) @[VECTOR_REGISTER.scala 84:21]
          node hi_lo_lo_31 = bits(register[io.vs2], 79, 64) @[VECTOR_REGISTER.scala 85:21]
          node lo_hi_hi_31 = bits(register[io.vs2], 63, 48) @[VECTOR_REGISTER.scala 86:21]
          node lo_hi_lo_31 = bits(register[io.vs2], 47, 32) @[VECTOR_REGISTER.scala 87:21]
          node lo_lo_hi_31 = bits(register[io.vs2], 31, 16) @[VECTOR_REGISTER.scala 88:21]
          node lo_lo_lo_31 = bits(register[io.vs2], 15, 0) @[VECTOR_REGISTER.scala 89:21]
          node lo_lo_63 = cat(lo_lo_hi_31, lo_lo_lo_31) @[Cat.scala 30:58]
          node lo_hi_63 = cat(lo_hi_hi_31, lo_hi_lo_31) @[Cat.scala 30:58]
          node lo_95 = cat(lo_hi_63, lo_lo_63) @[Cat.scala 30:58]
          node hi_lo_63 = cat(hi_lo_hi_31, hi_lo_lo_31) @[Cat.scala 30:58]
          node hi_hi_63 = cat(hi_hi_hi_31, hi_hi_lo_31) @[Cat.scala 30:58]
          node hi_95 = cat(hi_hi_63, hi_lo_63) @[Cat.scala 30:58]
          node _T_99 = cat(hi_95, lo_95) @[Cat.scala 30:58]
          wire _WIRE_7 : UInt<128>[16] @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[0] <= _T_84 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[1] <= _T_85 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[2] <= _T_86 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[3] <= _T_87 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[4] <= _T_88 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[5] <= _T_89 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[6] <= _T_90 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[7] <= _T_91 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[8] <= _T_92 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[9] <= _T_93 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[10] <= _T_94 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[11] <= _T_95 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[12] <= _T_96 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[13] <= _T_97 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[14] <= _T_98 @[VECTOR_REGISTER.scala 80:25]
          _WIRE_7[15] <= _T_99 @[VECTOR_REGISTER.scala 80:25]
          io.vdata2[0] <= _WIRE_7[0] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[1] <= _WIRE_7[1] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[2] <= _WIRE_7[2] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[3] <= _WIRE_7[3] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[4] <= _WIRE_7[4] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[5] <= _WIRE_7[5] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[6] <= _WIRE_7[6] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[7] <= _WIRE_7[7] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[8] <= _WIRE_7[8] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[9] <= _WIRE_7[9] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[10] <= _WIRE_7[10] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[11] <= _WIRE_7[11] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[12] <= _WIRE_7[12] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[13] <= _WIRE_7[13] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[14] <= _WIRE_7[14] @[VECTOR_REGISTER.scala 80:15]
          io.vdata2[15] <= _WIRE_7[15] @[VECTOR_REGISTER.scala 80:15]
          skip @[VECTOR_REGISTER.scala 66:40]
        else : @[VECTOR_REGISTER.scala 92:40]
          node _T_100 = eq(io.reg_sew, UInt<1>("h00")) @[VECTOR_REGISTER.scala 92:26]
          when _T_100 : @[VECTOR_REGISTER.scala 92:40]
            node hi_hi_hi_hi = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_32 = cat(lo_lo_lo_hi, lo_lo_lo_lo) @[Cat.scala 30:58]
            node lo_lo_hi_32 = cat(lo_lo_hi_hi, lo_lo_hi_lo) @[Cat.scala 30:58]
            node lo_lo_64 = cat(lo_lo_hi_32, lo_lo_lo_32) @[Cat.scala 30:58]
            node lo_hi_lo_32 = cat(lo_hi_lo_hi, lo_hi_lo_lo) @[Cat.scala 30:58]
            node lo_hi_hi_32 = cat(lo_hi_hi_hi, lo_hi_hi_lo) @[Cat.scala 30:58]
            node lo_hi_64 = cat(lo_hi_hi_32, lo_hi_lo_32) @[Cat.scala 30:58]
            node lo_96 = cat(lo_hi_64, lo_lo_64) @[Cat.scala 30:58]
            node hi_lo_lo_32 = cat(hi_lo_lo_hi, hi_lo_lo_lo) @[Cat.scala 30:58]
            node hi_lo_hi_32 = cat(hi_lo_hi_hi, hi_lo_hi_lo) @[Cat.scala 30:58]
            node hi_lo_64 = cat(hi_lo_hi_32, hi_lo_lo_32) @[Cat.scala 30:58]
            node hi_hi_lo_32 = cat(hi_hi_lo_hi, hi_hi_lo_lo) @[Cat.scala 30:58]
            node hi_hi_hi_32 = cat(hi_hi_hi_hi, hi_hi_hi_lo) @[Cat.scala 30:58]
            node hi_hi_64 = cat(hi_hi_hi_32, hi_hi_lo_32) @[Cat.scala 30:58]
            node hi_96 = cat(hi_hi_64, hi_lo_64) @[Cat.scala 30:58]
            node _T_101 = cat(hi_96, lo_96) @[Cat.scala 30:58]
            node hi_hi_hi_hi_1 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_1 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_1 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_1 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_1 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_1 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_1 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_1 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_1 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_1 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_1 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_1 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_1 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_1 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_1 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_1 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_33 = cat(lo_lo_lo_hi_1, lo_lo_lo_lo_1) @[Cat.scala 30:58]
            node lo_lo_hi_33 = cat(lo_lo_hi_hi_1, lo_lo_hi_lo_1) @[Cat.scala 30:58]
            node lo_lo_65 = cat(lo_lo_hi_33, lo_lo_lo_33) @[Cat.scala 30:58]
            node lo_hi_lo_33 = cat(lo_hi_lo_hi_1, lo_hi_lo_lo_1) @[Cat.scala 30:58]
            node lo_hi_hi_33 = cat(lo_hi_hi_hi_1, lo_hi_hi_lo_1) @[Cat.scala 30:58]
            node lo_hi_65 = cat(lo_hi_hi_33, lo_hi_lo_33) @[Cat.scala 30:58]
            node lo_97 = cat(lo_hi_65, lo_lo_65) @[Cat.scala 30:58]
            node hi_lo_lo_33 = cat(hi_lo_lo_hi_1, hi_lo_lo_lo_1) @[Cat.scala 30:58]
            node hi_lo_hi_33 = cat(hi_lo_hi_hi_1, hi_lo_hi_lo_1) @[Cat.scala 30:58]
            node hi_lo_65 = cat(hi_lo_hi_33, hi_lo_lo_33) @[Cat.scala 30:58]
            node hi_hi_lo_33 = cat(hi_hi_lo_hi_1, hi_hi_lo_lo_1) @[Cat.scala 30:58]
            node hi_hi_hi_33 = cat(hi_hi_hi_hi_1, hi_hi_hi_lo_1) @[Cat.scala 30:58]
            node hi_hi_65 = cat(hi_hi_hi_33, hi_hi_lo_33) @[Cat.scala 30:58]
            node hi_97 = cat(hi_hi_65, hi_lo_65) @[Cat.scala 30:58]
            node _T_102 = cat(hi_97, lo_97) @[Cat.scala 30:58]
            node hi_hi_hi_hi_2 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_2 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_2 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_2 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_2 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_2 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_2 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_2 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_2 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_2 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_2 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_2 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_2 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_2 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_2 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_2 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_34 = cat(lo_lo_lo_hi_2, lo_lo_lo_lo_2) @[Cat.scala 30:58]
            node lo_lo_hi_34 = cat(lo_lo_hi_hi_2, lo_lo_hi_lo_2) @[Cat.scala 30:58]
            node lo_lo_66 = cat(lo_lo_hi_34, lo_lo_lo_34) @[Cat.scala 30:58]
            node lo_hi_lo_34 = cat(lo_hi_lo_hi_2, lo_hi_lo_lo_2) @[Cat.scala 30:58]
            node lo_hi_hi_34 = cat(lo_hi_hi_hi_2, lo_hi_hi_lo_2) @[Cat.scala 30:58]
            node lo_hi_66 = cat(lo_hi_hi_34, lo_hi_lo_34) @[Cat.scala 30:58]
            node lo_98 = cat(lo_hi_66, lo_lo_66) @[Cat.scala 30:58]
            node hi_lo_lo_34 = cat(hi_lo_lo_hi_2, hi_lo_lo_lo_2) @[Cat.scala 30:58]
            node hi_lo_hi_34 = cat(hi_lo_hi_hi_2, hi_lo_hi_lo_2) @[Cat.scala 30:58]
            node hi_lo_66 = cat(hi_lo_hi_34, hi_lo_lo_34) @[Cat.scala 30:58]
            node hi_hi_lo_34 = cat(hi_hi_lo_hi_2, hi_hi_lo_lo_2) @[Cat.scala 30:58]
            node hi_hi_hi_34 = cat(hi_hi_hi_hi_2, hi_hi_hi_lo_2) @[Cat.scala 30:58]
            node hi_hi_66 = cat(hi_hi_hi_34, hi_hi_lo_34) @[Cat.scala 30:58]
            node hi_98 = cat(hi_hi_66, hi_lo_66) @[Cat.scala 30:58]
            node _T_103 = cat(hi_98, lo_98) @[Cat.scala 30:58]
            node hi_hi_hi_hi_3 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_3 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_3 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_3 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_3 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_3 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_3 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_3 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_3 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_3 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_3 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_3 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_3 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_3 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_3 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_3 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_35 = cat(lo_lo_lo_hi_3, lo_lo_lo_lo_3) @[Cat.scala 30:58]
            node lo_lo_hi_35 = cat(lo_lo_hi_hi_3, lo_lo_hi_lo_3) @[Cat.scala 30:58]
            node lo_lo_67 = cat(lo_lo_hi_35, lo_lo_lo_35) @[Cat.scala 30:58]
            node lo_hi_lo_35 = cat(lo_hi_lo_hi_3, lo_hi_lo_lo_3) @[Cat.scala 30:58]
            node lo_hi_hi_35 = cat(lo_hi_hi_hi_3, lo_hi_hi_lo_3) @[Cat.scala 30:58]
            node lo_hi_67 = cat(lo_hi_hi_35, lo_hi_lo_35) @[Cat.scala 30:58]
            node lo_99 = cat(lo_hi_67, lo_lo_67) @[Cat.scala 30:58]
            node hi_lo_lo_35 = cat(hi_lo_lo_hi_3, hi_lo_lo_lo_3) @[Cat.scala 30:58]
            node hi_lo_hi_35 = cat(hi_lo_hi_hi_3, hi_lo_hi_lo_3) @[Cat.scala 30:58]
            node hi_lo_67 = cat(hi_lo_hi_35, hi_lo_lo_35) @[Cat.scala 30:58]
            node hi_hi_lo_35 = cat(hi_hi_lo_hi_3, hi_hi_lo_lo_3) @[Cat.scala 30:58]
            node hi_hi_hi_35 = cat(hi_hi_hi_hi_3, hi_hi_hi_lo_3) @[Cat.scala 30:58]
            node hi_hi_67 = cat(hi_hi_hi_35, hi_hi_lo_35) @[Cat.scala 30:58]
            node hi_99 = cat(hi_hi_67, hi_lo_67) @[Cat.scala 30:58]
            node _T_104 = cat(hi_99, lo_99) @[Cat.scala 30:58]
            node hi_hi_hi_hi_4 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_4 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_4 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_4 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_4 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_4 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_4 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_4 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_4 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_4 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_4 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_4 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_4 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_4 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_4 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_4 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_36 = cat(lo_lo_lo_hi_4, lo_lo_lo_lo_4) @[Cat.scala 30:58]
            node lo_lo_hi_36 = cat(lo_lo_hi_hi_4, lo_lo_hi_lo_4) @[Cat.scala 30:58]
            node lo_lo_68 = cat(lo_lo_hi_36, lo_lo_lo_36) @[Cat.scala 30:58]
            node lo_hi_lo_36 = cat(lo_hi_lo_hi_4, lo_hi_lo_lo_4) @[Cat.scala 30:58]
            node lo_hi_hi_36 = cat(lo_hi_hi_hi_4, lo_hi_hi_lo_4) @[Cat.scala 30:58]
            node lo_hi_68 = cat(lo_hi_hi_36, lo_hi_lo_36) @[Cat.scala 30:58]
            node lo_100 = cat(lo_hi_68, lo_lo_68) @[Cat.scala 30:58]
            node hi_lo_lo_36 = cat(hi_lo_lo_hi_4, hi_lo_lo_lo_4) @[Cat.scala 30:58]
            node hi_lo_hi_36 = cat(hi_lo_hi_hi_4, hi_lo_hi_lo_4) @[Cat.scala 30:58]
            node hi_lo_68 = cat(hi_lo_hi_36, hi_lo_lo_36) @[Cat.scala 30:58]
            node hi_hi_lo_36 = cat(hi_hi_lo_hi_4, hi_hi_lo_lo_4) @[Cat.scala 30:58]
            node hi_hi_hi_36 = cat(hi_hi_hi_hi_4, hi_hi_hi_lo_4) @[Cat.scala 30:58]
            node hi_hi_68 = cat(hi_hi_hi_36, hi_hi_lo_36) @[Cat.scala 30:58]
            node hi_100 = cat(hi_hi_68, hi_lo_68) @[Cat.scala 30:58]
            node _T_105 = cat(hi_100, lo_100) @[Cat.scala 30:58]
            node hi_hi_hi_hi_5 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_5 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_5 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_5 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_5 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_5 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_5 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_5 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_5 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_5 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_5 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_5 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_5 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_5 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_5 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_5 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_37 = cat(lo_lo_lo_hi_5, lo_lo_lo_lo_5) @[Cat.scala 30:58]
            node lo_lo_hi_37 = cat(lo_lo_hi_hi_5, lo_lo_hi_lo_5) @[Cat.scala 30:58]
            node lo_lo_69 = cat(lo_lo_hi_37, lo_lo_lo_37) @[Cat.scala 30:58]
            node lo_hi_lo_37 = cat(lo_hi_lo_hi_5, lo_hi_lo_lo_5) @[Cat.scala 30:58]
            node lo_hi_hi_37 = cat(lo_hi_hi_hi_5, lo_hi_hi_lo_5) @[Cat.scala 30:58]
            node lo_hi_69 = cat(lo_hi_hi_37, lo_hi_lo_37) @[Cat.scala 30:58]
            node lo_101 = cat(lo_hi_69, lo_lo_69) @[Cat.scala 30:58]
            node hi_lo_lo_37 = cat(hi_lo_lo_hi_5, hi_lo_lo_lo_5) @[Cat.scala 30:58]
            node hi_lo_hi_37 = cat(hi_lo_hi_hi_5, hi_lo_hi_lo_5) @[Cat.scala 30:58]
            node hi_lo_69 = cat(hi_lo_hi_37, hi_lo_lo_37) @[Cat.scala 30:58]
            node hi_hi_lo_37 = cat(hi_hi_lo_hi_5, hi_hi_lo_lo_5) @[Cat.scala 30:58]
            node hi_hi_hi_37 = cat(hi_hi_hi_hi_5, hi_hi_hi_lo_5) @[Cat.scala 30:58]
            node hi_hi_69 = cat(hi_hi_hi_37, hi_hi_lo_37) @[Cat.scala 30:58]
            node hi_101 = cat(hi_hi_69, hi_lo_69) @[Cat.scala 30:58]
            node _T_106 = cat(hi_101, lo_101) @[Cat.scala 30:58]
            node hi_hi_hi_hi_6 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_6 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_6 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_6 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_6 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_6 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_6 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_6 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_6 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_6 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_6 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_6 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_6 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_6 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_6 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_6 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_38 = cat(lo_lo_lo_hi_6, lo_lo_lo_lo_6) @[Cat.scala 30:58]
            node lo_lo_hi_38 = cat(lo_lo_hi_hi_6, lo_lo_hi_lo_6) @[Cat.scala 30:58]
            node lo_lo_70 = cat(lo_lo_hi_38, lo_lo_lo_38) @[Cat.scala 30:58]
            node lo_hi_lo_38 = cat(lo_hi_lo_hi_6, lo_hi_lo_lo_6) @[Cat.scala 30:58]
            node lo_hi_hi_38 = cat(lo_hi_hi_hi_6, lo_hi_hi_lo_6) @[Cat.scala 30:58]
            node lo_hi_70 = cat(lo_hi_hi_38, lo_hi_lo_38) @[Cat.scala 30:58]
            node lo_102 = cat(lo_hi_70, lo_lo_70) @[Cat.scala 30:58]
            node hi_lo_lo_38 = cat(hi_lo_lo_hi_6, hi_lo_lo_lo_6) @[Cat.scala 30:58]
            node hi_lo_hi_38 = cat(hi_lo_hi_hi_6, hi_lo_hi_lo_6) @[Cat.scala 30:58]
            node hi_lo_70 = cat(hi_lo_hi_38, hi_lo_lo_38) @[Cat.scala 30:58]
            node hi_hi_lo_38 = cat(hi_hi_lo_hi_6, hi_hi_lo_lo_6) @[Cat.scala 30:58]
            node hi_hi_hi_38 = cat(hi_hi_hi_hi_6, hi_hi_hi_lo_6) @[Cat.scala 30:58]
            node hi_hi_70 = cat(hi_hi_hi_38, hi_hi_lo_38) @[Cat.scala 30:58]
            node hi_102 = cat(hi_hi_70, hi_lo_70) @[Cat.scala 30:58]
            node _T_107 = cat(hi_102, lo_102) @[Cat.scala 30:58]
            node hi_hi_hi_hi_7 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_7 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_7 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_7 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_7 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_7 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_7 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_7 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_7 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_7 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_7 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_7 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_7 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_7 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_7 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_7 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_39 = cat(lo_lo_lo_hi_7, lo_lo_lo_lo_7) @[Cat.scala 30:58]
            node lo_lo_hi_39 = cat(lo_lo_hi_hi_7, lo_lo_hi_lo_7) @[Cat.scala 30:58]
            node lo_lo_71 = cat(lo_lo_hi_39, lo_lo_lo_39) @[Cat.scala 30:58]
            node lo_hi_lo_39 = cat(lo_hi_lo_hi_7, lo_hi_lo_lo_7) @[Cat.scala 30:58]
            node lo_hi_hi_39 = cat(lo_hi_hi_hi_7, lo_hi_hi_lo_7) @[Cat.scala 30:58]
            node lo_hi_71 = cat(lo_hi_hi_39, lo_hi_lo_39) @[Cat.scala 30:58]
            node lo_103 = cat(lo_hi_71, lo_lo_71) @[Cat.scala 30:58]
            node hi_lo_lo_39 = cat(hi_lo_lo_hi_7, hi_lo_lo_lo_7) @[Cat.scala 30:58]
            node hi_lo_hi_39 = cat(hi_lo_hi_hi_7, hi_lo_hi_lo_7) @[Cat.scala 30:58]
            node hi_lo_71 = cat(hi_lo_hi_39, hi_lo_lo_39) @[Cat.scala 30:58]
            node hi_hi_lo_39 = cat(hi_hi_lo_hi_7, hi_hi_lo_lo_7) @[Cat.scala 30:58]
            node hi_hi_hi_39 = cat(hi_hi_hi_hi_7, hi_hi_hi_lo_7) @[Cat.scala 30:58]
            node hi_hi_71 = cat(hi_hi_hi_39, hi_hi_lo_39) @[Cat.scala 30:58]
            node hi_103 = cat(hi_hi_71, hi_lo_71) @[Cat.scala 30:58]
            node _T_108 = cat(hi_103, lo_103) @[Cat.scala 30:58]
            node hi_hi_hi_hi_8 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_8 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_8 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_8 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_8 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_8 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_8 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_8 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_8 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_8 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_8 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_8 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_8 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_8 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_8 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_8 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_40 = cat(lo_lo_lo_hi_8, lo_lo_lo_lo_8) @[Cat.scala 30:58]
            node lo_lo_hi_40 = cat(lo_lo_hi_hi_8, lo_lo_hi_lo_8) @[Cat.scala 30:58]
            node lo_lo_72 = cat(lo_lo_hi_40, lo_lo_lo_40) @[Cat.scala 30:58]
            node lo_hi_lo_40 = cat(lo_hi_lo_hi_8, lo_hi_lo_lo_8) @[Cat.scala 30:58]
            node lo_hi_hi_40 = cat(lo_hi_hi_hi_8, lo_hi_hi_lo_8) @[Cat.scala 30:58]
            node lo_hi_72 = cat(lo_hi_hi_40, lo_hi_lo_40) @[Cat.scala 30:58]
            node lo_104 = cat(lo_hi_72, lo_lo_72) @[Cat.scala 30:58]
            node hi_lo_lo_40 = cat(hi_lo_lo_hi_8, hi_lo_lo_lo_8) @[Cat.scala 30:58]
            node hi_lo_hi_40 = cat(hi_lo_hi_hi_8, hi_lo_hi_lo_8) @[Cat.scala 30:58]
            node hi_lo_72 = cat(hi_lo_hi_40, hi_lo_lo_40) @[Cat.scala 30:58]
            node hi_hi_lo_40 = cat(hi_hi_lo_hi_8, hi_hi_lo_lo_8) @[Cat.scala 30:58]
            node hi_hi_hi_40 = cat(hi_hi_hi_hi_8, hi_hi_hi_lo_8) @[Cat.scala 30:58]
            node hi_hi_72 = cat(hi_hi_hi_40, hi_hi_lo_40) @[Cat.scala 30:58]
            node hi_104 = cat(hi_hi_72, hi_lo_72) @[Cat.scala 30:58]
            node _T_109 = cat(hi_104, lo_104) @[Cat.scala 30:58]
            node hi_hi_hi_hi_9 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_9 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_9 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_9 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_9 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_9 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_9 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_9 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_9 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_9 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_9 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_9 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_9 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_9 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_9 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_9 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_41 = cat(lo_lo_lo_hi_9, lo_lo_lo_lo_9) @[Cat.scala 30:58]
            node lo_lo_hi_41 = cat(lo_lo_hi_hi_9, lo_lo_hi_lo_9) @[Cat.scala 30:58]
            node lo_lo_73 = cat(lo_lo_hi_41, lo_lo_lo_41) @[Cat.scala 30:58]
            node lo_hi_lo_41 = cat(lo_hi_lo_hi_9, lo_hi_lo_lo_9) @[Cat.scala 30:58]
            node lo_hi_hi_41 = cat(lo_hi_hi_hi_9, lo_hi_hi_lo_9) @[Cat.scala 30:58]
            node lo_hi_73 = cat(lo_hi_hi_41, lo_hi_lo_41) @[Cat.scala 30:58]
            node lo_105 = cat(lo_hi_73, lo_lo_73) @[Cat.scala 30:58]
            node hi_lo_lo_41 = cat(hi_lo_lo_hi_9, hi_lo_lo_lo_9) @[Cat.scala 30:58]
            node hi_lo_hi_41 = cat(hi_lo_hi_hi_9, hi_lo_hi_lo_9) @[Cat.scala 30:58]
            node hi_lo_73 = cat(hi_lo_hi_41, hi_lo_lo_41) @[Cat.scala 30:58]
            node hi_hi_lo_41 = cat(hi_hi_lo_hi_9, hi_hi_lo_lo_9) @[Cat.scala 30:58]
            node hi_hi_hi_41 = cat(hi_hi_hi_hi_9, hi_hi_hi_lo_9) @[Cat.scala 30:58]
            node hi_hi_73 = cat(hi_hi_hi_41, hi_hi_lo_41) @[Cat.scala 30:58]
            node hi_105 = cat(hi_hi_73, hi_lo_73) @[Cat.scala 30:58]
            node _T_110 = cat(hi_105, lo_105) @[Cat.scala 30:58]
            node hi_hi_hi_hi_10 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_10 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_10 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_10 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_10 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_10 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_10 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_10 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_10 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_10 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_10 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_10 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_10 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_10 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_10 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_10 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_42 = cat(lo_lo_lo_hi_10, lo_lo_lo_lo_10) @[Cat.scala 30:58]
            node lo_lo_hi_42 = cat(lo_lo_hi_hi_10, lo_lo_hi_lo_10) @[Cat.scala 30:58]
            node lo_lo_74 = cat(lo_lo_hi_42, lo_lo_lo_42) @[Cat.scala 30:58]
            node lo_hi_lo_42 = cat(lo_hi_lo_hi_10, lo_hi_lo_lo_10) @[Cat.scala 30:58]
            node lo_hi_hi_42 = cat(lo_hi_hi_hi_10, lo_hi_hi_lo_10) @[Cat.scala 30:58]
            node lo_hi_74 = cat(lo_hi_hi_42, lo_hi_lo_42) @[Cat.scala 30:58]
            node lo_106 = cat(lo_hi_74, lo_lo_74) @[Cat.scala 30:58]
            node hi_lo_lo_42 = cat(hi_lo_lo_hi_10, hi_lo_lo_lo_10) @[Cat.scala 30:58]
            node hi_lo_hi_42 = cat(hi_lo_hi_hi_10, hi_lo_hi_lo_10) @[Cat.scala 30:58]
            node hi_lo_74 = cat(hi_lo_hi_42, hi_lo_lo_42) @[Cat.scala 30:58]
            node hi_hi_lo_42 = cat(hi_hi_lo_hi_10, hi_hi_lo_lo_10) @[Cat.scala 30:58]
            node hi_hi_hi_42 = cat(hi_hi_hi_hi_10, hi_hi_hi_lo_10) @[Cat.scala 30:58]
            node hi_hi_74 = cat(hi_hi_hi_42, hi_hi_lo_42) @[Cat.scala 30:58]
            node hi_106 = cat(hi_hi_74, hi_lo_74) @[Cat.scala 30:58]
            node _T_111 = cat(hi_106, lo_106) @[Cat.scala 30:58]
            node hi_hi_hi_hi_11 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_11 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_11 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_11 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_11 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_11 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_11 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_11 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_11 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_11 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_11 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_11 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_11 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_11 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_11 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_11 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_43 = cat(lo_lo_lo_hi_11, lo_lo_lo_lo_11) @[Cat.scala 30:58]
            node lo_lo_hi_43 = cat(lo_lo_hi_hi_11, lo_lo_hi_lo_11) @[Cat.scala 30:58]
            node lo_lo_75 = cat(lo_lo_hi_43, lo_lo_lo_43) @[Cat.scala 30:58]
            node lo_hi_lo_43 = cat(lo_hi_lo_hi_11, lo_hi_lo_lo_11) @[Cat.scala 30:58]
            node lo_hi_hi_43 = cat(lo_hi_hi_hi_11, lo_hi_hi_lo_11) @[Cat.scala 30:58]
            node lo_hi_75 = cat(lo_hi_hi_43, lo_hi_lo_43) @[Cat.scala 30:58]
            node lo_107 = cat(lo_hi_75, lo_lo_75) @[Cat.scala 30:58]
            node hi_lo_lo_43 = cat(hi_lo_lo_hi_11, hi_lo_lo_lo_11) @[Cat.scala 30:58]
            node hi_lo_hi_43 = cat(hi_lo_hi_hi_11, hi_lo_hi_lo_11) @[Cat.scala 30:58]
            node hi_lo_75 = cat(hi_lo_hi_43, hi_lo_lo_43) @[Cat.scala 30:58]
            node hi_hi_lo_43 = cat(hi_hi_lo_hi_11, hi_hi_lo_lo_11) @[Cat.scala 30:58]
            node hi_hi_hi_43 = cat(hi_hi_hi_hi_11, hi_hi_hi_lo_11) @[Cat.scala 30:58]
            node hi_hi_75 = cat(hi_hi_hi_43, hi_hi_lo_43) @[Cat.scala 30:58]
            node hi_107 = cat(hi_hi_75, hi_lo_75) @[Cat.scala 30:58]
            node _T_112 = cat(hi_107, lo_107) @[Cat.scala 30:58]
            node hi_hi_hi_hi_12 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_12 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_12 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_12 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_12 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_12 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_12 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_12 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_12 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_12 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_12 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_12 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_12 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_12 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_12 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_12 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_44 = cat(lo_lo_lo_hi_12, lo_lo_lo_lo_12) @[Cat.scala 30:58]
            node lo_lo_hi_44 = cat(lo_lo_hi_hi_12, lo_lo_hi_lo_12) @[Cat.scala 30:58]
            node lo_lo_76 = cat(lo_lo_hi_44, lo_lo_lo_44) @[Cat.scala 30:58]
            node lo_hi_lo_44 = cat(lo_hi_lo_hi_12, lo_hi_lo_lo_12) @[Cat.scala 30:58]
            node lo_hi_hi_44 = cat(lo_hi_hi_hi_12, lo_hi_hi_lo_12) @[Cat.scala 30:58]
            node lo_hi_76 = cat(lo_hi_hi_44, lo_hi_lo_44) @[Cat.scala 30:58]
            node lo_108 = cat(lo_hi_76, lo_lo_76) @[Cat.scala 30:58]
            node hi_lo_lo_44 = cat(hi_lo_lo_hi_12, hi_lo_lo_lo_12) @[Cat.scala 30:58]
            node hi_lo_hi_44 = cat(hi_lo_hi_hi_12, hi_lo_hi_lo_12) @[Cat.scala 30:58]
            node hi_lo_76 = cat(hi_lo_hi_44, hi_lo_lo_44) @[Cat.scala 30:58]
            node hi_hi_lo_44 = cat(hi_hi_lo_hi_12, hi_hi_lo_lo_12) @[Cat.scala 30:58]
            node hi_hi_hi_44 = cat(hi_hi_hi_hi_12, hi_hi_hi_lo_12) @[Cat.scala 30:58]
            node hi_hi_76 = cat(hi_hi_hi_44, hi_hi_lo_44) @[Cat.scala 30:58]
            node hi_108 = cat(hi_hi_76, hi_lo_76) @[Cat.scala 30:58]
            node _T_113 = cat(hi_108, lo_108) @[Cat.scala 30:58]
            node hi_hi_hi_hi_13 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_13 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_13 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_13 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_13 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_13 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_13 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_13 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_13 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_13 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_13 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_13 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_13 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_13 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_13 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_13 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_45 = cat(lo_lo_lo_hi_13, lo_lo_lo_lo_13) @[Cat.scala 30:58]
            node lo_lo_hi_45 = cat(lo_lo_hi_hi_13, lo_lo_hi_lo_13) @[Cat.scala 30:58]
            node lo_lo_77 = cat(lo_lo_hi_45, lo_lo_lo_45) @[Cat.scala 30:58]
            node lo_hi_lo_45 = cat(lo_hi_lo_hi_13, lo_hi_lo_lo_13) @[Cat.scala 30:58]
            node lo_hi_hi_45 = cat(lo_hi_hi_hi_13, lo_hi_hi_lo_13) @[Cat.scala 30:58]
            node lo_hi_77 = cat(lo_hi_hi_45, lo_hi_lo_45) @[Cat.scala 30:58]
            node lo_109 = cat(lo_hi_77, lo_lo_77) @[Cat.scala 30:58]
            node hi_lo_lo_45 = cat(hi_lo_lo_hi_13, hi_lo_lo_lo_13) @[Cat.scala 30:58]
            node hi_lo_hi_45 = cat(hi_lo_hi_hi_13, hi_lo_hi_lo_13) @[Cat.scala 30:58]
            node hi_lo_77 = cat(hi_lo_hi_45, hi_lo_lo_45) @[Cat.scala 30:58]
            node hi_hi_lo_45 = cat(hi_hi_lo_hi_13, hi_hi_lo_lo_13) @[Cat.scala 30:58]
            node hi_hi_hi_45 = cat(hi_hi_hi_hi_13, hi_hi_hi_lo_13) @[Cat.scala 30:58]
            node hi_hi_77 = cat(hi_hi_hi_45, hi_hi_lo_45) @[Cat.scala 30:58]
            node hi_109 = cat(hi_hi_77, hi_lo_77) @[Cat.scala 30:58]
            node _T_114 = cat(hi_109, lo_109) @[Cat.scala 30:58]
            node hi_hi_hi_hi_14 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_14 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_14 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_14 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_14 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_14 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_14 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_14 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_14 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_14 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_14 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_14 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_14 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_14 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_14 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_14 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_46 = cat(lo_lo_lo_hi_14, lo_lo_lo_lo_14) @[Cat.scala 30:58]
            node lo_lo_hi_46 = cat(lo_lo_hi_hi_14, lo_lo_hi_lo_14) @[Cat.scala 30:58]
            node lo_lo_78 = cat(lo_lo_hi_46, lo_lo_lo_46) @[Cat.scala 30:58]
            node lo_hi_lo_46 = cat(lo_hi_lo_hi_14, lo_hi_lo_lo_14) @[Cat.scala 30:58]
            node lo_hi_hi_46 = cat(lo_hi_hi_hi_14, lo_hi_hi_lo_14) @[Cat.scala 30:58]
            node lo_hi_78 = cat(lo_hi_hi_46, lo_hi_lo_46) @[Cat.scala 30:58]
            node lo_110 = cat(lo_hi_78, lo_lo_78) @[Cat.scala 30:58]
            node hi_lo_lo_46 = cat(hi_lo_lo_hi_14, hi_lo_lo_lo_14) @[Cat.scala 30:58]
            node hi_lo_hi_46 = cat(hi_lo_hi_hi_14, hi_lo_hi_lo_14) @[Cat.scala 30:58]
            node hi_lo_78 = cat(hi_lo_hi_46, hi_lo_lo_46) @[Cat.scala 30:58]
            node hi_hi_lo_46 = cat(hi_hi_lo_hi_14, hi_hi_lo_lo_14) @[Cat.scala 30:58]
            node hi_hi_hi_46 = cat(hi_hi_hi_hi_14, hi_hi_hi_lo_14) @[Cat.scala 30:58]
            node hi_hi_78 = cat(hi_hi_hi_46, hi_hi_lo_46) @[Cat.scala 30:58]
            node hi_110 = cat(hi_hi_78, hi_lo_78) @[Cat.scala 30:58]
            node _T_115 = cat(hi_110, lo_110) @[Cat.scala 30:58]
            node hi_hi_hi_hi_15 = bits(register[io.vs1], 127, 120) @[VECTOR_REGISTER.scala 95:20]
            node hi_hi_hi_lo_15 = bits(register[io.vs1], 119, 112) @[VECTOR_REGISTER.scala 96:20]
            node hi_hi_lo_hi_15 = bits(register[io.vs1], 111, 104) @[VECTOR_REGISTER.scala 97:20]
            node hi_hi_lo_lo_15 = bits(register[io.vs1], 103, 96) @[VECTOR_REGISTER.scala 98:20]
            node hi_lo_hi_hi_15 = bits(register[io.vs1], 95, 88) @[VECTOR_REGISTER.scala 99:20]
            node hi_lo_hi_lo_15 = bits(register[io.vs1], 87, 80) @[VECTOR_REGISTER.scala 100:20]
            node hi_lo_lo_hi_15 = bits(register[io.vs1], 79, 72) @[VECTOR_REGISTER.scala 101:20]
            node hi_lo_lo_lo_15 = bits(register[io.vs1], 71, 64) @[VECTOR_REGISTER.scala 102:20]
            node lo_hi_hi_hi_15 = bits(register[io.vs1], 63, 56) @[VECTOR_REGISTER.scala 103:20]
            node lo_hi_hi_lo_15 = bits(register[io.vs1], 55, 48) @[VECTOR_REGISTER.scala 104:21]
            node lo_hi_lo_hi_15 = bits(register[io.vs1], 47, 40) @[VECTOR_REGISTER.scala 105:21]
            node lo_hi_lo_lo_15 = bits(register[io.vs1], 39, 32) @[VECTOR_REGISTER.scala 106:21]
            node lo_lo_hi_hi_15 = bits(register[io.vs1], 31, 24) @[VECTOR_REGISTER.scala 107:21]
            node lo_lo_hi_lo_15 = bits(register[io.vs1], 23, 16) @[VECTOR_REGISTER.scala 108:21]
            node lo_lo_lo_hi_15 = bits(register[io.vs1], 15, 8) @[VECTOR_REGISTER.scala 109:21]
            node lo_lo_lo_lo_15 = bits(register[io.vs1], 7, 0) @[VECTOR_REGISTER.scala 110:21]
            node lo_lo_lo_47 = cat(lo_lo_lo_hi_15, lo_lo_lo_lo_15) @[Cat.scala 30:58]
            node lo_lo_hi_47 = cat(lo_lo_hi_hi_15, lo_lo_hi_lo_15) @[Cat.scala 30:58]
            node lo_lo_79 = cat(lo_lo_hi_47, lo_lo_lo_47) @[Cat.scala 30:58]
            node lo_hi_lo_47 = cat(lo_hi_lo_hi_15, lo_hi_lo_lo_15) @[Cat.scala 30:58]
            node lo_hi_hi_47 = cat(lo_hi_hi_hi_15, lo_hi_hi_lo_15) @[Cat.scala 30:58]
            node lo_hi_79 = cat(lo_hi_hi_47, lo_hi_lo_47) @[Cat.scala 30:58]
            node lo_111 = cat(lo_hi_79, lo_lo_79) @[Cat.scala 30:58]
            node hi_lo_lo_47 = cat(hi_lo_lo_hi_15, hi_lo_lo_lo_15) @[Cat.scala 30:58]
            node hi_lo_hi_47 = cat(hi_lo_hi_hi_15, hi_lo_hi_lo_15) @[Cat.scala 30:58]
            node hi_lo_79 = cat(hi_lo_hi_47, hi_lo_lo_47) @[Cat.scala 30:58]
            node hi_hi_lo_47 = cat(hi_hi_lo_hi_15, hi_hi_lo_lo_15) @[Cat.scala 30:58]
            node hi_hi_hi_47 = cat(hi_hi_hi_hi_15, hi_hi_hi_lo_15) @[Cat.scala 30:58]
            node hi_hi_79 = cat(hi_hi_hi_47, hi_hi_lo_47) @[Cat.scala 30:58]
            node hi_111 = cat(hi_hi_79, hi_lo_79) @[Cat.scala 30:58]
            node _T_116 = cat(hi_111, lo_111) @[Cat.scala 30:58]
            wire _WIRE_8 : UInt<128>[16] @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[0] <= _T_101 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[1] <= _T_102 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[2] <= _T_103 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[3] <= _T_104 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[4] <= _T_105 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[5] <= _T_106 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[6] <= _T_107 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[7] <= _T_108 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[8] <= _T_109 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[9] <= _T_110 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[10] <= _T_111 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[11] <= _T_112 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[12] <= _T_113 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[13] <= _T_114 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[14] <= _T_115 @[VECTOR_REGISTER.scala 93:25]
            _WIRE_8[15] <= _T_116 @[VECTOR_REGISTER.scala 93:25]
            io.vdata1[0] <= _WIRE_8[0] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[1] <= _WIRE_8[1] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[2] <= _WIRE_8[2] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[3] <= _WIRE_8[3] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[4] <= _WIRE_8[4] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[5] <= _WIRE_8[5] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[6] <= _WIRE_8[6] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[7] <= _WIRE_8[7] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[8] <= _WIRE_8[8] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[9] <= _WIRE_8[9] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[10] <= _WIRE_8[10] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[11] <= _WIRE_8[11] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[12] <= _WIRE_8[12] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[13] <= _WIRE_8[13] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[14] <= _WIRE_8[14] @[VECTOR_REGISTER.scala 93:15]
            io.vdata1[15] <= _WIRE_8[15] @[VECTOR_REGISTER.scala 93:15]
            node hi_hi_hi_hi_16 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_16 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_16 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_16 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_16 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_16 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_16 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_16 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_16 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_16 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_16 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_16 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_16 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_16 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_16 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_16 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_48 = cat(lo_lo_lo_hi_16, lo_lo_lo_lo_16) @[Cat.scala 30:58]
            node lo_lo_hi_48 = cat(lo_lo_hi_hi_16, lo_lo_hi_lo_16) @[Cat.scala 30:58]
            node lo_lo_80 = cat(lo_lo_hi_48, lo_lo_lo_48) @[Cat.scala 30:58]
            node lo_hi_lo_48 = cat(lo_hi_lo_hi_16, lo_hi_lo_lo_16) @[Cat.scala 30:58]
            node lo_hi_hi_48 = cat(lo_hi_hi_hi_16, lo_hi_hi_lo_16) @[Cat.scala 30:58]
            node lo_hi_80 = cat(lo_hi_hi_48, lo_hi_lo_48) @[Cat.scala 30:58]
            node lo_112 = cat(lo_hi_80, lo_lo_80) @[Cat.scala 30:58]
            node hi_lo_lo_48 = cat(hi_lo_lo_hi_16, hi_lo_lo_lo_16) @[Cat.scala 30:58]
            node hi_lo_hi_48 = cat(hi_lo_hi_hi_16, hi_lo_hi_lo_16) @[Cat.scala 30:58]
            node hi_lo_80 = cat(hi_lo_hi_48, hi_lo_lo_48) @[Cat.scala 30:58]
            node hi_hi_lo_48 = cat(hi_hi_lo_hi_16, hi_hi_lo_lo_16) @[Cat.scala 30:58]
            node hi_hi_hi_48 = cat(hi_hi_hi_hi_16, hi_hi_hi_lo_16) @[Cat.scala 30:58]
            node hi_hi_80 = cat(hi_hi_hi_48, hi_hi_lo_48) @[Cat.scala 30:58]
            node hi_112 = cat(hi_hi_80, hi_lo_80) @[Cat.scala 30:58]
            node _T_117 = cat(hi_112, lo_112) @[Cat.scala 30:58]
            node hi_hi_hi_hi_17 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_17 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_17 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_17 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_17 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_17 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_17 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_17 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_17 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_17 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_17 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_17 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_17 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_17 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_17 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_17 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_49 = cat(lo_lo_lo_hi_17, lo_lo_lo_lo_17) @[Cat.scala 30:58]
            node lo_lo_hi_49 = cat(lo_lo_hi_hi_17, lo_lo_hi_lo_17) @[Cat.scala 30:58]
            node lo_lo_81 = cat(lo_lo_hi_49, lo_lo_lo_49) @[Cat.scala 30:58]
            node lo_hi_lo_49 = cat(lo_hi_lo_hi_17, lo_hi_lo_lo_17) @[Cat.scala 30:58]
            node lo_hi_hi_49 = cat(lo_hi_hi_hi_17, lo_hi_hi_lo_17) @[Cat.scala 30:58]
            node lo_hi_81 = cat(lo_hi_hi_49, lo_hi_lo_49) @[Cat.scala 30:58]
            node lo_113 = cat(lo_hi_81, lo_lo_81) @[Cat.scala 30:58]
            node hi_lo_lo_49 = cat(hi_lo_lo_hi_17, hi_lo_lo_lo_17) @[Cat.scala 30:58]
            node hi_lo_hi_49 = cat(hi_lo_hi_hi_17, hi_lo_hi_lo_17) @[Cat.scala 30:58]
            node hi_lo_81 = cat(hi_lo_hi_49, hi_lo_lo_49) @[Cat.scala 30:58]
            node hi_hi_lo_49 = cat(hi_hi_lo_hi_17, hi_hi_lo_lo_17) @[Cat.scala 30:58]
            node hi_hi_hi_49 = cat(hi_hi_hi_hi_17, hi_hi_hi_lo_17) @[Cat.scala 30:58]
            node hi_hi_81 = cat(hi_hi_hi_49, hi_hi_lo_49) @[Cat.scala 30:58]
            node hi_113 = cat(hi_hi_81, hi_lo_81) @[Cat.scala 30:58]
            node _T_118 = cat(hi_113, lo_113) @[Cat.scala 30:58]
            node hi_hi_hi_hi_18 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_18 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_18 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_18 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_18 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_18 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_18 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_18 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_18 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_18 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_18 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_18 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_18 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_18 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_18 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_18 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_50 = cat(lo_lo_lo_hi_18, lo_lo_lo_lo_18) @[Cat.scala 30:58]
            node lo_lo_hi_50 = cat(lo_lo_hi_hi_18, lo_lo_hi_lo_18) @[Cat.scala 30:58]
            node lo_lo_82 = cat(lo_lo_hi_50, lo_lo_lo_50) @[Cat.scala 30:58]
            node lo_hi_lo_50 = cat(lo_hi_lo_hi_18, lo_hi_lo_lo_18) @[Cat.scala 30:58]
            node lo_hi_hi_50 = cat(lo_hi_hi_hi_18, lo_hi_hi_lo_18) @[Cat.scala 30:58]
            node lo_hi_82 = cat(lo_hi_hi_50, lo_hi_lo_50) @[Cat.scala 30:58]
            node lo_114 = cat(lo_hi_82, lo_lo_82) @[Cat.scala 30:58]
            node hi_lo_lo_50 = cat(hi_lo_lo_hi_18, hi_lo_lo_lo_18) @[Cat.scala 30:58]
            node hi_lo_hi_50 = cat(hi_lo_hi_hi_18, hi_lo_hi_lo_18) @[Cat.scala 30:58]
            node hi_lo_82 = cat(hi_lo_hi_50, hi_lo_lo_50) @[Cat.scala 30:58]
            node hi_hi_lo_50 = cat(hi_hi_lo_hi_18, hi_hi_lo_lo_18) @[Cat.scala 30:58]
            node hi_hi_hi_50 = cat(hi_hi_hi_hi_18, hi_hi_hi_lo_18) @[Cat.scala 30:58]
            node hi_hi_82 = cat(hi_hi_hi_50, hi_hi_lo_50) @[Cat.scala 30:58]
            node hi_114 = cat(hi_hi_82, hi_lo_82) @[Cat.scala 30:58]
            node _T_119 = cat(hi_114, lo_114) @[Cat.scala 30:58]
            node hi_hi_hi_hi_19 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_19 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_19 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_19 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_19 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_19 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_19 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_19 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_19 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_19 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_19 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_19 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_19 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_19 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_19 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_19 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_51 = cat(lo_lo_lo_hi_19, lo_lo_lo_lo_19) @[Cat.scala 30:58]
            node lo_lo_hi_51 = cat(lo_lo_hi_hi_19, lo_lo_hi_lo_19) @[Cat.scala 30:58]
            node lo_lo_83 = cat(lo_lo_hi_51, lo_lo_lo_51) @[Cat.scala 30:58]
            node lo_hi_lo_51 = cat(lo_hi_lo_hi_19, lo_hi_lo_lo_19) @[Cat.scala 30:58]
            node lo_hi_hi_51 = cat(lo_hi_hi_hi_19, lo_hi_hi_lo_19) @[Cat.scala 30:58]
            node lo_hi_83 = cat(lo_hi_hi_51, lo_hi_lo_51) @[Cat.scala 30:58]
            node lo_115 = cat(lo_hi_83, lo_lo_83) @[Cat.scala 30:58]
            node hi_lo_lo_51 = cat(hi_lo_lo_hi_19, hi_lo_lo_lo_19) @[Cat.scala 30:58]
            node hi_lo_hi_51 = cat(hi_lo_hi_hi_19, hi_lo_hi_lo_19) @[Cat.scala 30:58]
            node hi_lo_83 = cat(hi_lo_hi_51, hi_lo_lo_51) @[Cat.scala 30:58]
            node hi_hi_lo_51 = cat(hi_hi_lo_hi_19, hi_hi_lo_lo_19) @[Cat.scala 30:58]
            node hi_hi_hi_51 = cat(hi_hi_hi_hi_19, hi_hi_hi_lo_19) @[Cat.scala 30:58]
            node hi_hi_83 = cat(hi_hi_hi_51, hi_hi_lo_51) @[Cat.scala 30:58]
            node hi_115 = cat(hi_hi_83, hi_lo_83) @[Cat.scala 30:58]
            node _T_120 = cat(hi_115, lo_115) @[Cat.scala 30:58]
            node hi_hi_hi_hi_20 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_20 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_20 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_20 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_20 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_20 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_20 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_20 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_20 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_20 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_20 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_20 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_20 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_20 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_20 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_20 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_52 = cat(lo_lo_lo_hi_20, lo_lo_lo_lo_20) @[Cat.scala 30:58]
            node lo_lo_hi_52 = cat(lo_lo_hi_hi_20, lo_lo_hi_lo_20) @[Cat.scala 30:58]
            node lo_lo_84 = cat(lo_lo_hi_52, lo_lo_lo_52) @[Cat.scala 30:58]
            node lo_hi_lo_52 = cat(lo_hi_lo_hi_20, lo_hi_lo_lo_20) @[Cat.scala 30:58]
            node lo_hi_hi_52 = cat(lo_hi_hi_hi_20, lo_hi_hi_lo_20) @[Cat.scala 30:58]
            node lo_hi_84 = cat(lo_hi_hi_52, lo_hi_lo_52) @[Cat.scala 30:58]
            node lo_116 = cat(lo_hi_84, lo_lo_84) @[Cat.scala 30:58]
            node hi_lo_lo_52 = cat(hi_lo_lo_hi_20, hi_lo_lo_lo_20) @[Cat.scala 30:58]
            node hi_lo_hi_52 = cat(hi_lo_hi_hi_20, hi_lo_hi_lo_20) @[Cat.scala 30:58]
            node hi_lo_84 = cat(hi_lo_hi_52, hi_lo_lo_52) @[Cat.scala 30:58]
            node hi_hi_lo_52 = cat(hi_hi_lo_hi_20, hi_hi_lo_lo_20) @[Cat.scala 30:58]
            node hi_hi_hi_52 = cat(hi_hi_hi_hi_20, hi_hi_hi_lo_20) @[Cat.scala 30:58]
            node hi_hi_84 = cat(hi_hi_hi_52, hi_hi_lo_52) @[Cat.scala 30:58]
            node hi_116 = cat(hi_hi_84, hi_lo_84) @[Cat.scala 30:58]
            node _T_121 = cat(hi_116, lo_116) @[Cat.scala 30:58]
            node hi_hi_hi_hi_21 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_21 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_21 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_21 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_21 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_21 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_21 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_21 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_21 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_21 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_21 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_21 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_21 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_21 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_21 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_21 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_53 = cat(lo_lo_lo_hi_21, lo_lo_lo_lo_21) @[Cat.scala 30:58]
            node lo_lo_hi_53 = cat(lo_lo_hi_hi_21, lo_lo_hi_lo_21) @[Cat.scala 30:58]
            node lo_lo_85 = cat(lo_lo_hi_53, lo_lo_lo_53) @[Cat.scala 30:58]
            node lo_hi_lo_53 = cat(lo_hi_lo_hi_21, lo_hi_lo_lo_21) @[Cat.scala 30:58]
            node lo_hi_hi_53 = cat(lo_hi_hi_hi_21, lo_hi_hi_lo_21) @[Cat.scala 30:58]
            node lo_hi_85 = cat(lo_hi_hi_53, lo_hi_lo_53) @[Cat.scala 30:58]
            node lo_117 = cat(lo_hi_85, lo_lo_85) @[Cat.scala 30:58]
            node hi_lo_lo_53 = cat(hi_lo_lo_hi_21, hi_lo_lo_lo_21) @[Cat.scala 30:58]
            node hi_lo_hi_53 = cat(hi_lo_hi_hi_21, hi_lo_hi_lo_21) @[Cat.scala 30:58]
            node hi_lo_85 = cat(hi_lo_hi_53, hi_lo_lo_53) @[Cat.scala 30:58]
            node hi_hi_lo_53 = cat(hi_hi_lo_hi_21, hi_hi_lo_lo_21) @[Cat.scala 30:58]
            node hi_hi_hi_53 = cat(hi_hi_hi_hi_21, hi_hi_hi_lo_21) @[Cat.scala 30:58]
            node hi_hi_85 = cat(hi_hi_hi_53, hi_hi_lo_53) @[Cat.scala 30:58]
            node hi_117 = cat(hi_hi_85, hi_lo_85) @[Cat.scala 30:58]
            node _T_122 = cat(hi_117, lo_117) @[Cat.scala 30:58]
            node hi_hi_hi_hi_22 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_22 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_22 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_22 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_22 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_22 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_22 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_22 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_22 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_22 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_22 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_22 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_22 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_22 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_22 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_22 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_54 = cat(lo_lo_lo_hi_22, lo_lo_lo_lo_22) @[Cat.scala 30:58]
            node lo_lo_hi_54 = cat(lo_lo_hi_hi_22, lo_lo_hi_lo_22) @[Cat.scala 30:58]
            node lo_lo_86 = cat(lo_lo_hi_54, lo_lo_lo_54) @[Cat.scala 30:58]
            node lo_hi_lo_54 = cat(lo_hi_lo_hi_22, lo_hi_lo_lo_22) @[Cat.scala 30:58]
            node lo_hi_hi_54 = cat(lo_hi_hi_hi_22, lo_hi_hi_lo_22) @[Cat.scala 30:58]
            node lo_hi_86 = cat(lo_hi_hi_54, lo_hi_lo_54) @[Cat.scala 30:58]
            node lo_118 = cat(lo_hi_86, lo_lo_86) @[Cat.scala 30:58]
            node hi_lo_lo_54 = cat(hi_lo_lo_hi_22, hi_lo_lo_lo_22) @[Cat.scala 30:58]
            node hi_lo_hi_54 = cat(hi_lo_hi_hi_22, hi_lo_hi_lo_22) @[Cat.scala 30:58]
            node hi_lo_86 = cat(hi_lo_hi_54, hi_lo_lo_54) @[Cat.scala 30:58]
            node hi_hi_lo_54 = cat(hi_hi_lo_hi_22, hi_hi_lo_lo_22) @[Cat.scala 30:58]
            node hi_hi_hi_54 = cat(hi_hi_hi_hi_22, hi_hi_hi_lo_22) @[Cat.scala 30:58]
            node hi_hi_86 = cat(hi_hi_hi_54, hi_hi_lo_54) @[Cat.scala 30:58]
            node hi_118 = cat(hi_hi_86, hi_lo_86) @[Cat.scala 30:58]
            node _T_123 = cat(hi_118, lo_118) @[Cat.scala 30:58]
            node hi_hi_hi_hi_23 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_23 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_23 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_23 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_23 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_23 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_23 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_23 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_23 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_23 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_23 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_23 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_23 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_23 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_23 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_23 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_55 = cat(lo_lo_lo_hi_23, lo_lo_lo_lo_23) @[Cat.scala 30:58]
            node lo_lo_hi_55 = cat(lo_lo_hi_hi_23, lo_lo_hi_lo_23) @[Cat.scala 30:58]
            node lo_lo_87 = cat(lo_lo_hi_55, lo_lo_lo_55) @[Cat.scala 30:58]
            node lo_hi_lo_55 = cat(lo_hi_lo_hi_23, lo_hi_lo_lo_23) @[Cat.scala 30:58]
            node lo_hi_hi_55 = cat(lo_hi_hi_hi_23, lo_hi_hi_lo_23) @[Cat.scala 30:58]
            node lo_hi_87 = cat(lo_hi_hi_55, lo_hi_lo_55) @[Cat.scala 30:58]
            node lo_119 = cat(lo_hi_87, lo_lo_87) @[Cat.scala 30:58]
            node hi_lo_lo_55 = cat(hi_lo_lo_hi_23, hi_lo_lo_lo_23) @[Cat.scala 30:58]
            node hi_lo_hi_55 = cat(hi_lo_hi_hi_23, hi_lo_hi_lo_23) @[Cat.scala 30:58]
            node hi_lo_87 = cat(hi_lo_hi_55, hi_lo_lo_55) @[Cat.scala 30:58]
            node hi_hi_lo_55 = cat(hi_hi_lo_hi_23, hi_hi_lo_lo_23) @[Cat.scala 30:58]
            node hi_hi_hi_55 = cat(hi_hi_hi_hi_23, hi_hi_hi_lo_23) @[Cat.scala 30:58]
            node hi_hi_87 = cat(hi_hi_hi_55, hi_hi_lo_55) @[Cat.scala 30:58]
            node hi_119 = cat(hi_hi_87, hi_lo_87) @[Cat.scala 30:58]
            node _T_124 = cat(hi_119, lo_119) @[Cat.scala 30:58]
            node hi_hi_hi_hi_24 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_24 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_24 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_24 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_24 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_24 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_24 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_24 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_24 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_24 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_24 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_24 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_24 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_24 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_24 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_24 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_56 = cat(lo_lo_lo_hi_24, lo_lo_lo_lo_24) @[Cat.scala 30:58]
            node lo_lo_hi_56 = cat(lo_lo_hi_hi_24, lo_lo_hi_lo_24) @[Cat.scala 30:58]
            node lo_lo_88 = cat(lo_lo_hi_56, lo_lo_lo_56) @[Cat.scala 30:58]
            node lo_hi_lo_56 = cat(lo_hi_lo_hi_24, lo_hi_lo_lo_24) @[Cat.scala 30:58]
            node lo_hi_hi_56 = cat(lo_hi_hi_hi_24, lo_hi_hi_lo_24) @[Cat.scala 30:58]
            node lo_hi_88 = cat(lo_hi_hi_56, lo_hi_lo_56) @[Cat.scala 30:58]
            node lo_120 = cat(lo_hi_88, lo_lo_88) @[Cat.scala 30:58]
            node hi_lo_lo_56 = cat(hi_lo_lo_hi_24, hi_lo_lo_lo_24) @[Cat.scala 30:58]
            node hi_lo_hi_56 = cat(hi_lo_hi_hi_24, hi_lo_hi_lo_24) @[Cat.scala 30:58]
            node hi_lo_88 = cat(hi_lo_hi_56, hi_lo_lo_56) @[Cat.scala 30:58]
            node hi_hi_lo_56 = cat(hi_hi_lo_hi_24, hi_hi_lo_lo_24) @[Cat.scala 30:58]
            node hi_hi_hi_56 = cat(hi_hi_hi_hi_24, hi_hi_hi_lo_24) @[Cat.scala 30:58]
            node hi_hi_88 = cat(hi_hi_hi_56, hi_hi_lo_56) @[Cat.scala 30:58]
            node hi_120 = cat(hi_hi_88, hi_lo_88) @[Cat.scala 30:58]
            node _T_125 = cat(hi_120, lo_120) @[Cat.scala 30:58]
            node hi_hi_hi_hi_25 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_25 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_25 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_25 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_25 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_25 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_25 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_25 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_25 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_25 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_25 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_25 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_25 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_25 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_25 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_25 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_57 = cat(lo_lo_lo_hi_25, lo_lo_lo_lo_25) @[Cat.scala 30:58]
            node lo_lo_hi_57 = cat(lo_lo_hi_hi_25, lo_lo_hi_lo_25) @[Cat.scala 30:58]
            node lo_lo_89 = cat(lo_lo_hi_57, lo_lo_lo_57) @[Cat.scala 30:58]
            node lo_hi_lo_57 = cat(lo_hi_lo_hi_25, lo_hi_lo_lo_25) @[Cat.scala 30:58]
            node lo_hi_hi_57 = cat(lo_hi_hi_hi_25, lo_hi_hi_lo_25) @[Cat.scala 30:58]
            node lo_hi_89 = cat(lo_hi_hi_57, lo_hi_lo_57) @[Cat.scala 30:58]
            node lo_121 = cat(lo_hi_89, lo_lo_89) @[Cat.scala 30:58]
            node hi_lo_lo_57 = cat(hi_lo_lo_hi_25, hi_lo_lo_lo_25) @[Cat.scala 30:58]
            node hi_lo_hi_57 = cat(hi_lo_hi_hi_25, hi_lo_hi_lo_25) @[Cat.scala 30:58]
            node hi_lo_89 = cat(hi_lo_hi_57, hi_lo_lo_57) @[Cat.scala 30:58]
            node hi_hi_lo_57 = cat(hi_hi_lo_hi_25, hi_hi_lo_lo_25) @[Cat.scala 30:58]
            node hi_hi_hi_57 = cat(hi_hi_hi_hi_25, hi_hi_hi_lo_25) @[Cat.scala 30:58]
            node hi_hi_89 = cat(hi_hi_hi_57, hi_hi_lo_57) @[Cat.scala 30:58]
            node hi_121 = cat(hi_hi_89, hi_lo_89) @[Cat.scala 30:58]
            node _T_126 = cat(hi_121, lo_121) @[Cat.scala 30:58]
            node hi_hi_hi_hi_26 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_26 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_26 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_26 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_26 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_26 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_26 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_26 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_26 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_26 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_26 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_26 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_26 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_26 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_26 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_26 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_58 = cat(lo_lo_lo_hi_26, lo_lo_lo_lo_26) @[Cat.scala 30:58]
            node lo_lo_hi_58 = cat(lo_lo_hi_hi_26, lo_lo_hi_lo_26) @[Cat.scala 30:58]
            node lo_lo_90 = cat(lo_lo_hi_58, lo_lo_lo_58) @[Cat.scala 30:58]
            node lo_hi_lo_58 = cat(lo_hi_lo_hi_26, lo_hi_lo_lo_26) @[Cat.scala 30:58]
            node lo_hi_hi_58 = cat(lo_hi_hi_hi_26, lo_hi_hi_lo_26) @[Cat.scala 30:58]
            node lo_hi_90 = cat(lo_hi_hi_58, lo_hi_lo_58) @[Cat.scala 30:58]
            node lo_122 = cat(lo_hi_90, lo_lo_90) @[Cat.scala 30:58]
            node hi_lo_lo_58 = cat(hi_lo_lo_hi_26, hi_lo_lo_lo_26) @[Cat.scala 30:58]
            node hi_lo_hi_58 = cat(hi_lo_hi_hi_26, hi_lo_hi_lo_26) @[Cat.scala 30:58]
            node hi_lo_90 = cat(hi_lo_hi_58, hi_lo_lo_58) @[Cat.scala 30:58]
            node hi_hi_lo_58 = cat(hi_hi_lo_hi_26, hi_hi_lo_lo_26) @[Cat.scala 30:58]
            node hi_hi_hi_58 = cat(hi_hi_hi_hi_26, hi_hi_hi_lo_26) @[Cat.scala 30:58]
            node hi_hi_90 = cat(hi_hi_hi_58, hi_hi_lo_58) @[Cat.scala 30:58]
            node hi_122 = cat(hi_hi_90, hi_lo_90) @[Cat.scala 30:58]
            node _T_127 = cat(hi_122, lo_122) @[Cat.scala 30:58]
            node hi_hi_hi_hi_27 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_27 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_27 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_27 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_27 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_27 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_27 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_27 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_27 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_27 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_27 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_27 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_27 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_27 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_27 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_27 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_59 = cat(lo_lo_lo_hi_27, lo_lo_lo_lo_27) @[Cat.scala 30:58]
            node lo_lo_hi_59 = cat(lo_lo_hi_hi_27, lo_lo_hi_lo_27) @[Cat.scala 30:58]
            node lo_lo_91 = cat(lo_lo_hi_59, lo_lo_lo_59) @[Cat.scala 30:58]
            node lo_hi_lo_59 = cat(lo_hi_lo_hi_27, lo_hi_lo_lo_27) @[Cat.scala 30:58]
            node lo_hi_hi_59 = cat(lo_hi_hi_hi_27, lo_hi_hi_lo_27) @[Cat.scala 30:58]
            node lo_hi_91 = cat(lo_hi_hi_59, lo_hi_lo_59) @[Cat.scala 30:58]
            node lo_123 = cat(lo_hi_91, lo_lo_91) @[Cat.scala 30:58]
            node hi_lo_lo_59 = cat(hi_lo_lo_hi_27, hi_lo_lo_lo_27) @[Cat.scala 30:58]
            node hi_lo_hi_59 = cat(hi_lo_hi_hi_27, hi_lo_hi_lo_27) @[Cat.scala 30:58]
            node hi_lo_91 = cat(hi_lo_hi_59, hi_lo_lo_59) @[Cat.scala 30:58]
            node hi_hi_lo_59 = cat(hi_hi_lo_hi_27, hi_hi_lo_lo_27) @[Cat.scala 30:58]
            node hi_hi_hi_59 = cat(hi_hi_hi_hi_27, hi_hi_hi_lo_27) @[Cat.scala 30:58]
            node hi_hi_91 = cat(hi_hi_hi_59, hi_hi_lo_59) @[Cat.scala 30:58]
            node hi_123 = cat(hi_hi_91, hi_lo_91) @[Cat.scala 30:58]
            node _T_128 = cat(hi_123, lo_123) @[Cat.scala 30:58]
            node hi_hi_hi_hi_28 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_28 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_28 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_28 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_28 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_28 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_28 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_28 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_28 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_28 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_28 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_28 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_28 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_28 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_28 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_28 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_60 = cat(lo_lo_lo_hi_28, lo_lo_lo_lo_28) @[Cat.scala 30:58]
            node lo_lo_hi_60 = cat(lo_lo_hi_hi_28, lo_lo_hi_lo_28) @[Cat.scala 30:58]
            node lo_lo_92 = cat(lo_lo_hi_60, lo_lo_lo_60) @[Cat.scala 30:58]
            node lo_hi_lo_60 = cat(lo_hi_lo_hi_28, lo_hi_lo_lo_28) @[Cat.scala 30:58]
            node lo_hi_hi_60 = cat(lo_hi_hi_hi_28, lo_hi_hi_lo_28) @[Cat.scala 30:58]
            node lo_hi_92 = cat(lo_hi_hi_60, lo_hi_lo_60) @[Cat.scala 30:58]
            node lo_124 = cat(lo_hi_92, lo_lo_92) @[Cat.scala 30:58]
            node hi_lo_lo_60 = cat(hi_lo_lo_hi_28, hi_lo_lo_lo_28) @[Cat.scala 30:58]
            node hi_lo_hi_60 = cat(hi_lo_hi_hi_28, hi_lo_hi_lo_28) @[Cat.scala 30:58]
            node hi_lo_92 = cat(hi_lo_hi_60, hi_lo_lo_60) @[Cat.scala 30:58]
            node hi_hi_lo_60 = cat(hi_hi_lo_hi_28, hi_hi_lo_lo_28) @[Cat.scala 30:58]
            node hi_hi_hi_60 = cat(hi_hi_hi_hi_28, hi_hi_hi_lo_28) @[Cat.scala 30:58]
            node hi_hi_92 = cat(hi_hi_hi_60, hi_hi_lo_60) @[Cat.scala 30:58]
            node hi_124 = cat(hi_hi_92, hi_lo_92) @[Cat.scala 30:58]
            node _T_129 = cat(hi_124, lo_124) @[Cat.scala 30:58]
            node hi_hi_hi_hi_29 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_29 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_29 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_29 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_29 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_29 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_29 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_29 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_29 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_29 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_29 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_29 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_29 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_29 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_29 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_29 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_61 = cat(lo_lo_lo_hi_29, lo_lo_lo_lo_29) @[Cat.scala 30:58]
            node lo_lo_hi_61 = cat(lo_lo_hi_hi_29, lo_lo_hi_lo_29) @[Cat.scala 30:58]
            node lo_lo_93 = cat(lo_lo_hi_61, lo_lo_lo_61) @[Cat.scala 30:58]
            node lo_hi_lo_61 = cat(lo_hi_lo_hi_29, lo_hi_lo_lo_29) @[Cat.scala 30:58]
            node lo_hi_hi_61 = cat(lo_hi_hi_hi_29, lo_hi_hi_lo_29) @[Cat.scala 30:58]
            node lo_hi_93 = cat(lo_hi_hi_61, lo_hi_lo_61) @[Cat.scala 30:58]
            node lo_125 = cat(lo_hi_93, lo_lo_93) @[Cat.scala 30:58]
            node hi_lo_lo_61 = cat(hi_lo_lo_hi_29, hi_lo_lo_lo_29) @[Cat.scala 30:58]
            node hi_lo_hi_61 = cat(hi_lo_hi_hi_29, hi_lo_hi_lo_29) @[Cat.scala 30:58]
            node hi_lo_93 = cat(hi_lo_hi_61, hi_lo_lo_61) @[Cat.scala 30:58]
            node hi_hi_lo_61 = cat(hi_hi_lo_hi_29, hi_hi_lo_lo_29) @[Cat.scala 30:58]
            node hi_hi_hi_61 = cat(hi_hi_hi_hi_29, hi_hi_hi_lo_29) @[Cat.scala 30:58]
            node hi_hi_93 = cat(hi_hi_hi_61, hi_hi_lo_61) @[Cat.scala 30:58]
            node hi_125 = cat(hi_hi_93, hi_lo_93) @[Cat.scala 30:58]
            node _T_130 = cat(hi_125, lo_125) @[Cat.scala 30:58]
            node hi_hi_hi_hi_30 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_30 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_30 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_30 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_30 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_30 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_30 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_30 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_30 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_30 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_30 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_30 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_30 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_30 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_30 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_30 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_62 = cat(lo_lo_lo_hi_30, lo_lo_lo_lo_30) @[Cat.scala 30:58]
            node lo_lo_hi_62 = cat(lo_lo_hi_hi_30, lo_lo_hi_lo_30) @[Cat.scala 30:58]
            node lo_lo_94 = cat(lo_lo_hi_62, lo_lo_lo_62) @[Cat.scala 30:58]
            node lo_hi_lo_62 = cat(lo_hi_lo_hi_30, lo_hi_lo_lo_30) @[Cat.scala 30:58]
            node lo_hi_hi_62 = cat(lo_hi_hi_hi_30, lo_hi_hi_lo_30) @[Cat.scala 30:58]
            node lo_hi_94 = cat(lo_hi_hi_62, lo_hi_lo_62) @[Cat.scala 30:58]
            node lo_126 = cat(lo_hi_94, lo_lo_94) @[Cat.scala 30:58]
            node hi_lo_lo_62 = cat(hi_lo_lo_hi_30, hi_lo_lo_lo_30) @[Cat.scala 30:58]
            node hi_lo_hi_62 = cat(hi_lo_hi_hi_30, hi_lo_hi_lo_30) @[Cat.scala 30:58]
            node hi_lo_94 = cat(hi_lo_hi_62, hi_lo_lo_62) @[Cat.scala 30:58]
            node hi_hi_lo_62 = cat(hi_hi_lo_hi_30, hi_hi_lo_lo_30) @[Cat.scala 30:58]
            node hi_hi_hi_62 = cat(hi_hi_hi_hi_30, hi_hi_hi_lo_30) @[Cat.scala 30:58]
            node hi_hi_94 = cat(hi_hi_hi_62, hi_hi_lo_62) @[Cat.scala 30:58]
            node hi_126 = cat(hi_hi_94, hi_lo_94) @[Cat.scala 30:58]
            node _T_131 = cat(hi_126, lo_126) @[Cat.scala 30:58]
            node hi_hi_hi_hi_31 = bits(register[io.vs2], 127, 120) @[VECTOR_REGISTER.scala 116:21]
            node hi_hi_hi_lo_31 = bits(register[io.vs2], 119, 112) @[VECTOR_REGISTER.scala 117:21]
            node hi_hi_lo_hi_31 = bits(register[io.vs2], 111, 104) @[VECTOR_REGISTER.scala 118:21]
            node hi_hi_lo_lo_31 = bits(register[io.vs2], 103, 96) @[VECTOR_REGISTER.scala 119:21]
            node hi_lo_hi_hi_31 = bits(register[io.vs2], 95, 88) @[VECTOR_REGISTER.scala 120:21]
            node hi_lo_hi_lo_31 = bits(register[io.vs2], 87, 80) @[VECTOR_REGISTER.scala 121:21]
            node hi_lo_lo_hi_31 = bits(register[io.vs2], 79, 72) @[VECTOR_REGISTER.scala 122:21]
            node hi_lo_lo_lo_31 = bits(register[io.vs2], 71, 64) @[VECTOR_REGISTER.scala 123:21]
            node lo_hi_hi_hi_31 = bits(register[io.vs2], 63, 56) @[VECTOR_REGISTER.scala 124:21]
            node lo_hi_hi_lo_31 = bits(register[io.vs2], 55, 48) @[VECTOR_REGISTER.scala 125:21]
            node lo_hi_lo_hi_31 = bits(register[io.vs2], 47, 40) @[VECTOR_REGISTER.scala 126:21]
            node lo_hi_lo_lo_31 = bits(register[io.vs2], 39, 32) @[VECTOR_REGISTER.scala 127:21]
            node lo_lo_hi_hi_31 = bits(register[io.vs2], 31, 24) @[VECTOR_REGISTER.scala 128:21]
            node lo_lo_hi_lo_31 = bits(register[io.vs2], 23, 16) @[VECTOR_REGISTER.scala 129:21]
            node lo_lo_lo_hi_31 = bits(register[io.vs2], 15, 8) @[VECTOR_REGISTER.scala 130:21]
            node lo_lo_lo_lo_31 = bits(register[io.vs2], 7, 0) @[VECTOR_REGISTER.scala 131:21]
            node lo_lo_lo_63 = cat(lo_lo_lo_hi_31, lo_lo_lo_lo_31) @[Cat.scala 30:58]
            node lo_lo_hi_63 = cat(lo_lo_hi_hi_31, lo_lo_hi_lo_31) @[Cat.scala 30:58]
            node lo_lo_95 = cat(lo_lo_hi_63, lo_lo_lo_63) @[Cat.scala 30:58]
            node lo_hi_lo_63 = cat(lo_hi_lo_hi_31, lo_hi_lo_lo_31) @[Cat.scala 30:58]
            node lo_hi_hi_63 = cat(lo_hi_hi_hi_31, lo_hi_hi_lo_31) @[Cat.scala 30:58]
            node lo_hi_95 = cat(lo_hi_hi_63, lo_hi_lo_63) @[Cat.scala 30:58]
            node lo_127 = cat(lo_hi_95, lo_lo_95) @[Cat.scala 30:58]
            node hi_lo_lo_63 = cat(hi_lo_lo_hi_31, hi_lo_lo_lo_31) @[Cat.scala 30:58]
            node hi_lo_hi_63 = cat(hi_lo_hi_hi_31, hi_lo_hi_lo_31) @[Cat.scala 30:58]
            node hi_lo_95 = cat(hi_lo_hi_63, hi_lo_lo_63) @[Cat.scala 30:58]
            node hi_hi_lo_63 = cat(hi_hi_lo_hi_31, hi_hi_lo_lo_31) @[Cat.scala 30:58]
            node hi_hi_hi_63 = cat(hi_hi_hi_hi_31, hi_hi_hi_lo_31) @[Cat.scala 30:58]
            node hi_hi_95 = cat(hi_hi_hi_63, hi_hi_lo_63) @[Cat.scala 30:58]
            node hi_127 = cat(hi_hi_95, hi_lo_95) @[Cat.scala 30:58]
            node _T_132 = cat(hi_127, lo_127) @[Cat.scala 30:58]
            wire _WIRE_9 : UInt<128>[16] @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[0] <= _T_117 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[1] <= _T_118 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[2] <= _T_119 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[3] <= _T_120 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[4] <= _T_121 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[5] <= _T_122 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[6] <= _T_123 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[7] <= _T_124 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[8] <= _T_125 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[9] <= _T_126 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[10] <= _T_127 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[11] <= _T_128 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[12] <= _T_129 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[13] <= _T_130 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[14] <= _T_131 @[VECTOR_REGISTER.scala 114:25]
            _WIRE_9[15] <= _T_132 @[VECTOR_REGISTER.scala 114:25]
            io.vdata2[0] <= _WIRE_9[0] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[1] <= _WIRE_9[1] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[2] <= _WIRE_9[2] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[3] <= _WIRE_9[3] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[4] <= _WIRE_9[4] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[5] <= _WIRE_9[5] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[6] <= _WIRE_9[6] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[7] <= _WIRE_9[7] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[8] <= _WIRE_9[8] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[9] <= _WIRE_9[9] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[10] <= _WIRE_9[10] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[11] <= _WIRE_9[11] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[12] <= _WIRE_9[12] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[13] <= _WIRE_9[13] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[14] <= _WIRE_9[14] @[VECTOR_REGISTER.scala 114:15]
            io.vdata2[15] <= _WIRE_9[15] @[VECTOR_REGISTER.scala 114:15]
            skip @[VECTOR_REGISTER.scala 92:40]
    
