
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Practica8.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b Practica8.vhd -u Practica8.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Wed May 09 21:24:47 2018

Library 'work' => directory 'lc22v10'
Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Program Files\Cypress\Warp\lib\ieee\work'
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Wed May 09 21:24:47 2018

Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Wed May 09 21:24:47 2018

Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 14 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (21:24:48)

Input File(s): Practica8.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : Practica8.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (21:24:48)

Messages:
  Information: Optimizing logic using best output polarity for signals:
         output(0) output(1) output(2) output(3)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (21:24:48)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (21:24:48)
</CYPRESSTAG>

    /output(0) =
          input(0) * /input(1) * /input(3) * /input(5) * /input(7) * 
          /input(9) 
        + input(2) * /input(3) * /input(5) * /input(7) * /input(9) 
        + input(4) * /input(5) * /input(7) * /input(9) 
        + input(6) * /input(7) * /input(9) 
        + input(8) * /input(9) 

    output(1) =
          /input(0) * /input(1) * /input(4) * /input(5) * /input(8) * 
          /input(9) 
        + input(3) * /input(4) * /input(5) * /input(8) * /input(9) 
        + input(2) * /input(4) * /input(5) * /input(8) * /input(9) 
        + input(7) * /input(8) * /input(9) 
        + input(6) * /input(8) * /input(9) 

    output(2) =
          /input(0) * /input(1) * /input(2) * /input(3) * /input(8) * 
          /input(9) 
        + input(7) * /input(8) * /input(9) 
        + input(6) * /input(8) * /input(9) 
        + input(5) * /input(8) * /input(9) 
        + input(4) * /input(8) * /input(9) 

    output(3) =
          /input(0) * /input(1) * /input(2) * /input(3) * /input(4) * 
          /input(5) * /input(6) * /input(7) 
        + input(9) 
        + input(8) 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (21:24:48)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (21:24:48)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
       input(9) =| 1|                                  |24|* not used       
       input(8) =| 2|                                  |23|= output(1)      
       input(7) =| 3|                                  |22|= output(3)      
       input(6) =| 4|                                  |21|* not used       
       input(5) =| 5|                                  |20|* not used       
       input(4) =| 6|                                  |19|* not used       
       input(3) =| 7|                                  |18|* not used       
       input(2) =| 8|                                  |17|* not used       
       input(1) =| 9|                                  |16|* not used       
       input(0) =|10|                                  |15|= output(0)      
       not used *|11|                                  |14|= output(2)      
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (21:24:48)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    9  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    4  |   10  |
                 ______________________________________
                                          14  /   22   = 63  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  output(2)       |   5  |   8  |
                 | 15  |  output(0)       |   5  |  10  |
                 | 16  |  Unused          |   0  |  12  |
                 | 17  |  Unused          |   0  |  14  |
                 | 18  |  Unused          |   0  |  16  |
                 | 19  |  Unused          |   0  |  16  |
                 | 20  |  Unused          |   0  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  output(3)       |   3  |  10  |
                 | 23  |  output(1)       |   5  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             18  / 121   = 14  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (21:24:48)

Messages:
  Information: Output file 'Practica8.pin' created.
  Information: Output file 'Practica8.jed' created.

  Usercode:    
  Checksum:    74B2



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 21:24:48
