$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module TOP $end
  $scope module full_adder_tb $end
   $var wire 1 # x $end
   $var wire 1 $ y $end
   $var wire 1 % cin $end
   $var wire 1 & sum $end
   $var wire 1 ' cout $end
   $scope module full_adder_inst $end
    $var wire 1 # x $end
    $var wire 1 $ y $end
    $var wire 1 % c_in $end
    $var wire 1 & sum $end
    $var wire 1 ' carry $end
    $var wire 1 ( sum_a $end
    $var wire 1 ) c_a $end
    $var wire 1 & sum_b $end
    $var wire 1 * c_b $end
    $scope module ha1 $end
     $var wire 1 # x $end
     $var wire 1 $ y $end
     $var wire 1 ( sum $end
     $var wire 1 ) carry $end
    $upscope $end
    $scope module ha2 $end
     $var wire 1 ( x $end
     $var wire 1 % y $end
     $var wire 1 & sum $end
     $var wire 1 * carry $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
0*
#1
#2
#3
#4
#5
#6
#7
#8
#9
#10
1%
1&
#11
#12
#13
#14
#15
#16
#17
#18
#19
#20
1$
0%
1(
#21
#22
#23
#24
#25
#26
#27
#28
#29
#30
1%
0&
1'
1*
#31
#32
#33
#34
#35
#36
#37
#38
#39
#40
1#
0$
0%
1&
0'
0*
#41
#42
#43
#44
#45
#46
#47
#48
#49
#50
1%
0&
1'
1*
#51
#52
#53
#54
#55
#56
#57
#58
#59
#60
1$
0%
0(
1)
0*
#61
#62
#63
#64
#65
#66
#67
#68
#69
#70
1%
1&
#71
#72
#73
#74
#75
#76
#77
#78
#79
#80
#81
#82
#83
#84
#85
#86
#87
#88
#89
#90
