{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Web Edition " "Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 07:58:27 2005 " "Info: Processing started: Tue May 17 07:58:27 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off uart -c uart " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off uart -c uart" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EPM1270T144C5ES " "Warning: Timing characteristics of device EPM1270T144C5ES are preliminary" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 136 32 200 152 "clk" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[2\] " "Info: Assuming node \"sel\[2\]\" is an undefined clock" {  } { { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 168 32 200 184 "sel\[2..0\]" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "sel\[2\]" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[1\] " "Info: Assuming node \"sel\[1\]\" is an undefined clock" {  } { { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 168 32 200 184 "sel\[2..0\]" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[0\] " "Info: Assuming node \"sel\[0\]\" is an undefined clock" {  } { { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 168 32 200 184 "sel\[2..0\]" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "uart:inst\|br_gen:u1\|bclkx8~22 " "Info: Detected gated clock \"uart:inst\|br_gen:u1\|bclkx8~22\" as buffer" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|bclkx8~22" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "uart:inst\|br_gen:u1\|bclkx8~21 " "Info: Detected gated clock \"uart:inst\|br_gen:u1\|bclkx8~21\" as buffer" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|bclkx8~21" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "uart:inst\|br_gen:u1\|bclkx8~24 " "Info: Detected gated clock \"uart:inst\|br_gen:u1\|bclkx8~24\" as buffer" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|bclkx8~24" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_rm6.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_rm6.tdf" 108 8 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[7\]" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "uart:inst\|br_gen:u1\|bclkx8~23 " "Info: Detected gated clock \"uart:inst\|br_gen:u1\|bclkx8~23\" as buffer" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|bclkx8~23" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_rm6.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_rm6.tdf" 108 8 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[0\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_rm6.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_rm6.tdf" 108 8 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[1\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_rm6.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_rm6.tdf" 108 8 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[2\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_rm6.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_rm6.tdf" 108 8 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[3\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_rm6.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_rm6.tdf" 108 8 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[4\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_rm6.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_rm6.tdf" 108 8 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[6\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "uart:inst\|br_gen:u1\|cnt2 " "Info: Detected ripple clock \"uart:inst\|br_gen:u1\|cnt2\" as buffer" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 32 -1 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|cnt2" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_rm6.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_rm6.tdf" 108 8 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[5\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst1\|lpm_counter:cnt_rtl_1\|cntr_b67:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"clk_div:inst1\|lpm_counter:cnt_rtl_1\|cntr_b67:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_b67.tdf" 236 8 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst1\|lpm_counter:cnt_rtl_1\|cntr_b67:auto_generated\|safe_q\[13\]" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "uart:inst\|br_gen:u1\|bclkx8~29 " "Info: Detected gated clock \"uart:inst\|br_gen:u1\|bclkx8~29\" as buffer" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "uart:inst\|br_gen:u1\|bclkx8~29" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register uart:inst\|br_gen:u1\|ctr3\[2\] register uart:inst\|uart_transmitter:u3\|bct\[2\] 42.98 MHz 23.265 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.98 MHz between source register \"uart:inst\|br_gen:u1\|ctr3\[2\]\" and destination register \"uart:inst\|uart_transmitter:u3\|bct\[2\]\" (period= 23.265 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.251 ns + Longest register register " "Info: + Longest register to register delay is 6.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart:inst\|br_gen:u1\|ctr3\[2\] 1 REG LC_X1_Y10_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.204 ns) 1.193 ns uart:inst\|uart_transmitter:u3\|inc~36 2 COMB LC_X1_Y10_N2 4 " "Info: 2: + IC(0.989 ns) + CELL(0.204 ns) = 1.193 ns; Loc. = LC_X1_Y10_N2; Fanout = 4; COMB Node = 'uart:inst\|uart_transmitter:u3\|inc~36'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.193 ns" { uart:inst|br_gen:u1|ctr3[2] uart:inst|uart_transmitter:u3|inc~36 } "NODE_NAME" } "" } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.708 ns) 2.647 ns uart:inst\|uart_transmitter:u3\|add~41COUT 3 COMB LC_X1_Y10_N5 2 " "Info: 3: + IC(0.746 ns) + CELL(0.708 ns) = 2.647 ns; Loc. = LC_X1_Y10_N5; Fanout = 2; COMB Node = 'uart:inst\|uart_transmitter:u3\|add~41COUT'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.454 ns" { uart:inst|uart_transmitter:u3|inc~36 uart:inst|uart_transmitter:u3|add~41COUT } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.126 ns) 2.773 ns uart:inst\|uart_transmitter:u3\|add~42COUT 4 COMB LC_X1_Y10_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.126 ns) = 2.773 ns; Loc. = LC_X1_Y10_N6; Fanout = 2; COMB Node = 'uart:inst\|uart_transmitter:u3\|add~42COUT'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "0.126 ns" { uart:inst|uart_transmitter:u3|add~41COUT uart:inst|uart_transmitter:u3|add~42COUT } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 3.605 ns uart:inst\|uart_transmitter:u3\|add~43 5 COMB LC_X1_Y10_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.832 ns) = 3.605 ns; Loc. = LC_X1_Y10_N7; Fanout = 1; COMB Node = 'uart:inst\|uart_transmitter:u3\|add~43'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "0.832 ns" { uart:inst|uart_transmitter:u3|add~42COUT uart:inst|uart_transmitter:u3|add~43 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.360 ns) + CELL(0.286 ns) 6.251 ns uart:inst\|uart_transmitter:u3\|bct\[2\] 6 REG LC_X2_Y10_N4 4 " "Info: 6: + IC(2.360 ns) + CELL(0.286 ns) = 6.251 ns; Loc. = LC_X2_Y10_N4; Fanout = 4; REG Node = 'uart:inst\|uart_transmitter:u3\|bct\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "2.646 ns" { uart:inst|uart_transmitter:u3|add~43 uart:inst|uart_transmitter:u3|bct[2] } "NODE_NAME" } "" } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.156 ns 34.49 % " "Info: Total cell delay = 2.156 ns ( 34.49 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.095 ns 65.51 % " "Info: Total interconnect delay = 4.095 ns ( 65.51 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "6.251 ns" { uart:inst|br_gen:u1|ctr3[2] uart:inst|uart_transmitter:u3|inc~36 uart:inst|uart_transmitter:u3|add~41COUT uart:inst|uart_transmitter:u3|add~42COUT uart:inst|uart_transmitter:u3|add~43 uart:inst|uart_transmitter:u3|bct[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "6.251 ns" { uart:inst|br_gen:u1|ctr3[2] uart:inst|uart_transmitter:u3|inc~36 uart:inst|uart_transmitter:u3|add~41COUT uart:inst|uart_transmitter:u3|add~42COUT uart:inst|uart_transmitter:u3|add~43 uart:inst|uart_transmitter:u3|bct[2] } { 0.000ns 0.989ns 0.746ns 0.000ns 0.000ns 2.360ns } { 0.000ns 0.204ns 0.708ns 0.126ns 0.832ns 0.286ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-16.450 ns - Smallest " "Info: - Smallest clock skew is -16.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.838 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { clk } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 136 32 200 152 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.937 ns) 3.838 ns uart:inst\|uart_transmitter:u3\|bct\[2\] 2 REG LC_X2_Y10_N4 4 " "Info: 2: + IC(1.738 ns) + CELL(0.937 ns) = 3.838 ns; Loc. = LC_X2_Y10_N4; Fanout = 4; REG Node = 'uart:inst\|uart_transmitter:u3\|bct\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "2.675 ns" { clk uart:inst|uart_transmitter:u3|bct[2] } "NODE_NAME" } "" } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns 54.72 % " "Info: Total cell delay = 2.100 ns ( 54.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns 45.28 % " "Info: Total interconnect delay = 1.738 ns ( 45.28 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.838 ns" { clk uart:inst|uart_transmitter:u3|bct[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout uart:inst|uart_transmitter:u3|bct[2] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.288 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 20.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { clk } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 136 32 200 152 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.321 ns) 4.222 ns uart:inst\|br_gen:u1\|cnt2 2 REG LC_X6_Y7_N4 9 " "Info: 2: + IC(1.738 ns) + CELL(1.321 ns) = 4.222 ns; Loc. = LC_X6_Y7_N4; Fanout = 9; REG Node = 'uart:inst\|br_gen:u1\|cnt2'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.059 ns" { clk uart:inst|br_gen:u1|cnt2 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 32 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.321 ns) 10.143 ns uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[1\] 3 REG LC_X3_Y7_N1 4 " "Info: 3: + IC(4.600 ns) + CELL(1.321 ns) = 10.143 ns; Loc. = LC_X3_Y7_N1; Fanout = 4; REG Node = 'uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.921 ns" { uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] } "NODE_NAME" } "" } } { "db/cntr_rm6.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_rm6.tdf" 108 8 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.521 ns) 12.592 ns uart:inst\|br_gen:u1\|bclkx8~21 4 COMB LC_X1_Y7_N6 1 " "Info: 4: + IC(1.928 ns) + CELL(0.521 ns) = 12.592 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~21'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "2.449 ns" { uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.204 ns) 13.108 ns uart:inst\|br_gen:u1\|bclkx8~22 5 COMB LC_X1_Y7_N7 2 " "Info: 5: + IC(0.312 ns) + CELL(0.204 ns) = 13.108 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~22'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "0.516 ns" { uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.521 ns) 14.438 ns uart:inst\|br_gen:u1\|bclkx8~29 6 COMB LC_X1_Y7_N9 4 " "Info: 6: + IC(0.809 ns) + CELL(0.521 ns) = 14.438 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~29'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.330 ns" { uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.913 ns) + CELL(0.937 ns) 20.288 ns uart:inst\|br_gen:u1\|ctr3\[2\] 7 REG LC_X1_Y10_N3 6 " "Info: 7: + IC(4.913 ns) + CELL(0.937 ns) = 20.288 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.850 ns" { uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.988 ns 29.51 % " "Info: Total cell delay = 5.988 ns ( 29.51 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.300 ns 70.49 % " "Info: Total interconnect delay = 14.300 ns ( 70.49 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "20.288 ns" { clk uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "20.288 ns" { clk clk~combout uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 1.738ns 4.600ns 1.928ns 0.312ns 0.809ns 4.913ns } { 0.000ns 1.163ns 1.321ns 1.321ns 0.521ns 0.204ns 0.521ns 0.937ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.838 ns" { clk uart:inst|uart_transmitter:u3|bct[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout uart:inst|uart_transmitter:u3|bct[2] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "20.288 ns" { clk uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "20.288 ns" { clk clk~combout uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 1.738ns 4.600ns 1.928ns 0.312ns 0.809ns 4.913ns } { 0.000ns 1.163ns 1.321ns 1.321ns 0.521ns 0.204ns 0.521ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.384 ns + " "Info: + Micro clock to output delay of source is 0.384 ns" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.180 ns + " "Info: + Micro setup delay of destination is 0.180 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 68 -1 0 } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "6.251 ns" { uart:inst|br_gen:u1|ctr3[2] uart:inst|uart_transmitter:u3|inc~36 uart:inst|uart_transmitter:u3|add~41COUT uart:inst|uart_transmitter:u3|add~42COUT uart:inst|uart_transmitter:u3|add~43 uart:inst|uart_transmitter:u3|bct[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "6.251 ns" { uart:inst|br_gen:u1|ctr3[2] uart:inst|uart_transmitter:u3|inc~36 uart:inst|uart_transmitter:u3|add~41COUT uart:inst|uart_transmitter:u3|add~42COUT uart:inst|uart_transmitter:u3|add~43 uart:inst|uart_transmitter:u3|bct[2] } { 0.000ns 0.989ns 0.746ns 0.000ns 0.000ns 2.360ns } { 0.000ns 0.204ns 0.708ns 0.126ns 0.832ns 0.286ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.838 ns" { clk uart:inst|uart_transmitter:u3|bct[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout uart:inst|uart_transmitter:u3|bct[2] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "20.288 ns" { clk uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "20.288 ns" { clk clk~combout uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 1.738ns 4.600ns 1.928ns 0.312ns 0.809ns 4.913ns } { 0.000ns 1.163ns 1.321ns 1.321ns 0.521ns 0.204ns 0.521ns 0.937ns } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[2\] register uart:inst\|br_gen:u1\|ctr3\[1\] register uart:inst\|br_gen:u1\|ctr3\[2\] 197.47 MHz 5.064 ns Internal " "Info: Clock \"sel\[2\]\" has Internal fmax of 197.47 MHz between source register \"uart:inst\|br_gen:u1\|ctr3\[1\]\" and destination register \"uart:inst\|br_gen:u1\|ctr3\[2\]\" (period= 5.064 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns + Longest register register " "Info: + Longest register to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart:inst\|br_gen:u1\|ctr3\[1\] 1 REG LC_X1_Y8_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.521 ns) 1.518 ns uart:inst\|br_gen:u1\|add~90 2 COMB LC_X1_Y8_N8 1 " "Info: 2: + IC(0.997 ns) + CELL(0.521 ns) = 1.518 ns; Loc. = LC_X1_Y8_N8; Fanout = 1; COMB Node = 'uart:inst\|br_gen:u1\|add~90'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.518 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(1.268 ns) 4.500 ns uart:inst\|br_gen:u1\|ctr3\[2\] 3 REG LC_X1_Y10_N3 6 " "Info: 3: + IC(1.714 ns) + CELL(1.268 ns) = 4.500 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "2.982 ns" { uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns 39.76 % " "Info: Total cell delay = 1.789 ns ( 39.76 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.711 ns 60.24 % " "Info: Total interconnect delay = 2.711 ns ( 60.24 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.997ns 1.714ns } { 0.000ns 0.521ns 1.268ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] destination 11.491 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[2\]\" to destination register is 11.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sel\[2\] 1 CLK PIN_22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_22; Fanout = 2; CLK Node = 'sel\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { sel[2] } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 168 32 200 184 "sel\[2..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.932 ns) 5.641 ns uart:inst\|br_gen:u1\|bclkx8~29 2 COMB LC_X1_Y7_N9 4 " "Info: 2: + IC(3.577 ns) + CELL(0.932 ns) = 5.641 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~29'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.509 ns" { sel[2] uart:inst|br_gen:u1|bclkx8~29 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.913 ns) + CELL(0.937 ns) 11.491 ns uart:inst\|br_gen:u1\|ctr3\[2\] 3 REG LC_X1_Y10_N3 6 " "Info: 3: + IC(4.913 ns) + CELL(0.937 ns) = 11.491 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.850 ns" { uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.001 ns 26.12 % " "Info: Total cell delay = 3.001 ns ( 26.12 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.490 ns 73.88 % " "Info: Total interconnect delay = 8.490 ns ( 73.88 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "11.491 ns" { sel[2] uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "11.491 ns" { sel[2] sel[2]~combout uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 3.577ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] source 11.491 ns - Longest register " "Info: - Longest clock path from clock \"sel\[2\]\" to source register is 11.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sel\[2\] 1 CLK PIN_22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_22; Fanout = 2; CLK Node = 'sel\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { sel[2] } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 168 32 200 184 "sel\[2..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.932 ns) 5.641 ns uart:inst\|br_gen:u1\|bclkx8~29 2 COMB LC_X1_Y7_N9 4 " "Info: 2: + IC(3.577 ns) + CELL(0.932 ns) = 5.641 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~29'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.509 ns" { sel[2] uart:inst|br_gen:u1|bclkx8~29 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.913 ns) + CELL(0.937 ns) 11.491 ns uart:inst\|br_gen:u1\|ctr3\[1\] 3 REG LC_X1_Y8_N5 2 " "Info: 3: + IC(4.913 ns) + CELL(0.937 ns) = 11.491 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.850 ns" { uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.001 ns 26.12 % " "Info: Total cell delay = 3.001 ns ( 26.12 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.490 ns 73.88 % " "Info: Total interconnect delay = 8.490 ns ( 73.88 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "11.491 ns" { sel[2] uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "11.491 ns" { sel[2] sel[2]~combout uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } { 0.000ns 0.000ns 3.577ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.937ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "11.491 ns" { sel[2] uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "11.491 ns" { sel[2] sel[2]~combout uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 3.577ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "11.491 ns" { sel[2] uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "11.491 ns" { sel[2] sel[2]~combout uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } { 0.000ns 0.000ns 3.577ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.384 ns + " "Info: + Micro clock to output delay of source is 0.384 ns" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.180 ns + " "Info: + Micro setup delay of destination is 0.180 ns" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.997ns 1.714ns } { 0.000ns 0.521ns 1.268ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "11.491 ns" { sel[2] uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "11.491 ns" { sel[2] sel[2]~combout uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 3.577ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "11.491 ns" { sel[2] uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "11.491 ns" { sel[2] sel[2]~combout uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } { 0.000ns 0.000ns 3.577ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.937ns } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[1\] register uart:inst\|br_gen:u1\|ctr3\[1\] register uart:inst\|br_gen:u1\|ctr3\[2\] 180.05 MHz 5.554 ns Internal " "Info: Clock \"sel\[1\]\" has Internal fmax of 180.05 MHz between source register \"uart:inst\|br_gen:u1\|ctr3\[1\]\" and destination register \"uart:inst\|br_gen:u1\|ctr3\[2\]\" (period= 5.554 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns + Longest register register " "Info: + Longest register to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart:inst\|br_gen:u1\|ctr3\[1\] 1 REG LC_X1_Y8_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.521 ns) 1.518 ns uart:inst\|br_gen:u1\|add~90 2 COMB LC_X1_Y8_N8 1 " "Info: 2: + IC(0.997 ns) + CELL(0.521 ns) = 1.518 ns; Loc. = LC_X1_Y8_N8; Fanout = 1; COMB Node = 'uart:inst\|br_gen:u1\|add~90'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.518 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(1.268 ns) 4.500 ns uart:inst\|br_gen:u1\|ctr3\[2\] 3 REG LC_X1_Y10_N3 6 " "Info: 3: + IC(1.714 ns) + CELL(1.268 ns) = 4.500 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "2.982 ns" { uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns 39.76 % " "Info: Total cell delay = 1.789 ns ( 39.76 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.711 ns 60.24 % " "Info: Total interconnect delay = 2.711 ns ( 60.24 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.997ns 1.714ns } { 0.000ns 0.521ns 1.268ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.490 ns - Smallest " "Info: - Smallest clock skew is -0.490 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] destination 12.402 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[1\]\" to destination register is 12.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sel\[1\] 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'sel\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { sel[1] } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 168 32 200 184 "sel\[2..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.194 ns) + CELL(0.755 ns) 5.081 ns uart:inst\|br_gen:u1\|bclkx8~23 2 COMB LC_X1_Y7_N1 1 " "Info: 2: + IC(3.194 ns) + CELL(0.755 ns) = 5.081 ns; Loc. = LC_X1_Y7_N1; Fanout = 1; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~23'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.949 ns" { sel[1] uart:inst|br_gen:u1|bclkx8~23 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.204 ns) 5.597 ns uart:inst\|br_gen:u1\|bclkx8~24 3 COMB LC_X1_Y7_N2 2 " "Info: 3: + IC(0.312 ns) + CELL(0.204 ns) = 5.597 ns; Loc. = LC_X1_Y7_N2; Fanout = 2; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~24'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "0.516 ns" { uart:inst|br_gen:u1|bclkx8~23 uart:inst|br_gen:u1|bclkx8~24 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.204 ns) 6.552 ns uart:inst\|br_gen:u1\|bclkx8~29 4 COMB LC_X1_Y7_N9 4 " "Info: 4: + IC(0.751 ns) + CELL(0.204 ns) = 6.552 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~29'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "0.955 ns" { uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.913 ns) + CELL(0.937 ns) 12.402 ns uart:inst\|br_gen:u1\|ctr3\[2\] 5 REG LC_X1_Y10_N3 6 " "Info: 5: + IC(4.913 ns) + CELL(0.937 ns) = 12.402 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.850 ns" { uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.232 ns 26.06 % " "Info: Total cell delay = 3.232 ns ( 26.06 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.170 ns 73.94 % " "Info: Total interconnect delay = 9.170 ns ( 73.94 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.402 ns" { sel[1] uart:inst|br_gen:u1|bclkx8~23 uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.402 ns" { sel[1] sel[1]~combout uart:inst|br_gen:u1|bclkx8~23 uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 3.194ns 0.312ns 0.751ns 4.913ns } { 0.000ns 1.132ns 0.755ns 0.204ns 0.204ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] source 12.892 ns - Longest register " "Info: - Longest clock path from clock \"sel\[1\]\" to source register is 12.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sel\[1\] 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'sel\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { sel[1] } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 168 32 200 184 "sel\[2..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.648 ns) + CELL(0.932 ns) 5.712 ns uart:inst\|br_gen:u1\|bclkx8~22 2 COMB LC_X1_Y7_N7 2 " "Info: 2: + IC(3.648 ns) + CELL(0.932 ns) = 5.712 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~22'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.580 ns" { sel[1] uart:inst|br_gen:u1|bclkx8~22 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.521 ns) 7.042 ns uart:inst\|br_gen:u1\|bclkx8~29 3 COMB LC_X1_Y7_N9 4 " "Info: 3: + IC(0.809 ns) + CELL(0.521 ns) = 7.042 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~29'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.330 ns" { uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.913 ns) + CELL(0.937 ns) 12.892 ns uart:inst\|br_gen:u1\|ctr3\[1\] 4 REG LC_X1_Y8_N5 2 " "Info: 4: + IC(4.913 ns) + CELL(0.937 ns) = 12.892 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.850 ns" { uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.522 ns 27.32 % " "Info: Total cell delay = 3.522 ns ( 27.32 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.370 ns 72.68 % " "Info: Total interconnect delay = 9.370 ns ( 72.68 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.892 ns" { sel[1] uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.892 ns" { sel[1] sel[1]~combout uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } { 0.000ns 0.000ns 3.648ns 0.809ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.521ns 0.937ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.402 ns" { sel[1] uart:inst|br_gen:u1|bclkx8~23 uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.402 ns" { sel[1] sel[1]~combout uart:inst|br_gen:u1|bclkx8~23 uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 3.194ns 0.312ns 0.751ns 4.913ns } { 0.000ns 1.132ns 0.755ns 0.204ns 0.204ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.892 ns" { sel[1] uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.892 ns" { sel[1] sel[1]~combout uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } { 0.000ns 0.000ns 3.648ns 0.809ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.521ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.384 ns + " "Info: + Micro clock to output delay of source is 0.384 ns" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.180 ns + " "Info: + Micro setup delay of destination is 0.180 ns" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.997ns 1.714ns } { 0.000ns 0.521ns 1.268ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.402 ns" { sel[1] uart:inst|br_gen:u1|bclkx8~23 uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.402 ns" { sel[1] sel[1]~combout uart:inst|br_gen:u1|bclkx8~23 uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 3.194ns 0.312ns 0.751ns 4.913ns } { 0.000ns 1.132ns 0.755ns 0.204ns 0.204ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.892 ns" { sel[1] uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.892 ns" { sel[1] sel[1]~combout uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } { 0.000ns 0.000ns 3.648ns 0.809ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.521ns 0.937ns } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[0\] register uart:inst\|br_gen:u1\|ctr3\[1\] register uart:inst\|br_gen:u1\|ctr3\[2\] 179.82 MHz 5.561 ns Internal " "Info: Clock \"sel\[0\]\" has Internal fmax of 179.82 MHz between source register \"uart:inst\|br_gen:u1\|ctr3\[1\]\" and destination register \"uart:inst\|br_gen:u1\|ctr3\[2\]\" (period= 5.561 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns + Longest register register " "Info: + Longest register to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart:inst\|br_gen:u1\|ctr3\[1\] 1 REG LC_X1_Y8_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.521 ns) 1.518 ns uart:inst\|br_gen:u1\|add~90 2 COMB LC_X1_Y8_N8 1 " "Info: 2: + IC(0.997 ns) + CELL(0.521 ns) = 1.518 ns; Loc. = LC_X1_Y8_N8; Fanout = 1; COMB Node = 'uart:inst\|br_gen:u1\|add~90'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.518 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(1.268 ns) 4.500 ns uart:inst\|br_gen:u1\|ctr3\[2\] 3 REG LC_X1_Y10_N3 6 " "Info: 3: + IC(1.714 ns) + CELL(1.268 ns) = 4.500 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "2.982 ns" { uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns 39.76 % " "Info: Total cell delay = 1.789 ns ( 39.76 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.711 ns 60.24 % " "Info: Total interconnect delay = 2.711 ns ( 60.24 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.997ns 1.714ns } { 0.000ns 0.521ns 1.268ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.497 ns - Smallest " "Info: - Smallest clock skew is -0.497 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] destination 12.323 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[0\]\" to destination register is 12.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sel\[0\] 1 CLK PIN_16 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_16; Fanout = 3; CLK Node = 'sel\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { sel[0] } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 168 32 200 184 "sel\[2..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.454 ns) + CELL(0.932 ns) 5.518 ns uart:inst\|br_gen:u1\|bclkx8~24 2 COMB LC_X1_Y7_N2 2 " "Info: 2: + IC(3.454 ns) + CELL(0.932 ns) = 5.518 ns; Loc. = LC_X1_Y7_N2; Fanout = 2; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~24'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.386 ns" { sel[0] uart:inst|br_gen:u1|bclkx8~24 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.204 ns) 6.473 ns uart:inst\|br_gen:u1\|bclkx8~29 3 COMB LC_X1_Y7_N9 4 " "Info: 3: + IC(0.751 ns) + CELL(0.204 ns) = 6.473 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~29'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "0.955 ns" { uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.913 ns) + CELL(0.937 ns) 12.323 ns uart:inst\|br_gen:u1\|ctr3\[2\] 4 REG LC_X1_Y10_N3 6 " "Info: 4: + IC(4.913 ns) + CELL(0.937 ns) = 12.323 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.850 ns" { uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.205 ns 26.01 % " "Info: Total cell delay = 3.205 ns ( 26.01 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.118 ns 73.99 % " "Info: Total interconnect delay = 9.118 ns ( 73.99 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.323 ns" { sel[0] uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.323 ns" { sel[0] sel[0]~combout uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 3.454ns 0.751ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.204ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 12.820 ns - Longest register " "Info: - Longest clock path from clock \"sel\[0\]\" to source register is 12.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sel\[0\] 1 CLK PIN_16 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_16; Fanout = 3; CLK Node = 'sel\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { sel[0] } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 168 32 200 184 "sel\[2..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.060 ns) + CELL(0.932 ns) 5.124 ns uart:inst\|br_gen:u1\|bclkx8~21 2 COMB LC_X1_Y7_N6 1 " "Info: 2: + IC(3.060 ns) + CELL(0.932 ns) = 5.124 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~21'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.992 ns" { sel[0] uart:inst|br_gen:u1|bclkx8~21 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.204 ns) 5.640 ns uart:inst\|br_gen:u1\|bclkx8~22 3 COMB LC_X1_Y7_N7 2 " "Info: 3: + IC(0.312 ns) + CELL(0.204 ns) = 5.640 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~22'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "0.516 ns" { uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.521 ns) 6.970 ns uart:inst\|br_gen:u1\|bclkx8~29 4 COMB LC_X1_Y7_N9 4 " "Info: 4: + IC(0.809 ns) + CELL(0.521 ns) = 6.970 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~29'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.330 ns" { uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.913 ns) + CELL(0.937 ns) 12.820 ns uart:inst\|br_gen:u1\|ctr3\[1\] 5 REG LC_X1_Y8_N5 2 " "Info: 5: + IC(4.913 ns) + CELL(0.937 ns) = 12.820 ns; Loc. = LC_X1_Y8_N5; Fanout = 2; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.850 ns" { uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.726 ns 29.06 % " "Info: Total cell delay = 3.726 ns ( 29.06 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.094 ns 70.94 % " "Info: Total interconnect delay = 9.094 ns ( 70.94 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.820 ns" { sel[0] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.820 ns" { sel[0] sel[0]~combout uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } { 0.000ns 0.000ns 3.060ns 0.312ns 0.809ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.204ns 0.521ns 0.937ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.323 ns" { sel[0] uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.323 ns" { sel[0] sel[0]~combout uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 3.454ns 0.751ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.204ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.820 ns" { sel[0] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.820 ns" { sel[0] sel[0]~combout uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } { 0.000ns 0.000ns 3.060ns 0.312ns 0.809ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.204ns 0.521ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.384 ns + " "Info: + Micro clock to output delay of source is 0.384 ns" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.180 ns + " "Info: + Micro setup delay of destination is 0.180 ns" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.500 ns" { uart:inst|br_gen:u1|ctr3[1] uart:inst|br_gen:u1|add~90 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.997ns 1.714ns } { 0.000ns 0.521ns 1.268ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.323 ns" { sel[0] uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.323 ns" { sel[0] sel[0]~combout uart:inst|br_gen:u1|bclkx8~24 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 3.454ns 0.751ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.204ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "12.820 ns" { sel[0] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "12.820 ns" { sel[0] sel[0]~combout uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[1] } { 0.000ns 0.000ns 3.060ns 0.312ns 0.809ns 4.913ns } { 0.000ns 1.132ns 0.932ns 0.204ns 0.521ns 0.937ns } } }  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 12 " "Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "scan:inst6\|min_ten\[0\] scan:inst6\|bin\[0\] clk 3.641 ns " "Info: Found hold time violation between source  pin or register \"scan:inst6\|min_ten\[0\]\" and destination pin or register \"scan:inst6\|bin\[0\]\" for clock \"clk\" (Hold time is 3.641 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.338 ns + Largest " "Info: + Largest clock skew is 5.338 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.176 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { clk } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 136 32 200 152 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.321 ns) 4.222 ns clk_div:inst1\|lpm_counter:cnt_rtl_1\|cntr_b67:auto_generated\|safe_q\[13\] 2 REG LC_X10_Y6_N6 14 " "Info: 2: + IC(1.738 ns) + CELL(1.321 ns) = 4.222 ns; Loc. = LC_X10_Y6_N6; Fanout = 14; REG Node = 'clk_div:inst1\|lpm_counter:cnt_rtl_1\|cntr_b67:auto_generated\|safe_q\[13\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.059 ns" { clk clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] } "NODE_NAME" } "" } } { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_b67.tdf" 236 8 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.017 ns) + CELL(0.937 ns) 9.176 ns scan:inst6\|bin\[0\] 3 REG LC_X3_Y5_N8 7 " "Info: 3: + IC(4.017 ns) + CELL(0.937 ns) = 9.176 ns; Loc. = LC_X3_Y5_N8; Fanout = 7; REG Node = 'scan:inst6\|bin\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.954 ns" { clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } "NODE_NAME" } "" } } { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.421 ns 37.28 % " "Info: Total cell delay = 3.421 ns ( 37.28 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.755 ns 62.72 % " "Info: Total interconnect delay = 5.755 ns ( 62.72 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "9.176 ns" { clk clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.176 ns" { clk clk~combout clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } { 0.0ns 0.0ns 1.738ns 4.017ns } { 0.0ns 1.163ns 1.321ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.838 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { clk } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 136 32 200 152 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.937 ns) 3.838 ns scan:inst6\|min_ten\[0\] 2 REG LC_X3_Y5_N9 1 " "Info: 2: + IC(1.738 ns) + CELL(0.937 ns) = 3.838 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'scan:inst6\|min_ten\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "2.675 ns" { clk scan:inst6|min_ten[0] } "NODE_NAME" } "" } } { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns 54.72 % " "Info: Total cell delay = 2.100 ns ( 54.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns 45.28 % " "Info: Total interconnect delay = 1.738 ns ( 45.28 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.838 ns" { clk scan:inst6|min_ten[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout scan:inst6|min_ten[0] } { 0.0ns 0.0ns 1.738ns } { 0.0ns 1.163ns 0.937ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "9.176 ns" { clk clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.176 ns" { clk clk~combout clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } { 0.0ns 0.0ns 1.738ns 4.017ns } { 0.0ns 1.163ns 1.321ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.838 ns" { clk scan:inst6|min_ten[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout scan:inst6|min_ten[0] } { 0.0ns 0.0ns 1.738ns } { 0.0ns 1.163ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.384 ns - " "Info: - Micro clock to output delay of source is 0.384 ns" {  } { { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.538 ns - Shortest register register " "Info: - Shortest register to register delay is 1.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan:inst6\|min_ten\[0\] 1 REG LC_X3_Y5_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y5_N9; Fanout = 1; REG Node = 'scan:inst6\|min_ten\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { scan:inst6|min_ten[0] } "NODE_NAME" } "" } } { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.603 ns) 1.538 ns scan:inst6\|bin\[0\] 2 REG LC_X3_Y5_N8 7 " "Info: 2: + IC(0.935 ns) + CELL(0.603 ns) = 1.538 ns; Loc. = LC_X3_Y5_N8; Fanout = 7; REG Node = 'scan:inst6\|bin\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.538 ns" { scan:inst6|min_ten[0] scan:inst6|bin[0] } "NODE_NAME" } "" } } { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.603 ns 39.21 % " "Info: Total cell delay = 0.603 ns ( 39.21 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.935 ns 60.79 % " "Info: Total interconnect delay = 0.935 ns ( 60.79 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.538 ns" { scan:inst6|min_ten[0] scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "1.538 ns" { scan:inst6|min_ten[0] scan:inst6|bin[0] } { 0.0ns 0.935ns } { 0.0ns 0.603ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.225 ns + " "Info: + Micro hold delay of destination is 0.225 ns" {  } { { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 44 -1 0 } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "9.176 ns" { clk clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.176 ns" { clk clk~combout clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } { 0.0ns 0.0ns 1.738ns 4.017ns } { 0.0ns 1.163ns 1.321ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.838 ns" { clk scan:inst6|min_ten[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout scan:inst6|min_ten[0] } { 0.0ns 0.0ns 1.738ns } { 0.0ns 1.163ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.538 ns" { scan:inst6|min_ten[0] scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "1.538 ns" { scan:inst6|min_ten[0] scan:inst6|bin[0] } { 0.0ns 0.935ns } { 0.0ns 0.603ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "uart:inst\|uart_receiver:u2\|ct2\[2\] sel\[1\] clk 10.094 ns register " "Info: tsu for register \"uart:inst\|uart_receiver:u2\|ct2\[2\]\" (data pin = \"sel\[1\]\", clock pin = \"clk\") is 10.094 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.752 ns + Longest pin register " "Info: + Longest pin to register delay is 13.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sel\[1\] 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'sel\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { sel[1] } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 168 32 200 184 "sel\[2..0\]" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.648 ns) + CELL(0.932 ns) 5.712 ns uart:inst\|br_gen:u1\|bclkx8~22 2 COMB LC_X1_Y7_N7 2 " "Info: 2: + IC(3.648 ns) + CELL(0.932 ns) = 5.712 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~22'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.580 ns" { sel[1] uart:inst|br_gen:u1|bclkx8~22 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.755 ns) 7.234 ns uart:inst\|uart_receiver:u2\|bclkx8_rising 3 COMB LC_X1_Y7_N3 5 " "Info: 3: + IC(0.767 ns) + CELL(0.755 ns) = 7.234 ns; Loc. = LC_X1_Y7_N3; Fanout = 5; COMB Node = 'uart:inst\|uart_receiver:u2\|bclkx8_rising'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.522 ns" { uart:inst|br_gen:u1|bclkx8~22 uart:inst|uart_receiver:u2|bclkx8_rising } "NODE_NAME" } "" } } { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.204 ns) 7.750 ns uart:inst\|uart_receiver:u2\|ok_en~52 4 COMB LC_X1_Y7_N4 8 " "Info: 4: + IC(0.312 ns) + CELL(0.204 ns) = 7.750 ns; Loc. = LC_X1_Y7_N4; Fanout = 8; COMB Node = 'uart:inst\|uart_receiver:u2\|ok_en~52'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "0.516 ns" { uart:inst|uart_receiver:u2|bclkx8_rising uart:inst|uart_receiver:u2|ok_en~52 } "NODE_NAME" } "" } } { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 26 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.204 ns) 9.186 ns uart:inst\|uart_receiver:u2\|inc2~4 5 COMB LC_X2_Y7_N0 3 " "Info: 5: + IC(1.232 ns) + CELL(0.204 ns) = 9.186 ns; Loc. = LC_X2_Y7_N0; Fanout = 3; COMB Node = 'uart:inst\|uart_receiver:u2\|inc2~4'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.436 ns" { uart:inst|uart_receiver:u2|ok_en~52 uart:inst|uart_receiver:u2|inc2~4 } "NODE_NAME" } "" } } { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.708 ns) 10.644 ns uart:inst\|uart_receiver:u2\|add~87COUT 6 COMB LC_X2_Y7_N6 2 " "Info: 6: + IC(0.750 ns) + CELL(0.708 ns) = 10.644 ns; Loc. = LC_X2_Y7_N6; Fanout = 2; COMB Node = 'uart:inst\|uart_receiver:u2\|add~87COUT'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.458 ns" { uart:inst|uart_receiver:u2|inc2~4 uart:inst|uart_receiver:u2|add~87COUT } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.126 ns) 10.770 ns uart:inst\|uart_receiver:u2\|add~88COUT 7 COMB LC_X2_Y7_N7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.126 ns) = 10.770 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; COMB Node = 'uart:inst\|uart_receiver:u2\|add~88COUT'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "0.126 ns" { uart:inst|uart_receiver:u2|add~87COUT uart:inst|uart_receiver:u2|add~88COUT } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 11.602 ns uart:inst\|uart_receiver:u2\|add~89 8 COMB LC_X2_Y7_N8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.832 ns) = 11.602 ns; Loc. = LC_X2_Y7_N8; Fanout = 1; COMB Node = 'uart:inst\|uart_receiver:u2\|add~89'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "0.832 ns" { uart:inst|uart_receiver:u2|add~88COUT uart:inst|uart_receiver:u2|add~89 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.286 ns) 13.752 ns uart:inst\|uart_receiver:u2\|ct2\[2\] 9 REG LC_X2_Y7_N5 4 " "Info: 9: + IC(1.864 ns) + CELL(0.286 ns) = 13.752 ns; Loc. = LC_X2_Y7_N5; Fanout = 4; REG Node = 'uart:inst\|uart_receiver:u2\|ct2\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "2.150 ns" { uart:inst|uart_receiver:u2|add~89 uart:inst|uart_receiver:u2|ct2[2] } "NODE_NAME" } "" } } { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 81 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.179 ns 37.66 % " "Info: Total cell delay = 5.179 ns ( 37.66 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.573 ns 62.34 % " "Info: Total interconnect delay = 8.573 ns ( 62.34 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "13.752 ns" { sel[1] uart:inst|br_gen:u1|bclkx8~22 uart:inst|uart_receiver:u2|bclkx8_rising uart:inst|uart_receiver:u2|ok_en~52 uart:inst|uart_receiver:u2|inc2~4 uart:inst|uart_receiver:u2|add~87COUT uart:inst|uart_receiver:u2|add~88COUT uart:inst|uart_receiver:u2|add~89 uart:inst|uart_receiver:u2|ct2[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "13.752 ns" { sel[1] sel[1]~combout uart:inst|br_gen:u1|bclkx8~22 uart:inst|uart_receiver:u2|bclkx8_rising uart:inst|uart_receiver:u2|ok_en~52 uart:inst|uart_receiver:u2|inc2~4 uart:inst|uart_receiver:u2|add~87COUT uart:inst|uart_receiver:u2|add~88COUT uart:inst|uart_receiver:u2|add~89 uart:inst|uart_receiver:u2|ct2[2] } { 0.000ns 0.000ns 3.648ns 0.767ns 0.312ns 1.232ns 0.750ns 0.000ns 0.000ns 1.864ns } { 0.000ns 1.132ns 0.932ns 0.755ns 0.204ns 0.204ns 0.708ns 0.126ns 0.832ns 0.286ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.180 ns + " "Info: + Micro setup delay of destination is 0.180 ns" {  } { { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 81 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.838 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { clk } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 136 32 200 152 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.937 ns) 3.838 ns uart:inst\|uart_receiver:u2\|ct2\[2\] 2 REG LC_X2_Y7_N5 4 " "Info: 2: + IC(1.738 ns) + CELL(0.937 ns) = 3.838 ns; Loc. = LC_X2_Y7_N5; Fanout = 4; REG Node = 'uart:inst\|uart_receiver:u2\|ct2\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "2.675 ns" { clk uart:inst|uart_receiver:u2|ct2[2] } "NODE_NAME" } "" } } { "uart_receiver.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_receiver.vhd" 81 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns 54.72 % " "Info: Total cell delay = 2.100 ns ( 54.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns 45.28 % " "Info: Total interconnect delay = 1.738 ns ( 45.28 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.838 ns" { clk uart:inst|uart_receiver:u2|ct2[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout uart:inst|uart_receiver:u2|ct2[2] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "13.752 ns" { sel[1] uart:inst|br_gen:u1|bclkx8~22 uart:inst|uart_receiver:u2|bclkx8_rising uart:inst|uart_receiver:u2|ok_en~52 uart:inst|uart_receiver:u2|inc2~4 uart:inst|uart_receiver:u2|add~87COUT uart:inst|uart_receiver:u2|add~88COUT uart:inst|uart_receiver:u2|add~89 uart:inst|uart_receiver:u2|ct2[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "13.752 ns" { sel[1] sel[1]~combout uart:inst|br_gen:u1|bclkx8~22 uart:inst|uart_receiver:u2|bclkx8_rising uart:inst|uart_receiver:u2|ok_en~52 uart:inst|uart_receiver:u2|inc2~4 uart:inst|uart_receiver:u2|add~87COUT uart:inst|uart_receiver:u2|add~88COUT uart:inst|uart_receiver:u2|add~89 uart:inst|uart_receiver:u2|ct2[2] } { 0.000ns 0.000ns 3.648ns 0.767ns 0.312ns 1.232ns 0.750ns 0.000ns 0.000ns 1.864ns } { 0.000ns 1.132ns 0.932ns 0.755ns 0.204ns 0.204ns 0.708ns 0.126ns 0.832ns 0.286ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.838 ns" { clk uart:inst|uart_receiver:u2|ct2[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout uart:inst|uart_receiver:u2|ct2[2] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk txd_doneH uart:inst\|br_gen:u1\|ctr3\[2\] 24.846 ns register " "Info: tco from clock \"clk\" to destination pin \"txd_doneH\" through register \"uart:inst\|br_gen:u1\|ctr3\[2\]\" is 24.846 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.288 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 20.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { clk } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 136 32 200 152 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.321 ns) 4.222 ns uart:inst\|br_gen:u1\|cnt2 2 REG LC_X6_Y7_N4 9 " "Info: 2: + IC(1.738 ns) + CELL(1.321 ns) = 4.222 ns; Loc. = LC_X6_Y7_N4; Fanout = 9; REG Node = 'uart:inst\|br_gen:u1\|cnt2'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.059 ns" { clk uart:inst|br_gen:u1|cnt2 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 32 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.321 ns) 10.143 ns uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[1\] 3 REG LC_X3_Y7_N1 4 " "Info: 3: + IC(4.600 ns) + CELL(1.321 ns) = 10.143 ns; Loc. = LC_X3_Y7_N1; Fanout = 4; REG Node = 'uart:inst\|br_gen:u1\|lpm_counter:ctr2_rtl_0\|cntr_rm6:auto_generated\|safe_q\[1\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.921 ns" { uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] } "NODE_NAME" } "" } } { "db/cntr_rm6.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_rm6.tdf" 108 8 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.521 ns) 12.592 ns uart:inst\|br_gen:u1\|bclkx8~21 4 COMB LC_X1_Y7_N6 1 " "Info: 4: + IC(1.928 ns) + CELL(0.521 ns) = 12.592 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~21'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "2.449 ns" { uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.204 ns) 13.108 ns uart:inst\|br_gen:u1\|bclkx8~22 5 COMB LC_X1_Y7_N7 2 " "Info: 5: + IC(0.312 ns) + CELL(0.204 ns) = 13.108 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~22'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "0.516 ns" { uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.521 ns) 14.438 ns uart:inst\|br_gen:u1\|bclkx8~29 6 COMB LC_X1_Y7_N9 4 " "Info: 6: + IC(0.809 ns) + CELL(0.521 ns) = 14.438 ns; Loc. = LC_X1_Y7_N9; Fanout = 4; COMB Node = 'uart:inst\|br_gen:u1\|bclkx8~29'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.330 ns" { uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.913 ns) + CELL(0.937 ns) 20.288 ns uart:inst\|br_gen:u1\|ctr3\[2\] 7 REG LC_X1_Y10_N3 6 " "Info: 7: + IC(4.913 ns) + CELL(0.937 ns) = 20.288 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.850 ns" { uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.988 ns 29.51 % " "Info: Total cell delay = 5.988 ns ( 29.51 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.300 ns 70.49 % " "Info: Total interconnect delay = 14.300 ns ( 70.49 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "20.288 ns" { clk uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "20.288 ns" { clk clk~combout uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 1.738ns 4.600ns 1.928ns 0.312ns 0.809ns 4.913ns } { 0.000ns 1.163ns 1.321ns 1.321ns 0.521ns 0.204ns 0.521ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.384 ns + " "Info: + Micro clock to output delay of source is 0.384 ns" {  } { { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.174 ns + Longest register pin " "Info: + Longest register to pin delay is 4.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart:inst\|br_gen:u1\|ctr3\[2\] 1 REG LC_X1_Y10_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N3; Fanout = 6; REG Node = 'uart:inst\|br_gen:u1\|ctr3\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "br_gen.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/br_gen.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.204 ns) 1.200 ns uart:inst\|uart_transmitter:u3\|txd_doneH~1 2 COMB LC_X1_Y10_N9 2 " "Info: 2: + IC(0.996 ns) + CELL(0.204 ns) = 1.200 ns; Loc. = LC_X1_Y10_N9; Fanout = 2; COMB Node = 'uart:inst\|uart_transmitter:u3\|txd_doneH~1'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "1.200 ns" { uart:inst|br_gen:u1|ctr3[2] uart:inst|uart_transmitter:u3|txd_doneH~1 } "NODE_NAME" } "" } } { "uart_transmitter.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_transmitter.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(2.322 ns) 4.174 ns txd_doneH 3 PIN PIN_2 0 " "Info: 3: + IC(0.652 ns) + CELL(2.322 ns) = 4.174 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'txd_doneH'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "2.974 ns" { uart:inst|uart_transmitter:u3|txd_doneH~1 txd_doneH } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 168 544 720 184 "txd_doneH" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.526 ns 60.52 % " "Info: Total cell delay = 2.526 ns ( 60.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.648 ns 39.48 % " "Info: Total interconnect delay = 1.648 ns ( 39.48 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.174 ns" { uart:inst|br_gen:u1|ctr3[2] uart:inst|uart_transmitter:u3|txd_doneH~1 txd_doneH } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.174 ns" { uart:inst|br_gen:u1|ctr3[2] uart:inst|uart_transmitter:u3|txd_doneH~1 txd_doneH } { 0.000ns 0.996ns 0.652ns } { 0.000ns 0.204ns 2.322ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "20.288 ns" { clk uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "20.288 ns" { clk clk~combout uart:inst|br_gen:u1|cnt2 uart:inst|br_gen:u1|lpm_counter:ctr2_rtl_0|cntr_rm6:auto_generated|safe_q[1] uart:inst|br_gen:u1|bclkx8~21 uart:inst|br_gen:u1|bclkx8~22 uart:inst|br_gen:u1|bclkx8~29 uart:inst|br_gen:u1|ctr3[2] } { 0.000ns 0.000ns 1.738ns 4.600ns 1.928ns 0.312ns 0.809ns 4.913ns } { 0.000ns 1.163ns 1.321ns 1.321ns 0.521ns 0.204ns 0.521ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.174 ns" { uart:inst|br_gen:u1|ctr3[2] uart:inst|uart_transmitter:u3|txd_doneH~1 txd_doneH } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.174 ns" { uart:inst|br_gen:u1|ctr3[2] uart:inst|uart_transmitter:u3|txd_doneH~1 txd_doneH } { 0.000ns 0.996ns 0.652ns } { 0.000ns 0.204ns 2.322ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "scan:inst6\|bin\[0\] rst_n clk 4.238 ns register " "Info: th for register \"scan:inst6\|bin\[0\]\" (data pin = \"rst_n\", clock pin = \"clk\") is 4.238 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.176 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 93 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 93; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { clk } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 136 32 200 152 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.321 ns) 4.222 ns clk_div:inst1\|lpm_counter:cnt_rtl_1\|cntr_b67:auto_generated\|safe_q\[13\] 2 REG LC_X10_Y6_N6 14 " "Info: 2: + IC(1.738 ns) + CELL(1.321 ns) = 4.222 ns; Loc. = LC_X10_Y6_N6; Fanout = 14; REG Node = 'clk_div:inst1\|lpm_counter:cnt_rtl_1\|cntr_b67:auto_generated\|safe_q\[13\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "3.059 ns" { clk clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] } "NODE_NAME" } "" } } { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/cntr_b67.tdf" 236 8 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.017 ns) + CELL(0.937 ns) 9.176 ns scan:inst6\|bin\[0\] 3 REG LC_X3_Y5_N8 7 " "Info: 3: + IC(4.017 ns) + CELL(0.937 ns) = 9.176 ns; Loc. = LC_X3_Y5_N8; Fanout = 7; REG Node = 'scan:inst6\|bin\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.954 ns" { clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } "NODE_NAME" } "" } } { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.421 ns 37.28 % " "Info: Total cell delay = 3.421 ns ( 37.28 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.755 ns 62.72 % " "Info: Total interconnect delay = 5.755 ns ( 62.72 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "9.176 ns" { clk clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.176 ns" { clk clk~combout clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } { 0.000ns 0.000ns 1.738ns 4.017ns } { 0.000ns 1.163ns 1.321ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.225 ns + " "Info: + Micro hold delay of destination is 0.225 ns" {  } { { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.163 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_23 66 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_23; Fanout = 66; PIN Node = 'rst_n'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "" { rst_n } "NODE_NAME" } "" } } { "uart_test.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/uart_test.bdf" { { 152 32 200 168 "rst_n" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.763 ns) + CELL(1.268 ns) 5.163 ns scan:inst6\|bin\[0\] 2 REG LC_X3_Y5_N8 7 " "Info: 2: + IC(2.763 ns) + CELL(1.268 ns) = 5.163 ns; Loc. = LC_X3_Y5_N8; Fanout = 7; REG Node = 'scan:inst6\|bin\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "4.031 ns" { rst_n scan:inst6|bin[0] } "NODE_NAME" } "" } } { "scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/scan.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns 46.48 % " "Info: Total cell delay = 2.400 ns ( 46.48 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.763 ns 53.52 % " "Info: Total interconnect delay = 2.763 ns ( 53.52 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.163 ns" { rst_n scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "5.163 ns" { rst_n rst_n~combout scan:inst6|bin[0] } { 0.000ns 0.000ns 2.763ns } { 0.000ns 1.132ns 1.268ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "9.176 ns" { clk clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "9.176 ns" { clk clk~combout clk_div:inst1|lpm_counter:cnt_rtl_1|cntr_b67:auto_generated|safe_q[13] scan:inst6|bin[0] } { 0.000ns 0.000ns 1.738ns 4.017ns } { 0.000ns 1.163ns 1.321ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart_cmp.qrpt" Compiler "uart" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/db/uart.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/RS232/RS232/" "" "5.163 ns" { rst_n scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "5.163 ns" { rst_n rst_n~combout scan:inst6|bin[0] } { 0.000ns 0.000ns 2.763ns } { 0.000ns 1.132ns 1.268ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 07:58:29 2005 " "Info: Processing ended: Tue May 17 07:58:29 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
