# cva6

##ariane_pkg
## ğŸ§¾ scoreboard_entry_t çµæ§‹èªªæ˜
```systemverilog
typedef struct packed {
  logic [riscv::VLEN-1:0] pc;
  logic [TRANS_ID_BITS-1:0] trans_id;
  fu_t fu;
  fu_op op;
  logic [REG_ADDR_SIZE-1:0] rs1;
  logic [REG_ADDR_SIZE-1:0] rs2;
  logic [REG_ADDR_SIZE-1:0] rd;
  riscv::xlen_t result;
  logic valid;
  logic use_imm;
  logic use_zimm;
  logic use_pc;
  exception_t ex;
  branchpredict_sbe_t bp;
  logic is_compressed;
  riscv::xlen_t rs1_rdata;
  riscv::xlen_t rs2_rdata;
  logic [riscv::VLEN-1:0] lsu_addr;
  logic [(riscv::XLEN/8)-1:0] lsu_rmask;
  logic [(riscv::XLEN/8)-1:0] lsu_wmask;
  riscv::xlen_t lsu_wdata;
  logic vfp;
} scoreboard_entry_t;
```
### ğŸ“ scoreboard_entry_t æ¬„ä½å°æ‡‰èªªæ˜

| æ¬„ä½åç¨±         | è³‡æ–™å‹æ…‹                                | èªªæ˜ |
|------------------|------------------------------------------|------|
| `pc`             | `logic [riscv::VLEN-1:0]`                | æŒ‡ä»¤çš„ç¨‹å¼è¨ˆæ•¸å™¨ï¼ˆProgram Counterï¼‰ |
| `trans_id`       | `logic [TRANS_ID_BITS-1:0]`             | transaction IDï¼Œç”¨æ–¼ scoreboard å°æ‡‰ |
| `fu`             | `fu_t`                                   | åŠŸèƒ½å–®å…ƒä»£ç¢¼ï¼Œä¾‹å¦‚ ALUã€LSUã€BRU ç­‰ |
| `op`             | `fu_op`                                  | å°æ‡‰åŠŸèƒ½å–®å…ƒçš„ operation code |
| `rs1`            | `logic [REG_ADDR_SIZE-1:0]`             | ç¬¬ä¸€å€‹ä¾†æºæš«å­˜å™¨ç´¢å¼• |
| `rs2`            | `logic [REG_ADDR_SIZE-1:0]`             | ç¬¬äºŒå€‹ä¾†æºæš«å­˜å™¨ç´¢å¼• |
| `rd`             | `logic [REG_ADDR_SIZE-1:0]`             | å¯«å…¥ç›®çš„æš«å­˜å™¨ç´¢å¼• |
| `result`         | `riscv::xlen_t`                          | è¨ˆç®—çµæœæˆ– immediateã€æµ®é»å…ƒä»¶ä¸­çš„ rs2 |
| `valid`          | `logic`                                  | çµæœæ˜¯å¦æœ‰æ•ˆ |
| `use_imm`        | `logic`                                  | æ˜¯å¦ä½¿ç”¨ç«‹å³æ•¸ä½œç‚º Operand B |
| `use_zimm`       | `logic`                                  | æ˜¯å¦ä½¿ç”¨é›¶æ“´å±•çš„ç«‹å³æ•¸ä½œç‚º Operand A |
| `use_pc`         | `logic`                                  | æ˜¯å¦ä»¥ PC ä½œç‚º Operand Aï¼ˆå¦‚ auipcï¼‰ |
| `ex`             | `exception_t`                            | æŒ‡ä»¤æ˜¯å¦ç™¼ç”Ÿä¾‹å¤– |
| `bp`             | `branchpredict_sbe_t`                    | åˆ†æ”¯é æ¸¬è³‡è¨Šçµæ§‹ |
| `is_compressed`  | `logic`                                  | æ˜¯å¦ç‚ºå£“ç¸®æŒ‡ä»¤ |
| `rs1_rdata`      | `riscv::xlen_t`                          | rs1 çš„å¯¦éš›å€¼ï¼Œä¾› RVFI ä½¿ç”¨ |
| `rs2_rdata`      | `riscv::xlen_t`                          | rs2 çš„å¯¦éš›å€¼ï¼Œä¾› RVFI ä½¿ç”¨ |
| `lsu_addr`       | `logic [riscv::VLEN-1:0]`                | Load/Store ä½¿ç”¨çš„ç›®æ¨™åœ°å€ |
| `lsu_rmask`      | `logic [(riscv::XLEN/8)-1:0]`            | è¨˜æ†¶é«”è®€é®ç½© |
| `lsu_wmask`      | `logic [(riscv::XLEN/8)-1:0]`            | è¨˜æ†¶é«”å¯«é®ç½© |
| `lsu_wdata`      | `riscv::xlen_t`                          | è¦å¯«å…¥è¨˜æ†¶é«”çš„è³‡æ–™ |
| `vfp`            | `logic`                                  | æ˜¯å¦ç‚ºå‘é‡æµ®é»é‹ç®—æŒ‡ä»¤ |

RVFI æ˜¯ RISC-V Formal Interface çš„ç¸®å¯«

## ğŸ§¾ fetch_entry_t çµæ§‹èªªæ˜
```
typedef struct packed {
  logic [riscv::VLEN-1:0] address;
  logic [31:0] instruction;
  branchpredict_sbe_t     branch_predict;
  exception_t             ex;
} fetch_entry_t;
```

### æ¬„ä½åç¨±	è³‡æ–™å‹æ…‹	èªªæ˜
address	logic [riscv::VLEN-1:0]	è©²æŒ‡ä»¤çš„è™›æ“¬åœ°å€ï¼Œä»£è¡¨å…¶åœ¨è¨˜æ†¶é«”ä¸­çš„ä½ç½®ã€‚é€šå¸¸ä¾†æºç‚º I-Cache or Frontend PCã€‚
instruction	logic [31:0]	æŒ‡ä»¤å…§å®¹æœ¬èº«ï¼Œæ˜¯å·²ç¶“é re-align çš„ 32-bit æŒ‡ä»¤ï¼ˆå³ä½¿æ˜¯å£“ç¸®æŒ‡ä»¤ä¹Ÿæœƒå±•é–‹æˆ 32-bitï¼‰ã€‚
branch_predict	branchpredict_sbe_t	æ­¤æŒ‡ä»¤çš„åˆ†æ”¯é æ¸¬è³‡è¨Šï¼ŒåŒ…å«æ˜¯å¦é æ¸¬ç‚ºåˆ†æ”¯ã€é æ¸¬ç›®æ¨™åœ°å€ç­‰ã€‚æ˜¯ branch prediction å–®å…ƒï¼ˆä¾‹å¦‚ BTB/BHTï¼‰ç”¢å‡ºçš„çµæœã€‚
ex	exception_t	æŒ‡ä»¤åœ¨å–æŒ‡éšæ®µï¼ˆå¦‚ page faultã€access faultï¼‰æ‰€ç™¼ç”Ÿçš„ä¾‹å¤–ã€‚ç”¨æ–¼ç¢ºä¿æŒ‡ä»¤åŸ·è¡Œæ™‚èƒ½æ­£ç¢ºè™•ç† earlier exceptionsã€‚

## ğŸ§  ç‚ºä»€éº¼ ID Stage éœ€è¦ 16-entry Bufferï¼Ÿ

åœ¨ CVA6 dual-issue çš„æ¶æ§‹ä¸­ï¼Œ`id_stage` è¨­è¨ˆäº†ä¸€å€‹é•·åº¦ç‚º 16 çš„ bufferï¼ˆç’°ç‹€ FIFOï¼‰ï¼Œç›®çš„æ˜¯ç‚ºäº†æé«˜ pipeline ååç‡ã€å®¹éŒ¯èƒ½åŠ›ä¸¦æ”¯æ´é›™ç™¼å°„ï¼ˆdual-issueï¼‰æŒ‡ä»¤æµç¨‹ã€‚

---

### ğŸ“Œ ä¸»è¦åŠŸèƒ½èˆ‡è¨­è¨ˆç›®çš„ï¼š

1. **æ”¯æ´ Dual-Issue æµç¨‹**
   - Frontend æ¯å€‹ cycle å¯èƒ½æä¾› 2 æ¢æŒ‡ä»¤ (`fetch_entry_i[0]` å’Œ `fetch_entry_i[1]`)
   - Backend è‹¥æš«æ™‚åªèƒ½ issue 1 æ¢æˆ– 0 æ¢æŒ‡ä»¤ï¼Œé€™å€‹ buffer å°±èƒ½æš«å­˜æœªé€å‡ºçš„ instruction
   - âœ… è§£æ±ºã€Œé€²å¿«å‡ºæ…¢ã€çš„ç¯€å¥ä¸ä¸€è‡´å•é¡Œ

2. **è§£è€¦è§£ç¢¼èˆ‡ç™¼å°„é‚è¼¯**
   - Decode å¯æŒçºŒé‹ä½œï¼Œä¸æœƒè¢« Issue éšæ®µçš„ stall å¡ä½
   - âœ… æé«˜æ•´é«” pipeline é‹ä½œæ•ˆç‡

3. **æ”¯æ´åˆ†æ”¯éŒ¯èª¤è™•ç†èˆ‡ flush**
   - æŒ‡ä»¤è‹¥éŒ¯èª¤ï¼ˆå¦‚ mispredictionï¼‰éœ€ flushï¼Œbuffer å¯æä¾› rollback èƒ½åŠ›
   - âœ… æ”¯æ´ speculative execution + recovery

4. **æå‡ pipeline ååç‡èˆ‡éˆæ´»æ€§**
   - Decode é å…ˆè™•ç†ã€å…ˆè§£ç¢¼å†ç­‰å¾…ç™¼å°„
   - âœ… æ¸›å°‘ frontend ç©ºè½‰ã€å¢åŠ æœ‰æ•ˆæŒ‡ä»¤å¯†åº¦

---

### âš™ï¸ ç‚ºä»€éº¼é¸ 16-entryï¼Ÿ

| åŸå›  | èªªæ˜ |
|------|------|
| Dual-Issue å°æ‡‰ buffer ç©ºé–“ | 16 entries â‰ˆ å¯æš«å­˜ 8 å€‹ cycle çš„æŒ‡ä»¤æµï¼ˆ2 æ¢/cycleï¼‰ |
| Pipeline flush é‚è¼¯ | Flush æ™‚æ¸…ç©º buffer æ•ˆç‡é«˜ |
| è³‡æºæˆæœ¬å¹³è¡¡ | è‹¥ buffer å¤ªå°æœƒé »ç¹é˜»å¡ï¼Œå¤ªå¤§åˆæœƒå¢åŠ é¢ç©èˆ‡è¤‡é›œåº¦ |
| å¯æ¨å‹•é«˜ IPC | ç¶­æŒ decode ä¸€ç›´ workï¼Œæ”¯æ´ backend è¨ˆç®—è³‡æºé£½å’Œé‹ä½œ |

---

### ğŸ” åŸå§‹ç¨‹å¼ç¢¼é—œéµï¼š

```systemverilog
// æ±ºå®šæ˜¯å¦å…è¨± fetch_entry_i åŒæ™‚é€²å…¥å…©æ¢
assign dual_fetch = ((id_ins_num - issue_instr_ack_i[0] - issue_instr_ack_i[1]) < 5'd15);

// æ±ºå®šæ˜¯å¦å·²æ»¿ï¼Œä¸å…è¨±å†æ”¾å…¥
assign issue_full = (id_ins_num > 5'd16);
```
## ğŸ§  `re_name` æ¨¡çµ„æ¦‚è§€ï¼ˆRegister Renaming Stageï¼‰

`re_name` æ˜¯ CVA6 ä¸­è² è²¬å°‡è§£ç¢¼å¾Œçš„è™›æ“¬æš«å­˜å™¨æ˜ å°„è‡³å¯¦é«”æš«å­˜å™¨çš„æ¨¡çµ„ï¼Œæ”¯æ´ dual-issue å’Œ Tomasulo æ¶æ§‹ã€‚

---

### ğŸ“¥ è¼¸å…¥ä»‹é¢
| Port åç¨± | è³‡æ–™å‹åˆ¥ | èªªæ˜ |
|-----------|-----------|------|
| `clk_i` / `rst_ni` | `logic` | æ™‚è„ˆèˆ‡éåŒæ­¥é‡ç½®ä¿¡è™Ÿ |
| `flush_i` | `logic` | flush pipeline ä¸­æ‰€æœ‰è³‡æ–™ |
| `flush_unissied_instr_i` | `logic` | æ¸…é™¤å°šæœªé€å‡ºè‡³ issue çš„æŒ‡ä»¤ï¼ˆå¦‚åˆ†æ”¯éŒ¯èª¤ï¼‰ |

### ğŸ” ä¾†è‡ª ID éšæ®µçš„è³‡æ–™
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `rename_instr_i` | è§£ç¢¼å¾Œçš„ scoreboard entryï¼ˆæŒ‡ä»¤è³‡è¨Šï¼‰ |
| `rename_instr_valid_i` | è©²ç­†æŒ‡ä»¤æ˜¯å¦æœ‰æ•ˆ |
| `rename_ack_o` | å›æ‡‰ ID æ˜¯å¦æ¥æ”¶æˆåŠŸ |
| `is_ctrl_flow_i` | æ˜¯å¦ç‚ºæ§åˆ¶æµç¨‹æŒ‡ä»¤ï¼ˆä¾‹å¦‚ branchã€jumpï¼‰ |

### ğŸ“¤ è¼¸å‡ºåˆ° Issue éšæ®µ
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `issue_instr_o` | å·²å®Œæˆ renaming çš„æŒ‡ä»¤è³‡è¨Š |
| `issue_instr_valid_o` | è©²ç­†è¼¸å‡ºæŒ‡ä»¤æ˜¯å¦æœ‰æ•ˆ |
| `issue_ack_i` | issue stage æ˜¯å¦æˆåŠŸæ¥æ”¶ |
| `is_ctrl_flow_o` | æ˜¯å¦ç‚ºæ§åˆ¶æµç¨‹æŒ‡ä»¤ |

### âœ… Commit è³‡è¨Šï¼ˆé‡‹æ”¾å¯¦é«”æš«å­˜å™¨ï¼‰
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `commit_instr_o` | Commit å®Œæˆçš„æŒ‡ä»¤ï¼ˆä¾› rename buffer æ¸…é™¤ï¼‰ |
| `commit_ack_i` | Commit ç¢ºèªè¨Šè™Ÿ |
| `physical_waddr_i` | è¦é‡‹æ”¾çš„å¯¦é«”ç›®çš„æš«å­˜å™¨ï¼ˆå¾ commit ä¾†ï¼‰ |
| `virtual_waddr_o` | å°æ‡‰é‡‹æ”¾çš„è™›æ“¬ç›®çš„æš«å­˜å™¨ï¼ˆå‚³çµ¦ map tableï¼‰ |

### ğŸ“¥ Operand æ˜ å°„
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `rs1_physical_i` / `rs2_physical_i` / `rs3_physical_i` | operand å¯¦é«”æš«å­˜å™¨ç·¨è™Ÿï¼ˆç”± map table æä¾›ï¼‰ |
| `rs1_virtual_o` / `rs2_virtual_o` / `rs3_virtual_o` | operand å°æ‡‰çš„è™›æ“¬ç·¨è™Ÿï¼ˆä¾› forwarding ä½¿ç”¨ï¼‰ |

### â›³ åˆ†æ”¯è™•ç†ç›¸é—œ
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `target_branch_addr_i` | åˆ†æ”¯é æ¸¬ç›®æ¨™åœ°å€ |
| `mispredict_pc` | éŒ¯èª¤åˆ†æ”¯å°æ‡‰ PC |
| `resolve_branch_i` | å®£å‘ŠæŸå€‹åˆ†æ”¯å·² resolveï¼ˆå³ä½¿é æ¸¬éŒ¯ï¼‰ |
| `mispredict_branch_i` | è©²åˆ†æ”¯æ˜¯å¦ç‚ºéŒ¯èª¤é æ¸¬ |

### ğŸ§® æµ®é»é‹ç®—æ”¯æ´
| Port åç¨± | èªªæ˜ |
|-----------|------|
| `we_fpr_i` | å°æ‡‰ commit port æ˜¯å¦å¯«å›æµ®é»æš«å­˜å™¨ |

---

### ğŸ”— Rename åŠŸèƒ½æ¶µè“‹å…ƒä»¶ï¼ˆå…§éƒ¨ï¼‰
- `maptable`ï¼šå»ºç«‹è™›å¯¦æ˜ å°„
- `busytable`ï¼šè¿½è¹¤å“ªäº›å¯¦é«”æš«å­˜å™¨ä»åœ¨ä½¿ç”¨ä¸­
- `freelist`ï¼šç®¡ç†ç©ºé–’çš„å¯¦é«”æš«å­˜å™¨ï¼ˆä¾›åˆ†é…ï¼‰
- `rename buffer`ï¼šæš«å­˜å·² renameã€ç­‰å¾… issue çš„æŒ‡ä»¤è³‡è¨Š
- `br_tag memory`ï¼šå„²å­˜åˆ†æ”¯å¿«ç…§ï¼Œç”¨æ–¼ rollback

---

> âœ¨ è‹¥éœ€é€²ä¸€æ­¥ç­†è¨˜åŒ…å« rename buffer æˆ– maptable çš„å¯¦ä½œç´°ç¯€ï¼Œè«‹è®“æˆ‘çŸ¥é“ï¼Œæˆ‘å¯ä»¥å¹«ä½ æ“´å¯«ç­†è¨˜æˆ–ç•«æµç¨‹åœ–ã€‚
