
node2_lab8.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d4  00800200  00001542  000015d6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001542  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000014  008002d4  008002d4  000016aa  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000016aa  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001708  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000240  00000000  00000000  00001748  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000249b  00000000  00000000  00001988  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000017a3  00000000  00000000  00003e23  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001354  00000000  00000000  000055c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004fc  00000000  00000000  0000691c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009f0  00000000  00000000  00006e18  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f39  00000000  00000000  00007808  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000190  00000000  00000000  00008741  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	71 c1       	rjmp	.+738    	; 0x2f0 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	b3 c3       	rjmp	.+1894   	; 0x804 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	20 04       	cpc	r2, r0
      e6:	72 04       	cpc	r7, r2
      e8:	72 04       	cpc	r7, r2
      ea:	72 04       	cpc	r7, r2
      ec:	72 04       	cpc	r7, r2
      ee:	72 04       	cpc	r7, r2
      f0:	72 04       	cpc	r7, r2
      f2:	72 04       	cpc	r7, r2
      f4:	20 04       	cpc	r2, r0
      f6:	72 04       	cpc	r7, r2
      f8:	72 04       	cpc	r7, r2
      fa:	72 04       	cpc	r7, r2
      fc:	72 04       	cpc	r7, r2
      fe:	72 04       	cpc	r7, r2
     100:	72 04       	cpc	r7, r2
     102:	72 04       	cpc	r7, r2
     104:	22 04       	cpc	r2, r2
     106:	72 04       	cpc	r7, r2
     108:	72 04       	cpc	r7, r2
     10a:	72 04       	cpc	r7, r2
     10c:	72 04       	cpc	r7, r2
     10e:	72 04       	cpc	r7, r2
     110:	72 04       	cpc	r7, r2
     112:	72 04       	cpc	r7, r2
     114:	72 04       	cpc	r7, r2
     116:	72 04       	cpc	r7, r2
     118:	72 04       	cpc	r7, r2
     11a:	72 04       	cpc	r7, r2
     11c:	72 04       	cpc	r7, r2
     11e:	72 04       	cpc	r7, r2
     120:	72 04       	cpc	r7, r2
     122:	72 04       	cpc	r7, r2
     124:	22 04       	cpc	r2, r2
     126:	72 04       	cpc	r7, r2
     128:	72 04       	cpc	r7, r2
     12a:	72 04       	cpc	r7, r2
     12c:	72 04       	cpc	r7, r2
     12e:	72 04       	cpc	r7, r2
     130:	72 04       	cpc	r7, r2
     132:	72 04       	cpc	r7, r2
     134:	72 04       	cpc	r7, r2
     136:	72 04       	cpc	r7, r2
     138:	72 04       	cpc	r7, r2
     13a:	72 04       	cpc	r7, r2
     13c:	72 04       	cpc	r7, r2
     13e:	72 04       	cpc	r7, r2
     140:	72 04       	cpc	r7, r2
     142:	72 04       	cpc	r7, r2
     144:	6e 04       	cpc	r6, r14
     146:	72 04       	cpc	r7, r2
     148:	72 04       	cpc	r7, r2
     14a:	72 04       	cpc	r7, r2
     14c:	72 04       	cpc	r7, r2
     14e:	72 04       	cpc	r7, r2
     150:	72 04       	cpc	r7, r2
     152:	72 04       	cpc	r7, r2
     154:	4b 04       	cpc	r4, r11
     156:	72 04       	cpc	r7, r2
     158:	72 04       	cpc	r7, r2
     15a:	72 04       	cpc	r7, r2
     15c:	72 04       	cpc	r7, r2
     15e:	72 04       	cpc	r7, r2
     160:	72 04       	cpc	r7, r2
     162:	72 04       	cpc	r7, r2
     164:	72 04       	cpc	r7, r2
     166:	72 04       	cpc	r7, r2
     168:	72 04       	cpc	r7, r2
     16a:	72 04       	cpc	r7, r2
     16c:	72 04       	cpc	r7, r2
     16e:	72 04       	cpc	r7, r2
     170:	72 04       	cpc	r7, r2
     172:	72 04       	cpc	r7, r2
     174:	3f 04       	cpc	r3, r15
     176:	72 04       	cpc	r7, r2
     178:	72 04       	cpc	r7, r2
     17a:	72 04       	cpc	r7, r2
     17c:	72 04       	cpc	r7, r2
     17e:	72 04       	cpc	r7, r2
     180:	72 04       	cpc	r7, r2
     182:	72 04       	cpc	r7, r2
     184:	5d 04       	cpc	r5, r13

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 e4       	ldi	r30, 0x42	; 66
     19e:	f5 e1       	ldi	r31, 0x15	; 21
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 3d       	cpi	r26, 0xD4	; 212
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a4 ed       	ldi	r26, 0xD4	; 212
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a8 3e       	cpi	r26, 0xE8	; 232
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	c7 d3       	rcall	.+1934   	; 0x950 <main>
     1c2:	0c 94 9f 0a 	jmp	0x153e	; 0x153e <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		MCP_write(i, msgPtr->data[dataIterator]);
		dataIterator++;
	}
	MCP_requestToSend(0);
	// Transmission of CAN msg will start when the device detects that the bus is available...
}
     1c8:	cf 93       	push	r28
     1ca:	c8 2f       	mov	r28, r24
     1cc:	3b d1       	rcall	.+630    	; 0x444 <MCP_init>
     1ce:	65 e0       	ldi	r22, 0x05	; 5
     1d0:	8b e2       	ldi	r24, 0x2B	; 43
     1d2:	46 d1       	rcall	.+652    	; 0x460 <MCP_write>
     1d4:	45 e8       	ldi	r20, 0x85	; 133
     1d6:	65 e0       	ldi	r22, 0x05	; 5
     1d8:	8b e2       	ldi	r24, 0x2B	; 43
     1da:	51 d1       	rcall	.+674    	; 0x47e <MCP_bitModify>
     1dc:	8b e2       	ldi	r24, 0x2B	; 43
     1de:	35 d1       	rcall	.+618    	; 0x44a <MCP_read>
     1e0:	1f 92       	push	r1
     1e2:	8f 93       	push	r24
     1e4:	87 e0       	ldi	r24, 0x07	; 7
     1e6:	92 e0       	ldi	r25, 0x02	; 2
     1e8:	9f 93       	push	r25
     1ea:	8f 93       	push	r24
     1ec:	a6 d5       	rcall	.+2892   	; 0xd3a <printf>
     1ee:	4c 2f       	mov	r20, r28
     1f0:	60 ee       	ldi	r22, 0xE0	; 224
     1f2:	8f e0       	ldi	r24, 0x0F	; 15
     1f4:	44 d1       	rcall	.+648    	; 0x47e <MCP_bitModify>
     1f6:	40 e6       	ldi	r20, 0x60	; 96
     1f8:	60 e6       	ldi	r22, 0x60	; 96
     1fa:	80 e6       	ldi	r24, 0x60	; 96
     1fc:	40 d1       	rcall	.+640    	; 0x47e <MCP_bitModify>
     1fe:	8f e0       	ldi	r24, 0x0F	; 15
     200:	24 d1       	rcall	.+584    	; 0x44a <MCP_read>
     202:	0f 90       	pop	r0
     204:	0f 90       	pop	r0
     206:	0f 90       	pop	r0
     208:	0f 90       	pop	r0
     20a:	86 ff       	sbrs	r24, 6
     20c:	07 c0       	rjmp	.+14     	; 0x21c <CAN_init+0x54>
     20e:	83 e2       	ldi	r24, 0x23	; 35
     210:	92 e0       	ldi	r25, 0x02	; 2
     212:	9f 93       	push	r25
     214:	8f 93       	push	r24
     216:	91 d5       	rcall	.+2850   	; 0xd3a <printf>
     218:	0f 90       	pop	r0
     21a:	0f 90       	pop	r0
     21c:	cf 91       	pop	r28
     21e:	08 95       	ret

00000220 <CAN_message_recieve>:

msg_t CAN_message_recieve(void) {
     220:	7f 92       	push	r7
     222:	8f 92       	push	r8
     224:	9f 92       	push	r9
     226:	af 92       	push	r10
     228:	bf 92       	push	r11
     22a:	cf 92       	push	r12
     22c:	df 92       	push	r13
     22e:	ef 92       	push	r14
     230:	ff 92       	push	r15
     232:	0f 93       	push	r16
     234:	1f 93       	push	r17
     236:	cf 93       	push	r28
     238:	df 93       	push	r29
     23a:	cd b7       	in	r28, 0x3d	; 61
     23c:	de b7       	in	r29, 0x3e	; 62
     23e:	2a 97       	sbiw	r28, 0x0a	; 10
     240:	0f b6       	in	r0, 0x3f	; 63
     242:	f8 94       	cli
     244:	de bf       	out	0x3e, r29	; 62
     246:	0f be       	out	0x3f, r0	; 63
     248:	cd bf       	out	0x3d, r28	; 61
     24a:	5c 01       	movw	r10, r24
	msg_t msg;
	
	// Read ID from RXB0SIDH and RXB0SIDL
	uint8_t upperId = MCP_read(MCP_RXB0CTRL + 1);
     24c:	81 e6       	ldi	r24, 0x61	; 97
     24e:	fd d0       	rcall	.+506    	; 0x44a <MCP_read>
     250:	78 2e       	mov	r7, r24
	
	msg.id = upperId ;
	
	// Read length from RXB0DLC
	msg.length = MCP_read(MCP_RXB0CTRL + 5);
     252:	85 e6       	ldi	r24, 0x65	; 101
     254:	fa d0       	rcall	.+500    	; 0x44a <MCP_read>
     256:	08 2f       	mov	r16, r24
	
	// Read data
	int dataIterator = 0;
	for (uint8_t i = MCP_RXB0CTRL + 6; i <= MCP_RXB0CTRL + 6 + msg.length; i++) {
     258:	c8 2e       	mov	r12, r24
     25a:	d1 2c       	mov	r13, r1
     25c:	26 e6       	ldi	r18, 0x66	; 102
     25e:	c2 0e       	add	r12, r18
     260:	d1 1c       	adc	r13, r1
     262:	36 e6       	ldi	r19, 0x66	; 102
     264:	c3 16       	cp	r12, r19
     266:	d1 04       	cpc	r13, r1
     268:	c4 f0       	brlt	.+48     	; 0x29a <CAN_message_recieve+0x7a>
     26a:	7e 01       	movw	r14, r28
     26c:	83 e0       	ldi	r24, 0x03	; 3
     26e:	e8 0e       	add	r14, r24
     270:	f1 1c       	adc	r15, r1
     272:	16 e6       	ldi	r17, 0x66	; 102
     274:	ce 01       	movw	r24, r28
     276:	80 95       	com	r24
     278:	90 95       	com	r25
     27a:	fc 01       	movw	r30, r24
     27c:	ec 59       	subi	r30, 0x9C	; 156
     27e:	ff 4f       	sbci	r31, 0xFF	; 255
		msg.data[dataIterator] = MCP_read(i);
     280:	4f 01       	movw	r8, r30
     282:	81 2f       	mov	r24, r17
     284:	e2 d0       	rcall	.+452    	; 0x44a <MCP_read>
     286:	f7 01       	movw	r30, r14
     288:	81 93       	st	Z+, r24
     28a:	7f 01       	movw	r14, r30
	// Read length from RXB0DLC
	msg.length = MCP_read(MCP_RXB0CTRL + 5);
	
	// Read data
	int dataIterator = 0;
	for (uint8_t i = MCP_RXB0CTRL + 6; i <= MCP_RXB0CTRL + 6 + msg.length; i++) {
     28c:	1f 5f       	subi	r17, 0xFF	; 255
     28e:	c4 01       	movw	r24, r8
     290:	8e 0f       	add	r24, r30
     292:	9f 1f       	adc	r25, r31
     294:	c8 16       	cp	r12, r24
     296:	d9 06       	cpc	r13, r25
     298:	a4 f7       	brge	.-24     	; 0x282 <CAN_message_recieve+0x62>
		msg.data[dataIterator] = MCP_read(i);
		dataIterator++;
	}
	return msg;
     29a:	79 82       	std	Y+1, r7	; 0x01
     29c:	0a 83       	std	Y+2, r16	; 0x02
     29e:	8a e0       	ldi	r24, 0x0A	; 10
     2a0:	fe 01       	movw	r30, r28
     2a2:	31 96       	adiw	r30, 0x01	; 1
     2a4:	d5 01       	movw	r26, r10
     2a6:	01 90       	ld	r0, Z+
     2a8:	0d 92       	st	X+, r0
     2aa:	8a 95       	dec	r24
     2ac:	e1 f7       	brne	.-8      	; 0x2a6 <CAN_message_recieve+0x86>
} 
     2ae:	c5 01       	movw	r24, r10
     2b0:	2a 96       	adiw	r28, 0x0a	; 10
     2b2:	0f b6       	in	r0, 0x3f	; 63
     2b4:	f8 94       	cli
     2b6:	de bf       	out	0x3e, r29	; 62
     2b8:	0f be       	out	0x3f, r0	; 63
     2ba:	cd bf       	out	0x3d, r28	; 61
     2bc:	df 91       	pop	r29
     2be:	cf 91       	pop	r28
     2c0:	1f 91       	pop	r17
     2c2:	0f 91       	pop	r16
     2c4:	ff 90       	pop	r15
     2c6:	ef 90       	pop	r14
     2c8:	df 90       	pop	r13
     2ca:	cf 90       	pop	r12
     2cc:	bf 90       	pop	r11
     2ce:	af 90       	pop	r10
     2d0:	9f 90       	pop	r9
     2d2:	8f 90       	pop	r8
     2d4:	7f 90       	pop	r7
     2d6:	08 95       	ret

000002d8 <INTERRUPT_init>:
volatile int GAME_START = 0;
//volatile int SPI_TRANSMISSION_COMPLETE = 0;

void INTERRUPT_init() {
	// disable global interrupts (set SREG register)
	cli();
     2d8:	f8 94       	cli
	
	// The falling edge of INT2 generates an interrupt request
	EICRA &= ~(1 << ISC20);
     2da:	e9 e6       	ldi	r30, 0x69	; 105
     2dc:	f0 e0       	ldi	r31, 0x00	; 0
     2de:	80 81       	ld	r24, Z
     2e0:	8f 7e       	andi	r24, 0xEF	; 239
     2e2:	80 83       	st	Z, r24
	EICRA |= (1 << ISC21); 
     2e4:	80 81       	ld	r24, Z
     2e6:	80 62       	ori	r24, 0x20	; 32
     2e8:	80 83       	st	Z, r24
	
	// Enable interrupt on INT2
	EIMSK |= (1 << INT2);
     2ea:	ea 9a       	sbi	0x1d, 2	; 29
		
	// Enable global interrupts (set SREG register)
	sei();
     2ec:	78 94       	sei
     2ee:	08 95       	ret

000002f0 <__vector_3>:
}


// CAN interrupts
ISR(INT2_vect) {
     2f0:	1f 92       	push	r1
     2f2:	0f 92       	push	r0
     2f4:	0f b6       	in	r0, 0x3f	; 63
     2f6:	0f 92       	push	r0
     2f8:	11 24       	eor	r1, r1
     2fa:	0b b6       	in	r0, 0x3b	; 59
     2fc:	0f 92       	push	r0
     2fe:	2f 93       	push	r18
     300:	3f 93       	push	r19
     302:	4f 93       	push	r20
     304:	5f 93       	push	r21
     306:	6f 93       	push	r22
     308:	7f 93       	push	r23
     30a:	8f 93       	push	r24
     30c:	9f 93       	push	r25
     30e:	af 93       	push	r26
     310:	bf 93       	push	r27
     312:	ef 93       	push	r30
     314:	ff 93       	push	r31
     316:	cf 93       	push	r28
     318:	df 93       	push	r29
     31a:	cd b7       	in	r28, 0x3d	; 61
     31c:	de b7       	in	r29, 0x3e	; 62
     31e:	2a 97       	sbiw	r28, 0x0a	; 10
     320:	de bf       	out	0x3e, r29	; 62
     322:	cd bf       	out	0x3d, r28	; 61
	//printf("interrupt\n\r");
	if (MCP_read(MCP_CANINTF) & MCP_TX0IF) {
     324:	8c e2       	ldi	r24, 0x2C	; 44
     326:	91 d0       	rcall	.+290    	; 0x44a <MCP_read>
     328:	82 ff       	sbrs	r24, 2
     32a:	04 c0       	rjmp	.+8      	; 0x334 <__vector_3+0x44>
		//printf("Message sendt succesfully\n\r");
		
		// Reset transmit flag
		MCP_bitModify(MCP_CANINTF, MCP_TX0IF, 0);
     32c:	40 e0       	ldi	r20, 0x00	; 0
     32e:	64 e0       	ldi	r22, 0x04	; 4
     330:	8c e2       	ldi	r24, 0x2C	; 44
     332:	a5 d0       	rcall	.+330    	; 0x47e <MCP_bitModify>
	}
	// Message received at receive buffer 0	
	if (MCP_read(MCP_CANINTF) & MCP_RX0IF) {
     334:	8c e2       	ldi	r24, 0x2C	; 44
     336:	89 d0       	rcall	.+274    	; 0x44a <MCP_read>
     338:	80 ff       	sbrs	r24, 0
     33a:	46 c0       	rjmp	.+140    	; 0x3c8 <__vector_3+0xd8>
		struct CAN_message msg = CAN_message_recieve();
     33c:	ce 01       	movw	r24, r28
     33e:	01 96       	adiw	r24, 0x01	; 1
     340:	6f df       	rcall	.-290    	; 0x220 <CAN_message_recieve>
     342:	99 81       	ldd	r25, Y+1	; 0x01
     344:	8b 81       	ldd	r24, Y+3	; 0x03
     346:	91 30       	cpi	r25, 0x01	; 1
		//printf("Message recieved with ID: %#X\n\r", msg.id);
		if (msg.id == JOYSTICK_DIR_ID) {
     348:	61 f4       	brne	.+24     	; 0x362 <__vector_3+0x72>
     34a:	1f 92       	push	r1
			printf("JOYSTICK: %d\n\r", msg.data[0]);
     34c:	8f 93       	push	r24
     34e:	85 e4       	ldi	r24, 0x45	; 69
     350:	92 e0       	ldi	r25, 0x02	; 2
     352:	9f 93       	push	r25
     354:	8f 93       	push	r24
     356:	f1 d4       	rcall	.+2530   	; 0xd3a <printf>
     358:	0f 90       	pop	r0
     35a:	0f 90       	pop	r0
     35c:	0f 90       	pop	r0
     35e:	0f 90       	pop	r0
     360:	2f c0       	rjmp	.+94     	; 0x3c0 <__vector_3+0xd0>
     362:	92 30       	cpi	r25, 0x02	; 2
		}
		else if (msg.id == JOYSTICK_POS_ID){
     364:	a9 f4       	brne	.+42     	; 0x390 <__vector_3+0xa0>
     366:	83 33       	cpi	r24, 0x33	; 51
			//printf("Joystick x pos = %d\n\r", msg.data[0]);
			//PWM_set_duty_cycle(msg.data[0]);
			//sei();
			if (msg.data[0] > 50) {
     368:	50 f0       	brcs	.+20     	; 0x37e <__vector_3+0x8e>
     36a:	90 e0       	ldi	r25, 0x00	; 0
				MOTOR_set((msg.data[0]-50)*5, 0);
     36c:	c2 97       	sbiw	r24, 0x32	; 50
     36e:	98 2f       	mov	r25, r24
     370:	99 0f       	add	r25, r25
     372:	99 0f       	add	r25, r25
     374:	60 e0       	ldi	r22, 0x00	; 0
     376:	70 e0       	ldi	r23, 0x00	; 0
     378:	89 0f       	add	r24, r25
     37a:	c8 d0       	rcall	.+400    	; 0x50c <MOTOR_set>
     37c:	21 c0       	rjmp	.+66     	; 0x3c0 <__vector_3+0xd0>
     37e:	98 2f       	mov	r25, r24
			} else {
				MOTOR_set(255-(5*msg.data[0]), 1);
     380:	99 0f       	add	r25, r25
     382:	99 0f       	add	r25, r25
     384:	89 0f       	add	r24, r25
     386:	61 e0       	ldi	r22, 0x01	; 1
     388:	70 e0       	ldi	r23, 0x00	; 0
     38a:	80 95       	com	r24
     38c:	bf d0       	rcall	.+382    	; 0x50c <MOTOR_set>
     38e:	18 c0       	rjmp	.+48     	; 0x3c0 <__vector_3+0xd0>
     390:	93 30       	cpi	r25, 0x03	; 3
			}
		}
		else if (msg.id == JOYSTICK_SLIDER_POS_ID) {
     392:	31 f4       	brne	.+12     	; 0x3a0 <__vector_3+0xb0>
     394:	80 93 dd 02 	sts	0x02DD, r24	; 0x8002dd <SLIDER_POS>
			
			SLIDER_POS = (int8_t)msg.data[0]; // Position of (right) slider
     398:	8c 81       	ldd	r24, Y+4	; 0x04
			PWM_set_duty_cycle(msg.data[1]);  // Set servo position
     39a:	90 e0       	ldi	r25, 0x00	; 0
     39c:	b3 d1       	rcall	.+870    	; 0x704 <PWM_set_duty_cycle>
     39e:	10 c0       	rjmp	.+32     	; 0x3c0 <__vector_3+0xd0>
     3a0:	94 30       	cpi	r25, 0x04	; 4
     3a2:	39 f4       	brne	.+14     	; 0x3b2 <__vector_3+0xc2>
			
			
			
		}
		else if (msg.id == START_GAME){
     3a4:	81 e0       	ldi	r24, 0x01	; 1
     3a6:	90 e0       	ldi	r25, 0x00	; 0
			GAME_START = 1;
     3a8:	90 93 d5 02 	sts	0x02D5, r25	; 0x8002d5 <__data_end+0x1>
     3ac:	80 93 d4 02 	sts	0x02D4, r24	; 0x8002d4 <__data_end>
     3b0:	07 c0       	rjmp	.+14     	; 0x3c0 <__vector_3+0xd0>
     3b2:	84 e5       	ldi	r24, 0x54	; 84
		}
		else {
			printf("CANNOT IDENTIFY MESSAGE");
     3b4:	92 e0       	ldi	r25, 0x02	; 2
     3b6:	9f 93       	push	r25
     3b8:	8f 93       	push	r24
     3ba:	bf d4       	rcall	.+2430   	; 0xd3a <printf>
     3bc:	0f 90       	pop	r0
     3be:	0f 90       	pop	r0
		}
	
		// Reset recieve flag
		MCP_bitModify(MCP_CANINTF, MCP_RX0IF, 0);
     3c0:	40 e0       	ldi	r20, 0x00	; 0
     3c2:	61 e0       	ldi	r22, 0x01	; 1
     3c4:	8c e2       	ldi	r24, 0x2C	; 44
     3c6:	5b d0       	rcall	.+182    	; 0x47e <MCP_bitModify>
	}
	
	if (MCP_read(MCP_CANINTF) & MCP_MERRF) {
     3c8:	8c e2       	ldi	r24, 0x2C	; 44
     3ca:	3f d0       	rcall	.+126    	; 0x44a <MCP_read>
     3cc:	88 23       	and	r24, r24
     3ce:	5c f4       	brge	.+22     	; 0x3e6 <__vector_3+0xf6>
		printf("CBE!");
     3d0:	8c e6       	ldi	r24, 0x6C	; 108
     3d2:	92 e0       	ldi	r25, 0x02	; 2
     3d4:	9f 93       	push	r25
     3d6:	8f 93       	push	r24
     3d8:	b0 d4       	rcall	.+2400   	; 0xd3a <printf>
     3da:	40 e0       	ldi	r20, 0x00	; 0
		// Reset error flag
		MCP_bitModify(MCP_CANINTF, MCP_MERRF, 0);
     3dc:	60 e8       	ldi	r22, 0x80	; 128
     3de:	8c e2       	ldi	r24, 0x2C	; 44
     3e0:	4e d0       	rcall	.+156    	; 0x47e <MCP_bitModify>
     3e2:	0f 90       	pop	r0
     3e4:	0f 90       	pop	r0
     3e6:	2a 96       	adiw	r28, 0x0a	; 10
     3e8:	0f b6       	in	r0, 0x3f	; 63
	} 
}
     3ea:	f8 94       	cli
     3ec:	de bf       	out	0x3e, r29	; 62
     3ee:	0f be       	out	0x3f, r0	; 63
     3f0:	cd bf       	out	0x3d, r28	; 61
     3f2:	df 91       	pop	r29
     3f4:	cf 91       	pop	r28
     3f6:	ff 91       	pop	r31
     3f8:	ef 91       	pop	r30
     3fa:	bf 91       	pop	r27
     3fc:	af 91       	pop	r26
     3fe:	9f 91       	pop	r25
     400:	8f 91       	pop	r24
     402:	7f 91       	pop	r23
     404:	6f 91       	pop	r22
     406:	5f 91       	pop	r21
     408:	4f 91       	pop	r20
     40a:	3f 91       	pop	r19
     40c:	2f 91       	pop	r18
     40e:	0f 90       	pop	r0
     410:	0b be       	out	0x3b, r0	; 59
     412:	0f 90       	pop	r0
     414:	0f be       	out	0x3f, r0	; 63
     416:	0f 90       	pop	r0
     418:	1f 90       	pop	r1
     41a:	18 95       	reti

0000041c <IR_init>:

void IR_init(void) {
	// Initialization of the internal ACD of the atmega2560 (convert analog signals [0, 2.56]V to digital signals [0-255]) 
	
	// Set PF0 (ADC0) as input
	DDRF &= ~(1 << PF0);
     41c:	80 98       	cbi	0x10, 0	; 16
	
	// Set internal 2.56 voltage reference, set ADC0 as input (MUX5 = 0, MUX4:0 = 0), and left adjust the result of the conversion in the ADCH register
	ADMUX |= (1 << REFS1) | (1 << REFS0) | (1 << ADLAR);
     41e:	ec e7       	ldi	r30, 0x7C	; 124
     420:	f0 e0       	ldi	r31, 0x00	; 0
     422:	80 81       	ld	r24, Z
     424:	80 6e       	ori	r24, 0xE0	; 224
     426:	80 83       	st	Z, r24
	
	// Set ADC prescaler to a division factor of 32 (0.026 ms for each new sample), enable ADC auto trigger (free running mode set by default)
	ADCSRA |= (1 << ADPS2) | (1 << ADPS0) | (1 << ADATE);
     428:	ea e7       	ldi	r30, 0x7A	; 122
     42a:	f0 e0       	ldi	r31, 0x00	; 0
     42c:	80 81       	ld	r24, Z
     42e:	85 62       	ori	r24, 0x25	; 37
     430:	80 83       	st	Z, r24
	
	// Enable the ADC
	ADCSRA |= (1 << ADEN) | (1 << ADSC);
     432:	80 81       	ld	r24, Z
     434:	80 6c       	ori	r24, 0xC0	; 192
     436:	80 83       	st	Z, r24
     438:	08 95       	ret

0000043a <MCP_reset>:
	else {
		SPI_transmit(MCP_RTS_ALL);
	}
	
	// Deselect CAN controller
	PORTB |= (1 << PB7);
     43a:	2f 98       	cbi	0x05, 7	; 5
     43c:	80 ec       	ldi	r24, 0xC0	; 192
     43e:	9a d1       	rcall	.+820    	; 0x774 <SPI_transmit>
     440:	2f 9a       	sbi	0x05, 7	; 5
     442:	08 95       	ret

00000444 <MCP_init>:
     444:	83 d1       	rcall	.+774    	; 0x74c <SPI_MasterInit>
     446:	f9 cf       	rjmp	.-14     	; 0x43a <MCP_reset>
     448:	08 95       	ret

0000044a <MCP_read>:
     44a:	cf 93       	push	r28
     44c:	c8 2f       	mov	r28, r24
     44e:	2f 98       	cbi	0x05, 7	; 5
     450:	83 e0       	ldi	r24, 0x03	; 3
     452:	90 d1       	rcall	.+800    	; 0x774 <SPI_transmit>
     454:	8c 2f       	mov	r24, r28
     456:	8e d1       	rcall	.+796    	; 0x774 <SPI_transmit>
     458:	92 d1       	rcall	.+804    	; 0x77e <SPI_read>
     45a:	2f 9a       	sbi	0x05, 7	; 5
     45c:	cf 91       	pop	r28
     45e:	08 95       	ret

00000460 <MCP_write>:
     460:	cf 93       	push	r28
     462:	df 93       	push	r29
     464:	d8 2f       	mov	r29, r24
     466:	c6 2f       	mov	r28, r22
     468:	2f 98       	cbi	0x05, 7	; 5
     46a:	82 e0       	ldi	r24, 0x02	; 2
     46c:	83 d1       	rcall	.+774    	; 0x774 <SPI_transmit>
     46e:	8d 2f       	mov	r24, r29
     470:	81 d1       	rcall	.+770    	; 0x774 <SPI_transmit>
     472:	8c 2f       	mov	r24, r28
     474:	7f d1       	rcall	.+766    	; 0x774 <SPI_transmit>
     476:	2f 9a       	sbi	0x05, 7	; 5
     478:	df 91       	pop	r29
     47a:	cf 91       	pop	r28
     47c:	08 95       	ret

0000047e <MCP_bitModify>:
}

void MCP_bitModify(uint8_t address, uint8_t mask, uint8_t data) {
     47e:	1f 93       	push	r17
     480:	cf 93       	push	r28
     482:	df 93       	push	r29
     484:	18 2f       	mov	r17, r24
     486:	d6 2f       	mov	r29, r22
     488:	c4 2f       	mov	r28, r20
	// Select CAN controller
	PORTB &= ~(1 << PB7);
     48a:	2f 98       	cbi	0x05, 7	; 5
	
	// Send BIT MODIFY instruction
	SPI_transmit(MCP_BITMOD);
     48c:	85 e0       	ldi	r24, 0x05	; 5
     48e:	72 d1       	rcall	.+740    	; 0x774 <SPI_transmit>
	
	// Send address of register
	SPI_transmit(address);
     490:	81 2f       	mov	r24, r17
     492:	70 d1       	rcall	.+736    	; 0x774 <SPI_transmit>
	
	// Send mask byte
	SPI_transmit(mask);
     494:	8d 2f       	mov	r24, r29
     496:	6e d1       	rcall	.+732    	; 0x774 <SPI_transmit>
	
	// Send data byte
	SPI_transmit(data);
     498:	8c 2f       	mov	r24, r28
     49a:	6c d1       	rcall	.+728    	; 0x774 <SPI_transmit>
     49c:	2f 9a       	sbi	0x05, 7	; 5
	
	// Deselect CAN controller
	PORTB |= (1 << PB7);
     49e:	df 91       	pop	r29
}
     4a0:	cf 91       	pop	r28
     4a2:	1f 91       	pop	r17
     4a4:	08 95       	ret

000004a6 <MOTOR_init>:
     4a6:	82 d1       	rcall	.+772    	; 0x7ac <TWI_Master_Initialise>
	*integral_error += error;
	
	output = (Kp * error) + (T * Ki * (*integral_error));
	
	return output;
}
     4a8:	e1 e0       	ldi	r30, 0x01	; 1
     4aa:	f1 e0       	ldi	r31, 0x01	; 1
     4ac:	80 81       	ld	r24, Z
     4ae:	8a 67       	ori	r24, 0x7A	; 122
     4b0:	80 83       	st	Z, r24
     4b2:	e7 e0       	ldi	r30, 0x07	; 7
     4b4:	f1 e0       	ldi	r31, 0x01	; 1
     4b6:	80 81       	ld	r24, Z
     4b8:	80 83       	st	Z, r24
     4ba:	e2 e0       	ldi	r30, 0x02	; 2
     4bc:	f1 e0       	ldi	r31, 0x01	; 1
     4be:	80 81       	ld	r24, Z
     4c0:	80 61       	ori	r24, 0x10	; 16
     4c2:	80 83       	st	Z, r24
     4c4:	80 81       	ld	r24, Z
     4c6:	80 62       	ori	r24, 0x20	; 32
     4c8:	80 83       	st	Z, r24
     4ca:	80 81       	ld	r24, Z
     4cc:	80 64       	ori	r24, 0x40	; 64
     4ce:	80 83       	st	Z, r24
     4d0:	80 81       	ld	r24, Z
     4d2:	8f 7b       	andi	r24, 0xBF	; 191
     4d4:	80 83       	st	Z, r24
     4d6:	81 e2       	ldi	r24, 0x21	; 33
     4d8:	8a 95       	dec	r24
     4da:	f1 f7       	brne	.-4      	; 0x4d8 <MOTOR_init+0x32>
     4dc:	00 00       	nop
     4de:	80 81       	ld	r24, Z
     4e0:	80 64       	ori	r24, 0x40	; 64
     4e2:	80 83       	st	Z, r24
     4e4:	08 95       	ret

000004e6 <MOTOR_DAC_write>:
     4e6:	cf 93       	push	r28
     4e8:	df 93       	push	r29
     4ea:	00 d0       	rcall	.+0      	; 0x4ec <MOTOR_DAC_write+0x6>
     4ec:	cd b7       	in	r28, 0x3d	; 61
     4ee:	de b7       	in	r29, 0x3e	; 62
     4f0:	90 e5       	ldi	r25, 0x50	; 80
     4f2:	99 83       	std	Y+1, r25	; 0x01
     4f4:	1a 82       	std	Y+2, r1	; 0x02
     4f6:	8b 83       	std	Y+3, r24	; 0x03
     4f8:	63 e0       	ldi	r22, 0x03	; 3
     4fa:	ce 01       	movw	r24, r28
     4fc:	01 96       	adiw	r24, 0x01	; 1
     4fe:	60 d1       	rcall	.+704    	; 0x7c0 <TWI_Start_Transceiver_With_Data>
     500:	0f 90       	pop	r0
     502:	0f 90       	pop	r0
     504:	0f 90       	pop	r0
     506:	df 91       	pop	r29
     508:	cf 91       	pop	r28
     50a:	08 95       	ret

0000050c <MOTOR_set>:
     50c:	cf 93       	push	r28
     50e:	df 93       	push	r29
     510:	eb 01       	movw	r28, r22
     512:	e2 e0       	ldi	r30, 0x02	; 2
     514:	f1 e0       	ldi	r31, 0x01	; 1
     516:	90 81       	ld	r25, Z
     518:	90 61       	ori	r25, 0x10	; 16
     51a:	90 83       	st	Z, r25
     51c:	e4 df       	rcall	.-56     	; 0x4e6 <MOTOR_DAC_write>
     51e:	21 97       	sbiw	r28, 0x01	; 1
     520:	31 f4       	brne	.+12     	; 0x52e <MOTOR_set+0x22>
     522:	e2 e0       	ldi	r30, 0x02	; 2
     524:	f1 e0       	ldi	r31, 0x01	; 1
     526:	80 81       	ld	r24, Z
     528:	82 60       	ori	r24, 0x02	; 2
     52a:	80 83       	st	Z, r24
     52c:	05 c0       	rjmp	.+10     	; 0x538 <MOTOR_set+0x2c>
     52e:	e2 e0       	ldi	r30, 0x02	; 2
     530:	f1 e0       	ldi	r31, 0x01	; 1
     532:	80 81       	ld	r24, Z
     534:	8d 7f       	andi	r24, 0xFD	; 253
     536:	80 83       	st	Z, r24
     538:	df 91       	pop	r29
     53a:	cf 91       	pop	r28
     53c:	08 95       	ret

0000053e <MOTOR_encoder_read>:
     53e:	cf 93       	push	r28
     540:	df 93       	push	r29
     542:	e2 e0       	ldi	r30, 0x02	; 2
     544:	f1 e0       	ldi	r31, 0x01	; 1
     546:	80 81       	ld	r24, Z
     548:	8f 7d       	andi	r24, 0xDF	; 223
     54a:	80 83       	st	Z, r24
     54c:	80 81       	ld	r24, Z
     54e:	87 7f       	andi	r24, 0xF7	; 247
     550:	80 83       	st	Z, r24
     552:	a6 e0       	ldi	r26, 0x06	; 6
     554:	b1 e0       	ldi	r27, 0x01	; 1
     556:	8c 91       	ld	r24, X
     558:	c7 e8       	ldi	r28, 0x87	; 135
     55a:	d3 e1       	ldi	r29, 0x13	; 19
     55c:	21 97       	sbiw	r28, 0x01	; 1
     55e:	f1 f7       	brne	.-4      	; 0x55c <MOTOR_encoder_read+0x1e>
     560:	00 c0       	rjmp	.+0      	; 0x562 <MOTOR_encoder_read+0x24>
     562:	00 00       	nop
     564:	90 81       	ld	r25, Z
     566:	98 60       	ori	r25, 0x08	; 8
     568:	90 83       	st	Z, r25
     56a:	2c 91       	ld	r18, X
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	92 2b       	or	r25, r18
     570:	df 91       	pop	r29
     572:	cf 91       	pop	r28
     574:	08 95       	ret

00000576 <MOTOR_control>:
	float K_d = 0.02;
	float T = 0.003;//0.01;

	int16_t output = 0;
	int16_t error = 0;
	int16_t value = MOTOR_encoder_read();
     576:	e3 df       	rcall	.-58     	; 0x53e <MOTOR_encoder_read>
     578:	8c 01       	movw	r16, r24
	int16_t lastValue = value;
	
	MOTOR_set(0, 0);
     57a:	60 e0       	ldi	r22, 0x00	; 0
     57c:	70 e0       	ldi	r23, 0x00	; 0
     57e:	80 e0       	ldi	r24, 0x00	; 0
     580:	c5 df       	rcall	.-118    	; 0x50c <MOTOR_set>
	
	printf("waiting for game start\n\r");
     582:	81 e7       	ldi	r24, 0x71	; 113
     584:	92 e0       	ldi	r25, 0x02	; 2
     586:	9f 93       	push	r25
     588:	8f 93       	push	r24
     58a:	d7 d3       	rcall	.+1966   	; 0xd3a <printf>
	while (!GAME_START); // Do nothing
     58c:	0f 90       	pop	r0
     58e:	0f 90       	pop	r0
     590:	80 91 d4 02 	lds	r24, 0x02D4	; 0x8002d4 <__data_end>
     594:	90 91 d5 02 	lds	r25, 0x02D5	; 0x8002d5 <__data_end+0x1>
     598:	89 2b       	or	r24, r25
     59a:	d1 f3       	breq	.-12     	; 0x590 <MOTOR_control+0x1a>
	printf("game starting\n\r");
     59c:	8a e8       	ldi	r24, 0x8A	; 138
     59e:	92 e0       	ldi	r25, 0x02	; 2
     5a0:	9f 93       	push	r25
     5a2:	8f 93       	push	r24
     5a4:	ca d3       	rcall	.+1940   	; 0xd3a <printf>

	// Reset encoder value right after we start
	PORTH &= ~(1 << _RST);
     5a6:	e2 e0       	ldi	r30, 0x02	; 2
     5a8:	f1 e0       	ldi	r31, 0x01	; 1
     5aa:	80 81       	ld	r24, Z
     5ac:	8f 7b       	andi	r24, 0xBF	; 191
     5ae:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5b0:	21 e2       	ldi	r18, 0x21	; 33
     5b2:	2a 95       	dec	r18
     5b4:	f1 f7       	brne	.-4      	; 0x5b2 <MOTOR_control+0x3c>
     5b6:	00 00       	nop
	_delay_us(100);
	PORTH |= (1 << _RST);
     5b8:	80 81       	ld	r24, Z
     5ba:	80 64       	ori	r24, 0x40	; 64
     5bc:	80 83       	st	Z, r24

	uint16_t reference = (255 - SLIDER_POS) * 35;
     5be:	80 91 dd 02 	lds	r24, 0x02DD	; 0x8002dd <SLIDER_POS>
     5c2:	0f 90       	pop	r0
     5c4:	0f 90       	pop	r0
}
*/

void MOTOR_control() {
	int last_error = 0;
	float integral_error = 0;
     5c6:	b1 2c       	mov	r11, r1
     5c8:	a1 2c       	mov	r10, r1
     5ca:	91 2c       	mov	r9, r1
     5cc:	81 2c       	mov	r8, r1
	//printf("reference = %6d\r", reference);
	while (1) {
		TIM8_WriteTCNT0(0);
		value = MOTOR_encoder_read();
		reference = (255 - SLIDER_POS) * 35;	
		error = reference - value;
     5ce:	cc 24       	eor	r12, r12
     5d0:	ca 94       	dec	r12
     5d2:	d1 2c       	mov	r13, r1
     5d4:	0f 2e       	mov	r0, r31
     5d6:	f3 e2       	ldi	r31, 0x23	; 35
     5d8:	3f 2e       	mov	r3, r31
	PORTH |= (1 << _RST);

	uint16_t reference = (255 - SLIDER_POS) * 35;
	//printf("reference = %6d\r", reference);
	while (1) {
		TIM8_WriteTCNT0(0);
     5da:	f0 2d       	mov	r31, r0
     5dc:	21 2c       	mov	r2, r1
     5de:	80 e0       	ldi	r24, 0x00	; 0
     5e0:	90 e0       	ldi	r25, 0x00	; 0
		value = MOTOR_encoder_read();
     5e2:	d7 d0       	rcall	.+430    	; 0x792 <TIM8_WriteTCNT0>
     5e4:	ac df       	rcall	.-168    	; 0x53e <MOTOR_encoder_read>
     5e6:	ec 01       	movw	r28, r24
		reference = (255 - SLIDER_POS) * 35;	
     5e8:	80 91 dd 02 	lds	r24, 0x02DD	; 0x8002dd <SLIDER_POS>
		error = reference - value;
     5ec:	96 01       	movw	r18, r12
     5ee:	28 1b       	sub	r18, r24
     5f0:	31 09       	sbc	r19, r1
     5f2:	32 9e       	mul	r3, r18
     5f4:	70 01       	movw	r14, r0
     5f6:	33 9e       	mul	r3, r19
     5f8:	f0 0c       	add	r15, r0
     5fa:	11 24       	eor	r1, r1
     5fc:	ec 1a       	sub	r14, r28
     5fe:	fd 0a       	sbc	r15, r29
		if (error == 0){
			integral_error = 0;
		}
		else{
			integral_error += error;
     600:	91 f0       	breq	.+36     	; 0x626 <MOTOR_control+0xb0>
     602:	b7 01       	movw	r22, r14
     604:	0f 2c       	mov	r0, r15
     606:	00 0c       	add	r0, r0
     608:	88 0b       	sbc	r24, r24
     60a:	99 0b       	sbc	r25, r25
     60c:	55 d2       	rcall	.+1194   	; 0xab8 <__floatsisf>
     60e:	9b 01       	movw	r18, r22
     610:	ac 01       	movw	r20, r24
     612:	6b 2d       	mov	r22, r11
     614:	7a 2d       	mov	r23, r10
     616:	89 2d       	mov	r24, r9
     618:	98 2d       	mov	r25, r8
     61a:	b7 d1       	rcall	.+878    	; 0x98a <__addsf3>
     61c:	b6 2e       	mov	r11, r22
     61e:	a7 2e       	mov	r10, r23
     620:	98 2e       	mov	r9, r24
     622:	89 2e       	mov	r8, r25
     624:	04 c0       	rjmp	.+8      	; 0x62e <MOTOR_control+0xb8>
		TIM8_WriteTCNT0(0);
		value = MOTOR_encoder_read();
		reference = (255 - SLIDER_POS) * 35;	
		error = reference - value;
		if (error == 0){
			integral_error = 0;
     626:	b2 2c       	mov	r11, r2
     628:	a1 2c       	mov	r10, r1
     62a:	91 2c       	mov	r9, r1
		}
		else{
			integral_error += error;
		}
		output = (Kp * error) + (T * Ki * integral_error) - (K_d * (value - lastValue));
     62c:	81 2c       	mov	r8, r1
     62e:	b7 01       	movw	r22, r14
     630:	ff 0c       	add	r15, r15
     632:	88 0b       	sbc	r24, r24
     634:	99 0b       	sbc	r25, r25
     636:	40 d2       	rcall	.+1152   	; 0xab8 <__floatsisf>
     638:	2f e8       	ldi	r18, 0x8F	; 143
     63a:	32 ec       	ldi	r19, 0xC2	; 194
     63c:	45 ef       	ldi	r20, 0xF5	; 245
     63e:	5c e3       	ldi	r21, 0x3C	; 60
     640:	c7 d2       	rcall	.+1422   	; 0xbd0 <__mulsf3>
     642:	2b 01       	movw	r4, r22
     644:	3c 01       	movw	r6, r24
     646:	2b ef       	ldi	r18, 0xFB	; 251
     648:	3d ee       	ldi	r19, 0xED	; 237
     64a:	4b ee       	ldi	r20, 0xEB	; 235
     64c:	59 e3       	ldi	r21, 0x39	; 57
     64e:	6b 2d       	mov	r22, r11
     650:	7a 2d       	mov	r23, r10
     652:	89 2d       	mov	r24, r9
     654:	98 2d       	mov	r25, r8
     656:	bc d2       	rcall	.+1400   	; 0xbd0 <__mulsf3>
     658:	9b 01       	movw	r18, r22
     65a:	ac 01       	movw	r20, r24
     65c:	c3 01       	movw	r24, r6
     65e:	b2 01       	movw	r22, r4
     660:	94 d1       	rcall	.+808    	; 0x98a <__addsf3>
     662:	2b 01       	movw	r4, r22
     664:	3c 01       	movw	r6, r24
     666:	be 01       	movw	r22, r28
     668:	60 1b       	sub	r22, r16
     66a:	71 0b       	sbc	r23, r17
     66c:	07 2e       	mov	r0, r23
     66e:	00 0c       	add	r0, r0
     670:	88 0b       	sbc	r24, r24
     672:	99 0b       	sbc	r25, r25
     674:	21 d2       	rcall	.+1090   	; 0xab8 <__floatsisf>
     676:	2a e0       	ldi	r18, 0x0A	; 10
     678:	37 ed       	ldi	r19, 0xD7	; 215
     67a:	43 ea       	ldi	r20, 0xA3	; 163
     67c:	5c e3       	ldi	r21, 0x3C	; 60
     67e:	a8 d2       	rcall	.+1360   	; 0xbd0 <__mulsf3>
     680:	9b 01       	movw	r18, r22
     682:	ac 01       	movw	r20, r24
     684:	c3 01       	movw	r24, r6
     686:	b2 01       	movw	r22, r4
     688:	7f d1       	rcall	.+766    	; 0x988 <__subsf3>
     68a:	e3 d1       	rcall	.+966    	; 0xa52 <__fixsfsi>
     68c:	dc 01       	movw	r26, r24
     68e:	cb 01       	movw	r24, r22
     690:	ac 01       	movw	r20, r24
		//printf("reference=%4d,slider_pos=%3d, controller output=%4d\r", reference, SLIDER_POS, output);
		//_delay_ms(200);
		///*
		if (abs(output) == output){
     692:	9c 01       	movw	r18, r24
     694:	99 23       	and	r25, r25
     696:	24 f4       	brge	.+8      	; 0x6a0 <MOTOR_control+0x12a>
     698:	22 27       	eor	r18, r18
     69a:	33 27       	eor	r19, r19
     69c:	28 1b       	sub	r18, r24
     69e:	39 0b       	sbc	r19, r25
     6a0:	42 17       	cp	r20, r18
			if (output > 255){
     6a2:	53 07       	cpc	r21, r19
     6a4:	69 f4       	brne	.+26     	; 0x6c0 <MOTOR_control+0x14a>
     6a6:	4f 3f       	cpi	r20, 0xFF	; 255
				MOTOR_set(255, 0);
     6a8:	51 05       	cpc	r21, r1
     6aa:	31 f0       	breq	.+12     	; 0x6b8 <MOTOR_control+0x142>
     6ac:	2c f0       	brlt	.+10     	; 0x6b8 <MOTOR_control+0x142>
     6ae:	60 e0       	ldi	r22, 0x00	; 0
     6b0:	70 e0       	ldi	r23, 0x00	; 0
			}
			else{
				MOTOR_set(output, 0);				
     6b2:	8f ef       	ldi	r24, 0xFF	; 255
     6b4:	2b df       	rcall	.-426    	; 0x50c <MOTOR_set>
     6b6:	10 c0       	rjmp	.+32     	; 0x6d8 <MOTOR_control+0x162>
     6b8:	60 e0       	ldi	r22, 0x00	; 0
     6ba:	70 e0       	ldi	r23, 0x00	; 0
			}
		}
		else{
			if (output < (-255)){
     6bc:	27 df       	rcall	.-434    	; 0x50c <MOTOR_set>
     6be:	0c c0       	rjmp	.+24     	; 0x6d8 <MOTOR_control+0x162>
     6c0:	41 30       	cpi	r20, 0x01	; 1
				MOTOR_set(255, 1);
     6c2:	5f 4f       	sbci	r21, 0xFF	; 255
     6c4:	2c f4       	brge	.+10     	; 0x6d0 <MOTOR_control+0x15a>
     6c6:	61 e0       	ldi	r22, 0x01	; 1
     6c8:	70 e0       	ldi	r23, 0x00	; 0
     6ca:	8f ef       	ldi	r24, 0xFF	; 255
     6cc:	1f df       	rcall	.-450    	; 0x50c <MOTOR_set>
			}
			else{
				MOTOR_set(abs(output), 1);
     6ce:	04 c0       	rjmp	.+8      	; 0x6d8 <MOTOR_control+0x162>
     6d0:	61 e0       	ldi	r22, 0x01	; 1
     6d2:	70 e0       	ldi	r23, 0x00	; 0
     6d4:	82 2f       	mov	r24, r18
     6d6:	1a df       	rcall	.-460    	; 0x50c <MOTOR_set>
			}
		}
		//*/

		while(TIM8_ReadTCNT0() < 50);	//OBSOBS her 157 for å få ca T = 0.01
     6d8:	62 d0       	rcall	.+196    	; 0x79e <TIM8_ReadTCNT0>
     6da:	c2 97       	sbiw	r24, 0x32	; 50
     6dc:	ec f3       	brlt	.-6      	; 0x6d8 <MOTOR_control+0x162>
     6de:	7f cf       	rjmp	.-258    	; 0x5de <MOTOR_control+0x68>

000006e0 <PWM_init>:

#include <avr/io.h>

void PWM_init(void) {
	// Set PB5 as output for PWM signal
	DDRB |= (1 << PB6);
     6e0:	26 9a       	sbi	0x04, 6	; 4

	// Set polarity (non inverting) and lower bits for mode 14 (fast PWM)
	TCCR1A |= (1 << COM1B1) | (1 << WGM11);
     6e2:	e0 e8       	ldi	r30, 0x80	; 128
     6e4:	f0 e0       	ldi	r31, 0x00	; 0
     6e6:	80 81       	ld	r24, Z
     6e8:	82 62       	ori	r24, 0x22	; 34
     6ea:	80 83       	st	Z, r24

	// Set upper bits for mode 14 and set prescaler f_osc/8
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS11);
     6ec:	e1 e8       	ldi	r30, 0x81	; 129
     6ee:	f0 e0       	ldi	r31, 0x00	; 0
     6f0:	80 81       	ld	r24, Z
     6f2:	8a 61       	ori	r24, 0x1A	; 26
     6f4:	80 83       	st	Z, r24
	
	// Set input capture register 5 to 40 000 (this should create a compare match every 20 ms)
	ICR1 = 0x9C40;
     6f6:	80 e4       	ldi	r24, 0x40	; 64
     6f8:	9c e9       	ldi	r25, 0x9C	; 156
     6fa:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     6fe:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
     702:	08 95       	ret

00000704 <PWM_set_duty_cycle>:
}

// duty cycle = {0, 100}
void PWM_set_duty_cycle(unsigned int duty_cycle)  {
	if (duty_cycle < 100) {
     704:	84 36       	cpi	r24, 0x64	; 100
     706:	91 05       	cpc	r25, r1
     708:	c8 f4       	brcc	.+50     	; 0x73c <PWM_set_duty_cycle+0x38>
		uint16_t d = (duty_cycle*0.012 + 0.9)*2000;
     70a:	bc 01       	movw	r22, r24
     70c:	80 e0       	ldi	r24, 0x00	; 0
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	d1 d1       	rcall	.+930    	; 0xab4 <__floatunsisf>
     712:	26 ea       	ldi	r18, 0xA6	; 166
     714:	3b e9       	ldi	r19, 0x9B	; 155
     716:	44 e4       	ldi	r20, 0x44	; 68
     718:	5c e3       	ldi	r21, 0x3C	; 60
     71a:	5a d2       	rcall	.+1204   	; 0xbd0 <__mulsf3>
     71c:	26 e6       	ldi	r18, 0x66	; 102
     71e:	36 e6       	ldi	r19, 0x66	; 102
     720:	46 e6       	ldi	r20, 0x66	; 102
     722:	5f e3       	ldi	r21, 0x3F	; 63
     724:	32 d1       	rcall	.+612    	; 0x98a <__addsf3>
     726:	20 e0       	ldi	r18, 0x00	; 0
     728:	30 e0       	ldi	r19, 0x00	; 0
     72a:	4a ef       	ldi	r20, 0xFA	; 250
     72c:	54 e4       	ldi	r21, 0x44	; 68
     72e:	50 d2       	rcall	.+1184   	; 0xbd0 <__mulsf3>
     730:	95 d1       	rcall	.+810    	; 0xa5c <__fixunssfsi>

		// New duty cycle is automatically set at new period (BOTTOM)
		OCR1B = d;
     732:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
     736:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
	} else {
		printf("Error: PWM duty cycle is too large\n\r");
     73a:	08 95       	ret
     73c:	8a e9       	ldi	r24, 0x9A	; 154
     73e:	92 e0       	ldi	r25, 0x02	; 2
     740:	9f 93       	push	r25
     742:	8f 93       	push	r24
     744:	fa d2       	rcall	.+1524   	; 0xd3a <printf>
     746:	0f 90       	pop	r0
     748:	0f 90       	pop	r0
     74a:	08 95       	ret

0000074c <SPI_MasterInit>:
#include "interrupt.h"
#include <avr/io.h>

void SPI_MasterInit(void) {
	// Set PB7 (/SS), PB2 (MOSI) and PB1 (SCK) as output
	DDRB |= (1 << DDB7) | (1 << DDB2) | (1 << DDB1) | (1 << DDB0);
     74c:	84 b1       	in	r24, 0x04	; 4
     74e:	87 68       	ori	r24, 0x87	; 135
     750:	84 b9       	out	0x04, r24	; 4
	
	// Set PB3 (MISO) as input
	DDRB &= ~(1 << DDB3);
     752:	23 98       	cbi	0x04, 3	; 4
	
	// Select Master SPI mode, SPI enable
	SPCR |= (1 << MSTR) | (1 << SPE);
     754:	8c b5       	in	r24, 0x2c	; 44
     756:	80 65       	ori	r24, 0x50	; 80
     758:	8c bd       	out	0x2c, r24	; 44
	
	// Transmit MSB of the data word first
	SPCR &= ~(1 << DORD);
     75a:	8c b5       	in	r24, 0x2c	; 44
     75c:	8f 7d       	andi	r24, 0xDF	; 223
     75e:	8c bd       	out	0x2c, r24	; 44
	
	// Configure clock polarity (SCK is low when idle)
	SPCR &= ~(1 << CPOL);
     760:	8c b5       	in	r24, 0x2c	; 44
     762:	87 7f       	andi	r24, 0xF7	; 247
     764:	8c bd       	out	0x2c, r24	; 44
	
	// Configure clock phase (data is sampled on leading edge)
	SPCR &= ~(1 << CPHA);
     766:	8c b5       	in	r24, 0x2c	; 44
     768:	8b 7f       	andi	r24, 0xFB	; 251
     76a:	8c bd       	out	0x2c, r24	; 44
	
	// Configure SCK rate (f_osc/16)
	SPCR |= (1 << SPR0);
     76c:	8c b5       	in	r24, 0x2c	; 44
     76e:	81 60       	ori	r24, 0x01	; 1
     770:	8c bd       	out	0x2c, r24	; 44
     772:	08 95       	ret

00000774 <SPI_transmit>:
}

void SPI_transmit(uint8_t data) {
	// Initiate data transmission
	SPDR = data;
     774:	8e bd       	out	0x2e, r24	; 46
	
	// Wait for transmission complete
	while (!(SPSR & (1 << SPIF)));
     776:	0d b4       	in	r0, 0x2d	; 45
     778:	07 fe       	sbrs	r0, 7
     77a:	fd cf       	rjmp	.-6      	; 0x776 <SPI_transmit+0x2>
}	
     77c:	08 95       	ret

0000077e <SPI_read>:

uint8_t SPI_read(void) {
	SPDR = 0xFF; // Send dummy byte
     77e:	8f ef       	ldi	r24, 0xFF	; 255
     780:	8e bd       	out	0x2e, r24	; 46
	
	// Wait for transmission complete
	while (!(SPSR & (1 << SPIF)));
     782:	0d b4       	in	r0, 0x2d	; 45
     784:	07 fe       	sbrs	r0, 7
     786:	fd cf       	rjmp	.-6      	; 0x782 <SPI_read+0x4>
	
	return SPDR;
     788:	8e b5       	in	r24, 0x2e	; 46
	// SPIF bit in SPSR register is reset when accessing SPDR
}
     78a:	08 95       	ret

0000078c <timer_0division1024Init>:
#include <avr/interrupt.h>

void timer_0division1024Init(void) {

	// start the timer
	TCCR0B = 0b00000101; //normal mode, prescalar 1024
     78c:	85 e0       	ldi	r24, 0x05	; 5
     78e:	85 bd       	out	0x25, r24	; 37
     790:	08 95       	ret

00000792 <TIM8_WriteTCNT0>:
void TIM8_WriteTCNT0(uint8_t i)
{
	unsigned char sreg;
	//uint8_t i;
	/* Save Global Interrupt Flag */
	sreg = SREG;
     792:	9f b7       	in	r25, 0x3f	; 63
	/* Disable interrupts */
	cli();
     794:	f8 94       	cli
	/* Set TCNTn to i */
	TCNT0 = i;
     796:	86 bd       	out	0x26, r24	; 38
	/* Restore Global Interrupt Flag */
	SREG = sreg;
     798:	9f bf       	out	0x3f, r25	; 63
	sei();
     79a:	78 94       	sei
     79c:	08 95       	ret

0000079e <TIM8_ReadTCNT0>:
unsigned int TIM8_ReadTCNT0(void)
{
	unsigned char sreg;
	uint8_t i;
	/* Save Global Interrupt Flag */
	sreg = SREG;
     79e:	9f b7       	in	r25, 0x3f	; 63
	/* Disable interrupts */
	cli();
     7a0:	f8 94       	cli
	/* Read TCNTn into i */
	i = TCNT0;
     7a2:	86 b5       	in	r24, 0x26	; 38
	/* Restore Global Interrupt Flag */
	SREG = sreg;
     7a4:	9f bf       	out	0x3f, r25	; 63
	sei();
     7a6:	78 94       	sei
	return i;
}
     7a8:	90 e0       	ldi	r25, 0x00	; 0
     7aa:	08 95       	ret

000007ac <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     7ac:	8c e0       	ldi	r24, 0x0C	; 12
     7ae:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     7b2:	8f ef       	ldi	r24, 0xFF	; 255
     7b4:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     7b8:	84 e0       	ldi	r24, 0x04	; 4
     7ba:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     7be:	08 95       	ret

000007c0 <TWI_Start_Transceiver_With_Data>:
     7c0:	dc 01       	movw	r26, r24
     7c2:	ec eb       	ldi	r30, 0xBC	; 188
     7c4:	f0 e0       	ldi	r31, 0x00	; 0
     7c6:	90 81       	ld	r25, Z
     7c8:	90 fd       	sbrc	r25, 0
     7ca:	fd cf       	rjmp	.-6      	; 0x7c6 <TWI_Start_Transceiver_With_Data+0x6>
     7cc:	60 93 d8 02 	sts	0x02D8, r22	; 0x8002d8 <TWI_msgSize>
     7d0:	8c 91       	ld	r24, X
     7d2:	80 93 d9 02 	sts	0x02D9, r24	; 0x8002d9 <TWI_buf>
     7d6:	80 fd       	sbrc	r24, 0
     7d8:	0c c0       	rjmp	.+24     	; 0x7f2 <TWI_Start_Transceiver_With_Data+0x32>
     7da:	62 30       	cpi	r22, 0x02	; 2
     7dc:	50 f0       	brcs	.+20     	; 0x7f2 <TWI_Start_Transceiver_With_Data+0x32>
     7de:	fd 01       	movw	r30, r26
     7e0:	31 96       	adiw	r30, 0x01	; 1
     7e2:	aa ed       	ldi	r26, 0xDA	; 218
     7e4:	b2 e0       	ldi	r27, 0x02	; 2
     7e6:	81 e0       	ldi	r24, 0x01	; 1
     7e8:	91 91       	ld	r25, Z+
     7ea:	9d 93       	st	X+, r25
     7ec:	8f 5f       	subi	r24, 0xFF	; 255
     7ee:	68 13       	cpse	r22, r24
     7f0:	fb cf       	rjmp	.-10     	; 0x7e8 <TWI_Start_Transceiver_With_Data+0x28>
     7f2:	10 92 d7 02 	sts	0x02D7, r1	; 0x8002d7 <TWI_statusReg>
     7f6:	88 ef       	ldi	r24, 0xF8	; 248
     7f8:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     7fc:	85 ea       	ldi	r24, 0xA5	; 165
     7fe:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     802:	08 95       	ret

00000804 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     804:	1f 92       	push	r1
     806:	0f 92       	push	r0
     808:	0f b6       	in	r0, 0x3f	; 63
     80a:	0f 92       	push	r0
     80c:	11 24       	eor	r1, r1
     80e:	0b b6       	in	r0, 0x3b	; 59
     810:	0f 92       	push	r0
     812:	2f 93       	push	r18
     814:	3f 93       	push	r19
     816:	8f 93       	push	r24
     818:	9f 93       	push	r25
     81a:	af 93       	push	r26
     81c:	bf 93       	push	r27
     81e:	ef 93       	push	r30
     820:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     822:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     826:	8e 2f       	mov	r24, r30
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	fc 01       	movw	r30, r24
     82c:	38 97       	sbiw	r30, 0x08	; 8
     82e:	e1 35       	cpi	r30, 0x51	; 81
     830:	f1 05       	cpc	r31, r1
     832:	08 f0       	brcs	.+2      	; 0x836 <__vector_39+0x32>
     834:	57 c0       	rjmp	.+174    	; 0x8e4 <__vector_39+0xe0>
     836:	88 27       	eor	r24, r24
     838:	ee 58       	subi	r30, 0x8E	; 142
     83a:	ff 4f       	sbci	r31, 0xFF	; 255
     83c:	8f 4f       	sbci	r24, 0xFF	; 255
     83e:	2b c2       	rjmp	.+1110   	; 0xc96 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     840:	10 92 d6 02 	sts	0x02D6, r1	; 0x8002d6 <TWI_bufPtr.1678>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     844:	e0 91 d6 02 	lds	r30, 0x02D6	; 0x8002d6 <TWI_bufPtr.1678>
     848:	80 91 d8 02 	lds	r24, 0x02D8	; 0x8002d8 <TWI_msgSize>
     84c:	e8 17       	cp	r30, r24
     84e:	70 f4       	brcc	.+28     	; 0x86c <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     850:	81 e0       	ldi	r24, 0x01	; 1
     852:	8e 0f       	add	r24, r30
     854:	80 93 d6 02 	sts	0x02D6, r24	; 0x8002d6 <TWI_bufPtr.1678>
     858:	f0 e0       	ldi	r31, 0x00	; 0
     85a:	e7 52       	subi	r30, 0x27	; 39
     85c:	fd 4f       	sbci	r31, 0xFD	; 253
     85e:	80 81       	ld	r24, Z
     860:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     864:	85 e8       	ldi	r24, 0x85	; 133
     866:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     86a:	43 c0       	rjmp	.+134    	; 0x8f2 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     86c:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <TWI_statusReg>
     870:	81 60       	ori	r24, 0x01	; 1
     872:	80 93 d7 02 	sts	0x02D7, r24	; 0x8002d7 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     876:	84 e9       	ldi	r24, 0x94	; 148
     878:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     87c:	3a c0       	rjmp	.+116    	; 0x8f2 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     87e:	e0 91 d6 02 	lds	r30, 0x02D6	; 0x8002d6 <TWI_bufPtr.1678>
     882:	81 e0       	ldi	r24, 0x01	; 1
     884:	8e 0f       	add	r24, r30
     886:	80 93 d6 02 	sts	0x02D6, r24	; 0x8002d6 <TWI_bufPtr.1678>
     88a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     88e:	f0 e0       	ldi	r31, 0x00	; 0
     890:	e7 52       	subi	r30, 0x27	; 39
     892:	fd 4f       	sbci	r31, 0xFD	; 253
     894:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     896:	20 91 d6 02 	lds	r18, 0x02D6	; 0x8002d6 <TWI_bufPtr.1678>
     89a:	30 e0       	ldi	r19, 0x00	; 0
     89c:	80 91 d8 02 	lds	r24, 0x02D8	; 0x8002d8 <TWI_msgSize>
     8a0:	90 e0       	ldi	r25, 0x00	; 0
     8a2:	01 97       	sbiw	r24, 0x01	; 1
     8a4:	28 17       	cp	r18, r24
     8a6:	39 07       	cpc	r19, r25
     8a8:	24 f4       	brge	.+8      	; 0x8b2 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8aa:	85 ec       	ldi	r24, 0xC5	; 197
     8ac:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     8b0:	20 c0       	rjmp	.+64     	; 0x8f2 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8b2:	85 e8       	ldi	r24, 0x85	; 133
     8b4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     8b8:	1c c0       	rjmp	.+56     	; 0x8f2 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     8ba:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     8be:	e0 91 d6 02 	lds	r30, 0x02D6	; 0x8002d6 <TWI_bufPtr.1678>
     8c2:	f0 e0       	ldi	r31, 0x00	; 0
     8c4:	e7 52       	subi	r30, 0x27	; 39
     8c6:	fd 4f       	sbci	r31, 0xFD	; 253
     8c8:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8ca:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <TWI_statusReg>
     8ce:	81 60       	ori	r24, 0x01	; 1
     8d0:	80 93 d7 02 	sts	0x02D7, r24	; 0x8002d7 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8d4:	84 e9       	ldi	r24, 0x94	; 148
     8d6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     8da:	0b c0       	rjmp	.+22     	; 0x8f2 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8dc:	85 ea       	ldi	r24, 0xA5	; 165
     8de:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     8e2:	07 c0       	rjmp	.+14     	; 0x8f2 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     8e4:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     8e8:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     8ec:	84 e0       	ldi	r24, 0x04	; 4
     8ee:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     8f2:	ff 91       	pop	r31
     8f4:	ef 91       	pop	r30
     8f6:	bf 91       	pop	r27
     8f8:	af 91       	pop	r26
     8fa:	9f 91       	pop	r25
     8fc:	8f 91       	pop	r24
     8fe:	3f 91       	pop	r19
     900:	2f 91       	pop	r18
     902:	0f 90       	pop	r0
     904:	0b be       	out	0x3b, r0	; 59
     906:	0f 90       	pop	r0
     908:	0f be       	out	0x3f, r0	; 63
     90a:	0f 90       	pop	r0
     90c:	1f 90       	pop	r1
     90e:	18 95       	reti

00000910 <UART_transmit>:
#include <util/delay.h>
#include "uart.h"

void UART_transmit(unsigned char data) {
	// Wait for empty transmit buffer
	while ( ! (UCSR0A & (1<<UDRE0))) {
     910:	e0 ec       	ldi	r30, 0xC0	; 192
     912:	f0 e0       	ldi	r31, 0x00	; 0
     914:	90 81       	ld	r25, Z
     916:	95 ff       	sbrs	r25, 5
     918:	fd cf       	rjmp	.-6      	; 0x914 <UART_transmit+0x4>
		// waiting...
	}
	// Put data into buffer, sends the data
	UDR0 = data;
     91a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     91e:	08 95       	ret

00000920 <UART_receive>:
}

unsigned char UART_receive(void) {
	// Wait for data to be received
	while(!(UCSR0A & (1 << RXC0))) {
     920:	e0 ec       	ldi	r30, 0xC0	; 192
     922:	f0 e0       	ldi	r31, 0x00	; 0
     924:	80 81       	ld	r24, Z
     926:	88 23       	and	r24, r24
     928:	ec f7       	brge	.-6      	; 0x924 <UART_receive+0x4>
		// wait...
	}
	return UDR0;
     92a:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
}
     92e:	08 95       	ret

00000930 <UART_init>:

void UART_init(unsigned int ubrr) {
	// Set baud rate
	UBRR0H = ubrr>>8;
     930:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = ubrr;
     934:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
     938:	88 e1       	ldi	r24, 0x18	; 24
     93a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	// Set frame format: 8data, 2stop bit
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     93e:	8e e0       	ldi	r24, 0x0E	; 14
     940:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	fdevopen(UART_transmit, UART_receive);
     944:	60 e9       	ldi	r22, 0x90	; 144
     946:	74 e0       	ldi	r23, 0x04	; 4
     948:	88 e8       	ldi	r24, 0x88	; 136
     94a:	94 e0       	ldi	r25, 0x04	; 4
     94c:	ac c1       	rjmp	.+856    	; 0xca6 <fdevopen>
     94e:	08 95       	ret

00000950 <main>:
#define MYUBRR 103

int main(void)
{
	
	UART_init(MYUBRR);
     950:	87 e6       	ldi	r24, 0x67	; 103
     952:	90 e0       	ldi	r25, 0x00	; 0
     954:	ed df       	rcall	.-38     	; 0x930 <UART_init>
	printf("Node 2 starting...\n\r");
     956:	8f eb       	ldi	r24, 0xBF	; 191
     958:	92 e0       	ldi	r25, 0x02	; 2
     95a:	9f 93       	push	r25
     95c:	8f 93       	push	r24
	INTERRUPT_init();
     95e:	ed d1       	rcall	.+986    	; 0xd3a <printf>
	CAN_init(MODE_NORMAL);
     960:	bb dc       	rcall	.-1674   	; 0x2d8 <INTERRUPT_init>
	PWM_init();
     962:	80 e0       	ldi	r24, 0x00	; 0
	IR_init();
     964:	31 dc       	rcall	.-1950   	; 0x1c8 <CAN_init>
     966:	bc de       	rcall	.-648    	; 0x6e0 <PWM_init>
	MOTOR_init();
     968:	59 dd       	rcall	.-1358   	; 0x41c <IR_init>
     96a:	9d dd       	rcall	.-1222   	; 0x4a6 <MOTOR_init>
	timer_0division1024Init();
     96c:	0f df       	rcall	.-482    	; 0x78c <timer_0division1024Init>
     96e:	03 de       	rcall	.-1018   	; 0x576 <MOTOR_control>
	MOTOR_control();
     970:	0f 90       	pop	r0
     972:	0f 90       	pop	r0
     974:	2f ef       	ldi	r18, 0xFF	; 255
     976:	80 e7       	ldi	r24, 0x70	; 112
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     978:	92 e0       	ldi	r25, 0x02	; 2
     97a:	21 50       	subi	r18, 0x01	; 1
     97c:	80 40       	sbci	r24, 0x00	; 0
     97e:	90 40       	sbci	r25, 0x00	; 0
     980:	e1 f7       	brne	.-8      	; 0x97a <main+0x2a>
     982:	00 c0       	rjmp	.+0      	; 0x984 <main+0x34>
     984:	00 00       	nop
     986:	f6 cf       	rjmp	.-20     	; 0x974 <main+0x24>

00000988 <__subsf3>:
     988:	50 58       	subi	r21, 0x80	; 128

0000098a <__addsf3>:
     98a:	bb 27       	eor	r27, r27
     98c:	aa 27       	eor	r26, r26
     98e:	0e d0       	rcall	.+28     	; 0x9ac <__addsf3x>
     990:	e5 c0       	rjmp	.+458    	; 0xb5c <__fp_round>
     992:	d6 d0       	rcall	.+428    	; 0xb40 <__fp_pscA>
     994:	30 f0       	brcs	.+12     	; 0x9a2 <__addsf3+0x18>
     996:	db d0       	rcall	.+438    	; 0xb4e <__fp_pscB>
     998:	20 f0       	brcs	.+8      	; 0x9a2 <__addsf3+0x18>
     99a:	31 f4       	brne	.+12     	; 0x9a8 <__addsf3+0x1e>
     99c:	9f 3f       	cpi	r25, 0xFF	; 255
     99e:	11 f4       	brne	.+4      	; 0x9a4 <__addsf3+0x1a>
     9a0:	1e f4       	brtc	.+6      	; 0x9a8 <__addsf3+0x1e>
     9a2:	cb c0       	rjmp	.+406    	; 0xb3a <__fp_nan>
     9a4:	0e f4       	brtc	.+2      	; 0x9a8 <__addsf3+0x1e>
     9a6:	e0 95       	com	r30
     9a8:	e7 fb       	bst	r30, 7
     9aa:	c1 c0       	rjmp	.+386    	; 0xb2e <__fp_inf>

000009ac <__addsf3x>:
     9ac:	e9 2f       	mov	r30, r25
     9ae:	e7 d0       	rcall	.+462    	; 0xb7e <__fp_split3>
     9b0:	80 f3       	brcs	.-32     	; 0x992 <__addsf3+0x8>
     9b2:	ba 17       	cp	r27, r26
     9b4:	62 07       	cpc	r22, r18
     9b6:	73 07       	cpc	r23, r19
     9b8:	84 07       	cpc	r24, r20
     9ba:	95 07       	cpc	r25, r21
     9bc:	18 f0       	brcs	.+6      	; 0x9c4 <__addsf3x+0x18>
     9be:	71 f4       	brne	.+28     	; 0x9dc <__addsf3x+0x30>
     9c0:	9e f5       	brtc	.+102    	; 0xa28 <__addsf3x+0x7c>
     9c2:	ff c0       	rjmp	.+510    	; 0xbc2 <__fp_zero>
     9c4:	0e f4       	brtc	.+2      	; 0x9c8 <__addsf3x+0x1c>
     9c6:	e0 95       	com	r30
     9c8:	0b 2e       	mov	r0, r27
     9ca:	ba 2f       	mov	r27, r26
     9cc:	a0 2d       	mov	r26, r0
     9ce:	0b 01       	movw	r0, r22
     9d0:	b9 01       	movw	r22, r18
     9d2:	90 01       	movw	r18, r0
     9d4:	0c 01       	movw	r0, r24
     9d6:	ca 01       	movw	r24, r20
     9d8:	a0 01       	movw	r20, r0
     9da:	11 24       	eor	r1, r1
     9dc:	ff 27       	eor	r31, r31
     9de:	59 1b       	sub	r21, r25
     9e0:	99 f0       	breq	.+38     	; 0xa08 <__addsf3x+0x5c>
     9e2:	59 3f       	cpi	r21, 0xF9	; 249
     9e4:	50 f4       	brcc	.+20     	; 0x9fa <__addsf3x+0x4e>
     9e6:	50 3e       	cpi	r21, 0xE0	; 224
     9e8:	68 f1       	brcs	.+90     	; 0xa44 <__addsf3x+0x98>
     9ea:	1a 16       	cp	r1, r26
     9ec:	f0 40       	sbci	r31, 0x00	; 0
     9ee:	a2 2f       	mov	r26, r18
     9f0:	23 2f       	mov	r18, r19
     9f2:	34 2f       	mov	r19, r20
     9f4:	44 27       	eor	r20, r20
     9f6:	58 5f       	subi	r21, 0xF8	; 248
     9f8:	f3 cf       	rjmp	.-26     	; 0x9e0 <__addsf3x+0x34>
     9fa:	46 95       	lsr	r20
     9fc:	37 95       	ror	r19
     9fe:	27 95       	ror	r18
     a00:	a7 95       	ror	r26
     a02:	f0 40       	sbci	r31, 0x00	; 0
     a04:	53 95       	inc	r21
     a06:	c9 f7       	brne	.-14     	; 0x9fa <__addsf3x+0x4e>
     a08:	7e f4       	brtc	.+30     	; 0xa28 <__addsf3x+0x7c>
     a0a:	1f 16       	cp	r1, r31
     a0c:	ba 0b       	sbc	r27, r26
     a0e:	62 0b       	sbc	r22, r18
     a10:	73 0b       	sbc	r23, r19
     a12:	84 0b       	sbc	r24, r20
     a14:	ba f0       	brmi	.+46     	; 0xa44 <__addsf3x+0x98>
     a16:	91 50       	subi	r25, 0x01	; 1
     a18:	a1 f0       	breq	.+40     	; 0xa42 <__addsf3x+0x96>
     a1a:	ff 0f       	add	r31, r31
     a1c:	bb 1f       	adc	r27, r27
     a1e:	66 1f       	adc	r22, r22
     a20:	77 1f       	adc	r23, r23
     a22:	88 1f       	adc	r24, r24
     a24:	c2 f7       	brpl	.-16     	; 0xa16 <__addsf3x+0x6a>
     a26:	0e c0       	rjmp	.+28     	; 0xa44 <__addsf3x+0x98>
     a28:	ba 0f       	add	r27, r26
     a2a:	62 1f       	adc	r22, r18
     a2c:	73 1f       	adc	r23, r19
     a2e:	84 1f       	adc	r24, r20
     a30:	48 f4       	brcc	.+18     	; 0xa44 <__addsf3x+0x98>
     a32:	87 95       	ror	r24
     a34:	77 95       	ror	r23
     a36:	67 95       	ror	r22
     a38:	b7 95       	ror	r27
     a3a:	f7 95       	ror	r31
     a3c:	9e 3f       	cpi	r25, 0xFE	; 254
     a3e:	08 f0       	brcs	.+2      	; 0xa42 <__addsf3x+0x96>
     a40:	b3 cf       	rjmp	.-154    	; 0x9a8 <__addsf3+0x1e>
     a42:	93 95       	inc	r25
     a44:	88 0f       	add	r24, r24
     a46:	08 f0       	brcs	.+2      	; 0xa4a <__addsf3x+0x9e>
     a48:	99 27       	eor	r25, r25
     a4a:	ee 0f       	add	r30, r30
     a4c:	97 95       	ror	r25
     a4e:	87 95       	ror	r24
     a50:	08 95       	ret

00000a52 <__fixsfsi>:
     a52:	04 d0       	rcall	.+8      	; 0xa5c <__fixunssfsi>
     a54:	68 94       	set
     a56:	b1 11       	cpse	r27, r1
     a58:	b5 c0       	rjmp	.+362    	; 0xbc4 <__fp_szero>
     a5a:	08 95       	ret

00000a5c <__fixunssfsi>:
     a5c:	98 d0       	rcall	.+304    	; 0xb8e <__fp_splitA>
     a5e:	88 f0       	brcs	.+34     	; 0xa82 <__fixunssfsi+0x26>
     a60:	9f 57       	subi	r25, 0x7F	; 127
     a62:	90 f0       	brcs	.+36     	; 0xa88 <__fixunssfsi+0x2c>
     a64:	b9 2f       	mov	r27, r25
     a66:	99 27       	eor	r25, r25
     a68:	b7 51       	subi	r27, 0x17	; 23
     a6a:	a0 f0       	brcs	.+40     	; 0xa94 <__fixunssfsi+0x38>
     a6c:	d1 f0       	breq	.+52     	; 0xaa2 <__fixunssfsi+0x46>
     a6e:	66 0f       	add	r22, r22
     a70:	77 1f       	adc	r23, r23
     a72:	88 1f       	adc	r24, r24
     a74:	99 1f       	adc	r25, r25
     a76:	1a f0       	brmi	.+6      	; 0xa7e <__fixunssfsi+0x22>
     a78:	ba 95       	dec	r27
     a7a:	c9 f7       	brne	.-14     	; 0xa6e <__fixunssfsi+0x12>
     a7c:	12 c0       	rjmp	.+36     	; 0xaa2 <__fixunssfsi+0x46>
     a7e:	b1 30       	cpi	r27, 0x01	; 1
     a80:	81 f0       	breq	.+32     	; 0xaa2 <__fixunssfsi+0x46>
     a82:	9f d0       	rcall	.+318    	; 0xbc2 <__fp_zero>
     a84:	b1 e0       	ldi	r27, 0x01	; 1
     a86:	08 95       	ret
     a88:	9c c0       	rjmp	.+312    	; 0xbc2 <__fp_zero>
     a8a:	67 2f       	mov	r22, r23
     a8c:	78 2f       	mov	r23, r24
     a8e:	88 27       	eor	r24, r24
     a90:	b8 5f       	subi	r27, 0xF8	; 248
     a92:	39 f0       	breq	.+14     	; 0xaa2 <__fixunssfsi+0x46>
     a94:	b9 3f       	cpi	r27, 0xF9	; 249
     a96:	cc f3       	brlt	.-14     	; 0xa8a <__fixunssfsi+0x2e>
     a98:	86 95       	lsr	r24
     a9a:	77 95       	ror	r23
     a9c:	67 95       	ror	r22
     a9e:	b3 95       	inc	r27
     aa0:	d9 f7       	brne	.-10     	; 0xa98 <__fixunssfsi+0x3c>
     aa2:	3e f4       	brtc	.+14     	; 0xab2 <__fixunssfsi+0x56>
     aa4:	90 95       	com	r25
     aa6:	80 95       	com	r24
     aa8:	70 95       	com	r23
     aaa:	61 95       	neg	r22
     aac:	7f 4f       	sbci	r23, 0xFF	; 255
     aae:	8f 4f       	sbci	r24, 0xFF	; 255
     ab0:	9f 4f       	sbci	r25, 0xFF	; 255
     ab2:	08 95       	ret

00000ab4 <__floatunsisf>:
     ab4:	e8 94       	clt
     ab6:	09 c0       	rjmp	.+18     	; 0xaca <__floatsisf+0x12>

00000ab8 <__floatsisf>:
     ab8:	97 fb       	bst	r25, 7
     aba:	3e f4       	brtc	.+14     	; 0xaca <__floatsisf+0x12>
     abc:	90 95       	com	r25
     abe:	80 95       	com	r24
     ac0:	70 95       	com	r23
     ac2:	61 95       	neg	r22
     ac4:	7f 4f       	sbci	r23, 0xFF	; 255
     ac6:	8f 4f       	sbci	r24, 0xFF	; 255
     ac8:	9f 4f       	sbci	r25, 0xFF	; 255
     aca:	99 23       	and	r25, r25
     acc:	a9 f0       	breq	.+42     	; 0xaf8 <__floatsisf+0x40>
     ace:	f9 2f       	mov	r31, r25
     ad0:	96 e9       	ldi	r25, 0x96	; 150
     ad2:	bb 27       	eor	r27, r27
     ad4:	93 95       	inc	r25
     ad6:	f6 95       	lsr	r31
     ad8:	87 95       	ror	r24
     ada:	77 95       	ror	r23
     adc:	67 95       	ror	r22
     ade:	b7 95       	ror	r27
     ae0:	f1 11       	cpse	r31, r1
     ae2:	f8 cf       	rjmp	.-16     	; 0xad4 <__floatsisf+0x1c>
     ae4:	fa f4       	brpl	.+62     	; 0xb24 <__floatsisf+0x6c>
     ae6:	bb 0f       	add	r27, r27
     ae8:	11 f4       	brne	.+4      	; 0xaee <__floatsisf+0x36>
     aea:	60 ff       	sbrs	r22, 0
     aec:	1b c0       	rjmp	.+54     	; 0xb24 <__floatsisf+0x6c>
     aee:	6f 5f       	subi	r22, 0xFF	; 255
     af0:	7f 4f       	sbci	r23, 0xFF	; 255
     af2:	8f 4f       	sbci	r24, 0xFF	; 255
     af4:	9f 4f       	sbci	r25, 0xFF	; 255
     af6:	16 c0       	rjmp	.+44     	; 0xb24 <__floatsisf+0x6c>
     af8:	88 23       	and	r24, r24
     afa:	11 f0       	breq	.+4      	; 0xb00 <__floatsisf+0x48>
     afc:	96 e9       	ldi	r25, 0x96	; 150
     afe:	11 c0       	rjmp	.+34     	; 0xb22 <__floatsisf+0x6a>
     b00:	77 23       	and	r23, r23
     b02:	21 f0       	breq	.+8      	; 0xb0c <__floatsisf+0x54>
     b04:	9e e8       	ldi	r25, 0x8E	; 142
     b06:	87 2f       	mov	r24, r23
     b08:	76 2f       	mov	r23, r22
     b0a:	05 c0       	rjmp	.+10     	; 0xb16 <__floatsisf+0x5e>
     b0c:	66 23       	and	r22, r22
     b0e:	71 f0       	breq	.+28     	; 0xb2c <__floatsisf+0x74>
     b10:	96 e8       	ldi	r25, 0x86	; 134
     b12:	86 2f       	mov	r24, r22
     b14:	70 e0       	ldi	r23, 0x00	; 0
     b16:	60 e0       	ldi	r22, 0x00	; 0
     b18:	2a f0       	brmi	.+10     	; 0xb24 <__floatsisf+0x6c>
     b1a:	9a 95       	dec	r25
     b1c:	66 0f       	add	r22, r22
     b1e:	77 1f       	adc	r23, r23
     b20:	88 1f       	adc	r24, r24
     b22:	da f7       	brpl	.-10     	; 0xb1a <__floatsisf+0x62>
     b24:	88 0f       	add	r24, r24
     b26:	96 95       	lsr	r25
     b28:	87 95       	ror	r24
     b2a:	97 f9       	bld	r25, 7
     b2c:	08 95       	ret

00000b2e <__fp_inf>:
     b2e:	97 f9       	bld	r25, 7
     b30:	9f 67       	ori	r25, 0x7F	; 127
     b32:	80 e8       	ldi	r24, 0x80	; 128
     b34:	70 e0       	ldi	r23, 0x00	; 0
     b36:	60 e0       	ldi	r22, 0x00	; 0
     b38:	08 95       	ret

00000b3a <__fp_nan>:
     b3a:	9f ef       	ldi	r25, 0xFF	; 255
     b3c:	80 ec       	ldi	r24, 0xC0	; 192
     b3e:	08 95       	ret

00000b40 <__fp_pscA>:
     b40:	00 24       	eor	r0, r0
     b42:	0a 94       	dec	r0
     b44:	16 16       	cp	r1, r22
     b46:	17 06       	cpc	r1, r23
     b48:	18 06       	cpc	r1, r24
     b4a:	09 06       	cpc	r0, r25
     b4c:	08 95       	ret

00000b4e <__fp_pscB>:
     b4e:	00 24       	eor	r0, r0
     b50:	0a 94       	dec	r0
     b52:	12 16       	cp	r1, r18
     b54:	13 06       	cpc	r1, r19
     b56:	14 06       	cpc	r1, r20
     b58:	05 06       	cpc	r0, r21
     b5a:	08 95       	ret

00000b5c <__fp_round>:
     b5c:	09 2e       	mov	r0, r25
     b5e:	03 94       	inc	r0
     b60:	00 0c       	add	r0, r0
     b62:	11 f4       	brne	.+4      	; 0xb68 <__fp_round+0xc>
     b64:	88 23       	and	r24, r24
     b66:	52 f0       	brmi	.+20     	; 0xb7c <__fp_round+0x20>
     b68:	bb 0f       	add	r27, r27
     b6a:	40 f4       	brcc	.+16     	; 0xb7c <__fp_round+0x20>
     b6c:	bf 2b       	or	r27, r31
     b6e:	11 f4       	brne	.+4      	; 0xb74 <__fp_round+0x18>
     b70:	60 ff       	sbrs	r22, 0
     b72:	04 c0       	rjmp	.+8      	; 0xb7c <__fp_round+0x20>
     b74:	6f 5f       	subi	r22, 0xFF	; 255
     b76:	7f 4f       	sbci	r23, 0xFF	; 255
     b78:	8f 4f       	sbci	r24, 0xFF	; 255
     b7a:	9f 4f       	sbci	r25, 0xFF	; 255
     b7c:	08 95       	ret

00000b7e <__fp_split3>:
     b7e:	57 fd       	sbrc	r21, 7
     b80:	90 58       	subi	r25, 0x80	; 128
     b82:	44 0f       	add	r20, r20
     b84:	55 1f       	adc	r21, r21
     b86:	59 f0       	breq	.+22     	; 0xb9e <__fp_splitA+0x10>
     b88:	5f 3f       	cpi	r21, 0xFF	; 255
     b8a:	71 f0       	breq	.+28     	; 0xba8 <__fp_splitA+0x1a>
     b8c:	47 95       	ror	r20

00000b8e <__fp_splitA>:
     b8e:	88 0f       	add	r24, r24
     b90:	97 fb       	bst	r25, 7
     b92:	99 1f       	adc	r25, r25
     b94:	61 f0       	breq	.+24     	; 0xbae <__fp_splitA+0x20>
     b96:	9f 3f       	cpi	r25, 0xFF	; 255
     b98:	79 f0       	breq	.+30     	; 0xbb8 <__fp_splitA+0x2a>
     b9a:	87 95       	ror	r24
     b9c:	08 95       	ret
     b9e:	12 16       	cp	r1, r18
     ba0:	13 06       	cpc	r1, r19
     ba2:	14 06       	cpc	r1, r20
     ba4:	55 1f       	adc	r21, r21
     ba6:	f2 cf       	rjmp	.-28     	; 0xb8c <__fp_split3+0xe>
     ba8:	46 95       	lsr	r20
     baa:	f1 df       	rcall	.-30     	; 0xb8e <__fp_splitA>
     bac:	08 c0       	rjmp	.+16     	; 0xbbe <__fp_splitA+0x30>
     bae:	16 16       	cp	r1, r22
     bb0:	17 06       	cpc	r1, r23
     bb2:	18 06       	cpc	r1, r24
     bb4:	99 1f       	adc	r25, r25
     bb6:	f1 cf       	rjmp	.-30     	; 0xb9a <__fp_splitA+0xc>
     bb8:	86 95       	lsr	r24
     bba:	71 05       	cpc	r23, r1
     bbc:	61 05       	cpc	r22, r1
     bbe:	08 94       	sec
     bc0:	08 95       	ret

00000bc2 <__fp_zero>:
     bc2:	e8 94       	clt

00000bc4 <__fp_szero>:
     bc4:	bb 27       	eor	r27, r27
     bc6:	66 27       	eor	r22, r22
     bc8:	77 27       	eor	r23, r23
     bca:	cb 01       	movw	r24, r22
     bcc:	97 f9       	bld	r25, 7
     bce:	08 95       	ret

00000bd0 <__mulsf3>:
     bd0:	0b d0       	rcall	.+22     	; 0xbe8 <__mulsf3x>
     bd2:	c4 cf       	rjmp	.-120    	; 0xb5c <__fp_round>
     bd4:	b5 df       	rcall	.-150    	; 0xb40 <__fp_pscA>
     bd6:	28 f0       	brcs	.+10     	; 0xbe2 <__mulsf3+0x12>
     bd8:	ba df       	rcall	.-140    	; 0xb4e <__fp_pscB>
     bda:	18 f0       	brcs	.+6      	; 0xbe2 <__mulsf3+0x12>
     bdc:	95 23       	and	r25, r21
     bde:	09 f0       	breq	.+2      	; 0xbe2 <__mulsf3+0x12>
     be0:	a6 cf       	rjmp	.-180    	; 0xb2e <__fp_inf>
     be2:	ab cf       	rjmp	.-170    	; 0xb3a <__fp_nan>
     be4:	11 24       	eor	r1, r1
     be6:	ee cf       	rjmp	.-36     	; 0xbc4 <__fp_szero>

00000be8 <__mulsf3x>:
     be8:	ca df       	rcall	.-108    	; 0xb7e <__fp_split3>
     bea:	a0 f3       	brcs	.-24     	; 0xbd4 <__mulsf3+0x4>

00000bec <__mulsf3_pse>:
     bec:	95 9f       	mul	r25, r21
     bee:	d1 f3       	breq	.-12     	; 0xbe4 <__mulsf3+0x14>
     bf0:	95 0f       	add	r25, r21
     bf2:	50 e0       	ldi	r21, 0x00	; 0
     bf4:	55 1f       	adc	r21, r21
     bf6:	62 9f       	mul	r22, r18
     bf8:	f0 01       	movw	r30, r0
     bfa:	72 9f       	mul	r23, r18
     bfc:	bb 27       	eor	r27, r27
     bfe:	f0 0d       	add	r31, r0
     c00:	b1 1d       	adc	r27, r1
     c02:	63 9f       	mul	r22, r19
     c04:	aa 27       	eor	r26, r26
     c06:	f0 0d       	add	r31, r0
     c08:	b1 1d       	adc	r27, r1
     c0a:	aa 1f       	adc	r26, r26
     c0c:	64 9f       	mul	r22, r20
     c0e:	66 27       	eor	r22, r22
     c10:	b0 0d       	add	r27, r0
     c12:	a1 1d       	adc	r26, r1
     c14:	66 1f       	adc	r22, r22
     c16:	82 9f       	mul	r24, r18
     c18:	22 27       	eor	r18, r18
     c1a:	b0 0d       	add	r27, r0
     c1c:	a1 1d       	adc	r26, r1
     c1e:	62 1f       	adc	r22, r18
     c20:	73 9f       	mul	r23, r19
     c22:	b0 0d       	add	r27, r0
     c24:	a1 1d       	adc	r26, r1
     c26:	62 1f       	adc	r22, r18
     c28:	83 9f       	mul	r24, r19
     c2a:	a0 0d       	add	r26, r0
     c2c:	61 1d       	adc	r22, r1
     c2e:	22 1f       	adc	r18, r18
     c30:	74 9f       	mul	r23, r20
     c32:	33 27       	eor	r19, r19
     c34:	a0 0d       	add	r26, r0
     c36:	61 1d       	adc	r22, r1
     c38:	23 1f       	adc	r18, r19
     c3a:	84 9f       	mul	r24, r20
     c3c:	60 0d       	add	r22, r0
     c3e:	21 1d       	adc	r18, r1
     c40:	82 2f       	mov	r24, r18
     c42:	76 2f       	mov	r23, r22
     c44:	6a 2f       	mov	r22, r26
     c46:	11 24       	eor	r1, r1
     c48:	9f 57       	subi	r25, 0x7F	; 127
     c4a:	50 40       	sbci	r21, 0x00	; 0
     c4c:	8a f0       	brmi	.+34     	; 0xc70 <__mulsf3_pse+0x84>
     c4e:	e1 f0       	breq	.+56     	; 0xc88 <__mulsf3_pse+0x9c>
     c50:	88 23       	and	r24, r24
     c52:	4a f0       	brmi	.+18     	; 0xc66 <__mulsf3_pse+0x7a>
     c54:	ee 0f       	add	r30, r30
     c56:	ff 1f       	adc	r31, r31
     c58:	bb 1f       	adc	r27, r27
     c5a:	66 1f       	adc	r22, r22
     c5c:	77 1f       	adc	r23, r23
     c5e:	88 1f       	adc	r24, r24
     c60:	91 50       	subi	r25, 0x01	; 1
     c62:	50 40       	sbci	r21, 0x00	; 0
     c64:	a9 f7       	brne	.-22     	; 0xc50 <__mulsf3_pse+0x64>
     c66:	9e 3f       	cpi	r25, 0xFE	; 254
     c68:	51 05       	cpc	r21, r1
     c6a:	70 f0       	brcs	.+28     	; 0xc88 <__mulsf3_pse+0x9c>
     c6c:	60 cf       	rjmp	.-320    	; 0xb2e <__fp_inf>
     c6e:	aa cf       	rjmp	.-172    	; 0xbc4 <__fp_szero>
     c70:	5f 3f       	cpi	r21, 0xFF	; 255
     c72:	ec f3       	brlt	.-6      	; 0xc6e <__mulsf3_pse+0x82>
     c74:	98 3e       	cpi	r25, 0xE8	; 232
     c76:	dc f3       	brlt	.-10     	; 0xc6e <__mulsf3_pse+0x82>
     c78:	86 95       	lsr	r24
     c7a:	77 95       	ror	r23
     c7c:	67 95       	ror	r22
     c7e:	b7 95       	ror	r27
     c80:	f7 95       	ror	r31
     c82:	e7 95       	ror	r30
     c84:	9f 5f       	subi	r25, 0xFF	; 255
     c86:	c1 f7       	brne	.-16     	; 0xc78 <__mulsf3_pse+0x8c>
     c88:	fe 2b       	or	r31, r30
     c8a:	88 0f       	add	r24, r24
     c8c:	91 1d       	adc	r25, r1
     c8e:	96 95       	lsr	r25
     c90:	87 95       	ror	r24
     c92:	97 f9       	bld	r25, 7
     c94:	08 95       	ret

00000c96 <__tablejump2__>:
     c96:	ee 0f       	add	r30, r30
     c98:	ff 1f       	adc	r31, r31
     c9a:	88 1f       	adc	r24, r24
     c9c:	8b bf       	out	0x3b, r24	; 59
     c9e:	07 90       	elpm	r0, Z+
     ca0:	f6 91       	elpm	r31, Z
     ca2:	e0 2d       	mov	r30, r0
     ca4:	19 94       	eijmp

00000ca6 <fdevopen>:
     ca6:	0f 93       	push	r16
     ca8:	1f 93       	push	r17
     caa:	cf 93       	push	r28
     cac:	df 93       	push	r29
     cae:	00 97       	sbiw	r24, 0x00	; 0
     cb0:	31 f4       	brne	.+12     	; 0xcbe <fdevopen+0x18>
     cb2:	61 15       	cp	r22, r1
     cb4:	71 05       	cpc	r23, r1
     cb6:	19 f4       	brne	.+6      	; 0xcbe <fdevopen+0x18>
     cb8:	80 e0       	ldi	r24, 0x00	; 0
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	39 c0       	rjmp	.+114    	; 0xd30 <fdevopen+0x8a>
     cbe:	8b 01       	movw	r16, r22
     cc0:	ec 01       	movw	r28, r24
     cc2:	6e e0       	ldi	r22, 0x0E	; 14
     cc4:	70 e0       	ldi	r23, 0x00	; 0
     cc6:	81 e0       	ldi	r24, 0x01	; 1
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	47 d2       	rcall	.+1166   	; 0x115a <calloc>
     ccc:	fc 01       	movw	r30, r24
     cce:	89 2b       	or	r24, r25
     cd0:	99 f3       	breq	.-26     	; 0xcb8 <fdevopen+0x12>
     cd2:	80 e8       	ldi	r24, 0x80	; 128
     cd4:	83 83       	std	Z+3, r24	; 0x03
     cd6:	01 15       	cp	r16, r1
     cd8:	11 05       	cpc	r17, r1
     cda:	71 f0       	breq	.+28     	; 0xcf8 <fdevopen+0x52>
     cdc:	13 87       	std	Z+11, r17	; 0x0b
     cde:	02 87       	std	Z+10, r16	; 0x0a
     ce0:	81 e8       	ldi	r24, 0x81	; 129
     ce2:	83 83       	std	Z+3, r24	; 0x03
     ce4:	80 91 de 02 	lds	r24, 0x02DE	; 0x8002de <__iob>
     ce8:	90 91 df 02 	lds	r25, 0x02DF	; 0x8002df <__iob+0x1>
     cec:	89 2b       	or	r24, r25
     cee:	21 f4       	brne	.+8      	; 0xcf8 <fdevopen+0x52>
     cf0:	f0 93 df 02 	sts	0x02DF, r31	; 0x8002df <__iob+0x1>
     cf4:	e0 93 de 02 	sts	0x02DE, r30	; 0x8002de <__iob>
     cf8:	20 97       	sbiw	r28, 0x00	; 0
     cfa:	c9 f0       	breq	.+50     	; 0xd2e <fdevopen+0x88>
     cfc:	d1 87       	std	Z+9, r29	; 0x09
     cfe:	c0 87       	std	Z+8, r28	; 0x08
     d00:	83 81       	ldd	r24, Z+3	; 0x03
     d02:	82 60       	ori	r24, 0x02	; 2
     d04:	83 83       	std	Z+3, r24	; 0x03
     d06:	80 91 e0 02 	lds	r24, 0x02E0	; 0x8002e0 <__iob+0x2>
     d0a:	90 91 e1 02 	lds	r25, 0x02E1	; 0x8002e1 <__iob+0x3>
     d0e:	89 2b       	or	r24, r25
     d10:	71 f4       	brne	.+28     	; 0xd2e <fdevopen+0x88>
     d12:	f0 93 e1 02 	sts	0x02E1, r31	; 0x8002e1 <__iob+0x3>
     d16:	e0 93 e0 02 	sts	0x02E0, r30	; 0x8002e0 <__iob+0x2>
     d1a:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <__iob+0x4>
     d1e:	90 91 e3 02 	lds	r25, 0x02E3	; 0x8002e3 <__iob+0x5>
     d22:	89 2b       	or	r24, r25
     d24:	21 f4       	brne	.+8      	; 0xd2e <fdevopen+0x88>
     d26:	f0 93 e3 02 	sts	0x02E3, r31	; 0x8002e3 <__iob+0x5>
     d2a:	e0 93 e2 02 	sts	0x02E2, r30	; 0x8002e2 <__iob+0x4>
     d2e:	cf 01       	movw	r24, r30
     d30:	df 91       	pop	r29
     d32:	cf 91       	pop	r28
     d34:	1f 91       	pop	r17
     d36:	0f 91       	pop	r16
     d38:	08 95       	ret

00000d3a <printf>:
     d3a:	cf 93       	push	r28
     d3c:	df 93       	push	r29
     d3e:	cd b7       	in	r28, 0x3d	; 61
     d40:	de b7       	in	r29, 0x3e	; 62
     d42:	ae 01       	movw	r20, r28
     d44:	4a 5f       	subi	r20, 0xFA	; 250
     d46:	5f 4f       	sbci	r21, 0xFF	; 255
     d48:	fa 01       	movw	r30, r20
     d4a:	61 91       	ld	r22, Z+
     d4c:	71 91       	ld	r23, Z+
     d4e:	af 01       	movw	r20, r30
     d50:	80 91 e0 02 	lds	r24, 0x02E0	; 0x8002e0 <__iob+0x2>
     d54:	90 91 e1 02 	lds	r25, 0x02E1	; 0x8002e1 <__iob+0x3>
     d58:	03 d0       	rcall	.+6      	; 0xd60 <vfprintf>
     d5a:	df 91       	pop	r29
     d5c:	cf 91       	pop	r28
     d5e:	08 95       	ret

00000d60 <vfprintf>:
     d60:	2f 92       	push	r2
     d62:	3f 92       	push	r3
     d64:	4f 92       	push	r4
     d66:	5f 92       	push	r5
     d68:	6f 92       	push	r6
     d6a:	7f 92       	push	r7
     d6c:	8f 92       	push	r8
     d6e:	9f 92       	push	r9
     d70:	af 92       	push	r10
     d72:	bf 92       	push	r11
     d74:	cf 92       	push	r12
     d76:	df 92       	push	r13
     d78:	ef 92       	push	r14
     d7a:	ff 92       	push	r15
     d7c:	0f 93       	push	r16
     d7e:	1f 93       	push	r17
     d80:	cf 93       	push	r28
     d82:	df 93       	push	r29
     d84:	cd b7       	in	r28, 0x3d	; 61
     d86:	de b7       	in	r29, 0x3e	; 62
     d88:	2b 97       	sbiw	r28, 0x0b	; 11
     d8a:	0f b6       	in	r0, 0x3f	; 63
     d8c:	f8 94       	cli
     d8e:	de bf       	out	0x3e, r29	; 62
     d90:	0f be       	out	0x3f, r0	; 63
     d92:	cd bf       	out	0x3d, r28	; 61
     d94:	6c 01       	movw	r12, r24
     d96:	7b 01       	movw	r14, r22
     d98:	8a 01       	movw	r16, r20
     d9a:	fc 01       	movw	r30, r24
     d9c:	17 82       	std	Z+7, r1	; 0x07
     d9e:	16 82       	std	Z+6, r1	; 0x06
     da0:	83 81       	ldd	r24, Z+3	; 0x03
     da2:	81 ff       	sbrs	r24, 1
     da4:	bf c1       	rjmp	.+894    	; 0x1124 <vfprintf+0x3c4>
     da6:	ce 01       	movw	r24, r28
     da8:	01 96       	adiw	r24, 0x01	; 1
     daa:	3c 01       	movw	r6, r24
     dac:	f6 01       	movw	r30, r12
     dae:	93 81       	ldd	r25, Z+3	; 0x03
     db0:	f7 01       	movw	r30, r14
     db2:	93 fd       	sbrc	r25, 3
     db4:	85 91       	lpm	r24, Z+
     db6:	93 ff       	sbrs	r25, 3
     db8:	81 91       	ld	r24, Z+
     dba:	7f 01       	movw	r14, r30
     dbc:	88 23       	and	r24, r24
     dbe:	09 f4       	brne	.+2      	; 0xdc2 <vfprintf+0x62>
     dc0:	ad c1       	rjmp	.+858    	; 0x111c <vfprintf+0x3bc>
     dc2:	85 32       	cpi	r24, 0x25	; 37
     dc4:	39 f4       	brne	.+14     	; 0xdd4 <vfprintf+0x74>
     dc6:	93 fd       	sbrc	r25, 3
     dc8:	85 91       	lpm	r24, Z+
     dca:	93 ff       	sbrs	r25, 3
     dcc:	81 91       	ld	r24, Z+
     dce:	7f 01       	movw	r14, r30
     dd0:	85 32       	cpi	r24, 0x25	; 37
     dd2:	21 f4       	brne	.+8      	; 0xddc <vfprintf+0x7c>
     dd4:	b6 01       	movw	r22, r12
     dd6:	90 e0       	ldi	r25, 0x00	; 0
     dd8:	18 d3       	rcall	.+1584   	; 0x140a <fputc>
     dda:	e8 cf       	rjmp	.-48     	; 0xdac <vfprintf+0x4c>
     ddc:	91 2c       	mov	r9, r1
     dde:	21 2c       	mov	r2, r1
     de0:	31 2c       	mov	r3, r1
     de2:	ff e1       	ldi	r31, 0x1F	; 31
     de4:	f3 15       	cp	r31, r3
     de6:	d8 f0       	brcs	.+54     	; 0xe1e <vfprintf+0xbe>
     de8:	8b 32       	cpi	r24, 0x2B	; 43
     dea:	79 f0       	breq	.+30     	; 0xe0a <vfprintf+0xaa>
     dec:	38 f4       	brcc	.+14     	; 0xdfc <vfprintf+0x9c>
     dee:	80 32       	cpi	r24, 0x20	; 32
     df0:	79 f0       	breq	.+30     	; 0xe10 <vfprintf+0xb0>
     df2:	83 32       	cpi	r24, 0x23	; 35
     df4:	a1 f4       	brne	.+40     	; 0xe1e <vfprintf+0xbe>
     df6:	23 2d       	mov	r18, r3
     df8:	20 61       	ori	r18, 0x10	; 16
     dfa:	1d c0       	rjmp	.+58     	; 0xe36 <vfprintf+0xd6>
     dfc:	8d 32       	cpi	r24, 0x2D	; 45
     dfe:	61 f0       	breq	.+24     	; 0xe18 <vfprintf+0xb8>
     e00:	80 33       	cpi	r24, 0x30	; 48
     e02:	69 f4       	brne	.+26     	; 0xe1e <vfprintf+0xbe>
     e04:	23 2d       	mov	r18, r3
     e06:	21 60       	ori	r18, 0x01	; 1
     e08:	16 c0       	rjmp	.+44     	; 0xe36 <vfprintf+0xd6>
     e0a:	83 2d       	mov	r24, r3
     e0c:	82 60       	ori	r24, 0x02	; 2
     e0e:	38 2e       	mov	r3, r24
     e10:	e3 2d       	mov	r30, r3
     e12:	e4 60       	ori	r30, 0x04	; 4
     e14:	3e 2e       	mov	r3, r30
     e16:	2a c0       	rjmp	.+84     	; 0xe6c <vfprintf+0x10c>
     e18:	f3 2d       	mov	r31, r3
     e1a:	f8 60       	ori	r31, 0x08	; 8
     e1c:	1d c0       	rjmp	.+58     	; 0xe58 <vfprintf+0xf8>
     e1e:	37 fc       	sbrc	r3, 7
     e20:	2d c0       	rjmp	.+90     	; 0xe7c <vfprintf+0x11c>
     e22:	20 ed       	ldi	r18, 0xD0	; 208
     e24:	28 0f       	add	r18, r24
     e26:	2a 30       	cpi	r18, 0x0A	; 10
     e28:	40 f0       	brcs	.+16     	; 0xe3a <vfprintf+0xda>
     e2a:	8e 32       	cpi	r24, 0x2E	; 46
     e2c:	b9 f4       	brne	.+46     	; 0xe5c <vfprintf+0xfc>
     e2e:	36 fc       	sbrc	r3, 6
     e30:	75 c1       	rjmp	.+746    	; 0x111c <vfprintf+0x3bc>
     e32:	23 2d       	mov	r18, r3
     e34:	20 64       	ori	r18, 0x40	; 64
     e36:	32 2e       	mov	r3, r18
     e38:	19 c0       	rjmp	.+50     	; 0xe6c <vfprintf+0x10c>
     e3a:	36 fe       	sbrs	r3, 6
     e3c:	06 c0       	rjmp	.+12     	; 0xe4a <vfprintf+0xea>
     e3e:	8a e0       	ldi	r24, 0x0A	; 10
     e40:	98 9e       	mul	r9, r24
     e42:	20 0d       	add	r18, r0
     e44:	11 24       	eor	r1, r1
     e46:	92 2e       	mov	r9, r18
     e48:	11 c0       	rjmp	.+34     	; 0xe6c <vfprintf+0x10c>
     e4a:	ea e0       	ldi	r30, 0x0A	; 10
     e4c:	2e 9e       	mul	r2, r30
     e4e:	20 0d       	add	r18, r0
     e50:	11 24       	eor	r1, r1
     e52:	22 2e       	mov	r2, r18
     e54:	f3 2d       	mov	r31, r3
     e56:	f0 62       	ori	r31, 0x20	; 32
     e58:	3f 2e       	mov	r3, r31
     e5a:	08 c0       	rjmp	.+16     	; 0xe6c <vfprintf+0x10c>
     e5c:	8c 36       	cpi	r24, 0x6C	; 108
     e5e:	21 f4       	brne	.+8      	; 0xe68 <vfprintf+0x108>
     e60:	83 2d       	mov	r24, r3
     e62:	80 68       	ori	r24, 0x80	; 128
     e64:	38 2e       	mov	r3, r24
     e66:	02 c0       	rjmp	.+4      	; 0xe6c <vfprintf+0x10c>
     e68:	88 36       	cpi	r24, 0x68	; 104
     e6a:	41 f4       	brne	.+16     	; 0xe7c <vfprintf+0x11c>
     e6c:	f7 01       	movw	r30, r14
     e6e:	93 fd       	sbrc	r25, 3
     e70:	85 91       	lpm	r24, Z+
     e72:	93 ff       	sbrs	r25, 3
     e74:	81 91       	ld	r24, Z+
     e76:	7f 01       	movw	r14, r30
     e78:	81 11       	cpse	r24, r1
     e7a:	b3 cf       	rjmp	.-154    	; 0xde2 <vfprintf+0x82>
     e7c:	98 2f       	mov	r25, r24
     e7e:	9f 7d       	andi	r25, 0xDF	; 223
     e80:	95 54       	subi	r25, 0x45	; 69
     e82:	93 30       	cpi	r25, 0x03	; 3
     e84:	28 f4       	brcc	.+10     	; 0xe90 <vfprintf+0x130>
     e86:	0c 5f       	subi	r16, 0xFC	; 252
     e88:	1f 4f       	sbci	r17, 0xFF	; 255
     e8a:	9f e3       	ldi	r25, 0x3F	; 63
     e8c:	99 83       	std	Y+1, r25	; 0x01
     e8e:	0d c0       	rjmp	.+26     	; 0xeaa <vfprintf+0x14a>
     e90:	83 36       	cpi	r24, 0x63	; 99
     e92:	31 f0       	breq	.+12     	; 0xea0 <vfprintf+0x140>
     e94:	83 37       	cpi	r24, 0x73	; 115
     e96:	71 f0       	breq	.+28     	; 0xeb4 <vfprintf+0x154>
     e98:	83 35       	cpi	r24, 0x53	; 83
     e9a:	09 f0       	breq	.+2      	; 0xe9e <vfprintf+0x13e>
     e9c:	55 c0       	rjmp	.+170    	; 0xf48 <vfprintf+0x1e8>
     e9e:	20 c0       	rjmp	.+64     	; 0xee0 <vfprintf+0x180>
     ea0:	f8 01       	movw	r30, r16
     ea2:	80 81       	ld	r24, Z
     ea4:	89 83       	std	Y+1, r24	; 0x01
     ea6:	0e 5f       	subi	r16, 0xFE	; 254
     ea8:	1f 4f       	sbci	r17, 0xFF	; 255
     eaa:	88 24       	eor	r8, r8
     eac:	83 94       	inc	r8
     eae:	91 2c       	mov	r9, r1
     eb0:	53 01       	movw	r10, r6
     eb2:	12 c0       	rjmp	.+36     	; 0xed8 <vfprintf+0x178>
     eb4:	28 01       	movw	r4, r16
     eb6:	f2 e0       	ldi	r31, 0x02	; 2
     eb8:	4f 0e       	add	r4, r31
     eba:	51 1c       	adc	r5, r1
     ebc:	f8 01       	movw	r30, r16
     ebe:	a0 80       	ld	r10, Z
     ec0:	b1 80       	ldd	r11, Z+1	; 0x01
     ec2:	36 fe       	sbrs	r3, 6
     ec4:	03 c0       	rjmp	.+6      	; 0xecc <vfprintf+0x16c>
     ec6:	69 2d       	mov	r22, r9
     ec8:	70 e0       	ldi	r23, 0x00	; 0
     eca:	02 c0       	rjmp	.+4      	; 0xed0 <vfprintf+0x170>
     ecc:	6f ef       	ldi	r22, 0xFF	; 255
     ece:	7f ef       	ldi	r23, 0xFF	; 255
     ed0:	c5 01       	movw	r24, r10
     ed2:	90 d2       	rcall	.+1312   	; 0x13f4 <strnlen>
     ed4:	4c 01       	movw	r8, r24
     ed6:	82 01       	movw	r16, r4
     ed8:	f3 2d       	mov	r31, r3
     eda:	ff 77       	andi	r31, 0x7F	; 127
     edc:	3f 2e       	mov	r3, r31
     ede:	15 c0       	rjmp	.+42     	; 0xf0a <vfprintf+0x1aa>
     ee0:	28 01       	movw	r4, r16
     ee2:	22 e0       	ldi	r18, 0x02	; 2
     ee4:	42 0e       	add	r4, r18
     ee6:	51 1c       	adc	r5, r1
     ee8:	f8 01       	movw	r30, r16
     eea:	a0 80       	ld	r10, Z
     eec:	b1 80       	ldd	r11, Z+1	; 0x01
     eee:	36 fe       	sbrs	r3, 6
     ef0:	03 c0       	rjmp	.+6      	; 0xef8 <vfprintf+0x198>
     ef2:	69 2d       	mov	r22, r9
     ef4:	70 e0       	ldi	r23, 0x00	; 0
     ef6:	02 c0       	rjmp	.+4      	; 0xefc <vfprintf+0x19c>
     ef8:	6f ef       	ldi	r22, 0xFF	; 255
     efa:	7f ef       	ldi	r23, 0xFF	; 255
     efc:	c5 01       	movw	r24, r10
     efe:	68 d2       	rcall	.+1232   	; 0x13d0 <strnlen_P>
     f00:	4c 01       	movw	r8, r24
     f02:	f3 2d       	mov	r31, r3
     f04:	f0 68       	ori	r31, 0x80	; 128
     f06:	3f 2e       	mov	r3, r31
     f08:	82 01       	movw	r16, r4
     f0a:	33 fc       	sbrc	r3, 3
     f0c:	19 c0       	rjmp	.+50     	; 0xf40 <vfprintf+0x1e0>
     f0e:	82 2d       	mov	r24, r2
     f10:	90 e0       	ldi	r25, 0x00	; 0
     f12:	88 16       	cp	r8, r24
     f14:	99 06       	cpc	r9, r25
     f16:	a0 f4       	brcc	.+40     	; 0xf40 <vfprintf+0x1e0>
     f18:	b6 01       	movw	r22, r12
     f1a:	80 e2       	ldi	r24, 0x20	; 32
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	75 d2       	rcall	.+1258   	; 0x140a <fputc>
     f20:	2a 94       	dec	r2
     f22:	f5 cf       	rjmp	.-22     	; 0xf0e <vfprintf+0x1ae>
     f24:	f5 01       	movw	r30, r10
     f26:	37 fc       	sbrc	r3, 7
     f28:	85 91       	lpm	r24, Z+
     f2a:	37 fe       	sbrs	r3, 7
     f2c:	81 91       	ld	r24, Z+
     f2e:	5f 01       	movw	r10, r30
     f30:	b6 01       	movw	r22, r12
     f32:	90 e0       	ldi	r25, 0x00	; 0
     f34:	6a d2       	rcall	.+1236   	; 0x140a <fputc>
     f36:	21 10       	cpse	r2, r1
     f38:	2a 94       	dec	r2
     f3a:	21 e0       	ldi	r18, 0x01	; 1
     f3c:	82 1a       	sub	r8, r18
     f3e:	91 08       	sbc	r9, r1
     f40:	81 14       	cp	r8, r1
     f42:	91 04       	cpc	r9, r1
     f44:	79 f7       	brne	.-34     	; 0xf24 <vfprintf+0x1c4>
     f46:	e1 c0       	rjmp	.+450    	; 0x110a <vfprintf+0x3aa>
     f48:	84 36       	cpi	r24, 0x64	; 100
     f4a:	11 f0       	breq	.+4      	; 0xf50 <vfprintf+0x1f0>
     f4c:	89 36       	cpi	r24, 0x69	; 105
     f4e:	39 f5       	brne	.+78     	; 0xf9e <vfprintf+0x23e>
     f50:	f8 01       	movw	r30, r16
     f52:	37 fe       	sbrs	r3, 7
     f54:	07 c0       	rjmp	.+14     	; 0xf64 <vfprintf+0x204>
     f56:	60 81       	ld	r22, Z
     f58:	71 81       	ldd	r23, Z+1	; 0x01
     f5a:	82 81       	ldd	r24, Z+2	; 0x02
     f5c:	93 81       	ldd	r25, Z+3	; 0x03
     f5e:	0c 5f       	subi	r16, 0xFC	; 252
     f60:	1f 4f       	sbci	r17, 0xFF	; 255
     f62:	08 c0       	rjmp	.+16     	; 0xf74 <vfprintf+0x214>
     f64:	60 81       	ld	r22, Z
     f66:	71 81       	ldd	r23, Z+1	; 0x01
     f68:	07 2e       	mov	r0, r23
     f6a:	00 0c       	add	r0, r0
     f6c:	88 0b       	sbc	r24, r24
     f6e:	99 0b       	sbc	r25, r25
     f70:	0e 5f       	subi	r16, 0xFE	; 254
     f72:	1f 4f       	sbci	r17, 0xFF	; 255
     f74:	f3 2d       	mov	r31, r3
     f76:	ff 76       	andi	r31, 0x6F	; 111
     f78:	3f 2e       	mov	r3, r31
     f7a:	97 ff       	sbrs	r25, 7
     f7c:	09 c0       	rjmp	.+18     	; 0xf90 <vfprintf+0x230>
     f7e:	90 95       	com	r25
     f80:	80 95       	com	r24
     f82:	70 95       	com	r23
     f84:	61 95       	neg	r22
     f86:	7f 4f       	sbci	r23, 0xFF	; 255
     f88:	8f 4f       	sbci	r24, 0xFF	; 255
     f8a:	9f 4f       	sbci	r25, 0xFF	; 255
     f8c:	f0 68       	ori	r31, 0x80	; 128
     f8e:	3f 2e       	mov	r3, r31
     f90:	2a e0       	ldi	r18, 0x0A	; 10
     f92:	30 e0       	ldi	r19, 0x00	; 0
     f94:	a3 01       	movw	r20, r6
     f96:	75 d2       	rcall	.+1258   	; 0x1482 <__ultoa_invert>
     f98:	88 2e       	mov	r8, r24
     f9a:	86 18       	sub	r8, r6
     f9c:	44 c0       	rjmp	.+136    	; 0x1026 <vfprintf+0x2c6>
     f9e:	85 37       	cpi	r24, 0x75	; 117
     fa0:	31 f4       	brne	.+12     	; 0xfae <vfprintf+0x24e>
     fa2:	23 2d       	mov	r18, r3
     fa4:	2f 7e       	andi	r18, 0xEF	; 239
     fa6:	b2 2e       	mov	r11, r18
     fa8:	2a e0       	ldi	r18, 0x0A	; 10
     faa:	30 e0       	ldi	r19, 0x00	; 0
     fac:	25 c0       	rjmp	.+74     	; 0xff8 <vfprintf+0x298>
     fae:	93 2d       	mov	r25, r3
     fb0:	99 7f       	andi	r25, 0xF9	; 249
     fb2:	b9 2e       	mov	r11, r25
     fb4:	8f 36       	cpi	r24, 0x6F	; 111
     fb6:	c1 f0       	breq	.+48     	; 0xfe8 <vfprintf+0x288>
     fb8:	18 f4       	brcc	.+6      	; 0xfc0 <vfprintf+0x260>
     fba:	88 35       	cpi	r24, 0x58	; 88
     fbc:	79 f0       	breq	.+30     	; 0xfdc <vfprintf+0x27c>
     fbe:	ae c0       	rjmp	.+348    	; 0x111c <vfprintf+0x3bc>
     fc0:	80 37       	cpi	r24, 0x70	; 112
     fc2:	19 f0       	breq	.+6      	; 0xfca <vfprintf+0x26a>
     fc4:	88 37       	cpi	r24, 0x78	; 120
     fc6:	21 f0       	breq	.+8      	; 0xfd0 <vfprintf+0x270>
     fc8:	a9 c0       	rjmp	.+338    	; 0x111c <vfprintf+0x3bc>
     fca:	e9 2f       	mov	r30, r25
     fcc:	e0 61       	ori	r30, 0x10	; 16
     fce:	be 2e       	mov	r11, r30
     fd0:	b4 fe       	sbrs	r11, 4
     fd2:	0d c0       	rjmp	.+26     	; 0xfee <vfprintf+0x28e>
     fd4:	fb 2d       	mov	r31, r11
     fd6:	f4 60       	ori	r31, 0x04	; 4
     fd8:	bf 2e       	mov	r11, r31
     fda:	09 c0       	rjmp	.+18     	; 0xfee <vfprintf+0x28e>
     fdc:	34 fe       	sbrs	r3, 4
     fde:	0a c0       	rjmp	.+20     	; 0xff4 <vfprintf+0x294>
     fe0:	29 2f       	mov	r18, r25
     fe2:	26 60       	ori	r18, 0x06	; 6
     fe4:	b2 2e       	mov	r11, r18
     fe6:	06 c0       	rjmp	.+12     	; 0xff4 <vfprintf+0x294>
     fe8:	28 e0       	ldi	r18, 0x08	; 8
     fea:	30 e0       	ldi	r19, 0x00	; 0
     fec:	05 c0       	rjmp	.+10     	; 0xff8 <vfprintf+0x298>
     fee:	20 e1       	ldi	r18, 0x10	; 16
     ff0:	30 e0       	ldi	r19, 0x00	; 0
     ff2:	02 c0       	rjmp	.+4      	; 0xff8 <vfprintf+0x298>
     ff4:	20 e1       	ldi	r18, 0x10	; 16
     ff6:	32 e0       	ldi	r19, 0x02	; 2
     ff8:	f8 01       	movw	r30, r16
     ffa:	b7 fe       	sbrs	r11, 7
     ffc:	07 c0       	rjmp	.+14     	; 0x100c <vfprintf+0x2ac>
     ffe:	60 81       	ld	r22, Z
    1000:	71 81       	ldd	r23, Z+1	; 0x01
    1002:	82 81       	ldd	r24, Z+2	; 0x02
    1004:	93 81       	ldd	r25, Z+3	; 0x03
    1006:	0c 5f       	subi	r16, 0xFC	; 252
    1008:	1f 4f       	sbci	r17, 0xFF	; 255
    100a:	06 c0       	rjmp	.+12     	; 0x1018 <vfprintf+0x2b8>
    100c:	60 81       	ld	r22, Z
    100e:	71 81       	ldd	r23, Z+1	; 0x01
    1010:	80 e0       	ldi	r24, 0x00	; 0
    1012:	90 e0       	ldi	r25, 0x00	; 0
    1014:	0e 5f       	subi	r16, 0xFE	; 254
    1016:	1f 4f       	sbci	r17, 0xFF	; 255
    1018:	a3 01       	movw	r20, r6
    101a:	33 d2       	rcall	.+1126   	; 0x1482 <__ultoa_invert>
    101c:	88 2e       	mov	r8, r24
    101e:	86 18       	sub	r8, r6
    1020:	fb 2d       	mov	r31, r11
    1022:	ff 77       	andi	r31, 0x7F	; 127
    1024:	3f 2e       	mov	r3, r31
    1026:	36 fe       	sbrs	r3, 6
    1028:	0d c0       	rjmp	.+26     	; 0x1044 <vfprintf+0x2e4>
    102a:	23 2d       	mov	r18, r3
    102c:	2e 7f       	andi	r18, 0xFE	; 254
    102e:	a2 2e       	mov	r10, r18
    1030:	89 14       	cp	r8, r9
    1032:	58 f4       	brcc	.+22     	; 0x104a <vfprintf+0x2ea>
    1034:	34 fe       	sbrs	r3, 4
    1036:	0b c0       	rjmp	.+22     	; 0x104e <vfprintf+0x2ee>
    1038:	32 fc       	sbrc	r3, 2
    103a:	09 c0       	rjmp	.+18     	; 0x104e <vfprintf+0x2ee>
    103c:	83 2d       	mov	r24, r3
    103e:	8e 7e       	andi	r24, 0xEE	; 238
    1040:	a8 2e       	mov	r10, r24
    1042:	05 c0       	rjmp	.+10     	; 0x104e <vfprintf+0x2ee>
    1044:	b8 2c       	mov	r11, r8
    1046:	a3 2c       	mov	r10, r3
    1048:	03 c0       	rjmp	.+6      	; 0x1050 <vfprintf+0x2f0>
    104a:	b8 2c       	mov	r11, r8
    104c:	01 c0       	rjmp	.+2      	; 0x1050 <vfprintf+0x2f0>
    104e:	b9 2c       	mov	r11, r9
    1050:	a4 fe       	sbrs	r10, 4
    1052:	0f c0       	rjmp	.+30     	; 0x1072 <vfprintf+0x312>
    1054:	fe 01       	movw	r30, r28
    1056:	e8 0d       	add	r30, r8
    1058:	f1 1d       	adc	r31, r1
    105a:	80 81       	ld	r24, Z
    105c:	80 33       	cpi	r24, 0x30	; 48
    105e:	21 f4       	brne	.+8      	; 0x1068 <vfprintf+0x308>
    1060:	9a 2d       	mov	r25, r10
    1062:	99 7e       	andi	r25, 0xE9	; 233
    1064:	a9 2e       	mov	r10, r25
    1066:	09 c0       	rjmp	.+18     	; 0x107a <vfprintf+0x31a>
    1068:	a2 fe       	sbrs	r10, 2
    106a:	06 c0       	rjmp	.+12     	; 0x1078 <vfprintf+0x318>
    106c:	b3 94       	inc	r11
    106e:	b3 94       	inc	r11
    1070:	04 c0       	rjmp	.+8      	; 0x107a <vfprintf+0x31a>
    1072:	8a 2d       	mov	r24, r10
    1074:	86 78       	andi	r24, 0x86	; 134
    1076:	09 f0       	breq	.+2      	; 0x107a <vfprintf+0x31a>
    1078:	b3 94       	inc	r11
    107a:	a3 fc       	sbrc	r10, 3
    107c:	10 c0       	rjmp	.+32     	; 0x109e <vfprintf+0x33e>
    107e:	a0 fe       	sbrs	r10, 0
    1080:	06 c0       	rjmp	.+12     	; 0x108e <vfprintf+0x32e>
    1082:	b2 14       	cp	r11, r2
    1084:	80 f4       	brcc	.+32     	; 0x10a6 <vfprintf+0x346>
    1086:	28 0c       	add	r2, r8
    1088:	92 2c       	mov	r9, r2
    108a:	9b 18       	sub	r9, r11
    108c:	0d c0       	rjmp	.+26     	; 0x10a8 <vfprintf+0x348>
    108e:	b2 14       	cp	r11, r2
    1090:	58 f4       	brcc	.+22     	; 0x10a8 <vfprintf+0x348>
    1092:	b6 01       	movw	r22, r12
    1094:	80 e2       	ldi	r24, 0x20	; 32
    1096:	90 e0       	ldi	r25, 0x00	; 0
    1098:	b8 d1       	rcall	.+880    	; 0x140a <fputc>
    109a:	b3 94       	inc	r11
    109c:	f8 cf       	rjmp	.-16     	; 0x108e <vfprintf+0x32e>
    109e:	b2 14       	cp	r11, r2
    10a0:	18 f4       	brcc	.+6      	; 0x10a8 <vfprintf+0x348>
    10a2:	2b 18       	sub	r2, r11
    10a4:	02 c0       	rjmp	.+4      	; 0x10aa <vfprintf+0x34a>
    10a6:	98 2c       	mov	r9, r8
    10a8:	21 2c       	mov	r2, r1
    10aa:	a4 fe       	sbrs	r10, 4
    10ac:	0f c0       	rjmp	.+30     	; 0x10cc <vfprintf+0x36c>
    10ae:	b6 01       	movw	r22, r12
    10b0:	80 e3       	ldi	r24, 0x30	; 48
    10b2:	90 e0       	ldi	r25, 0x00	; 0
    10b4:	aa d1       	rcall	.+852    	; 0x140a <fputc>
    10b6:	a2 fe       	sbrs	r10, 2
    10b8:	16 c0       	rjmp	.+44     	; 0x10e6 <vfprintf+0x386>
    10ba:	a1 fc       	sbrc	r10, 1
    10bc:	03 c0       	rjmp	.+6      	; 0x10c4 <vfprintf+0x364>
    10be:	88 e7       	ldi	r24, 0x78	; 120
    10c0:	90 e0       	ldi	r25, 0x00	; 0
    10c2:	02 c0       	rjmp	.+4      	; 0x10c8 <vfprintf+0x368>
    10c4:	88 e5       	ldi	r24, 0x58	; 88
    10c6:	90 e0       	ldi	r25, 0x00	; 0
    10c8:	b6 01       	movw	r22, r12
    10ca:	0c c0       	rjmp	.+24     	; 0x10e4 <vfprintf+0x384>
    10cc:	8a 2d       	mov	r24, r10
    10ce:	86 78       	andi	r24, 0x86	; 134
    10d0:	51 f0       	breq	.+20     	; 0x10e6 <vfprintf+0x386>
    10d2:	a1 fe       	sbrs	r10, 1
    10d4:	02 c0       	rjmp	.+4      	; 0x10da <vfprintf+0x37a>
    10d6:	8b e2       	ldi	r24, 0x2B	; 43
    10d8:	01 c0       	rjmp	.+2      	; 0x10dc <vfprintf+0x37c>
    10da:	80 e2       	ldi	r24, 0x20	; 32
    10dc:	a7 fc       	sbrc	r10, 7
    10de:	8d e2       	ldi	r24, 0x2D	; 45
    10e0:	b6 01       	movw	r22, r12
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	92 d1       	rcall	.+804    	; 0x140a <fputc>
    10e6:	89 14       	cp	r8, r9
    10e8:	30 f4       	brcc	.+12     	; 0x10f6 <vfprintf+0x396>
    10ea:	b6 01       	movw	r22, r12
    10ec:	80 e3       	ldi	r24, 0x30	; 48
    10ee:	90 e0       	ldi	r25, 0x00	; 0
    10f0:	8c d1       	rcall	.+792    	; 0x140a <fputc>
    10f2:	9a 94       	dec	r9
    10f4:	f8 cf       	rjmp	.-16     	; 0x10e6 <vfprintf+0x386>
    10f6:	8a 94       	dec	r8
    10f8:	f3 01       	movw	r30, r6
    10fa:	e8 0d       	add	r30, r8
    10fc:	f1 1d       	adc	r31, r1
    10fe:	80 81       	ld	r24, Z
    1100:	b6 01       	movw	r22, r12
    1102:	90 e0       	ldi	r25, 0x00	; 0
    1104:	82 d1       	rcall	.+772    	; 0x140a <fputc>
    1106:	81 10       	cpse	r8, r1
    1108:	f6 cf       	rjmp	.-20     	; 0x10f6 <vfprintf+0x396>
    110a:	22 20       	and	r2, r2
    110c:	09 f4       	brne	.+2      	; 0x1110 <vfprintf+0x3b0>
    110e:	4e ce       	rjmp	.-868    	; 0xdac <vfprintf+0x4c>
    1110:	b6 01       	movw	r22, r12
    1112:	80 e2       	ldi	r24, 0x20	; 32
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	79 d1       	rcall	.+754    	; 0x140a <fputc>
    1118:	2a 94       	dec	r2
    111a:	f7 cf       	rjmp	.-18     	; 0x110a <vfprintf+0x3aa>
    111c:	f6 01       	movw	r30, r12
    111e:	86 81       	ldd	r24, Z+6	; 0x06
    1120:	97 81       	ldd	r25, Z+7	; 0x07
    1122:	02 c0       	rjmp	.+4      	; 0x1128 <vfprintf+0x3c8>
    1124:	8f ef       	ldi	r24, 0xFF	; 255
    1126:	9f ef       	ldi	r25, 0xFF	; 255
    1128:	2b 96       	adiw	r28, 0x0b	; 11
    112a:	0f b6       	in	r0, 0x3f	; 63
    112c:	f8 94       	cli
    112e:	de bf       	out	0x3e, r29	; 62
    1130:	0f be       	out	0x3f, r0	; 63
    1132:	cd bf       	out	0x3d, r28	; 61
    1134:	df 91       	pop	r29
    1136:	cf 91       	pop	r28
    1138:	1f 91       	pop	r17
    113a:	0f 91       	pop	r16
    113c:	ff 90       	pop	r15
    113e:	ef 90       	pop	r14
    1140:	df 90       	pop	r13
    1142:	cf 90       	pop	r12
    1144:	bf 90       	pop	r11
    1146:	af 90       	pop	r10
    1148:	9f 90       	pop	r9
    114a:	8f 90       	pop	r8
    114c:	7f 90       	pop	r7
    114e:	6f 90       	pop	r6
    1150:	5f 90       	pop	r5
    1152:	4f 90       	pop	r4
    1154:	3f 90       	pop	r3
    1156:	2f 90       	pop	r2
    1158:	08 95       	ret

0000115a <calloc>:
    115a:	0f 93       	push	r16
    115c:	1f 93       	push	r17
    115e:	cf 93       	push	r28
    1160:	df 93       	push	r29
    1162:	86 9f       	mul	r24, r22
    1164:	80 01       	movw	r16, r0
    1166:	87 9f       	mul	r24, r23
    1168:	10 0d       	add	r17, r0
    116a:	96 9f       	mul	r25, r22
    116c:	10 0d       	add	r17, r0
    116e:	11 24       	eor	r1, r1
    1170:	c8 01       	movw	r24, r16
    1172:	0d d0       	rcall	.+26     	; 0x118e <malloc>
    1174:	ec 01       	movw	r28, r24
    1176:	00 97       	sbiw	r24, 0x00	; 0
    1178:	21 f0       	breq	.+8      	; 0x1182 <calloc+0x28>
    117a:	a8 01       	movw	r20, r16
    117c:	60 e0       	ldi	r22, 0x00	; 0
    117e:	70 e0       	ldi	r23, 0x00	; 0
    1180:	32 d1       	rcall	.+612    	; 0x13e6 <memset>
    1182:	ce 01       	movw	r24, r28
    1184:	df 91       	pop	r29
    1186:	cf 91       	pop	r28
    1188:	1f 91       	pop	r17
    118a:	0f 91       	pop	r16
    118c:	08 95       	ret

0000118e <malloc>:
    118e:	0f 93       	push	r16
    1190:	1f 93       	push	r17
    1192:	cf 93       	push	r28
    1194:	df 93       	push	r29
    1196:	82 30       	cpi	r24, 0x02	; 2
    1198:	91 05       	cpc	r25, r1
    119a:	10 f4       	brcc	.+4      	; 0x11a0 <malloc+0x12>
    119c:	82 e0       	ldi	r24, 0x02	; 2
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	e0 91 e6 02 	lds	r30, 0x02E6	; 0x8002e6 <__flp>
    11a4:	f0 91 e7 02 	lds	r31, 0x02E7	; 0x8002e7 <__flp+0x1>
    11a8:	20 e0       	ldi	r18, 0x00	; 0
    11aa:	30 e0       	ldi	r19, 0x00	; 0
    11ac:	a0 e0       	ldi	r26, 0x00	; 0
    11ae:	b0 e0       	ldi	r27, 0x00	; 0
    11b0:	30 97       	sbiw	r30, 0x00	; 0
    11b2:	19 f1       	breq	.+70     	; 0x11fa <malloc+0x6c>
    11b4:	40 81       	ld	r20, Z
    11b6:	51 81       	ldd	r21, Z+1	; 0x01
    11b8:	02 81       	ldd	r16, Z+2	; 0x02
    11ba:	13 81       	ldd	r17, Z+3	; 0x03
    11bc:	48 17       	cp	r20, r24
    11be:	59 07       	cpc	r21, r25
    11c0:	c8 f0       	brcs	.+50     	; 0x11f4 <malloc+0x66>
    11c2:	84 17       	cp	r24, r20
    11c4:	95 07       	cpc	r25, r21
    11c6:	69 f4       	brne	.+26     	; 0x11e2 <malloc+0x54>
    11c8:	10 97       	sbiw	r26, 0x00	; 0
    11ca:	31 f0       	breq	.+12     	; 0x11d8 <malloc+0x4a>
    11cc:	12 96       	adiw	r26, 0x02	; 2
    11ce:	0c 93       	st	X, r16
    11d0:	12 97       	sbiw	r26, 0x02	; 2
    11d2:	13 96       	adiw	r26, 0x03	; 3
    11d4:	1c 93       	st	X, r17
    11d6:	27 c0       	rjmp	.+78     	; 0x1226 <malloc+0x98>
    11d8:	00 93 e6 02 	sts	0x02E6, r16	; 0x8002e6 <__flp>
    11dc:	10 93 e7 02 	sts	0x02E7, r17	; 0x8002e7 <__flp+0x1>
    11e0:	22 c0       	rjmp	.+68     	; 0x1226 <malloc+0x98>
    11e2:	21 15       	cp	r18, r1
    11e4:	31 05       	cpc	r19, r1
    11e6:	19 f0       	breq	.+6      	; 0x11ee <malloc+0x60>
    11e8:	42 17       	cp	r20, r18
    11ea:	53 07       	cpc	r21, r19
    11ec:	18 f4       	brcc	.+6      	; 0x11f4 <malloc+0x66>
    11ee:	9a 01       	movw	r18, r20
    11f0:	bd 01       	movw	r22, r26
    11f2:	ef 01       	movw	r28, r30
    11f4:	df 01       	movw	r26, r30
    11f6:	f8 01       	movw	r30, r16
    11f8:	db cf       	rjmp	.-74     	; 0x11b0 <malloc+0x22>
    11fa:	21 15       	cp	r18, r1
    11fc:	31 05       	cpc	r19, r1
    11fe:	f9 f0       	breq	.+62     	; 0x123e <malloc+0xb0>
    1200:	28 1b       	sub	r18, r24
    1202:	39 0b       	sbc	r19, r25
    1204:	24 30       	cpi	r18, 0x04	; 4
    1206:	31 05       	cpc	r19, r1
    1208:	80 f4       	brcc	.+32     	; 0x122a <malloc+0x9c>
    120a:	8a 81       	ldd	r24, Y+2	; 0x02
    120c:	9b 81       	ldd	r25, Y+3	; 0x03
    120e:	61 15       	cp	r22, r1
    1210:	71 05       	cpc	r23, r1
    1212:	21 f0       	breq	.+8      	; 0x121c <malloc+0x8e>
    1214:	fb 01       	movw	r30, r22
    1216:	93 83       	std	Z+3, r25	; 0x03
    1218:	82 83       	std	Z+2, r24	; 0x02
    121a:	04 c0       	rjmp	.+8      	; 0x1224 <malloc+0x96>
    121c:	90 93 e7 02 	sts	0x02E7, r25	; 0x8002e7 <__flp+0x1>
    1220:	80 93 e6 02 	sts	0x02E6, r24	; 0x8002e6 <__flp>
    1224:	fe 01       	movw	r30, r28
    1226:	32 96       	adiw	r30, 0x02	; 2
    1228:	44 c0       	rjmp	.+136    	; 0x12b2 <malloc+0x124>
    122a:	fe 01       	movw	r30, r28
    122c:	e2 0f       	add	r30, r18
    122e:	f3 1f       	adc	r31, r19
    1230:	81 93       	st	Z+, r24
    1232:	91 93       	st	Z+, r25
    1234:	22 50       	subi	r18, 0x02	; 2
    1236:	31 09       	sbc	r19, r1
    1238:	39 83       	std	Y+1, r19	; 0x01
    123a:	28 83       	st	Y, r18
    123c:	3a c0       	rjmp	.+116    	; 0x12b2 <malloc+0x124>
    123e:	20 91 e4 02 	lds	r18, 0x02E4	; 0x8002e4 <__brkval>
    1242:	30 91 e5 02 	lds	r19, 0x02E5	; 0x8002e5 <__brkval+0x1>
    1246:	23 2b       	or	r18, r19
    1248:	41 f4       	brne	.+16     	; 0x125a <malloc+0xcc>
    124a:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    124e:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1252:	30 93 e5 02 	sts	0x02E5, r19	; 0x8002e5 <__brkval+0x1>
    1256:	20 93 e4 02 	sts	0x02E4, r18	; 0x8002e4 <__brkval>
    125a:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    125e:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1262:	21 15       	cp	r18, r1
    1264:	31 05       	cpc	r19, r1
    1266:	41 f4       	brne	.+16     	; 0x1278 <malloc+0xea>
    1268:	2d b7       	in	r18, 0x3d	; 61
    126a:	3e b7       	in	r19, 0x3e	; 62
    126c:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1270:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1274:	24 1b       	sub	r18, r20
    1276:	35 0b       	sbc	r19, r21
    1278:	e0 91 e4 02 	lds	r30, 0x02E4	; 0x8002e4 <__brkval>
    127c:	f0 91 e5 02 	lds	r31, 0x02E5	; 0x8002e5 <__brkval+0x1>
    1280:	e2 17       	cp	r30, r18
    1282:	f3 07       	cpc	r31, r19
    1284:	a0 f4       	brcc	.+40     	; 0x12ae <malloc+0x120>
    1286:	2e 1b       	sub	r18, r30
    1288:	3f 0b       	sbc	r19, r31
    128a:	28 17       	cp	r18, r24
    128c:	39 07       	cpc	r19, r25
    128e:	78 f0       	brcs	.+30     	; 0x12ae <malloc+0x120>
    1290:	ac 01       	movw	r20, r24
    1292:	4e 5f       	subi	r20, 0xFE	; 254
    1294:	5f 4f       	sbci	r21, 0xFF	; 255
    1296:	24 17       	cp	r18, r20
    1298:	35 07       	cpc	r19, r21
    129a:	48 f0       	brcs	.+18     	; 0x12ae <malloc+0x120>
    129c:	4e 0f       	add	r20, r30
    129e:	5f 1f       	adc	r21, r31
    12a0:	50 93 e5 02 	sts	0x02E5, r21	; 0x8002e5 <__brkval+0x1>
    12a4:	40 93 e4 02 	sts	0x02E4, r20	; 0x8002e4 <__brkval>
    12a8:	81 93       	st	Z+, r24
    12aa:	91 93       	st	Z+, r25
    12ac:	02 c0       	rjmp	.+4      	; 0x12b2 <malloc+0x124>
    12ae:	e0 e0       	ldi	r30, 0x00	; 0
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	cf 01       	movw	r24, r30
    12b4:	df 91       	pop	r29
    12b6:	cf 91       	pop	r28
    12b8:	1f 91       	pop	r17
    12ba:	0f 91       	pop	r16
    12bc:	08 95       	ret

000012be <free>:
    12be:	cf 93       	push	r28
    12c0:	df 93       	push	r29
    12c2:	00 97       	sbiw	r24, 0x00	; 0
    12c4:	09 f4       	brne	.+2      	; 0x12c8 <free+0xa>
    12c6:	81 c0       	rjmp	.+258    	; 0x13ca <free+0x10c>
    12c8:	fc 01       	movw	r30, r24
    12ca:	32 97       	sbiw	r30, 0x02	; 2
    12cc:	13 82       	std	Z+3, r1	; 0x03
    12ce:	12 82       	std	Z+2, r1	; 0x02
    12d0:	a0 91 e6 02 	lds	r26, 0x02E6	; 0x8002e6 <__flp>
    12d4:	b0 91 e7 02 	lds	r27, 0x02E7	; 0x8002e7 <__flp+0x1>
    12d8:	10 97       	sbiw	r26, 0x00	; 0
    12da:	81 f4       	brne	.+32     	; 0x12fc <free+0x3e>
    12dc:	20 81       	ld	r18, Z
    12de:	31 81       	ldd	r19, Z+1	; 0x01
    12e0:	82 0f       	add	r24, r18
    12e2:	93 1f       	adc	r25, r19
    12e4:	20 91 e4 02 	lds	r18, 0x02E4	; 0x8002e4 <__brkval>
    12e8:	30 91 e5 02 	lds	r19, 0x02E5	; 0x8002e5 <__brkval+0x1>
    12ec:	28 17       	cp	r18, r24
    12ee:	39 07       	cpc	r19, r25
    12f0:	51 f5       	brne	.+84     	; 0x1346 <free+0x88>
    12f2:	f0 93 e5 02 	sts	0x02E5, r31	; 0x8002e5 <__brkval+0x1>
    12f6:	e0 93 e4 02 	sts	0x02E4, r30	; 0x8002e4 <__brkval>
    12fa:	67 c0       	rjmp	.+206    	; 0x13ca <free+0x10c>
    12fc:	ed 01       	movw	r28, r26
    12fe:	20 e0       	ldi	r18, 0x00	; 0
    1300:	30 e0       	ldi	r19, 0x00	; 0
    1302:	ce 17       	cp	r28, r30
    1304:	df 07       	cpc	r29, r31
    1306:	40 f4       	brcc	.+16     	; 0x1318 <free+0x5a>
    1308:	4a 81       	ldd	r20, Y+2	; 0x02
    130a:	5b 81       	ldd	r21, Y+3	; 0x03
    130c:	9e 01       	movw	r18, r28
    130e:	41 15       	cp	r20, r1
    1310:	51 05       	cpc	r21, r1
    1312:	f1 f0       	breq	.+60     	; 0x1350 <free+0x92>
    1314:	ea 01       	movw	r28, r20
    1316:	f5 cf       	rjmp	.-22     	; 0x1302 <free+0x44>
    1318:	d3 83       	std	Z+3, r29	; 0x03
    131a:	c2 83       	std	Z+2, r28	; 0x02
    131c:	40 81       	ld	r20, Z
    131e:	51 81       	ldd	r21, Z+1	; 0x01
    1320:	84 0f       	add	r24, r20
    1322:	95 1f       	adc	r25, r21
    1324:	c8 17       	cp	r28, r24
    1326:	d9 07       	cpc	r29, r25
    1328:	59 f4       	brne	.+22     	; 0x1340 <free+0x82>
    132a:	88 81       	ld	r24, Y
    132c:	99 81       	ldd	r25, Y+1	; 0x01
    132e:	84 0f       	add	r24, r20
    1330:	95 1f       	adc	r25, r21
    1332:	02 96       	adiw	r24, 0x02	; 2
    1334:	91 83       	std	Z+1, r25	; 0x01
    1336:	80 83       	st	Z, r24
    1338:	8a 81       	ldd	r24, Y+2	; 0x02
    133a:	9b 81       	ldd	r25, Y+3	; 0x03
    133c:	93 83       	std	Z+3, r25	; 0x03
    133e:	82 83       	std	Z+2, r24	; 0x02
    1340:	21 15       	cp	r18, r1
    1342:	31 05       	cpc	r19, r1
    1344:	29 f4       	brne	.+10     	; 0x1350 <free+0x92>
    1346:	f0 93 e7 02 	sts	0x02E7, r31	; 0x8002e7 <__flp+0x1>
    134a:	e0 93 e6 02 	sts	0x02E6, r30	; 0x8002e6 <__flp>
    134e:	3d c0       	rjmp	.+122    	; 0x13ca <free+0x10c>
    1350:	e9 01       	movw	r28, r18
    1352:	fb 83       	std	Y+3, r31	; 0x03
    1354:	ea 83       	std	Y+2, r30	; 0x02
    1356:	49 91       	ld	r20, Y+
    1358:	59 91       	ld	r21, Y+
    135a:	c4 0f       	add	r28, r20
    135c:	d5 1f       	adc	r29, r21
    135e:	ec 17       	cp	r30, r28
    1360:	fd 07       	cpc	r31, r29
    1362:	61 f4       	brne	.+24     	; 0x137c <free+0xbe>
    1364:	80 81       	ld	r24, Z
    1366:	91 81       	ldd	r25, Z+1	; 0x01
    1368:	84 0f       	add	r24, r20
    136a:	95 1f       	adc	r25, r21
    136c:	02 96       	adiw	r24, 0x02	; 2
    136e:	e9 01       	movw	r28, r18
    1370:	99 83       	std	Y+1, r25	; 0x01
    1372:	88 83       	st	Y, r24
    1374:	82 81       	ldd	r24, Z+2	; 0x02
    1376:	93 81       	ldd	r25, Z+3	; 0x03
    1378:	9b 83       	std	Y+3, r25	; 0x03
    137a:	8a 83       	std	Y+2, r24	; 0x02
    137c:	e0 e0       	ldi	r30, 0x00	; 0
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	12 96       	adiw	r26, 0x02	; 2
    1382:	8d 91       	ld	r24, X+
    1384:	9c 91       	ld	r25, X
    1386:	13 97       	sbiw	r26, 0x03	; 3
    1388:	00 97       	sbiw	r24, 0x00	; 0
    138a:	19 f0       	breq	.+6      	; 0x1392 <free+0xd4>
    138c:	fd 01       	movw	r30, r26
    138e:	dc 01       	movw	r26, r24
    1390:	f7 cf       	rjmp	.-18     	; 0x1380 <free+0xc2>
    1392:	8d 91       	ld	r24, X+
    1394:	9c 91       	ld	r25, X
    1396:	11 97       	sbiw	r26, 0x01	; 1
    1398:	9d 01       	movw	r18, r26
    139a:	2e 5f       	subi	r18, 0xFE	; 254
    139c:	3f 4f       	sbci	r19, 0xFF	; 255
    139e:	82 0f       	add	r24, r18
    13a0:	93 1f       	adc	r25, r19
    13a2:	20 91 e4 02 	lds	r18, 0x02E4	; 0x8002e4 <__brkval>
    13a6:	30 91 e5 02 	lds	r19, 0x02E5	; 0x8002e5 <__brkval+0x1>
    13aa:	28 17       	cp	r18, r24
    13ac:	39 07       	cpc	r19, r25
    13ae:	69 f4       	brne	.+26     	; 0x13ca <free+0x10c>
    13b0:	30 97       	sbiw	r30, 0x00	; 0
    13b2:	29 f4       	brne	.+10     	; 0x13be <free+0x100>
    13b4:	10 92 e7 02 	sts	0x02E7, r1	; 0x8002e7 <__flp+0x1>
    13b8:	10 92 e6 02 	sts	0x02E6, r1	; 0x8002e6 <__flp>
    13bc:	02 c0       	rjmp	.+4      	; 0x13c2 <free+0x104>
    13be:	13 82       	std	Z+3, r1	; 0x03
    13c0:	12 82       	std	Z+2, r1	; 0x02
    13c2:	b0 93 e5 02 	sts	0x02E5, r27	; 0x8002e5 <__brkval+0x1>
    13c6:	a0 93 e4 02 	sts	0x02E4, r26	; 0x8002e4 <__brkval>
    13ca:	df 91       	pop	r29
    13cc:	cf 91       	pop	r28
    13ce:	08 95       	ret

000013d0 <strnlen_P>:
    13d0:	fc 01       	movw	r30, r24
    13d2:	05 90       	lpm	r0, Z+
    13d4:	61 50       	subi	r22, 0x01	; 1
    13d6:	70 40       	sbci	r23, 0x00	; 0
    13d8:	01 10       	cpse	r0, r1
    13da:	d8 f7       	brcc	.-10     	; 0x13d2 <strnlen_P+0x2>
    13dc:	80 95       	com	r24
    13de:	90 95       	com	r25
    13e0:	8e 0f       	add	r24, r30
    13e2:	9f 1f       	adc	r25, r31
    13e4:	08 95       	ret

000013e6 <memset>:
    13e6:	dc 01       	movw	r26, r24
    13e8:	01 c0       	rjmp	.+2      	; 0x13ec <memset+0x6>
    13ea:	6d 93       	st	X+, r22
    13ec:	41 50       	subi	r20, 0x01	; 1
    13ee:	50 40       	sbci	r21, 0x00	; 0
    13f0:	e0 f7       	brcc	.-8      	; 0x13ea <memset+0x4>
    13f2:	08 95       	ret

000013f4 <strnlen>:
    13f4:	fc 01       	movw	r30, r24
    13f6:	61 50       	subi	r22, 0x01	; 1
    13f8:	70 40       	sbci	r23, 0x00	; 0
    13fa:	01 90       	ld	r0, Z+
    13fc:	01 10       	cpse	r0, r1
    13fe:	d8 f7       	brcc	.-10     	; 0x13f6 <strnlen+0x2>
    1400:	80 95       	com	r24
    1402:	90 95       	com	r25
    1404:	8e 0f       	add	r24, r30
    1406:	9f 1f       	adc	r25, r31
    1408:	08 95       	ret

0000140a <fputc>:
    140a:	0f 93       	push	r16
    140c:	1f 93       	push	r17
    140e:	cf 93       	push	r28
    1410:	df 93       	push	r29
    1412:	fb 01       	movw	r30, r22
    1414:	23 81       	ldd	r18, Z+3	; 0x03
    1416:	21 fd       	sbrc	r18, 1
    1418:	03 c0       	rjmp	.+6      	; 0x1420 <fputc+0x16>
    141a:	8f ef       	ldi	r24, 0xFF	; 255
    141c:	9f ef       	ldi	r25, 0xFF	; 255
    141e:	2c c0       	rjmp	.+88     	; 0x1478 <fputc+0x6e>
    1420:	22 ff       	sbrs	r18, 2
    1422:	16 c0       	rjmp	.+44     	; 0x1450 <fputc+0x46>
    1424:	46 81       	ldd	r20, Z+6	; 0x06
    1426:	57 81       	ldd	r21, Z+7	; 0x07
    1428:	24 81       	ldd	r18, Z+4	; 0x04
    142a:	35 81       	ldd	r19, Z+5	; 0x05
    142c:	42 17       	cp	r20, r18
    142e:	53 07       	cpc	r21, r19
    1430:	44 f4       	brge	.+16     	; 0x1442 <fputc+0x38>
    1432:	a0 81       	ld	r26, Z
    1434:	b1 81       	ldd	r27, Z+1	; 0x01
    1436:	9d 01       	movw	r18, r26
    1438:	2f 5f       	subi	r18, 0xFF	; 255
    143a:	3f 4f       	sbci	r19, 0xFF	; 255
    143c:	31 83       	std	Z+1, r19	; 0x01
    143e:	20 83       	st	Z, r18
    1440:	8c 93       	st	X, r24
    1442:	26 81       	ldd	r18, Z+6	; 0x06
    1444:	37 81       	ldd	r19, Z+7	; 0x07
    1446:	2f 5f       	subi	r18, 0xFF	; 255
    1448:	3f 4f       	sbci	r19, 0xFF	; 255
    144a:	37 83       	std	Z+7, r19	; 0x07
    144c:	26 83       	std	Z+6, r18	; 0x06
    144e:	14 c0       	rjmp	.+40     	; 0x1478 <fputc+0x6e>
    1450:	8b 01       	movw	r16, r22
    1452:	ec 01       	movw	r28, r24
    1454:	fb 01       	movw	r30, r22
    1456:	00 84       	ldd	r0, Z+8	; 0x08
    1458:	f1 85       	ldd	r31, Z+9	; 0x09
    145a:	e0 2d       	mov	r30, r0
    145c:	19 95       	eicall
    145e:	89 2b       	or	r24, r25
    1460:	e1 f6       	brne	.-72     	; 0x141a <fputc+0x10>
    1462:	d8 01       	movw	r26, r16
    1464:	16 96       	adiw	r26, 0x06	; 6
    1466:	8d 91       	ld	r24, X+
    1468:	9c 91       	ld	r25, X
    146a:	17 97       	sbiw	r26, 0x07	; 7
    146c:	01 96       	adiw	r24, 0x01	; 1
    146e:	17 96       	adiw	r26, 0x07	; 7
    1470:	9c 93       	st	X, r25
    1472:	8e 93       	st	-X, r24
    1474:	16 97       	sbiw	r26, 0x06	; 6
    1476:	ce 01       	movw	r24, r28
    1478:	df 91       	pop	r29
    147a:	cf 91       	pop	r28
    147c:	1f 91       	pop	r17
    147e:	0f 91       	pop	r16
    1480:	08 95       	ret

00001482 <__ultoa_invert>:
    1482:	fa 01       	movw	r30, r20
    1484:	aa 27       	eor	r26, r26
    1486:	28 30       	cpi	r18, 0x08	; 8
    1488:	51 f1       	breq	.+84     	; 0x14de <__ultoa_invert+0x5c>
    148a:	20 31       	cpi	r18, 0x10	; 16
    148c:	81 f1       	breq	.+96     	; 0x14ee <__ultoa_invert+0x6c>
    148e:	e8 94       	clt
    1490:	6f 93       	push	r22
    1492:	6e 7f       	andi	r22, 0xFE	; 254
    1494:	6e 5f       	subi	r22, 0xFE	; 254
    1496:	7f 4f       	sbci	r23, 0xFF	; 255
    1498:	8f 4f       	sbci	r24, 0xFF	; 255
    149a:	9f 4f       	sbci	r25, 0xFF	; 255
    149c:	af 4f       	sbci	r26, 0xFF	; 255
    149e:	b1 e0       	ldi	r27, 0x01	; 1
    14a0:	3e d0       	rcall	.+124    	; 0x151e <__ultoa_invert+0x9c>
    14a2:	b4 e0       	ldi	r27, 0x04	; 4
    14a4:	3c d0       	rcall	.+120    	; 0x151e <__ultoa_invert+0x9c>
    14a6:	67 0f       	add	r22, r23
    14a8:	78 1f       	adc	r23, r24
    14aa:	89 1f       	adc	r24, r25
    14ac:	9a 1f       	adc	r25, r26
    14ae:	a1 1d       	adc	r26, r1
    14b0:	68 0f       	add	r22, r24
    14b2:	79 1f       	adc	r23, r25
    14b4:	8a 1f       	adc	r24, r26
    14b6:	91 1d       	adc	r25, r1
    14b8:	a1 1d       	adc	r26, r1
    14ba:	6a 0f       	add	r22, r26
    14bc:	71 1d       	adc	r23, r1
    14be:	81 1d       	adc	r24, r1
    14c0:	91 1d       	adc	r25, r1
    14c2:	a1 1d       	adc	r26, r1
    14c4:	20 d0       	rcall	.+64     	; 0x1506 <__ultoa_invert+0x84>
    14c6:	09 f4       	brne	.+2      	; 0x14ca <__ultoa_invert+0x48>
    14c8:	68 94       	set
    14ca:	3f 91       	pop	r19
    14cc:	2a e0       	ldi	r18, 0x0A	; 10
    14ce:	26 9f       	mul	r18, r22
    14d0:	11 24       	eor	r1, r1
    14d2:	30 19       	sub	r19, r0
    14d4:	30 5d       	subi	r19, 0xD0	; 208
    14d6:	31 93       	st	Z+, r19
    14d8:	de f6       	brtc	.-74     	; 0x1490 <__ultoa_invert+0xe>
    14da:	cf 01       	movw	r24, r30
    14dc:	08 95       	ret
    14de:	46 2f       	mov	r20, r22
    14e0:	47 70       	andi	r20, 0x07	; 7
    14e2:	40 5d       	subi	r20, 0xD0	; 208
    14e4:	41 93       	st	Z+, r20
    14e6:	b3 e0       	ldi	r27, 0x03	; 3
    14e8:	0f d0       	rcall	.+30     	; 0x1508 <__ultoa_invert+0x86>
    14ea:	c9 f7       	brne	.-14     	; 0x14de <__ultoa_invert+0x5c>
    14ec:	f6 cf       	rjmp	.-20     	; 0x14da <__ultoa_invert+0x58>
    14ee:	46 2f       	mov	r20, r22
    14f0:	4f 70       	andi	r20, 0x0F	; 15
    14f2:	40 5d       	subi	r20, 0xD0	; 208
    14f4:	4a 33       	cpi	r20, 0x3A	; 58
    14f6:	18 f0       	brcs	.+6      	; 0x14fe <__ultoa_invert+0x7c>
    14f8:	49 5d       	subi	r20, 0xD9	; 217
    14fa:	31 fd       	sbrc	r19, 1
    14fc:	40 52       	subi	r20, 0x20	; 32
    14fe:	41 93       	st	Z+, r20
    1500:	02 d0       	rcall	.+4      	; 0x1506 <__ultoa_invert+0x84>
    1502:	a9 f7       	brne	.-22     	; 0x14ee <__ultoa_invert+0x6c>
    1504:	ea cf       	rjmp	.-44     	; 0x14da <__ultoa_invert+0x58>
    1506:	b4 e0       	ldi	r27, 0x04	; 4
    1508:	a6 95       	lsr	r26
    150a:	97 95       	ror	r25
    150c:	87 95       	ror	r24
    150e:	77 95       	ror	r23
    1510:	67 95       	ror	r22
    1512:	ba 95       	dec	r27
    1514:	c9 f7       	brne	.-14     	; 0x1508 <__ultoa_invert+0x86>
    1516:	00 97       	sbiw	r24, 0x00	; 0
    1518:	61 05       	cpc	r22, r1
    151a:	71 05       	cpc	r23, r1
    151c:	08 95       	ret
    151e:	9b 01       	movw	r18, r22
    1520:	ac 01       	movw	r20, r24
    1522:	0a 2e       	mov	r0, r26
    1524:	06 94       	lsr	r0
    1526:	57 95       	ror	r21
    1528:	47 95       	ror	r20
    152a:	37 95       	ror	r19
    152c:	27 95       	ror	r18
    152e:	ba 95       	dec	r27
    1530:	c9 f7       	brne	.-14     	; 0x1524 <__ultoa_invert+0xa2>
    1532:	62 0f       	add	r22, r18
    1534:	73 1f       	adc	r23, r19
    1536:	84 1f       	adc	r24, r20
    1538:	95 1f       	adc	r25, r21
    153a:	a0 1d       	adc	r26, r0
    153c:	08 95       	ret

0000153e <_exit>:
    153e:	f8 94       	cli

00001540 <__stop_program>:
    1540:	ff cf       	rjmp	.-2      	; 0x1540 <__stop_program>
