cocci_test_suite() {
	uint8_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 973 */;
	struct pp_atomctrl_memory_clock_param_ai cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 963 */;
	struct SMU75_Discrete_MemoryLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 961 */;
	struct pp_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 960 */;
	int cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 960 */;
	struct SMU75_Discrete_GraphicsLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 875 */;
	struct SMU75_Discrete_GraphicsLevel cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 873 */;
	struct phm_ppt_v1_pcie_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 868 */;
	struct smu7_dpm_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 865 */;
	struct vegam_smumgr cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 86 */;
	SMU_SclkSetting cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 815 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 746 */;
	uint64_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 726 */;
	struct pp_atomctrl_clock_dividers_ai cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 721 */;
	const SMU75_Discrete_DpmTable *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 720 */;
	const sclkFcwRange_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 72 */[NUM_SCLK_RANGE];
	struct vegam_smumgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 719 */;
	SMU_SclkSetting *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 717 */;
	struct pp_atom_ctrl_sclk_range_table cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 672 */;
	SMU75_Discrete_DpmTable *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 667 */;
	void cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 666 */;
	const struct vegam_pt_defaults cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 63 */[POWERTUNE_DEFAULT_SET_MAX];
	struct smu7_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 605 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 601 */;
	SMU_VoltageLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 601 */;
	struct phm_ppt_v1_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 600 */;
	struct SMU75_Discrete_Ulv *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 539 */;
	struct phm_ppt_v1_voltage_lookup_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 507 */;
	bool cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 296 */;
	const struct pp_smumgr_func cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 2281 */;
	SMU75_Discrete_DpmTable cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 2193 */;
	uint8_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 2142 */;
	pp_atomctrl_clock_dividers_vi cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1936 */;
	struct phm_ppt_v1_gpio_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1934 */;
	struct pp_atomctrl_gpio_pin_assignment cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1933 */;
	struct SMU75_Discrete_DpmTable *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1931 */;
	struct phm_ppt_v1_information *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1929 */;
	struct SMU75_Discrete_PmFuses cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1903 */;
	AVFS_Sclk_Offset_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1577 */;
	AVFS_meanNsigma_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1576 */;
	struct pp_atom_ctrl__avfs_parameters cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1575 */;
	const uint16_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1454 */;
	struct pp_advance_fan_control_parameters *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1451 */;
	struct phm_cac_tdp_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1450 */;
	const struct vegam_pt_defaults *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1446 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1437 */;
	uint16_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1435 */;
	struct phm_ppt_v1_mm_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1324 */;
	struct pp_atomctrl_clock_dividers_vi cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1321 */;
	struct SMU75_Discrete_MCArbDramTimingTable cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1290 */;
	SMU75_Discrete_MCArbDramTimingTableEntry *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1255 */;
	int32_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1254 */;
	SMIO_Pattern cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1115 */;
	const struct smu7_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1085 */;
	SMIO_Pattern *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/vegam_smumgr.c 1083 */;
}
