<stg><name>chebyshev_openmp</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="12" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @chebyshev_openmp_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="27" op_0_bw="64">
<![CDATA[
:4  %data_in = alloca [67108864 x i27], align 4

]]></Node>
<StgValue><ssdm name="data_in"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:5  %data_out = alloca [67108864 x i32], align 16

]]></Node>
<StgValue><ssdm name="data_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0">
<![CDATA[
:0  %k_0 = phi i27 [ 0, %0 ], [ %k, %2 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:1  %icmp_ln66 = icmp eq i27 %k_0, -67108864

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 67108864, i64 67108864, i64 67108864) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:3  %k = add i27 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln66, label %.preheader1.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="27">
<![CDATA[
:0  %zext_ln67 = zext i27 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="27" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data_in_addr = getelementptr [67108864 x i27]* %data_in, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="data_in_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
:2  store i27 %k_0, i27* %data_in_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="27" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %data_out_addr = getelementptr inbounds [67108864 x i32]* %data_out, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="data_out_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="27">
<![CDATA[
:4  store i32 0, i32* %data_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
:2  store i27 %k_0, i27* %data_in_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="27">
<![CDATA[
:4  store i32 0, i32* %data_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_0 = phi i7 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:1  %icmp_ln73 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln73, label %4, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln87 = sext i32 %idx_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data_out_addr_1 = getelementptr inbounds [67108864 x i32]* %data_out, i64 0, i64 %sext_ln87

]]></Node>
<StgValue><ssdm name="data_out_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="27">
<![CDATA[
:2  %v = load i32* %data_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="27" op_0_bw="27" op_1_bw="0" op_2_bw="27" op_3_bw="0">
<![CDATA[
.preheader:0  %k1_0 = phi i27 [ %k_1, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k1_0"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader:1  %icmp_ln77 = icmp eq i27 %k1_0, -67108864

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 67108864, i64 67108864, i64 67108864) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader:3  %k_1 = add i27 %k1_0, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln77, label %.preheader1.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="27">
<![CDATA[
:0  %zext_ln78 = zext i27 %k1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="27" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data_in_addr_1 = getelementptr [67108864 x i27]* %data_in, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="data_in_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="27">
<![CDATA[
:2  %data_in_load = load i27* %data_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="27">
<![CDATA[
:2  %data_in_load = load i27* %data_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="56" st_id="7" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="27">
<![CDATA[
:2  %data_in_load = load i27* %data_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="27">
<![CDATA[
:2  %data_in_load = load i27* %data_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="27">
<![CDATA[
:3  %A = zext i27 %data_in_load to i32

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %mul_ln79 = mul i32 %A, %A

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %shl_ln79 = shl i32 %mul_ln79, 4

]]></Node>
<StgValue><ssdm name="shl_ln79"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln79 = add nsw i32 -20, %shl_ln79

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln79_1 = mul i32 %add_ln79, %mul_ln79

]]></Node>
<StgValue><ssdm name="mul_ln79_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="63" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln79_1 = add nsw i32 5, %mul_ln79_1

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln79_2 = mul nsw i32 %add_ln79_1, %A

]]></Node>
<StgValue><ssdm name="mul_ln79_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %data_out_addr_2 = getelementptr inbounds [67108864 x i32]* %data_out, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="data_out_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="27">
<![CDATA[
:11  store i32 %mul_ln79_2, i32* %data_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="67" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="27">
<![CDATA[
:11  store i32 %mul_ln79_2, i32* %data_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="69" st_id="13" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="27">
<![CDATA[
:2  %v = load i32* %data_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="70" st_id="14" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="27">
<![CDATA[
:2  %v = load i32* %data_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="71" st_id="15" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="27">
<![CDATA[
:2  %v = load i32* %data_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32">
<![CDATA[
:3  ret i32 %v

]]></Node>
<StgValue><ssdm name="ret_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="93" name="idx" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="idx"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="95" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="96" from="idx" to="specbitsmap_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="94" toId="17">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specbitsmap_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="100" toId="18">
</dataflow>
<dataflow id="103" from="chebyshev_openmp_str" to="spectopmodule_ln0" fromId="102" toId="18">
</dataflow>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.i32" to="idx_read" fromId="104" toId="19">
</dataflow>
<dataflow id="106" from="idx" to="idx_read" fromId="93" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_107" to="data_in" fromId="107" toId="20">
</dataflow>
<dataflow id="109" from="StgValue_107" to="data_out" fromId="107" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_110" to="k_0" fromId="110" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="112" from="br_ln66" to="k_0" fromId="22" toId="23">
</dataflow>
<dataflow id="113" from="k" to="k_0" fromId="26" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="br_ln66" to="k_0" fromId="36" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="115" from="k_0" to="icmp_ln66" fromId="23" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln66" fromId="116" toId="24">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="118" toId="25">
</dataflow>
<dataflow id="121" from="StgValue_120" to="empty" fromId="120" toId="25">
</dataflow>
<dataflow id="122" from="StgValue_120" to="empty" fromId="120" toId="25">
</dataflow>
<dataflow id="123" from="StgValue_120" to="empty" fromId="120" toId="25">
</dataflow>
<dataflow id="124" from="k_0" to="k" fromId="23" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_125" to="k" fromId="125" toId="26">
</dataflow>
<dataflow id="127" from="icmp_ln66" to="br_ln66" fromId="24" toId="27">
</dataflow>
<dataflow id="128" from="k_0" to="zext_ln67" fromId="23" toId="28">
</dataflow>
<dataflow id="129" from="data_in" to="data_in_addr" fromId="20" toId="29">
</dataflow>
<dataflow id="131" from="StgValue_130" to="data_in_addr" fromId="130" toId="29">
</dataflow>
<dataflow id="132" from="zext_ln67" to="data_in_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="133" from="k_0" to="store_ln67" fromId="23" toId="30">
</dataflow>
<dataflow id="134" from="data_in_addr" to="store_ln67" fromId="29" toId="30">
</dataflow>
<dataflow id="135" from="data_out" to="data_out_addr" fromId="21" toId="31">
</dataflow>
<dataflow id="136" from="StgValue_130" to="data_out_addr" fromId="130" toId="31">
</dataflow>
<dataflow id="137" from="zext_ln67" to="data_out_addr" fromId="28" toId="31">
</dataflow>
<dataflow id="138" from="StgValue_98" to="store_ln68" fromId="98" toId="32">
</dataflow>
<dataflow id="139" from="data_out_addr" to="store_ln68" fromId="31" toId="32">
</dataflow>
<dataflow id="140" from="k_0" to="store_ln67" fromId="23" toId="34">
</dataflow>
<dataflow id="141" from="data_in_addr" to="store_ln67" fromId="29" toId="34">
</dataflow>
<dataflow id="142" from="StgValue_98" to="store_ln68" fromId="98" toId="35">
</dataflow>
<dataflow id="143" from="data_out_addr" to="store_ln68" fromId="31" toId="35">
</dataflow>
<dataflow id="144" from="i" to="i_0" fromId="40" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="br_ln0" to="i_0" fromId="54" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="147" from="StgValue_146" to="i_0" fromId="146" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="br_ln73" to="i_0" fromId="33" toId="37">
</dataflow>
<dataflow id="149" from="i_0" to="icmp_ln73" fromId="37" toId="38">
</dataflow>
<dataflow id="151" from="StgValue_150" to="icmp_ln73" fromId="150" toId="38">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="118" toId="39">
</dataflow>
<dataflow id="154" from="StgValue_153" to="empty_3" fromId="153" toId="39">
</dataflow>
<dataflow id="155" from="StgValue_153" to="empty_3" fromId="153" toId="39">
</dataflow>
<dataflow id="156" from="StgValue_153" to="empty_3" fromId="153" toId="39">
</dataflow>
<dataflow id="157" from="i_0" to="i" fromId="37" toId="40">
</dataflow>
<dataflow id="159" from="StgValue_158" to="i" fromId="158" toId="40">
</dataflow>
<dataflow id="160" from="icmp_ln73" to="br_ln73" fromId="38" toId="41">
</dataflow>
<dataflow id="161" from="idx_read" to="sext_ln87" fromId="19" toId="43">
</dataflow>
<dataflow id="162" from="data_out" to="data_out_addr_1" fromId="21" toId="44">
</dataflow>
<dataflow id="163" from="StgValue_130" to="data_out_addr_1" fromId="130" toId="44">
</dataflow>
<dataflow id="164" from="sext_ln87" to="data_out_addr_1" fromId="43" toId="44">
</dataflow>
<dataflow id="165" from="data_out_addr_1" to="v" fromId="44" toId="45">
</dataflow>
<dataflow id="166" from="k_1" to="k1_0" fromId="49" toId="46">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="br_ln77" to="k1_0" fromId="68" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="168" from="StgValue_110" to="k1_0" fromId="110" toId="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="169" from="br_ln77" to="k1_0" fromId="42" toId="46">
</dataflow>
<dataflow id="170" from="k1_0" to="icmp_ln77" fromId="46" toId="47">
</dataflow>
<dataflow id="171" from="StgValue_116" to="icmp_ln77" fromId="116" toId="47">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="118" toId="48">
</dataflow>
<dataflow id="173" from="StgValue_120" to="empty_4" fromId="120" toId="48">
</dataflow>
<dataflow id="174" from="StgValue_120" to="empty_4" fromId="120" toId="48">
</dataflow>
<dataflow id="175" from="StgValue_120" to="empty_4" fromId="120" toId="48">
</dataflow>
<dataflow id="176" from="k1_0" to="k_1" fromId="46" toId="49">
</dataflow>
<dataflow id="177" from="StgValue_125" to="k_1" fromId="125" toId="49">
</dataflow>
<dataflow id="178" from="icmp_ln77" to="br_ln77" fromId="47" toId="50">
</dataflow>
<dataflow id="179" from="k1_0" to="zext_ln78" fromId="46" toId="51">
</dataflow>
<dataflow id="180" from="data_in" to="data_in_addr_1" fromId="20" toId="52">
</dataflow>
<dataflow id="181" from="StgValue_130" to="data_in_addr_1" fromId="130" toId="52">
</dataflow>
<dataflow id="182" from="zext_ln78" to="data_in_addr_1" fromId="51" toId="52">
</dataflow>
<dataflow id="183" from="data_in_addr_1" to="data_in_load" fromId="52" toId="53">
</dataflow>
<dataflow id="184" from="data_in_addr_1" to="data_in_load" fromId="52" toId="55">
</dataflow>
<dataflow id="185" from="data_in_addr_1" to="data_in_load" fromId="52" toId="56">
</dataflow>
<dataflow id="186" from="data_in_addr_1" to="data_in_load" fromId="52" toId="57">
</dataflow>
<dataflow id="187" from="data_in_load" to="A" fromId="57" toId="58">
</dataflow>
<dataflow id="188" from="A" to="mul_ln79" fromId="58" toId="59">
</dataflow>
<dataflow id="189" from="A" to="mul_ln79" fromId="58" toId="59">
</dataflow>
<dataflow id="190" from="mul_ln79" to="shl_ln79" fromId="59" toId="60">
</dataflow>
<dataflow id="192" from="StgValue_191" to="shl_ln79" fromId="191" toId="60">
</dataflow>
<dataflow id="194" from="StgValue_193" to="add_ln79" fromId="193" toId="61">
</dataflow>
<dataflow id="195" from="shl_ln79" to="add_ln79" fromId="60" toId="61">
</dataflow>
<dataflow id="196" from="add_ln79" to="mul_ln79_1" fromId="61" toId="62">
</dataflow>
<dataflow id="197" from="mul_ln79" to="mul_ln79_1" fromId="59" toId="62">
</dataflow>
<dataflow id="199" from="StgValue_198" to="add_ln79_1" fromId="198" toId="63">
</dataflow>
<dataflow id="200" from="mul_ln79_1" to="add_ln79_1" fromId="62" toId="63">
</dataflow>
<dataflow id="201" from="add_ln79_1" to="mul_ln79_2" fromId="63" toId="64">
</dataflow>
<dataflow id="202" from="A" to="mul_ln79_2" fromId="58" toId="64">
</dataflow>
<dataflow id="203" from="data_out" to="data_out_addr_2" fromId="21" toId="65">
</dataflow>
<dataflow id="204" from="StgValue_130" to="data_out_addr_2" fromId="130" toId="65">
</dataflow>
<dataflow id="205" from="zext_ln78" to="data_out_addr_2" fromId="51" toId="65">
</dataflow>
<dataflow id="206" from="mul_ln79_2" to="store_ln79" fromId="64" toId="66">
</dataflow>
<dataflow id="207" from="data_out_addr_2" to="store_ln79" fromId="65" toId="66">
</dataflow>
<dataflow id="208" from="mul_ln79_2" to="store_ln79" fromId="64" toId="67">
</dataflow>
<dataflow id="209" from="data_out_addr_2" to="store_ln79" fromId="65" toId="67">
</dataflow>
<dataflow id="210" from="data_out_addr_1" to="v" fromId="44" toId="69">
</dataflow>
<dataflow id="211" from="data_out_addr_1" to="v" fromId="44" toId="70">
</dataflow>
<dataflow id="212" from="data_out_addr_1" to="v" fromId="44" toId="71">
</dataflow>
<dataflow id="213" from="v" to="ret_ln92" fromId="71" toId="72">
</dataflow>
<dataflow id="214" from="icmp_ln66" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="215" from="icmp_ln73" to="StgValue_4" fromId="38" toId="4">
</dataflow>
<dataflow id="216" from="icmp_ln77" to="StgValue_5" fromId="47" toId="5">
</dataflow>
</dataflows>


</stg>
